//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Mon Nov 25 01:15:23 2019
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd "
// file 23 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhdl_sim\synplify.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\fccc_c0\fccc_c0.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\osc_c0\osc_c0.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\delta_sigma_design\delta_sigma_design.vhd "
// file 41 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 42 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\designer\delta_sigma_design\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMWDATA,
  RAMADDR,
  Board_J7_c_0,
  RD_r0c0,
  N_26_i,
  N_36_i,
  N_34_i_i,
  FCCC_C0_0_GL0,
  STBRAM,
  N_23
)
;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
input [5:0] RAMWDATA ;
input [5:2] RAMADDR ;
input Board_J7_c_0 ;
output [7:0] RD_r0c0 ;
input N_26_i ;
input N_36_i ;
input N_34_i_i ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
input N_23 ;
wire Board_J7_c_0 ;
wire N_26_i ;
wire N_36_i ;
wire N_34_i_i ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire N_23 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire N_21_i ;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  CFG2 U_RAM64x18_RNO (
	.A(N_23),
	.B(STBRAM),
	.Y(N_21_i)
);
defparam U_RAM64x18_RNO.INIT=4'h4;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({N_23, RAMADDR[5:2], N_36_i, N_34_i_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({N_23, RAMADDR[5:2], N_36_i, N_26_i, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[7:6], RAMWDATA[5:0]}),
	.C_WEN(N_21_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMWDATA,
  RAMADDR,
  Board_J7_c_0,
  RD_r1c0,
  N_26_i,
  N_36_i,
  N_34_i_i,
  FCCC_C0_0_GL0,
  STBRAM,
  N_23
)
;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
input [5:0] RAMWDATA ;
input [5:2] RAMADDR ;
input Board_J7_c_0 ;
output [7:0] RD_r1c0 ;
input N_26_i ;
input N_36_i ;
input N_34_i_i ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
input N_23 ;
wire Board_J7_c_0 ;
wire N_26_i ;
wire N_36_i ;
wire N_34_i_i ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire N_23 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire N_19_i ;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:103
  CFG2 U_RAM64x18_RNO (
	.A(N_23),
	.B(STBRAM),
	.Y(N_19_i)
);
defparam U_RAM64x18_RNO.INIT=4'h8;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({N_23, RAMADDR[5:2], N_36_i, N_34_i_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({N_23, RAMADDR[5:2], N_36_i, N_26_i, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[7:6], RAMWDATA[5:0]}),
	.C_WEN(N_19_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  Board_J7_c_0,
  RAMADDR,
  RAMWDATA,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  STKPTR_0,
  INSTR_SCMD_0,
  RAMRDATA,
  RD_r1c0,
  RD_r0c0,
  N_36_i,
  N_26_i,
  STBRAM,
  un1_instr_cmd,
  DOISR,
  N_23,
  FCCC_C0_0_GL0,
  ADDR7_q_1z
)
;
input Board_J7_c_0 ;
input [5:2] RAMADDR ;
input [5:0] RAMWDATA ;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
input COREABC_C0_0_APB3master_PADDR_8 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input STKPTR_0 ;
input INSTR_SCMD_0 ;
output [7:0] RAMRDATA ;
output [7:0] RD_r1c0 ;
output [7:0] RD_r0c0 ;
input N_36_i ;
input N_26_i ;
input STBRAM ;
input un1_instr_cmd ;
input DOISR ;
output N_23 ;
input FCCC_C0_0_GL0 ;
output ADDR7_q_1z ;
wire Board_J7_c_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire STKPTR_0 ;
wire INSTR_SCMD_0 ;
wire N_36_i ;
wire N_26_i ;
wire STBRAM ;
wire un1_instr_cmd ;
wire DOISR ;
wire N_23 ;
wire FCCC_C0_0_GL0 ;
wire ADDR7_q_1z ;
wire VCC ;
wire GND ;
wire N_34_i_i ;
// @31:310
  SLE ADDR7_q (
	.Q(ADDR7_q_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:318
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA[0])
);
defparam \RD[0] .INIT=8'hE2;
// @31:318
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA[2])
);
defparam \RD[2] .INIT=8'hE2;
// @31:318
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA[4])
);
defparam \RD[4] .INIT=8'hE2;
// @31:318
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA[5])
);
defparam \RD[5] .INIT=8'hE2;
// @31:318
  CFG3 \RD[7]  (
	.A(RD_r0c0[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[7]),
	.Y(RAMRDATA[7])
);
defparam \RD[7] .INIT=8'hE2;
// @31:318
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA[1])
);
defparam \RD[1] .INIT=8'hE2;
// @31:318
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA[3])
);
defparam \RD[3] .INIT=8'hE2;
// @31:318
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA[6])
);
defparam \RD[6] .INIT=8'hE2;
// @31:299
  CFG4 WEN_r0c0_i_o3 (
	.A(INSTR_SCMD_0),
	.B(DOISR),
	.C(un1_instr_cmd),
	.D(COREABC_C0_0_APB3master_PADDR_8),
	.Y(N_23)
);
defparam WEN_r0c0_i_o3.INIT=16'hECEF;
// @12:103
  CFG4 WEN_r0c0_i_o3_RNIVQ06 (
	.A(STBRAM),
	.B(STKPTR_0),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(N_23),
	.Y(N_34_i_i)
);
defparam WEN_r0c0_i_o3_RNIVQ06.INIT=16'h995A;
// @31:325
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR8.ram_r0c0  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.RAMWDATA(RAMWDATA[5:0]),
	.RAMADDR(RAMADDR[5:2]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r0c0(RD_r0c0[7:0]),
	.N_26_i(N_26_i),
	.N_36_i(N_36_i),
	.N_34_i_i(N_34_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM),
	.N_23(N_23)
);
// @31:336
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR8.ram_r1c0  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.RAMWDATA(RAMWDATA[5:0]),
	.RAMADDR(RAMADDR[5:2]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r1c0(RD_r1c0[7:0]),
	.N_26_i(N_26_i),
	.N_36_i(N_36_i),
	.N_34_i_i(N_34_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM),
	.N_23(N_23)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  INSTRUCTION_0,
  msel_1_i_0,
  INS_0_dreg_RNI84SB_0,
  SMADDR,
  ACCUMULATOR,
  INS_0_dreg_RNIPHUV_S_0,
  INS_0_dreg_RNIVLCQ_S_0,
  INS_0_dreg_RNI7SQK_S_0,
  INS_0_dreg_RNIOGSD_S_0,
  INS_0_dreg_RNIB7U6_Y_0,
  INSTR_SCMD,
  INSTR_CMD,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_5,
  INSTR_DATA,
  N_3_i,
  g1,
  g1_0,
  ACCUM_NEXT_sm0,
  g1_0_0,
  un3_readram,
  ALUOUT_6_sqmuxa,
  un1_ACCUMULATOR_0_s0_0_cry_4,
  FCCC_C0_0_GL0
)
;
output INSTRUCTION_0 ;
input msel_1_i_0 ;
output INS_0_dreg_RNI84SB_0 ;
input [5:0] SMADDR ;
input [4:0] ACCUMULATOR ;
output INS_0_dreg_RNIPHUV_S_0 ;
output INS_0_dreg_RNIVLCQ_S_0 ;
output INS_0_dreg_RNI7SQK_S_0 ;
output INS_0_dreg_RNIOGSD_S_0 ;
output INS_0_dreg_RNIB7U6_Y_0 ;
output [2:0] INSTR_SCMD ;
output [2:0] INSTR_CMD ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output [4:0] INSTR_DATA ;
output N_3_i ;
output g1 ;
output g1_0 ;
output ACCUM_NEXT_sm0 ;
output g1_0_0 ;
input un3_readram ;
output ALUOUT_6_sqmuxa ;
output un1_ACCUMULATOR_0_s0_0_cry_4 ;
input FCCC_C0_0_GL0 ;
wire INSTRUCTION_0 ;
wire msel_1_i_0 ;
wire INS_0_dreg_RNI84SB_0 ;
wire INS_0_dreg_RNIPHUV_S_0 ;
wire INS_0_dreg_RNIVLCQ_S_0 ;
wire INS_0_dreg_RNI7SQK_S_0 ;
wire INS_0_dreg_RNIOGSD_S_0 ;
wire INS_0_dreg_RNIB7U6_Y_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire N_3_i ;
wire g1 ;
wire g1_0 ;
wire ACCUM_NEXT_sm0 ;
wire g1_0_0 ;
wire un3_readram ;
wire ALUOUT_6_sqmuxa ;
wire un1_ACCUMULATOR_0_s0_0_cry_4 ;
wire FCCC_C0_0_GL0 ;
wire [17:0] INS_0_0;
wire [17:4] INS_0_0_a4;
wire [7:7] INS_0_dreg_RNIB7U6_S;
wire [8:8] INS_0_dreg_RNIOGSD_Y;
wire [9:9] INS_0_dreg_RNI7SQK_Y;
wire [10:10] INS_0_dreg_RNIVLCQ_Y;
wire [11:11] INS_0_dreg_RNIPHUV_Y;
wire [3:3] INS_0_i_a2_0_RNIS4271;
wire [16:16] INS_0_i_a2_0;
wire [9:0] INS_0_0_a2;
wire [4:0] INS_0_0_a2_0;
wire [32:32] INS_i_a4_0;
wire [3:3] INS_0_i_o2_0;
wire [4:4] INS_0_0_a2_3;
wire [1:1] INS_0_i_a2_2;
wire [16:3] INS_0_i_a2;
wire [12:12] INS_0_0_a4_1_0;
wire [17:2] INS_0_0_a4_0;
wire [3:1] INS_0_i_a4_1;
wire [5:2] INS_0_0_o2;
wire [4:4] INS_0_0_a2_1;
wire [1:1] INS_0_i_a2_1;
wire [16:16] INS_0_i_a4;
wire [13:4] INS_0_0_a4_1;
wire [12:2] INS_0_0_0;
wire [16:1] INS_0_i_1;
wire [16:1] INS_0_i_a4_0;
wire [13:4] INS_0_0_a4_3;
wire [4:4] INS_0_0_a4_4;
wire [3:3] INS_0_i_a4_1_0;
wire [13:13] INS_0_0_a4_2;
wire [1:1] INS_0_i_a4_3;
wire [1:1] INS_0_i_0;
wire [13:4] INS_0_0_1;
wire [3:3] INS_0_i_2;
wire [16:1] INS_0_i_3;
wire [7:2] INS_0_0_o2_0;
wire [13:13] INS_0_0_3;
wire [1:1] INS_0_i_o4;
wire [4:4] INS_0_0_4;
wire VCC ;
wire GND ;
wire N_454_i ;
wire N_437_i ;
wire N_440_i ;
wire un1_ACCUMULATOR_0_s0_0_cry_0 ;
wire un1_ACCUMULATOR_0_s0_0_cry_1 ;
wire un1_ACCUMULATOR_0_s0_0_cry_2 ;
wire un1_ACCUMULATOR_0_s0_0_cry_3 ;
wire ins237_2 ;
wire ins237_0 ;
wire N_530_1 ;
// @30:104
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[5]  (
	.Q(INSTR_SCMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[7]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[8]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[9]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[10]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[11]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[16]  (
	.Q(COREABC_C0_0_APB3master_PADDR_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_454_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[17]  (
	.Q(COREABC_C0_0_APB3master_PADDR_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_437_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:104
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_440_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:672
  ARI1 \INS_0_dreg_RNIB7U6[7]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_0),
	.S(INS_0_dreg_RNIB7U6_S[7]),
	.Y(INS_0_dreg_RNIB7U6_Y_0),
	.B(INSTR_DATA[0]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam \INS_0_dreg_RNIB7U6[7] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNIOGSD[8]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_1),
	.S(INS_0_dreg_RNIOGSD_S_0),
	.Y(INS_0_dreg_RNIOGSD_Y[8]),
	.B(INSTR_DATA[1]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_0)
);
defparam \INS_0_dreg_RNIOGSD[8] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNI7SQK[9]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_2),
	.S(INS_0_dreg_RNI7SQK_S_0),
	.Y(INS_0_dreg_RNI7SQK_Y[9]),
	.B(INSTR_DATA[2]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_1)
);
defparam \INS_0_dreg_RNI7SQK[9] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNIVLCQ[10]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_3),
	.S(INS_0_dreg_RNIVLCQ_S_0),
	.Y(INS_0_dreg_RNIVLCQ_Y[10]),
	.B(INSTR_DATA[3]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_2)
);
defparam \INS_0_dreg_RNIVLCQ[10] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNIPHUV[11]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_4),
	.S(INS_0_dreg_RNIPHUV_S_0),
	.Y(INS_0_dreg_RNIPHUV_Y[11]),
	.B(INSTR_DATA[4]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_3)
);
defparam \INS_0_dreg_RNIPHUV[11] .INIT=20'h555AA;
  CFG4 \INS_0_i_a2_0_RNIS4271[3]  (
	.A(SMADDR[4]),
	.B(SMADDR[3]),
	.C(ins237_2),
	.D(ins237_0),
	.Y(INS_0_i_a2_0_RNIS4271[3])
);
defparam \INS_0_i_a2_0_RNIS4271[3] .INIT=16'h2000;
// @30:104
  CFG3 \INS_0_i_a2_0[16]  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(SMADDR[5]),
	.Y(INS_0_i_a2_0[16])
);
defparam \INS_0_i_a2_0[16] .INIT=8'h40;
// @30:104
  CFG3 \INS_0_0_a2[0]  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a2[0])
);
defparam \INS_0_0_a2[0] .INIT=8'h02;
// @32:672
  CFG4 \INS_0_dreg_RNIDTQF[5]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[2]),
	.D(INSTR_CMD[1]),
	.Y(ALUOUT_6_sqmuxa)
);
defparam \INS_0_dreg_RNIDTQF[5] .INIT=16'h0040;
// @32:672
  CFG2 \INS_0_dreg_RNIIM55[5]  (
	.A(un3_readram),
	.B(INSTR_SCMD[2]),
	.Y(g1_0_0)
);
defparam \INS_0_dreg_RNIIM55[5] .INIT=4'h1;
// @32:672
  CFG3 \INS_0_dreg_RNI84SB[1]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.Y(INS_0_dreg_RNI84SB_0)
);
defparam \INS_0_dreg_RNI84SB[1] .INIT=8'h01;
// @32:672
  CFG3 \INS_0_dreg_RNIMG9V[5]  (
	.A(INSTR_SCMD[2]),
	.B(msel_1_i_0),
	.C(un3_readram),
	.Y(ACCUM_NEXT_sm0)
);
defparam \INS_0_dreg_RNIMG9V[5] .INIT=8'hCD;
// @32:672
  CFG2 \INS_0_dreg_RNIIM55_0[5]  (
	.A(un3_readram),
	.B(INSTR_SCMD[2]),
	.Y(g1_0)
);
defparam \INS_0_dreg_RNIIM55_0[5] .INIT=4'h1;
// @32:672
  CFG2 \INS_0_dreg_RNIIM55_1[5]  (
	.A(un3_readram),
	.B(INSTR_SCMD[2]),
	.Y(g1)
);
defparam \INS_0_dreg_RNIIM55_1[5] .INIT=4'h1;
// @30:104
  CFG2 \INS_0_0_a2_0_0[2]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2_0[2])
);
defparam \INS_0_0_a2_0_0[2] .INIT=4'h2;
// @30:104
  CFG2 \INS_i_a4_0[32]  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.Y(INS_i_a4_0[32])
);
defparam \INS_i_a4_0[32] .INIT=4'h8;
// @30:104
  CFG2 \INS_0_i_o2_0[3]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.Y(INS_0_i_o2_0[3])
);
defparam \INS_0_i_o2_0[3] .INIT=4'hE;
// @30:104
  CFG2 \INS_0_0_a2_3[4]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2_3[4])
);
defparam \INS_0_0_a2_3[4] .INIT=4'h1;
// @30:104
  CFG2 \INS_0_0_a2_0[0]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.Y(INS_0_0_a2_0[0])
);
defparam \INS_0_0_a2_0[0] .INIT=4'h1;
// @30:104
  CFG2 \INS_0_i_a2_2[1]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.Y(INS_0_i_a2_2[1])
);
defparam \INS_0_i_a2_2[1] .INIT=4'h2;
// @30:104
  CFG2 \INS_0_0_a2[9]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2[9])
);
defparam \INS_0_0_a2[9] .INIT=4'h2;
// @30:104
  CFG2 \INS_0_0_a2_0[4]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2_0[4])
);
defparam \INS_0_0_a2_0[4] .INIT=4'h8;
// @30:104
  CFG2 \INS_0_i_a2_1[3]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.Y(ins237_2)
);
defparam \INS_0_i_a2_1[3] .INIT=4'h4;
// @30:104
  CFG2 \INS_0_i_a2_0[3]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(ins237_0)
);
defparam \INS_0_i_a2_0[3] .INIT=4'h1;
// @30:104
  CFG2 \INS_0_i_a2[3]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_i_a2[3])
);
defparam \INS_0_i_a2[3] .INIT=4'h4;
// @30:104
  CFG2 \INS_0_0_a4_1_0[12]  (
	.A(ins237_2),
	.B(SMADDR[4]),
	.Y(INS_0_0_a4_1_0[12])
);
defparam \INS_0_0_a4_1_0[12] .INIT=4'h2;
// @30:104
  CFG3 \INS_0_0_a4_0_0[8]  (
	.A(SMADDR[4]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a4_0[8])
);
defparam \INS_0_0_a4_0_0[8] .INIT=8'h40;
// @30:104
  CFG4 \INS_0_i_a4_1_0[3]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(SMADDR[0]),
	.D(SMADDR[2]),
	.Y(INS_0_i_a4_1[3])
);
defparam \INS_0_i_a4_1_0[3] .INIT=16'h8020;
// @30:104
  CFG3 \INS_0_0_a4[10]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_0[4]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a4[10])
);
defparam \INS_0_0_a4[10] .INIT=8'h80;
// @30:104
  CFG3 \INS_0_0_a4_1_1[9]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o2_0[3]),
	.C(SMADDR[2]),
	.Y(N_530_1)
);
defparam \INS_0_0_a4_1_1[9] .INIT=8'h20;
// @30:104
  CFG2 \INS_0_0_o2[5]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2[5])
);
defparam \INS_0_0_o2[5] .INIT=4'h9;
// @30:104
  CFG3 \INS_0_0_a2_1[4]  (
	.A(SMADDR[4]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a2_1[4])
);
defparam \INS_0_0_a2_1[4] .INIT=8'h80;
// @30:104
  CFG2 \INS_0_i_a2[16]  (
	.A(ins237_0),
	.B(SMADDR[4]),
	.Y(INS_0_i_a2[16])
);
defparam \INS_0_i_a2[16] .INIT=4'h8;
// @30:104
  CFG2 \INS_0_i_a2_1[1]  (
	.A(INS_0_i_o2_0[3]),
	.B(SMADDR[2]),
	.Y(INS_0_i_a2_1[1])
);
defparam \INS_0_i_a2_1[1] .INIT=4'h1;
// @30:104
  CFG3 \INS_0_i_a4[16]  (
	.A(SMADDR[4]),
	.B(SMADDR[2]),
	.C(SMADDR[3]),
	.Y(INS_0_i_a4[16])
);
defparam \INS_0_i_a4[16] .INIT=8'h28;
// @30:104
  CFG4 \INS_0_0_a4_1[4]  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(SMADDR[4]),
	.D(SMADDR[0]),
	.Y(INS_0_0_a4_1[4])
);
defparam \INS_0_0_a4_1[4] .INIT=16'h0002;
// @30:104
  CFG4 \INS_0_0_0[4]  (
	.A(SMADDR[0]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_0[4]),
	.D(INS_0_0_a4_1[4]),
	.Y(INS_0_0_0[4])
);
defparam \INS_0_0_0[4] .INIT=16'hFF80;
// @30:104
  CFG4 \INS_0_i_1[16]  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2[9]),
	.Y(INS_0_i_1[16])
);
defparam \INS_0_i_1[16] .INIT=16'h8C80;
// @30:166
  CFG4 \PROM.ins237  (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.C(ins237_0),
	.D(ins237_2),
	.Y(INSTRUCTION_0)
);
defparam \PROM.ins237 .INIT=16'h4000;
// @30:104
  CFG3 \INS_0_i_a4_0[16]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[5]),
	.C(SMADDR[3]),
	.Y(INS_0_i_a4_0[16])
);
defparam \INS_0_i_a4_0[16] .INIT=8'h01;
// @30:104
  CFG3 \INS_0_0_a4_3[13]  (
	.A(ins237_2),
	.B(SMADDR[4]),
	.C(INS_0_0_a2[0]),
	.Y(INS_0_0_a4_3[13])
);
defparam \INS_0_0_a4_3[13] .INIT=8'h80;
// @30:104
  CFG4 \INS_0_0_a4_1[13]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[5]),
	.C(SMADDR[3]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4_1[13])
);
defparam \INS_0_0_a4_1[13] .INIT=16'h0008;
// @30:104
  CFG4 \INS_0_0_a4_0[12]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2[9]),
	.C(SMADDR[5]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a4_0[12])
);
defparam \INS_0_0_a4_0[12] .INIT=16'h4080;
// @30:104
  CFG3 \INS_0_0_a4_0[11]  (
	.A(INS_0_i_a2_1[1]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_2[1]),
	.Y(INS_0_0_a4_0[11])
);
defparam \INS_0_0_a4_0[11] .INIT=8'h20;
// @30:104
  CFG3 \INS_0_0_a4_0[6]  (
	.A(INS_0_i_a2[3]),
	.B(SMADDR[4]),
	.C(INS_0_i_a2_0[16]),
	.Y(INS_0_0_a4_0[6])
);
defparam \INS_0_0_a4_0[6] .INIT=8'h80;
// @30:104
  CFG4 \INS_0_0_a4[6]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_0[4]),
	.D(INS_0_i_o2_0[3]),
	.Y(INS_0_0_a4[6])
);
defparam \INS_0_0_a4[6] .INIT=16'h0060;
// @30:104
  CFG4 \INS_0_0_a4_4[4]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_0[4]),
	.D(INS_0_i_o2_0[3]),
	.Y(INS_0_0_a4_4[4])
);
defparam \INS_0_0_a4_4[4] .INIT=16'h0040;
// @30:104
  CFG4 \INS_0_0_a4[4]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_3[4]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4[4])
);
defparam \INS_0_0_a4[4] .INIT=16'h0408;
// @30:104
  CFG4 \INS_0_i_a4_1[3]  (
	.A(SMADDR[0]),
	.B(INS_0_i_a2[3]),
	.C(SMADDR[5]),
	.D(SMADDR[2]),
	.Y(INS_0_i_a4_1_0[3])
);
defparam \INS_0_i_a4_1[3] .INIT=16'h0408;
// @30:104
  CFG4 \INS_0_i_a4_0[3]  (
	.A(SMADDR[2]),
	.B(ins237_0),
	.C(SMADDR[3]),
	.D(SMADDR[4]),
	.Y(INS_0_i_a4_0[3])
);
defparam \INS_0_i_a4_0[3] .INIT=16'hC080;
// @30:104
  CFG2 \INS_0_0_a4_1[9]  (
	.A(N_530_1),
	.B(INS_0_0_a2[9]),
	.Y(INS_0_0_a4_1[9])
);
defparam \INS_0_0_a4_1[9] .INIT=4'h8;
// @30:104
  CFG3 \INS_0_0_o2[2]  (
	.A(SMADDR[4]),
	.B(INS_0_0_a2_0[0]),
	.C(SMADDR[5]),
	.Y(INS_0_0_o2[2])
);
defparam \INS_0_0_o2[2] .INIT=8'hD8;
// @30:104
  CFG4 \INS_0_0_a4_0[17]  (
	.A(SMADDR[0]),
	.B(INS_0_i_a2[3]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4_0[17])
);
defparam \INS_0_0_a4_0[17] .INIT=16'h0080;
// @30:104
  CFG4 \INS_0_0_a4[17]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_0[4]),
	.C(SMADDR[5]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a4[17])
);
defparam \INS_0_0_a4[17] .INIT=16'h4000;
// @30:104
  CFG4 \INS_0_0_a4_2[13]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_0[4]),
	.C(SMADDR[5]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a4_2[13])
);
defparam \INS_0_0_a4_2[13] .INIT=16'h0400;
// @30:104
  CFG4 \INS_0_0_a4[13]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(INS_0_i_a2_1[1]),
	.D(INS_0_0_a2_0[4]),
	.Y(INS_0_0_a4[13])
);
defparam \INS_0_0_a4[13] .INIT=16'hF010;
// @30:104
  CFG4 \INS_0_0_a4_0[7]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(ins237_0),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4_0[7])
);
defparam \INS_0_0_a4_0[7] .INIT=16'h4010;
// @30:104
  CFG2 \INS_0_0_a4_0[5]  (
	.A(INS_0_i_a2[3]),
	.B(INS_0_0_a2_1[4]),
	.Y(INS_0_0_a4_0[5])
);
defparam \INS_0_0_a4_0[5] .INIT=4'h8;
// @30:104
  CFG2 \INS_0_0_a4_3[4]  (
	.A(INS_0_0_a2_1[4]),
	.B(SMADDR[3]),
	.Y(INS_0_0_a4_3[4])
);
defparam \INS_0_0_a4_3[4] .INIT=4'h2;
// @30:104
  CFG3 \INS_0_i_a4_3[1]  (
	.A(SMADDR[3]),
	.B(ins237_0),
	.C(INS_0_i_a2_1[1]),
	.Y(INS_0_i_a4_3[1])
);
defparam \INS_0_i_a4_3[1] .INIT=8'h40;
// @30:104
  CFG4 \INS_0_i_a4_1[1]  (
	.A(SMADDR[5]),
	.B(SMADDR[1]),
	.C(SMADDR[0]),
	.D(SMADDR[2]),
	.Y(INS_0_i_a4_1[1])
);
defparam \INS_0_i_a4_1[1] .INIT=16'h0800;
// @30:104
  CFG4 \INS_0_i_a4_0[1]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_0[0]),
	.C(SMADDR[1]),
	.D(SMADDR[4]),
	.Y(INS_0_i_a4_0[1])
);
defparam \INS_0_i_a4_0[1] .INIT=16'h8000;
// @30:104
  CFG4 \INS_0_0_0[8]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.C(INS_0_i_a2[3]),
	.D(INS_0_0_a4_0[8]),
	.Y(INS_0_0_0[8])
);
defparam \INS_0_0_0[8] .INIT=16'hF080;
// @30:104
  CFG3 \INS_0_i_1[1]  (
	.A(SMADDR[4]),
	.B(INS_0_i_a4_1[1]),
	.C(INS_0_i_a2_0[16]),
	.Y(INS_0_i_1[1])
);
defparam \INS_0_i_1[1] .INIT=8'hDC;
// @30:104
  CFG4 \INS_0_i_0[1]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(INS_0_i_a2_2[1]),
	.D(INS_0_i_a4_0[1]),
	.Y(INS_0_i_0[1])
);
defparam \INS_0_i_0[1] .INIT=16'hFF60;
// @30:104
  CFG4 \INS_0_0_1[12]  (
	.A(SMADDR[0]),
	.B(INS_0_i_a2[3]),
	.C(INS_0_0_a4_4[4]),
	.D(INS_0_i_a2_1[1]),
	.Y(INS_0_0_1[12])
);
defparam \INS_0_0_1[12] .INIT=16'hF8F0;
// @30:104
  CFG4 \INS_0_0_0[12]  (
	.A(ins237_0),
	.B(SMADDR[3]),
	.C(INS_0_0_a4_1_0[12]),
	.D(INS_0_0_a4_0[12]),
	.Y(INS_0_0_0[12])
);
defparam \INS_0_0_0[12] .INIT=16'hFF20;
// @30:104
  CFG4 \INS_0_0_1[13]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2[5]),
	.C(ins237_2),
	.D(INS_0_0_a4_3[13]),
	.Y(INS_0_0_1[13])
);
defparam \INS_0_0_1[13] .INIT=16'hFF20;
// @30:104
  CFG4 \INS_0_0_0[2]  (
	.A(SMADDR[2]),
	.B(INS_0_0_a2_3[4]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_0[2])
);
defparam \INS_0_0_0[2] .INIT=16'hA004;
// @30:104
  CFG4 \INS_0_0_1[4]  (
	.A(SMADDR[2]),
	.B(INS_0_0_a4[4]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_1[4])
);
defparam \INS_0_0_1[4] .INIT=16'hECCC;
// @30:104
  CFG4 \INS_0_i_2[3]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(INS_0_i_a4_0[1]),
	.D(INS_0_0_o2[5]),
	.Y(INS_0_i_2[3])
);
defparam \INS_0_i_2[3] .INIT=16'hF0F8;
// @30:104
  CFG4 \INS_0_i_1[3]  (
	.A(ins237_2),
	.B(SMADDR[0]),
	.C(INS_0_i_a4_0[3]),
	.D(INS_0_0_a2_0[4]),
	.Y(INS_0_i_1[3])
);
defparam \INS_0_i_1[3] .INIT=16'hF2F0;
// @30:104
  CFG4 \INS_0_0_0[9]  (
	.A(INS_0_0_a2_3[4]),
	.B(INS_0_0_a2_1[4]),
	.C(INS_0_0_a2_0[4]),
	.D(INS_0_0_a4_1[9]),
	.Y(INS_0_0_0[9])
);
defparam \INS_0_0_0[9] .INIT=16'hFFC8;
// @30:104
  CFG4 \INS_0_i_3[16]  (
	.A(INS_0_i_a4[16]),
	.B(SMADDR[5]),
	.C(INS_0_i_1[16]),
	.D(INS_0_i_a2_2[1]),
	.Y(INS_0_i_3[16])
);
defparam \INS_0_i_3[16] .INIT=16'hFEFA;
// @30:104
  CFG4 \INS_0_0_0[6]  (
	.A(ins237_0),
	.B(INS_0_0_a4[6]),
	.C(SMADDR[3]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0_0[6])
);
defparam \INS_0_0_0[6] .INIT=16'hECCC;
// @30:104
  CFG4 \INS_0_0_a4_0[4]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[5]),
	.C(SMADDR[3]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4_0[4])
);
defparam \INS_0_0_a4_0[4] .INIT=16'h5040;
// @30:104
  CFG4 \INS_0_0_o2_0[2]  (
	.A(INS_0_0_a2_0[2]),
	.B(SMADDR[2]),
	.C(INS_0_i_o2_0[3]),
	.D(INS_0_i_a4_1[1]),
	.Y(INS_0_0_o2_0[2])
);
defparam \INS_0_0_o2_0[2] .INIT=16'hFF20;
// @30:104
  CFG3 \INS_0_0_o2_0[7]  (
	.A(INS_0_i_a2_1[1]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_1[4]),
	.Y(INS_0_0_o2_0[7])
);
defparam \INS_0_0_o2_0[7] .INIT=8'hF2;
// @30:104
  CFG4 \INS_0_0[5]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2[5]),
	.C(ins237_2),
	.D(INS_0_0_a4_0[5]),
	.Y(INS_0_0[5])
);
defparam \INS_0_0[5] .INIT=16'hFF80;
// @30:104
  CFG4 \INS_0_0[0]  (
	.A(SMADDR[5]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2[0]),
	.D(INS_0_i_a2[16]),
	.Y(INS_0_0[0])
);
defparam \INS_0_0[0] .INIT=16'hB1B0;
// @30:104
  CFG4 \INS_0_0_a4[11]  (
	.A(SMADDR[2]),
	.B(INS_0_0_a2[0]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a4[11])
);
defparam \INS_0_0_a4[11] .INIT=16'h0440;
// @30:104
  CFG3 \INS_0_0_a4_0[2]  (
	.A(INS_0_0_o2[2]),
	.B(SMADDR[0]),
	.C(INS_0_i_a2[3]),
	.Y(INS_0_0_a4_0[2])
);
defparam \INS_0_0_a4_0[2] .INIT=8'h80;
// @32:430
  CFG4 \INS_i_a4_0_RNIMN631[32]  (
	.A(SMADDR[2]),
	.B(INS_i_a4_0[32]),
	.C(SMADDR[3]),
	.D(SMADDR[4]),
	.Y(N_3_i)
);
defparam \INS_i_a4_0_RNIMN631[32] .INIT=16'h0105;
// @30:104
  CFG2 \INS_0_0_1[8]  (
	.A(INS_0_0_a4_0[2]),
	.B(INS_0_0_0[8]),
	.Y(INS_0_0_1[8])
);
defparam \INS_0_0_1[8] .INIT=4'hE;
// @30:104
  CFG4 \INS_0_i_3[1]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(INS_0_i_a2[16]),
	.D(INS_0_i_1[1]),
	.Y(INS_0_i_3[1])
);
defparam \INS_0_i_3[1] .INIT=16'hFF40;
// @30:104
  CFG4 \INS_0_0_3[13]  (
	.A(INS_0_0_a4_2[13]),
	.B(INS_0_i_a2[16]),
	.C(INS_0_0_a2_0[0]),
	.D(INS_0_0_a4_1[13]),
	.Y(INS_0_0_3[13])
);
defparam \INS_0_0_3[13] .INIT=16'hFFEA;
// @30:104
  CFG4 \INS_0_i_3[3]  (
	.A(INS_0_i_a4_1_0[3]),
	.B(INS_0_i_1[3]),
	.C(INS_0_i_a4_1[3]),
	.D(INS_0_i_o2_0[3]),
	.Y(INS_0_i_3[3])
);
defparam \INS_0_i_3[3] .INIT=16'hEEFE;
// @30:104
  CFG4 \INS_0_0[17]  (
	.A(INS_0_0_a2[9]),
	.B(INS_0_i_a2_0[16]),
	.C(INS_0_0_a4_0[17]),
	.D(INS_0_0_a4[17]),
	.Y(INS_0_0[17])
);
defparam \INS_0_0[17] .INIT=16'hFFF8;
// @30:104
  CFG4 \INS_0_0[6]  (
	.A(INS_0_0_a2_3[4]),
	.B(N_530_1),
	.C(INS_0_0_a4_0[6]),
	.D(INS_0_0_0[6]),
	.Y(INS_0_0[6])
);
defparam \INS_0_0[6] .INIT=16'hFFF8;
// @30:104
  CFG4 \INS_0_i_o4[1]  (
	.A(INS_0_i_a2[3]),
	.B(INS_0_0_a2[9]),
	.C(INS_0_0_o2[2]),
	.D(ins237_2),
	.Y(INS_0_i_o4[1])
);
defparam \INS_0_i_o4[1] .INIT=16'hECA0;
// @30:104
  CFG4 \INS_0_0[14]  (
	.A(INS_0_i_a2_0[16]),
	.B(INS_0_i_a2[3]),
	.C(SMADDR[4]),
	.D(INS_0_0_a2[9]),
	.Y(INS_0_0[14])
);
defparam \INS_0_0[14] .INIT=16'hAA08;
// @30:104
  CFG4 \INS_0_0_1[7]  (
	.A(INS_0_0_o2_0[2]),
	.B(INS_0_0_a4_0[6]),
	.C(SMADDR[3]),
	.D(INS_0_0_a4_0[7]),
	.Y(INS_0_0_1[7])
);
defparam \INS_0_0_1[7] .INIT=16'hFFEC;
// @30:104
  CFG4 \INS_0_0_4[4]  (
	.A(INS_0_0_0[4]),
	.B(INS_0_0_1[4]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2[0]),
	.Y(INS_0_0_4[4])
);
defparam \INS_0_0_4[4] .INIT=16'hEFEE;
// @30:104
  CFG4 \INS_0_0[13]  (
	.A(INS_0_0_1[13]),
	.B(INS_0_0_a4_1[9]),
	.C(INS_0_0_3[13]),
	.D(INS_0_0_a4[13]),
	.Y(INS_0_0[13])
);
defparam \INS_0_0[13] .INIT=16'hFFFE;
// @30:104
  CFG4 \INS_0_0[12]  (
	.A(INS_0_0_1[12]),
	.B(INS_0_0_o2_0[7]),
	.C(INS_0_0_a2[9]),
	.D(INS_0_0_0[12]),
	.Y(INS_0_0[12])
);
defparam \INS_0_0[12] .INIT=16'hFFEA;
// @30:104
  CFG3 \INS_0_0[11]  (
	.A(INS_0_i_a2_0_RNIS4271[3]),
	.B(INS_0_0_a4_0[11]),
	.C(INS_0_0_a4[11]),
	.Y(INS_0_0[11])
);
defparam \INS_0_0[11] .INIT=8'hFE;
// @30:104
  CFG4 \INS_0_0[9]  (
	.A(INS_0_0_a2[0]),
	.B(INS_0_0_o2[2]),
	.C(INS_0_i_a2_0_RNIS4271[3]),
	.D(INS_0_0_0[9]),
	.Y(INS_0_0[9])
);
defparam \INS_0_0[9] .INIT=16'hFFF8;
// @30:104
  CFG4 \INS_0_0[2]  (
	.A(SMADDR[3]),
	.B(INS_0_0_0[2]),
	.C(INS_0_0_o2_0[2]),
	.D(INS_0_0_a4_0[2]),
	.Y(INS_0_0[2])
);
defparam \INS_0_0[2] .INIT=16'hFFEC;
// @30:104
  CFG4 \INS_0_dreg_RNO[16]  (
	.A(INS_0_i_a2_0[16]),
	.B(INS_0_i_a4_0[16]),
	.C(INS_0_i_a2[16]),
	.D(INS_0_i_3[16]),
	.Y(N_454_i)
);
defparam \INS_0_dreg_RNO[16] .INIT=16'h0001;
// @30:104
  CFG4 \INS_0_0[8]  (
	.A(INS_0_0_a2_0[4]),
	.B(INS_0_i_a2_0_RNIS4271[3]),
	.C(INS_0_0_o2_0[7]),
	.D(INS_0_0_1[8]),
	.Y(INS_0_0[8])
);
defparam \INS_0_0[8] .INIT=16'hFFEC;
// @30:104
  CFG3 \INS_0_0[7]  (
	.A(INS_0_0_o2_0[7]),
	.B(INS_0_0_a2_0[4]),
	.C(INS_0_0_1[7]),
	.Y(INS_0_0[7])
);
defparam \INS_0_0[7] .INIT=8'hF8;
// @30:104
  CFG4 \INS_0_0[4]  (
	.A(INS_0_0_a4_4[4]),
	.B(INS_0_0_4[4]),
	.C(INS_0_0_a4_3[4]),
	.D(INS_0_0_a4_0[4]),
	.Y(INS_0_0[4])
);
defparam \INS_0_0[4] .INIT=16'hFFFE;
// @30:104
  CFG4 \INS_0_dreg_RNO[3]  (
	.A(INS_0_0_o2[2]),
	.B(INS_0_i_a2_2[1]),
	.C(INS_0_i_3[3]),
	.D(INS_0_i_2[3]),
	.Y(N_440_i)
);
defparam \INS_0_dreg_RNO[3] .INIT=16'h0007;
// @30:104
  CFG3 \INS_0_0[15]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o4[1]),
	.C(INS_0_i_a4_3[1]),
	.Y(INS_0_0[15])
);
defparam \INS_0_0[15] .INIT=8'hF8;
// @30:104
  CFG4 \INS_0_dreg_RNO[1]  (
	.A(INS_0_i_0[1]),
	.B(INS_0_i_3[1]),
	.C(INS_0_i_o4[1]),
	.D(INS_0_i_a4_3[1]),
	.Y(N_437_i)
);
defparam \INS_0_dreg_RNO[1] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PWDATA,
  Board_J7_c_0,
  N_43,
  N_44,
  N_45,
  N_46,
  Delta_Sigma_Converter_0_INT,
  PWRITE_i_1,
  N_49,
  N_50,
  Nokia5110_Driver_0_driver_busy,
  N_47_0,
  N_48_0_0,
  COREABC_C0_0_APB3master_PENABLE,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PSELx,
  FCCC_C0_0_GL0
)
;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
output Board_J7_c_0 ;
input N_43 ;
input N_44 ;
input N_45 ;
input N_46 ;
input Delta_Sigma_Converter_0_INT ;
output PWRITE_i_1 ;
input N_49 ;
input N_50 ;
input Nokia5110_Driver_0_driver_busy ;
input N_47_0 ;
input N_48_0_0 ;
output COREABC_C0_0_APB3master_PENABLE ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PSELx ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire Board_J7_c_0 ;
wire N_43 ;
wire N_44 ;
wire N_45 ;
wire N_46 ;
wire Delta_Sigma_Converter_0_INT ;
wire PWRITE_i_1 ;
wire N_49 ;
wire N_50 ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_47_0 ;
wire N_48_0_0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PSELx ;
wire FCCC_C0_0_GL0 ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [6:0] INSTR_DATA;
wire [31:31] INSTRUCTION;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [7:0] ACCUMULATOR;
wire [7:0] ACCUM_NEXT;
wire [0:0] ICYCLE_ns;
wire [5:0] SMADDR;
wire [5:0] SMADDR_s;
wire [5:0] RAMWDATA_5;
wire [0:0] SMADDR_RNISRVJ_Y;
wire [1:1] SMADDR_RNISITU_Y;
wire [2:2] SMADDR_RNITAR91_Y;
wire [3:3] SMADDR_RNIV3PK1_Y;
wire [5:5] RAMWDATA_RNO_FCO;
wire [5:5] RAMWDATA_RNO_Y;
wire [4:4] SMADDR_RNI2UMV1_Y;
wire [0:0] SMADDR_cry_cy_S;
wire [0:0] SMADDR_cry_cy_Y;
wire [4:0] SMADDR_cry;
wire [4:0] SMADDR_cry_Y;
wire [5:0] SMADDR_13;
wire [5:5] SMADDR_s_FCO;
wire [5:5] SMADDR_s_Y;
wire [5:5] INSTR_DATA_RNIKM431_S;
wire [5:5] INSTR_DATA_RNIKM431_Y;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_FCO;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_S;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_Y;
wire [6:6] INSTR_DATA_RNIHTA61_S;
wire [6:6] INSTR_DATA_RNIHTA61_Y;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [5:5] ACCUM_NEXT_m1_1_0_co1;
wire [5:5] ACCUM_NEXT_m1_1_0_wmux_0_S;
wire [5:5] ACCUM_NEXT_m1_0;
wire [0:0] msel_1;
wire [5:5] ALUOUT_4_yy;
wire [5:5] ACCUM_NEXT_m1_1_0_y0;
wire [5:5] ACCUM_NEXT_m1_1_0_co0;
wire [5:5] ACCUM_NEXT_m1_1_0_wmux_S;
wire [5:5] ALUOUT_3_xx;
wire [5:5] ALUOUT_3_yy;
wire [7:0] un1_ACCUMULATOR_m;
wire [7:7] ACCUM_NEXT_m6_d_RNIDLD91;
wire [2:0] INSTR_CMD;
wire [5:5] ACCUM_NEXT_m5_0_0;
wire [0:0] msel_1_i;
wire [7:0] ACCUM_NEXT_m0;
wire [5:5] ACCUM_NEXT_m2_0_0;
wire [5:1] ACCUM_NEXT_m4;
wire [7:0] ACCUM_NEXT_m1;
wire [7:4] ACCUM_NEXT_m2_0;
wire [1:1] INS_0_dreg_RNI84SB;
wire [7:6] ACCUM_NEXT_m6_d;
wire [4:4] ACCUM_NEXT_m5_0;
wire [7:6] ACCUM_NEXT_m3;
wire [6:3] ACCUM_NEXT_1;
wire [6:0] ACCUM_NEXT_m2;
wire [3:0] ACCUM_NEXT_m5;
wire [1:0] ACCUM_NEXT_m4_1;
wire [0:0] ACCUM_NEXT_m6_1;
wire [2:0] ACCUM_NEXT_m6;
wire [7:0] ACCUM_IN;
wire [7:1] un1_ACCUMULATOR_m_1_Z_Z;
wire [5:2] ALUOUT_2;
wire [11:11] INS_0_dreg_RNIPHUV_S;
wire [9:9] INS_0_dreg_RNI7SQK_S;
wire [8:8] INS_0_dreg_RNIOGSD_S;
wire [0:0] un1_ACCUMULATOR_m_1_0;
wire [7:7] INS_0_dreg_RNIB7U6_Y;
wire [10:10] INS_0_dreg_RNIVLCQ_S;
wire [7:6] ACCUM_NEXT_m6_d_1;
wire [2:0] INSTR_SCMD;
wire [5:2] un1_ACCUMULATOR0_s1;
wire [7:0] RAMRDATA;
wire [5:2] RAMADDR;
wire [5:0] RAMWDATA;
wire RSTSYNC2_Z ;
wire VCC ;
wire GND ;
wire N_3_i ;
wire un1_stbaccum_Z ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire un4_isr_Z ;
wire STD_ACCUM_NEG_Z ;
wire ISR_ACCUM_NEG_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_8_i ;
wire ISR_Z ;
wire un1_DOISR_0_sqmuxa_Z ;
wire DOISR_Z ;
wire un1_ICYCLE_4_i ;
wire m7 ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire RSTSYNC1_Z ;
wire ICYCLE_1_sqmuxa ;
wire un1_ICYCLE_2_i ;
wire RAMWDATA_5_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire RAMWDATA_5_cry_0 ;
wire RAMWDATA_5_cry_1 ;
wire RAMWDATA_5_cry_2 ;
wire RAMWDATA_5_cry_3 ;
wire RAMWDATA_5_cry_4 ;
wire SMADDR_cry_cy ;
wire un1_ACCUMULATOR_0_s0_0_cry_5 ;
wire un1_ACCUMULATOR_0_s0_0_cry_4 ;
wire un1_ACCUMULATOR_0_s0_0_cry_6 ;
wire un1_ACCUMULATOR_m_0_cry_0_Z ;
wire un1_ACCUMULATOR_m_0_cry_0_S ;
wire un1_ACCUMULATOR_m_0_cry_0_Y ;
wire ADDR7_q ;
wire un1_ACCUMULATOR_m_0_cry_1_Z ;
wire un1_ACCUMULATOR_m_0_cry_1_S ;
wire un1_ACCUMULATOR_m_0_cry_1_Y ;
wire un1_ACCUMULATOR_m_0_cry_2_Z ;
wire un1_ACCUMULATOR_m_0_cry_2_S ;
wire un1_ACCUMULATOR_m_0_cry_2_Y ;
wire un1_ACCUMULATOR_m_0_cry_3_Z ;
wire un1_ACCUMULATOR_m_0_cry_3_S ;
wire un1_ACCUMULATOR_m_0_cry_3_Y ;
wire un1_ACCUMULATOR_m_0_cry_4_Z ;
wire un1_ACCUMULATOR_m_0_cry_4_S ;
wire un1_ACCUMULATOR_m_0_cry_4_Y ;
wire un1_ACCUMULATOR_m_0_cry_5_Z ;
wire un1_ACCUMULATOR_m_0_cry_5_S ;
wire un1_ACCUMULATOR_m_0_cry_5_Y ;
wire un1_ACCUMULATOR_m_0_s_7_FCO ;
wire un1_ACCUMULATOR_m_0_s_7_S ;
wire un1_ACCUMULATOR_m_0_s_7_Y ;
wire un1_ACCUMULATOR_m_0_cry_6_Z ;
wire un1_ACCUMULATOR_m_0_cry_6_S ;
wire un1_ACCUMULATOR_m_0_cry_6_Y ;
wire N_371_0 ;
wire un3_readram_Z ;
wire accum_next8_Z ;
wire accum_next8_RNID2RS_Z ;
wire g1_0_1 ;
wire ALUOUT_6_sqmuxa ;
wire ACCUM_NEXT_sm4 ;
wire N_114_i ;
wire N_31_i ;
wire N_11_mux_2 ;
wire g1 ;
wire ACCUM_NEXT_m3s2_Z ;
wire ACCUM_NEXT_m6s4_1_Z ;
wire N_345_0 ;
wire ACCUM_NEXT_m6s4_1_RNI9LQT_Z ;
wire un1_std_accum_zero_4 ;
wire g1_0_0 ;
wire g1_0 ;
wire N_349_0 ;
wire un1_std_accum_zero_1 ;
wire un1_ACCUMULATOR_0_d1_c6 ;
wire ACCUM_NEXT_m3_N_3L3_Z ;
wire un3_readram_out ;
wire N_167 ;
wire ACCUM_NEXT_m3_N_4L6_Z ;
wire aluout32_0_Z ;
wire ACCUM_NEXT_m3_N_5L8_Z ;
wire un1_ACCUMULATOR_m_1_Z ;
wire ACCUM_NEXT_m6_N_2L1_0_Z ;
wire ACCUM_NEXT_m6_N_4L6_0_Z ;
wire ACCUM_NEXT_m6_N_5L8_0_Z ;
wire un1_ACCUMULATOR_m_17_Z ;
wire ACCUM_NEXT_m6_N_2L1_Z ;
wire ACCUM_NEXT_m6_N_4L6_Z ;
wire ACCUM_NEXT_m6_N_5L8_Z ;
wire un1_ACCUMULATOR_m_21_Z ;
wire ACCUM_NEXT_m4_0_Z ;
wire un1_ACCUMULATOR_m_25_Z ;
wire un1_ACCUMULATOR_m_29_Z ;
wire un1_ACCUMULATOR_m_5_Z ;
wire ACCUM_NEXT_m6_d_2_Z ;
wire SHIFTMSB ;
wire ACCUM_NEXT_m6_d_6_Z ;
wire ALUOUT_1_sqmuxa_Z ;
wire STKPTR_2_sqmuxa_Z ;
wire N_38_i ;
wire N_24 ;
wire flagvalue_1_Z ;
wire flags_Z ;
wire un6_readram_Z ;
wire N_147 ;
wire un34_nvmready_Z ;
wire un3_pready_m_i ;
wire un1_initdone_i ;
wire ACCUM_ZERO_Z ;
wire ACCUM_NEG_Z ;
wire USE_ACC_1_Z ;
wire un1_ACCUMULATOR_0_d1_ac0_7_1_Z ;
wire i5_mux ;
wire DOISR_0_sqmuxa_Z ;
wire N_160 ;
wire un1_instr_cmd ;
wire STKPTR_2_sqmuxa_1_Z ;
wire ISR_1_sqmuxa_1_0_Z ;
wire SHIFTLSB ;
wire N_11_mux ;
wire STKPTR_0_sqmuxa_Z ;
wire DOJMP_1_sqmuxa_Z ;
wire STBRAM_4_sqmuxa_Z ;
wire STBRAM_5_sqmuxa_Z ;
wire N_161_i ;
wire SMADDR_3_sqmuxa_Z ;
wire un1_ACCUMULATOR_0_d1_c4 ;
wire flagvalue_1_1_Z ;
wire i4_mux ;
wire STBFLAG_5_d1 ;
wire STBFLAG_1_m ;
wire N_169 ;
wire N_5 ;
wire N_15_mux ;
wire un1_ACCUMULATOR_0_d1_ac0_11_Z ;
wire N_23 ;
wire un1_DOISR_0_sqmuxa_1_Z ;
wire N_26_i ;
wire N_36_i ;
wire ACCUM_NEXT_sm0 ;
wire N_52 ;
wire N_88 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_122 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(Board_J7_c_0),
	.A(RSTSYNC2_Z)
);
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
// @32:430
  SLE \INSTR_DATA[5]  (
	.Q(INSTR_DATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:430
  SLE \INSTR_DATA[6]  (
	.Q(INSTR_DATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_DOISR_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_ICYCLE_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(m7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[4]  (
	.Q(SMADDR[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[5]  (
	.Q(SMADDR[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:907
  ARI1 DOISR_RNIT529 (
	.FCO(RAMWDATA_5_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @32:907
  ARI1 \SMADDR_RNISRVJ[0]  (
	.FCO(RAMWDATA_5_cry_0),
	.S(RAMWDATA_5[0]),
	.Y(SMADDR_RNISRVJ_Y[0]),
	.B(SMADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0_cy)
);
defparam \SMADDR_RNISRVJ[0] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNISITU[1]  (
	.FCO(RAMWDATA_5_cry_1),
	.S(RAMWDATA_5[1]),
	.Y(SMADDR_RNISITU_Y[1]),
	.B(SMADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0)
);
defparam \SMADDR_RNISITU[1] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNITAR91[2]  (
	.FCO(RAMWDATA_5_cry_2),
	.S(RAMWDATA_5[2]),
	.Y(SMADDR_RNITAR91_Y[2]),
	.B(SMADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_1)
);
defparam \SMADDR_RNITAR91[2] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNIV3PK1[3]  (
	.FCO(RAMWDATA_5_cry_3),
	.S(RAMWDATA_5[3]),
	.Y(SMADDR_RNIV3PK1_Y[3]),
	.B(SMADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_2)
);
defparam \SMADDR_RNIV3PK1[3] .INIT=20'h4AA00;
// @32:907
  ARI1 \RAMWDATA_RNO[5]  (
	.FCO(RAMWDATA_RNO_FCO[5]),
	.S(RAMWDATA_5[5]),
	.Y(RAMWDATA_RNO_Y[5]),
	.B(SMADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_4)
);
defparam \RAMWDATA_RNO[5] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI2UMV1[4]  (
	.FCO(RAMWDATA_5_cry_4),
	.S(RAMWDATA_5[4]),
	.Y(SMADDR_RNI2UMV1_Y[4]),
	.B(SMADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_3)
);
defparam \SMADDR_RNI2UMV1[4] .INIT=20'h4AA00;
// @32:869
  ARI1 \SMADDR_cry_cy[0]  (
	.FCO(SMADDR_cry_cy),
	.S(SMADDR_cry_cy_S[0]),
	.Y(SMADDR_cry_cy_Y[0]),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \SMADDR_cry_cy[0] .INIT=20'h41100;
// @32:869
  ARI1 \SMADDR_cry[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_cry_Y[0]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[0]),
	.D(SMADDR_13[0]),
	.A(VCC),
	.FCI(SMADDR_cry_cy)
);
defparam \SMADDR_cry[0] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(SMADDR_cry_Y[1]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[1]),
	.D(SMADDR_13[1]),
	.A(VCC),
	.FCI(SMADDR_cry[0])
);
defparam \SMADDR_cry[1] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(SMADDR_cry_Y[2]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[2]),
	.D(SMADDR_13[2]),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \SMADDR_cry[2] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[3]  (
	.FCO(SMADDR_cry[3]),
	.S(SMADDR_s[3]),
	.Y(SMADDR_cry_Y[3]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[3]),
	.D(SMADDR_13[3]),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \SMADDR_cry[3] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_s[5]  (
	.FCO(SMADDR_s_FCO[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_s_Y[5]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[5]),
	.D(SMADDR_13[5]),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_s[5] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_cry_Y[4]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[4]),
	.D(SMADDR_13[4]),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_cry[4] .INIT=20'h4D800;
// @32:672
  ARI1 \INSTR_DATA_RNIKM431[5]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_5),
	.S(INSTR_DATA_RNIKM431_S[5]),
	.Y(INSTR_DATA_RNIKM431_Y[5]),
	.B(INSTR_DATA[5]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_4)
);
defparam \INSTR_DATA_RNIKM431[5] .INIT=20'h555AA;
// @32:672
  ARI1 \un1_ACCUMULATOR_m_1_RNO[7]  (
	.FCO(un1_ACCUMULATOR_m_1_RNO_FCO[7]),
	.S(un1_ACCUMULATOR_m_1_RNO_S[7]),
	.Y(un1_ACCUMULATOR_m_1_RNO_Y[7]),
	.B(ACCUMULATOR[7]),
	.C(INSTR_DATA[5]),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_6)
);
defparam \un1_ACCUMULATOR_m_1_RNO[7] .INIT=20'h46600;
// @32:672
  ARI1 \INSTR_DATA_RNIHTA61[6]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_6),
	.S(INSTR_DATA_RNIHTA61_S[6]),
	.Y(INSTR_DATA_RNIHTA61_Y[6]),
	.B(INSTR_DATA[6]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_5)
);
defparam \INSTR_DATA_RNIHTA61[6] .INIT=20'h555AA;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_0 (
	.FCO(un1_ACCUMULATOR_m_0_cry_0_Z),
	.S(un1_ACCUMULATOR_m_0_cry_0_S),
	.Y(un1_ACCUMULATOR_m_0_cry_0_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_m_0_cry_0.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_1 (
	.FCO(un1_ACCUMULATOR_m_0_cry_1_Z),
	.S(un1_ACCUMULATOR_m_0_cry_1_S),
	.Y(un1_ACCUMULATOR_m_0_cry_1_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[1]),
	.D(RD_r1c0[1]),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_m_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_1.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_2 (
	.FCO(un1_ACCUMULATOR_m_0_cry_2_Z),
	.S(un1_ACCUMULATOR_m_0_cry_2_S),
	.Y(un1_ACCUMULATOR_m_0_cry_2_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[2]),
	.D(RD_r1c0[2]),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_m_0_cry_1_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_2.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_3 (
	.FCO(un1_ACCUMULATOR_m_0_cry_3_Z),
	.S(un1_ACCUMULATOR_m_0_cry_3_S),
	.Y(un1_ACCUMULATOR_m_0_cry_3_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_m_0_cry_2_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_3.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_4 (
	.FCO(un1_ACCUMULATOR_m_0_cry_4_Z),
	.S(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m_0_cry_4_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[4]),
	.D(RD_r1c0[4]),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_m_0_cry_3_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_4.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_5 (
	.FCO(un1_ACCUMULATOR_m_0_cry_5_Z),
	.S(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m_0_cry_5_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_m_0_cry_4_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_5.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_s_7 (
	.FCO(un1_ACCUMULATOR_m_0_s_7_FCO),
	.S(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m_0_s_7_Y),
	.B(ACCUMULATOR[7]),
	.C(ADDR7_q),
	.D(RD_r0c0[7]),
	.A(RD_r1c0[7]),
	.FCI(un1_ACCUMULATOR_m_0_cry_6_Z)
);
defparam un1_ACCUMULATOR_m_0_s_7.INIT=20'h4569A;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_6 (
	.FCO(un1_ACCUMULATOR_m_0_cry_6_Z),
	.S(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m_0_cry_6_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[6]),
	.D(RD_r1c0[6]),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_m_0_cry_5_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_6.INIT=20'h51BE4;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux_0[5]  (
	.FCO(ACCUM_NEXT_m1_1_0_co1[5]),
	.S(ACCUM_NEXT_m1_1_0_wmux_0_S[5]),
	.Y(ACCUM_NEXT_m1_0[5]),
	.B(msel_1[0]),
	.C(N_371_0),
	.D(ALUOUT_4_yy[5]),
	.A(ACCUM_NEXT_m1_1_0_y0[5]),
	.FCI(ACCUM_NEXT_m1_1_0_co0[5])
);
defparam \ACCUM_NEXT_m1_1_0_wmux_0[5] .INIT=20'h0F588;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux[5]  (
	.FCO(ACCUM_NEXT_m1_1_0_co0[5]),
	.S(ACCUM_NEXT_m1_1_0_wmux_S[5]),
	.Y(ACCUM_NEXT_m1_1_0_y0[5]),
	.B(msel_1[0]),
	.C(ALUOUT_3_xx[5]),
	.D(ALUOUT_3_yy[5]),
	.A(un3_readram_Z),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m1_1_0_wmux[5] .INIT=20'h0FA44;
// @32:704
  CFG4 un1_std_accum_zero_RNO_1 (
	.A(accum_next8_Z),
	.B(accum_next8_RNID2RS_Z),
	.C(un1_ACCUMULATOR_m[7]),
	.D(ACCUM_NEXT_m6_d_RNIDLD91[7]),
	.Y(g1_0_1)
);
defparam un1_std_accum_zero_RNO_1.INIT=16'h4C7F;
// @32:672
  CFG3 ACCUM_NEXT_m6s2 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[1]),
	.C(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_sm4)
);
defparam ACCUM_NEXT_m6s2.INIT=8'hF4;
// @32:1023
  CFG3 SMADDR_0_sqmuxa_i (
	.A(ICYCLE[1]),
	.B(DOISR_Z),
	.C(ICYCLE[0]),
	.Y(N_114_i)
);
defparam SMADDR_0_sqmuxa_i.INIT=8'h7F;
// @32:323
  CFG4 \RAMADDR_0_x4[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_31_i)
);
defparam \RAMADDR_0_x4[3] .INIT=16'h9555;
// @32:653
  CFG2 \ACCUM_NEXT_m1_1_0_wmux_0_RNO[5]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_DATA[5]),
	.Y(N_371_0)
);
defparam \ACCUM_NEXT_m1_1_0_wmux_0_RNO[5] .INIT=4'h6;
// @32:672
  CFG4 \ACCUMULATOR_RNI15CA1[6]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[6]),
	.C(N_11_mux_2),
	.D(N_48_0_0),
	.Y(ACCUM_NEXT_m5_0_0[5])
);
defparam \ACCUMULATOR_RNI15CA1[6] .INIT=16'hAC0C;
// @32:672
  CFG4 \ACCUM_NEXT_m0_RNIDRJ61[5]  (
	.A(g1),
	.B(msel_1_i[0]),
	.C(ACCUM_NEXT_m1_0[5]),
	.D(ACCUM_NEXT_m0[5]),
	.Y(ACCUM_NEXT_m2_0_0[5])
);
defparam \ACCUM_NEXT_m0_RNIDRJ61[5] .INIT=16'hF1E0;
// @32:672
  CFG4 ACCUM_NEXT_m6s4_1_RNIH4UN2 (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_m2_0_0[5]),
	.C(ACCUM_NEXT_m5_0_0[5]),
	.D(ACCUM_NEXT_m6s4_1_Z),
	.Y(N_345_0)
);
defparam ACCUM_NEXT_m6s4_1_RNIH4UN2.INIT=16'hF0E4;
// @32:704
  CFG4 un1_std_accum_zero_RNO (
	.A(ACCUM_NEXT_m6s4_1_RNI9LQT_Z),
	.B(ACCUM_NEXT_m4[5]),
	.C(N_345_0),
	.D(g1_0_1),
	.Y(un1_std_accum_zero_4)
);
defparam un1_std_accum_zero_RNO.INIT=16'h2700;
// @32:672
  CFG4 \ACCUM_NEXT_m0_RNIJ0711[7]  (
	.A(msel_1_i[0]),
	.B(g1_0_0),
	.C(ACCUM_NEXT_m1[7]),
	.D(ACCUM_NEXT_m0[7]),
	.Y(ACCUM_NEXT_m2_0[7])
);
defparam \ACCUM_NEXT_m0_RNIJ0711[7] .INIT=16'hF1E0;
// @32:672
  CFG3 accum_next8_RNID2RS (
	.A(accum_next8_Z),
	.B(INS_0_dreg_RNI84SB[1]),
	.C(ACCUM_NEXT_sm4),
	.Y(accum_next8_RNID2RS_Z)
);
defparam accum_next8_RNID2RS.INIT=8'h0D;
// @32:672
  CFG4 ACCUM_NEXT_m6s4_1_RNI9LQT (
	.A(INS_0_dreg_RNI84SB[1]),
	.B(ACCUM_NEXT_sm4),
	.C(accum_next8_Z),
	.D(ACCUM_NEXT_m6s4_1_Z),
	.Y(ACCUM_NEXT_m6s4_1_RNI9LQT_Z)
);
defparam ACCUM_NEXT_m6s4_1_RNI9LQT.INIT=16'h3323;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_RNIDLD91[7]  (
	.A(ACCUM_NEXT_m6_d[7]),
	.B(ACCUM_NEXT_m2_0[7]),
	.C(ACCUM_NEXT_m6s4_1_Z),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m6_d_RNIDLD91[7])
);
defparam \ACCUM_NEXT_m6_d_RNIDLD91[7] .INIT=16'hAAAC;
// @32:672
  CFG4 \ACCUM_NEXT_m0_RNIDQ611[4]  (
	.A(msel_1_i[0]),
	.B(g1_0),
	.C(ACCUM_NEXT_m1[4]),
	.D(ACCUM_NEXT_m0[4]),
	.Y(ACCUM_NEXT_m2_0[4])
);
defparam \ACCUM_NEXT_m0_RNIDQ611[4] .INIT=16'hF1E0;
// @32:672
  CFG4 \ACCUMULATOR_RNIU1CA1[5]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[5]),
	.C(N_11_mux_2),
	.D(N_47_0),
	.Y(ACCUM_NEXT_m5_0[4])
);
defparam \ACCUMULATOR_RNIU1CA1[5] .INIT=16'hAC0C;
// @32:672
  CFG4 ACCUM_NEXT_m6s4_1_RNIE0HI2 (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_m2_0[4]),
	.C(ACCUM_NEXT_m5_0[4]),
	.D(ACCUM_NEXT_m6s4_1_Z),
	.Y(N_349_0)
);
defparam ACCUM_NEXT_m6s4_1_RNIE0HI2.INIT=16'hF0E4;
// @32:672
  CFG3 \ACCUM_NEXT_m4_RNI655L3[4]  (
	.A(N_349_0),
	.B(ACCUM_NEXT_m4[4]),
	.C(ACCUM_NEXT_m6s4_1_RNI9LQT_Z),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT_m4_RNI655L3[4] .INIT=8'hCA;
// @32:704
  CFG4 un1_std_accum_zero_RNO_0 (
	.A(ACCUM_NEXT[3]),
	.B(ACCUM_NEXT[2]),
	.C(ACCUM_NEXT[4]),
	.D(ACCUM_NEXT[0]),
	.Y(un1_std_accum_zero_1)
);
defparam un1_std_accum_zero_RNO_0.INIT=16'h0001;
// @32:672
  CFG3 \ACCUMULATOR_RNO[5]  (
	.A(ACCUM_NEXT_m4[5]),
	.B(N_345_0),
	.C(ACCUM_NEXT_m6s4_1_RNI9LQT_Z),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUMULATOR_RNO[5] .INIT=8'hAC;
// @32:672
  CFG2 ACCUM_NEXT_m3_N_3L3 (
	.A(un1_ACCUMULATOR_0_d1_c6),
	.B(ACCUMULATOR[6]),
	.Y(ACCUM_NEXT_m3_N_3L3_Z)
);
defparam ACCUM_NEXT_m3_N_3L3.INIT=4'h6;
// @32:672
  CFG3 ACCUM_NEXT_m3_N_4L6 (
	.A(un3_readram_out),
	.B(INSTR_DATA_RNIHTA61_S[6]),
	.C(N_167),
	.Y(ACCUM_NEXT_m3_N_4L6_Z)
);
defparam ACCUM_NEXT_m3_N_4L6.INIT=8'hB3;
// @32:672
  CFG4 ACCUM_NEXT_m3_N_5L8 (
	.A(ACCUM_NEXT_m3_N_3L3_Z),
	.B(aluout32_0_Z),
	.C(un3_readram_Z),
	.D(ACCUM_NEXT_m3_N_4L6_Z),
	.Y(ACCUM_NEXT_m3_N_5L8_Z)
);
defparam ACCUM_NEXT_m3_N_5L8.INIT=16'h0734;
// @32:672
  CFG4 \ACCUM_NEXT_m3[6]  (
	.A(un1_ACCUMULATOR_m_0_cry_6_S),
	.B(accum_next8_Z),
	.C(un3_readram_Z),
	.D(ACCUM_NEXT_m3_N_5L8_Z),
	.Y(ACCUM_NEXT_m3[6])
);
defparam \ACCUM_NEXT_m3[6] .INIT=16'hC08C;
// @32:672
  CFG4 \ACCUM_NEXT[6]  (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_sm4),
	.C(ACCUM_NEXT_1[6]),
	.D(ACCUM_NEXT_m3[6]),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=16'h2F0D;
// @32:672
  CFG4 \ACCUM_NEXT_1[6]  (
	.A(ACCUM_NEXT_m6_d[6]),
	.B(ACCUM_NEXT_m2[6]),
	.C(ACCUM_NEXT_m6s4_1_Z),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_1[6])
);
defparam \ACCUM_NEXT_1[6] .INIT=16'h5553;
// @32:672
  CFG4 \ACCUM_NEXT_m6[0]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_NEXT_m5[0]),
	.C(ACCUM_NEXT_m4_1[0]),
	.D(ACCUM_NEXT_m6_1[0]),
	.Y(ACCUM_NEXT_m6[0])
);
defparam \ACCUM_NEXT_m6[0] .INIT=16'h8DDD;
// @32:672
  CFG3 \ACCUM_NEXT_m6_1[0]  (
	.A(accum_next8_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(un1_ACCUMULATOR_m[0]),
	.Y(ACCUM_NEXT_m6_1[0])
);
defparam \ACCUM_NEXT_m6_1[0] .INIT=8'h7F;
// @32:672
  CFG4 \ACCUM_NEXT_m4[1]  (
	.A(accum_next8_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ACCUM_NEXT_m4_1[1]),
	.D(un1_ACCUMULATOR_m[1]),
	.Y(ACCUM_NEXT_m4[1])
);
defparam \ACCUM_NEXT_m4[1] .INIT=16'h8B03;
// @32:672
  CFG2 \ACCUM_NEXT_m4_1[1]  (
	.A(ACCUM_IN[1]),
	.B(ACCUMULATOR[1]),
	.Y(ACCUM_NEXT_m4_1[1])
);
defparam \ACCUM_NEXT_m4_1[1] .INIT=4'h7;
// @32:672
  CFG2 ACCUM_NEXT_m6_N_2L1_0 (
	.A(un1_ACCUMULATOR_m_1_Z),
	.B(un1_ACCUMULATOR_m_1_Z_Z[2]),
	.Y(ACCUM_NEXT_m6_N_2L1_0_Z)
);
defparam ACCUM_NEXT_m6_N_2L1_0.INIT=4'h1;
// @32:672
  CFG4 ACCUM_NEXT_m6_N_4L6_0 (
	.A(accum_next8_Z),
	.B(un3_readram_Z),
	.C(un1_ACCUMULATOR_m_0_cry_2_S),
	.D(ACCUM_NEXT_m6_N_2L1_0_Z),
	.Y(ACCUM_NEXT_m6_N_4L6_0_Z)
);
defparam ACCUM_NEXT_m6_N_4L6_0.INIT=16'h80AA;
// @32:672
  CFG3 ACCUM_NEXT_m6_N_5L8_0 (
	.A(ACCUM_NEXT_m5[2]),
	.B(ACCUM_NEXT_sm4),
	.C(ALUOUT_2[2]),
	.Y(ACCUM_NEXT_m6_N_5L8_0_Z)
);
defparam ACCUM_NEXT_m6_N_5L8_0.INIT=8'h47;
// @32:672
  CFG4 \ACCUM_NEXT_m6[2]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ACCUM_NEXT_m6_N_4L6_0_Z),
	.D(ACCUM_NEXT_m6_N_5L8_0_Z),
	.Y(ACCUM_NEXT_m6[2])
);
defparam \ACCUM_NEXT_m6[2] .INIT=16'h40FB;
// @32:672
  CFG2 ACCUM_NEXT_m6_N_2L1 (
	.A(un1_ACCUMULATOR_m_17_Z),
	.B(un1_ACCUMULATOR_m_1_Z_Z[3]),
	.Y(ACCUM_NEXT_m6_N_2L1_Z)
);
defparam ACCUM_NEXT_m6_N_2L1.INIT=4'h1;
// @32:672
  CFG4 ACCUM_NEXT_m6_N_4L6 (
	.A(accum_next8_Z),
	.B(un3_readram_Z),
	.C(un1_ACCUMULATOR_m_0_cry_3_S),
	.D(ACCUM_NEXT_m6_N_2L1_Z),
	.Y(ACCUM_NEXT_m6_N_4L6_Z)
);
defparam ACCUM_NEXT_m6_N_4L6.INIT=16'h80AA;
// @32:672
  CFG3 ACCUM_NEXT_m6_N_5L8 (
	.A(ACCUM_NEXT_m5[3]),
	.B(ACCUM_NEXT_sm4),
	.C(ALUOUT_2[3]),
	.Y(ACCUM_NEXT_m6_N_5L8_Z)
);
defparam ACCUM_NEXT_m6_N_5L8.INIT=8'h47;
// @32:672
  CFG4 \ACCUM_NEXT_m6[3]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ACCUM_NEXT_m6_N_4L6_Z),
	.D(ACCUM_NEXT_m6_N_5L8_Z),
	.Y(ACCUM_NEXT_1[3])
);
defparam \ACCUM_NEXT_m6[3] .INIT=16'h40FB;
// @32:704
  CFG4 un1_std_accum_zero (
	.A(ACCUM_NEXT[1]),
	.B(ACCUM_NEXT[6]),
	.C(un1_std_accum_zero_4),
	.D(un1_std_accum_zero_1),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h1000;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[7]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_21_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[7]),
	.D(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m[7])
);
defparam \un1_ACCUMULATOR_m[7] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[7]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(un1_ACCUMULATOR_m_1_RNO_S[7]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[7])
);
defparam \un1_ACCUMULATOR_m_1[7] .INIT=16'h1030;
// @32:672
  CFG4 \ACCUM_NEXT_m4_1[0]  (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(INSTR_CMD[1]),
	.C(ACCUM_NEXT_m4_0_Z),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m4_1[0])
);
defparam \ACCUM_NEXT_m4_1[0] .INIT=16'h0F07;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[5]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_25_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[5]),
	.D(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m[5])
);
defparam \un1_ACCUMULATOR_m[5] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[5]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(INSTR_DATA_RNIKM431_S[5]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[5])
);
defparam \un1_ACCUMULATOR_m_1[5] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[4]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_29_Z),
	.C(un1_ACCUMULATOR_m_0_cry_4_S),
	.D(un1_ACCUMULATOR_m_1_Z_Z[4]),
	.Y(un1_ACCUMULATOR_m[4])
);
defparam \un1_ACCUMULATOR_m[4] .INIT=16'hFFEC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[4]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNIPHUV_S[11]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[4])
);
defparam \un1_ACCUMULATOR_m_1[4] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[2]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNI7SQK_S[9]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[2])
);
defparam \un1_ACCUMULATOR_m_1[2] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[1]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_5_Z),
	.C(un1_ACCUMULATOR_m_0_cry_1_S),
	.D(un1_ACCUMULATOR_m_1_Z_Z[1]),
	.Y(un1_ACCUMULATOR_m[1])
);
defparam \un1_ACCUMULATOR_m[1] .INIT=16'hFFEC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[1]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNIOGSD_S[8]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[1])
);
defparam \un1_ACCUMULATOR_m_1[1] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[0]  (
	.A(un1_ACCUMULATOR_m_0_cry_0_Y),
	.B(un1_ACCUMULATOR_m_1_0[0]),
	.C(N_167),
	.D(un3_readram_out),
	.Y(un1_ACCUMULATOR_m[0])
);
defparam \un1_ACCUMULATOR_m[0] .INIT=16'hACCC;
// @32:672
  CFG3 \un1_ACCUMULATOR_m_1_0[0]  (
	.A(aluout32_0_Z),
	.B(ACCUMULATOR[0]),
	.C(INS_0_dreg_RNIB7U6_Y[7]),
	.Y(un1_ACCUMULATOR_m_1_0[0])
);
defparam \un1_ACCUMULATOR_m_1_0[0] .INIT=8'h72;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[3]  (
	.A(un3_readram_out),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNIVLCQ_S[10]),
	.D(N_167),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[3])
);
defparam \un1_ACCUMULATOR_m_1[3] .INIT=16'h1030;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[6]  (
	.A(N_11_mux_2),
	.B(ACCUM_NEXT_m6_d_2_Z),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m6_d_1[6]),
	.Y(ACCUM_NEXT_m6_d[6])
);
defparam \ACCUM_NEXT_m6_d[6] .INIT=16'hCCDF;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[6]  (
	.A(ACCUMULATOR[7]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_IN[6]),
	.Y(ACCUM_NEXT_m6_d_1[6])
);
defparam \ACCUM_NEXT_m6_d_1[6] .INIT=16'h535F;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[7]  (
	.A(SHIFTMSB),
	.B(ACCUM_NEXT_m6_d_6_Z),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m6_d_1[7]),
	.Y(ACCUM_NEXT_m6_d[7])
);
defparam \ACCUM_NEXT_m6_d[7] .INIT=16'hECCF;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[7]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_IN[7]),
	.C(ACCUMULATOR[7]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_m6_d_1[7])
);
defparam \ACCUM_NEXT_m6_d_1[7] .INIT=16'h15BF;
// @32:672
  CFG3 ACCUM_NEXT_m6_d_6 (
	.A(N_50),
	.B(N_11_mux_2),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(ACCUM_NEXT_m6_d_6_Z)
);
defparam ACCUM_NEXT_m6_d_6.INIT=8'h80;
// @32:672
  CFG3 ACCUM_NEXT_m6_d_2 (
	.A(N_49),
	.B(N_11_mux_2),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(ACCUM_NEXT_m6_d_2_Z)
);
defparam ACCUM_NEXT_m6_d_2.INIT=8'h80;
// @32:672
  CFG3 ALUOUT_1_sqmuxa (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[2]),
	.C(INSTR_CMD[1]),
	.Y(ALUOUT_1_sqmuxa_Z)
);
defparam ALUOUT_1_sqmuxa.INIT=8'h01;
// @32:907
  CFG3 \STKPTR_11_0_m3[2]  (
	.A(STKPTR_2_sqmuxa_Z),
	.B(N_38_i),
	.C(N_24),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11_0_m3[2] .INIT=8'h39;
// @32:650
  CFG2 \ALUOUT_3_xx[5]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_DATA[5]),
	.Y(ALUOUT_3_xx[5])
);
defparam \ALUOUT_3_xx[5] .INIT=4'hE;
// @32:740
  CFG2 flags (
	.A(flagvalue_1_Z),
	.B(INSTR_SCMD[0]),
	.Y(flags_Z)
);
defparam flags.INIT=4'h6;
// @32:869
  CFG2 \ICYCLE_ns_1_0_.m7  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(m7)
);
defparam \ICYCLE_ns_1_0_.m7 .INIT=4'h6;
// @32:869
  CFG2 \ICYCLE_ns_1_0_.m4_2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_11_mux_2)
);
defparam \ICYCLE_ns_1_0_.m4_2 .INIT=4'h2;
// @32:924
  CFG2 un1_nvmready_i_a2 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_167)
);
defparam un1_nvmready_i_a2.INIT=4'h8;
// @32:846
  CFG2 un6_readram (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[2]),
	.Y(un6_readram_Z)
);
defparam un6_readram.INIT=4'h8;
// @32:869
  CFG2 ICYCLE_s3_i_o3 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(N_147)
);
defparam ICYCLE_s3_i_o3.INIT=4'h7;
// @32:1018
  CFG2 un34_nvmready (
	.A(DOISR_Z),
	.B(DOJMP_Z),
	.Y(un34_nvmready_Z)
);
defparam un34_nvmready.INIT=4'h4;
// @32:1007
  CFG2 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=4'hD;
// @32:1094
  CFG2 un1_pwrite_m (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.Y(PWRITE_i_1)
);
defparam un1_pwrite_m.INIT=4'h8;
// @32:323
  CFG2 \RAMADDR_0_o4[2]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(N_24)
);
defparam \RAMADDR_0_o4[2] .INIT=4'h7;
// @32:707
  CFG2 un4_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un4_isr_Z)
);
defparam un4_isr.INIT=4'h8;
// @32:703
  CFG2 un1_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_Z)
);
defparam un1_isr.INIT=4'h4;
// @32:909
  CFG2 un1_initdone (
	.A(ISR_Z),
	.B(Delta_Sigma_Converter_0_INT),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=4'h4;
// @32:720
  CFG3 ACCUM_ZERO (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.Y(ACCUM_ZERO_Z)
);
defparam ACCUM_ZERO.INIT=8'hCA;
// @32:721
  CFG3 ACCUM_NEG (
	.A(STD_ACCUM_NEG_Z),
	.B(ISR_ACCUM_NEG_Z),
	.C(ISR_Z),
	.Y(ACCUM_NEG_Z)
);
defparam ACCUM_NEG.INIT=8'hCA;
// @32:752
  CFG3 USE_ACC_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.Y(USE_ACC_1_Z)
);
defparam USE_ACC_1.INIT=8'hD1;
// @32:672
  CFG3 un1_ACCUMULATOR_0_d1_ac0_7_1 (
	.A(ACCUMULATOR[4]),
	.B(ACCUMULATOR[3]),
	.C(ACCUMULATOR[2]),
	.Y(un1_ACCUMULATOR_0_d1_ac0_7_1_Z)
);
defparam un1_ACCUMULATOR_0_d1_ac0_7_1.INIT=8'h80;
// @32:907
  CFG4 \STBRAM_7.m3  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD[2]),
	.D(INSTR_CMD[1]),
	.Y(i5_mux)
);
defparam \STBRAM_7.m3 .INIT=16'h1400;
// @32:909
  CFG3 DOISR_0_sqmuxa (
	.A(ICYCLE[0]),
	.B(un1_initdone_i),
	.C(ICYCLE[1]),
	.Y(DOISR_0_sqmuxa_Z)
);
defparam DOISR_0_sqmuxa.INIT=8'h04;
// @32:846
  CFG3 un3_readram_s (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[2]),
	.C(INSTR_CMD[2]),
	.Y(un3_readram_out)
);
defparam un3_readram_s.INIT=8'h07;
// @32:672
  CFG3 un1_ACCUMULATOR_0_d1_axbxc2 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR0_s1[2])
);
defparam un1_ACCUMULATOR_0_d1_axbxc2.INIT=8'h6A;
// @32:987
  CFG2 un23_nvmready_0_a3 (
	.A(N_11_mux_2),
	.B(INSTR_CMD[2]),
	.Y(N_160)
);
defparam un23_nvmready_0_a3.INIT=4'h8;
// @32:323
  CFG3 \URAM.un1_instr_cmd_0_a2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(un1_instr_cmd)
);
defparam \URAM.un1_instr_cmd_0_a2 .INIT=8'h08;
// @32:1007
  CFG3 ICYCLE_1_sqmuxa_0_a3 (
	.A(ICYCLE[0]),
	.B(un3_pready_m_i),
	.C(ICYCLE[1]),
	.Y(ICYCLE_1_sqmuxa)
);
defparam ICYCLE_1_sqmuxa_0_a3.INIT=8'h10;
// @32:921
  CFG3 STKPTR_2_sqmuxa_1 (
	.A(ICYCLE[0]),
	.B(DOISR_Z),
	.C(ICYCLE[1]),
	.Y(STKPTR_2_sqmuxa_1_Z)
);
defparam STKPTR_2_sqmuxa_1.INIT=8'h02;
// @32:640
  CFG3 aluout32_0 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[2]),
	.C(INSTR_SCMD[0]),
	.Y(aluout32_0_Z)
);
defparam aluout32_0.INIT=8'h01;
// @32:653
  CFG4 \ALUOUT_4_yy[5]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[5]),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.Y(ALUOUT_4_yy[5])
);
defparam \ALUOUT_4_yy[5] .INIT=16'h369C;
// @32:650
  CFG4 \ALUOUT_3_yy[5]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[5]),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.Y(ALUOUT_3_yy[5])
);
defparam \ALUOUT_3_yy[5] .INIT=16'hFEDC;
// @32:921
  CFG4 ISR_1_sqmuxa_1_0 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_160),
	.D(INSTR_SCMD[1]),
	.Y(ISR_1_sqmuxa_1_0_Z)
);
defparam ISR_1_sqmuxa_1_0.INIT=16'h2000;
// @32:587
  CFG4 SHIFTLSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTLSB)
);
defparam SHIFTLSB_iv.INIT=16'hE6C4;
// @32:869
  CFG4 \ICYCLE_ns_1_0_.m4  (
	.A(ICYCLE[0]),
	.B(DOISR_Z),
	.C(N_11_mux_2),
	.D(INSTR_CMD[2]),
	.Y(N_11_mux)
);
defparam \ICYCLE_ns_1_0_.m4 .INIT=16'h0020;
// @32:980
  CFG4 STKPTR_0_sqmuxa (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(flags_Z),
	.Y(STKPTR_0_sqmuxa_Z)
);
defparam STKPTR_0_sqmuxa.INIT=16'h0008;
// @32:924
  CFG4 DOJMP_1_sqmuxa (
	.A(DOISR_Z),
	.B(INSTR_CMD[2]),
	.C(N_167),
	.D(flags_Z),
	.Y(DOJMP_1_sqmuxa_Z)
);
defparam DOJMP_1_sqmuxa.INIT=16'h0004;
// @32:968
  CFG4 STBRAM_4_sqmuxa (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[2]),
	.C(un1_instr_cmd),
	.D(INSTR_SCMD[1]),
	.Y(STBRAM_4_sqmuxa_Z)
);
defparam STBRAM_4_sqmuxa.INIT=16'h0040;
// @32:968
  CFG4 STBRAM_5_sqmuxa (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[2]),
	.C(un1_instr_cmd),
	.D(INSTR_SCMD[1]),
	.Y(STBRAM_5_sqmuxa_Z)
);
defparam STBRAM_5_sqmuxa.INIT=16'h0080;
// @32:907
  CFG3 STBACCUM_4_e1_i_a3 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(un1_instr_cmd),
	.Y(N_161_i)
);
defparam STBACCUM_4_e1_i_a3.INIT=8'h10;
// @32:1023
  CFG4 SMADDR_3_sqmuxa (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_147),
	.D(un34_nvmready_Z),
	.Y(SMADDR_3_sqmuxa_Z)
);
defparam SMADDR_3_sqmuxa.INIT=16'h0100;
// @32:587
  CFG4 SHIFTMSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTMSB)
);
defparam SHIFTMSB_iv.INIT=16'hEC64;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_5 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[1]),
	.D(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR_0_d1_c4)
);
defparam un1_ACCUMULATOR_0_d1_ac0_5.INIT=16'h8000;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_axbxc3 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[1]),
	.D(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR0_s1[3])
);
defparam un1_ACCUMULATOR_0_d1_axbxc3.INIT=16'h6AAA;
// @32:846
  CFG4 un3_readram (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(un6_readram_Z),
	.Y(un3_readram_Z)
);
defparam un3_readram.INIT=16'h0020;
// @32:700
  CFG3 un1_stbaccum (
	.A(STBACCUM_Z),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(PWRITE_i_1),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=8'hEA;
// @32:787
  CFG3 \PWDATA_M[6]  (
	.A(ACCUMULATOR[6]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[6]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[7]  (
	.A(ACCUMULATOR[7]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[7])
);
defparam \PWDATA_M[7] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[5]  (
	.A(ACCUMULATOR[5]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[4]  (
	.A(ACCUMULATOR[4]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(COREABC_C0_0_APB3master_PWDATA[4])
);
defparam \PWDATA_M[4] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[3]  (
	.A(ACCUMULATOR[3]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[3]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[2]  (
	.A(ACCUMULATOR[2]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[2]),
	.Y(COREABC_C0_0_APB3master_PWDATA[2])
);
defparam \PWDATA_M[2] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[1]  (
	.A(ACCUMULATOR[1]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[1]),
	.Y(COREABC_C0_0_APB3master_PWDATA[1])
);
defparam \PWDATA_M[1] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[0]  (
	.A(ACCUMULATOR[0]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[0])
);
defparam \PWDATA_M[0] .INIT=8'hB8;
// @32:738
  CFG4 flagvalue_1_1 (
	.A(INSTR_DATA[2]),
	.B(INSTR_DATA[1]),
	.C(ACCUM_ZERO_Z),
	.D(ACCUM_NEG_Z),
	.Y(flagvalue_1_1_Z)
);
defparam flagvalue_1_1.INIT=16'hEAC0;
// @32:907
  CFG4 \STBRAM_7.m8  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.C(flags_Z),
	.D(i5_mux),
	.Y(i4_mux)
);
defparam \STBRAM_7.m8 .INIT=16'h3704;
// @32:907
  CFG4 STBACCUM_4_d1_0_a3_RNI32BL (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[2]),
	.C(STBFLAG_5_d1),
	.D(INSTR_SCMD[1]),
	.Y(STBFLAG_1_m)
);
defparam STBACCUM_4_d1_0_a3_RNI32BL.INIT=16'h6080;
// @32:672
  CFG4 un1_ACCUMULATOR_m_17 (
	.A(un1_ACCUMULATOR0_s1[3]),
	.B(N_167),
	.C(un3_readram_out),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_17_Z)
);
defparam un1_ACCUMULATOR_m_17.INIT=16'h2A00;
// @32:672
  CFG4 un1_ACCUMULATOR_m_5 (
	.A(ACCUMULATOR[0]),
	.B(ACCUMULATOR[1]),
	.C(un3_readram_Z),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_5_Z)
);
defparam un1_ACCUMULATOR_m_5.INIT=16'h0600;
// @32:672
  CFG4 un1_ACCUMULATOR_m_1 (
	.A(un1_ACCUMULATOR0_s1[2]),
	.B(N_167),
	.C(un3_readram_out),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_1_Z)
);
defparam un1_ACCUMULATOR_m_1.INIT=16'h2A00;
// @32:869
  CFG4 un34_nvmready_RNIJLUP (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_147),
	.D(un34_nvmready_Z),
	.Y(un1_ICYCLE_2_i)
);
defparam un34_nvmready_RNIJLUP.INIT=16'h0D0F;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_9 (
	.A(ACCUMULATOR[0]),
	.B(un1_ACCUMULATOR_0_d1_ac0_7_1_Z),
	.C(ACCUMULATOR[5]),
	.D(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR_0_d1_c6)
);
defparam un1_ACCUMULATOR_0_d1_ac0_9.INIT=16'h8000;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_axbxc5 (
	.A(ACCUMULATOR[0]),
	.B(un1_ACCUMULATOR_0_d1_ac0_7_1_Z),
	.C(ACCUMULATOR[5]),
	.D(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR0_s1[5])
);
defparam un1_ACCUMULATOR_0_d1_axbxc5.INIT=16'h78F0;
// @32:672
  CFG4 \ACCUM_NEXT_m5[3]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[4]),
	.C(N_11_mux_2),
	.D(N_46),
	.Y(ACCUM_NEXT_m5[3])
);
defparam \ACCUM_NEXT_m5[3] .INIT=16'hAC0C;
// @32:672
  CFG4 \ACCUM_NEXT_m5[2]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[3]),
	.C(N_11_mux_2),
	.D(N_45),
	.Y(ACCUM_NEXT_m5[2])
);
defparam \ACCUM_NEXT_m5[2] .INIT=16'hAC0C;
// @32:672
  CFG4 \ACCUM_NEXT_m5[1]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[2]),
	.C(N_11_mux_2),
	.D(N_44),
	.Y(ACCUM_NEXT_m5[1])
);
defparam \ACCUM_NEXT_m5[1] .INIT=16'hAC0C;
// @32:672
  CFG4 \ACCUM_NEXT_m5[0]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(ACCUMULATOR[1]),
	.C(N_43),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_m5[0])
);
defparam \ACCUM_NEXT_m5[0] .INIT=16'hA0CC;
// @32:672
  CFG4 accum_next8 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(un6_readram_Z),
	.Y(accum_next8_Z)
);
defparam accum_next8.INIT=16'h0F2F;
// @32:636
  CFG4 \msel_1[0]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_167),
	.D(un6_readram_Z),
	.Y(msel_1[0])
);
defparam \msel_1[0] .INIT=16'hAABA;
// @32:907
  CFG3 STBACCUM_4_d1_0_a3 (
	.A(N_167),
	.B(INSTR_CMD[2]),
	.C(STKPTR_2_sqmuxa_1_Z),
	.Y(STBFLAG_5_d1)
);
defparam STBACCUM_4_d1_0_a3.INIT=8'h20;
// @32:907
  CFG3 un1_STBRAM_0_sqmuxa_0_a2 (
	.A(INSTR_CMD[1]),
	.B(STKPTR_2_sqmuxa_1_Z),
	.C(INSTR_CMD[2]),
	.Y(N_169)
);
defparam un1_STBRAM_0_sqmuxa_0_a2.INIT=8'h04;
// @32:907
  CFG4 \SMADDR_13[1]  (
	.A(RAMRDATA[1]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(N_114_i),
	.Y(SMADDR_13[1])
);
defparam \SMADDR_13[1] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[2]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(N_114_i),
	.Y(SMADDR_13[2])
);
defparam \SMADDR_13[2] .INIT=16'hE400;
// @32:907
  CFG4 \SMADDR_13[3]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.D(N_114_i),
	.Y(SMADDR_13[3])
);
defparam \SMADDR_13[3] .INIT=16'hE400;
// @32:907
  CFG4 \SMADDR_13[4]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(N_114_i),
	.Y(SMADDR_13[4])
);
defparam \SMADDR_13[4] .INIT=16'hE400;
// @32:907
  CFG4 \SMADDR_13[5]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR_5),
	.D(N_114_i),
	.Y(SMADDR_13[5])
);
defparam \SMADDR_13[5] .INIT=16'hE400;
// @32:907
  CFG4 \SMADDR_13[0]  (
	.A(RAMRDATA[0]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(N_114_i),
	.Y(SMADDR_13[0])
);
defparam \SMADDR_13[0] .INIT=16'hE2FF;
// @32:323
  CFG3 \URAM.un4_instr_cmd_i  (
	.A(un1_instr_cmd),
	.B(DOISR_Z),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.Y(N_5)
);
defparam \URAM.un4_instr_cmd_i .INIT=8'hCD;
// @32:869
  CFG3 DOISR_RNO (
	.A(ICYCLE[0]),
	.B(un1_initdone_i),
	.C(ICYCLE[1]),
	.Y(un1_ICYCLE_4_i)
);
defparam DOISR_RNO.INIT=8'hA4;
// @32:907
  CFG3 \STBRAM_7.m10  (
	.A(DOISR_Z),
	.B(i4_mux),
	.C(INSTR_CMD[0]),
	.Y(N_15_mux)
);
defparam \STBRAM_7.m10 .INIT=8'h40;
// @32:738
  CFG4 flagvalue_1 (
	.A(INSTR_DATA[0]),
	.B(INSTR_DATA[4]),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(flagvalue_1_1_Z),
	.Y(flagvalue_1_Z)
);
defparam flagvalue_1.INIT=16'hFFEA;
// @32:604
  CFG4 \ACCUM_IN[7]  (
	.A(N_167),
	.B(INSTR_DATA[5]),
	.C(RAMRDATA[7]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[7])
);
defparam \ACCUM_IN[7] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[5]  (
	.A(N_167),
	.B(INSTR_DATA[5]),
	.C(RAMRDATA[5]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[5])
);
defparam \ACCUM_IN[5] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[4]  (
	.A(N_167),
	.B(INSTR_DATA[4]),
	.C(RAMRDATA[4]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[4])
);
defparam \ACCUM_IN[4] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[2]  (
	.A(N_167),
	.B(INSTR_DATA[2]),
	.C(RAMRDATA[2]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[2])
);
defparam \ACCUM_IN[2] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[0]  (
	.A(N_167),
	.B(INSTR_DATA[0]),
	.C(RAMRDATA[0]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[0])
);
defparam \ACCUM_IN[0] .INIT=16'hE4CC;
// @32:869
  CFG4 \ICYCLE_ns_1_0_.m6  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_11_mux),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m6 .INIT=16'h2075;
// @32:604
  CFG4 \ACCUM_IN[6]  (
	.A(N_167),
	.B(INSTR_DATA[6]),
	.C(RAMRDATA[6]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[6])
);
defparam \ACCUM_IN[6] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[3]  (
	.A(N_167),
	.B(INSTR_DATA[3]),
	.C(RAMRDATA[3]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[3])
);
defparam \ACCUM_IN[3] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[1]  (
	.A(N_167),
	.B(INSTR_DATA[1]),
	.C(RAMRDATA[1]),
	.D(un3_readram_out),
	.Y(ACCUM_IN[1])
);
defparam \ACCUM_IN[1] .INIT=16'hE4CC;
// @32:672
  CFG4 un1_ACCUMULATOR_m_29 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(aluout32_0_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_29_Z)
);
defparam un1_ACCUMULATOR_m_29.INIT=16'h0060;
// @32:672
  CFG3 un1_ACCUMULATOR_m_25 (
	.A(aluout32_0_Z),
	.B(un3_readram_Z),
	.C(un1_ACCUMULATOR0_s1[5]),
	.Y(un1_ACCUMULATOR_m_25_Z)
);
defparam un1_ACCUMULATOR_m_25.INIT=8'h20;
// @32:672
  CFG2 un1_ACCUMULATOR_0_d1_ac0_11 (
	.A(un1_ACCUMULATOR_0_d1_c6),
	.B(ACCUMULATOR[6]),
	.Y(un1_ACCUMULATOR_0_d1_ac0_11_Z)
);
defparam un1_ACCUMULATOR_0_d1_ac0_11.INIT=4'h8;
// @32:672
  CFG4 ACCUM_NEXT_m3s2 (
	.A(INSTR_CMD[1]),
	.B(INS_0_dreg_RNI84SB[1]),
	.C(N_167),
	.D(un3_readram_out),
	.Y(ACCUM_NEXT_m3s2_Z)
);
defparam ACCUM_NEXT_m3s2.INIT=16'hCEEE;
// @32:672
  CFG4 un6_readram_RNI4Q3Q (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_167),
	.D(un6_readram_Z),
	.Y(msel_1_i[0])
);
defparam un6_readram_RNI4Q3Q.INIT=16'h5545;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa (
	.A(DOISR_0_sqmuxa_Z),
	.B(DOISR_Z),
	.C(ISR_1_sqmuxa_1_0_Z),
	.D(flags_Z),
	.Y(un1_DOISR_0_sqmuxa_Z)
);
defparam un1_DOISR_0_sqmuxa.INIT=16'hAABA;
// @32:907
  CFG4 PSELI_5_0 (
	.A(INSTR_CMD[2]),
	.B(STKPTR_2_sqmuxa_1_Z),
	.C(ICYCLE_1_sqmuxa),
	.D(N_11_mux_2),
	.Y(PSELI_5)
);
defparam PSELI_5_0.INIT=16'hF4F0;
// @32:921
  CFG4 STKPTR_2_sqmuxa (
	.A(N_160),
	.B(flags_Z),
	.C(STKPTR_2_sqmuxa_1_Z),
	.D(STBRAM_5_sqmuxa_Z),
	.Y(STKPTR_2_sqmuxa_Z)
);
defparam STKPTR_2_sqmuxa.INIT=16'hF020;
// @32:647
  CFG4 \ALUOUT_2[2]  (
	.A(ACCUMULATOR[2]),
	.B(INSTR_DATA[2]),
	.C(un3_readram_Z),
	.D(RAMRDATA[2]),
	.Y(ALUOUT_2[2])
);
defparam \ALUOUT_2[2] .INIT=16'hA808;
// @32:647
  CFG4 \ALUOUT_2[3]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_DATA[3]),
	.C(un3_readram_Z),
	.D(RAMRDATA[3]),
	.Y(ALUOUT_2[3])
);
defparam \ALUOUT_2[3] .INIT=16'hA808;
// @32:323
  CFG2 \RAMADDR[5]  (
	.A(N_23),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(RAMADDR[5])
);
defparam \RAMADDR[5] .INIT=4'hE;
// @32:323
  CFG2 \RAMADDR[4]  (
	.A(N_23),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.Y(RAMADDR[4])
);
defparam \RAMADDR[4] .INIT=4'hE;
// @32:647
  CFG4 \ALUOUT_2[5]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_DATA[5]),
	.C(un3_readram_Z),
	.D(RAMRDATA[5]),
	.Y(ALUOUT_2[5])
);
defparam \ALUOUT_2[5] .INIT=16'hA808;
// @32:323
  CFG3 \RAMWDATA[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(RAMWDATA_5[0]),
	.C(N_5),
	.Y(RAMWDATA[0])
);
defparam \RAMWDATA[0] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(RAMWDATA_5[1]),
	.C(N_5),
	.Y(RAMWDATA[1])
);
defparam \RAMWDATA[1] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(RAMWDATA_5[2]),
	.C(N_5),
	.Y(RAMWDATA[2])
);
defparam \RAMWDATA[2] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(RAMWDATA_5[3]),
	.C(N_5),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(RAMWDATA_5[4]),
	.C(N_5),
	.Y(RAMWDATA[4])
);
defparam \RAMWDATA[4] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(RAMWDATA_5[5]),
	.C(N_5),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hCA;
// @32:647
  CFG4 \ALUOUT_2[4]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_DATA[4]),
	.C(un3_readram_Z),
	.D(RAMRDATA[4]),
	.Y(ALUOUT_2[4])
);
defparam \ALUOUT_2[4] .INIT=16'hA808;
// @32:672
  CFG3 ACCUM_NEXT_m6s4_1 (
	.A(ALUOUT_1_sqmuxa_Z),
	.B(ALUOUT_6_sqmuxa),
	.C(N_11_mux_2),
	.Y(ACCUM_NEXT_m6s4_1_Z)
);
defparam ACCUM_NEXT_m6s4_1.INIT=8'hFE;
// @32:672
  CFG4 \ACCUM_NEXT_m0[7]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[7]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[7])
);
defparam \ACCUM_NEXT_m0[7] .INIT=16'hF0E2;
// @32:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hF0E2;
// @32:672
  CFG4 \ACCUM_NEXT_m0[5]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_IN[5]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[5])
);
defparam \ACCUM_NEXT_m0[5] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[4]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_IN[4]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[4])
);
defparam \ACCUM_NEXT_m0[4] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[3]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[2]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[2])
);
defparam \ACCUM_NEXT_m0[2] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[1]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[1])
);
defparam \ACCUM_NEXT_m0[1] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[0]  (
	.A(un3_readram_Z),
	.B(ACCUM_IN[0]),
	.C(INSTR_SCMD[1]),
	.D(SHIFTLSB),
	.Y(ACCUM_NEXT_m0[0])
);
defparam \ACCUM_NEXT_m0[0] .INIT=16'hCDC8;
// @32:907
  CFG4 STBACCUM_4_iv (
	.A(INSTR_CMD[0]),
	.B(N_169),
	.C(N_161_i),
	.D(STBFLAG_1_m),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv.INIT=16'hFF04;
// @32:907
  CFG3 STBFLAG_5_iv (
	.A(N_161_i),
	.B(STBFLAG_1_m),
	.C(N_169),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv.INIT=8'hDC;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa_1 (
	.A(STBRAM_4_sqmuxa_Z),
	.B(STKPTR_0_sqmuxa_Z),
	.C(STKPTR_2_sqmuxa_1_Z),
	.D(DOISR_0_sqmuxa_Z),
	.Y(un1_DOISR_0_sqmuxa_1_Z)
);
defparam un1_DOISR_0_sqmuxa_1.INIT=16'hFFE0;
// @32:323
  CFG3 \RAMADDR_0_m3[3]  (
	.A(N_23),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(N_31_i),
	.Y(RAMADDR[3])
);
defparam \RAMADDR_0_m3[3] .INIT=8'h4E;
// @32:323
  CFG4 \RAMADDR_0_m3[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(STKPTR[2]),
	.C(N_23),
	.D(N_24),
	.Y(RAMADDR[2])
);
defparam \RAMADDR_0_m3[2] .INIT=16'hCA3A;
// @32:869
  CFG3 DOJMP_RNO_0 (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(DOJMP_1_sqmuxa_Z),
	.Y(un1_ICYCLE_8_i)
);
defparam DOJMP_RNO_0.INIT=8'hC8;
// @32:672
  CFG4 ACCUM_NEXT_m4_0 (
	.A(accum_next8_Z),
	.B(ACCUM_IN[0]),
	.C(ACCUMULATOR[0]),
	.D(INS_0_dreg_RNI84SB[1]),
	.Y(ACCUM_NEXT_m4_0_Z)
);
defparam ACCUM_NEXT_m4_0.INIT=16'h0080;
// @32:672
  CFG4 un1_ACCUMULATOR_m_21 (
	.A(ACCUMULATOR[7]),
	.B(aluout32_0_Z),
	.C(un1_ACCUMULATOR_0_d1_ac0_11_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_21_Z)
);
defparam un1_ACCUMULATOR_m_21.INIT=16'h0048;
// @32:672
  CFG4 \ACCUM_NEXT_m1[7]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[7]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[7])
);
defparam \ACCUM_NEXT_m1[7] .INIT=16'h5A7A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[6]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[6])
);
defparam \ACCUM_NEXT_m1[6] .INIT=16'h5A7A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[4]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_IN[4]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[4])
);
defparam \ACCUM_NEXT_m1[4] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[3]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_IN[3]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[3])
);
defparam \ACCUM_NEXT_m1[3] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[2]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[2])
);
defparam \ACCUM_NEXT_m1[2] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[1]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[1])
);
defparam \ACCUM_NEXT_m1[1] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[0]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'h3C7C;
// @32:907
  CFG4 \STBRAM_7.m12  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un1_initdone_i),
	.D(N_15_mux),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12 .INIT=16'h5410;
// @12:103
  CFG3 \STKPTR_RNIQUO2[0]  (
	.A(STKPTR[0]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_23),
	.Y(N_26_i)
);
defparam \STKPTR_RNIQUO2[0] .INIT=8'h5C;
// @12:103
  CFG4 \STKPTR_RNI81V2[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(N_23),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(N_36_i)
);
defparam \STKPTR_RNI81V2[1] .INIT=16'h6F60;
// @32:672
  CFG3 \ACCUM_NEXT_m2[6]  (
	.A(ACCUM_NEXT_m0[6]),
	.B(ACCUM_NEXT_sm0),
	.C(ACCUM_NEXT_m1[6]),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[3]  (
	.A(ACCUM_NEXT_m0[3]),
	.B(ACCUM_NEXT_sm0),
	.C(ACCUM_NEXT_m1[3]),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[2]  (
	.A(ACCUM_NEXT_m0[2]),
	.B(ACCUM_NEXT_sm0),
	.C(ACCUM_NEXT_m1[2]),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[1]  (
	.A(ACCUM_NEXT_m0[1]),
	.B(ACCUM_NEXT_sm0),
	.C(ACCUM_NEXT_m1[1]),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[0]  (
	.A(ACCUM_NEXT_m0[0]),
	.B(ACCUM_NEXT_m1[0]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=8'hCA;
// @32:672
  CFG4 \ACCUM_NEXT_m4[5]  (
	.A(accum_next8_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ALUOUT_2[5]),
	.D(un1_ACCUMULATOR_m[5]),
	.Y(ACCUM_NEXT_m4[5])
);
defparam \ACCUM_NEXT_m4[5] .INIT=16'hB830;
// @32:672
  CFG4 \ACCUM_NEXT_m4[4]  (
	.A(accum_next8_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ALUOUT_2[4]),
	.D(un1_ACCUMULATOR_m[4]),
	.Y(ACCUM_NEXT_m4[4])
);
defparam \ACCUM_NEXT_m4[4] .INIT=16'hB830;
// @32:907
  CFG3 \STKPTR_11[0]  (
	.A(STKPTR[0]),
	.B(STKPTR_2_sqmuxa_Z),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11[0] .INIT=8'h56;
// @32:672
  CFG2 \ACCUM_NEXT_m3[7]  (
	.A(un1_ACCUMULATOR_m[7]),
	.B(accum_next8_Z),
	.Y(ACCUM_NEXT_m3[7])
);
defparam \ACCUM_NEXT_m3[7] .INIT=4'h8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[1]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_NEXT_m4[1]),
	.C(ACCUM_NEXT_m5[1]),
	.Y(ACCUM_NEXT_m6[1])
);
defparam \ACCUM_NEXT_m6[1] .INIT=8'hE4;
// @32:907
  CFG4 \STKPTR_11_0_x4[2]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_38_i)
);
defparam \STKPTR_11_0_x4[2] .INIT=16'h0F4B;
// @32:907
  CFG4 \STKPTR_11_0_o4[3]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_52)
);
defparam \STKPTR_11_0_o4[3] .INIT=16'hFFFB;
// @32:672
  CFG4 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_m6s4_1_Z),
	.C(ACCUM_NEXT_1[3]),
	.D(ACCUM_NEXT_m2[3]),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=16'hF1E0;
// @32:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_m6s4_1_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ACCUM_NEXT_m2[2]),
	.D(ACCUM_NEXT_m6[2]),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'hFE10;
// @32:672
  CFG4 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_m6s4_1_Z),
	.B(ACCUM_NEXT_m3s2_Z),
	.C(ACCUM_NEXT_m2[1]),
	.D(ACCUM_NEXT_m6[1]),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=16'hFE10;
// @32:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_m6s4_1_Z),
	.C(ACCUM_NEXT_m2[0]),
	.D(ACCUM_NEXT_m6[0]),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'hFE10;
// @32:907
  CFG4 \STKPTR_11_0[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11_0[1] .INIT=16'h669C;
// @32:672
  CFG3 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_m3[7]),
	.B(ACCUM_NEXT_m6_d_RNIDLD91[7]),
	.C(accum_next8_RNID2RS_Z),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=8'hAC;
// @32:907
  CFG4 \STKPTR_11_0_m3[3]  (
	.A(STKPTR[3]),
	.B(N_31_i),
	.C(STKPTR_2_sqmuxa_Z),
	.D(N_52),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11_0_m3[3] .INIT=16'h3A35;
// @32:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.Board_J7_c_0(Board_J7_c_0),
	.RAMADDR(RAMADDR[5:2]),
	.RAMWDATA(RAMWDATA[5:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.STKPTR_0(STKPTR[0]),
	.INSTR_SCMD_0(INSTR_SCMD[2]),
	.RAMRDATA(RAMRDATA[7:0]),
	.RD_r1c0(RD_r1c0[7:0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.N_36_i(N_36_i),
	.N_26_i(N_26_i),
	.STBRAM(STBRAM_Z),
	.un1_instr_cmd(un1_instr_cmd),
	.DOISR(DOISR_Z),
	.N_23(N_23),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ADDR7_q_1z(ADDR7_q)
);
// @32:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.INSTRUCTION_0(INSTRUCTION[31]),
	.msel_1_i_0(msel_1_i[0]),
	.INS_0_dreg_RNI84SB_0(INS_0_dreg_RNI84SB[1]),
	.SMADDR(SMADDR[5:0]),
	.ACCUMULATOR(ACCUMULATOR[4:0]),
	.INS_0_dreg_RNIPHUV_S_0(INS_0_dreg_RNIPHUV_S[11]),
	.INS_0_dreg_RNIVLCQ_S_0(INS_0_dreg_RNIVLCQ_S[10]),
	.INS_0_dreg_RNI7SQK_S_0(INS_0_dreg_RNI7SQK_S[9]),
	.INS_0_dreg_RNIOGSD_S_0(INS_0_dreg_RNIOGSD_S[8]),
	.INS_0_dreg_RNIB7U6_Y_0(INS_0_dreg_RNIB7U6_Y[7]),
	.INSTR_SCMD(INSTR_SCMD[2:0]),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR_3),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.INSTR_DATA(INSTR_DATA[4:0]),
	.N_3_i(N_3_i),
	.g1(g1),
	.g1_0(g1_0),
	.ACCUM_NEXT_sm0(ACCUM_NEXT_sm0),
	.g1_0_0(g1_0_0),
	.un3_readram(un3_readram_Z),
	.ALUOUT_6_sqmuxa(ALUOUT_6_sqmuxa),
	.un1_ACCUMULATOR_0_s0_0_cry_4(un1_ACCUMULATOR_0_s0_0_cry_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  Board_J7_c_0,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_0,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PSELx,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PENABLE,
  N_48_0_0,
  N_47_0,
  Nokia5110_Driver_0_driver_busy,
  N_50,
  N_49,
  PWRITE_i_1,
  Delta_Sigma_Converter_0_INT,
  N_46,
  N_45,
  N_44,
  N_43
)
;
output Board_J7_c_0 ;
output [7:0] COREABC_C0_0_APB3master_PWDATA ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PSELx ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PENABLE ;
input N_48_0_0 ;
input N_47_0 ;
input Nokia5110_Driver_0_driver_busy ;
input N_50 ;
input N_49 ;
output PWRITE_i_1 ;
input Delta_Sigma_Converter_0_INT ;
input N_46 ;
input N_45 ;
input N_44 ;
input N_43 ;
wire Board_J7_c_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire N_48_0_0 ;
wire N_47_0 ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_50 ;
wire N_49 ;
wire PWRITE_i_1 ;
wire Delta_Sigma_Converter_0_INT ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire GND ;
wire VCC ;
// @33:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR_3),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.N_43(N_43),
	.N_44(N_44),
	.N_45(N_45),
	.N_46(N_46),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.PWRITE_i_1(PWRITE_i_1),
	.N_49(N_49),
	.N_50(N_50),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_47_0(N_47_0),
	.N_48_0_0(N_48_0_0),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PADDR_0,
  N_49,
  N_46,
  N_45,
  N_44,
  N_43,
  N_50,
  N_47_0,
  N_48_0_0
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_49 ;
output N_46 ;
output N_45 ;
output N_44 ;
output N_43 ;
output N_50 ;
output N_47_0 ;
output N_48_0_0 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_49 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_50 ;
wire N_47_0 ;
wire N_48_0_0 ;
wire GND ;
wire VCC ;
// @17:94
  CFG3 g0_1 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_48_0_0)
);
defparam g0_1.INIT=8'hAC;
// @17:94
  CFG3 g0_0 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_47_0)
);
defparam g0_0.INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_50)
);
defparam \PRDATA_0[7] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_43)
);
defparam \PRDATA_0[0] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_44)
);
defparam \PRDATA_0[1] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_45)
);
defparam \PRDATA_0[2] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_46)
);
defparam \PRDATA_0[3] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_49)
);
defparam \PRDATA_0[6] .INIT=8'hAC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PADDR_0,
  N_48_0_0,
  N_47_0,
  N_50,
  N_43,
  N_44,
  N_45,
  N_46,
  N_49,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PSELx
)
;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_48_0_0 ;
output N_47_0 ;
output N_50 ;
output N_43 ;
output N_44 ;
output N_45 ;
output N_46 ;
output N_49 ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_48_0_0 ;
wire N_47_0 ;
wire N_50 ;
wire N_43 ;
wire N_44 ;
wire N_45 ;
wire N_46 ;
wire N_49 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @34:647
  CFG2 \iPSELS_raw[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PSELx),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS_raw[1] .INIT=4'h8;
// @34:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.N_49(N_49),
	.N_46(N_46),
	.N_45(N_45),
	.N_44(N_44),
	.N_43(N_43),
	.N_50(N_50),
	.N_47_0(N_47_0),
	.N_48_0_0(N_48_0_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  COREABC_C0_0_APB3master_PADDR_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  N_49,
  N_46,
  N_45,
  N_44,
  N_43,
  N_50,
  N_47_0,
  N_48_0_0
)
;
input COREABC_C0_0_APB3master_PADDR_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input COREABC_C0_0_APB3master_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output N_49 ;
output N_46 ;
output N_45 ;
output N_44 ;
output N_43 ;
output N_50 ;
output N_47_0 ;
output N_48_0_0 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_49 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_50 ;
wire N_47_0 ;
wire N_48_0_0 ;
wire GND ;
wire VCC ;
// @35:146
  CoreAPB3 CoreAPB3_C0_0 (
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.N_48_0_0(N_48_0_0),
	.N_47_0(N_47_0),
	.N_50(N_50),
	.N_43(N_43),
	.N_44(N_44),
	.N_45(N_45),
	.N_46(N_46),
	.N_49(N_49),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module Delta_Sigma_Converter (
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_4,
  Board_J7_c_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PSELx,
  PWRITE_i_1,
  INBUF_DIFF_0_Y,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1_1,
  Delta_Sigma_Converter_0_INT,
  ADC_out_c
)
;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input COREABC_C0_0_APB3master_PADDR_8 ;
input COREABC_C0_0_APB3master_PADDR_5 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input Board_J7_c_0 ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input COREABC_C0_0_APB3master_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PSELx ;
input PWRITE_i_1 ;
input INBUF_DIFF_0_Y ;
input FCCC_C0_0_GL0 ;
input FCCC_C0_0_GL1_1 ;
output Delta_Sigma_Converter_0_INT ;
output ADC_out_c ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire Board_J7_c_0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PSELx ;
wire PWRITE_i_1 ;
wire INBUF_DIFF_0_Y ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1_1 ;
wire Delta_Sigma_Converter_0_INT ;
wire ADC_out_c ;
wire [11:0] pwm_quantized_counter_tmr3;
wire [11:0] pwm_quantized_counter_tmr2;
wire [11:0] pwm_quantized_counter;
wire [7:0] DSC_data3_pixels_reg_tmr3;
wire [7:0] DSC_data3_pixels_reg_tmr2;
wire [7:0] DSC_data3_pixels_reg;
wire [7:0] DSC_data2_pixels_reg_tmr3;
wire [7:0] DSC_data2_pixels_reg_tmr2;
wire [7:0] DSC_data2_pixels_reg;
wire [7:0] DSC_data1_pixels_reg_tmr3;
wire [7:0] DSC_data1_pixels_reg_tmr2;
wire [7:0] DSC_data1_pixels_reg;
wire [7:0] DSC_data0_pixels_reg_tmr3;
wire [7:0] DSC_data0_pixels_reg_tmr2;
wire [7:0] DSC_data0_pixels_reg;
wire [11:1] pwm_quantized_value_tmr3;
wire [11:1] pwm_quantized_value_tmr2;
wire [11:1] pwm_quantized_value;
wire [31:0] pixel_sig_tmr3;
wire [31:0] pixel_sig_tmr2;
wire [31:0] pixel_sig;
wire [7:1] DSC_ctrl_reg_tmr3;
wire [7:1] DSC_ctrl_reg_tmr2;
wire [7:1] DSC_ctrl_reg;
wire [0:0] DSC_ctrl_reg_1_tmr3;
wire [0:0] DSC_ctrl_reg_1_tmr2;
wire [0:0] DSC_ctrl_reg_i;
wire [10:0] pwm_counter_tmr3;
wire [10:0] pwm_counter_tmr2;
wire [10:0] pwm_counter;
wire [7:0] prdata_sig_tmr3;
wire [7:0] prdata_sig_tmr2;
wire [0:0] pwm_counter_i;
wire [7:0] prdata_sig_8;
wire [7:0] DSC_ctrl_reg_0;
wire [31:0] pixel_sig_0;
wire [11:1] pwm_quantized_value_0;
wire [7:0] DSC_data0_pixels_reg_0;
wire [7:0] DSC_data1_pixels_reg_0;
wire [7:0] DSC_data2_pixels_reg_0;
wire [11:1] pwm_quantized_counter_7;
wire [7:0] DSC_data3_pixels_reg_0;
wire [0:0] un1_pwm_quantized_counter_Z;
wire [7:0] prdata_sig_8_iv_0_2;
wire [7:0] prdata_sig_8_iv_0_0;
wire pwm_interrupt_tmr3_Z ;
wire pwm_interrupt_tmr2_Z ;
wire pwm_interruptvl_andbuf_out ;
wire pwm_interrupt_Z ;
wire pwm_interrupt_last_tmr3_Z ;
wire pwm_interrupt_last_tmr2_Z ;
wire pwm_interrupt_lastvl_andbuf_out ;
wire pwm_interrupt_last_Z ;
wire analog_FF_tmr3_Z ;
wire analog_FF_tmr2_Z ;
wire analog_FFvl_andbuf_out ;
wire pwm_quantized_countervl_andbuf_out ;
wire pwm_quantized_countervl_andbuf_out_0 ;
wire pwm_quantized_countervl_andbuf_out_1 ;
wire pwm_quantized_countervl_andbuf_out_2 ;
wire pwm_quantized_countervl_andbuf_out_3 ;
wire pwm_quantized_countervl_andbuf_out_4 ;
wire pwm_quantized_countervl_andbuf_out_5 ;
wire pwm_quantized_countervl_andbuf_out_6 ;
wire pixels_ready_tmr3_Z ;
wire pixels_ready_tmr2_Z ;
wire pixels_readyvl_andbuf_out ;
wire DSC_data3_pixels_regvl_andbuf_out ;
wire DSC_data3_pixels_regvl_andbuf_out_0 ;
wire DSC_data3_pixels_regvl_andbuf_out_1 ;
wire DSC_data3_pixels_regvl_andbuf_out_2 ;
wire DSC_data3_pixels_regvl_andbuf_out_3 ;
wire DSC_data3_pixels_regvl_andbuf_out_4 ;
wire DSC_data3_pixels_regvl_andbuf_out_5 ;
wire DSC_data3_pixels_regvl_andbuf_out_6 ;
wire pwm_quantized_countervl_andbuf_out_7 ;
wire pwm_quantized_countervl_andbuf_out_8 ;
wire pwm_quantized_countervl_andbuf_out_9 ;
wire pwm_quantized_countervl_andbuf_out_10 ;
wire DSC_data2_pixels_regvl_andbuf_out ;
wire DSC_data2_pixels_regvl_andbuf_out_0 ;
wire DSC_data2_pixels_regvl_andbuf_out_1 ;
wire DSC_data2_pixels_regvl_andbuf_out_2 ;
wire DSC_data2_pixels_regvl_andbuf_out_3 ;
wire DSC_data2_pixels_regvl_andbuf_out_4 ;
wire DSC_data2_pixels_regvl_andbuf_out_5 ;
wire DSC_data2_pixels_regvl_andbuf_out_6 ;
wire DSC_data1_pixels_regvl_andbuf_out ;
wire DSC_data1_pixels_regvl_andbuf_out_0 ;
wire DSC_data1_pixels_regvl_andbuf_out_1 ;
wire DSC_data1_pixels_regvl_andbuf_out_2 ;
wire DSC_data1_pixels_regvl_andbuf_out_3 ;
wire DSC_data1_pixels_regvl_andbuf_out_4 ;
wire DSC_data1_pixels_regvl_andbuf_out_5 ;
wire DSC_data0_pixels_regvl_andbuf_out ;
wire DSC_data0_pixels_regvl_andbuf_out_0 ;
wire DSC_data0_pixels_regvl_andbuf_out_1 ;
wire DSC_data0_pixels_regvl_andbuf_out_2 ;
wire DSC_data0_pixels_regvl_andbuf_out_3 ;
wire DSC_data0_pixels_regvl_andbuf_out_4 ;
wire DSC_data1_pixels_regvl_andbuf_out_6 ;
wire pwm_quantized_valuevl_andbuf_out ;
wire pwm_quantized_valuevl_andbuf_out_0 ;
wire pwm_quantized_valuevl_andbuf_out_1 ;
wire pwm_quantized_valuevl_andbuf_out_2 ;
wire DSC_data0_pixels_regvl_andbuf_out_5 ;
wire DSC_data0_pixels_regvl_andbuf_out_6 ;
wire pwm_quantized_valuevl_andbuf_out_3 ;
wire pwm_quantized_valuevl_andbuf_out_4 ;
wire pwm_quantized_valuevl_andbuf_out_5 ;
wire pwm_quantized_valuevl_andbuf_out_6 ;
wire pwm_quantized_valuevl_andbuf_out_7 ;
wire pwm_quantized_valuevl_andbuf_out_8 ;
wire pwm_quantized_valuevl_andbuf_out_9 ;
wire pixel_sigvl_andbuf_out ;
wire pixel_sigvl_andbuf_out_0 ;
wire pixel_sigvl_andbuf_out_1 ;
wire pixel_sigvl_andbuf_out_2 ;
wire pixel_sigvl_andbuf_out_3 ;
wire pixel_sigvl_andbuf_out_4 ;
wire pixel_sigvl_andbuf_out_5 ;
wire pixel_sigvl_andbuf_out_6 ;
wire pixel_sigvl_andbuf_out_7 ;
wire pixel_sigvl_andbuf_out_8 ;
wire pixel_sigvl_andbuf_out_9 ;
wire pixel_sigvl_andbuf_out_10 ;
wire pixel_sigvl_andbuf_out_11 ;
wire pixel_sigvl_andbuf_out_12 ;
wire pixel_sigvl_andbuf_out_13 ;
wire pixel_sigvl_andbuf_out_14 ;
wire pixel_sigvl_andbuf_out_15 ;
wire pixel_sigvl_andbuf_out_16 ;
wire pixel_sigvl_andbuf_out_17 ;
wire pixel_sigvl_andbuf_out_18 ;
wire pixel_sigvl_andbuf_out_19 ;
wire pixel_sigvl_andbuf_out_20 ;
wire pixel_sigvl_andbuf_out_21 ;
wire pixel_sigvl_andbuf_out_22 ;
wire pixel_sigvl_andbuf_out_23 ;
wire pixel_sigvl_andbuf_out_24 ;
wire pixel_sigvl_andbuf_out_25 ;
wire pixel_sigvl_andbuf_out_26 ;
wire pixel_sigvl_andbuf_out_27 ;
wire pixel_sigvl_andbuf_out_28 ;
wire pixel_sigvl_andbuf_out_29 ;
wire pixel_sigvl_andbuf_out_30 ;
wire DSC_ctrl_regvl_andbuf_out ;
wire DSC_ctrl_regvl_andbuf_out_0 ;
wire DSC_ctrl_regvl_andbuf_out_1 ;
wire DSC_ctrl_regvl_andbuf_out_2 ;
wire DSC_ctrl_regvl_andbuf_out_3 ;
wire DSC_ctrl_regvl_andbuf_out_4 ;
wire DSC_ctrl_reg_1vl_andbuf_out ;
wire pwm_countervl_andbuf_out ;
wire pwm_countervl_andbuf_out_0 ;
wire pwm_countervl_andbuf_out_1 ;
wire pwm_countervl_andbuf_out_2 ;
wire pwm_countervl_andbuf_out_3 ;
wire pwm_countervl_andbuf_out_4 ;
wire DSC_ctrl_regvl_andbuf_out_5 ;
wire prdata_sigvl_andbuf_out ;
wire prdata_sigvl_andbuf_out_0 ;
wire prdata_sigvl_andbuf_out_1 ;
wire prdata_sigvl_andbuf_out_2 ;
wire prdata_sigvl_andbuf_out_3 ;
wire prdata_sigvl_andbuf_out_4 ;
wire prdata_sigvl_andbuf_out_5 ;
wire prdata_sigvl_andbuf_out_6 ;
wire pwm_countervl_andbuf_out_5 ;
wire pwm_countervl_andbuf_out_6 ;
wire pwm_countervl_andbuf_out_7 ;
wire pwm_countervl_andbuf_out_8 ;
wire pwm_countervl_andbuf_out_9 ;
wire un2_pwm_counter ;
wire N_1_i ;
wire VCC ;
wire un9_pwm_counter_cry_6_S ;
wire GND ;
wire un9_pwm_counter_cry_7_S ;
wire un9_pwm_counter_cry_8_S ;
wire un9_pwm_counter_cry_9_S ;
wire un9_pwm_counter_s_10_S ;
wire un9_pwm_counter_cry_1_S ;
wire un9_pwm_counter_cry_2_S ;
wire un9_pwm_counter_cry_3_S ;
wire un9_pwm_counter_cry_4_S ;
wire un9_pwm_counter_cry_5_S ;
wire pixels_ready_0_Z ;
wire pwm_quantized_counter_7_cry_0_0_Y ;
wire pwm_quantized_counter_7_cry_0 ;
wire pwm_quantized_counter_7_cry_0_0_S ;
wire pwm_quantized_counter_7_cry_1 ;
wire pwm_quantized_counter_7_cry_1_0_Y ;
wire pwm_quantized_counter_7_cry_2 ;
wire pwm_quantized_counter_7_cry_2_0_Y ;
wire pwm_quantized_counter_7_cry_3 ;
wire pwm_quantized_counter_7_cry_3_0_Y ;
wire pwm_quantized_counter_7_cry_4 ;
wire pwm_quantized_counter_7_cry_4_0_Y ;
wire pwm_quantized_counter_7_cry_5 ;
wire pwm_quantized_counter_7_cry_5_0_Y ;
wire pwm_quantized_counter_7_cry_6 ;
wire pwm_quantized_counter_7_cry_6_0_Y ;
wire pwm_quantized_counter_7_cry_7 ;
wire pwm_quantized_counter_7_cry_7_0_Y ;
wire pwm_quantized_counter_7_cry_8 ;
wire pwm_quantized_counter_7_cry_8_0_Y ;
wire pwm_quantized_counter_7_cry_9 ;
wire pwm_quantized_counter_7_cry_9_0_Y ;
wire pwm_quantized_counter_7_s_11_FCO ;
wire pwm_quantized_counter_7_s_11_Y ;
wire pwm_quantized_counter_7_cry_10 ;
wire pwm_quantized_counter_7_cry_10_0_Y ;
wire un9_pwm_counter_s_1_438_FCO ;
wire un9_pwm_counter_s_1_438_S ;
wire un9_pwm_counter_s_1_438_Y ;
wire un9_pwm_counter_cry_1_Z ;
wire un9_pwm_counter_cry_1_Y ;
wire un9_pwm_counter_cry_2_Z ;
wire un9_pwm_counter_cry_2_Y ;
wire un9_pwm_counter_cry_3_Z ;
wire un9_pwm_counter_cry_3_Y ;
wire un9_pwm_counter_cry_4_Z ;
wire un9_pwm_counter_cry_4_Y ;
wire un9_pwm_counter_cry_5_Z ;
wire un9_pwm_counter_cry_5_Y ;
wire un9_pwm_counter_cry_6_Z ;
wire un9_pwm_counter_cry_6_Y ;
wire un9_pwm_counter_cry_7_Z ;
wire un9_pwm_counter_cry_7_Y ;
wire un9_pwm_counter_cry_8_Z ;
wire un9_pwm_counter_cry_8_Y ;
wire un9_pwm_counter_s_10_FCO ;
wire un9_pwm_counter_s_10_Y ;
wire un9_pwm_counter_cry_9_Z ;
wire un9_pwm_counter_cry_9_Y ;
wire un1_pwrite ;
wire un2_pwm_counter_N_2L1 ;
wire un2_pwm_counter_N_3L3 ;
wire un2_pwm_counter_N_4L5 ;
wire pixels_ready_0_1_Z ;
wire un4_pwm_interrupt_last ;
wire un8_analog_ff_1 ;
wire un5_pwrite ;
wire N_139 ;
wire prdata_sig_4_sqmuxa ;
wire prdata_sig_2_sqmuxa ;
wire un8_analog_ff_8 ;
wire un8_analog_ff_7 ;
wire un1_pwm_quantized_counter_8 ;
wire un1_pwm_quantized_counter_7 ;
wire un1_pwm_quantized_counter_6 ;
wire m1_0_a2_3 ;
wire N_166 ;
wire N_207 ;
wire N_208 ;
wire prdata_sig_3_sqmuxa ;
wire prdata_sig_1_sqmuxa ;
wire un8_analog_ff_9 ;
wire N_65_mux ;
wire un1_pwm_quantized_counter ;
wire un5_psel ;
wire N_142 ;
wire N_196 ;
wire N_12_0_i_0 ;
wire N_199 ;
wire N_201 ;
wire N_202 ;
wire N_200 ;
wire N_211 ;
wire N_212 ;
wire N_213 ;
wire N_218 ;
wire N_94 ;
wire N_219 ;
wire N_220 ;
wire N_214 ;
wire N_171 ;
wire N_172 ;
wire N_173 ;
wire N_174 ;
wire N_161_i_0 ;
wire N_160_i_0 ;
wire N_159_i_0 ;
wire N_158_i_0 ;
wire N_153_i_0 ;
wire N_151_i_0 ;
wire N_149_i_0 ;
wire N_147_i_0 ;
wire N_187 ;
wire N_188 ;
wire N_189 ;
wire N_190 ;
wire N_597 ;
// @22:183
  CFG3 pwm_interrupt_voter_SYN_VL (
	.A(pwm_interrupt_tmr3_Z),
	.B(pwm_interrupt_tmr2_Z),
	.C(pwm_interruptvl_andbuf_out),
	.Y(pwm_interrupt_Z)
);
defparam pwm_interrupt_voter_SYN_VL.INIT=8'hE8;
// @22:183
  CFG3 pwm_interrupt_last_voter_SYN_VL (
	.A(pwm_interrupt_last_tmr3_Z),
	.B(pwm_interrupt_last_tmr2_Z),
	.C(pwm_interrupt_lastvl_andbuf_out),
	.Y(pwm_interrupt_last_Z)
);
defparam pwm_interrupt_last_voter_SYN_VL.INIT=8'hE8;
// @22:173
  CFG3 analog_FF_voter_SYN_VL (
	.A(analog_FF_tmr3_Z),
	.B(analog_FF_tmr2_Z),
	.C(analog_FFvl_andbuf_out),
	.Y(ADC_out_c)
);
defparam analog_FF_voter_SYN_VL.INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[7]  (
	.A(pwm_quantized_counter_tmr3[7]),
	.B(pwm_quantized_counter_tmr2[7]),
	.C(pwm_quantized_countervl_andbuf_out),
	.Y(pwm_quantized_counter[7])
);
defparam \pwm_quantized_counter_voter_SYN_VL[7] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[6]  (
	.A(pwm_quantized_counter_tmr3[6]),
	.B(pwm_quantized_counter_tmr2[6]),
	.C(pwm_quantized_countervl_andbuf_out_0),
	.Y(pwm_quantized_counter[6])
);
defparam \pwm_quantized_counter_voter_SYN_VL[6] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[5]  (
	.A(pwm_quantized_counter_tmr3[5]),
	.B(pwm_quantized_counter_tmr2[5]),
	.C(pwm_quantized_countervl_andbuf_out_1),
	.Y(pwm_quantized_counter[5])
);
defparam \pwm_quantized_counter_voter_SYN_VL[5] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[4]  (
	.A(pwm_quantized_counter_tmr3[4]),
	.B(pwm_quantized_counter_tmr2[4]),
	.C(pwm_quantized_countervl_andbuf_out_2),
	.Y(pwm_quantized_counter[4])
);
defparam \pwm_quantized_counter_voter_SYN_VL[4] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[3]  (
	.A(pwm_quantized_counter_tmr3[3]),
	.B(pwm_quantized_counter_tmr2[3]),
	.C(pwm_quantized_countervl_andbuf_out_3),
	.Y(pwm_quantized_counter[3])
);
defparam \pwm_quantized_counter_voter_SYN_VL[3] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[2]  (
	.A(pwm_quantized_counter_tmr3[2]),
	.B(pwm_quantized_counter_tmr2[2]),
	.C(pwm_quantized_countervl_andbuf_out_4),
	.Y(pwm_quantized_counter[2])
);
defparam \pwm_quantized_counter_voter_SYN_VL[2] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[1]  (
	.A(pwm_quantized_counter_tmr3[1]),
	.B(pwm_quantized_counter_tmr2[1]),
	.C(pwm_quantized_countervl_andbuf_out_5),
	.Y(pwm_quantized_counter[1])
);
defparam \pwm_quantized_counter_voter_SYN_VL[1] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[0]  (
	.A(pwm_quantized_counter_tmr3[0]),
	.B(pwm_quantized_counter_tmr2[0]),
	.C(pwm_quantized_countervl_andbuf_out_6),
	.Y(pwm_quantized_counter[0])
);
defparam \pwm_quantized_counter_voter_SYN_VL[0] .INIT=8'hE8;
// @22:235
  CFG3 pixels_ready_voter_SYN_VL (
	.A(pixels_ready_tmr3_Z),
	.B(pixels_ready_tmr2_Z),
	.C(pixels_readyvl_andbuf_out),
	.Y(Delta_Sigma_Converter_0_INT)
);
defparam pixels_ready_voter_SYN_VL.INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[7]  (
	.A(DSC_data3_pixels_reg_tmr3[7]),
	.B(DSC_data3_pixels_reg_tmr2[7]),
	.C(DSC_data3_pixels_regvl_andbuf_out),
	.Y(DSC_data3_pixels_reg[7])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[7] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[6]  (
	.A(DSC_data3_pixels_reg_tmr3[6]),
	.B(DSC_data3_pixels_reg_tmr2[6]),
	.C(DSC_data3_pixels_regvl_andbuf_out_0),
	.Y(DSC_data3_pixels_reg[6])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[6] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[5]  (
	.A(DSC_data3_pixels_reg_tmr3[5]),
	.B(DSC_data3_pixels_reg_tmr2[5]),
	.C(DSC_data3_pixels_regvl_andbuf_out_1),
	.Y(DSC_data3_pixels_reg[5])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[5] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[4]  (
	.A(DSC_data3_pixels_reg_tmr3[4]),
	.B(DSC_data3_pixels_reg_tmr2[4]),
	.C(DSC_data3_pixels_regvl_andbuf_out_2),
	.Y(DSC_data3_pixels_reg[4])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[4] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[3]  (
	.A(DSC_data3_pixels_reg_tmr3[3]),
	.B(DSC_data3_pixels_reg_tmr2[3]),
	.C(DSC_data3_pixels_regvl_andbuf_out_3),
	.Y(DSC_data3_pixels_reg[3])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[3] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[2]  (
	.A(DSC_data3_pixels_reg_tmr3[2]),
	.B(DSC_data3_pixels_reg_tmr2[2]),
	.C(DSC_data3_pixels_regvl_andbuf_out_4),
	.Y(DSC_data3_pixels_reg[2])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[2] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[1]  (
	.A(DSC_data3_pixels_reg_tmr3[1]),
	.B(DSC_data3_pixels_reg_tmr2[1]),
	.C(DSC_data3_pixels_regvl_andbuf_out_5),
	.Y(DSC_data3_pixels_reg[1])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[1] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_voter_SYN_VL[0]  (
	.A(DSC_data3_pixels_reg_tmr3[0]),
	.B(DSC_data3_pixels_reg_tmr2[0]),
	.C(DSC_data3_pixels_regvl_andbuf_out_6),
	.Y(DSC_data3_pixels_reg[0])
);
defparam \DSC_data3_pixels_reg_voter_SYN_VL[0] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[11]  (
	.A(pwm_quantized_counter_tmr3[11]),
	.B(pwm_quantized_counter_tmr2[11]),
	.C(pwm_quantized_countervl_andbuf_out_7),
	.Y(pwm_quantized_counter[11])
);
defparam \pwm_quantized_counter_voter_SYN_VL[11] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[10]  (
	.A(pwm_quantized_counter_tmr3[10]),
	.B(pwm_quantized_counter_tmr2[10]),
	.C(pwm_quantized_countervl_andbuf_out_8),
	.Y(pwm_quantized_counter[10])
);
defparam \pwm_quantized_counter_voter_SYN_VL[10] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[9]  (
	.A(pwm_quantized_counter_tmr3[9]),
	.B(pwm_quantized_counter_tmr2[9]),
	.C(pwm_quantized_countervl_andbuf_out_9),
	.Y(pwm_quantized_counter[9])
);
defparam \pwm_quantized_counter_voter_SYN_VL[9] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_counter_voter_SYN_VL[8]  (
	.A(pwm_quantized_counter_tmr3[8]),
	.B(pwm_quantized_counter_tmr2[8]),
	.C(pwm_quantized_countervl_andbuf_out_10),
	.Y(pwm_quantized_counter[8])
);
defparam \pwm_quantized_counter_voter_SYN_VL[8] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[7]  (
	.A(DSC_data2_pixels_reg_tmr3[7]),
	.B(DSC_data2_pixels_reg_tmr2[7]),
	.C(DSC_data2_pixels_regvl_andbuf_out),
	.Y(DSC_data2_pixels_reg[7])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[7] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[6]  (
	.A(DSC_data2_pixels_reg_tmr3[6]),
	.B(DSC_data2_pixels_reg_tmr2[6]),
	.C(DSC_data2_pixels_regvl_andbuf_out_0),
	.Y(DSC_data2_pixels_reg[6])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[6] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[5]  (
	.A(DSC_data2_pixels_reg_tmr3[5]),
	.B(DSC_data2_pixels_reg_tmr2[5]),
	.C(DSC_data2_pixels_regvl_andbuf_out_1),
	.Y(DSC_data2_pixels_reg[5])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[5] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[4]  (
	.A(DSC_data2_pixels_reg_tmr3[4]),
	.B(DSC_data2_pixels_reg_tmr2[4]),
	.C(DSC_data2_pixels_regvl_andbuf_out_2),
	.Y(DSC_data2_pixels_reg[4])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[4] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[3]  (
	.A(DSC_data2_pixels_reg_tmr3[3]),
	.B(DSC_data2_pixels_reg_tmr2[3]),
	.C(DSC_data2_pixels_regvl_andbuf_out_3),
	.Y(DSC_data2_pixels_reg[3])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[3] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[2]  (
	.A(DSC_data2_pixels_reg_tmr3[2]),
	.B(DSC_data2_pixels_reg_tmr2[2]),
	.C(DSC_data2_pixels_regvl_andbuf_out_4),
	.Y(DSC_data2_pixels_reg[2])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[2] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[1]  (
	.A(DSC_data2_pixels_reg_tmr3[1]),
	.B(DSC_data2_pixels_reg_tmr2[1]),
	.C(DSC_data2_pixels_regvl_andbuf_out_5),
	.Y(DSC_data2_pixels_reg[1])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[1] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_voter_SYN_VL[0]  (
	.A(DSC_data2_pixels_reg_tmr3[0]),
	.B(DSC_data2_pixels_reg_tmr2[0]),
	.C(DSC_data2_pixels_regvl_andbuf_out_6),
	.Y(DSC_data2_pixels_reg[0])
);
defparam \DSC_data2_pixels_reg_voter_SYN_VL[0] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[6]  (
	.A(DSC_data1_pixels_reg_tmr3[6]),
	.B(DSC_data1_pixels_reg_tmr2[6]),
	.C(DSC_data1_pixels_regvl_andbuf_out),
	.Y(DSC_data1_pixels_reg[6])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[6] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[5]  (
	.A(DSC_data1_pixels_reg_tmr3[5]),
	.B(DSC_data1_pixels_reg_tmr2[5]),
	.C(DSC_data1_pixels_regvl_andbuf_out_0),
	.Y(DSC_data1_pixels_reg[5])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[5] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[4]  (
	.A(DSC_data1_pixels_reg_tmr3[4]),
	.B(DSC_data1_pixels_reg_tmr2[4]),
	.C(DSC_data1_pixels_regvl_andbuf_out_1),
	.Y(DSC_data1_pixels_reg[4])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[4] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[3]  (
	.A(DSC_data1_pixels_reg_tmr3[3]),
	.B(DSC_data1_pixels_reg_tmr2[3]),
	.C(DSC_data1_pixels_regvl_andbuf_out_2),
	.Y(DSC_data1_pixels_reg[3])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[3] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[2]  (
	.A(DSC_data1_pixels_reg_tmr3[2]),
	.B(DSC_data1_pixels_reg_tmr2[2]),
	.C(DSC_data1_pixels_regvl_andbuf_out_3),
	.Y(DSC_data1_pixels_reg[2])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[2] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[1]  (
	.A(DSC_data1_pixels_reg_tmr3[1]),
	.B(DSC_data1_pixels_reg_tmr2[1]),
	.C(DSC_data1_pixels_regvl_andbuf_out_4),
	.Y(DSC_data1_pixels_reg[1])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[1] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[0]  (
	.A(DSC_data1_pixels_reg_tmr3[0]),
	.B(DSC_data1_pixels_reg_tmr2[0]),
	.C(DSC_data1_pixels_regvl_andbuf_out_5),
	.Y(DSC_data1_pixels_reg[0])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[0] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[5]  (
	.A(DSC_data0_pixels_reg_tmr3[5]),
	.B(DSC_data0_pixels_reg_tmr2[5]),
	.C(DSC_data0_pixels_regvl_andbuf_out),
	.Y(DSC_data0_pixels_reg[5])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[5] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[4]  (
	.A(DSC_data0_pixels_reg_tmr3[4]),
	.B(DSC_data0_pixels_reg_tmr2[4]),
	.C(DSC_data0_pixels_regvl_andbuf_out_0),
	.Y(DSC_data0_pixels_reg[4])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[4] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[3]  (
	.A(DSC_data0_pixels_reg_tmr3[3]),
	.B(DSC_data0_pixels_reg_tmr2[3]),
	.C(DSC_data0_pixels_regvl_andbuf_out_1),
	.Y(DSC_data0_pixels_reg[3])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[3] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[2]  (
	.A(DSC_data0_pixels_reg_tmr3[2]),
	.B(DSC_data0_pixels_reg_tmr2[2]),
	.C(DSC_data0_pixels_regvl_andbuf_out_2),
	.Y(DSC_data0_pixels_reg[2])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[2] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[1]  (
	.A(DSC_data0_pixels_reg_tmr3[1]),
	.B(DSC_data0_pixels_reg_tmr2[1]),
	.C(DSC_data0_pixels_regvl_andbuf_out_3),
	.Y(DSC_data0_pixels_reg[1])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[1] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[0]  (
	.A(DSC_data0_pixels_reg_tmr3[0]),
	.B(DSC_data0_pixels_reg_tmr2[0]),
	.C(DSC_data0_pixels_regvl_andbuf_out_4),
	.Y(DSC_data0_pixels_reg[0])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[0] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_voter_SYN_VL[7]  (
	.A(DSC_data1_pixels_reg_tmr3[7]),
	.B(DSC_data1_pixels_reg_tmr2[7]),
	.C(DSC_data1_pixels_regvl_andbuf_out_6),
	.Y(DSC_data1_pixels_reg[7])
);
defparam \DSC_data1_pixels_reg_voter_SYN_VL[7] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[4]  (
	.A(pwm_quantized_value_tmr3[4]),
	.B(pwm_quantized_value_tmr2[4]),
	.C(pwm_quantized_valuevl_andbuf_out),
	.Y(pwm_quantized_value[4])
);
defparam \pwm_quantized_value_voter_SYN_VL[4] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[3]  (
	.A(pwm_quantized_value_tmr3[3]),
	.B(pwm_quantized_value_tmr2[3]),
	.C(pwm_quantized_valuevl_andbuf_out_0),
	.Y(pwm_quantized_value[3])
);
defparam \pwm_quantized_value_voter_SYN_VL[3] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[2]  (
	.A(pwm_quantized_value_tmr3[2]),
	.B(pwm_quantized_value_tmr2[2]),
	.C(pwm_quantized_valuevl_andbuf_out_1),
	.Y(pwm_quantized_value[2])
);
defparam \pwm_quantized_value_voter_SYN_VL[2] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[1]  (
	.A(pwm_quantized_value_tmr3[1]),
	.B(pwm_quantized_value_tmr2[1]),
	.C(pwm_quantized_valuevl_andbuf_out_2),
	.Y(pwm_quantized_value[1])
);
defparam \pwm_quantized_value_voter_SYN_VL[1] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[7]  (
	.A(DSC_data0_pixels_reg_tmr3[7]),
	.B(DSC_data0_pixels_reg_tmr2[7]),
	.C(DSC_data0_pixels_regvl_andbuf_out_5),
	.Y(DSC_data0_pixels_reg[7])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[7] .INIT=8'hE8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_voter_SYN_VL[6]  (
	.A(DSC_data0_pixels_reg_tmr3[6]),
	.B(DSC_data0_pixels_reg_tmr2[6]),
	.C(DSC_data0_pixels_regvl_andbuf_out_6),
	.Y(DSC_data0_pixels_reg[6])
);
defparam \DSC_data0_pixels_reg_voter_SYN_VL[6] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[11]  (
	.A(pwm_quantized_value_tmr3[11]),
	.B(pwm_quantized_value_tmr2[11]),
	.C(pwm_quantized_valuevl_andbuf_out_3),
	.Y(pwm_quantized_value[11])
);
defparam \pwm_quantized_value_voter_SYN_VL[11] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[10]  (
	.A(pwm_quantized_value_tmr3[10]),
	.B(pwm_quantized_value_tmr2[10]),
	.C(pwm_quantized_valuevl_andbuf_out_4),
	.Y(pwm_quantized_value[10])
);
defparam \pwm_quantized_value_voter_SYN_VL[10] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[9]  (
	.A(pwm_quantized_value_tmr3[9]),
	.B(pwm_quantized_value_tmr2[9]),
	.C(pwm_quantized_valuevl_andbuf_out_5),
	.Y(pwm_quantized_value[9])
);
defparam \pwm_quantized_value_voter_SYN_VL[9] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[8]  (
	.A(pwm_quantized_value_tmr3[8]),
	.B(pwm_quantized_value_tmr2[8]),
	.C(pwm_quantized_valuevl_andbuf_out_6),
	.Y(pwm_quantized_value[8])
);
defparam \pwm_quantized_value_voter_SYN_VL[8] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[7]  (
	.A(pwm_quantized_value_tmr3[7]),
	.B(pwm_quantized_value_tmr2[7]),
	.C(pwm_quantized_valuevl_andbuf_out_7),
	.Y(pwm_quantized_value[7])
);
defparam \pwm_quantized_value_voter_SYN_VL[7] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[6]  (
	.A(pwm_quantized_value_tmr3[6]),
	.B(pwm_quantized_value_tmr2[6]),
	.C(pwm_quantized_valuevl_andbuf_out_8),
	.Y(pwm_quantized_value[6])
);
defparam \pwm_quantized_value_voter_SYN_VL[6] .INIT=8'hE8;
// @22:85
  CFG3 \pwm_quantized_value_voter_SYN_VL[5]  (
	.A(pwm_quantized_value_tmr3[5]),
	.B(pwm_quantized_value_tmr2[5]),
	.C(pwm_quantized_valuevl_andbuf_out_9),
	.Y(pwm_quantized_value[5])
);
defparam \pwm_quantized_value_voter_SYN_VL[5] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[10]  (
	.A(pixel_sig_tmr3[10]),
	.B(pixel_sig_tmr2[10]),
	.C(pixel_sigvl_andbuf_out),
	.Y(pixel_sig[10])
);
defparam \pixel_sig_voter_SYN_VL[10] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[9]  (
	.A(pixel_sig_tmr3[9]),
	.B(pixel_sig_tmr2[9]),
	.C(pixel_sigvl_andbuf_out_0),
	.Y(pixel_sig[9])
);
defparam \pixel_sig_voter_SYN_VL[9] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[8]  (
	.A(pixel_sig_tmr3[8]),
	.B(pixel_sig_tmr2[8]),
	.C(pixel_sigvl_andbuf_out_1),
	.Y(pixel_sig[8])
);
defparam \pixel_sig_voter_SYN_VL[8] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[7]  (
	.A(pixel_sig_tmr3[7]),
	.B(pixel_sig_tmr2[7]),
	.C(pixel_sigvl_andbuf_out_2),
	.Y(pixel_sig[7])
);
defparam \pixel_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[6]  (
	.A(pixel_sig_tmr3[6]),
	.B(pixel_sig_tmr2[6]),
	.C(pixel_sigvl_andbuf_out_3),
	.Y(pixel_sig[6])
);
defparam \pixel_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[5]  (
	.A(pixel_sig_tmr3[5]),
	.B(pixel_sig_tmr2[5]),
	.C(pixel_sigvl_andbuf_out_4),
	.Y(pixel_sig[5])
);
defparam \pixel_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[4]  (
	.A(pixel_sig_tmr3[4]),
	.B(pixel_sig_tmr2[4]),
	.C(pixel_sigvl_andbuf_out_5),
	.Y(pixel_sig[4])
);
defparam \pixel_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[3]  (
	.A(pixel_sig_tmr3[3]),
	.B(pixel_sig_tmr2[3]),
	.C(pixel_sigvl_andbuf_out_6),
	.Y(pixel_sig[3])
);
defparam \pixel_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[2]  (
	.A(pixel_sig_tmr3[2]),
	.B(pixel_sig_tmr2[2]),
	.C(pixel_sigvl_andbuf_out_7),
	.Y(pixel_sig[2])
);
defparam \pixel_sig_voter_SYN_VL[2] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[1]  (
	.A(pixel_sig_tmr3[1]),
	.B(pixel_sig_tmr2[1]),
	.C(pixel_sigvl_andbuf_out_8),
	.Y(pixel_sig[1])
);
defparam \pixel_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[0]  (
	.A(pixel_sig_tmr3[0]),
	.B(pixel_sig_tmr2[0]),
	.C(pixel_sigvl_andbuf_out_9),
	.Y(pixel_sig[0])
);
defparam \pixel_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[25]  (
	.A(pixel_sig_tmr3[25]),
	.B(pixel_sig_tmr2[25]),
	.C(pixel_sigvl_andbuf_out_10),
	.Y(pixel_sig[25])
);
defparam \pixel_sig_voter_SYN_VL[25] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[24]  (
	.A(pixel_sig_tmr3[24]),
	.B(pixel_sig_tmr2[24]),
	.C(pixel_sigvl_andbuf_out_11),
	.Y(pixel_sig[24])
);
defparam \pixel_sig_voter_SYN_VL[24] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[23]  (
	.A(pixel_sig_tmr3[23]),
	.B(pixel_sig_tmr2[23]),
	.C(pixel_sigvl_andbuf_out_12),
	.Y(pixel_sig[23])
);
defparam \pixel_sig_voter_SYN_VL[23] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[22]  (
	.A(pixel_sig_tmr3[22]),
	.B(pixel_sig_tmr2[22]),
	.C(pixel_sigvl_andbuf_out_13),
	.Y(pixel_sig[22])
);
defparam \pixel_sig_voter_SYN_VL[22] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[21]  (
	.A(pixel_sig_tmr3[21]),
	.B(pixel_sig_tmr2[21]),
	.C(pixel_sigvl_andbuf_out_14),
	.Y(pixel_sig[21])
);
defparam \pixel_sig_voter_SYN_VL[21] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[20]  (
	.A(pixel_sig_tmr3[20]),
	.B(pixel_sig_tmr2[20]),
	.C(pixel_sigvl_andbuf_out_15),
	.Y(pixel_sig[20])
);
defparam \pixel_sig_voter_SYN_VL[20] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[19]  (
	.A(pixel_sig_tmr3[19]),
	.B(pixel_sig_tmr2[19]),
	.C(pixel_sigvl_andbuf_out_16),
	.Y(pixel_sig[19])
);
defparam \pixel_sig_voter_SYN_VL[19] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[18]  (
	.A(pixel_sig_tmr3[18]),
	.B(pixel_sig_tmr2[18]),
	.C(pixel_sigvl_andbuf_out_17),
	.Y(pixel_sig[18])
);
defparam \pixel_sig_voter_SYN_VL[18] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[17]  (
	.A(pixel_sig_tmr3[17]),
	.B(pixel_sig_tmr2[17]),
	.C(pixel_sigvl_andbuf_out_18),
	.Y(pixel_sig[17])
);
defparam \pixel_sig_voter_SYN_VL[17] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[16]  (
	.A(pixel_sig_tmr3[16]),
	.B(pixel_sig_tmr2[16]),
	.C(pixel_sigvl_andbuf_out_19),
	.Y(pixel_sig[16])
);
defparam \pixel_sig_voter_SYN_VL[16] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[15]  (
	.A(pixel_sig_tmr3[15]),
	.B(pixel_sig_tmr2[15]),
	.C(pixel_sigvl_andbuf_out_20),
	.Y(pixel_sig[15])
);
defparam \pixel_sig_voter_SYN_VL[15] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[14]  (
	.A(pixel_sig_tmr3[14]),
	.B(pixel_sig_tmr2[14]),
	.C(pixel_sigvl_andbuf_out_21),
	.Y(pixel_sig[14])
);
defparam \pixel_sig_voter_SYN_VL[14] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[13]  (
	.A(pixel_sig_tmr3[13]),
	.B(pixel_sig_tmr2[13]),
	.C(pixel_sigvl_andbuf_out_22),
	.Y(pixel_sig[13])
);
defparam \pixel_sig_voter_SYN_VL[13] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[12]  (
	.A(pixel_sig_tmr3[12]),
	.B(pixel_sig_tmr2[12]),
	.C(pixel_sigvl_andbuf_out_23),
	.Y(pixel_sig[12])
);
defparam \pixel_sig_voter_SYN_VL[12] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[11]  (
	.A(pixel_sig_tmr3[11]),
	.B(pixel_sig_tmr2[11]),
	.C(pixel_sigvl_andbuf_out_24),
	.Y(pixel_sig[11])
);
defparam \pixel_sig_voter_SYN_VL[11] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[31]  (
	.A(pixel_sig_tmr3[31]),
	.B(pixel_sig_tmr2[31]),
	.C(pixel_sigvl_andbuf_out_25),
	.Y(pixel_sig[31])
);
defparam \pixel_sig_voter_SYN_VL[31] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[30]  (
	.A(pixel_sig_tmr3[30]),
	.B(pixel_sig_tmr2[30]),
	.C(pixel_sigvl_andbuf_out_26),
	.Y(pixel_sig[30])
);
defparam \pixel_sig_voter_SYN_VL[30] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[29]  (
	.A(pixel_sig_tmr3[29]),
	.B(pixel_sig_tmr2[29]),
	.C(pixel_sigvl_andbuf_out_27),
	.Y(pixel_sig[29])
);
defparam \pixel_sig_voter_SYN_VL[29] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[28]  (
	.A(pixel_sig_tmr3[28]),
	.B(pixel_sig_tmr2[28]),
	.C(pixel_sigvl_andbuf_out_28),
	.Y(pixel_sig[28])
);
defparam \pixel_sig_voter_SYN_VL[28] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[27]  (
	.A(pixel_sig_tmr3[27]),
	.B(pixel_sig_tmr2[27]),
	.C(pixel_sigvl_andbuf_out_29),
	.Y(pixel_sig[27])
);
defparam \pixel_sig_voter_SYN_VL[27] .INIT=8'hE8;
// @22:218
  CFG3 \pixel_sig_voter_SYN_VL[26]  (
	.A(pixel_sig_tmr3[26]),
	.B(pixel_sig_tmr2[26]),
	.C(pixel_sigvl_andbuf_out_30),
	.Y(pixel_sig[26])
);
defparam \pixel_sig_voter_SYN_VL[26] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[6]  (
	.A(DSC_ctrl_reg_tmr3[6]),
	.B(DSC_ctrl_reg_tmr2[6]),
	.C(DSC_ctrl_regvl_andbuf_out),
	.Y(DSC_ctrl_reg[6])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[6] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[5]  (
	.A(DSC_ctrl_reg_tmr3[5]),
	.B(DSC_ctrl_reg_tmr2[5]),
	.C(DSC_ctrl_regvl_andbuf_out_0),
	.Y(DSC_ctrl_reg[5])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[5] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[4]  (
	.A(DSC_ctrl_reg_tmr3[4]),
	.B(DSC_ctrl_reg_tmr2[4]),
	.C(DSC_ctrl_regvl_andbuf_out_1),
	.Y(DSC_ctrl_reg[4])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[4] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[3]  (
	.A(DSC_ctrl_reg_tmr3[3]),
	.B(DSC_ctrl_reg_tmr2[3]),
	.C(DSC_ctrl_regvl_andbuf_out_2),
	.Y(DSC_ctrl_reg[3])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[3] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[2]  (
	.A(DSC_ctrl_reg_tmr3[2]),
	.B(DSC_ctrl_reg_tmr2[2]),
	.C(DSC_ctrl_regvl_andbuf_out_3),
	.Y(DSC_ctrl_reg[2])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[2] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[1]  (
	.A(DSC_ctrl_reg_tmr3[1]),
	.B(DSC_ctrl_reg_tmr2[1]),
	.C(DSC_ctrl_regvl_andbuf_out_4),
	.Y(DSC_ctrl_reg[1])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[1] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_1_voter_SYN_VL[0]  (
	.A(DSC_ctrl_reg_1_tmr3[0]),
	.B(DSC_ctrl_reg_1_tmr2[0]),
	.C(DSC_ctrl_reg_1vl_andbuf_out),
	.Y(DSC_ctrl_reg_i[0])
);
defparam \DSC_ctrl_reg_1_voter_SYN_VL[0] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[5]  (
	.A(pwm_counter_tmr3[5]),
	.B(pwm_counter_tmr2[5]),
	.C(pwm_countervl_andbuf_out),
	.Y(pwm_counter[5])
);
defparam \pwm_counter_voter_SYN_VL[5] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[4]  (
	.A(pwm_counter_tmr3[4]),
	.B(pwm_counter_tmr2[4]),
	.C(pwm_countervl_andbuf_out_0),
	.Y(pwm_counter[4])
);
defparam \pwm_counter_voter_SYN_VL[4] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[3]  (
	.A(pwm_counter_tmr3[3]),
	.B(pwm_counter_tmr2[3]),
	.C(pwm_countervl_andbuf_out_1),
	.Y(pwm_counter[3])
);
defparam \pwm_counter_voter_SYN_VL[3] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[2]  (
	.A(pwm_counter_tmr3[2]),
	.B(pwm_counter_tmr2[2]),
	.C(pwm_countervl_andbuf_out_2),
	.Y(pwm_counter[2])
);
defparam \pwm_counter_voter_SYN_VL[2] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[1]  (
	.A(pwm_counter_tmr3[1]),
	.B(pwm_counter_tmr2[1]),
	.C(pwm_countervl_andbuf_out_3),
	.Y(pwm_counter[1])
);
defparam \pwm_counter_voter_SYN_VL[1] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[0]  (
	.A(pwm_counter_tmr3[0]),
	.B(pwm_counter_tmr2[0]),
	.C(pwm_countervl_andbuf_out_4),
	.Y(pwm_counter[0])
);
defparam \pwm_counter_voter_SYN_VL[0] .INIT=8'hE8;
// @22:149
  CFG3 \DSC_ctrl_reg_voter_SYN_VL[7]  (
	.A(DSC_ctrl_reg_tmr3[7]),
	.B(DSC_ctrl_reg_tmr2[7]),
	.C(DSC_ctrl_regvl_andbuf_out_5),
	.Y(DSC_ctrl_reg[7])
);
defparam \DSC_ctrl_reg_voter_SYN_VL[7] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[7]  (
	.A(prdata_sig_tmr3[7]),
	.B(prdata_sig_tmr2[7]),
	.C(prdata_sigvl_andbuf_out),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[7])
);
defparam \prdata_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[6]  (
	.A(prdata_sig_tmr3[6]),
	.B(prdata_sig_tmr2[6]),
	.C(prdata_sigvl_andbuf_out_0),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[6])
);
defparam \prdata_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[5]  (
	.A(prdata_sig_tmr3[5]),
	.B(prdata_sig_tmr2[5]),
	.C(prdata_sigvl_andbuf_out_1),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[5])
);
defparam \prdata_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[4]  (
	.A(prdata_sig_tmr3[4]),
	.B(prdata_sig_tmr2[4]),
	.C(prdata_sigvl_andbuf_out_2),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[4])
);
defparam \prdata_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[3]  (
	.A(prdata_sig_tmr3[3]),
	.B(prdata_sig_tmr2[3]),
	.C(prdata_sigvl_andbuf_out_3),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[3])
);
defparam \prdata_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[2]  (
	.A(prdata_sig_tmr3[2]),
	.B(prdata_sig_tmr2[2]),
	.C(prdata_sigvl_andbuf_out_4),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[2])
);
defparam \prdata_sig_voter_SYN_VL[2] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[1]  (
	.A(prdata_sig_tmr3[1]),
	.B(prdata_sig_tmr2[1]),
	.C(prdata_sigvl_andbuf_out_5),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[1])
);
defparam \prdata_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @22:113
  CFG3 \prdata_sig_voter_SYN_VL[0]  (
	.A(prdata_sig_tmr3[0]),
	.B(prdata_sig_tmr2[0]),
	.C(prdata_sigvl_andbuf_out_6),
	.Y(CoreAPB3_C0_0_APBmslave1_PRDATA[0])
);
defparam \prdata_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[10]  (
	.A(pwm_counter_tmr3[10]),
	.B(pwm_counter_tmr2[10]),
	.C(pwm_countervl_andbuf_out_5),
	.Y(pwm_counter[10])
);
defparam \pwm_counter_voter_SYN_VL[10] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[9]  (
	.A(pwm_counter_tmr3[9]),
	.B(pwm_counter_tmr2[9]),
	.C(pwm_countervl_andbuf_out_6),
	.Y(pwm_counter[9])
);
defparam \pwm_counter_voter_SYN_VL[9] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[8]  (
	.A(pwm_counter_tmr3[8]),
	.B(pwm_counter_tmr2[8]),
	.C(pwm_countervl_andbuf_out_7),
	.Y(pwm_counter[8])
);
defparam \pwm_counter_voter_SYN_VL[8] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[7]  (
	.A(pwm_counter_tmr3[7]),
	.B(pwm_counter_tmr2[7]),
	.C(pwm_countervl_andbuf_out_8),
	.Y(pwm_counter[7])
);
defparam \pwm_counter_voter_SYN_VL[7] .INIT=8'hE8;
// @22:183
  CFG3 \pwm_counter_voter_SYN_VL[6]  (
	.A(pwm_counter_tmr3[6]),
	.B(pwm_counter_tmr2[6]),
	.C(pwm_countervl_andbuf_out_9),
	.Y(pwm_counter[6])
);
defparam \pwm_counter_voter_SYN_VL[6] .INIT=8'hE8;
  CFG1 \pwm_counter_voter_SYN_VL_RNIIAO7[0]  (
	.A(pwm_counter[0]),
	.Y(pwm_counter_i[0])
);
defparam \pwm_counter_voter_SYN_VL_RNIIAO7[0] .INIT=2'h1;
  CFG1 \p_pwm_quantizer.pwm_quantized_counter_7_s_11_RNO  (
	.A(un2_pwm_counter),
	.Y(N_1_i)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_s_11_RNO .INIT=2'h1;
// @22:183
  SLE \pwm_counter[6]  (
	.Q(pwm_countervl_andbuf_out_9),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[7]  (
	.Q(pwm_countervl_andbuf_out_8),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[8]  (
	.Q(pwm_countervl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[9]  (
	.Q(pwm_countervl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[10]  (
	.Q(pwm_countervl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[0]  (
	.Q(prdata_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[1]  (
	.Q(prdata_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[2]  (
	.Q(prdata_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[3]  (
	.Q(prdata_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[4]  (
	.Q(prdata_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[5]  (
	.Q(prdata_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[6]  (
	.Q(prdata_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig[7]  (
	.Q(prdata_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[7]  (
	.Q(DSC_ctrl_regvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[0]  (
	.Q(pwm_countervl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[1]  (
	.Q(pwm_countervl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[2]  (
	.Q(pwm_countervl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[3]  (
	.Q(pwm_countervl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[4]  (
	.Q(pwm_countervl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter[5]  (
	.Q(pwm_countervl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_1[0]  (
	.Q(DSC_ctrl_reg_1vl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[1]  (
	.Q(DSC_ctrl_regvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[2]  (
	.Q(DSC_ctrl_regvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[3]  (
	.Q(DSC_ctrl_regvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[4]  (
	.Q(DSC_ctrl_regvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[5]  (
	.Q(DSC_ctrl_regvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg[6]  (
	.Q(DSC_ctrl_regvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[26]  (
	.Q(pixel_sigvl_andbuf_out_30),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[27]  (
	.Q(pixel_sigvl_andbuf_out_29),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[28]  (
	.Q(pixel_sigvl_andbuf_out_28),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[29]  (
	.Q(pixel_sigvl_andbuf_out_27),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[30]  (
	.Q(pixel_sigvl_andbuf_out_26),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[31]  (
	.Q(pixel_sigvl_andbuf_out_25),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[11]  (
	.Q(pixel_sigvl_andbuf_out_24),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[12]  (
	.Q(pixel_sigvl_andbuf_out_23),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[13]  (
	.Q(pixel_sigvl_andbuf_out_22),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[14]  (
	.Q(pixel_sigvl_andbuf_out_21),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[15]  (
	.Q(pixel_sigvl_andbuf_out_20),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[16]  (
	.Q(pixel_sigvl_andbuf_out_19),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[17]  (
	.Q(pixel_sigvl_andbuf_out_18),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[18]  (
	.Q(pixel_sigvl_andbuf_out_17),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[19]  (
	.Q(pixel_sigvl_andbuf_out_16),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[20]  (
	.Q(pixel_sigvl_andbuf_out_15),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[21]  (
	.Q(pixel_sigvl_andbuf_out_14),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[22]  (
	.Q(pixel_sigvl_andbuf_out_13),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[23]  (
	.Q(pixel_sigvl_andbuf_out_12),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[24]  (
	.Q(pixel_sigvl_andbuf_out_11),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[25]  (
	.Q(pixel_sigvl_andbuf_out_10),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[0]  (
	.Q(pixel_sigvl_andbuf_out_9),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[1]  (
	.Q(pixel_sigvl_andbuf_out_8),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[2]  (
	.Q(pixel_sigvl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[3]  (
	.Q(pixel_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[4]  (
	.Q(pixel_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[5]  (
	.Q(pixel_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[6]  (
	.Q(pixel_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[7]  (
	.Q(pixel_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[8]  (
	.Q(pixel_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[9]  (
	.Q(pixel_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig[10]  (
	.Q(pixel_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[5]  (
	.Q(pwm_quantized_valuevl_andbuf_out_9),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[6]  (
	.Q(pwm_quantized_valuevl_andbuf_out_8),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[7]  (
	.Q(pwm_quantized_valuevl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[8]  (
	.Q(pwm_quantized_valuevl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[9]  (
	.Q(pwm_quantized_valuevl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[10]  (
	.Q(pwm_quantized_valuevl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[11]  (
	.Q(pwm_quantized_valuevl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[6]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[7]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[1]  (
	.Q(pwm_quantized_valuevl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[2]  (
	.Q(pwm_quantized_valuevl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[3]  (
	.Q(pwm_quantized_valuevl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value[4]  (
	.Q(pwm_quantized_valuevl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[7]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[0]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[1]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[2]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[3]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[4]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg[5]  (
	.Q(DSC_data0_pixels_regvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[0]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[1]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[2]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[3]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[4]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[5]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg[6]  (
	.Q(DSC_data1_pixels_regvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[0]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[1]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[2]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[3]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[4]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[5]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[6]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg[7]  (
	.Q(DSC_data2_pixels_regvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[8]  (
	.Q(pwm_quantized_countervl_andbuf_out_10),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[9]  (
	.Q(pwm_quantized_countervl_andbuf_out_9),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[10]  (
	.Q(pwm_quantized_countervl_andbuf_out_8),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[11]  (
	.Q(pwm_quantized_countervl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[0]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[1]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[2]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[3]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[4]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[5]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[6]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg[7]  (
	.Q(DSC_data3_pixels_regvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE pixels_ready (
	.Q(pixels_readyvl_andbuf_out),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixels_ready_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[0]  (
	.Q(pwm_quantized_countervl_andbuf_out_6),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[1]  (
	.Q(pwm_quantized_countervl_andbuf_out_5),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[2]  (
	.Q(pwm_quantized_countervl_andbuf_out_4),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[3]  (
	.Q(pwm_quantized_countervl_andbuf_out_3),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[4]  (
	.Q(pwm_quantized_countervl_andbuf_out_2),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[5]  (
	.Q(pwm_quantized_countervl_andbuf_out_1),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[6]  (
	.Q(pwm_quantized_countervl_andbuf_out_0),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter[7]  (
	.Q(pwm_quantized_countervl_andbuf_out),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:173
  SLE analog_FF (
	.Q(analog_FFvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(INBUF_DIFF_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt_last (
	.Q(pwm_interrupt_lastvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_interrupt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt (
	.Q(pwm_interruptvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un2_pwm_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt_tmr2 (
	.Q(pwm_interrupt_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un2_pwm_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt_tmr3 (
	.Q(pwm_interrupt_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un2_pwm_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt_last_tmr2 (
	.Q(pwm_interrupt_last_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_interrupt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE pwm_interrupt_last_tmr3 (
	.Q(pwm_interrupt_last_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_interrupt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:173
  SLE analog_FF_tmr2 (
	.Q(analog_FF_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(INBUF_DIFF_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:173
  SLE analog_FF_tmr3 (
	.Q(analog_FF_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(INBUF_DIFF_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[7]  (
	.Q(pwm_quantized_counter_tmr2[7]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[7]  (
	.Q(pwm_quantized_counter_tmr3[7]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[6]  (
	.Q(pwm_quantized_counter_tmr2[6]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[6]  (
	.Q(pwm_quantized_counter_tmr3[6]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[5]  (
	.Q(pwm_quantized_counter_tmr2[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[5]  (
	.Q(pwm_quantized_counter_tmr3[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[4]  (
	.Q(pwm_quantized_counter_tmr2[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[4]  (
	.Q(pwm_quantized_counter_tmr3[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[3]  (
	.Q(pwm_quantized_counter_tmr2[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[3]  (
	.Q(pwm_quantized_counter_tmr3[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[2]  (
	.Q(pwm_quantized_counter_tmr2[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[2]  (
	.Q(pwm_quantized_counter_tmr3[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[1]  (
	.Q(pwm_quantized_counter_tmr2[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[1]  (
	.Q(pwm_quantized_counter_tmr3[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[0]  (
	.Q(pwm_quantized_counter_tmr2[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[0]  (
	.Q(pwm_quantized_counter_tmr3[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE pixels_ready_tmr2 (
	.Q(pixels_ready_tmr2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixels_ready_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE pixels_ready_tmr3 (
	.Q(pixels_ready_tmr3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixels_ready_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[7]  (
	.Q(DSC_data3_pixels_reg_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[7]  (
	.Q(DSC_data3_pixels_reg_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[6]  (
	.Q(DSC_data3_pixels_reg_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[6]  (
	.Q(DSC_data3_pixels_reg_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[5]  (
	.Q(DSC_data3_pixels_reg_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[5]  (
	.Q(DSC_data3_pixels_reg_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[4]  (
	.Q(DSC_data3_pixels_reg_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[4]  (
	.Q(DSC_data3_pixels_reg_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[3]  (
	.Q(DSC_data3_pixels_reg_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[3]  (
	.Q(DSC_data3_pixels_reg_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[2]  (
	.Q(DSC_data3_pixels_reg_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[2]  (
	.Q(DSC_data3_pixels_reg_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[1]  (
	.Q(DSC_data3_pixels_reg_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[1]  (
	.Q(DSC_data3_pixels_reg_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr2[0]  (
	.Q(DSC_data3_pixels_reg_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data3_pixels_reg_tmr3[0]  (
	.Q(DSC_data3_pixels_reg_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data3_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[11]  (
	.Q(pwm_quantized_counter_tmr2[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[11]  (
	.Q(pwm_quantized_counter_tmr3[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[10]  (
	.Q(pwm_quantized_counter_tmr2[10]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[10]  (
	.Q(pwm_quantized_counter_tmr3[10]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[9]  (
	.Q(pwm_quantized_counter_tmr2[9]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[9]  (
	.Q(pwm_quantized_counter_tmr3[9]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr2[8]  (
	.Q(pwm_quantized_counter_tmr2[8]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_counter_tmr3[8]  (
	.Q(pwm_quantized_counter_tmr3[8]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[7]  (
	.Q(DSC_data2_pixels_reg_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[7]  (
	.Q(DSC_data2_pixels_reg_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[6]  (
	.Q(DSC_data2_pixels_reg_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[6]  (
	.Q(DSC_data2_pixels_reg_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[5]  (
	.Q(DSC_data2_pixels_reg_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[5]  (
	.Q(DSC_data2_pixels_reg_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[4]  (
	.Q(DSC_data2_pixels_reg_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[4]  (
	.Q(DSC_data2_pixels_reg_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[3]  (
	.Q(DSC_data2_pixels_reg_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[3]  (
	.Q(DSC_data2_pixels_reg_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[2]  (
	.Q(DSC_data2_pixels_reg_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[2]  (
	.Q(DSC_data2_pixels_reg_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[1]  (
	.Q(DSC_data2_pixels_reg_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[1]  (
	.Q(DSC_data2_pixels_reg_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr2[0]  (
	.Q(DSC_data2_pixels_reg_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data2_pixels_reg_tmr3[0]  (
	.Q(DSC_data2_pixels_reg_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data2_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[6]  (
	.Q(DSC_data1_pixels_reg_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[6]  (
	.Q(DSC_data1_pixels_reg_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[5]  (
	.Q(DSC_data1_pixels_reg_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[5]  (
	.Q(DSC_data1_pixels_reg_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[4]  (
	.Q(DSC_data1_pixels_reg_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[4]  (
	.Q(DSC_data1_pixels_reg_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[3]  (
	.Q(DSC_data1_pixels_reg_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[3]  (
	.Q(DSC_data1_pixels_reg_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[2]  (
	.Q(DSC_data1_pixels_reg_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[2]  (
	.Q(DSC_data1_pixels_reg_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[1]  (
	.Q(DSC_data1_pixels_reg_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[1]  (
	.Q(DSC_data1_pixels_reg_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[0]  (
	.Q(DSC_data1_pixels_reg_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[0]  (
	.Q(DSC_data1_pixels_reg_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[5]  (
	.Q(DSC_data0_pixels_reg_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[5]  (
	.Q(DSC_data0_pixels_reg_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[4]  (
	.Q(DSC_data0_pixels_reg_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[4]  (
	.Q(DSC_data0_pixels_reg_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[3]  (
	.Q(DSC_data0_pixels_reg_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[3]  (
	.Q(DSC_data0_pixels_reg_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[2]  (
	.Q(DSC_data0_pixels_reg_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[2]  (
	.Q(DSC_data0_pixels_reg_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[1]  (
	.Q(DSC_data0_pixels_reg_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[1]  (
	.Q(DSC_data0_pixels_reg_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[0]  (
	.Q(DSC_data0_pixels_reg_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[0]  (
	.Q(DSC_data0_pixels_reg_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr2[7]  (
	.Q(DSC_data1_pixels_reg_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data1_pixels_reg_tmr3[7]  (
	.Q(DSC_data1_pixels_reg_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data1_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[4]  (
	.Q(pwm_quantized_value_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[4]  (
	.Q(pwm_quantized_value_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[3]  (
	.Q(pwm_quantized_value_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[3]  (
	.Q(pwm_quantized_value_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[2]  (
	.Q(pwm_quantized_value_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[2]  (
	.Q(pwm_quantized_value_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[1]  (
	.Q(pwm_quantized_value_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[1]  (
	.Q(pwm_quantized_value_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[7]  (
	.Q(DSC_data0_pixels_reg_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[7]  (
	.Q(DSC_data0_pixels_reg_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr2[6]  (
	.Q(DSC_data0_pixels_reg_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:235
  SLE \DSC_data0_pixels_reg_tmr3[6]  (
	.Q(DSC_data0_pixels_reg_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(DSC_data0_pixels_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[11]  (
	.Q(pwm_quantized_value_tmr2[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[11]  (
	.Q(pwm_quantized_value_tmr3[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[10]  (
	.Q(pwm_quantized_value_tmr2[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[10]  (
	.Q(pwm_quantized_value_tmr3[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[9]  (
	.Q(pwm_quantized_value_tmr2[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[9]  (
	.Q(pwm_quantized_value_tmr3[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[8]  (
	.Q(pwm_quantized_value_tmr2[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[8]  (
	.Q(pwm_quantized_value_tmr3[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[7]  (
	.Q(pwm_quantized_value_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[7]  (
	.Q(pwm_quantized_value_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[6]  (
	.Q(pwm_quantized_value_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[6]  (
	.Q(pwm_quantized_value_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr2[5]  (
	.Q(pwm_quantized_value_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:85
  SLE \pwm_quantized_value_tmr3[5]  (
	.Q(pwm_quantized_value_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_value_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[10]  (
	.Q(pixel_sig_tmr2[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[10]  (
	.Q(pixel_sig_tmr3[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[9]  (
	.Q(pixel_sig_tmr2[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[9]  (
	.Q(pixel_sig_tmr3[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[8]  (
	.Q(pixel_sig_tmr2[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[8]  (
	.Q(pixel_sig_tmr3[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[7]  (
	.Q(pixel_sig_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[7]  (
	.Q(pixel_sig_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[6]  (
	.Q(pixel_sig_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[6]  (
	.Q(pixel_sig_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[5]  (
	.Q(pixel_sig_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[5]  (
	.Q(pixel_sig_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[4]  (
	.Q(pixel_sig_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[4]  (
	.Q(pixel_sig_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[3]  (
	.Q(pixel_sig_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[3]  (
	.Q(pixel_sig_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[2]  (
	.Q(pixel_sig_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[2]  (
	.Q(pixel_sig_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[1]  (
	.Q(pixel_sig_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[1]  (
	.Q(pixel_sig_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[0]  (
	.Q(pixel_sig_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[0]  (
	.Q(pixel_sig_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[25]  (
	.Q(pixel_sig_tmr2[25]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[25]  (
	.Q(pixel_sig_tmr3[25]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[24]  (
	.Q(pixel_sig_tmr2[24]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[24]  (
	.Q(pixel_sig_tmr3[24]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[23]  (
	.Q(pixel_sig_tmr2[23]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[23]  (
	.Q(pixel_sig_tmr3[23]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[22]  (
	.Q(pixel_sig_tmr2[22]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[22]  (
	.Q(pixel_sig_tmr3[22]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[21]  (
	.Q(pixel_sig_tmr2[21]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[21]  (
	.Q(pixel_sig_tmr3[21]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[20]  (
	.Q(pixel_sig_tmr2[20]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[20]  (
	.Q(pixel_sig_tmr3[20]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[19]  (
	.Q(pixel_sig_tmr2[19]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[19]  (
	.Q(pixel_sig_tmr3[19]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[18]  (
	.Q(pixel_sig_tmr2[18]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[18]  (
	.Q(pixel_sig_tmr3[18]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[17]  (
	.Q(pixel_sig_tmr2[17]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[17]  (
	.Q(pixel_sig_tmr3[17]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[16]  (
	.Q(pixel_sig_tmr2[16]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[16]  (
	.Q(pixel_sig_tmr3[16]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[15]  (
	.Q(pixel_sig_tmr2[15]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[15]  (
	.Q(pixel_sig_tmr3[15]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[14]  (
	.Q(pixel_sig_tmr2[14]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[14]  (
	.Q(pixel_sig_tmr3[14]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[13]  (
	.Q(pixel_sig_tmr2[13]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[13]  (
	.Q(pixel_sig_tmr3[13]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[12]  (
	.Q(pixel_sig_tmr2[12]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[12]  (
	.Q(pixel_sig_tmr3[12]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[11]  (
	.Q(pixel_sig_tmr2[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[11]  (
	.Q(pixel_sig_tmr3[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[31]  (
	.Q(pixel_sig_tmr2[31]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[31]  (
	.Q(pixel_sig_tmr3[31]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[30]  (
	.Q(pixel_sig_tmr2[30]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[30]  (
	.Q(pixel_sig_tmr3[30]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[29]  (
	.Q(pixel_sig_tmr2[29]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[29]  (
	.Q(pixel_sig_tmr3[29]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[28]  (
	.Q(pixel_sig_tmr2[28]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[28]  (
	.Q(pixel_sig_tmr3[28]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[27]  (
	.Q(pixel_sig_tmr2[27]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[27]  (
	.Q(pixel_sig_tmr3[27]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr2[26]  (
	.Q(pixel_sig_tmr2[26]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:218
  SLE \pixel_sig_tmr3[26]  (
	.Q(pixel_sig_tmr3[26]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_0[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[6]  (
	.Q(DSC_ctrl_reg_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[6]  (
	.Q(DSC_ctrl_reg_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[5]  (
	.Q(DSC_ctrl_reg_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[5]  (
	.Q(DSC_ctrl_reg_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[4]  (
	.Q(DSC_ctrl_reg_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[4]  (
	.Q(DSC_ctrl_reg_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[3]  (
	.Q(DSC_ctrl_reg_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[3]  (
	.Q(DSC_ctrl_reg_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[2]  (
	.Q(DSC_ctrl_reg_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[2]  (
	.Q(DSC_ctrl_reg_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[1]  (
	.Q(DSC_ctrl_reg_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[1]  (
	.Q(DSC_ctrl_reg_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_1_tmr2[0]  (
	.Q(DSC_ctrl_reg_1_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_1_tmr3[0]  (
	.Q(DSC_ctrl_reg_1_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[5]  (
	.Q(pwm_counter_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[5]  (
	.Q(pwm_counter_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[4]  (
	.Q(pwm_counter_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[4]  (
	.Q(pwm_counter_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[3]  (
	.Q(pwm_counter_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[3]  (
	.Q(pwm_counter_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[2]  (
	.Q(pwm_counter_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[2]  (
	.Q(pwm_counter_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[1]  (
	.Q(pwm_counter_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[1]  (
	.Q(pwm_counter_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[0]  (
	.Q(pwm_counter_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[0]  (
	.Q(pwm_counter_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr2[7]  (
	.Q(DSC_ctrl_reg_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:149
  SLE \DSC_ctrl_reg_tmr3[7]  (
	.Q(DSC_ctrl_reg_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(DSC_ctrl_reg_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[7]  (
	.Q(prdata_sig_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[7]  (
	.Q(prdata_sig_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[6]  (
	.Q(prdata_sig_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[6]  (
	.Q(prdata_sig_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[5]  (
	.Q(prdata_sig_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[5]  (
	.Q(prdata_sig_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[4]  (
	.Q(prdata_sig_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[4]  (
	.Q(prdata_sig_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[3]  (
	.Q(prdata_sig_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[3]  (
	.Q(prdata_sig_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[2]  (
	.Q(prdata_sig_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[2]  (
	.Q(prdata_sig_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[1]  (
	.Q(prdata_sig_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[1]  (
	.Q(prdata_sig_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr2[0]  (
	.Q(prdata_sig_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:113
  SLE \prdata_sig_tmr3[0]  (
	.Q(prdata_sig_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[10]  (
	.Q(pwm_counter_tmr2[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[10]  (
	.Q(pwm_counter_tmr3[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[9]  (
	.Q(pwm_counter_tmr2[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[9]  (
	.Q(pwm_counter_tmr3[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[8]  (
	.Q(pwm_counter_tmr2[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[8]  (
	.Q(pwm_counter_tmr3[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[7]  (
	.Q(pwm_counter_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[7]  (
	.Q(pwm_counter_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr2[6]  (
	.Q(pwm_counter_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:183
  SLE \pwm_counter_tmr3[6]  (
	.Q(pwm_counter_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un9_pwm_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_0_0  (
	.FCO(pwm_quantized_counter_7_cry_0),
	.S(pwm_quantized_counter_7_cry_0_0_S),
	.Y(pwm_quantized_counter_7_cry_0_0_Y),
	.B(un2_pwm_counter),
	.C(un1_pwm_quantized_counter_Z[0]),
	.D(GND),
	.A(pwm_quantized_counter[0]),
	.FCI(GND)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_0_0 .INIT=20'h5EEBB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_1_0  (
	.FCO(pwm_quantized_counter_7_cry_1),
	.S(pwm_quantized_counter_7[1]),
	.Y(pwm_quantized_counter_7_cry_1_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[1]),
	.FCI(pwm_quantized_counter_7_cry_0)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_1_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_2_0  (
	.FCO(pwm_quantized_counter_7_cry_2),
	.S(pwm_quantized_counter_7[2]),
	.Y(pwm_quantized_counter_7_cry_2_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[2]),
	.FCI(pwm_quantized_counter_7_cry_1)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_2_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_3_0  (
	.FCO(pwm_quantized_counter_7_cry_3),
	.S(pwm_quantized_counter_7[3]),
	.Y(pwm_quantized_counter_7_cry_3_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[3]),
	.FCI(pwm_quantized_counter_7_cry_2)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_3_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_4_0  (
	.FCO(pwm_quantized_counter_7_cry_4),
	.S(pwm_quantized_counter_7[4]),
	.Y(pwm_quantized_counter_7_cry_4_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[4]),
	.FCI(pwm_quantized_counter_7_cry_3)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_4_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_5_0  (
	.FCO(pwm_quantized_counter_7_cry_5),
	.S(pwm_quantized_counter_7[5]),
	.Y(pwm_quantized_counter_7_cry_5_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[5]),
	.FCI(pwm_quantized_counter_7_cry_4)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_5_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_6_0  (
	.FCO(pwm_quantized_counter_7_cry_6),
	.S(pwm_quantized_counter_7[6]),
	.Y(pwm_quantized_counter_7_cry_6_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[6]),
	.FCI(pwm_quantized_counter_7_cry_5)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_6_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_7_0  (
	.FCO(pwm_quantized_counter_7_cry_7),
	.S(pwm_quantized_counter_7[7]),
	.Y(pwm_quantized_counter_7_cry_7_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[7]),
	.FCI(pwm_quantized_counter_7_cry_6)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_7_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_8_0  (
	.FCO(pwm_quantized_counter_7_cry_8),
	.S(pwm_quantized_counter_7[8]),
	.Y(pwm_quantized_counter_7_cry_8_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[8]),
	.FCI(pwm_quantized_counter_7_cry_7)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_8_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_9_0  (
	.FCO(pwm_quantized_counter_7_cry_9),
	.S(pwm_quantized_counter_7[9]),
	.Y(pwm_quantized_counter_7_cry_9_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[9]),
	.FCI(pwm_quantized_counter_7_cry_8)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_9_0 .INIT=20'h5FEAB;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_s_11  (
	.FCO(pwm_quantized_counter_7_s_11_FCO),
	.S(pwm_quantized_counter_7[11]),
	.Y(pwm_quantized_counter_7_s_11_Y),
	.B(ADC_out_c),
	.C(N_1_i),
	.D(pwm_quantized_counter[11]),
	.A(un1_pwm_quantized_counter_Z[0]),
	.FCI(pwm_quantized_counter_7_cry_10)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_s_11 .INIT=20'h4C084;
// @22:81
  ARI1 \p_pwm_quantizer.pwm_quantized_counter_7_cry_10_0  (
	.FCO(pwm_quantized_counter_7_cry_10),
	.S(pwm_quantized_counter_7[10]),
	.Y(pwm_quantized_counter_7_cry_10_0_Y),
	.B(un2_pwm_counter),
	.C(ADC_out_c),
	.D(un1_pwm_quantized_counter_Z[0]),
	.A(pwm_quantized_counter[10]),
	.FCI(pwm_quantized_counter_7_cry_9)
);
defparam \p_pwm_quantizer.pwm_quantized_counter_7_cry_10_0 .INIT=20'h5FEAB;
// @22:207
  ARI1 un9_pwm_counter_s_1_438 (
	.FCO(un9_pwm_counter_s_1_438_FCO),
	.S(un9_pwm_counter_s_1_438_S),
	.Y(un9_pwm_counter_s_1_438_Y),
	.B(pwm_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un9_pwm_counter_s_1_438.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_1 (
	.FCO(un9_pwm_counter_cry_1_Z),
	.S(un9_pwm_counter_cry_1_S),
	.Y(un9_pwm_counter_cry_1_Y),
	.B(pwm_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_s_1_438_FCO)
);
defparam un9_pwm_counter_cry_1.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_2 (
	.FCO(un9_pwm_counter_cry_2_Z),
	.S(un9_pwm_counter_cry_2_S),
	.Y(un9_pwm_counter_cry_2_Y),
	.B(pwm_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_1_Z)
);
defparam un9_pwm_counter_cry_2.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_3 (
	.FCO(un9_pwm_counter_cry_3_Z),
	.S(un9_pwm_counter_cry_3_S),
	.Y(un9_pwm_counter_cry_3_Y),
	.B(pwm_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_2_Z)
);
defparam un9_pwm_counter_cry_3.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_4 (
	.FCO(un9_pwm_counter_cry_4_Z),
	.S(un9_pwm_counter_cry_4_S),
	.Y(un9_pwm_counter_cry_4_Y),
	.B(pwm_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_3_Z)
);
defparam un9_pwm_counter_cry_4.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_5 (
	.FCO(un9_pwm_counter_cry_5_Z),
	.S(un9_pwm_counter_cry_5_S),
	.Y(un9_pwm_counter_cry_5_Y),
	.B(pwm_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_4_Z)
);
defparam un9_pwm_counter_cry_5.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_6 (
	.FCO(un9_pwm_counter_cry_6_Z),
	.S(un9_pwm_counter_cry_6_S),
	.Y(un9_pwm_counter_cry_6_Y),
	.B(pwm_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_5_Z)
);
defparam un9_pwm_counter_cry_6.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_7 (
	.FCO(un9_pwm_counter_cry_7_Z),
	.S(un9_pwm_counter_cry_7_S),
	.Y(un9_pwm_counter_cry_7_Y),
	.B(pwm_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_6_Z)
);
defparam un9_pwm_counter_cry_7.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_8 (
	.FCO(un9_pwm_counter_cry_8_Z),
	.S(un9_pwm_counter_cry_8_S),
	.Y(un9_pwm_counter_cry_8_Y),
	.B(pwm_counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_7_Z)
);
defparam un9_pwm_counter_cry_8.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_s_10 (
	.FCO(un9_pwm_counter_s_10_FCO),
	.S(un9_pwm_counter_s_10_S),
	.Y(un9_pwm_counter_s_10_Y),
	.B(pwm_counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_9_Z)
);
defparam un9_pwm_counter_s_10.INIT=20'h4AA00;
// @22:207
  ARI1 un9_pwm_counter_cry_9 (
	.FCO(un9_pwm_counter_cry_9_Z),
	.S(un9_pwm_counter_cry_9_S),
	.Y(un9_pwm_counter_cry_9_Y),
	.B(pwm_counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_pwm_counter_cry_8_Z)
);
defparam un9_pwm_counter_cry_9.INIT=20'h4AA00;
// @22:116
  CFG3 \APB_Reg_Read_process.un1_pwrite_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(PWRITE_i_1),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(un1_pwrite)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2 .INIT=8'h80;
// @22:201
  CFG4 \p_pwm_quantizer.un2_pwm_counter_N_2L1  (
	.A(pwm_counter[7]),
	.B(pwm_counter[6]),
	.C(pwm_counter[3]),
	.D(pwm_counter[2]),
	.Y(un2_pwm_counter_N_2L1)
);
defparam \p_pwm_quantizer.un2_pwm_counter_N_2L1 .INIT=16'h7FFF;
// @22:201
  CFG4 \p_pwm_quantizer.un2_pwm_counter_N_3L3  (
	.A(pwm_counter[10]),
	.B(pwm_counter[9]),
	.C(pwm_counter[8]),
	.D(pwm_counter[1]),
	.Y(un2_pwm_counter_N_3L3)
);
defparam \p_pwm_quantizer.un2_pwm_counter_N_3L3 .INIT=16'h7FFF;
// @22:201
  CFG2 \p_pwm_quantizer.un2_pwm_counter_N_4L5  (
	.A(pwm_counter[4]),
	.B(pwm_counter[5]),
	.Y(un2_pwm_counter_N_4L5)
);
defparam \p_pwm_quantizer.un2_pwm_counter_N_4L5 .INIT=4'h7;
// @22:201
  CFG4 \p_pwm_quantizer.un2_pwm_counter  (
	.A(pwm_counter[0]),
	.B(un2_pwm_counter_N_4L5),
	.C(un2_pwm_counter_N_3L3),
	.D(un2_pwm_counter_N_2L1),
	.Y(un2_pwm_counter)
);
defparam \p_pwm_quantizer.un2_pwm_counter .INIT=16'h0002;
// @22:235
  CFG4 pixels_ready_0 (
	.A(pixels_ready_0_1_Z),
	.B(un4_pwm_interrupt_last),
	.C(Board_J7_c_0),
	.D(Delta_Sigma_Converter_0_INT),
	.Y(pixels_ready_0_Z)
);
defparam pixels_ready_0.INIT=16'hDF40;
// @22:235
  CFG4 pixels_ready_0_1 (
	.A(pwm_interrupt_last_Z),
	.B(DSC_ctrl_reg_i[0]),
	.C(pwm_interrupt_Z),
	.D(Delta_Sigma_Converter_0_INT),
	.Y(pixels_ready_0_1_Z)
);
defparam pixels_ready_0_1.INIT=16'h0A33;
// @22:192
  CFG2 \p_pwm_quantizer.un8_analog_ff_1  (
	.A(pwm_quantized_counter[8]),
	.B(pwm_quantized_counter[9]),
	.Y(un8_analog_ff_1)
);
defparam \p_pwm_quantizer.un8_analog_ff_1 .INIT=4'h8;
// @22:116
  CFG2 \APB_Reg_Read_process.prdata_sig_8_iv_0_a3[2]  (
	.A(un1_pwrite),
	.B(un5_pwrite),
	.Y(N_139)
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_a3[2] .INIT=4'h8;
// @22:221
  CFG2 \p_pwm_to_pixel_bar.un4_pwm_interrupt_last_0_a2  (
	.A(pwm_interrupt_Z),
	.B(pwm_interrupt_last_Z),
	.Y(un4_pwm_interrupt_last)
);
defparam \p_pwm_to_pixel_bar.un4_pwm_interrupt_last_0_a2 .INIT=4'h2;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[0]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[7]),
	.C(DSC_data3_pixels_reg[0]),
	.Y(DSC_data3_pixels_reg_0[0])
);
defparam \DSC_data3_pixels_reg_0[0] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[1]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[6]),
	.C(DSC_data3_pixels_reg[1]),
	.Y(DSC_data3_pixels_reg_0[1])
);
defparam \DSC_data3_pixels_reg_0[1] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[2]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[5]),
	.C(DSC_data3_pixels_reg[2]),
	.Y(DSC_data3_pixels_reg_0[2])
);
defparam \DSC_data3_pixels_reg_0[2] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[3]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[4]),
	.C(DSC_data3_pixels_reg[3]),
	.Y(DSC_data3_pixels_reg_0[3])
);
defparam \DSC_data3_pixels_reg_0[3] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[5]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[2]),
	.C(DSC_data3_pixels_reg[5]),
	.Y(DSC_data3_pixels_reg_0[5])
);
defparam \DSC_data3_pixels_reg_0[5] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[6]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[1]),
	.C(DSC_data3_pixels_reg[6]),
	.Y(DSC_data3_pixels_reg_0[6])
);
defparam \DSC_data3_pixels_reg_0[6] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[7]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[0]),
	.C(DSC_data3_pixels_reg[7]),
	.Y(DSC_data3_pixels_reg_0[7])
);
defparam \DSC_data3_pixels_reg_0[7] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[0]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[15]),
	.C(DSC_data2_pixels_reg[0]),
	.Y(DSC_data2_pixels_reg_0[0])
);
defparam \DSC_data2_pixels_reg_0[0] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[1]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[14]),
	.C(DSC_data2_pixels_reg[1]),
	.Y(DSC_data2_pixels_reg_0[1])
);
defparam \DSC_data2_pixels_reg_0[1] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[2]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[13]),
	.C(DSC_data2_pixels_reg[2]),
	.Y(DSC_data2_pixels_reg_0[2])
);
defparam \DSC_data2_pixels_reg_0[2] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[3]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[12]),
	.C(DSC_data2_pixels_reg[3]),
	.Y(DSC_data2_pixels_reg_0[3])
);
defparam \DSC_data2_pixels_reg_0[3] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[4]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[11]),
	.C(DSC_data2_pixels_reg[4]),
	.Y(DSC_data2_pixels_reg_0[4])
);
defparam \DSC_data2_pixels_reg_0[4] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[5]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[10]),
	.C(DSC_data2_pixels_reg[5]),
	.Y(DSC_data2_pixels_reg_0[5])
);
defparam \DSC_data2_pixels_reg_0[5] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[6]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[9]),
	.C(DSC_data2_pixels_reg[6]),
	.Y(DSC_data2_pixels_reg_0[6])
);
defparam \DSC_data2_pixels_reg_0[6] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data2_pixels_reg_0[7]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[8]),
	.C(DSC_data2_pixels_reg[7]),
	.Y(DSC_data2_pixels_reg_0[7])
);
defparam \DSC_data2_pixels_reg_0[7] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[0]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[23]),
	.C(DSC_data1_pixels_reg[0]),
	.Y(DSC_data1_pixels_reg_0[0])
);
defparam \DSC_data1_pixels_reg_0[0] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[1]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[22]),
	.C(DSC_data1_pixels_reg[1]),
	.Y(DSC_data1_pixels_reg_0[1])
);
defparam \DSC_data1_pixels_reg_0[1] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[2]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[21]),
	.C(DSC_data1_pixels_reg[2]),
	.Y(DSC_data1_pixels_reg_0[2])
);
defparam \DSC_data1_pixels_reg_0[2] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[3]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[20]),
	.C(DSC_data1_pixels_reg[3]),
	.Y(DSC_data1_pixels_reg_0[3])
);
defparam \DSC_data1_pixels_reg_0[3] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[5]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[18]),
	.C(DSC_data1_pixels_reg[5]),
	.Y(DSC_data1_pixels_reg_0[5])
);
defparam \DSC_data1_pixels_reg_0[5] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[6]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[17]),
	.C(DSC_data1_pixels_reg[6]),
	.Y(DSC_data1_pixels_reg_0[6])
);
defparam \DSC_data1_pixels_reg_0[6] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[7]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[16]),
	.C(DSC_data1_pixels_reg[7]),
	.Y(DSC_data1_pixels_reg_0[7])
);
defparam \DSC_data1_pixels_reg_0[7] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[2]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[29]),
	.C(DSC_data0_pixels_reg[2]),
	.Y(DSC_data0_pixels_reg_0[2])
);
defparam \DSC_data0_pixels_reg_0[2] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[3]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[28]),
	.C(DSC_data0_pixels_reg[3]),
	.Y(DSC_data0_pixels_reg_0[3])
);
defparam \DSC_data0_pixels_reg_0[3] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[6]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[25]),
	.C(DSC_data0_pixels_reg[6]),
	.Y(DSC_data0_pixels_reg_0[6])
);
defparam \DSC_data0_pixels_reg_0[6] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[7]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[24]),
	.C(DSC_data0_pixels_reg[7]),
	.Y(DSC_data0_pixels_reg_0[7])
);
defparam \DSC_data0_pixels_reg_0[7] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[0]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[31]),
	.C(DSC_data0_pixels_reg[0]),
	.Y(DSC_data0_pixels_reg_0[0])
);
defparam \DSC_data0_pixels_reg_0[0] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data1_pixels_reg_0[4]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[19]),
	.C(DSC_data1_pixels_reg[4]),
	.Y(DSC_data1_pixels_reg_0[4])
);
defparam \DSC_data1_pixels_reg_0[4] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data3_pixels_reg_0[4]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[3]),
	.C(DSC_data3_pixels_reg[4]),
	.Y(DSC_data3_pixels_reg_0[4])
);
defparam \DSC_data3_pixels_reg_0[4] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[5]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[26]),
	.C(DSC_data0_pixels_reg[5]),
	.Y(DSC_data0_pixels_reg_0[5])
);
defparam \DSC_data0_pixels_reg_0[5] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[4]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[27]),
	.C(DSC_data0_pixels_reg[4]),
	.Y(DSC_data0_pixels_reg_0[4])
);
defparam \DSC_data0_pixels_reg_0[4] .INIT=8'hD8;
// @22:235
  CFG3 \DSC_data0_pixels_reg_0[1]  (
	.A(un4_pwm_interrupt_last),
	.B(pixel_sig[30]),
	.C(DSC_data0_pixels_reg[1]),
	.Y(DSC_data0_pixels_reg_0[1])
);
defparam \DSC_data0_pixels_reg_0[1] .INIT=8'hD8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[4]  (
	.A(DSC_data3_pixels_reg[4]),
	.B(DSC_data1_pixels_reg[4]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[4] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[2]  (
	.A(DSC_data3_pixels_reg[2]),
	.B(DSC_data1_pixels_reg[2]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[2] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[7]  (
	.A(DSC_data3_pixels_reg[7]),
	.B(DSC_data1_pixels_reg[7]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[7] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[0]  (
	.A(DSC_data3_pixels_reg[0]),
	.B(DSC_data1_pixels_reg[0]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[0] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[3]  (
	.A(DSC_data3_pixels_reg[3]),
	.B(DSC_data1_pixels_reg[3]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[3] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[6]  (
	.A(DSC_data3_pixels_reg[6]),
	.B(DSC_data1_pixels_reg[6]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[6] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[1]  (
	.A(DSC_data3_pixels_reg[1]),
	.B(DSC_data1_pixels_reg[1]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[1] .INIT=16'hECA0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_2[5]  (
	.A(DSC_data3_pixels_reg[5]),
	.B(DSC_data1_pixels_reg[5]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_2_sqmuxa),
	.Y(prdata_sig_8_iv_0_2[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_2[5] .INIT=16'hECA0;
// @22:192
  CFG4 \p_pwm_quantizer.un8_analog_ff_8  (
	.A(pwm_quantized_counter[7]),
	.B(pwm_quantized_counter[6]),
	.C(pwm_quantized_counter[5]),
	.D(pwm_quantized_counter[4]),
	.Y(un8_analog_ff_8)
);
defparam \p_pwm_quantizer.un8_analog_ff_8 .INIT=16'h8000;
// @22:192
  CFG4 \p_pwm_quantizer.un8_analog_ff_7  (
	.A(pwm_quantized_counter[10]),
	.B(pwm_quantized_counter[3]),
	.C(pwm_quantized_counter[2]),
	.D(pwm_quantized_counter[1]),
	.Y(un8_analog_ff_7)
);
defparam \p_pwm_quantizer.un8_analog_ff_7 .INIT=16'h8000;
// @22:196
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_8  (
	.A(pwm_quantized_counter[7]),
	.B(pwm_quantized_counter[6]),
	.C(pwm_quantized_counter[5]),
	.D(pwm_quantized_counter[4]),
	.Y(un1_pwm_quantized_counter_8)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_8 .INIT=16'h0001;
// @22:196
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_7  (
	.A(pwm_quantized_counter[10]),
	.B(pwm_quantized_counter[9]),
	.C(pwm_quantized_counter[8]),
	.D(pwm_quantized_counter[1]),
	.Y(un1_pwm_quantized_counter_7)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_7 .INIT=16'h0001;
// @22:196
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_6  (
	.A(pwm_quantized_counter[3]),
	.B(pwm_quantized_counter[2]),
	.C(pwm_quantized_counter[0]),
	.D(pwm_quantized_counter[11]),
	.Y(un1_pwm_quantized_counter_6)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_6 .INIT=16'h0001;
// @40:364
  CFG4 \pwm_quantized_value_voter_SYN_VL_RNIQI05[1]  (
	.A(pwm_quantized_value[6]),
	.B(pwm_quantized_value[5]),
	.C(pwm_quantized_value[2]),
	.D(pwm_quantized_value[1]),
	.Y(m1_0_a2_3)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNIQI05[1] .INIT=16'h0001;
// @22:118
  CFG3 \APB_Reg_Read_process.un5_pwrite_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_166)
);
defparam \APB_Reg_Read_process.un5_pwrite_0_a3 .INIT=8'h01;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNIL0QJ_0[9]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.Y(N_207)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNIL0QJ_0[9] .INIT=8'h7F;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNIL0QJ[9]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.Y(N_208)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNIL0QJ[9] .INIT=8'hFE;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[4]  (
	.A(DSC_ctrl_reg[4]),
	.B(DSC_data2_pixels_reg[4]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[4] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[2]  (
	.A(DSC_ctrl_reg[2]),
	.B(DSC_data0_pixels_reg[2]),
	.C(prdata_sig_1_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[2] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[7]  (
	.A(DSC_ctrl_reg[7]),
	.B(DSC_data2_pixels_reg[7]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[7] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[0]  (
	.A(DSC_ctrl_reg_i[0]),
	.B(DSC_data2_pixels_reg[0]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[0] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[3]  (
	.A(DSC_ctrl_reg[3]),
	.B(DSC_data0_pixels_reg[3]),
	.C(prdata_sig_1_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[3] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[6]  (
	.A(DSC_ctrl_reg[6]),
	.B(DSC_data2_pixels_reg[6]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[6] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[1]  (
	.A(DSC_ctrl_reg[1]),
	.B(DSC_data2_pixels_reg[1]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[1] .INIT=16'hEAC0;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[5]  (
	.A(DSC_ctrl_reg[5]),
	.B(DSC_data2_pixels_reg[5]),
	.C(prdata_sig_3_sqmuxa),
	.D(N_139),
	.Y(prdata_sig_8_iv_0_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[5] .INIT=16'hEAC0;
// @22:192
  CFG4 \p_pwm_quantizer.un8_analog_ff_9  (
	.A(pwm_quantized_counter[0]),
	.B(pwm_quantized_counter[11]),
	.C(un8_analog_ff_1),
	.D(un8_analog_ff_7),
	.Y(un8_analog_ff_9)
);
defparam \p_pwm_quantizer.un8_analog_ff_9 .INIT=16'h8000;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNI7SG7[3]  (
	.A(pwm_quantized_value[4]),
	.B(pwm_quantized_value[3]),
	.C(m1_0_a2_3),
	.Y(N_65_mux)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNI7SG7[3] .INIT=8'h10;
// @22:118
  CFG4 \APB_Reg_Read_process.un5_pwrite_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_166),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un5_pwrite)
);
defparam \APB_Reg_Read_process.un5_pwrite_0_a2 .INIT=16'h0004;
// @22:196
  CFG3 \p_pwm_quantizer.un1_pwm_quantized_counter  (
	.A(un1_pwm_quantized_counter_8),
	.B(un1_pwm_quantized_counter_7),
	.C(un1_pwm_quantized_counter_6),
	.Y(un1_pwm_quantized_counter)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter .INIT=8'h80;
// @22:152
  CFG4 \p_DSC_reg_ctrl.un5_psel_0_a2  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(un5_pwrite),
	.D(PWRITE_i_1),
	.Y(un5_psel)
);
defparam \p_DSC_reg_ctrl.un5_psel_0_a2 .INIT=16'h0080;
// @22:128
  CFG3 prdata_sig_3_sqmuxa_0_a3 (
	.A(un1_pwrite),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_166),
	.Y(N_142)
);
defparam prdata_sig_3_sqmuxa_0_a3.INIT=8'h80;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[1]  (
	.A(DSC_data0_pixels_reg[1]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[1]),
	.D(prdata_sig_8_iv_0_2[1]),
	.Y(prdata_sig_8[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[1] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[0]  (
	.A(DSC_data0_pixels_reg[0]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[0]),
	.D(prdata_sig_8_iv_0_2[0]),
	.Y(prdata_sig_8[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[0] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[4]  (
	.A(DSC_data0_pixels_reg[4]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[4]),
	.D(prdata_sig_8_iv_0_2[4]),
	.Y(prdata_sig_8[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[4] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[7]  (
	.A(DSC_data0_pixels_reg[7]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[7]),
	.D(prdata_sig_8_iv_0_2[7]),
	.Y(prdata_sig_8[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[7] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[6]  (
	.A(DSC_data0_pixels_reg[6]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[6]),
	.D(prdata_sig_8_iv_0_2[6]),
	.Y(prdata_sig_8[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[6] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[5]  (
	.A(DSC_data0_pixels_reg[5]),
	.B(prdata_sig_1_sqmuxa),
	.C(prdata_sig_8_iv_0_0[5]),
	.D(prdata_sig_8_iv_0_2[5]),
	.Y(prdata_sig_8[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[5] .INIT=16'hFFF8;
// @40:364
  CFG4 \pixel_sig_0_RNO[30]  (
	.A(pwm_quantized_value[7]),
	.B(pwm_quantized_value[8]),
	.C(N_207),
	.D(N_65_mux),
	.Y(N_196)
);
defparam \pixel_sig_0_RNO[30] .INIT=16'hF7F3;
// @40:364
  CFG4 \pixel_sig_0_RNO[1]  (
	.A(pwm_quantized_value[7]),
	.B(pwm_quantized_value[8]),
	.C(N_208),
	.D(N_65_mux),
	.Y(N_12_0_i_0)
);
defparam \pixel_sig_0_RNO[1] .INIT=16'hFCFE;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[3]  (
	.A(DSC_data2_pixels_reg[3]),
	.B(prdata_sig_3_sqmuxa),
	.C(prdata_sig_8_iv_0_0[3]),
	.D(prdata_sig_8_iv_0_2[3]),
	.Y(prdata_sig_8[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[3] .INIT=16'hFFF8;
// @22:116
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[2]  (
	.A(DSC_data2_pixels_reg[2]),
	.B(prdata_sig_3_sqmuxa),
	.C(prdata_sig_8_iv_0_0[2]),
	.D(prdata_sig_8_iv_0_2[2]),
	.Y(prdata_sig_8[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[2] .INIT=16'hFFF8;
// @22:128
  CFG3 prdata_sig_1_sqmuxa_0_a2 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_142),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_1_sqmuxa)
);
defparam prdata_sig_1_sqmuxa_0_a2.INIT=8'h04;
// @22:128
  CFG3 prdata_sig_3_sqmuxa_0_a2 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_142),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_3_sqmuxa)
);
defparam prdata_sig_3_sqmuxa_0_a2.INIT=8'h40;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNISD1A_0[7]  (
	.A(pwm_quantized_value[8]),
	.B(pwm_quantized_value[7]),
	.C(N_65_mux),
	.Y(N_199)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNISD1A_0[7] .INIT=8'hEF;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNISD1A_2[7]  (
	.A(pwm_quantized_value[8]),
	.B(pwm_quantized_value[7]),
	.C(N_65_mux),
	.Y(N_201)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNISD1A_2[7] .INIT=8'h75;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNISD1A_1[7]  (
	.A(pwm_quantized_value[8]),
	.B(pwm_quantized_value[7]),
	.C(N_65_mux),
	.Y(N_202)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNISD1A_1[7] .INIT=8'hAE;
// @40:364
  CFG3 \pwm_quantized_value_voter_SYN_VL_RNISD1A[7]  (
	.A(pwm_quantized_value[8]),
	.B(pwm_quantized_value[7]),
	.C(N_65_mux),
	.Y(N_200)
);
defparam \pwm_quantized_value_voter_SYN_VL_RNISD1A[7] .INIT=8'hF7;
// @22:149
  CFG3 \DSC_ctrl_reg_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un5_psel),
	.C(DSC_ctrl_reg_i[0]),
	.Y(DSC_ctrl_reg_0[0])
);
defparam \DSC_ctrl_reg_0[0] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[1]),
	.Y(DSC_ctrl_reg_0[1])
);
defparam \DSC_ctrl_reg_0[1] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[2]),
	.Y(DSC_ctrl_reg_0[2])
);
defparam \DSC_ctrl_reg_0[2] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[3]),
	.Y(DSC_ctrl_reg_0[3])
);
defparam \DSC_ctrl_reg_0[3] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[4]),
	.Y(DSC_ctrl_reg_0[4])
);
defparam \DSC_ctrl_reg_0[4] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[5]),
	.Y(DSC_ctrl_reg_0[5])
);
defparam \DSC_ctrl_reg_0[5] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[6]),
	.Y(DSC_ctrl_reg_0[6])
);
defparam \DSC_ctrl_reg_0[6] .INIT=8'hB8;
// @22:149
  CFG3 \DSC_ctrl_reg_0[7]  (
	.A(COREABC_C0_0_APB3master_PWDATA[7]),
	.B(un5_psel),
	.C(DSC_ctrl_reg[7]),
	.Y(DSC_ctrl_reg_0[7])
);
defparam \DSC_ctrl_reg_0[7] .INIT=8'hB8;
// @35:105
  CFG4 \un1_pwm_quantized_counter[0]  (
	.A(ADC_out_c),
	.B(un8_analog_ff_8),
	.C(un1_pwm_quantized_counter),
	.D(un8_analog_ff_9),
	.Y(un1_pwm_quantized_counter_Z[0])
);
defparam \un1_pwm_quantized_counter[0] .INIT=16'hD850;
// @22:85
  CFG3 \pwm_quantized_value_0[11]  (
	.A(pwm_quantized_value[11]),
	.B(un2_pwm_counter),
	.C(pwm_quantized_counter[11]),
	.Y(pwm_quantized_value_0[11])
);
defparam \pwm_quantized_value_0[11] .INIT=8'hE2;
// @22:85
  CFG3 \pwm_quantized_value_0[10]  (
	.A(pwm_quantized_value[10]),
	.B(un2_pwm_counter),
	.C(pwm_quantized_counter[10]),
	.Y(pwm_quantized_value_0[10])
);
defparam \pwm_quantized_value_0[10] .INIT=8'hE2;
// @22:85
  CFG3 \pwm_quantized_value_0[9]  (
	.A(pwm_quantized_value[9]),
	.B(un2_pwm_counter),
	.C(pwm_quantized_counter[9]),
	.Y(pwm_quantized_value_0[9])
);
defparam \pwm_quantized_value_0[9] .INIT=8'hE2;
// @22:85
  CFG3 \pwm_quantized_value_0[8]  (
	.A(pwm_quantized_value[8]),
	.B(un2_pwm_counter),
	.C(pwm_quantized_counter[8]),
	.Y(pwm_quantized_value_0[8])
);
defparam \pwm_quantized_value_0[8] .INIT=8'hE2;
// @22:85
  CFG3 \pwm_quantized_value_0[7]  (
	.A(pwm_quantized_value[7]),
	.B(un2_pwm_counter),
	.C(pwm_quantized_counter[7]),
	.Y(pwm_quantized_value_0[7])
);
defparam \pwm_quantized_value_0[7] .INIT=8'hE2;
// @22:85
  CFG3 \pwm_quantized_value_0[6]  (
	.A(pwm_quantized_value[6]),
	.B(pwm_quantized_counter[6]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[6])
);
defparam \pwm_quantized_value_0[6] .INIT=8'hCA;
// @22:85
  CFG3 \pwm_quantized_value_0[5]  (
	.A(pwm_quantized_value[5]),
	.B(pwm_quantized_counter[5]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[5])
);
defparam \pwm_quantized_value_0[5] .INIT=8'hCA;
// @22:85
  CFG3 \pwm_quantized_value_0[4]  (
	.A(pwm_quantized_value[4]),
	.B(pwm_quantized_counter[4]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[4])
);
defparam \pwm_quantized_value_0[4] .INIT=8'hCA;
// @22:85
  CFG3 \pwm_quantized_value_0[3]  (
	.A(pwm_quantized_value[3]),
	.B(pwm_quantized_counter[3]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[3])
);
defparam \pwm_quantized_value_0[3] .INIT=8'hCA;
// @22:85
  CFG3 \pwm_quantized_value_0[2]  (
	.A(pwm_quantized_value[2]),
	.B(pwm_quantized_counter[2]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[2])
);
defparam \pwm_quantized_value_0[2] .INIT=8'hCA;
// @22:85
  CFG3 \pwm_quantized_value_0[1]  (
	.A(pwm_quantized_value[1]),
	.B(pwm_quantized_counter[1]),
	.C(un2_pwm_counter),
	.Y(pwm_quantized_value_0[1])
);
defparam \pwm_quantized_value_0[1] .INIT=8'hCA;
// @40:364
  CFG3 \pixel_sig_0_RNO[16]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_199),
	.Y(N_211)
);
defparam \pixel_sig_0_RNO[16] .INIT=8'h01;
// @40:364
  CFG3 \pixel_sig_0_RNO[17]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_202),
	.Y(N_212)
);
defparam \pixel_sig_0_RNO[17] .INIT=8'h01;
// @40:364
  CFG3 \pixel_sig_0_RNO[18]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_201),
	.Y(N_213)
);
defparam \pixel_sig_0_RNO[18] .INIT=8'h10;
// @40:364
  CFG3 \pixel_sig_0_RNO[12]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_199),
	.Y(N_218)
);
defparam \pixel_sig_0_RNO[12] .INIT=8'h80;
// @40:364
  CFG3 \pixel_sig_0_RNO[13]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_202),
	.Y(N_94)
);
defparam \pixel_sig_0_RNO[13] .INIT=8'h80;
// @40:364
  CFG3 \pixel_sig_0_RNO[14]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_201),
	.Y(N_219)
);
defparam \pixel_sig_0_RNO[14] .INIT=8'h08;
// @40:364
  CFG3 \pixel_sig_0_RNO[15]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_200),
	.Y(N_220)
);
defparam \pixel_sig_0_RNO[15] .INIT=8'h08;
// @40:364
  CFG3 \pixel_sig_0_RNO[19]  (
	.A(pwm_quantized_value[10]),
	.B(pwm_quantized_value[9]),
	.C(N_200),
	.Y(N_214)
);
defparam \pixel_sig_0_RNO[19] .INIT=8'h10;
// @22:128
  CFG3 prdata_sig_2_sqmuxa_0_a2 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_142),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_2_sqmuxa)
);
defparam prdata_sig_2_sqmuxa_0_a2.INIT=8'h08;
// @22:128
  CFG3 prdata_sig_4_sqmuxa_0_a2 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_142),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_4_sqmuxa)
);
defparam prdata_sig_4_sqmuxa_0_a2.INIT=8'h80;
// @22:218
  CFG3 \pixel_sig_0[1]  (
	.A(pixel_sig[1]),
	.B(un4_pwm_interrupt_last),
	.C(N_12_0_i_0),
	.Y(pixel_sig_0[1])
);
defparam \pixel_sig_0[1] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[30]  (
	.A(pixel_sig[30]),
	.B(un4_pwm_interrupt_last),
	.C(N_196),
	.Y(pixel_sig_0[30])
);
defparam \pixel_sig_0[30] .INIT=8'h2E;
// @40:364
  CFG4 \pixel_sig_0_RNO[20]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_199),
	.Y(N_171)
);
defparam \pixel_sig_0_RNO[20] .INIT=16'h5777;
// @40:364
  CFG4 \pixel_sig_0_RNO[21]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_202),
	.Y(N_172)
);
defparam \pixel_sig_0_RNO[21] .INIT=16'h5777;
// @40:364
  CFG4 \pixel_sig_0_RNO[22]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_201),
	.Y(N_173)
);
defparam \pixel_sig_0_RNO[22] .INIT=16'h7757;
// @40:364
  CFG4 \pixel_sig_0_RNO[23]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_200),
	.Y(N_174)
);
defparam \pixel_sig_0_RNO[23] .INIT=16'h7757;
// @40:364
  CFG4 \pixel_sig_0_RNO[8]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_199),
	.Y(N_161_i_0)
);
defparam \pixel_sig_0_RNO[8] .INIT=16'hEEEA;
// @40:364
  CFG4 \pixel_sig_0_RNO[9]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_202),
	.Y(N_160_i_0)
);
defparam \pixel_sig_0_RNO[9] .INIT=16'hEEEA;
// @40:364
  CFG4 \pixel_sig_0_RNO[10]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_201),
	.Y(N_159_i_0)
);
defparam \pixel_sig_0_RNO[10] .INIT=16'hEAEE;
// @40:364
  CFG4 \pixel_sig_0_RNO[11]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_200),
	.Y(N_158_i_0)
);
defparam \pixel_sig_0_RNO[11] .INIT=16'hEAEE;
// @40:364
  CFG4 \pixel_sig_0_RNO[4]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_199),
	.Y(N_153_i_0)
);
defparam \pixel_sig_0_RNO[4] .INIT=16'hFEEE;
// @40:364
  CFG4 \pixel_sig_0_RNO[5]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_202),
	.Y(N_151_i_0)
);
defparam \pixel_sig_0_RNO[5] .INIT=16'hFEEE;
// @40:364
  CFG4 \pixel_sig_0_RNO[6]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_201),
	.Y(N_149_i_0)
);
defparam \pixel_sig_0_RNO[6] .INIT=16'hEEFE;
// @40:364
  CFG4 \pixel_sig_0_RNO[7]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_200),
	.Y(N_147_i_0)
);
defparam \pixel_sig_0_RNO[7] .INIT=16'hEEFE;
// @40:364
  CFG4 \pixel_sig_0_RNO[24]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_199),
	.Y(N_187)
);
defparam \pixel_sig_0_RNO[24] .INIT=16'h777F;
// @40:364
  CFG4 \pixel_sig_0_RNO[25]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_202),
	.Y(N_188)
);
defparam \pixel_sig_0_RNO[25] .INIT=16'h777F;
// @40:364
  CFG4 \pixel_sig_0_RNO[26]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_201),
	.Y(N_189)
);
defparam \pixel_sig_0_RNO[26] .INIT=16'h7F77;
// @40:364
  CFG4 \pixel_sig_0_RNO[27]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.D(N_200),
	.Y(N_190)
);
defparam \pixel_sig_0_RNO[27] .INIT=16'h7F77;
// @22:218
  CFG4 \pixel_sig_0[0]  (
	.A(pixel_sig[0]),
	.B(N_208),
	.C(un4_pwm_interrupt_last),
	.D(N_199),
	.Y(pixel_sig_0[0])
);
defparam \pixel_sig_0[0] .INIT=16'hFACA;
// @22:218
  CFG4 \pixel_sig_0[2]  (
	.A(pixel_sig[2]),
	.B(N_208),
	.C(un4_pwm_interrupt_last),
	.D(N_201),
	.Y(pixel_sig_0[2])
);
defparam \pixel_sig_0[2] .INIT=16'hCAFA;
// @22:218
  CFG4 \pixel_sig_0[3]  (
	.A(pixel_sig[3]),
	.B(N_208),
	.C(un4_pwm_interrupt_last),
	.D(N_200),
	.Y(pixel_sig_0[3])
);
defparam \pixel_sig_0[3] .INIT=16'hCAFA;
// @22:218
  CFG4 \pixel_sig_0[28]  (
	.A(pixel_sig[28]),
	.B(N_207),
	.C(un4_pwm_interrupt_last),
	.D(N_199),
	.Y(pixel_sig_0[28])
);
defparam \pixel_sig_0[28] .INIT=16'h3A0A;
// @22:218
  CFG4 \pixel_sig_0[29]  (
	.A(pixel_sig[29]),
	.B(N_207),
	.C(un4_pwm_interrupt_last),
	.D(N_202),
	.Y(pixel_sig_0[29])
);
defparam \pixel_sig_0[29] .INIT=16'h3A0A;
// @22:218
  CFG4 \pixel_sig_0[31]  (
	.A(pixel_sig[31]),
	.B(N_207),
	.C(un4_pwm_interrupt_last),
	.D(N_200),
	.Y(pixel_sig_0[31])
);
defparam \pixel_sig_0[31] .INIT=16'h0A3A;
// @22:218
  CFG3 \pixel_sig_0[4]  (
	.A(pixel_sig[4]),
	.B(un4_pwm_interrupt_last),
	.C(N_153_i_0),
	.Y(pixel_sig_0[4])
);
defparam \pixel_sig_0[4] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[5]  (
	.A(pixel_sig[5]),
	.B(un4_pwm_interrupt_last),
	.C(N_151_i_0),
	.Y(pixel_sig_0[5])
);
defparam \pixel_sig_0[5] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[6]  (
	.A(pixel_sig[6]),
	.B(un4_pwm_interrupt_last),
	.C(N_149_i_0),
	.Y(pixel_sig_0[6])
);
defparam \pixel_sig_0[6] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[7]  (
	.A(pixel_sig[7]),
	.B(un4_pwm_interrupt_last),
	.C(N_147_i_0),
	.Y(pixel_sig_0[7])
);
defparam \pixel_sig_0[7] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[8]  (
	.A(pixel_sig[8]),
	.B(un4_pwm_interrupt_last),
	.C(N_161_i_0),
	.Y(pixel_sig_0[8])
);
defparam \pixel_sig_0[8] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[9]  (
	.A(pixel_sig[9]),
	.B(un4_pwm_interrupt_last),
	.C(N_160_i_0),
	.Y(pixel_sig_0[9])
);
defparam \pixel_sig_0[9] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[10]  (
	.A(pixel_sig[10]),
	.B(un4_pwm_interrupt_last),
	.C(N_159_i_0),
	.Y(pixel_sig_0[10])
);
defparam \pixel_sig_0[10] .INIT=8'hE2;
// @22:218
  CFG3 \pixel_sig_0[11]  (
	.A(pixel_sig[11]),
	.B(un4_pwm_interrupt_last),
	.C(N_158_i_0),
	.Y(pixel_sig_0[11])
);
defparam \pixel_sig_0[11] .INIT=8'hE2;
// @22:218
  CFG4 \pixel_sig_0[12]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[12]),
	.C(N_218),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[12])
);
defparam \pixel_sig_0[12] .INIT=16'hFACC;
// @22:218
  CFG4 \pixel_sig_0[13]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[13]),
	.C(N_94),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[13])
);
defparam \pixel_sig_0[13] .INIT=16'hFACC;
// @22:218
  CFG4 \pixel_sig_0[14]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[14]),
	.C(N_219),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[14])
);
defparam \pixel_sig_0[14] .INIT=16'hFACC;
// @22:218
  CFG4 \pixel_sig_0[15]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[15]),
	.C(N_220),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[15])
);
defparam \pixel_sig_0[15] .INIT=16'hFACC;
// @22:218
  CFG4 \pixel_sig_0[16]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[16]),
	.C(N_211),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[16])
);
defparam \pixel_sig_0[16] .INIT=16'h0ACC;
// @22:218
  CFG4 \pixel_sig_0[17]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[17]),
	.C(N_212),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[17])
);
defparam \pixel_sig_0[17] .INIT=16'h0ACC;
// @22:218
  CFG4 \pixel_sig_0[18]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[18]),
	.C(N_213),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[18])
);
defparam \pixel_sig_0[18] .INIT=16'h0ACC;
// @22:218
  CFG3 \pixel_sig_0[20]  (
	.A(pixel_sig[20]),
	.B(un4_pwm_interrupt_last),
	.C(N_171),
	.Y(pixel_sig_0[20])
);
defparam \pixel_sig_0[20] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[21]  (
	.A(pixel_sig[21]),
	.B(un4_pwm_interrupt_last),
	.C(N_172),
	.Y(pixel_sig_0[21])
);
defparam \pixel_sig_0[21] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[22]  (
	.A(pixel_sig[22]),
	.B(un4_pwm_interrupt_last),
	.C(N_173),
	.Y(pixel_sig_0[22])
);
defparam \pixel_sig_0[22] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[23]  (
	.A(pixel_sig[23]),
	.B(un4_pwm_interrupt_last),
	.C(N_174),
	.Y(pixel_sig_0[23])
);
defparam \pixel_sig_0[23] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[24]  (
	.A(pixel_sig[24]),
	.B(un4_pwm_interrupt_last),
	.C(N_187),
	.Y(pixel_sig_0[24])
);
defparam \pixel_sig_0[24] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[25]  (
	.A(pixel_sig[25]),
	.B(un4_pwm_interrupt_last),
	.C(N_188),
	.Y(pixel_sig_0[25])
);
defparam \pixel_sig_0[25] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[26]  (
	.A(pixel_sig[26]),
	.B(un4_pwm_interrupt_last),
	.C(N_189),
	.Y(pixel_sig_0[26])
);
defparam \pixel_sig_0[26] .INIT=8'h2E;
// @22:218
  CFG3 \pixel_sig_0[27]  (
	.A(pixel_sig[27]),
	.B(un4_pwm_interrupt_last),
	.C(N_190),
	.Y(pixel_sig_0[27])
);
defparam \pixel_sig_0[27] .INIT=8'h2E;
// @22:218
  CFG4 \pixel_sig_0[19]  (
	.A(pwm_quantized_value[11]),
	.B(pixel_sig[19]),
	.C(N_214),
	.D(un4_pwm_interrupt_last),
	.Y(pixel_sig_0[19])
);
defparam \pixel_sig_0[19] .INIT=16'h0ACC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Delta_Sigma_Converter */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1_1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1_1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1_1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @20:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @20:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1_1),
	.A(GL1_net)
);
//@36:83
//@36:83
// @20:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC0404041400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1_1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1_1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1_1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @36:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module timerZ1 (
  Board_J7_c_0,
  Driver_reg_ctrl_0,
  CLK_SPI_sig,
  rstn_i_i,
  FCCC_C0_0_GL0
)
;
input Board_J7_c_0 ;
input Driver_reg_ctrl_0 ;
output CLK_SPI_sig ;
input rstn_i_i ;
input FCCC_C0_0_GL0 ;
wire Board_J7_c_0 ;
wire Driver_reg_ctrl_0 ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire FCCC_C0_0_GL0 ;
wire [5:0] counter_tmr3;
wire [5:0] counter_tmr2;
wire [5:0] counter;
wire [0:0] counter_i;
wire [5:1] counter_3;
wire countervl_andbuf_out ;
wire countervl_andbuf_out_0 ;
wire countervl_andbuf_out_1 ;
wire countervl_andbuf_out_2 ;
wire countervl_andbuf_out_3 ;
wire countervl_andbuf_out_4 ;
wire timer_clock_out_sig_tmr3_Z ;
wire timer_clock_out_sig_tmr2_Z ;
wire timer_clock_out_sigvl_andbuf_out ;
wire timer_clock_out_sig_voter_SYN_VL_Z ;
wire VCC ;
wire timer_clock_out_sig_0_Z ;
wire GND ;
wire un11_counter_axbxc2_Z ;
wire un11_counter_axbxc3_Z ;
wire N_422 ;
wire N_9 ;
wire un11_counter_c4 ;
wire N_420 ;
wire N_1 ;
// @24:26
  CFG3 \counter_voter_SYN_VL[5]  (
	.A(counter_tmr3[5]),
	.B(counter_tmr2[5]),
	.C(countervl_andbuf_out),
	.Y(counter[5])
);
defparam \counter_voter_SYN_VL[5] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[4]  (
	.A(counter_tmr3[4]),
	.B(counter_tmr2[4]),
	.C(countervl_andbuf_out_0),
	.Y(counter[4])
);
defparam \counter_voter_SYN_VL[4] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[3]  (
	.A(counter_tmr3[3]),
	.B(counter_tmr2[3]),
	.C(countervl_andbuf_out_1),
	.Y(counter[3])
);
defparam \counter_voter_SYN_VL[3] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[2]  (
	.A(counter_tmr3[2]),
	.B(counter_tmr2[2]),
	.C(countervl_andbuf_out_2),
	.Y(counter[2])
);
defparam \counter_voter_SYN_VL[2] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[1]  (
	.A(counter_tmr3[1]),
	.B(counter_tmr2[1]),
	.C(countervl_andbuf_out_3),
	.Y(counter[1])
);
defparam \counter_voter_SYN_VL[1] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[0]  (
	.A(counter_tmr3[0]),
	.B(counter_tmr2[0]),
	.C(countervl_andbuf_out_4),
	.Y(counter[0])
);
defparam \counter_voter_SYN_VL[0] .INIT=8'hE8;
// @24:26
  CFG3 timer_clock_out_sig_voter_SYN_VL (
	.A(timer_clock_out_sig_tmr3_Z),
	.B(timer_clock_out_sig_tmr2_Z),
	.C(timer_clock_out_sigvl_andbuf_out),
	.Y(timer_clock_out_sig_voter_SYN_VL_Z)
);
defparam timer_clock_out_sig_voter_SYN_VL.INIT=8'hE8;
  CLKINT timer_clock_out_sig_voter_SYN_VL_RNI9TCD (
	.Y(CLK_SPI_sig),
	.A(timer_clock_out_sig_voter_SYN_VL_Z)
);
  CFG1 \counter_voter_SYN_VL_RNICUB8[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_voter_SYN_VL_RNICUB8[0] .INIT=2'h1;
// @24:26
  SLE timer_clock_out_sig (
	.Q(timer_clock_out_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_clock_out_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[0]  (
	.Q(countervl_andbuf_out_4),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[1]  (
	.Q(countervl_andbuf_out_3),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[2]  (
	.Q(countervl_andbuf_out_2),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[3]  (
	.Q(countervl_andbuf_out_1),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[4]  (
	.Q(countervl_andbuf_out_0),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[5]  (
	.Q(countervl_andbuf_out),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[5]  (
	.Q(counter_tmr2[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[5]  (
	.Q(counter_tmr3[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[4]  (
	.Q(counter_tmr2[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[4]  (
	.Q(counter_tmr3[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[3]  (
	.Q(counter_tmr2[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[3]  (
	.Q(counter_tmr3[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[2]  (
	.Q(counter_tmr2[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[2]  (
	.Q(counter_tmr3[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[1]  (
	.Q(counter_tmr2[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[1]  (
	.Q(counter_tmr3[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[0]  (
	.Q(counter_tmr2[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[0]  (
	.Q(counter_tmr3[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE timer_clock_out_sig_tmr2 (
	.Q(timer_clock_out_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_clock_out_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE timer_clock_out_sig_tmr3 (
	.Q(timer_clock_out_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_clock_out_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  CFG4 \counter_voter_SYN_VL_RNIN0G11[4]  (
	.A(counter[4]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(N_422)
);
defparam \counter_voter_SYN_VL_RNIN0G11[4] .INIT=16'hFDFF;
// @24:38
  CFG3 un11_counter_axbxc2 (
	.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Y(un11_counter_axbxc2_Z)
);
defparam un11_counter_axbxc2.INIT=8'h6A;
// @24:33
  CFG3 un2_counter_0_o3 (
	.A(counter[5]),
	.B(counter[3]),
	.C(N_422),
	.Y(N_9)
);
defparam un2_counter_0_o3.INIT=8'hFD;
// @24:38
  CFG4 un11_counter_ac0_5 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_c4)
);
defparam un11_counter_ac0_5.INIT=16'h8000;
// @24:38
  CFG4 un11_counter_axbxc3 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_axbxc3_Z)
);
defparam un11_counter_axbxc3.INIT=16'h6AAA;
// @24:30
  CFG3 \counter_3[1]  (
	.A(counter[1]),
	.B(counter[0]),
	.C(N_9),
	.Y(counter_3[1])
);
defparam \counter_3[1] .INIT=8'h60;
// @24:30
  CFG3 \counter_3[4]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[4]),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=8'h48;
// @24:26
  CFG4 timer_clock_out_sig_0_RNO (
	.A(N_422),
	.B(CLK_SPI_sig),
	.C(counter[5]),
	.D(counter[3]),
	.Y(N_420)
);
defparam timer_clock_out_sig_0_RNO.INIT=16'h3723;
// @24:30
  CFG4 \counter_3[5]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[5]),
	.D(counter[4]),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h48C0;
// @24:26
  CFG4 timer_clock_out_sig_0 (
	.A(Driver_reg_ctrl_0),
	.B(Board_J7_c_0),
	.C(N_420),
	.D(CLK_SPI_sig),
	.Y(timer_clock_out_sig_0_Z)
);
defparam timer_clock_out_sig_0.INIT=16'h7F08;
//@39:222
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ1 */

module timerZ0 (
  CLK_SPI_sig,
  rstn_i_i,
  timer_indicator_sig
)
;
input CLK_SPI_sig ;
input rstn_i_i ;
output timer_indicator_sig ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire timer_indicator_sig ;
wire [20:6] counter_tmr3;
wire [20:6] counter_tmr2;
wire [20:0] counter;
wire [5:0] counter_tmr3_0;
wire [5:0] counter_tmr2_0;
wire [0:0] counter_i;
wire [20:7] counter_3;
wire timer_indic_sig_tmr3_Z ;
wire timer_indic_sig_tmr2_Z ;
wire timer_indic_sigvl_andbuf_out ;
wire countervl_andbuf_out ;
wire countervl_andbuf_out_0 ;
wire countervl_andbuf_out_1 ;
wire countervl_andbuf_out_2 ;
wire countervl_andbuf_out_3 ;
wire countervl_andbuf_out_4 ;
wire countervl_andbuf_out_5 ;
wire countervl_andbuf_out_6 ;
wire countervl_andbuf_out_7 ;
wire countervl_andbuf_out_8 ;
wire countervl_andbuf_out_9 ;
wire countervl_andbuf_out_10 ;
wire countervl_andbuf_out_11 ;
wire countervl_andbuf_out_12 ;
wire countervl_andbuf_out_13 ;
wire countervl_andbuf_out_14 ;
wire countervl_andbuf_out_15 ;
wire countervl_andbuf_out_16 ;
wire countervl_andbuf_out_17 ;
wire countervl_andbuf_out_18 ;
wire countervl_andbuf_out_19 ;
wire VCC ;
wire GND ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_11_S ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_14_S ;
wire timer_indic_sig_0_Z ;
wire un11_counter_s_1_439_FCO ;
wire un11_counter_s_1_439_S ;
wire un11_counter_s_1_439_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_S ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_Y ;
wire un11_counter_cry_17_Z ;
wire un11_counter_cry_17_S ;
wire un11_counter_cry_17_Y ;
wire un11_counter_cry_18_Z ;
wire un11_counter_cry_18_S ;
wire un11_counter_cry_18_Y ;
wire un11_counter_s_20_FCO ;
wire un11_counter_s_20_S ;
wire un11_counter_s_20_Y ;
wire un11_counter_cry_19_Z ;
wire un11_counter_cry_19_S ;
wire un11_counter_cry_19_Y ;
wire m31_8 ;
wire m31_7 ;
wire m31_6 ;
wire m19_8 ;
wire m19_7 ;
wire m19_6 ;
wire m7_e_5 ;
wire m7_e_4 ;
wire m31_10 ;
wire m19_10 ;
wire N_39_mux ;
wire N_1 ;
// @24:26
  CFG3 timer_indic_sig_voter_SYN_VL (
	.A(timer_indic_sig_tmr3_Z),
	.B(timer_indic_sig_tmr2_Z),
	.C(timer_indic_sigvl_andbuf_out),
	.Y(timer_indicator_sig)
);
defparam timer_indic_sig_voter_SYN_VL.INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[14]  (
	.A(counter_tmr3[14]),
	.B(counter_tmr2[14]),
	.C(countervl_andbuf_out),
	.Y(counter[14])
);
defparam \counter_voter_SYN_VL[14] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[13]  (
	.A(counter_tmr3[13]),
	.B(counter_tmr2[13]),
	.C(countervl_andbuf_out_0),
	.Y(counter[13])
);
defparam \counter_voter_SYN_VL[13] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[12]  (
	.A(counter_tmr3[12]),
	.B(counter_tmr2[12]),
	.C(countervl_andbuf_out_1),
	.Y(counter[12])
);
defparam \counter_voter_SYN_VL[12] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[11]  (
	.A(counter_tmr3[11]),
	.B(counter_tmr2[11]),
	.C(countervl_andbuf_out_2),
	.Y(counter[11])
);
defparam \counter_voter_SYN_VL[11] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[10]  (
	.A(counter_tmr3[10]),
	.B(counter_tmr2[10]),
	.C(countervl_andbuf_out_3),
	.Y(counter[10])
);
defparam \counter_voter_SYN_VL[10] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[9]  (
	.A(counter_tmr3[9]),
	.B(counter_tmr2[9]),
	.C(countervl_andbuf_out_4),
	.Y(counter[9])
);
defparam \counter_voter_SYN_VL[9] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[8]  (
	.A(counter_tmr3[8]),
	.B(counter_tmr2[8]),
	.C(countervl_andbuf_out_5),
	.Y(counter[8])
);
defparam \counter_voter_SYN_VL[8] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[7]  (
	.A(counter_tmr3[7]),
	.B(counter_tmr2[7]),
	.C(countervl_andbuf_out_6),
	.Y(counter[7])
);
defparam \counter_voter_SYN_VL[7] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[6]  (
	.A(counter_tmr3[6]),
	.B(counter_tmr2[6]),
	.C(countervl_andbuf_out_7),
	.Y(counter[6])
);
defparam \counter_voter_SYN_VL[6] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[5]  (
	.A(counter_tmr3_0[5]),
	.B(counter_tmr2_0[5]),
	.C(countervl_andbuf_out_8),
	.Y(counter[5])
);
defparam \counter_voter_SYN_VL[5] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[4]  (
	.A(counter_tmr3_0[4]),
	.B(counter_tmr2_0[4]),
	.C(countervl_andbuf_out_9),
	.Y(counter[4])
);
defparam \counter_voter_SYN_VL[4] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[3]  (
	.A(counter_tmr3_0[3]),
	.B(counter_tmr2_0[3]),
	.C(countervl_andbuf_out_10),
	.Y(counter[3])
);
defparam \counter_voter_SYN_VL[3] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[2]  (
	.A(counter_tmr3_0[2]),
	.B(counter_tmr2_0[2]),
	.C(countervl_andbuf_out_11),
	.Y(counter[2])
);
defparam \counter_voter_SYN_VL[2] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[1]  (
	.A(counter_tmr3_0[1]),
	.B(counter_tmr2_0[1]),
	.C(countervl_andbuf_out_12),
	.Y(counter[1])
);
defparam \counter_voter_SYN_VL[1] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[0]  (
	.A(counter_tmr3_0[0]),
	.B(counter_tmr2_0[0]),
	.C(countervl_andbuf_out_13),
	.Y(counter[0])
);
defparam \counter_voter_SYN_VL[0] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[20]  (
	.A(counter_tmr3[20]),
	.B(counter_tmr2[20]),
	.C(countervl_andbuf_out_14),
	.Y(counter[20])
);
defparam \counter_voter_SYN_VL[20] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[19]  (
	.A(counter_tmr3[19]),
	.B(counter_tmr2[19]),
	.C(countervl_andbuf_out_15),
	.Y(counter[19])
);
defparam \counter_voter_SYN_VL[19] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[18]  (
	.A(counter_tmr3[18]),
	.B(counter_tmr2[18]),
	.C(countervl_andbuf_out_16),
	.Y(counter[18])
);
defparam \counter_voter_SYN_VL[18] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[17]  (
	.A(counter_tmr3[17]),
	.B(counter_tmr2[17]),
	.C(countervl_andbuf_out_17),
	.Y(counter[17])
);
defparam \counter_voter_SYN_VL[17] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[16]  (
	.A(counter_tmr3[16]),
	.B(counter_tmr2[16]),
	.C(countervl_andbuf_out_18),
	.Y(counter[16])
);
defparam \counter_voter_SYN_VL[16] .INIT=8'hE8;
// @24:26
  CFG3 \counter_voter_SYN_VL[15]  (
	.A(counter_tmr3[15]),
	.B(counter_tmr2[15]),
	.C(countervl_andbuf_out_19),
	.Y(counter[15])
);
defparam \counter_voter_SYN_VL[15] .INIT=8'hE8;
  CFG1 \counter_voter_SYN_VL_RNIJK7B[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_voter_SYN_VL_RNIJK7B[0] .INIT=2'h1;
// @24:26
  SLE \counter[15]  (
	.Q(countervl_andbuf_out_19),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[16]  (
	.Q(countervl_andbuf_out_18),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[17]  (
	.Q(countervl_andbuf_out_17),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[18]  (
	.Q(countervl_andbuf_out_16),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[19]  (
	.Q(countervl_andbuf_out_15),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[20]  (
	.Q(countervl_andbuf_out_14),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[0]  (
	.Q(countervl_andbuf_out_13),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[1]  (
	.Q(countervl_andbuf_out_12),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[2]  (
	.Q(countervl_andbuf_out_11),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[3]  (
	.Q(countervl_andbuf_out_10),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[4]  (
	.Q(countervl_andbuf_out_9),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[5]  (
	.Q(countervl_andbuf_out_8),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[6]  (
	.Q(countervl_andbuf_out_7),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[7]  (
	.Q(countervl_andbuf_out_6),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[8]  (
	.Q(countervl_andbuf_out_5),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[9]  (
	.Q(countervl_andbuf_out_4),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[10]  (
	.Q(countervl_andbuf_out_3),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[11]  (
	.Q(countervl_andbuf_out_2),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[12]  (
	.Q(countervl_andbuf_out_1),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[13]  (
	.Q(countervl_andbuf_out_0),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter[14]  (
	.Q(countervl_andbuf_out),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE timer_indic_sig (
	.Q(timer_indic_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(timer_indic_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE timer_indic_sig_tmr2 (
	.Q(timer_indic_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(timer_indic_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE timer_indic_sig_tmr3 (
	.Q(timer_indic_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(timer_indic_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[14]  (
	.Q(counter_tmr2[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[14]  (
	.Q(counter_tmr3[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[13]  (
	.Q(counter_tmr2[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[13]  (
	.Q(counter_tmr3[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[12]  (
	.Q(counter_tmr2[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[12]  (
	.Q(counter_tmr3[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[11]  (
	.Q(counter_tmr2[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[11]  (
	.Q(counter_tmr3[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[10]  (
	.Q(counter_tmr2[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[10]  (
	.Q(counter_tmr3[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[9]  (
	.Q(counter_tmr2[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[9]  (
	.Q(counter_tmr3[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[8]  (
	.Q(counter_tmr2[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[8]  (
	.Q(counter_tmr3[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[7]  (
	.Q(counter_tmr2[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[7]  (
	.Q(counter_tmr3[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[6]  (
	.Q(counter_tmr2[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[6]  (
	.Q(counter_tmr3[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[5]  (
	.Q(counter_tmr2_0[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[5]  (
	.Q(counter_tmr3_0[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[4]  (
	.Q(counter_tmr2_0[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[4]  (
	.Q(counter_tmr3_0[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[3]  (
	.Q(counter_tmr2_0[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[3]  (
	.Q(counter_tmr3_0[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[2]  (
	.Q(counter_tmr2_0[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[2]  (
	.Q(counter_tmr3_0[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[1]  (
	.Q(counter_tmr2_0[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[1]  (
	.Q(counter_tmr3_0[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[0]  (
	.Q(counter_tmr2_0[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[0]  (
	.Q(counter_tmr3_0[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[20]  (
	.Q(counter_tmr2[20]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[20]  (
	.Q(counter_tmr3[20]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[19]  (
	.Q(counter_tmr2[19]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[19]  (
	.Q(counter_tmr3[19]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[18]  (
	.Q(counter_tmr2[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[18]  (
	.Q(counter_tmr3[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[17]  (
	.Q(counter_tmr2[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[17]  (
	.Q(counter_tmr3[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[16]  (
	.Q(counter_tmr2[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[16]  (
	.Q(counter_tmr3[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr2[15]  (
	.Q(counter_tmr2[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:26
  SLE \counter_tmr3[15]  (
	.Q(counter_tmr3[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:38
  ARI1 un11_counter_s_1_439 (
	.FCO(un11_counter_s_1_439_FCO),
	.S(un11_counter_s_1_439_S),
	.Y(un11_counter_s_1_439_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_439.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_439_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_17 (
	.FCO(un11_counter_cry_17_Z),
	.S(un11_counter_cry_17_S),
	.Y(un11_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_cry_17.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_18 (
	.FCO(un11_counter_cry_18_Z),
	.S(un11_counter_cry_18_S),
	.Y(un11_counter_cry_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_17_Z)
);
defparam un11_counter_cry_18.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_s_20 (
	.FCO(un11_counter_s_20_FCO),
	.S(un11_counter_s_20_S),
	.Y(un11_counter_s_20_Y),
	.B(counter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_19_Z)
);
defparam un11_counter_s_20.INIT=20'h4AA00;
// @24:38
  ARI1 un11_counter_cry_19 (
	.FCO(un11_counter_cry_19_Z),
	.S(un11_counter_cry_19_S),
	.Y(un11_counter_cry_19_Y),
	.B(counter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_18_Z)
);
defparam un11_counter_cry_19.INIT=20'h4AA00;
// @40:407
  CFG4 \counter_voter_SYN_VL_RNI1P7S[14]  (
	.A(counter[16]),
	.B(counter[14]),
	.C(counter[9]),
	.D(counter[0]),
	.Y(m31_8)
);
defparam \counter_voter_SYN_VL_RNI1P7S[14] .INIT=16'h0100;
// @40:407
  CFG4 \counter_voter_SYN_VL_RNIARSJ[10]  (
	.A(counter[20]),
	.B(counter[15]),
	.C(counter[10]),
	.D(counter[5]),
	.Y(m31_7)
);
defparam \counter_voter_SYN_VL_RNIARSJ[10] .INIT=16'h8000;
// @40:407
  CFG4 \counter_voter_SYN_VL_RNIMSUC1[1]  (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m31_6)
);
defparam \counter_voter_SYN_VL_RNIMSUC1[1] .INIT=16'h8000;
// @40:407
  CFG4 timer_indic_sig_0_RNO_1 (
	.A(counter[16]),
	.B(counter[14]),
	.C(counter[9]),
	.D(counter[0]),
	.Y(m19_8)
);
defparam timer_indic_sig_0_RNO_1.INIT=16'h0080;
// @40:407
  CFG4 timer_indic_sig_0_RNO_2 (
	.A(counter[20]),
	.B(counter[15]),
	.C(counter[10]),
	.D(counter[5]),
	.Y(m19_7)
);
defparam timer_indic_sig_0_RNO_2.INIT=16'h0001;
// @40:407
  CFG4 timer_indic_sig_0_RNO_0 (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m19_6)
);
defparam timer_indic_sig_0_RNO_0.INIT=16'h0001;
// @40:407
  CFG4 \counter_voter_SYN_VL_RNITDSJ[17]  (
	.A(counter[19]),
	.B(counter[18]),
	.C(counter[17]),
	.D(counter[6]),
	.Y(m7_e_5)
);
defparam \counter_voter_SYN_VL_RNITDSJ[17] .INIT=16'h8000;
// @40:407
  CFG3 \counter_voter_SYN_VL_RNI8UVG[12]  (
	.A(counter[13]),
	.B(counter[12]),
	.C(counter[8]),
	.Y(m7_e_4)
);
defparam \counter_voter_SYN_VL_RNI8UVG[12] .INIT=8'h01;
// @40:407
  CFG3 \counter_voter_SYN_VL_RNI1H3T2[10]  (
	.A(m31_6),
	.B(m31_8),
	.C(m31_7),
	.Y(m31_10)
);
defparam \counter_voter_SYN_VL_RNI1H3T2[10] .INIT=8'h80;
// @40:407
  CFG3 timer_indic_sig_0_RNO (
	.A(m19_6),
	.B(m19_8),
	.C(m19_7),
	.Y(m19_10)
);
defparam timer_indic_sig_0_RNO.INIT=8'h80;
// @40:407
  CFG4 \counter_voter_SYN_VL_RNI470J1[11]  (
	.A(counter[7]),
	.B(counter[11]),
	.C(m7_e_5),
	.D(m7_e_4),
	.Y(N_39_mux)
);
defparam \counter_voter_SYN_VL_RNI470J1[11] .INIT=16'h1000;
// @24:30
  CFG3 \counter_3[7]  (
	.A(m31_10),
	.B(un11_counter_cry_7_S),
	.C(N_39_mux),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[10]  (
	.A(m31_10),
	.B(un11_counter_cry_10_S),
	.C(N_39_mux),
	.Y(counter_3[10])
);
defparam \counter_3[10] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[15]  (
	.A(m31_10),
	.B(un11_counter_cry_15_S),
	.C(N_39_mux),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[17]  (
	.A(m31_10),
	.B(un11_counter_cry_17_S),
	.C(N_39_mux),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[18]  (
	.A(m31_10),
	.B(un11_counter_cry_18_S),
	.C(N_39_mux),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[19]  (
	.A(m31_10),
	.B(un11_counter_cry_19_S),
	.C(N_39_mux),
	.Y(counter_3[19])
);
defparam \counter_3[19] .INIT=8'h4C;
// @24:30
  CFG3 \counter_3[20]  (
	.A(m31_10),
	.B(un11_counter_s_20_S),
	.C(N_39_mux),
	.Y(counter_3[20])
);
defparam \counter_3[20] .INIT=8'h4C;
// @24:26
  CFG4 timer_indic_sig_0 (
	.A(N_39_mux),
	.B(m31_10),
	.C(timer_indicator_sig),
	.D(m19_10),
	.Y(timer_indic_sig_0_Z)
);
defparam timer_indic_sig_0.INIT=16'hA088;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ0 */

module Nokia5110_Driver (
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_8,
  Board_J7_c,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  PWRITE_i_1,
  FCCC_C0_0_GL0,
  chip_enable_sig_i,
  Nokia5110_Driver_0_driver_busy
)
;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_5 ;
input COREABC_C0_0_APB3master_PADDR_8 ;
inout [3:0] Board_J7_c /* synthesis syn_tristate = 1 */ ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input COREABC_C0_0_APB3master_PENABLE ;
input COREABC_C0_0_APB3master_PSELx ;
input PWRITE_i_1 ;
input FCCC_C0_0_GL0 ;
output chip_enable_sig_i ;
output Nokia5110_Driver_0_driver_busy ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire PWRITE_i_1 ;
wire FCCC_C0_0_GL0 ;
wire chip_enable_sig_i ;
wire Nokia5110_Driver_0_driver_busy ;
wire [0:0] LCD_State_1_tmr3;
wire [0:0] LCD_State_1_tmr2;
wire [0:0] LCD_State_i;
wire [1:0] LCD_reg_temp_ctrl_tmr3;
wire [1:0] LCD_reg_temp_ctrl_tmr2;
wire [1:0] LCD_reg_temp_ctrl;
wire [2:0] LCD_reg_disp_ctrl_tmr3;
wire [2:0] LCD_reg_disp_ctrl_tmr2;
wire [2:0] LCD_reg_disp_ctrl;
wire [2:0] LCD_reg_func_set_tmr3;
wire [2:0] LCD_reg_func_set_tmr2;
wire [2:0] LCD_reg_func_set;
wire [7:0] Driver_reg_ctrl_tmr3;
wire [7:0] Driver_reg_ctrl_tmr2;
wire [7:0] Driver_reg_ctrl;
wire [6:0] LCD_reg_Vop_set_tmr3;
wire [6:0] LCD_reg_Vop_set_tmr2;
wire [6:0] LCD_reg_Vop_set;
wire [2:0] LCD_reg_bias_sys_tmr3;
wire [2:0] LCD_reg_bias_sys_tmr2;
wire [2:0] LCD_reg_bias_sys;
wire [2:0] LCD_reg_mem_Y_1_tmr3;
wire [2:0] LCD_reg_mem_Y_1_tmr2;
wire [2:0] LCD_reg_mem_Y_i;
wire [6:0] LCD_reg_mem_X_tmr3;
wire [6:0] LCD_reg_mem_X_tmr2;
wire [6:0] LCD_reg_mem_X;
wire [7:0] uSRAM_C_DIN_sig_tmr3;
wire [7:0] uSRAM_C_DIN_sig_tmr2;
wire [7:0] uSRAM_C_DIN_sig;
wire [7:0] SPIout_byte_tmr3;
wire [7:0] SPIout_byte_tmr2;
wire [7:0] SPIout_byte;
wire [7:0] LCD_reg_mem_data_tmr3;
wire [7:0] LCD_reg_mem_data_tmr2;
wire [7:0] LCD_reg_mem_data;
wire [8:0] uSRAM_B_ADDR_sig_tmr3;
wire [8:0] uSRAM_B_ADDR_sig_tmr2;
wire [8:0] uSRAM_B_ADDR_sig;
wire [2:0] init_step_tmr3;
wire [2:0] init_step_tmr2;
wire [2:0] init_step_i;
wire [2:0] frame_count_tmr3;
wire [2:0] frame_count_tmr2;
wire [2:0] frame_count;
wire [8:0] uSRAM_A_ADDR_sig_tmr3;
wire [8:0] uSRAM_A_ADDR_sig_tmr2;
wire [8:0] uSRAM_A_ADDR_sig;
wire [7:0] prdata_sig_tmr3_0;
wire [7:0] prdata_sig_tmr2_0;
wire [0:0] Driver_reg_ctrl_voter_SYN_VL_RNIJEEG;
wire [8:3] uSRAM_B_ADDR_sig_7;
wire [7:0] prdata_sig_12;
wire [2:0] frame_count_8;
wire [2:1] init_step_6;
wire [7:0] LCD_reg_mem_data_0;
wire [7:0] SPIout_byte_0;
wire [7:0] uSRAM_C_DIN_sig_0;
wire [2:0] LCD_reg_mem_Y_0;
wire [6:0] LCD_reg_mem_X_0;
wire [1:0] LCD_reg_temp_ctrl_0;
wire [2:0] LCD_reg_bias_sys_0;
wire [6:0] LCD_reg_Vop_set_0;
wire [2:2] Driver_reg_ctrl_o;
wire [7:0] Driver_reg_ctrl_0;
wire [2:0] LCD_reg_func_set_0;
wire [2:0] LCD_reg_disp_ctrl_0;
wire [0:0] LCD_State_0;
wire [0:0] un1_screen_send_6_i;
wire [7:0] mem2_1_o;
wire [17:2] mem2_1_mem2_1_0_0_A_DOUT;
wire [7:0] mem2_o;
wire [17:2] mem2_1_mem2_1_0_0_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_1_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_2_B_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_A_DOUT;
wire [17:2] mem2_1_mem2_1_0_3_B_DOUT;
wire [7:0] mem_1_o;
wire [17:2] mem_1_mem_1_0_0_A_DOUT;
wire [7:0] mem_o;
wire [17:2] mem_1_mem_1_0_0_B_DOUT;
wire [17:2] mem_1_mem_1_0_1_A_DOUT;
wire [17:2] mem_1_mem_1_0_1_B_DOUT;
wire [17:2] mem_1_mem_1_0_2_A_DOUT;
wire [17:2] mem_1_mem_1_0_2_B_DOUT;
wire [17:2] mem_1_mem_1_0_3_A_DOUT;
wire [17:2] mem_1_mem_1_0_3_B_DOUT;
wire [7:3] prdata_sig_12_6_1;
wire [4:4] SPIout_byte_0_1_0;
wire [5:3] SPIout_byte_0_1_1;
wire [7:0] LCD_reg_mem_data_0_1_1;
wire [0:0] SPIout_byte_13_5_1_0;
wire [2:2] SPIout_byte_13_4_1;
wire [2:2] prdata_sig_12_5_1_0;
wire [1:1] prdata_sig_12_5_1_1;
wire [7:1] SPIout_byte_13_1_1;
wire [5:3] prdata_sig_12_1_0;
wire [0:0] SPIout_byte_13_4_1_0;
wire [7:7] SPIout_byte_13_3_0;
wire [0:0] LCD_State_ns;
wire [2:0] SPIout_byte_13;
wire screen_send_tmr3_Z ;
wire screen_send_tmr2_Z ;
wire screen_sendvl_andbuf_out ;
wire uSRAM_C_BLK_sig_tmr3_Z ;
wire uSRAM_C_BLK_sig_tmr2_Z ;
wire uSRAM_C_BLK_sigvl_andbuf_out ;
wire uSRAM_C_BLK_sig_Z ;
wire frame_get_bit_tmr3_Z ;
wire frame_get_bit_tmr2_Z ;
wire frame_get_bitvl_andbuf_out ;
wire frame_get_bit_Z ;
wire SPIDO_sig_tmr3_Z ;
wire SPIDO_sig_tmr2_Z ;
wire SPIDO_sigvl_andbuf_out ;
wire SPIDO_sig_Z ;
wire LCD_State_1vl_andbuf_out ;
wire timer_indicator_last_sig_tmr3_Z ;
wire timer_indicator_last_sig_tmr2_Z ;
wire timer_indicator_last_sigvl_andbuf_out ;
wire timer_indicator_last_sig_Z ;
wire SPICLK_last_sig_tmr3_Z ;
wire SPICLK_last_sig_tmr2_Z ;
wire SPICLK_last_sigvl_andbuf_out ;
wire SPICLK_last_sig_Z ;
wire chip_enable_sig_tmr3_Z ;
wire chip_enable_sig_tmr2_Z ;
wire chip_enable_sigvl_andbuf_out ;
wire chip_enable_sig_Z ;
wire data_command_queue_sig_tmr3_Z ;
wire data_command_queue_sig_tmr2_Z ;
wire data_command_queue_sigvl_andbuf_out ;
wire data_command_queue_sig_Z ;
wire frame_start_1_tmr3_Z ;
wire frame_start_1_tmr2_Z ;
wire frame_start_1vl_andbuf_out ;
wire frame_start_i ;
wire data_command_sig_tmr3_Z ;
wire data_command_sig_tmr2_Z ;
wire data_command_sigvl_andbuf_out ;
wire refresh_indicator_tmr3_Z ;
wire refresh_indicator_tmr2_Z ;
wire refresh_indicatorvl_andbuf_out ;
wire refresh_indicator_Z ;
wire screen_finished_1_tmr3_Z ;
wire screen_finished_1_tmr2_Z ;
wire screen_finished_1vl_andbuf_out ;
wire screen_finished_i ;
wire LCD_reg_temp_ctrlvl_andbuf_out ;
wire LCD_reg_disp_ctrlvl_andbuf_out ;
wire LCD_reg_disp_ctrlvl_andbuf_out_0 ;
wire LCD_reg_func_setvl_andbuf_out ;
wire LCD_reg_func_setvl_andbuf_out_0 ;
wire LCD_reg_func_setvl_andbuf_out_1 ;
wire Driver_reg_ctrlvl_andbuf_out ;
wire Driver_reg_ctrlvl_andbuf_out_0 ;
wire Driver_reg_ctrlvl_andbuf_out_1 ;
wire Driver_reg_ctrlvl_andbuf_out_2 ;
wire Driver_reg_ctrlvl_andbuf_out_3 ;
wire Driver_reg_ctrlvl_andbuf_out_4 ;
wire Driver_reg_ctrlvl_andbuf_out_5 ;
wire Driver_reg_ctrlvl_andbuf_out_6 ;
wire LCD_reg_Vop_setvl_andbuf_out ;
wire LCD_reg_Vop_setvl_andbuf_out_0 ;
wire LCD_reg_Vop_setvl_andbuf_out_1 ;
wire LCD_reg_Vop_setvl_andbuf_out_2 ;
wire LCD_reg_Vop_setvl_andbuf_out_3 ;
wire LCD_reg_Vop_setvl_andbuf_out_4 ;
wire LCD_reg_Vop_setvl_andbuf_out_5 ;
wire LCD_reg_bias_sysvl_andbuf_out ;
wire LCD_reg_bias_sysvl_andbuf_out_0 ;
wire LCD_reg_bias_sysvl_andbuf_out_1 ;
wire LCD_reg_temp_ctrlvl_andbuf_out_0 ;
wire LCD_reg_mem_Y_1vl_andbuf_out ;
wire LCD_reg_mem_Y_1vl_andbuf_out_0 ;
wire LCD_reg_mem_Xvl_andbuf_out ;
wire LCD_reg_mem_Xvl_andbuf_out_0 ;
wire LCD_reg_mem_Xvl_andbuf_out_1 ;
wire LCD_reg_mem_Xvl_andbuf_out_2 ;
wire LCD_reg_mem_Xvl_andbuf_out_3 ;
wire LCD_reg_mem_Xvl_andbuf_out_4 ;
wire LCD_reg_mem_Xvl_andbuf_out_5 ;
wire LCD_reg_mem_Y_1vl_andbuf_out_1 ;
wire uSRAM_C_DIN_sigvl_andbuf_out ;
wire uSRAM_C_DIN_sigvl_andbuf_out_0 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_1 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_2 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_3 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_4 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_5 ;
wire uSRAM_C_DIN_sigvl_andbuf_out_6 ;
wire SPIout_bytevl_andbuf_out ;
wire SPIout_bytevl_andbuf_out_0 ;
wire SPIout_bytevl_andbuf_out_1 ;
wire SPIout_bytevl_andbuf_out_2 ;
wire SPIout_bytevl_andbuf_out_3 ;
wire SPIout_bytevl_andbuf_out_4 ;
wire SPIout_bytevl_andbuf_out_5 ;
wire SPIout_bytevl_andbuf_out_6 ;
wire LCD_reg_mem_datavl_andbuf_out ;
wire LCD_reg_mem_datavl_andbuf_out_0 ;
wire LCD_reg_mem_datavl_andbuf_out_1 ;
wire LCD_reg_mem_datavl_andbuf_out_2 ;
wire LCD_reg_mem_datavl_andbuf_out_3 ;
wire LCD_reg_mem_datavl_andbuf_out_4 ;
wire LCD_reg_mem_datavl_andbuf_out_5 ;
wire LCD_reg_mem_datavl_andbuf_out_6 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_0 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_1 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_2 ;
wire init_stepvl_andbuf_out ;
wire init_stepvl_andbuf_out_0 ;
wire init_stepvl_andbuf_out_1 ;
wire frame_countvl_andbuf_out ;
wire frame_countvl_andbuf_out_0 ;
wire frame_countvl_andbuf_out_1 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_0 ;
wire prdata_sigvl_andbuf_out ;
wire prdata_sigvl_andbuf_out_0 ;
wire prdata_sigvl_andbuf_out_1 ;
wire prdata_sigvl_andbuf_out_2 ;
wire prdata_sigvl_andbuf_out_3 ;
wire prdata_sigvl_andbuf_out_4 ;
wire prdata_sigvl_andbuf_out_5 ;
wire prdata_sigvl_andbuf_out_6 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_3 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_4 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_5 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_6 ;
wire uSRAM_B_ADDR_sigvl_andbuf_out_7 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_1 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_2 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_3 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_4 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_5 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_6 ;
wire uSRAM_A_ADDR_sigvl_andbuf_out_7 ;
wire rstn_i_i ;
wire VCC ;
wire un21_math_result_cry_0_Y ;
wire GND ;
wire un21_math_result_cry_1_S ;
wire un21_math_result_cry_2_S ;
wire un21_math_result_cry_3_S ;
wire un21_math_result_cry_4_S ;
wire un21_math_result_cry_5_S ;
wire un21_math_result_s_6_S ;
wire init_step_0_sqmuxa_RNIUBOD_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_S ;
wire screen_finished_0_Z ;
wire refresh_indicator_0_Z ;
wire data_command_sig_0_Z ;
wire frame_start_0_Z ;
wire data_command_queue_sig_0_Z ;
wire chip_enable_sig_0_Z ;
wire SPICLK_last_sig_0_Z ;
wire timer_indicator_last_sig_0_Z ;
wire SPIDO_sig_0_Z ;
wire frame_get_bit_0_Z ;
wire un47_psel ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y ;
wire SPIout_byte_8_sqmuxa_i_1 ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Y ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_FCO ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_S ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Y ;
wire un21_math_result_cry_0_Z ;
wire un21_math_result_cry_0_S ;
wire un21_math_result_cry_1_Z ;
wire un21_math_result_cry_1_Y ;
wire un21_math_result_cry_2_Z ;
wire un21_math_result_cry_2_Y ;
wire un21_math_result_cry_3_Z ;
wire un21_math_result_cry_3_Y ;
wire un21_math_result_cry_4_Z ;
wire un21_math_result_cry_4_Y ;
wire un21_math_result_s_6_FCO ;
wire un21_math_result_s_6_Y ;
wire un21_math_result_cry_5_Z ;
wire un21_math_result_cry_5_Y ;
wire un1_Driver_reg_ctrl_1 ;
wire un1_uSRAM_C_BLK_sig_3 ;
wire frame_count_0_sqmuxa_Z ;
wire un1_frame_count_0_sqmuxa_Z ;
wire un41_screen_send ;
wire SPIout_byte_9_sqmuxa_Z ;
wire prdata_sig_12_sn_N_13 ;
wire N_332 ;
wire N_334 ;
wire un1_screen_send_7_Z ;
wire SPIout_byte_13_sn_N_16_mux ;
wire N_386 ;
wire SPIout_byte_13_sn_i1_mux ;
wire N_385 ;
wire N_387 ;
wire N_350 ;
wire SPIout_byte_13_sn_N_14_mux ;
wire N_382 ;
wire SPIout_byte_13_sn_N_5 ;
wire N_377 ;
wire N_314 ;
wire N_313 ;
wire N_357 ;
wire N_353 ;
wire N_356 ;
wire N_351 ;
wire N_355 ;
wire N_352 ;
wire N_354 ;
wire N_325 ;
wire N_321 ;
wire N_323 ;
wire prdata_sig_12_sn_N_26_mux_3 ;
wire prdata_sig_12_sn_N_10 ;
wire N_375 ;
wire un5_psel_0 ;
wire un54_psel_1 ;
wire CLK_SPI_sig ;
wire un2_screen_send ;
wire un77_screen_send ;
wire SPIout_byte_13_sn_N_16_mux_1 ;
wire un5_psel_3 ;
wire un12_psel_4 ;
wire N_275 ;
wire N_281 ;
wire N_285 ;
wire N_286 ;
wire N_287 ;
wire N_295 ;
wire N_297 ;
wire N_296 ;
wire timer_indicator_sig ;
wire un47_psel_1 ;
wire un40_psel_1 ;
wire un54_psel_1_0 ;
wire un61_psel_1 ;
wire un33_psel_1 ;
wire un41_screen_send_6 ;
wire un41_screen_send_5 ;
wire refresh_indicator_0_sqmuxa_6_Z ;
wire refresh_indicator_0_sqmuxa_5_Z ;
wire frame_start_0_sqmuxa_2_Z ;
wire SPIout_byte_5_sqmuxa_Z ;
wire N_239 ;
wire un8_screen_send ;
wire SPIout_byte_11_sqmuxa_Z ;
wire un1_pwrite ;
wire un35_screen_send ;
wire frame_get_bit_1_sqmuxa_Z ;
wire SPIout_byte_4_sqmuxa_Z ;
wire un19_psel_2 ;
wire un26_psel_2 ;
wire prdata_sig_12_sn_m18_i_0 ;
wire un3_psel ;
wire refresh_indicator_0_sqmuxa_Z ;
wire uSRAM_B_ADDR_sig_1_sqmuxa_1_Z ;
wire SPIout_byte_8_sqmuxa_Z ;
wire SPIout_byte_6_sqmuxa_1_Z ;
wire N_312 ;
wire N_318 ;
wire N_319 ;
wire N_320 ;
wire un1_screen_send_8_i ;
wire N_368 ;
wire N_370 ;
wire N_372 ;
wire N_371 ;
wire N_369 ;
wire N_367 ;
wire N_376 ;
wire init_step_0_sqmuxa_Z ;
wire un61_psel ;
wire un54_psel ;
wire un33_psel ;
wire un12_psel ;
wire un40_psel ;
wire un5_psel ;
wire prdata_sig_12_sn_N_26_mux ;
wire N_328 ;
wire N_329 ;
wire N_330 ;
wire N_384 ;
wire N_388 ;
wire CO0 ;
wire N_383 ;
wire N_389 ;
wire CO0_0 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
// @39:506
  CFG3 screen_send_voter_SYN_VL (
	.A(screen_send_tmr3_Z),
	.B(screen_send_tmr2_Z),
	.C(screen_sendvl_andbuf_out),
	.Y(Nokia5110_Driver_0_driver_busy)
);
defparam screen_send_voter_SYN_VL.INIT=8'hE8;
// @39:416
  CFG3 uSRAM_C_BLK_sig_voter_SYN_VL (
	.A(uSRAM_C_BLK_sig_tmr3_Z),
	.B(uSRAM_C_BLK_sig_tmr2_Z),
	.C(uSRAM_C_BLK_sigvl_andbuf_out),
	.Y(uSRAM_C_BLK_sig_Z)
);
defparam uSRAM_C_BLK_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 frame_get_bit_voter_SYN_VL (
	.A(frame_get_bit_tmr3_Z),
	.B(frame_get_bit_tmr2_Z),
	.C(frame_get_bitvl_andbuf_out),
	.Y(frame_get_bit_Z)
);
defparam frame_get_bit_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 SPIDO_sig_voter_SYN_VL (
	.A(SPIDO_sig_tmr3_Z),
	.B(SPIDO_sig_tmr2_Z),
	.C(SPIDO_sigvl_andbuf_out),
	.Y(SPIDO_sig_Z)
);
defparam SPIDO_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 \LCD_State_1_voter_SYN_VL[0]  (
	.A(LCD_State_1_tmr3[0]),
	.B(LCD_State_1_tmr2[0]),
	.C(LCD_State_1vl_andbuf_out),
	.Y(LCD_State_i[0])
);
defparam \LCD_State_1_voter_SYN_VL[0] .INIT=8'hE8;
// @39:142
  CFG3 timer_indicator_last_sig_voter_SYN_VL (
	.A(timer_indicator_last_sig_tmr3_Z),
	.B(timer_indicator_last_sig_tmr2_Z),
	.C(timer_indicator_last_sigvl_andbuf_out),
	.Y(timer_indicator_last_sig_Z)
);
defparam timer_indicator_last_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 SPICLK_last_sig_voter_SYN_VL (
	.A(SPICLK_last_sig_tmr3_Z),
	.B(SPICLK_last_sig_tmr2_Z),
	.C(SPICLK_last_sigvl_andbuf_out),
	.Y(SPICLK_last_sig_Z)
);
defparam SPICLK_last_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 chip_enable_sig_voter_SYN_VL (
	.A(chip_enable_sig_tmr3_Z),
	.B(chip_enable_sig_tmr2_Z),
	.C(chip_enable_sigvl_andbuf_out),
	.Y(chip_enable_sig_Z)
);
defparam chip_enable_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 data_command_queue_sig_voter_SYN_VL (
	.A(data_command_queue_sig_tmr3_Z),
	.B(data_command_queue_sig_tmr2_Z),
	.C(data_command_queue_sigvl_andbuf_out),
	.Y(data_command_queue_sig_Z)
);
defparam data_command_queue_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 frame_start_1_voter_SYN_VL (
	.A(frame_start_1_tmr3_Z),
	.B(frame_start_1_tmr2_Z),
	.C(frame_start_1vl_andbuf_out),
	.Y(frame_start_i)
);
defparam frame_start_1_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 data_command_sig_voter_SYN_VL (
	.A(data_command_sig_tmr3_Z),
	.B(data_command_sig_tmr2_Z),
	.C(data_command_sigvl_andbuf_out),
	.Y(Board_J7_c[2])
);
defparam data_command_sig_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 refresh_indicator_voter_SYN_VL (
	.A(refresh_indicator_tmr3_Z),
	.B(refresh_indicator_tmr2_Z),
	.C(refresh_indicatorvl_andbuf_out),
	.Y(refresh_indicator_Z)
);
defparam refresh_indicator_voter_SYN_VL.INIT=8'hE8;
// @39:506
  CFG3 screen_finished_1_voter_SYN_VL (
	.A(screen_finished_1_tmr3_Z),
	.B(screen_finished_1_tmr2_Z),
	.C(screen_finished_1vl_andbuf_out),
	.Y(screen_finished_i)
);
defparam screen_finished_1_voter_SYN_VL.INIT=8'hE8;
// @39:368
  CFG3 \LCD_reg_temp_ctrl_voter_SYN_VL[0]  (
	.A(LCD_reg_temp_ctrl_tmr3[0]),
	.B(LCD_reg_temp_ctrl_tmr2[0]),
	.C(LCD_reg_temp_ctrlvl_andbuf_out),
	.Y(LCD_reg_temp_ctrl[0])
);
defparam \LCD_reg_temp_ctrl_voter_SYN_VL[0] .INIT=8'hE8;
// @39:349
  CFG3 \LCD_reg_disp_ctrl_voter_SYN_VL[2]  (
	.A(LCD_reg_disp_ctrl_tmr3[2]),
	.B(LCD_reg_disp_ctrl_tmr2[2]),
	.C(LCD_reg_disp_ctrlvl_andbuf_out),
	.Y(LCD_reg_disp_ctrl[2])
);
defparam \LCD_reg_disp_ctrl_voter_SYN_VL[2] .INIT=8'hE8;
// @39:349
  CFG3 \LCD_reg_disp_ctrl_voter_SYN_VL[0]  (
	.A(LCD_reg_disp_ctrl_tmr3[0]),
	.B(LCD_reg_disp_ctrl_tmr2[0]),
	.C(LCD_reg_disp_ctrlvl_andbuf_out_0),
	.Y(LCD_reg_disp_ctrl[0])
);
defparam \LCD_reg_disp_ctrl_voter_SYN_VL[0] .INIT=8'hE8;
// @39:332
  CFG3 \LCD_reg_func_set_voter_SYN_VL[2]  (
	.A(LCD_reg_func_set_tmr3[2]),
	.B(LCD_reg_func_set_tmr2[2]),
	.C(LCD_reg_func_setvl_andbuf_out),
	.Y(LCD_reg_func_set[2])
);
defparam \LCD_reg_func_set_voter_SYN_VL[2] .INIT=8'hE8;
// @39:332
  CFG3 \LCD_reg_func_set_voter_SYN_VL[1]  (
	.A(LCD_reg_func_set_tmr3[1]),
	.B(LCD_reg_func_set_tmr2[1]),
	.C(LCD_reg_func_setvl_andbuf_out_0),
	.Y(LCD_reg_func_set[1])
);
defparam \LCD_reg_func_set_voter_SYN_VL[1] .INIT=8'hE8;
// @39:332
  CFG3 \LCD_reg_func_set_voter_SYN_VL[0]  (
	.A(LCD_reg_func_set_tmr3[0]),
	.B(LCD_reg_func_set_tmr2[0]),
	.C(LCD_reg_func_setvl_andbuf_out_1),
	.Y(LCD_reg_func_set[0])
);
defparam \LCD_reg_func_set_voter_SYN_VL[0] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[7]  (
	.A(Driver_reg_ctrl_tmr3[7]),
	.B(Driver_reg_ctrl_tmr2[7]),
	.C(Driver_reg_ctrlvl_andbuf_out),
	.Y(Driver_reg_ctrl[7])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[7] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[6]  (
	.A(Driver_reg_ctrl_tmr3[6]),
	.B(Driver_reg_ctrl_tmr2[6]),
	.C(Driver_reg_ctrlvl_andbuf_out_0),
	.Y(Driver_reg_ctrl[6])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[6] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[5]  (
	.A(Driver_reg_ctrl_tmr3[5]),
	.B(Driver_reg_ctrl_tmr2[5]),
	.C(Driver_reg_ctrlvl_andbuf_out_1),
	.Y(Driver_reg_ctrl[5])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[5] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[4]  (
	.A(Driver_reg_ctrl_tmr3[4]),
	.B(Driver_reg_ctrl_tmr2[4]),
	.C(Driver_reg_ctrlvl_andbuf_out_2),
	.Y(Driver_reg_ctrl[4])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[4] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[3]  (
	.A(Driver_reg_ctrl_tmr3[3]),
	.B(Driver_reg_ctrl_tmr2[3]),
	.C(Driver_reg_ctrlvl_andbuf_out_3),
	.Y(Driver_reg_ctrl[3])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[3] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[2]  (
	.A(Driver_reg_ctrl_tmr3[2]),
	.B(Driver_reg_ctrl_tmr2[2]),
	.C(Driver_reg_ctrlvl_andbuf_out_4),
	.Y(Driver_reg_ctrl[2])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[2] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[1]  (
	.A(Driver_reg_ctrl_tmr3[1]),
	.B(Driver_reg_ctrl_tmr2[1]),
	.C(Driver_reg_ctrlvl_andbuf_out_5),
	.Y(Driver_reg_ctrl[1])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[1] .INIT=8'hE8;
// @39:297
  CFG3 \Driver_reg_ctrl_voter_SYN_VL[0]  (
	.A(Driver_reg_ctrl_tmr3[0]),
	.B(Driver_reg_ctrl_tmr2[0]),
	.C(Driver_reg_ctrlvl_andbuf_out_6),
	.Y(Driver_reg_ctrl[0])
);
defparam \Driver_reg_ctrl_voter_SYN_VL[0] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[6]  (
	.A(LCD_reg_Vop_set_tmr3[6]),
	.B(LCD_reg_Vop_set_tmr2[6]),
	.C(LCD_reg_Vop_setvl_andbuf_out),
	.Y(LCD_reg_Vop_set[6])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[6] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[5]  (
	.A(LCD_reg_Vop_set_tmr3[5]),
	.B(LCD_reg_Vop_set_tmr2[5]),
	.C(LCD_reg_Vop_setvl_andbuf_out_0),
	.Y(LCD_reg_Vop_set[5])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[5] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[4]  (
	.A(LCD_reg_Vop_set_tmr3[4]),
	.B(LCD_reg_Vop_set_tmr2[4]),
	.C(LCD_reg_Vop_setvl_andbuf_out_1),
	.Y(LCD_reg_Vop_set[4])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[4] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[3]  (
	.A(LCD_reg_Vop_set_tmr3[3]),
	.B(LCD_reg_Vop_set_tmr2[3]),
	.C(LCD_reg_Vop_setvl_andbuf_out_2),
	.Y(LCD_reg_Vop_set[3])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[3] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[2]  (
	.A(LCD_reg_Vop_set_tmr3[2]),
	.B(LCD_reg_Vop_set_tmr2[2]),
	.C(LCD_reg_Vop_setvl_andbuf_out_3),
	.Y(LCD_reg_Vop_set[2])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[2] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[1]  (
	.A(LCD_reg_Vop_set_tmr3[1]),
	.B(LCD_reg_Vop_set_tmr2[1]),
	.C(LCD_reg_Vop_setvl_andbuf_out_4),
	.Y(LCD_reg_Vop_set[1])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[1] .INIT=8'hE8;
// @39:400
  CFG3 \LCD_reg_Vop_set_voter_SYN_VL[0]  (
	.A(LCD_reg_Vop_set_tmr3[0]),
	.B(LCD_reg_Vop_set_tmr2[0]),
	.C(LCD_reg_Vop_setvl_andbuf_out_5),
	.Y(LCD_reg_Vop_set[0])
);
defparam \LCD_reg_Vop_set_voter_SYN_VL[0] .INIT=8'hE8;
// @39:384
  CFG3 \LCD_reg_bias_sys_voter_SYN_VL[2]  (
	.A(LCD_reg_bias_sys_tmr3[2]),
	.B(LCD_reg_bias_sys_tmr2[2]),
	.C(LCD_reg_bias_sysvl_andbuf_out),
	.Y(LCD_reg_bias_sys[2])
);
defparam \LCD_reg_bias_sys_voter_SYN_VL[2] .INIT=8'hE8;
// @39:384
  CFG3 \LCD_reg_bias_sys_voter_SYN_VL[1]  (
	.A(LCD_reg_bias_sys_tmr3[1]),
	.B(LCD_reg_bias_sys_tmr2[1]),
	.C(LCD_reg_bias_sysvl_andbuf_out_0),
	.Y(LCD_reg_bias_sys[1])
);
defparam \LCD_reg_bias_sys_voter_SYN_VL[1] .INIT=8'hE8;
// @39:384
  CFG3 \LCD_reg_bias_sys_voter_SYN_VL[0]  (
	.A(LCD_reg_bias_sys_tmr3[0]),
	.B(LCD_reg_bias_sys_tmr2[0]),
	.C(LCD_reg_bias_sysvl_andbuf_out_1),
	.Y(LCD_reg_bias_sys[0])
);
defparam \LCD_reg_bias_sys_voter_SYN_VL[0] .INIT=8'hE8;
// @39:368
  CFG3 \LCD_reg_temp_ctrl_voter_SYN_VL[1]  (
	.A(LCD_reg_temp_ctrl_tmr3[1]),
	.B(LCD_reg_temp_ctrl_tmr2[1]),
	.C(LCD_reg_temp_ctrlvl_andbuf_out_0),
	.Y(LCD_reg_temp_ctrl[1])
);
defparam \LCD_reg_temp_ctrl_voter_SYN_VL[1] .INIT=8'hE8;
// @39:452
  CFG3 \LCD_reg_mem_Y_1_voter_SYN_VL[1]  (
	.A(LCD_reg_mem_Y_1_tmr3[1]),
	.B(LCD_reg_mem_Y_1_tmr2[1]),
	.C(LCD_reg_mem_Y_1vl_andbuf_out),
	.Y(LCD_reg_mem_Y_i[1])
);
defparam \LCD_reg_mem_Y_1_voter_SYN_VL[1] .INIT=8'hE8;
// @39:452
  CFG3 \LCD_reg_mem_Y_1_voter_SYN_VL[0]  (
	.A(LCD_reg_mem_Y_1_tmr3[0]),
	.B(LCD_reg_mem_Y_1_tmr2[0]),
	.C(LCD_reg_mem_Y_1vl_andbuf_out_0),
	.Y(LCD_reg_mem_Y_i[0])
);
defparam \LCD_reg_mem_Y_1_voter_SYN_VL[0] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[6]  (
	.A(LCD_reg_mem_X_tmr3[6]),
	.B(LCD_reg_mem_X_tmr2[6]),
	.C(LCD_reg_mem_Xvl_andbuf_out),
	.Y(LCD_reg_mem_X[6])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[6] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[5]  (
	.A(LCD_reg_mem_X_tmr3[5]),
	.B(LCD_reg_mem_X_tmr2[5]),
	.C(LCD_reg_mem_Xvl_andbuf_out_0),
	.Y(LCD_reg_mem_X[5])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[5] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[4]  (
	.A(LCD_reg_mem_X_tmr3[4]),
	.B(LCD_reg_mem_X_tmr2[4]),
	.C(LCD_reg_mem_Xvl_andbuf_out_1),
	.Y(LCD_reg_mem_X[4])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[4] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[3]  (
	.A(LCD_reg_mem_X_tmr3[3]),
	.B(LCD_reg_mem_X_tmr2[3]),
	.C(LCD_reg_mem_Xvl_andbuf_out_2),
	.Y(LCD_reg_mem_X[3])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[3] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[2]  (
	.A(LCD_reg_mem_X_tmr3[2]),
	.B(LCD_reg_mem_X_tmr2[2]),
	.C(LCD_reg_mem_Xvl_andbuf_out_3),
	.Y(LCD_reg_mem_X[2])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[2] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[1]  (
	.A(LCD_reg_mem_X_tmr3[1]),
	.B(LCD_reg_mem_X_tmr2[1]),
	.C(LCD_reg_mem_Xvl_andbuf_out_4),
	.Y(LCD_reg_mem_X[1])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[1] .INIT=8'hE8;
// @39:436
  CFG3 \LCD_reg_mem_X_voter_SYN_VL[0]  (
	.A(LCD_reg_mem_X_tmr3[0]),
	.B(LCD_reg_mem_X_tmr2[0]),
	.C(LCD_reg_mem_Xvl_andbuf_out_5),
	.Y(LCD_reg_mem_X[0])
);
defparam \LCD_reg_mem_X_voter_SYN_VL[0] .INIT=8'hE8;
// @39:452
  CFG3 \LCD_reg_mem_Y_1_voter_SYN_VL[2]  (
	.A(LCD_reg_mem_Y_1_tmr3[2]),
	.B(LCD_reg_mem_Y_1_tmr2[2]),
	.C(LCD_reg_mem_Y_1vl_andbuf_out_1),
	.Y(LCD_reg_mem_Y_i[2])
);
defparam \LCD_reg_mem_Y_1_voter_SYN_VL[2] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[7]  (
	.A(uSRAM_C_DIN_sig_tmr3[7]),
	.B(uSRAM_C_DIN_sig_tmr2[7]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out),
	.Y(uSRAM_C_DIN_sig[7])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[6]  (
	.A(uSRAM_C_DIN_sig_tmr3[6]),
	.B(uSRAM_C_DIN_sig_tmr2[6]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_0),
	.Y(uSRAM_C_DIN_sig[6])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[5]  (
	.A(uSRAM_C_DIN_sig_tmr3[5]),
	.B(uSRAM_C_DIN_sig_tmr2[5]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_1),
	.Y(uSRAM_C_DIN_sig[5])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[4]  (
	.A(uSRAM_C_DIN_sig_tmr3[4]),
	.B(uSRAM_C_DIN_sig_tmr2[4]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_2),
	.Y(uSRAM_C_DIN_sig[4])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[3]  (
	.A(uSRAM_C_DIN_sig_tmr3[3]),
	.B(uSRAM_C_DIN_sig_tmr2[3]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_3),
	.Y(uSRAM_C_DIN_sig[3])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[2]  (
	.A(uSRAM_C_DIN_sig_tmr3[2]),
	.B(uSRAM_C_DIN_sig_tmr2[2]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_4),
	.Y(uSRAM_C_DIN_sig[2])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[2] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[1]  (
	.A(uSRAM_C_DIN_sig_tmr3[1]),
	.B(uSRAM_C_DIN_sig_tmr2[1]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_5),
	.Y(uSRAM_C_DIN_sig[1])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_voter_SYN_VL[0]  (
	.A(uSRAM_C_DIN_sig_tmr3[0]),
	.B(uSRAM_C_DIN_sig_tmr2[0]),
	.C(uSRAM_C_DIN_sigvl_andbuf_out_6),
	.Y(uSRAM_C_DIN_sig[0])
);
defparam \uSRAM_C_DIN_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[7]  (
	.A(SPIout_byte_tmr3[7]),
	.B(SPIout_byte_tmr2[7]),
	.C(SPIout_bytevl_andbuf_out),
	.Y(SPIout_byte[7])
);
defparam \SPIout_byte_voter_SYN_VL[7] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[6]  (
	.A(SPIout_byte_tmr3[6]),
	.B(SPIout_byte_tmr2[6]),
	.C(SPIout_bytevl_andbuf_out_0),
	.Y(SPIout_byte[6])
);
defparam \SPIout_byte_voter_SYN_VL[6] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[5]  (
	.A(SPIout_byte_tmr3[5]),
	.B(SPIout_byte_tmr2[5]),
	.C(SPIout_bytevl_andbuf_out_1),
	.Y(SPIout_byte[5])
);
defparam \SPIout_byte_voter_SYN_VL[5] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[4]  (
	.A(SPIout_byte_tmr3[4]),
	.B(SPIout_byte_tmr2[4]),
	.C(SPIout_bytevl_andbuf_out_2),
	.Y(SPIout_byte[4])
);
defparam \SPIout_byte_voter_SYN_VL[4] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[3]  (
	.A(SPIout_byte_tmr3[3]),
	.B(SPIout_byte_tmr2[3]),
	.C(SPIout_bytevl_andbuf_out_3),
	.Y(SPIout_byte[3])
);
defparam \SPIout_byte_voter_SYN_VL[3] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[2]  (
	.A(SPIout_byte_tmr3[2]),
	.B(SPIout_byte_tmr2[2]),
	.C(SPIout_bytevl_andbuf_out_4),
	.Y(SPIout_byte[2])
);
defparam \SPIout_byte_voter_SYN_VL[2] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[1]  (
	.A(SPIout_byte_tmr3[1]),
	.B(SPIout_byte_tmr2[1]),
	.C(SPIout_bytevl_andbuf_out_5),
	.Y(SPIout_byte[1])
);
defparam \SPIout_byte_voter_SYN_VL[1] .INIT=8'hE8;
// @39:506
  CFG3 \SPIout_byte_voter_SYN_VL[0]  (
	.A(SPIout_byte_tmr3[0]),
	.B(SPIout_byte_tmr2[0]),
	.C(SPIout_bytevl_andbuf_out_6),
	.Y(SPIout_byte[0])
);
defparam \SPIout_byte_voter_SYN_VL[0] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[7]  (
	.A(LCD_reg_mem_data_tmr3[7]),
	.B(LCD_reg_mem_data_tmr2[7]),
	.C(LCD_reg_mem_datavl_andbuf_out),
	.Y(LCD_reg_mem_data[7])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[7] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[6]  (
	.A(LCD_reg_mem_data_tmr3[6]),
	.B(LCD_reg_mem_data_tmr2[6]),
	.C(LCD_reg_mem_datavl_andbuf_out_0),
	.Y(LCD_reg_mem_data[6])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[6] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[5]  (
	.A(LCD_reg_mem_data_tmr3[5]),
	.B(LCD_reg_mem_data_tmr2[5]),
	.C(LCD_reg_mem_datavl_andbuf_out_1),
	.Y(LCD_reg_mem_data[5])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[5] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[4]  (
	.A(LCD_reg_mem_data_tmr3[4]),
	.B(LCD_reg_mem_data_tmr2[4]),
	.C(LCD_reg_mem_datavl_andbuf_out_2),
	.Y(LCD_reg_mem_data[4])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[4] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[3]  (
	.A(LCD_reg_mem_data_tmr3[3]),
	.B(LCD_reg_mem_data_tmr2[3]),
	.C(LCD_reg_mem_datavl_andbuf_out_3),
	.Y(LCD_reg_mem_data[3])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[3] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[2]  (
	.A(LCD_reg_mem_data_tmr3[2]),
	.B(LCD_reg_mem_data_tmr2[2]),
	.C(LCD_reg_mem_datavl_andbuf_out_4),
	.Y(LCD_reg_mem_data[2])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[2] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[1]  (
	.A(LCD_reg_mem_data_tmr3[1]),
	.B(LCD_reg_mem_data_tmr2[1]),
	.C(LCD_reg_mem_datavl_andbuf_out_5),
	.Y(LCD_reg_mem_data[1])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[1] .INIT=8'hE8;
// @39:416
  CFG3 \LCD_reg_mem_data_voter_SYN_VL[0]  (
	.A(LCD_reg_mem_data_tmr3[0]),
	.B(LCD_reg_mem_data_tmr2[0]),
	.C(LCD_reg_mem_datavl_andbuf_out_6),
	.Y(LCD_reg_mem_data[0])
);
defparam \LCD_reg_mem_data_voter_SYN_VL[0] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[3]  (
	.A(uSRAM_B_ADDR_sig_tmr3[3]),
	.B(uSRAM_B_ADDR_sig_tmr2[3]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out),
	.Y(uSRAM_B_ADDR_sig[3])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[2]  (
	.A(uSRAM_B_ADDR_sig_tmr3[2]),
	.B(uSRAM_B_ADDR_sig_tmr2[2]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_0),
	.Y(uSRAM_B_ADDR_sig[2])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[2] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[1]  (
	.A(uSRAM_B_ADDR_sig_tmr3[1]),
	.B(uSRAM_B_ADDR_sig_tmr2[1]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_1),
	.Y(uSRAM_B_ADDR_sig[1])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[0]  (
	.A(uSRAM_B_ADDR_sig_tmr3[0]),
	.B(uSRAM_B_ADDR_sig_tmr2[0]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_2),
	.Y(uSRAM_B_ADDR_sig[0])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @39:506
  CFG3 \init_step_voter_SYN_VL[2]  (
	.A(init_step_tmr3[2]),
	.B(init_step_tmr2[2]),
	.C(init_stepvl_andbuf_out),
	.Y(init_step_i[2])
);
defparam \init_step_voter_SYN_VL[2] .INIT=8'hE8;
// @39:506
  CFG3 \init_step_voter_SYN_VL[1]  (
	.A(init_step_tmr3[1]),
	.B(init_step_tmr2[1]),
	.C(init_stepvl_andbuf_out_0),
	.Y(init_step_i[1])
);
defparam \init_step_voter_SYN_VL[1] .INIT=8'hE8;
// @39:506
  CFG3 \init_step_voter_SYN_VL[0]  (
	.A(init_step_tmr3[0]),
	.B(init_step_tmr2[0]),
	.C(init_stepvl_andbuf_out_1),
	.Y(init_step_i[0])
);
defparam \init_step_voter_SYN_VL[0] .INIT=8'hE8;
// @39:506
  CFG3 \frame_count_voter_SYN_VL[2]  (
	.A(frame_count_tmr3[2]),
	.B(frame_count_tmr2[2]),
	.C(frame_countvl_andbuf_out),
	.Y(frame_count[2])
);
defparam \frame_count_voter_SYN_VL[2] .INIT=8'hE8;
// @39:506
  CFG3 \frame_count_voter_SYN_VL[1]  (
	.A(frame_count_tmr3[1]),
	.B(frame_count_tmr2[1]),
	.C(frame_countvl_andbuf_out_0),
	.Y(frame_count[1])
);
defparam \frame_count_voter_SYN_VL[1] .INIT=8'hE8;
// @39:506
  CFG3 \frame_count_voter_SYN_VL[0]  (
	.A(frame_count_tmr3[0]),
	.B(frame_count_tmr2[0]),
	.C(frame_countvl_andbuf_out_1),
	.Y(frame_count[0])
);
defparam \frame_count_voter_SYN_VL[0] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[1]  (
	.A(uSRAM_A_ADDR_sig_tmr3[1]),
	.B(uSRAM_A_ADDR_sig_tmr2[1]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out),
	.Y(uSRAM_A_ADDR_sig[1])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[0]  (
	.A(uSRAM_A_ADDR_sig_tmr3[0]),
	.B(uSRAM_A_ADDR_sig_tmr2[0]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_0),
	.Y(uSRAM_A_ADDR_sig[0])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[7]  (
	.A(prdata_sig_tmr3_0[7]),
	.B(prdata_sig_tmr2_0[7]),
	.C(prdata_sigvl_andbuf_out),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[7])
);
defparam \prdata_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[6]  (
	.A(prdata_sig_tmr3_0[6]),
	.B(prdata_sig_tmr2_0[6]),
	.C(prdata_sigvl_andbuf_out_0),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[6])
);
defparam \prdata_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[5]  (
	.A(prdata_sig_tmr3_0[5]),
	.B(prdata_sig_tmr2_0[5]),
	.C(prdata_sigvl_andbuf_out_1),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[5])
);
defparam \prdata_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[4]  (
	.A(prdata_sig_tmr3_0[4]),
	.B(prdata_sig_tmr2_0[4]),
	.C(prdata_sigvl_andbuf_out_2),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[4])
);
defparam \prdata_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[3]  (
	.A(prdata_sig_tmr3_0[3]),
	.B(prdata_sig_tmr2_0[3]),
	.C(prdata_sigvl_andbuf_out_3),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[3])
);
defparam \prdata_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[2]  (
	.A(prdata_sig_tmr3_0[2]),
	.B(prdata_sig_tmr2_0[2]),
	.C(prdata_sigvl_andbuf_out_4),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[2])
);
defparam \prdata_sig_voter_SYN_VL[2] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[1]  (
	.A(prdata_sig_tmr3_0[1]),
	.B(prdata_sig_tmr2_0[1]),
	.C(prdata_sigvl_andbuf_out_5),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[1])
);
defparam \prdata_sig_voter_SYN_VL[1] .INIT=8'hE8;
// @39:253
  CFG3 \prdata_sig_voter_SYN_VL[0]  (
	.A(prdata_sig_tmr3_0[0]),
	.B(prdata_sig_tmr2_0[0]),
	.C(prdata_sigvl_andbuf_out_6),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[0])
);
defparam \prdata_sig_voter_SYN_VL[0] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[8]  (
	.A(uSRAM_B_ADDR_sig_tmr3[8]),
	.B(uSRAM_B_ADDR_sig_tmr2[8]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_3),
	.Y(uSRAM_B_ADDR_sig[8])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[8] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[7]  (
	.A(uSRAM_B_ADDR_sig_tmr3[7]),
	.B(uSRAM_B_ADDR_sig_tmr2[7]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_4),
	.Y(uSRAM_B_ADDR_sig[7])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[6]  (
	.A(uSRAM_B_ADDR_sig_tmr3[6]),
	.B(uSRAM_B_ADDR_sig_tmr2[6]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_5),
	.Y(uSRAM_B_ADDR_sig[6])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[5]  (
	.A(uSRAM_B_ADDR_sig_tmr3[5]),
	.B(uSRAM_B_ADDR_sig_tmr2[5]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_6),
	.Y(uSRAM_B_ADDR_sig[5])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @39:506
  CFG3 \uSRAM_B_ADDR_sig_voter_SYN_VL[4]  (
	.A(uSRAM_B_ADDR_sig_tmr3[4]),
	.B(uSRAM_B_ADDR_sig_tmr2[4]),
	.C(uSRAM_B_ADDR_sigvl_andbuf_out_7),
	.Y(uSRAM_B_ADDR_sig[4])
);
defparam \uSRAM_B_ADDR_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[8]  (
	.A(uSRAM_A_ADDR_sig_tmr3[8]),
	.B(uSRAM_A_ADDR_sig_tmr2[8]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_1),
	.Y(uSRAM_A_ADDR_sig[8])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[8] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[7]  (
	.A(uSRAM_A_ADDR_sig_tmr3[7]),
	.B(uSRAM_A_ADDR_sig_tmr2[7]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_2),
	.Y(uSRAM_A_ADDR_sig[7])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[7] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[6]  (
	.A(uSRAM_A_ADDR_sig_tmr3[6]),
	.B(uSRAM_A_ADDR_sig_tmr2[6]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_3),
	.Y(uSRAM_A_ADDR_sig[6])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[6] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[5]  (
	.A(uSRAM_A_ADDR_sig_tmr3[5]),
	.B(uSRAM_A_ADDR_sig_tmr2[5]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_4),
	.Y(uSRAM_A_ADDR_sig[5])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[5] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[4]  (
	.A(uSRAM_A_ADDR_sig_tmr3[4]),
	.B(uSRAM_A_ADDR_sig_tmr2[4]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_5),
	.Y(uSRAM_A_ADDR_sig[4])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[4] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[3]  (
	.A(uSRAM_A_ADDR_sig_tmr3[3]),
	.B(uSRAM_A_ADDR_sig_tmr2[3]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_6),
	.Y(uSRAM_A_ADDR_sig[3])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[3] .INIT=8'hE8;
// @39:470
  CFG3 \uSRAM_A_ADDR_sig_voter_SYN_VL[2]  (
	.A(uSRAM_A_ADDR_sig_tmr3[2]),
	.B(uSRAM_A_ADDR_sig_tmr2[2]),
	.C(uSRAM_A_ADDR_sigvl_andbuf_out_7),
	.Y(uSRAM_A_ADDR_sig[2])
);
defparam \uSRAM_A_ADDR_sig_voter_SYN_VL[2] .INIT=8'hE8;
  CLKINT \Driver_reg_ctrl_voter_SYN_VL_RNIJEEG_0[0]  (
	.Y(rstn_i_i),
	.A(Driver_reg_ctrl_voter_SYN_VL_RNIJEEG[0])
);
  CFG1 chip_enable_sig_voter_SYN_VL_RNIMB5E (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_voter_SYN_VL_RNIMB5E.INIT=2'h1;
// @39:470
  SLE \uSRAM_A_ADDR_sig[2]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[3]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[4]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[5]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[6]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[7]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[8]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[4]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_7),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[5]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[6]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[7]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[8]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[0]  (
	.Q(prdata_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[1]  (
	.Q(prdata_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[2]  (
	.Q(prdata_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[3]  (
	.Q(prdata_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[4]  (
	.Q(prdata_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[5]  (
	.Q(prdata_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[6]  (
	.Q(prdata_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig[7]  (
	.Q(prdata_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[0]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig[1]  (
	.Q(uSRAM_A_ADDR_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count[0]  (
	.Q(frame_countvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count[1]  (
	.Q(frame_countvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count[2]  (
	.Q(frame_countvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step[0]  (
	.Q(init_stepvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_0_sqmuxa_RNIUBOD_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step[1]  (
	.Q(init_stepvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step[2]  (
	.Q(init_stepvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[0]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[1]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[2]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig[3]  (
	.Q(uSRAM_B_ADDR_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[0]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[1]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[2]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[3]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[4]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[5]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[6]  (
	.Q(LCD_reg_mem_datavl_andbuf_out_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data[7]  (
	.Q(LCD_reg_mem_datavl_andbuf_out),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[0]  (
	.Q(SPIout_bytevl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[1]  (
	.Q(SPIout_bytevl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[2]  (
	.Q(SPIout_bytevl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[3]  (
	.Q(SPIout_bytevl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[4]  (
	.Q(SPIout_bytevl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[5]  (
	.Q(SPIout_bytevl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[6]  (
	.Q(SPIout_bytevl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte[7]  (
	.Q(SPIout_bytevl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[0]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_6),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[1]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[2]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[3]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[4]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[5]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[6]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig[7]  (
	.Q(uSRAM_C_DIN_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1[2]  (
	.Q(LCD_reg_mem_Y_1vl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[0]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_5),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[1]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[2]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[3]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[4]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[5]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X[6]  (
	.Q(LCD_reg_mem_Xvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1[0]  (
	.Q(LCD_reg_mem_Y_1vl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1[1]  (
	.Q(LCD_reg_mem_Y_1vl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl[1]  (
	.Q(LCD_reg_temp_ctrlvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys[0]  (
	.Q(LCD_reg_bias_sysvl_andbuf_out_1),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys[1]  (
	.Q(LCD_reg_bias_sysvl_andbuf_out_0),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys[2]  (
	.Q(LCD_reg_bias_sysvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[0]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_5),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[1]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[2]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[3]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_2),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[4]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_1),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[5]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out_0),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set[6]  (
	.Q(LCD_reg_Vop_setvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:407
  SLE A_DOUT_sig_ret_15 (
	.Q(Driver_reg_ctrl_o[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[0]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_6),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[1]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_5),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[2]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_4),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[3]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_3),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[4]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_2),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[5]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[6]  (
	.Q(Driver_reg_ctrlvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl[7]  (
	.Q(Driver_reg_ctrlvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set[0]  (
	.Q(LCD_reg_func_setvl_andbuf_out_1),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set[1]  (
	.Q(LCD_reg_func_setvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set[2]  (
	.Q(LCD_reg_func_setvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl[0]  (
	.Q(LCD_reg_disp_ctrlvl_andbuf_out_0),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl[2]  (
	.Q(LCD_reg_disp_ctrlvl_andbuf_out),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl[0]  (
	.Q(LCD_reg_temp_ctrlvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_finished_1 (
	.Q(screen_finished_1vl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE refresh_indicator (
	.Q(refresh_indicatorvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_sig (
	.Q(data_command_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_start_1 (
	.Q(frame_start_1vl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_queue_sig (
	.Q(data_command_queue_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE chip_enable_sig (
	.Q(chip_enable_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(chip_enable_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(SPICLK_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:142
  SLE timer_indicator_last_sig (
	.Q(timer_indicator_last_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \LCD_State_1[0]  (
	.Q(LCD_State_1vl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPIDO_sig (
	.Q(SPIDO_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIDO_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_get_bit (
	.Q(frame_get_bitvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE uSRAM_C_BLK_sig (
	.Q(uSRAM_C_BLK_sigvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_send (
	.Q(screen_sendvl_andbuf_out),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_send_tmr2 (
	.Q(screen_send_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_send_tmr3 (
	.Q(screen_send_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE uSRAM_C_BLK_sig_tmr2 (
	.Q(uSRAM_C_BLK_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE uSRAM_C_BLK_sig_tmr3 (
	.Q(uSRAM_C_BLK_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_get_bit_tmr2 (
	.Q(frame_get_bit_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_get_bit_tmr3 (
	.Q(frame_get_bit_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPIDO_sig_tmr2 (
	.Q(SPIDO_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIDO_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPIDO_sig_tmr3 (
	.Q(SPIDO_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIDO_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \LCD_State_1_tmr2[0]  (
	.Q(LCD_State_1_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \LCD_State_1_tmr3[0]  (
	.Q(LCD_State_1_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:142
  SLE timer_indicator_last_sig_tmr2 (
	.Q(timer_indicator_last_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:142
  SLE timer_indicator_last_sig_tmr3 (
	.Q(timer_indicator_last_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPICLK_last_sig_tmr2 (
	.Q(SPICLK_last_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(SPICLK_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE SPICLK_last_sig_tmr3 (
	.Q(SPICLK_last_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(SPICLK_last_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE chip_enable_sig_tmr2 (
	.Q(chip_enable_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(chip_enable_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE chip_enable_sig_tmr3 (
	.Q(chip_enable_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(chip_enable_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_queue_sig_tmr2 (
	.Q(data_command_queue_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_queue_sig_tmr3 (
	.Q(data_command_queue_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_start_1_tmr2 (
	.Q(frame_start_1_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE frame_start_1_tmr3 (
	.Q(frame_start_1_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_sig_tmr2 (
	.Q(data_command_sig_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE data_command_sig_tmr3 (
	.Q(data_command_sig_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_sig_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE refresh_indicator_tmr2 (
	.Q(refresh_indicator_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE refresh_indicator_tmr3 (
	.Q(refresh_indicator_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_finished_1_tmr2 (
	.Q(screen_finished_1_tmr2_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE screen_finished_1_tmr3 (
	.Q(screen_finished_1_tmr3_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl_tmr2[0]  (
	.Q(LCD_reg_temp_ctrl_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl_tmr3[0]  (
	.Q(LCD_reg_temp_ctrl_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl_tmr2[2]  (
	.Q(LCD_reg_disp_ctrl_tmr2[2]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl_tmr3[2]  (
	.Q(LCD_reg_disp_ctrl_tmr3[2]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl_tmr2[0]  (
	.Q(LCD_reg_disp_ctrl_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:349
  SLE \LCD_reg_disp_ctrl_tmr3[0]  (
	.Q(LCD_reg_disp_ctrl_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_disp_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr2[2]  (
	.Q(LCD_reg_func_set_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr3[2]  (
	.Q(LCD_reg_func_set_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr2[1]  (
	.Q(LCD_reg_func_set_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr3[1]  (
	.Q(LCD_reg_func_set_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr2[0]  (
	.Q(LCD_reg_func_set_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:332
  SLE \LCD_reg_func_set_tmr3[0]  (
	.Q(LCD_reg_func_set_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_func_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[7]  (
	.Q(Driver_reg_ctrl_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[7]  (
	.Q(Driver_reg_ctrl_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[6]  (
	.Q(Driver_reg_ctrl_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[6]  (
	.Q(Driver_reg_ctrl_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[5]  (
	.Q(Driver_reg_ctrl_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[5]  (
	.Q(Driver_reg_ctrl_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[4]  (
	.Q(Driver_reg_ctrl_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[4]  (
	.Q(Driver_reg_ctrl_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[3]  (
	.Q(Driver_reg_ctrl_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[3]  (
	.Q(Driver_reg_ctrl_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[2]  (
	.Q(Driver_reg_ctrl_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[2]  (
	.Q(Driver_reg_ctrl_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[1]  (
	.Q(Driver_reg_ctrl_tmr2[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[1]  (
	.Q(Driver_reg_ctrl_tmr3[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr2[0]  (
	.Q(Driver_reg_ctrl_tmr2[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:297
  SLE \Driver_reg_ctrl_tmr3[0]  (
	.Q(Driver_reg_ctrl_tmr3[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Driver_reg_ctrl_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[6]  (
	.Q(LCD_reg_Vop_set_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[6]  (
	.Q(LCD_reg_Vop_set_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[5]  (
	.Q(LCD_reg_Vop_set_tmr2[5]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[5]  (
	.Q(LCD_reg_Vop_set_tmr3[5]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[4]  (
	.Q(LCD_reg_Vop_set_tmr2[4]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[4]  (
	.Q(LCD_reg_Vop_set_tmr3[4]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[3]  (
	.Q(LCD_reg_Vop_set_tmr2[3]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[3]  (
	.Q(LCD_reg_Vop_set_tmr3[3]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[2]  (
	.Q(LCD_reg_Vop_set_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[2]  (
	.Q(LCD_reg_Vop_set_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[1]  (
	.Q(LCD_reg_Vop_set_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[1]  (
	.Q(LCD_reg_Vop_set_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr2[0]  (
	.Q(LCD_reg_Vop_set_tmr2[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:400
  SLE \LCD_reg_Vop_set_tmr3[0]  (
	.Q(LCD_reg_Vop_set_tmr3[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_Vop_set_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr2[2]  (
	.Q(LCD_reg_bias_sys_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr3[2]  (
	.Q(LCD_reg_bias_sys_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr2[1]  (
	.Q(LCD_reg_bias_sys_tmr2[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr3[1]  (
	.Q(LCD_reg_bias_sys_tmr3[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr2[0]  (
	.Q(LCD_reg_bias_sys_tmr2[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:384
  SLE \LCD_reg_bias_sys_tmr3[0]  (
	.Q(LCD_reg_bias_sys_tmr3[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_bias_sys_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl_tmr2[1]  (
	.Q(LCD_reg_temp_ctrl_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:368
  SLE \LCD_reg_temp_ctrl_tmr3[1]  (
	.Q(LCD_reg_temp_ctrl_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_temp_ctrl_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr2[1]  (
	.Q(LCD_reg_mem_Y_1_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr3[1]  (
	.Q(LCD_reg_mem_Y_1_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr2[0]  (
	.Q(LCD_reg_mem_Y_1_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr3[0]  (
	.Q(LCD_reg_mem_Y_1_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[6]  (
	.Q(LCD_reg_mem_X_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[6]  (
	.Q(LCD_reg_mem_X_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[5]  (
	.Q(LCD_reg_mem_X_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[5]  (
	.Q(LCD_reg_mem_X_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[4]  (
	.Q(LCD_reg_mem_X_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[4]  (
	.Q(LCD_reg_mem_X_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[3]  (
	.Q(LCD_reg_mem_X_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[3]  (
	.Q(LCD_reg_mem_X_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[2]  (
	.Q(LCD_reg_mem_X_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[2]  (
	.Q(LCD_reg_mem_X_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[1]  (
	.Q(LCD_reg_mem_X_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[1]  (
	.Q(LCD_reg_mem_X_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr2[0]  (
	.Q(LCD_reg_mem_X_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:436
  SLE \LCD_reg_mem_X_tmr3[0]  (
	.Q(LCD_reg_mem_X_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr2[2]  (
	.Q(LCD_reg_mem_Y_1_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:452
  SLE \LCD_reg_mem_Y_1_tmr3[2]  (
	.Q(LCD_reg_mem_Y_1_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_Y_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[7]  (
	.Q(uSRAM_C_DIN_sig_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[7]  (
	.Q(uSRAM_C_DIN_sig_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[6]  (
	.Q(uSRAM_C_DIN_sig_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[6]  (
	.Q(uSRAM_C_DIN_sig_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[5]  (
	.Q(uSRAM_C_DIN_sig_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[5]  (
	.Q(uSRAM_C_DIN_sig_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[4]  (
	.Q(uSRAM_C_DIN_sig_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[4]  (
	.Q(uSRAM_C_DIN_sig_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[3]  (
	.Q(uSRAM_C_DIN_sig_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[3]  (
	.Q(uSRAM_C_DIN_sig_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[2]  (
	.Q(uSRAM_C_DIN_sig_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[2]  (
	.Q(uSRAM_C_DIN_sig_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[1]  (
	.Q(uSRAM_C_DIN_sig_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[1]  (
	.Q(uSRAM_C_DIN_sig_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr2[0]  (
	.Q(uSRAM_C_DIN_sig_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \uSRAM_C_DIN_sig_tmr3[0]  (
	.Q(uSRAM_C_DIN_sig_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_C_DIN_sig_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[7]  (
	.Q(SPIout_byte_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[7]  (
	.Q(SPIout_byte_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[6]  (
	.Q(SPIout_byte_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[6]  (
	.Q(SPIout_byte_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[5]  (
	.Q(SPIout_byte_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[5]  (
	.Q(SPIout_byte_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[4]  (
	.Q(SPIout_byte_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[4]  (
	.Q(SPIout_byte_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[3]  (
	.Q(SPIout_byte_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[3]  (
	.Q(SPIout_byte_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[2]  (
	.Q(SPIout_byte_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[2]  (
	.Q(SPIout_byte_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[1]  (
	.Q(SPIout_byte_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[1]  (
	.Q(SPIout_byte_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr2[0]  (
	.Q(SPIout_byte_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \SPIout_byte_tmr3[0]  (
	.Q(SPIout_byte_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[7]  (
	.Q(LCD_reg_mem_data_tmr2[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[7]  (
	.Q(LCD_reg_mem_data_tmr3[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[6]  (
	.Q(LCD_reg_mem_data_tmr2[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[6]  (
	.Q(LCD_reg_mem_data_tmr3[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[5]  (
	.Q(LCD_reg_mem_data_tmr2[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[5]  (
	.Q(LCD_reg_mem_data_tmr3[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[4]  (
	.Q(LCD_reg_mem_data_tmr2[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[4]  (
	.Q(LCD_reg_mem_data_tmr3[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[3]  (
	.Q(LCD_reg_mem_data_tmr2[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[3]  (
	.Q(LCD_reg_mem_data_tmr3[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[2]  (
	.Q(LCD_reg_mem_data_tmr2[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[2]  (
	.Q(LCD_reg_mem_data_tmr3[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[1]  (
	.Q(LCD_reg_mem_data_tmr2[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[1]  (
	.Q(LCD_reg_mem_data_tmr3[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr2[0]  (
	.Q(LCD_reg_mem_data_tmr2[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:416
  SLE \LCD_reg_mem_data_tmr3[0]  (
	.Q(LCD_reg_mem_data_tmr3[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_data_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[3]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[3]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[2]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[2]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[1]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[1]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[0]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[0]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr2[2]  (
	.Q(init_step_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr3[2]  (
	.Q(init_step_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr2[1]  (
	.Q(init_step_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr3[1]  (
	.Q(init_step_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr2[0]  (
	.Q(init_step_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_0_sqmuxa_RNIUBOD_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \init_step_tmr3[0]  (
	.Q(init_step_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_0_sqmuxa_RNIUBOD_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr2[2]  (
	.Q(frame_count_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr3[2]  (
	.Q(frame_count_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr2[1]  (
	.Q(frame_count_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr3[1]  (
	.Q(frame_count_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr2[0]  (
	.Q(frame_count_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \frame_count_tmr3[0]  (
	.Q(frame_count_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[1]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[1]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[0]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[0]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[7]  (
	.Q(prdata_sig_tmr2_0[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[7]  (
	.Q(prdata_sig_tmr3_0[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[6]  (
	.Q(prdata_sig_tmr2_0[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[6]  (
	.Q(prdata_sig_tmr3_0[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[5]  (
	.Q(prdata_sig_tmr2_0[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[5]  (
	.Q(prdata_sig_tmr3_0[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[4]  (
	.Q(prdata_sig_tmr2_0[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[4]  (
	.Q(prdata_sig_tmr3_0[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[3]  (
	.Q(prdata_sig_tmr2_0[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[3]  (
	.Q(prdata_sig_tmr3_0[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[2]  (
	.Q(prdata_sig_tmr2_0[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[2]  (
	.Q(prdata_sig_tmr3_0[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[1]  (
	.Q(prdata_sig_tmr2_0[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[1]  (
	.Q(prdata_sig_tmr3_0[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr2[0]  (
	.Q(prdata_sig_tmr2_0[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:253
  SLE \prdata_sig_tmr3[0]  (
	.Q(prdata_sig_tmr3_0[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[8]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[8]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[7]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[7]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[6]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[6]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[5]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[5]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr2[4]  (
	.Q(uSRAM_B_ADDR_sig_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:506
  SLE \uSRAM_B_ADDR_sig_tmr3[4]  (
	.Q(uSRAM_B_ADDR_sig_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[8]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[8]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[7]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[7]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[6]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[6]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[5]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[5]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[4]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[4]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[3]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[3]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr2[2]  (
	.Q(uSRAM_A_ADDR_sig_tmr2[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:470
  SLE \uSRAM_A_ADDR_sig_tmr3[2]  (
	.Q(uSRAM_A_ADDR_sig_tmr3[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0_cy (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y),
	.B(SPIout_byte_8_sqmuxa_i_1),
	.C(screen_finished_i),
	.D(Nokia5110_Driver_0_driver_busy),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0_cy.INIT=20'h42000;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_Y),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_1 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_1_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_1_Y),
	.B(uSRAM_B_ADDR_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_1.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_2 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_2_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_2_Y),
	.B(uSRAM_B_ADDR_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_1_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_2.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_3 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_3_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_3_Y),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_2_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_3.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_4 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_4_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_4_Y),
	.B(uSRAM_B_ADDR_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_3_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_4.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_5 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_5_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_5_Y),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_4_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_5.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_6 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_6_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_6_Y),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_5_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_6.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_s_8 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_s_8_FCO),
	.S(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_s_8_Y),
	.B(uSRAM_B_ADDR_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_7_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_s_8.INIT=20'h4AA00;
// @39:601
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_7 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_7_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_7_Y),
	.B(uSRAM_B_ADDR_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_6_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_7.INIT=20'h4AA00;
// @39:496
  ARI1 un21_math_result_cry_0 (
	.FCO(un21_math_result_cry_0_Z),
	.S(un21_math_result_cry_0_S),
	.Y(un21_math_result_cry_0_Y),
	.B(LCD_reg_mem_Y_i[0]),
	.C(LCD_reg_mem_Y_i[1]),
	.D(LCD_reg_mem_Y_i[2]),
	.A(LCD_reg_mem_X[2]),
	.FCI(GND)
);
defparam un21_math_result_cry_0.INIT=20'h5D52A;
// @39:496
  ARI1 un21_math_result_cry_1 (
	.FCO(un21_math_result_cry_1_Z),
	.S(un21_math_result_cry_1_S),
	.Y(un21_math_result_cry_1_Y),
	.B(LCD_reg_mem_Y_i[1]),
	.C(LCD_reg_mem_Y_i[2]),
	.D(GND),
	.A(LCD_reg_mem_X[3]),
	.FCI(un21_math_result_cry_0_Z)
);
defparam un21_math_result_cry_1.INIT=20'h5DD22;
// @39:496
  ARI1 un21_math_result_cry_2 (
	.FCO(un21_math_result_cry_2_Z),
	.S(un21_math_result_cry_2_S),
	.Y(un21_math_result_cry_2_Y),
	.B(LCD_reg_mem_Y_i[0]),
	.C(LCD_reg_mem_Y_i[1]),
	.D(LCD_reg_mem_Y_i[2]),
	.A(LCD_reg_mem_X[4]),
	.FCI(un21_math_result_cry_1_Z)
);
defparam un21_math_result_cry_2.INIT=20'h5E51A;
// @39:496
  ARI1 un21_math_result_cry_3 (
	.FCO(un21_math_result_cry_3_Z),
	.S(un21_math_result_cry_3_S),
	.Y(un21_math_result_cry_3_Y),
	.B(LCD_reg_mem_Y_i[0]),
	.C(LCD_reg_mem_Y_i[1]),
	.D(LCD_reg_mem_Y_i[2]),
	.A(LCD_reg_mem_X[5]),
	.FCI(un21_math_result_cry_2_Z)
);
defparam un21_math_result_cry_3.INIT=20'h5D32C;
// @39:496
  ARI1 un21_math_result_cry_4 (
	.FCO(un21_math_result_cry_4_Z),
	.S(un21_math_result_cry_4_S),
	.Y(un21_math_result_cry_4_Y),
	.B(LCD_reg_mem_Y_i[0]),
	.C(LCD_reg_mem_Y_i[1]),
	.D(LCD_reg_mem_Y_i[2]),
	.A(LCD_reg_mem_X[6]),
	.FCI(un21_math_result_cry_3_Z)
);
defparam un21_math_result_cry_4.INIT=20'h5E51A;
// @39:496
  ARI1 un21_math_result_s_6 (
	.FCO(un21_math_result_s_6_FCO),
	.S(un21_math_result_s_6_S),
	.Y(un21_math_result_s_6_Y),
	.B(LCD_reg_mem_Y_i[1]),
	.C(LCD_reg_mem_Y_i[2]),
	.D(GND),
	.A(VCC),
	.FCI(un21_math_result_cry_5_Z)
);
defparam un21_math_result_s_6.INIT=20'h44400;
// @39:496
  ARI1 un21_math_result_cry_5 (
	.FCO(un21_math_result_cry_5_Z),
	.S(un21_math_result_cry_5_S),
	.Y(un21_math_result_cry_5_Y),
	.B(LCD_reg_mem_Y_i[0]),
	.C(LCD_reg_mem_Y_i[1]),
	.D(LCD_reg_mem_Y_i[2]),
	.A(VCC),
	.FCI(un21_math_result_cry_4_Z)
);
defparam un21_math_result_cry_5.INIT=20'h42C00;
// @39:162
  RAM64x18 mem2_1_mem2_1_0_0 (
	.A_DOUT({mem2_1_mem2_1_0_0_A_DOUT[17:2], mem2_1_o[1:0]}),
	.B_DOUT({mem2_1_mem2_1_0_0_B_DOUT[17:2], mem2_o[1:0]}),
	.BUSY(NC0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_0.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%0";
// @39:162
  RAM64x18 mem2_1_mem2_1_0_1 (
	.A_DOUT({mem2_1_mem2_1_0_1_A_DOUT[17:2], mem2_1_o[3:2]}),
	.B_DOUT({mem2_1_mem2_1_0_1_B_DOUT[17:2], mem2_o[3:2]}),
	.BUSY(NC1),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_1.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%1";
// @39:162
  RAM64x18 mem2_1_mem2_1_0_2 (
	.A_DOUT({mem2_1_mem2_1_0_2_A_DOUT[17:2], mem2_1_o[5:4]}),
	.B_DOUT({mem2_1_mem2_1_0_2_B_DOUT[17:2], mem2_o[5:4]}),
	.BUSY(NC2),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_2.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%2";
// @39:162
  RAM64x18 mem2_1_mem2_1_0_3 (
	.A_DOUT({mem2_1_mem2_1_0_3_A_DOUT[17:2], mem2_1_o[7:6]}),
	.B_DOUT({mem2_1_mem2_1_0_3_B_DOUT[17:2], mem2_o[7:6]}),
	.BUSY(NC3),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_Driver_reg_ctrl_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem2_1_mem2_1_0_3.RAMINDEX="mem2_1[7:0]%504%8%SPEED%0%3";
// @39:161
  RAM64x18 mem_1_mem_1_0_0 (
	.A_DOUT({mem_1_mem_1_0_0_A_DOUT[17:2], mem_1_o[1:0]}),
	.B_DOUT({mem_1_mem_1_0_0_B_DOUT[17:2], mem_o[1:0]}),
	.BUSY(NC4),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_0.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%0";
// @39:161
  RAM64x18 mem_1_mem_1_0_1 (
	.A_DOUT({mem_1_mem_1_0_1_A_DOUT[17:2], mem_1_o[3:2]}),
	.B_DOUT({mem_1_mem_1_0_1_B_DOUT[17:2], mem_o[3:2]}),
	.BUSY(NC5),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_1.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%1";
// @39:161
  RAM64x18 mem_1_mem_1_0_2 (
	.A_DOUT({mem_1_mem_1_0_2_A_DOUT[17:2], mem_1_o[5:4]}),
	.B_DOUT({mem_1_mem_1_0_2_B_DOUT[17:2], mem_o[5:4]}),
	.BUSY(NC6),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_2.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%2";
// @39:161
  RAM64x18 mem_1_mem_1_0_3 (
	.A_DOUT({mem_1_mem_1_0_3_A_DOUT[17:2], mem_1_o[7:6]}),
	.B_DOUT({mem_1_mem_1_0_3_B_DOUT[17:2], mem_o[7:6]}),
	.BUSY(NC7),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(un1_uSRAM_C_BLK_sig_3),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_1_mem_1_0_3.RAMINDEX="mem_1[7:0]%504%8%SPEED%0%3";
// @39:527
  CFG4 \p_LCD_SPI_Control.frame_count_8[1]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[1]),
	.D(frame_count[0]),
	.Y(frame_count_8[1])
);
defparam \p_LCD_SPI_Control.frame_count_8[1] .INIT=16'h48C0;
// @39:506
  CFG4 SPIout_byte_9_sqmuxa (
	.A(frame_start_i),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State_i[0]),
	.Y(SPIout_byte_9_sqmuxa_Z)
);
defparam SPIout_byte_9_sqmuxa.INIT=16'h0800;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[4]  (
	.A(LCD_reg_mem_data[4]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(prdata_sig_12_sn_N_13),
	.D(prdata_sig_12_6_1[4]),
	.Y(N_332)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[4] .INIT=16'h080B;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[6]  (
	.A(LCD_reg_mem_data[6]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(prdata_sig_12_sn_N_13),
	.D(prdata_sig_12_6_1[6]),
	.Y(N_334)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[6] .INIT=16'h080B;
// @39:506
  CFG4 \SPIout_byte_0[4]  (
	.A(un1_screen_send_7_Z),
	.B(SPIout_byte_13_sn_N_16_mux),
	.C(N_386),
	.D(SPIout_byte_0_1_0[4]),
	.Y(SPIout_byte_0[4])
);
defparam \SPIout_byte_0[4] .INIT=16'h54BA;
// @39:506
  CFG4 \SPIout_byte_0_1_0[4]  (
	.A(SPIout_byte[4]),
	.B(init_step_i[2]),
	.C(SPIout_byte_13_sn_i1_mux),
	.D(un1_screen_send_7_Z),
	.Y(SPIout_byte_0_1_0[4])
);
defparam \SPIout_byte_0_1_0[4] .INIT=16'h5530;
// @39:506
  CFG4 \SPIout_byte_0[3]  (
	.A(un1_screen_send_7_Z),
	.B(SPIout_byte_13_sn_N_16_mux),
	.C(N_385),
	.D(SPIout_byte_0_1_1[3]),
	.Y(SPIout_byte_0[3])
);
defparam \SPIout_byte_0[3] .INIT=16'h10FE;
// @39:506
  CFG3 \SPIout_byte_0_1_1[3]  (
	.A(SPIout_byte[3]),
	.B(init_step_i[2]),
	.C(un1_screen_send_7_Z),
	.Y(SPIout_byte_0_1_1[3])
);
defparam \SPIout_byte_0_1_1[3] .INIT=8'h53;
// @39:506
  CFG4 \SPIout_byte_0[5]  (
	.A(un1_screen_send_7_Z),
	.B(SPIout_byte_13_sn_N_16_mux),
	.C(N_387),
	.D(SPIout_byte_0_1_1[5]),
	.Y(SPIout_byte_0[5])
);
defparam \SPIout_byte_0[5] .INIT=16'h54BA;
// @39:506
  CFG3 \SPIout_byte_0_1_1[5]  (
	.A(SPIout_byte[5]),
	.B(SPIout_byte_13_sn_i1_mux),
	.C(un1_screen_send_7_Z),
	.Y(SPIout_byte_0_1_1[5])
);
defparam \SPIout_byte_0_1_1[5] .INIT=8'h53;
// @39:416
  CFG4 \LCD_reg_mem_data_0[0]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[0]),
	.C(LCD_reg_mem_data_0_1_1[0]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[0])
);
defparam \LCD_reg_mem_data_0[0] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[0]  (
	.A(mem2_o[0]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[0]),
	.Y(LCD_reg_mem_data_0_1_1[0])
);
defparam \LCD_reg_mem_data_0_1_1[0] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[3]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[3]),
	.C(LCD_reg_mem_data_0_1_1[3]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[3])
);
defparam \LCD_reg_mem_data_0[3] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[3]  (
	.A(mem2_o[3]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[3]),
	.Y(LCD_reg_mem_data_0_1_1[3])
);
defparam \LCD_reg_mem_data_0_1_1[3] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[2]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[2]),
	.C(LCD_reg_mem_data_0_1_1[2]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[2])
);
defparam \LCD_reg_mem_data_0[2] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[2]  (
	.A(mem2_o[2]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[2]),
	.Y(LCD_reg_mem_data_0_1_1[2])
);
defparam \LCD_reg_mem_data_0_1_1[2] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[7]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[7]),
	.C(LCD_reg_mem_data_0_1_1[7]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[7])
);
defparam \LCD_reg_mem_data_0[7] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[7]  (
	.A(mem2_o[7]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[7]),
	.Y(LCD_reg_mem_data_0_1_1[7])
);
defparam \LCD_reg_mem_data_0_1_1[7] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[1]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[1]),
	.C(LCD_reg_mem_data_0_1_1[1]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[1])
);
defparam \LCD_reg_mem_data_0[1] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[1]  (
	.A(mem2_o[1]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[1]),
	.Y(LCD_reg_mem_data_0_1_1[1])
);
defparam \LCD_reg_mem_data_0_1_1[1] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[6]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[6]),
	.C(LCD_reg_mem_data_0_1_1[6]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[6])
);
defparam \LCD_reg_mem_data_0[6] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[6]  (
	.A(mem2_o[6]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[6]),
	.Y(LCD_reg_mem_data_0_1_1[6])
);
defparam \LCD_reg_mem_data_0_1_1[6] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[4]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[4]),
	.C(LCD_reg_mem_data_0_1_1[4]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[4])
);
defparam \LCD_reg_mem_data_0[4] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[4]  (
	.A(mem2_o[4]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[4]),
	.Y(LCD_reg_mem_data_0_1_1[4])
);
defparam \LCD_reg_mem_data_0_1_1[4] .INIT=8'h1D;
// @39:416
  CFG4 \LCD_reg_mem_data_0[5]  (
	.A(Board_J7_c[3]),
	.B(LCD_reg_mem_data[5]),
	.C(LCD_reg_mem_data_0_1_1[5]),
	.D(un47_psel),
	.Y(LCD_reg_mem_data_0[5])
);
defparam \LCD_reg_mem_data_0[5] .INIT=16'hCC4E;
// @39:416
  CFG3 \LCD_reg_mem_data_0_1_1[5]  (
	.A(mem2_o[5]),
	.B(Driver_reg_ctrl_o[2]),
	.C(mem_o[5]),
	.Y(LCD_reg_mem_data_0_1_1[5])
);
defparam \LCD_reg_mem_data_0_1_1[5] .INIT=8'h1D;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[0]  (
	.A(SPIout_byte_13_5_1_0[0]),
	.B(N_350),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_382)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[0] .INIT=8'h5C;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5_1_0[0]  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_Vop_set[0]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(SPIout_byte_13_5_1_0[0])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_1_0[0] .INIT=8'h35;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_4[2]  (
	.A(LCD_reg_func_set[2]),
	.B(SPIout_byte_13_4_1[2]),
	.C(SPIout_byte_13_sn_i1_mux),
	.Y(N_377)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4[2] .INIT=8'h3A;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_4_1[2]  (
	.A(LCD_reg_bias_sys[2]),
	.B(init_step_i[2]),
	.C(LCD_reg_disp_ctrl[2]),
	.Y(SPIout_byte_13_4_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4_1[2] .INIT=8'h1D;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_mem_Y_i[2]),
	.D(prdata_sig_12_5_1_0[2]),
	.Y(N_314)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[2] .INIT=16'h20FD;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5_1_0[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_func_set[2]),
	.D(LCD_reg_disp_ctrl[2]),
	.Y(prdata_sig_12_5_1_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_0[2] .INIT=16'h0437;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_mem_Y_i[1]),
	.D(prdata_sig_12_5_1_1[1]),
	.Y(N_313)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[1] .INIT=16'h20EC;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5_1_1[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(LCD_reg_temp_ctrl[1]),
	.C(LCD_reg_func_set[1]),
	.Y(prdata_sig_12_5_1_1[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_1[1] .INIT=8'h27;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[7]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[7]),
	.C(mem_1_o[7]),
	.D(mem2_1_o[7]),
	.Y(N_357)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[7] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[7]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[6]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[7] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[3]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[3]),
	.C(mem_1_o[3]),
	.D(mem2_1_o[3]),
	.Y(N_353)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[3] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[3]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[2]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[3] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[6]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[6]),
	.C(mem_1_o[6]),
	.D(mem2_1_o[6]),
	.Y(N_356)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[6] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[6]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[5]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[6] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[1]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[1]),
	.C(mem_1_o[1]),
	.D(mem2_1_o[1]),
	.Y(N_351)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[1] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[1]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[0]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[1] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[5]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[5]),
	.C(mem_1_o[5]),
	.D(mem2_1_o[5]),
	.Y(N_355)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[5] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[5]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[4]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[5] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[2]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[2]),
	.C(mem_1_o[2]),
	.D(mem2_1_o[2]),
	.Y(N_352)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[2] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[2]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[1]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[2] .INIT=8'h53;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[4]  (
	.A(frame_start_i),
	.B(SPIout_byte_13_1_1[4]),
	.C(mem_1_o[4]),
	.D(mem2_1_o[4]),
	.Y(N_354)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[4] .INIT=16'hB931;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1_1[4]  (
	.A(Driver_reg_ctrl_o[2]),
	.B(SPIout_byte[3]),
	.C(frame_start_i),
	.Y(SPIout_byte_13_1_1[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1_1[4] .INIT=8'h53;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[4]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_Vop_set[4]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(Driver_reg_ctrl[4]),
	.Y(prdata_sig_12_6_1[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[4] .INIT=16'h202F;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[6]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_Vop_set[6]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(Driver_reg_ctrl[6]),
	.Y(prdata_sig_12_6_1[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[6] .INIT=16'h707F;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[7]),
	.C(prdata_sig_12_6_1[7]),
	.Y(N_325)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[7] .INIT=8'h8D;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6_1[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(Driver_reg_ctrl[7]),
	.Y(prdata_sig_12_6_1[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[7] .INIT=8'h47;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(prdata_sig_12_6_1[3]),
	.D(Driver_reg_ctrl[3]),
	.Y(N_321)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[3] .INIT=16'h1F0E;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[3]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(LCD_reg_Vop_set[3]),
	.Y(prdata_sig_12_6_1[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[3] .INIT=16'h2777;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[5]),
	.C(prdata_sig_12_6_1[5]),
	.Y(N_323)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[5] .INIT=8'h8D;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_Vop_set[5]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(Driver_reg_ctrl[5]),
	.Y(prdata_sig_12_6_1[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[5] .INIT=16'h707F;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[5]  (
	.A(prdata_sig_12_sn_N_26_mux_3),
	.B(prdata_sig_12_sn_N_10),
	.C(LCD_reg_mem_X[5]),
	.D(prdata_sig_12_1_0[5]),
	.Y(prdata_sig_12[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12[5] .INIT=16'hB380;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1_0[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(N_323),
	.C(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12_1_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[5] .INIT=8'h5C;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[3]  (
	.A(prdata_sig_12_sn_N_26_mux_3),
	.B(prdata_sig_12_sn_N_10),
	.C(LCD_reg_mem_X[3]),
	.D(prdata_sig_12_1_0[3]),
	.Y(prdata_sig_12[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12[3] .INIT=16'hB380;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_1_0[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_321),
	.D(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12_1_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[3] .INIT=16'h11F0;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_4[0]  (
	.A(init_step_i[0]),
	.B(init_step_i[2]),
	.C(SPIout_byte_13_4_1_0[0]),
	.D(SPIout_byte_13_sn_i1_mux),
	.Y(N_375)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4[0] .INIT=16'h1F11;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_4_1_0[0]  (
	.A(LCD_reg_bias_sys[0]),
	.B(init_step_i[2]),
	.C(LCD_reg_disp_ctrl[0]),
	.Y(SPIout_byte_13_4_1_0[0])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4_1_0[0] .INIT=8'h1D;
// @39:300
  CFG2 \p_Driver_reg_ctrl.un5_psel_0  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un5_psel_0)
);
defparam \p_Driver_reg_ctrl.un5_psel_0 .INIT=4'h1;
// @39:276
  CFG2 \APB_Reg_Read_process.prdata_sig_12_sn_m7_e_0  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(un54_psel_1)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m7_e_0 .INIT=4'h1;
// @39:745
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[1])
);
defparam SPIDO.INIT=4'h8;
// @39:528
  CFG2 \p_LCD_SPI_Control.un2_screen_send  (
	.A(CLK_SPI_sig),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send)
);
defparam \p_LCD_SPI_Control.un2_screen_send .INIT=4'h4;
// @39:746
  CFG2 SPICLK (
	.A(CLK_SPI_sig),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[0])
);
defparam SPICLK.INIT=4'h8;
// @39:506
  CFG2 SPIout_byte_8_sqmuxa_1 (
	.A(frame_start_i),
	.B(LCD_State_i[0]),
	.Y(SPIout_byte_8_sqmuxa_i_1)
);
defparam SPIout_byte_8_sqmuxa_1.INIT=4'h8;
// @39:614
  CFG2 \p_LCD_SPI_Control.un77_screen_send  (
	.A(frame_start_i),
	.B(frame_get_bit_Z),
	.Y(un77_screen_send)
);
defparam \p_LCD_SPI_Control.un77_screen_send .INIT=4'hE;
// @39:104
  CFG2 \LCD_State_1_voter_SYN_VL_RNI7JOH[0]  (
	.A(frame_start_i),
	.B(LCD_State_i[0]),
	.Y(SPIout_byte_13_sn_N_16_mux_1)
);
defparam \LCD_State_1_voter_SYN_VL_RNI7JOH[0] .INIT=4'h2;
// @39:300
  CFG2 \p_Driver_reg_ctrl.un5_psel_3  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.Y(un5_psel_3)
);
defparam \p_Driver_reg_ctrl.un5_psel_3 .INIT=4'h1;
// @39:256
  CFG2 \APB_Reg_Read_process.prdata_sig_12_5[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un12_psel_4)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[5] .INIT=4'h2;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_0[0]  (
	.A(LCD_reg_mem_Y_i[0]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_disp_ctrl[0]),
	.Y(N_275)
);
defparam \APB_Reg_Read_process.prdata_sig_12_0[0] .INIT=8'hB8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(LCD_reg_temp_ctrl[0]),
	.C(LCD_reg_func_set[0]),
	.Y(N_281)
);
defparam \APB_Reg_Read_process.prdata_sig_12_1[0] .INIT=8'hD8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[0]),
	.C(Driver_reg_ctrl[0]),
	.Y(N_285)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[0] .INIT=8'hD8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[1]),
	.C(Driver_reg_ctrl[1]),
	.Y(N_286)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[1] .INIT=8'hD8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_data[2]),
	.C(Driver_reg_ctrl[2]),
	.Y(N_287)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[2] .INIT=8'hD8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_bias_sys[0]),
	.C(LCD_reg_Vop_set[0]),
	.Y(N_295)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[0] .INIT=8'hE4;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_bias_sys[2]),
	.C(LCD_reg_Vop_set[2]),
	.Y(N_297)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[2] .INIT=8'hE4;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(LCD_reg_bias_sys[1]),
	.C(LCD_reg_Vop_set[1]),
	.Y(N_296)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[1] .INIT=8'hE4;
// @39:506
  CFG3 SPICLK_last_sig_0 (
	.A(CLK_SPI_sig),
	.B(Board_J7_c[3]),
	.C(SPICLK_last_sig_Z),
	.Y(SPICLK_last_sig_0_Z)
);
defparam SPICLK_last_sig_0.INIT=8'hB8;
// @39:142
  CFG3 timer_indicator_last_sig_0 (
	.A(timer_indicator_last_sig_Z),
	.B(timer_indicator_sig),
	.C(Board_J7_c[3]),
	.Y(timer_indicator_last_sig_0_Z)
);
defparam timer_indicator_last_sig_0.INIT=8'hCA;
// @24:26
  CFG2 \Driver_reg_ctrl_voter_SYN_VL_RNIJEEG[0]  (
	.A(Board_J7_c[3]),
	.B(Driver_reg_ctrl[0]),
	.Y(Driver_reg_ctrl_voter_SYN_VL_RNIJEEG[0])
);
defparam \Driver_reg_ctrl_voter_SYN_VL_RNIJEEG[0] .INIT=4'h8;
// @39:420
  CFG3 \p_LCD_reg_mem_data.un47_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un54_psel_1),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un47_psel_1)
);
defparam \p_LCD_reg_mem_data.un47_psel_1 .INIT=8'h40;
// @39:403
  CFG3 \p_LCD_reg_Vop_set.un40_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un54_psel_1),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(un40_psel_1)
);
defparam \p_LCD_reg_Vop_set.un40_psel_1 .INIT=8'h80;
// @39:439
  CFG3 \p_LCD_reg_mem_X.un54_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un54_psel_1),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un54_psel_1_0)
);
defparam \p_LCD_reg_mem_X.un54_psel_1 .INIT=8'h80;
// @39:455
  CFG3 \p_LCD_reg_mem_Y.un61_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(un54_psel_1),
	.Y(un61_psel_1)
);
defparam \p_LCD_reg_mem_Y.un61_psel_1 .INIT=8'h80;
// @39:387
  CFG3 \p_LCD_reg_bias_sys.un33_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un54_psel_1),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(un33_psel_1)
);
defparam \p_LCD_reg_bias_sys.un33_psel_1 .INIT=8'h40;
// @39:585
  CFG4 \p_LCD_SPI_Control.un41_screen_send_6  (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(un41_screen_send_6)
);
defparam \p_LCD_SPI_Control.un41_screen_send_6 .INIT=16'h0001;
// @39:585
  CFG4 \p_LCD_SPI_Control.un41_screen_send_5  (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(Driver_reg_ctrl[1]),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(un41_screen_send_5)
);
defparam \p_LCD_SPI_Control.un41_screen_send_5 .INIT=16'h0010;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_6 (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(refresh_indicator_0_sqmuxa_6_Z)
);
defparam refresh_indicator_0_sqmuxa_6.INIT=16'h8000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_5 (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(screen_finished_i),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(refresh_indicator_0_sqmuxa_5_Z)
);
defparam refresh_indicator_0_sqmuxa_5.INIT=16'h0800;
// @39:545
  CFG4 frame_start_0_sqmuxa_2 (
	.A(frame_count[0]),
	.B(frame_start_i),
	.C(frame_count[2]),
	.D(frame_count[1]),
	.Y(frame_start_0_sqmuxa_2_Z)
);
defparam frame_start_0_sqmuxa_2.INIT=16'h0001;
// @39:506
  CFG3 SPIout_byte_5_sqmuxa (
	.A(init_step_i[0]),
	.B(init_step_i[2]),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.Y(SPIout_byte_5_sqmuxa_Z)
);
defparam SPIout_byte_5_sqmuxa.INIT=8'h80;
// @39:506
  CFG4 \LCD_State_ns_0_a3_0[0]  (
	.A(LCD_State_i[0]),
	.B(init_step_i[2]),
	.C(init_step_i[1]),
	.D(init_step_i[0]),
	.Y(N_239)
);
defparam \LCD_State_ns_0_a3_0[0] .INIT=16'h0040;
// @39:534
  CFG3 \p_LCD_SPI_Control.un8_screen_send  (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(frame_count[0]),
	.Y(un8_screen_send)
);
defparam \p_LCD_SPI_Control.un8_screen_send .INIT=8'h80;
// @39:651
  CFG3 \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_uSRAM_C_BLK_sig_3)
);
defparam \gen_uSRAM_yes_buffer.un1_uSRAM_C_BLK_sig_3 .INIT=8'h8A;
// @39:545
  CFG3 SPIout_byte_11_sqmuxa (
	.A(frame_start_i),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIout_byte_11_sqmuxa_Z)
);
defparam SPIout_byte_11_sqmuxa.INIT=8'h40;
// @39:506
  CFG3 \p_LCD_SPI_Control.un41_screen_send_RNIJ62S  (
	.A(LCD_State_i[0]),
	.B(frame_start_i),
	.C(un41_screen_send),
	.Y(SPIout_byte_13_sn_N_14_mux)
);
defparam \p_LCD_SPI_Control.un41_screen_send_RNIJ62S .INIT=8'hC4;
// @39:256
  CFG3 \APB_Reg_Read_process.un1_pwrite  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(PWRITE_i_1),
	.C(COREABC_C0_0_APB3master_PSELx),
	.Y(un1_pwrite)
);
defparam \APB_Reg_Read_process.un1_pwrite .INIT=8'h40;
// @39:506
  CFG3 \init_step_voter_SYN_VL_RNI6U93[1]  (
	.A(init_step_i[0]),
	.B(init_step_i[2]),
	.C(init_step_i[1]),
	.Y(SPIout_byte_13_sn_i1_mux)
);
defparam \init_step_voter_SYN_VL_RNI6U93[1] .INIT=8'h46;
// @39:554
  CFG3 \p_LCD_SPI_Control.un35_screen_send  (
	.A(init_step_i[0]),
	.B(init_step_i[2]),
	.C(init_step_i[1]),
	.Y(un35_screen_send)
);
defparam \p_LCD_SPI_Control.un35_screen_send .INIT=8'h80;
// @39:506
  CFG3 frame_get_bit_1_sqmuxa (
	.A(frame_start_i),
	.B(screen_finished_i),
	.C(LCD_State_i[0]),
	.Y(frame_get_bit_1_sqmuxa_Z)
);
defparam frame_get_bit_1_sqmuxa.INIT=8'h80;
// @39:470
  CFG3 \init_step_voter_SYN_VL_RNIP3DE[0]  (
	.A(LCD_State_i[0]),
	.B(init_step_i[2]),
	.C(init_step_i[0]),
	.Y(SPIout_byte_13_sn_N_5)
);
defparam \init_step_voter_SYN_VL_RNIP3DE[0] .INIT=8'h01;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_1[0]  (
	.A(mem2_1_o[0]),
	.B(frame_start_i),
	.C(Driver_reg_ctrl_o[2]),
	.D(mem_1_o[0]),
	.Y(N_350)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[0] .INIT=16'hC808;
// @39:276
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_12_sn_N_13)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2 .INIT=16'hBF04;
// @39:527
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13_3_0[7]  (
	.A(SPIout_byte_4_sqmuxa_Z),
	.B(SPIout_byte_13_sn_N_5),
	.Y(SPIout_byte_13_3_0[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3_0[7] .INIT=4'hE;
// @39:352
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel_2  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(un54_psel_1),
	.D(un5_psel_3),
	.Y(un19_psel_2)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel_2 .INIT=16'h2000;
// @39:371
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel_2  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(un54_psel_1),
	.D(un5_psel_3),
	.Y(un26_psel_2)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel_2 .INIT=16'h8000;
// @39:276
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_12_sn_m18_i_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0 .INIT=16'hF8A8;
// @39:300
  CFG4 \p_Driver_reg_ctrl.un3_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(PWRITE_i_1),
	.C(COREABC_C0_0_APB3master_PENABLE),
	.D(COREABC_C0_0_APB3master_PSELx),
	.Y(un3_psel)
);
defparam \p_Driver_reg_ctrl.un3_psel .INIT=16'h1000;
// @39:506
  CFG4 SPIout_byte_4_sqmuxa (
	.A(init_step_i[0]),
	.B(init_step_i[1]),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.D(init_step_i[2]),
	.Y(SPIout_byte_4_sqmuxa_Z)
);
defparam SPIout_byte_4_sqmuxa.INIT=16'h1000;
// @39:545
  CFG4 uSRAM_B_ADDR_sig_1_sqmuxa_1 (
	.A(frame_start_i),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(LCD_State_i[0]),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z)
);
defparam uSRAM_B_ADDR_sig_1_sqmuxa_1.INIT=16'h8000;
// @39:506
  CFG3 SPIout_byte_8_sqmuxa (
	.A(un41_screen_send),
	.B(refresh_indicator_Z),
	.C(SPIout_byte_8_sqmuxa_i_1),
	.Y(SPIout_byte_8_sqmuxa_Z)
);
defparam SPIout_byte_8_sqmuxa.INIT=8'h80;
// @39:276
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5_RNI2G3P[5]  (
	.A(un54_psel_1),
	.B(un1_pwrite),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(un12_psel_4),
	.Y(prdata_sig_12_sn_N_26_mux_3)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_RNI2G3P[5] .INIT=16'h0800;
// @39:545
  CFG3 SPIout_byte_6_sqmuxa_1 (
	.A(SPIout_byte_13_sn_N_16_mux_1),
	.B(Nokia5110_Driver_0_driver_busy),
	.C(N_239),
	.Y(SPIout_byte_6_sqmuxa_1_Z)
);
defparam SPIout_byte_6_sqmuxa_1.INIT=8'h80;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_281),
	.C(N_275),
	.Y(N_312)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[0] .INIT=8'hD8;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(N_285),
	.D(N_295),
	.Y(N_318)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[0] .INIT=16'hF4B0;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(N_286),
	.D(N_296),
	.Y(N_319)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[1] .INIT=16'hF4B0;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(N_287),
	.D(N_297),
	.Y(N_320)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[2] .INIT=16'hF4B0;
// @39:506
  CFG3 \LCD_State_ns_0[0]  (
	.A(N_239),
	.B(screen_finished_i),
	.C(LCD_State_i[0]),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0[0] .INIT=8'hBA;
// @39:545
  CFG4 un1_screen_send_8 (
	.A(frame_start_i),
	.B(un77_screen_send),
	.C(screen_finished_i),
	.D(LCD_State_i[0]),
	.Y(un1_screen_send_8_i)
);
defparam un1_screen_send_8.INIT=16'h3BBB;
// @39:651
  CFG3 \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(Driver_reg_ctrl[3]),
	.C(Driver_reg_ctrl[2]),
	.Y(un1_Driver_reg_ctrl_1)
);
defparam \gen_uSRAM_yes_buffer.un1_Driver_reg_ctrl_1 .INIT=8'hA8;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[2]  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_Vop_set[2]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_368)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[2] .INIT=8'hCA;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[4]  (
	.A(SPIout_byte_8_sqmuxa_Z),
	.B(LCD_reg_Vop_set[4]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_370)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[4] .INIT=8'hCA;
// @39:506
  CFG4 chip_enable_sig_0 (
	.A(frame_get_bit_Z),
	.B(chip_enable_sig_Z),
	.C(frame_start_i),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(chip_enable_sig_0_Z)
);
defparam chip_enable_sig_0.INIT=16'hCE00;
// @39:506
  CFG3 data_command_sig_0 (
	.A(SPIout_byte_11_sqmuxa_Z),
	.B(data_command_queue_sig_Z),
	.C(Board_J7_c[2]),
	.Y(data_command_sig_0_Z)
);
defparam data_command_sig_0.INIT=8'hD8;
// @39:506
  CFG3 SPIDO_sig_0 (
	.A(SPIDO_sig_Z),
	.B(SPIout_byte_11_sqmuxa_Z),
	.C(SPIout_byte[7]),
	.Y(SPIDO_sig_0_Z)
);
defparam SPIDO_sig_0.INIT=8'hE2;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3[6]  (
	.A(SPIout_byte_5_sqmuxa_Z),
	.B(SPIout_byte_8_sqmuxa_Z),
	.C(LCD_reg_Vop_set[6]),
	.D(SPIout_byte_13_sn_N_5),
	.Y(N_372)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[6] .INIT=16'hF0EE;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[5]  (
	.A(SPIout_byte_8_sqmuxa_Z),
	.B(LCD_reg_Vop_set[5]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_371)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[5] .INIT=8'hCA;
// @39:506
  CFG4 data_command_queue_sig_0 (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(data_command_queue_sig_Z),
	.C(SPIout_byte_8_sqmuxa_i_1),
	.D(frame_start_i),
	.Y(data_command_queue_sig_0_Z)
);
defparam data_command_queue_sig_0.INIT=16'hE4EC;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[3]  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_Vop_set[3]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_369)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[3] .INIT=8'hCA;
// @39:506
  CFG4 frame_get_bit_0 (
	.A(un2_screen_send),
	.B(un1_screen_send_8_i),
	.C(frame_get_bit_Z),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(frame_get_bit_0_Z)
);
defparam frame_get_bit_0.INIT=16'hC8F0;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[1]  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_Vop_set[1]),
	.C(SPIout_byte_13_sn_N_5),
	.Y(N_367)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[1] .INIT=8'hCA;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_4[1]  (
	.A(LCD_reg_bias_sys[1]),
	.B(LCD_reg_func_set[1]),
	.C(SPIout_byte_13_sn_i1_mux),
	.D(init_step_i[2]),
	.Y(N_376)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4[1] .INIT=16'h0CAC;
// @39:104
  CFG4 \init_step_voter_SYN_VL_RNIDH2L[1]  (
	.A(init_step_i[0]),
	.B(init_step_i[1]),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.D(init_step_i[2]),
	.Y(SPIout_byte_13_sn_N_16_mux)
);
defparam \init_step_voter_SYN_VL_RNIDH2L[1] .INIT=16'hC0B0;
// @39:585
  CFG4 \p_LCD_SPI_Control.un41_screen_send  (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(un41_screen_send_6),
	.D(un41_screen_send_5),
	.Y(un41_screen_send)
);
defparam \p_LCD_SPI_Control.un41_screen_send .INIT=16'h1000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(refresh_indicator_0_sqmuxa_6_Z),
	.D(refresh_indicator_0_sqmuxa_5_Z),
	.Y(refresh_indicator_0_sqmuxa_Z)
);
defparam refresh_indicator_0_sqmuxa.INIT=16'h2000;
// @39:545
  CFG4 init_step_0_sqmuxa (
	.A(un35_screen_send),
	.B(Nokia5110_Driver_0_driver_busy),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.D(N_239),
	.Y(init_step_0_sqmuxa_Z)
);
defparam init_step_0_sqmuxa.INIT=16'h0040;
// @39:455
  CFG4 \p_LCD_reg_mem_Y.un61_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(un61_psel_1),
	.D(un3_psel),
	.Y(un61_psel)
);
defparam \p_LCD_reg_mem_Y.un61_psel .INIT=16'h1000;
// @39:527
  CFG4 un1_screen_send_7 (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un35_screen_send),
	.C(un77_screen_send),
	.D(SPIout_byte_13_sn_N_16_mux_1),
	.Y(un1_screen_send_7_Z)
);
defparam un1_screen_send_7.INIT=16'hDF5F;
// @39:439
  CFG4 \p_LCD_reg_mem_X.un54_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(un54_psel_1_0),
	.D(un3_psel),
	.Y(un54_psel)
);
defparam \p_LCD_reg_mem_X.un54_psel .INIT=16'h1000;
// @39:387
  CFG4 \p_LCD_reg_bias_sys.un33_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(un3_psel),
	.D(un33_psel_1),
	.Y(un33_psel)
);
defparam \p_LCD_reg_bias_sys.un33_psel .INIT=16'h1000;
// @39:276
  CFG3 \APB_Reg_Read_process.un1_pwrite_RNI727V  (
	.A(un1_pwrite),
	.B(prdata_sig_12_sn_m18_i_0),
	.C(un54_psel_1),
	.Y(prdata_sig_12_sn_N_10)
);
defparam \APB_Reg_Read_process.un1_pwrite_RNI727V .INIT=8'hDF;
// @39:335
  CFG4 \p_LCD_reg_func_set.un12_psel  (
	.A(un54_psel_1),
	.B(un12_psel_4),
	.C(un3_psel),
	.D(un5_psel_3),
	.Y(un12_psel)
);
defparam \p_LCD_reg_func_set.un12_psel .INIT=16'h8000;
// @39:403
  CFG4 \p_LCD_reg_Vop_set.un40_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(un3_psel),
	.D(un40_psel_1),
	.Y(un40_psel)
);
defparam \p_LCD_reg_Vop_set.un40_psel .INIT=16'h1000;
// @39:420
  CFG4 \p_LCD_reg_mem_data.un47_psel  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(un47_psel_1),
	.D(un3_psel),
	.Y(un47_psel)
);
defparam \p_LCD_reg_mem_data.un47_psel .INIT=16'h1000;
// @39:300
  CFG4 \p_Driver_reg_ctrl.un5_psel  (
	.A(un54_psel_1),
	.B(un5_psel_0),
	.C(un3_psel),
	.D(un5_psel_3),
	.Y(un5_psel)
);
defparam \p_Driver_reg_ctrl.un5_psel .INIT=16'h8000;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[3]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(uSRAM_B_ADDR_sig_7[3])
);
defparam \uSRAM_B_ADDR_sig_7[3] .INIT=4'h4;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[4]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(uSRAM_B_ADDR_sig_7[4])
);
defparam \uSRAM_B_ADDR_sig_7[4] .INIT=4'h4;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[5]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(uSRAM_B_ADDR_sig_7[5])
);
defparam \uSRAM_B_ADDR_sig_7[5] .INIT=4'h4;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[6]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(uSRAM_B_ADDR_sig_7[6])
);
defparam \uSRAM_B_ADDR_sig_7[6] .INIT=4'h4;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[7]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(uSRAM_B_ADDR_sig_7[7])
);
defparam \uSRAM_B_ADDR_sig_7[7] .INIT=4'h4;
// @39:527
  CFG2 \uSRAM_B_ADDR_sig_7[8]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(uSRAM_B_ADDR_sig_7[8])
);
defparam \uSRAM_B_ADDR_sig_7[8] .INIT=4'h4;
// @39:506
  CFG2 refresh_indicator_0 (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(refresh_indicator_Z),
	.Y(refresh_indicator_0_Z)
);
defparam refresh_indicator_0.INIT=4'h6;
// @39:276
  CFG2 \APB_Reg_Read_process.prdata_sig_12_5_RNIP0MR[5]  (
	.A(prdata_sig_12_sn_N_26_mux_3),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.Y(prdata_sig_12_sn_N_26_mux)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_RNIP0MR[5] .INIT=4'h8;
// @39:506
  CFG4 timer_indicator_last_sig_voter_SYN_VL_RNIQJCV (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(frame_get_bit_1_sqmuxa_Z),
	.C(timer_indicator_sig),
	.D(timer_indicator_last_sig_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam timer_indicator_last_sig_voter_SYN_VL_RNIQJCV.INIT=16'h2272;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[0]  (
	.A(prdata_sig_12_sn_N_13),
	.B(N_312),
	.C(N_318),
	.Y(N_328)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[0] .INIT=8'hD8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[1]  (
	.A(N_313),
	.B(prdata_sig_12_sn_N_13),
	.C(N_319),
	.Y(N_329)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[1] .INIT=8'hB8;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[2]  (
	.A(N_314),
	.B(prdata_sig_12_sn_N_13),
	.C(N_320),
	.Y(N_330)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[2] .INIT=8'hB8;
// @39:506
  CFG4 \LCD_State_0[0]  (
	.A(frame_start_i),
	.B(LCD_State_ns[0]),
	.C(LCD_State_i[0]),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(LCD_State_0[0])
);
defparam \LCD_State_0[0] .INIT=16'hD8F0;
// @39:506
  CFG4 screen_finished_0 (
	.A(screen_finished_i),
	.B(Nokia5110_Driver_0_driver_busy),
	.C(SPIout_byte_8_sqmuxa_i_1),
	.D(refresh_indicator_0_sqmuxa_Z),
	.Y(screen_finished_0_Z)
);
defparam screen_finished_0.INIT=16'hEA2A;
// @39:506
  CFG4 frame_start_0 (
	.A(frame_start_0_sqmuxa_2_Z),
	.B(un2_screen_send),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(frame_start_i),
	.Y(frame_start_0_Z)
);
defparam frame_start_0.INIT=16'h8F80;
// @39:256
  CFG3 \APB_Reg_Read_process.prdata_sig_12[7]  (
	.A(N_325),
	.B(prdata_sig_12_sn_N_13),
	.C(prdata_sig_12_sn_N_10),
	.Y(prdata_sig_12[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12[7] .INIT=8'h02;
// @39:545
  CFG4 frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un8_screen_send),
	.C(un2_screen_send),
	.D(frame_get_bit_1_sqmuxa_Z),
	.Y(frame_count_0_sqmuxa_Z)
);
defparam frame_count_0_sqmuxa.INIT=16'h0020;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[2]  (
	.A(N_368),
	.B(N_352),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_384)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[2] .INIT=8'hAC;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[4]  (
	.A(N_370),
	.B(N_354),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_386)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[4] .INIT=8'hAC;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[6]  (
	.A(N_372),
	.B(N_356),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_388)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[6] .INIT=8'hAC;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[5]  (
	.A(N_371),
	.B(N_355),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_387)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[5] .INIT=8'hAC;
// @39:557
  CFG2 \init_step_6_RNO[2]  (
	.A(init_step_0_sqmuxa_Z),
	.B(init_step_i[0]),
	.Y(CO0)
);
defparam \init_step_6_RNO[2] .INIT=4'h8;
// @39:557
  CFG2 init_step_0_sqmuxa_RNIUBOD (
	.A(init_step_0_sqmuxa_Z),
	.B(init_step_i[0]),
	.Y(init_step_0_sqmuxa_RNIUBOD_Z)
);
defparam init_step_0_sqmuxa_RNIUBOD.INIT=4'h6;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[3]  (
	.A(N_369),
	.B(N_353),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_385)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[3] .INIT=8'hAC;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[1]  (
	.A(N_367),
	.B(N_351),
	.C(SPIout_byte_13_sn_N_14_mux),
	.Y(N_383)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[1] .INIT=8'hAC;
// @39:384
  CFG3 \LCD_reg_bias_sys_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un33_psel),
	.C(LCD_reg_bias_sys[0]),
	.Y(LCD_reg_bias_sys_0[0])
);
defparam \LCD_reg_bias_sys_0[0] .INIT=8'hB8;
// @39:384
  CFG3 \LCD_reg_bias_sys_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un33_psel),
	.C(LCD_reg_bias_sys[1]),
	.Y(LCD_reg_bias_sys_0[1])
);
defparam \LCD_reg_bias_sys_0[1] .INIT=8'hB8;
// @39:384
  CFG3 \LCD_reg_bias_sys_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un33_psel),
	.C(LCD_reg_bias_sys[2]),
	.Y(LCD_reg_bias_sys_0[2])
);
defparam \LCD_reg_bias_sys_0[2] .INIT=8'hB8;
// @39:349
  CFG4 \LCD_reg_disp_ctrl_0[0]  (
	.A(un19_psel_2),
	.B(LCD_reg_disp_ctrl[0]),
	.C(COREABC_C0_0_APB3master_PWDATA[0]),
	.D(un3_psel),
	.Y(LCD_reg_disp_ctrl_0[0])
);
defparam \LCD_reg_disp_ctrl_0[0] .INIT=16'hE4CC;
// @39:349
  CFG4 \LCD_reg_disp_ctrl_0[2]  (
	.A(un19_psel_2),
	.B(LCD_reg_disp_ctrl[2]),
	.C(COREABC_C0_0_APB3master_PWDATA[2]),
	.D(un3_psel),
	.Y(LCD_reg_disp_ctrl_0[2])
);
defparam \LCD_reg_disp_ctrl_0[2] .INIT=16'hE4CC;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[7]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[7]),
	.C(COREABC_C0_0_APB3master_PWDATA[7]),
	.Y(uSRAM_C_DIN_sig_0[7])
);
defparam \uSRAM_C_DIN_sig_0[7] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[6]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[6]),
	.C(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(uSRAM_C_DIN_sig_0[6])
);
defparam \uSRAM_C_DIN_sig_0[6] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[5]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[5]),
	.C(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(uSRAM_C_DIN_sig_0[5])
);
defparam \uSRAM_C_DIN_sig_0[5] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[4]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[4]),
	.C(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(uSRAM_C_DIN_sig_0[4])
);
defparam \uSRAM_C_DIN_sig_0[4] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[3]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[3]),
	.C(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(uSRAM_C_DIN_sig_0[3])
);
defparam \uSRAM_C_DIN_sig_0[3] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[2]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[2]),
	.C(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(uSRAM_C_DIN_sig_0[2])
);
defparam \uSRAM_C_DIN_sig_0[2] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[1]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[1]),
	.C(COREABC_C0_0_APB3master_PWDATA[1]),
	.Y(uSRAM_C_DIN_sig_0[1])
);
defparam \uSRAM_C_DIN_sig_0[1] .INIT=8'hE4;
// @39:416
  CFG3 \uSRAM_C_DIN_sig_0[0]  (
	.A(un47_psel),
	.B(uSRAM_C_DIN_sig[0]),
	.C(COREABC_C0_0_APB3master_PWDATA[0]),
	.Y(uSRAM_C_DIN_sig_0[0])
);
defparam \uSRAM_C_DIN_sig_0[0] .INIT=8'hE4;
// @39:452
  CFG3 \LCD_reg_mem_Y_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un61_psel),
	.C(LCD_reg_mem_Y_i[2]),
	.Y(LCD_reg_mem_Y_0[2])
);
defparam \LCD_reg_mem_Y_0[2] .INIT=8'hB8;
// @39:452
  CFG3 \LCD_reg_mem_Y_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un61_psel),
	.C(LCD_reg_mem_Y_i[1]),
	.Y(LCD_reg_mem_Y_0[1])
);
defparam \LCD_reg_mem_Y_0[1] .INIT=8'hB8;
// @39:452
  CFG3 \LCD_reg_mem_Y_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un61_psel),
	.C(LCD_reg_mem_Y_i[0]),
	.Y(LCD_reg_mem_Y_0[0])
);
defparam \LCD_reg_mem_Y_0[0] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[7]  (
	.A(COREABC_C0_0_APB3master_PWDATA[7]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[7]),
	.Y(Driver_reg_ctrl_0[7])
);
defparam \Driver_reg_ctrl_0[7] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[6]),
	.Y(Driver_reg_ctrl_0[6])
);
defparam \Driver_reg_ctrl_0[6] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[5]),
	.Y(Driver_reg_ctrl_0[5])
);
defparam \Driver_reg_ctrl_0[5] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[4]),
	.Y(Driver_reg_ctrl_0[4])
);
defparam \Driver_reg_ctrl_0[4] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[3]),
	.Y(Driver_reg_ctrl_0[3])
);
defparam \Driver_reg_ctrl_0[3] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[2]),
	.Y(Driver_reg_ctrl_0[2])
);
defparam \Driver_reg_ctrl_0[2] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[1]),
	.Y(Driver_reg_ctrl_0[1])
);
defparam \Driver_reg_ctrl_0[1] .INIT=8'hB8;
// @39:297
  CFG3 \Driver_reg_ctrl_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un5_psel),
	.C(Driver_reg_ctrl[0]),
	.Y(Driver_reg_ctrl_0[0])
);
defparam \Driver_reg_ctrl_0[0] .INIT=8'hB8;
// @39:527
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5[7]  (
	.A(N_357),
	.B(SPIout_byte_13_3_0[7]),
	.C(SPIout_byte_8_sqmuxa_Z),
	.D(SPIout_byte_13_sn_N_14_mux),
	.Y(N_389)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[7] .INIT=16'hFCAA;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[0]),
	.Y(LCD_reg_Vop_set_0[0])
);
defparam \LCD_reg_Vop_set_0[0] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[1]),
	.Y(LCD_reg_Vop_set_0[1])
);
defparam \LCD_reg_Vop_set_0[1] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[2]),
	.Y(LCD_reg_Vop_set_0[2])
);
defparam \LCD_reg_Vop_set_0[2] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[3]),
	.Y(LCD_reg_Vop_set_0[3])
);
defparam \LCD_reg_Vop_set_0[3] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[4]),
	.Y(LCD_reg_Vop_set_0[4])
);
defparam \LCD_reg_Vop_set_0[4] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[5]),
	.Y(LCD_reg_Vop_set_0[5])
);
defparam \LCD_reg_Vop_set_0[5] .INIT=8'hB8;
// @39:400
  CFG3 \LCD_reg_Vop_set_0[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(un40_psel),
	.C(LCD_reg_Vop_set[6]),
	.Y(LCD_reg_Vop_set_0[6])
);
defparam \LCD_reg_Vop_set_0[6] .INIT=8'hB8;
// @39:368
  CFG4 \LCD_reg_temp_ctrl_0[1]  (
	.A(un26_psel_2),
	.B(LCD_reg_temp_ctrl[1]),
	.C(COREABC_C0_0_APB3master_PWDATA[1]),
	.D(un3_psel),
	.Y(LCD_reg_temp_ctrl_0[1])
);
defparam \LCD_reg_temp_ctrl_0[1] .INIT=16'hE4CC;
// @39:368
  CFG4 \LCD_reg_temp_ctrl_0[0]  (
	.A(un26_psel_2),
	.B(LCD_reg_temp_ctrl[0]),
	.C(COREABC_C0_0_APB3master_PWDATA[0]),
	.D(un3_psel),
	.Y(LCD_reg_temp_ctrl_0[0])
);
defparam \LCD_reg_temp_ctrl_0[0] .INIT=16'hE4CC;
// @39:436
  CFG3 \LCD_reg_mem_X_0[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[6]),
	.Y(LCD_reg_mem_X_0[6])
);
defparam \LCD_reg_mem_X_0[6] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[5]),
	.Y(LCD_reg_mem_X_0[5])
);
defparam \LCD_reg_mem_X_0[5] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[4]),
	.Y(LCD_reg_mem_X_0[4])
);
defparam \LCD_reg_mem_X_0[4] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[3]),
	.Y(LCD_reg_mem_X_0[3])
);
defparam \LCD_reg_mem_X_0[3] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[2]),
	.Y(LCD_reg_mem_X_0[2])
);
defparam \LCD_reg_mem_X_0[2] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[1]),
	.Y(LCD_reg_mem_X_0[1])
);
defparam \LCD_reg_mem_X_0[1] .INIT=8'hB8;
// @39:436
  CFG3 \LCD_reg_mem_X_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un54_psel),
	.C(LCD_reg_mem_X[0]),
	.Y(LCD_reg_mem_X_0[0])
);
defparam \LCD_reg_mem_X_0[0] .INIT=8'hB8;
// @39:332
  CFG3 \LCD_reg_func_set_0[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un12_psel),
	.C(LCD_reg_func_set[2]),
	.Y(LCD_reg_func_set_0[2])
);
defparam \LCD_reg_func_set_0[2] .INIT=8'hB8;
// @39:332
  CFG3 \LCD_reg_func_set_0[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(un12_psel),
	.C(LCD_reg_func_set[1]),
	.Y(LCD_reg_func_set_0[1])
);
defparam \LCD_reg_func_set_0[1] .INIT=8'hB8;
// @39:332
  CFG3 \LCD_reg_func_set_0[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un12_psel),
	.C(LCD_reg_func_set[0]),
	.Y(LCD_reg_func_set_0[0])
);
defparam \LCD_reg_func_set_0[0] .INIT=8'hB8;
// @39:527
  CFG4 un1_frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(frame_get_bit_1_sqmuxa_Z),
	.D(frame_count_0_sqmuxa_Z),
	.Y(un1_frame_count_0_sqmuxa_Z)
);
defparam un1_frame_count_0_sqmuxa.INIT=16'hFF57;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[0]  (
	.A(N_382),
	.B(N_375),
	.C(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[0])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[0] .INIT=8'hCA;
// @39:532
  CFG2 \p_LCD_SPI_Control.frame_count_8_RNO[2]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(frame_count[0]),
	.Y(CO0_0)
);
defparam \p_LCD_SPI_Control.frame_count_8_RNO[2] .INIT=4'h8;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[2]  (
	.A(N_384),
	.B(N_377),
	.C(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[2] .INIT=8'hCA;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[0]  (
	.A(LCD_reg_mem_X[0]),
	.B(N_328),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[0])
);
defparam \APB_Reg_Read_process.prdata_sig_12[0] .INIT=16'hAC0C;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[1]  (
	.A(LCD_reg_mem_X[1]),
	.B(N_329),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12[1] .INIT=16'hAC0C;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[2]  (
	.A(LCD_reg_mem_X[2]),
	.B(N_330),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12[2] .INIT=16'hAC0C;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[6]  (
	.A(LCD_reg_mem_X[6]),
	.B(N_334),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12[6] .INIT=16'hAC0C;
// @39:256
  CFG4 \APB_Reg_Read_process.prdata_sig_12[4]  (
	.A(LCD_reg_mem_X[4]),
	.B(N_332),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12[4] .INIT=16'hAC0C;
// @39:527
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[1]  (
	.A(N_383),
	.B(N_376),
	.C(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[1] .INIT=8'hCA;
// @39:527
  CFG4 \init_step_6[1]  (
	.A(SPIout_byte_6_sqmuxa_1_Z),
	.B(init_step_0_sqmuxa_Z),
	.C(init_step_i[1]),
	.D(init_step_i[0]),
	.Y(init_step_6[1])
);
defparam \init_step_6[1] .INIT=16'h1450;
// @39:527
  CFG3 \p_LCD_SPI_Control.frame_count_8[0]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[0]),
	.Y(frame_count_8[0])
);
defparam \p_LCD_SPI_Control.frame_count_8[0] .INIT=8'h48;
// @39:506
  CFG4 \SPIout_byte_0[6]  (
	.A(un1_screen_send_7_Z),
	.B(N_388),
	.C(SPIout_byte[6]),
	.D(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_0[6])
);
defparam \SPIout_byte_0[6] .INIT=16'hA0E4;
// @39:506
  CFG3 \SPIout_byte_0[0]  (
	.A(SPIout_byte_13[0]),
	.B(SPIout_byte[0]),
	.C(un1_screen_send_7_Z),
	.Y(SPIout_byte_0[0])
);
defparam \SPIout_byte_0[0] .INIT=8'hCA;
// @39:506
  CFG3 \SPIout_byte_0[2]  (
	.A(SPIout_byte_13[2]),
	.B(SPIout_byte[2]),
	.C(un1_screen_send_7_Z),
	.Y(SPIout_byte_0[2])
);
defparam \SPIout_byte_0[2] .INIT=8'hCA;
// @39:527
  CFG4 \init_step_6[2]  (
	.A(init_step_i[2]),
	.B(init_step_i[1]),
	.C(CO0),
	.D(SPIout_byte_6_sqmuxa_1_Z),
	.Y(init_step_6[2])
);
defparam \init_step_6[2] .INIT=16'h006A;
// @39:506
  CFG3 \SPIout_byte_0[1]  (
	.A(SPIout_byte_13[1]),
	.B(SPIout_byte[1]),
	.C(un1_screen_send_7_Z),
	.Y(SPIout_byte_0[1])
);
defparam \SPIout_byte_0[1] .INIT=8'hCA;
// @39:506
  CFG4 \SPIout_byte_0[7]  (
	.A(un1_screen_send_7_Z),
	.B(N_389),
	.C(SPIout_byte[7]),
	.D(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_0[7])
);
defparam \SPIout_byte_0[7] .INIT=16'hA0E4;
// @39:527
  CFG4 \p_LCD_SPI_Control.frame_count_8[2]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(un1_frame_count_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(frame_count_8[2])
);
defparam \p_LCD_SPI_Control.frame_count_8[2] .INIT=16'h60C0;
// @39:222
  timerZ1 SPI_timer (
	.Board_J7_c_0(Board_J7_c[3]),
	.Driver_reg_ctrl_0(Driver_reg_ctrl[0]),
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @39:235
  timerZ0 LCD_timer (
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i),
	.timer_indicator_sig(timer_indicator_sig)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @37:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @38:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module Delta_Sigma_Design (
  DEVRST_N,
  PADN,
  PADP,
  ADC_feedback,
  ADC_out,
  Board_J10,
  Board_J11,
  Board_J7,
  Board_J9,
  Board_LEDs
)
;
input DEVRST_N ;
input PADN ;
input PADP ;
output ADC_feedback ;
output ADC_out ;
output Board_J10 ;
output Board_J11 ;
output [4:0] Board_J7 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
wire DEVRST_N ;
wire PADN ;
wire PADP ;
wire ADC_feedback ;
wire ADC_out ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J9 ;
wire [8:0] COREABC_C0_0_APB3master_PADDR;
wire [7:0] COREABC_C0_0_APB3master_PWDATA;
wire [3:0] Board_J7_c;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire VCC ;
wire GND ;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND2_0_Y ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL1_1 ;
wire INBUF_DIFF_0_Y ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_49 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire \Nokia5110_Driver_0.PWRITE_i_1  ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_50 ;
wire Nokia5110_Driver_0_driver_busy ;
wire ADC_out_c ;
wire Delta_Sigma_Converter_0_INT ;
wire \Nokia5110_Driver_0.chip_enable_sig_i  ;
wire N_47_0 ;
wire N_48_0_0 ;
// @40:25
  OUTBUF ADC_feedback_obuf (
	.PAD(ADC_feedback),
	.D(ADC_out_c)
);
// @40:26
  OUTBUF ADC_out_obuf (
	.PAD(ADC_out),
	.D(ADC_out_c)
);
// @40:27
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(GND)
);
// @40:28
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(VCC)
);
// @40:29
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(Board_J7_c[0])
);
// @40:29
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @40:29
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(Board_J7_c[2])
);
// @40:29
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(Board_J7_c[3])
);
// @40:29
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @40:30
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(GND)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(VCC)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(GND)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(VCC)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(GND)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(VCC)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(GND)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(VCC)
);
// @40:31
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(GND)
);
// @40:398
  INBUF_DIFF INBUF_DIFF_0 (
	.Y(INBUF_DIFF_0_Y),
	.PADN(PADN),
	.PADP(PADP)
);
// @40:442
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @40:308
  AND2 AND2_0 (
	.Y(AND2_0_Y),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @40:317
  COREABC_C0 COREABC_C0_0 (
	.Board_J7_c_0(Board_J7_c[3]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.N_48_0_0(N_48_0_0),
	.N_47_0(N_47_0),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_50(N_50),
	.N_49(N_49),
	.PWRITE_i_1(\Nokia5110_Driver_0.PWRITE_i_1 ),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.N_46(N_46),
	.N_45(N_45),
	.N_44(N_44),
	.N_43(N_43)
);
// @40:338
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[8]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.N_49(N_49),
	.N_46(N_46),
	.N_45(N_45),
	.N_44(N_44),
	.N_43(N_43),
	.N_50(N_50),
	.N_47_0(N_47_0),
	.N_48_0_0(N_48_0_0)
);
// @40:364
  Delta_Sigma_Converter Delta_Sigma_Converter_0 (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.Board_J7_c_0(Board_J7_c[3]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.PWRITE_i_1(\Nokia5110_Driver_0.PWRITE_i_1 ),
	.INBUF_DIFF_0_Y(INBUF_DIFF_0_Y),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.ADC_out_c(ADC_out_c)
);
// @40:388
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @40:407
  Nokia5110_Driver Nokia5110_Driver_0 (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.Board_J7_c(Board_J7_c[3:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.PWRITE_i_1(\Nokia5110_Driver_0.PWRITE_i_1 ),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.chip_enable_sig_i(\Nokia5110_Driver_0.chip_enable_sig_i ),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy)
);
// @40:436
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Delta_Sigma_Design */

