Classic Timing Analyzer report for atividade1
Sun Apr 16 15:22:00 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                 ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.816 ns                        ; UC:uni_c|ALUSrcA     ; alu_result[29]          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 198.89 MHz ( period = 5.028 ns ) ; UC:uni_c|ALUSrcA     ; Registrador:PC|Saida[2] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; UC:uni_c|state.RTYPE ; UC:uni_c|ALUSrcB[0]     ; clk        ; clk      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                      ;                         ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                     ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 198.89 MHz ( period = 5.028 ns )                    ; UC:uni_c|ALUSrcA                                                                                                                         ; Registrador:PC|Saida[2]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.020 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                          ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                  ;
+------------------------------------------+----------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; UC:uni_c|state.RTYPE ; UC:uni_c|ALUSrcB[0] ; clk        ; clk      ; None                       ; None                       ; 0.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; UC:uni_c|state.RTYPE ; UC:uni_c|ALUSrcA    ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
+------------------------------------------+----------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To             ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 15.816 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[29] ; clk        ;
; N/A   ; None         ; 15.789 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[22] ; clk        ;
; N/A   ; None         ; 15.779 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[27] ; clk        ;
; N/A   ; None         ; 15.672 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[29] ; clk        ;
; N/A   ; None         ; 15.645 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[22] ; clk        ;
; N/A   ; None         ; 15.635 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[27] ; clk        ;
; N/A   ; None         ; 15.566 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 15.439 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[12] ; clk        ;
; N/A   ; None         ; 15.422 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 15.295 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[12] ; clk        ;
; N/A   ; None         ; 14.741 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[20] ; clk        ;
; N/A   ; None         ; 14.597 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[20] ; clk        ;
; N/A   ; None         ; 14.380 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[17] ; clk        ;
; N/A   ; None         ; 14.298 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 14.236 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[17] ; clk        ;
; N/A   ; None         ; 14.216 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[11] ; clk        ;
; N/A   ; None         ; 14.154 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 14.134 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[21] ; clk        ;
; N/A   ; None         ; 14.079 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[18] ; clk        ;
; N/A   ; None         ; 14.072 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[11] ; clk        ;
; N/A   ; None         ; 14.011 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 13.990 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[21] ; clk        ;
; N/A   ; None         ; 13.935 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[18] ; clk        ;
; N/A   ; None         ; 13.905 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[16] ; clk        ;
; N/A   ; None         ; 13.899 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 13.886 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[26] ; clk        ;
; N/A   ; None         ; 13.875 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[31] ; clk        ;
; N/A   ; None         ; 13.867 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 13.843 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[28] ; clk        ;
; N/A   ; None         ; 13.761 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[16] ; clk        ;
; N/A   ; None         ; 13.755 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 13.742 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[26] ; clk        ;
; N/A   ; None         ; 13.731 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[31] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 13.699 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[28] ; clk        ;
; N/A   ; None         ; 13.655 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[23] ; clk        ;
; N/A   ; None         ; 13.626 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 13.573 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 13.511 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[23] ; clk        ;
; N/A   ; None         ; 13.482 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 13.280 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[19] ; clk        ;
; N/A   ; None         ; 13.136 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[19] ; clk        ;
; N/A   ; None         ; 13.129 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[14] ; clk        ;
; N/A   ; None         ; 13.100 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[12]  ; clk        ;
; N/A   ; None         ; 13.089 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 13.072 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[15] ; clk        ;
; N/A   ; None         ; 12.985 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[14] ; clk        ;
; N/A   ; None         ; 12.964 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[7]   ; clk        ;
; N/A   ; None         ; 12.945 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 12.928 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[15] ; clk        ;
; N/A   ; None         ; 12.924 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[2]   ; clk        ;
; N/A   ; None         ; 12.900 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 12.870 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[25] ; clk        ;
; N/A   ; None         ; 12.864 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[30] ; clk        ;
; N/A   ; None         ; 12.824 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[24]  ; clk        ;
; N/A   ; None         ; 12.796 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[10] ; clk        ;
; N/A   ; None         ; 12.756 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 12.726 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[25] ; clk        ;
; N/A   ; None         ; 12.720 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[30] ; clk        ;
; N/A   ; None         ; 12.718 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[13]  ; clk        ;
; N/A   ; None         ; 12.652 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[10] ; clk        ;
; N/A   ; None         ; 12.486 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[25]  ; clk        ;
; N/A   ; None         ; 12.251 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[29] ; clk        ;
; N/A   ; None         ; 12.236 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[20]  ; clk        ;
; N/A   ; None         ; 12.224 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[22] ; clk        ;
; N/A   ; None         ; 12.214 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[27] ; clk        ;
; N/A   ; None         ; 12.001 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 11.874 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[12] ; clk        ;
; N/A   ; None         ; 11.176 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[20] ; clk        ;
; N/A   ; None         ; 11.128 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[6]   ; clk        ;
; N/A   ; None         ; 11.128 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[5]   ; clk        ;
; N/A   ; None         ; 11.069 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[13] ; clk        ;
; N/A   ; None         ; 11.003 ns  ; UC:uni_c|ALUSrcA                                                                                                ; alu_result[24] ; clk        ;
; N/A   ; None         ; 10.925 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[13] ; clk        ;
; N/A   ; None         ; 10.859 ns  ; UC:uni_c|ALUSrcB[0]                                                                                             ; alu_result[24] ; clk        ;
; N/A   ; None         ; 10.815 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[17] ; clk        ;
; N/A   ; None         ; 10.733 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 10.666 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[27]  ; clk        ;
; N/A   ; None         ; 10.651 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[11] ; clk        ;
; N/A   ; None         ; 10.569 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[21] ; clk        ;
; N/A   ; None         ; 10.539 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[31]  ; clk        ;
; N/A   ; None         ; 10.514 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[18] ; clk        ;
; N/A   ; None         ; 10.446 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 10.340 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[16] ; clk        ;
; N/A   ; None         ; 10.334 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 10.321 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[26] ; clk        ;
; N/A   ; None         ; 10.310 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[31] ; clk        ;
; N/A   ; None         ; 10.278 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[28] ; clk        ;
; N/A   ; None         ; 10.152 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 10.096 ns  ; Registrador:PC|Saida[2]                                                                                         ; pc_output[11]  ; clk        ;
; N/A   ; None         ; 10.090 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[23] ; clk        ;
; N/A   ; None         ; 10.061 ns  ; Registrador:PC|Saida[2]                                                                                         ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 9.921 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[8]   ; clk        ;
; N/A   ; None         ; 9.817 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[4]   ; clk        ;
; N/A   ; None         ; 9.715 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[19] ; clk        ;
; N/A   ; None         ; 9.698 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[10]  ; clk        ;
; N/A   ; None         ; 9.564 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[14] ; clk        ;
; N/A   ; None         ; 9.524 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 9.507 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[15] ; clk        ;
; N/A   ; None         ; 9.414 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[30]  ; clk        ;
; N/A   ; None         ; 9.414 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[16]  ; clk        ;
; N/A   ; None         ; 9.335 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 9.305 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[25] ; clk        ;
; N/A   ; None         ; 9.299 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.231 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[10] ; clk        ;
; N/A   ; None         ; 9.125 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[22]  ; clk        ;
; N/A   ; None         ; 8.693 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[18]  ; clk        ;
; N/A   ; None         ; 8.670 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[17]  ; clk        ;
; N/A   ; None         ; 8.200 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; mem_data[26]   ; clk        ;
; N/A   ; None         ; 8.127 ns   ; Instr_Reg:IR|Instr15_0[1]                                                                                       ; addr_imm[1]    ; clk        ;
; N/A   ; None         ; 7.846 ns   ; Instr_Reg:IR|Instr15_0[2]                                                                                       ; addr_imm[2]    ; clk        ;
; N/A   ; None         ; 7.633 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; mem_data[27]   ; clk        ;
; N/A   ; None         ; 7.597 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; mem_data[8]    ; clk        ;
; N/A   ; None         ; 7.504 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[13] ; clk        ;
; N/A   ; None         ; 7.442 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[29]  ; clk        ;
; N/A   ; None         ; 7.438 ns   ; Registrador:PC|Saida[2]                                                                                         ; alu_result[24] ; clk        ;
; N/A   ; None         ; 7.409 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[3]   ; clk        ;
; N/A   ; None         ; 7.389 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[19]  ; clk        ;
; N/A   ; None         ; 7.279 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; mem_data[18]   ; clk        ;
; N/A   ; None         ; 7.272 ns   ; Instr_Reg:IR|Instr20_16[3]                                                                                      ; rt[3]          ; clk        ;
; N/A   ; None         ; 7.266 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; mem_data[4]    ; clk        ;
; N/A   ; None         ; 7.264 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; mem_data[14]   ; clk        ;
; N/A   ; None         ; 7.244 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; mem_data[0]    ; clk        ;
; N/A   ; None         ; 7.143 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; mem_data[6]    ; clk        ;
; N/A   ; None         ; 7.128 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; mem_data[22]   ; clk        ;
; N/A   ; None         ; 7.118 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[21]  ; clk        ;
; N/A   ; None         ; 7.110 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; mem_data[25]   ; clk        ;
; N/A   ; None         ; 7.101 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; mem_data[24]   ; clk        ;
; N/A   ; None         ; 7.062 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; mem_data[21]   ; clk        ;
; N/A   ; None         ; 7.061 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; mem_data[7]    ; clk        ;
; N/A   ; None         ; 7.041 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; mem_data[20]   ; clk        ;
; N/A   ; None         ; 7.039 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; mem_data[2]    ; clk        ;
; N/A   ; None         ; 7.033 ns   ; Instr_Reg:IR|Instr20_16[2]                                                                                      ; rt[2]          ; clk        ;
; N/A   ; None         ; 7.031 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; mem_data[17]   ; clk        ;
; N/A   ; None         ; 7.019 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; mem_data[12]   ; clk        ;
; N/A   ; None         ; 7.017 ns   ; Instr_Reg:IR|Instr15_0[10]                                                                                      ; addr_imm[10]   ; clk        ;
; N/A   ; None         ; 7.017 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; mem_data[9]    ; clk        ;
; N/A   ; None         ; 7.009 ns   ; Instr_Reg:IR|Instr15_0[11]                                                                                      ; addr_imm[11]   ; clk        ;
; N/A   ; None         ; 7.008 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; mem_data[3]    ; clk        ;
; N/A   ; None         ; 7.006 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; mem_data[11]   ; clk        ;
; N/A   ; None         ; 7.005 ns   ; Instr_Reg:IR|Instr25_21[2]                                                                                      ; rs[2]          ; clk        ;
; N/A   ; None         ; 7.004 ns   ; Instr_Reg:IR|Instr15_0[13]                                                                                      ; addr_imm[13]   ; clk        ;
; N/A   ; None         ; 7.003 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; mem_data[23]   ; clk        ;
; N/A   ; None         ; 7.002 ns   ; Instr_Reg:IR|Instr20_16[4]                                                                                      ; rt[4]          ; clk        ;
; N/A   ; None         ; 7.000 ns   ; Instr_Reg:IR|Instr15_0[14]                                                                                      ; addr_imm[14]   ; clk        ;
; N/A   ; None         ; 6.998 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; mem_data[1]    ; clk        ;
; N/A   ; None         ; 6.995 ns   ; Instr_Reg:IR|Instr15_0[9]                                                                                       ; addr_imm[9]    ; clk        ;
; N/A   ; None         ; 6.898 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; mem_data[28]   ; clk        ;
; N/A   ; None         ; 6.896 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; mem_data[31]   ; clk        ;
; N/A   ; None         ; 6.875 ns   ; Instr_Reg:IR|Instr15_0[3]                                                                                       ; addr_imm[3]    ; clk        ;
; N/A   ; None         ; 6.867 ns   ; Instr_Reg:IR|Instr15_0[4]                                                                                       ; addr_imm[4]    ; clk        ;
; N/A   ; None         ; 6.824 ns   ; Instr_Reg:IR|Instr15_0[5]                                                                                       ; addr_imm[5]    ; clk        ;
; N/A   ; None         ; 6.818 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; mem_data[13]   ; clk        ;
; N/A   ; None         ; 6.817 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; mem_data[16]   ; clk        ;
; N/A   ; None         ; 6.815 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; mem_data[19]   ; clk        ;
; N/A   ; None         ; 6.815 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[14]  ; clk        ;
; N/A   ; None         ; 6.814 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; mem_data[5]    ; clk        ;
; N/A   ; None         ; 6.806 ns   ; Instr_Reg:IR|Instr20_16[0]                                                                                      ; rt[0]          ; clk        ;
; N/A   ; None         ; 6.800 ns   ; Instr_Reg:IR|Instr25_21[0]                                                                                      ; rs[0]          ; clk        ;
; N/A   ; None         ; 6.794 ns   ; Instr_Reg:IR|Instr15_0[7]                                                                                       ; addr_imm[7]    ; clk        ;
; N/A   ; None         ; 6.778 ns   ; Instr_Reg:IR|Instr15_0[0]                                                                                       ; addr_imm[0]    ; clk        ;
; N/A   ; None         ; 6.771 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[28]  ; clk        ;
; N/A   ; None         ; 6.727 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[9]   ; clk        ;
; N/A   ; None         ; 6.722 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[23]  ; clk        ;
; N/A   ; None         ; 6.722 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[15]  ; clk        ;
; N/A   ; None         ; 6.662 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; mem_data[30]   ; clk        ;
; N/A   ; None         ; 6.618 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; mem_data[29]   ; clk        ;
; N/A   ; None         ; 6.593 ns   ; Instr_Reg:IR|Instr31_26[3]                                                                                      ; op[3]          ; clk        ;
; N/A   ; None         ; 6.588 ns   ; Instr_Reg:IR|Instr25_21[4]                                                                                      ; rs[4]          ; clk        ;
; N/A   ; None         ; 6.588 ns   ; Instr_Reg:IR|Instr25_21[3]                                                                                      ; rs[3]          ; clk        ;
; N/A   ; None         ; 6.582 ns   ; Instr_Reg:IR|Instr25_21[1]                                                                                      ; rs[1]          ; clk        ;
; N/A   ; None         ; 6.575 ns   ; Instr_Reg:IR|Instr31_26[4]                                                                                      ; op[4]          ; clk        ;
; N/A   ; None         ; 6.569 ns   ; Instr_Reg:IR|Instr31_26[5]                                                                                      ; op[5]          ; clk        ;
; N/A   ; None         ; 6.564 ns   ; Instr_Reg:IR|Instr31_26[2]                                                                                      ; op[2]          ; clk        ;
; N/A   ; None         ; 6.558 ns   ; Instr_Reg:IR|Instr15_0[6]                                                                                       ; addr_imm[6]    ; clk        ;
; N/A   ; None         ; 6.551 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; mem_data[15]   ; clk        ;
; N/A   ; None         ; 6.549 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; mem_data[10]   ; clk        ;
; N/A   ; None         ; 6.543 ns   ; Instr_Reg:IR|Instr15_0[15]                                                                                      ; addr_imm[15]   ; clk        ;
; N/A   ; None         ; 6.530 ns   ; Instr_Reg:IR|Instr20_16[1]                                                                                      ; rt[1]          ; clk        ;
; N/A   ; None         ; 6.519 ns   ; Instr_Reg:IR|Instr15_0[12]                                                                                      ; addr_imm[12]   ; clk        ;
; N/A   ; None         ; 6.515 ns   ; Instr_Reg:IR|Instr15_0[8]                                                                                       ; addr_imm[8]    ; clk        ;
; N/A   ; None         ; 6.427 ns   ; Registrador:PC|Saida[2]                                                                                         ; pc_output[26]  ; clk        ;
; N/A   ; None         ; 6.230 ns   ; Instr_Reg:IR|Instr31_26[1]                                                                                      ; op[1]          ; clk        ;
; N/A   ; None         ; 6.220 ns   ; Instr_Reg:IR|Instr31_26[0]                                                                                      ; op[0]          ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 16 15:22:00 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "UC:uni_c|ALUSrcA" is a latch
    Warning: Node "UC:uni_c|ALUSrcB[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UC:uni_c|state.RTYPE_CONT" as buffer
    Info: Detected ripple clock "UC:uni_c|state.DECODE" as buffer
    Info: Detected gated clock "UC:uni_c|ALUOp~0" as buffer
Info: Clock "clk" has Internal fmax of 198.89 MHz between source register "UC:uni_c|ALUSrcA" and destination register "Registrador:PC|Saida[2]" (period= 5.028 ns)
    Info: + Longest register to register delay is 1.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcA'
        Info: 2: + IC(0.269 ns) + CELL(0.271 ns) = 0.540 ns; Loc. = LCCOMB_X2_Y41_N18; Fanout = 31; COMB Node = 'Ula32:ULA|Mux29~0'
        Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 0.936 ns; Loc. = LCCOMB_X2_Y41_N10; Fanout = 1; COMB Node = 'Registrador:PC|Saida[2]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.020 ns; Loc. = LCFF_X2_Y41_N11; Fanout = 55; REG Node = 'Registrador:PC|Saida[2]'
        Info: Total cell delay = 0.504 ns ( 49.41 % )
        Info: Total interconnect delay = 0.516 ns ( 50.59 % )
    Info: - Smallest clock skew is -4.044 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 159; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.188 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X2_Y41_N11; Fanout = 55; REG Node = 'Registrador:PC|Saida[2]'
            Info: Total cell delay = 1.526 ns ( 53.96 % )
            Info: Total interconnect delay = 1.302 ns ( 46.04 % )
        Info: - Longest clock path from clock "clk" to source register is 6.872 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c|state.DECODE'
            Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
            Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
            Info: 5: + IC(1.526 ns) + CELL(0.150 ns) = 6.872 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcA'
            Info: Total cell delay = 2.168 ns ( 31.55 % )
            Info: Total interconnect delay = 4.704 ns ( 68.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "UC:uni_c|state.RTYPE" and destination pin or register "UC:uni_c|ALUSrcB[0]" for clock "clk" (Hold time is 3.072 ns)
    Info: + Largest clock skew is 4.043 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c|state.DECODE'
            Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
            Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
            Info: 5: + IC(1.525 ns) + CELL(0.150 ns) = 6.871 ns; Loc. = LCCOMB_X2_Y41_N28; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcB[0]'
            Info: Total cell delay = 2.168 ns ( 31.55 % )
            Info: Total interconnect delay = 4.703 ns ( 68.45 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 159; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.188 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X2_Y41_N5; Fanout = 3; REG Node = 'UC:uni_c|state.RTYPE'
            Info: Total cell delay = 1.526 ns ( 53.96 % )
            Info: Total interconnect delay = 1.302 ns ( 46.04 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y41_N5; Fanout = 3; REG Node = 'UC:uni_c|state.RTYPE'
        Info: 2: + IC(0.328 ns) + CELL(0.393 ns) = 0.721 ns; Loc. = LCCOMB_X2_Y41_N28; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcB[0]'
        Info: Total cell delay = 0.393 ns ( 54.51 % )
        Info: Total interconnect delay = 0.328 ns ( 45.49 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clk" to destination pin "alu_result[29]" through register "UC:uni_c|ALUSrcA" is 15.816 ns
    Info: + Longest clock path from clock "clk" to source register is 6.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c|state.DECODE'
        Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
        Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
        Info: 5: + IC(1.526 ns) + CELL(0.150 ns) = 6.872 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcA'
        Info: Total cell delay = 2.168 ns ( 31.55 % )
        Info: Total interconnect delay = 4.704 ns ( 68.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c|ALUSrcA'
        Info: 2: + IC(0.269 ns) + CELL(0.271 ns) = 0.540 ns; Loc. = LCCOMB_X2_Y41_N18; Fanout = 31; COMB Node = 'Ula32:ULA|Mux29~0'
        Info: 3: + IC(5.576 ns) + CELL(2.828 ns) = 8.944 ns; Loc. = PIN_AK28; Fanout = 0; PIN Node = 'alu_result[29]'
        Info: Total cell delay = 3.099 ns ( 34.65 % )
        Info: Total interconnect delay = 5.845 ns ( 65.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Sun Apr 16 15:22:00 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


