# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# This file is called via  ip/dma/default/dv/sim/simulation_config.mk by this line (which points to the rtl area)
#     BENDER_MANI_LOC    = $(MAKEFILE_DIR)/../rtl 

package:
  name: dma_ip_uvm_tb
  description: "Axelera DMA IP UVM testbench"
  authors:
    - "sultan.khani@axelera.ai"

dependencies:
  dma                 :  { path: "../../rtl" }  # DMA RTL Build
# aic_common          :  { path: "../../../../aic_common/default/rtl" }
  dma_ip_uvm_common   :  { path: "../uvm/common/"    }  # DMA IP Verification testcases
  dma_ip_uvm_test     :  { path: "../uvm/tests/"    }   # DMA IP Verification testcases
  axi4pc              :  { path: "../../../../dv/axi4pc"           }             # Axi protocol checker binding
  axi_tracker         :  { path: "../../../../../dv/axi_perf_tracker" }          # Axi Performance Tracker binding
  dv_common_rtl       :  { path: "../../../../../dv/common/rtl" }                # clk/rst generators, timeouts, etc
  dma_ip_irq_uvc      :  { path: "../uvm/uvc/irq_uvc" }                          # DMA IRQ Agent (UVC)
  dma_ip_assertions   :  { path: "../uvm/assertions" }                           # DMA Assertions
  
sources:
  - target: simulation
    include_dirs:
      - .
    files:
      - hdl_top.sv
