

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Sat Apr 12 12:18:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:44->../layer.h:232]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%transposed_0_8 = alloca i32 1"   --->   Operation 6 'alloca' 'transposed_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_0_9 = alloca i32 1"   --->   Operation 7 'alloca' 'transposed_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_0_10 = alloca i32 1"   --->   Operation 8 'alloca' 'transposed_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%transposed_0_11 = alloca i32 1"   --->   Operation 9 'alloca' 'transposed_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%transposed_0_12 = alloca i32 1"   --->   Operation 10 'alloca' 'transposed_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%transposed_0_13 = alloca i32 1"   --->   Operation 11 'alloca' 'transposed_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%transposed_0_14 = alloca i32 1"   --->   Operation 12 'alloca' 'transposed_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%transposed_0_15 = alloca i32 1"   --->   Operation 13 'alloca' 'transposed_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 0, i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 14 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_45_2.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_3, i4 8" [../layer.h:44->../layer.h:232]   --->   Operation 17 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_4 = add i4 %i_3, i4 1" [../layer.h:44->../layer.h:232]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_2.i.split, void %_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub" [../layer.h:44->../layer.h:232]   --->   Operation 19 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %i_3" [../layer.h:44->../layer.h:232]   --->   Operation 20 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i4 %i_3" [../layer.h:44->../layer.h:232]   --->   Operation 21 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln44" [../layer.h:46->../layer.h:232]   --->   Operation 22 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.79ns)   --->   "%input_0_load = load i3 %input_0_addr" [../layer.h:46->../layer.h:232]   --->   Operation 23 'load' 'input_0_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (1.03ns)   --->   "%switch_ln46 = switch i3 %trunc_ln44, void %call7.0.0.0.i25.case.7, i3 0, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge, i3 1, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge4, i3 2, void %call7.0.0.0.i25.case.2, i3 3, void %call7.0.0.0.i25.case.3, i3 4, void %call7.0.0.0.i25.case.4, i3 5, void %call7.0.0.0.i25.case.5, i3 6, void %call7.0.0.0.i25.case.6" [../layer.h:46->../layer.h:232]   --->   Operation 24 'switch' 'switch_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 %i_4, i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i" [../layer.h:44->../layer.h:232]   --->   Operation 26 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%transposed_0_8_load = load i25 %transposed_0_8"   --->   Operation 48 'load' 'transposed_0_8_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%transposed_0_9_load = load i25 %transposed_0_9"   --->   Operation 49 'load' 'transposed_0_9_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%transposed_0_10_load = load i25 %transposed_0_10"   --->   Operation 50 'load' 'transposed_0_10_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%transposed_0_11_load = load i25 %transposed_0_11"   --->   Operation 51 'load' 'transposed_0_11_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%transposed_0_12_load = load i25 %transposed_0_12"   --->   Operation 52 'load' 'transposed_0_12_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%transposed_0_13_load = load i25 %transposed_0_13"   --->   Operation 53 'load' 'transposed_0_13_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%transposed_0_14_load = load i25 %transposed_0_14"   --->   Operation 54 'load' 'transposed_0_14_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%transposed_0_15_load = load i25 %transposed_0_15"   --->   Operation 55 'load' 'transposed_0_15_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_15_out, i25 %transposed_0_15_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_14_out, i25 %transposed_0_14_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_13_out, i25 %transposed_0_13_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_12_out, i25 %transposed_0_12_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_11_out, i25 %transposed_0_11_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_10_out, i25 %transposed_0_10_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_9_out, i25 %transposed_0_9_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_8_out, i25 %transposed_0_8_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:44->../layer.h:232]   --->   Operation 27 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:44->../layer.h:232]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [../layer.h:44->../layer.h:232]   --->   Operation 29 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.79ns)   --->   "%input_0_load = load i3 %input_0_addr" [../layer.h:46->../layer.h:232]   --->   Operation 30 'load' 'input_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %input_0_load" [../layer.h:46->../layer.h:232]   --->   Operation 31 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_8" [../layer.h:46->../layer.h:232]   --->   Operation 32 'store' 'store_ln46' <Predicate = (trunc_ln44 == 6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 33 'br' 'br_ln46' <Predicate = (trunc_ln44 == 6)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_9" [../layer.h:46->../layer.h:232]   --->   Operation 34 'store' 'store_ln46' <Predicate = (trunc_ln44 == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 35 'br' 'br_ln46' <Predicate = (trunc_ln44 == 5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_10" [../layer.h:46->../layer.h:232]   --->   Operation 36 'store' 'store_ln46' <Predicate = (trunc_ln44 == 4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 37 'br' 'br_ln46' <Predicate = (trunc_ln44 == 4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_11" [../layer.h:46->../layer.h:232]   --->   Operation 38 'store' 'store_ln46' <Predicate = (trunc_ln44 == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 39 'br' 'br_ln46' <Predicate = (trunc_ln44 == 3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_12" [../layer.h:46->../layer.h:232]   --->   Operation 40 'store' 'store_ln46' <Predicate = (trunc_ln44 == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 41 'br' 'br_ln46' <Predicate = (trunc_ln44 == 2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_13" [../layer.h:46->../layer.h:232]   --->   Operation 42 'store' 'store_ln46' <Predicate = (trunc_ln44 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 43 'br' 'br_ln46' <Predicate = (trunc_ln44 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_14" [../layer.h:46->../layer.h:232]   --->   Operation 44 'store' 'store_ln46' <Predicate = (trunc_ln44 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 45 'br' 'br_ln46' <Predicate = (trunc_ln44 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_15" [../layer.h:46->../layer.h:232]   --->   Operation 46 'store' 'store_ln46' <Predicate = (trunc_ln44 == 7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 47 'br' 'br_ln46' <Predicate = (trunc_ln44 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln44', ../layer.h:44->../layer.h:232) of constant 0 on local variable 'i', ../layer.h:44->../layer.h:232 [19]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:44->../layer.h:232) on local variable 'i', ../layer.h:44->../layer.h:232 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', ../layer.h:44->../layer.h:232) [23]  (0.868 ns)
	'store' operation 0 bit ('store_ln44', ../layer.h:44->../layer.h:232) of variable 'i', ../layer.h:44->../layer.h:232 on local variable 'i', ../layer.h:44->../layer.h:232 [61]  (0.489 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'load' operation 24 bit ('input_0_load', ../layer.h:46->../layer.h:232) on array 'input_0' [33]  (0.790 ns)
	'store' operation 0 bit ('store_ln46', ../layer.h:46->../layer.h:232) of variable 'zext_ln46', ../layer.h:46->../layer.h:232 on local variable 'transposed_0_12' [49]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
