\hypertarget{struct_d_b_g_m_c_u___type_def}{}\doxysection{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug M\+CU.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{I\+D\+C\+O\+DE}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}{A\+P\+B1\+F\+Z\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}{A\+P\+B1\+F\+Z\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{A\+P\+B2\+FZ}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug M\+CU. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}\label{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR1@{APB1FZR1}}
\index{APB1FZR1@{APB1FZR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR1}{APB1FZR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B1\+F\+Z\+R1}

Debug M\+CU A\+P\+B1 freeze register 1, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}\label{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR2@{APB1FZR2}}
\index{APB1FZR2@{APB1FZR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR2}{APB1FZR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B1\+F\+Z\+R2}

Debug M\+CU A\+P\+B1 freeze register 2, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}\label{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZ}{APB2FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+P\+B2\+FZ}

Debug M\+CU A\+P\+B2 freeze register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug M\+CU configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+D\+C\+O\+DE}

M\+CU device ID code, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
