#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfbb0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfc97c0 .scope module, "tb" "tb" 3 133;
 .timescale -12 -12;
L_0xfc1560 .functor NOT 1, L_0x101b1c0, C4<0>, C4<0>, C4<0>;
L_0xfb9460 .functor XOR 32, L_0x101ae50, L_0x101aef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xfb96c0 .functor XOR 32, L_0xfb9460, L_0x101b010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x10095c0_0 .net *"_ivl_10", 31 0, L_0x101b010;  1 drivers
v0x10096c0_0 .net *"_ivl_12", 31 0, L_0xfb96c0;  1 drivers
v0x10097a0_0 .net *"_ivl_2", 31 0, L_0x101ad80;  1 drivers
v0x1009860_0 .net *"_ivl_4", 31 0, L_0x101ae50;  1 drivers
v0x1009940_0 .net *"_ivl_6", 31 0, L_0x101aef0;  1 drivers
v0x1009a70_0 .net *"_ivl_8", 31 0, L_0xfb9460;  1 drivers
v0x1009b50_0 .net "areset", 0 0, L_0xfb9220;  1 drivers
v0x1009bf0_0 .var "clk", 0 0;
v0x1009c90_0 .net "predict_history_dut", 31 0, v0x1008d10_0;  1 drivers
v0x1009de0_0 .net "predict_history_ref", 31 0, v0xfc1630_0;  1 drivers
v0x1009e80_0 .net "predict_taken", 0 0, L_0x100a7c0;  1 drivers
v0x1009f20_0 .net "predict_valid", 0 0, v0x1007c00_0;  1 drivers
v0x1009fc0_0 .var/2u "stats1", 159 0;
v0x100a080_0 .var/2u "strobe", 0 0;
v0x100a140_0 .net "tb_match", 0 0, L_0x101b1c0;  1 drivers
v0x100a1e0_0 .net "tb_mismatch", 0 0, L_0xfc1560;  1 drivers
v0x100a280_0 .net "train_history", 31 0, L_0x101ac50;  1 drivers
v0x100a450_0 .net "train_mispredicted", 0 0, v0x1007fa0_0;  1 drivers
v0x100a4f0_0 .net "train_taken", 0 0, L_0x100a9f0;  1 drivers
v0x100a590_0 .net "wavedrom_enable", 0 0, v0x10081e0_0;  1 drivers
v0x100a630_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1008280_0;  1 drivers
v0x100a6d0_0 .net "wavedrom_title", 511 0, v0x1008470_0;  1 drivers
L_0x101ad80 .concat [ 32 0 0 0], v0xfc1630_0;
L_0x101ae50 .concat [ 32 0 0 0], v0xfc1630_0;
L_0x101aef0 .concat [ 32 0 0 0], v0x1008d10_0;
L_0x101b010 .concat [ 32 0 0 0], v0xfc1630_0;
L_0x101b1c0 .cmp/eeq 32, L_0x101ad80, L_0xfb96c0;
S_0xfd62d0 .scope module, "good1" "reference_module" 3 182, 3 4 0, S_0xfc97c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0xfc0cb0_0 .net "areset", 0 0, L_0xfb9220;  alias, 1 drivers
v0xfc1200_0 .net "clk", 0 0, v0x1009bf0_0;  1 drivers
v0xfc1630_0 .var "predict_history", 31 0;
v0xfb9290_0 .net "predict_taken", 0 0, L_0x100a7c0;  alias, 1 drivers
v0xfb94d0_0 .net "predict_valid", 0 0, v0x1007c00_0;  alias, 1 drivers
v0xfb9730_0 .net "train_history", 31 0, L_0x101ac50;  alias, 1 drivers
v0xfb9d70_0 .net "train_mispredicted", 0 0, v0x1007fa0_0;  alias, 1 drivers
v0x1006740_0 .net "train_taken", 0 0, L_0x100a9f0;  alias, 1 drivers
E_0xfc8040 .event posedge, v0xfc0cb0_0, v0xfc1200_0;
S_0x1006950 .scope module, "stim1" "stimulus_gen" 3 173, 3 29 0, S_0xfc97c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 1 "train_mispredicted";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 32 "train_history";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
    .port_info 10 /OUTPUT 32 "wavedrom_hide_after_time";
L_0xfb9220 .functor BUFZ 1, v0x1007cd0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb62ecf80a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x10076b0_0 .net *"_ivl_10", 31 0, L_0x7fb62ecf80a8;  1 drivers
L_0x7fb62ecf8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1007790_0 .net *"_ivl_2", 0 0, L_0x7fb62ecf8018;  1 drivers
L_0x7fb62ecf8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1007870_0 .net *"_ivl_6", 0 0, L_0x7fb62ecf8060;  1 drivers
v0x1007930_0 .net "areset", 0 0, L_0xfb9220;  alias, 1 drivers
v0x10079d0_0 .net "clk", 0 0, v0x1009bf0_0;  alias, 1 drivers
v0x1007ac0_0 .net "predict_taken", 0 0, L_0x100a7c0;  alias, 1 drivers
v0x1007b60_0 .var "predict_taken_r", 0 0;
v0x1007c00_0 .var "predict_valid", 0 0;
v0x1007cd0_0 .var "reset", 0 0;
v0x1007d70_0 .net "tb_match", 0 0, L_0x101b1c0;  alias, 1 drivers
v0x1007e10_0 .net "train_history", 31 0, L_0x101ac50;  alias, 1 drivers
v0x1007ee0_0 .var "train_history_r", 31 0;
v0x1007fa0_0 .var "train_mispredicted", 0 0;
v0x1008070_0 .net "train_taken", 0 0, L_0x100a9f0;  alias, 1 drivers
v0x1008140_0 .var "train_taken_r", 0 0;
v0x10081e0_0 .var "wavedrom_enable", 0 0;
v0x1008280_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1008470_0 .var "wavedrom_title", 511 0;
E_0xfc79e0/0 .event negedge, v0xfc1200_0;
E_0xfc79e0/1 .event posedge, v0xfc1200_0;
E_0xfc79e0 .event/or E_0xfc79e0/0, E_0xfc79e0/1;
L_0x100a7c0 .functor MUXZ 1, L_0x7fb62ecf8018, v0x1007b60_0, v0x1007c00_0, C4<>;
L_0x100a9f0 .functor MUXZ 1, L_0x7fb62ecf8060, v0x1008140_0, v0x1007fa0_0, C4<>;
L_0x101ac50 .functor MUXZ 32, L_0x7fb62ecf80a8, v0x1007ee0_0, v0x1007fa0_0, C4<>;
S_0x1006c90 .scope task, "reset_test" "reset_test" 3 61, 3 61 0, S_0x1006950;
 .timescale -12 -12;
v0x1006ef0_0 .var/2u "arfail", 0 0;
v0x1006fd0_0 .var "async", 0 0;
v0x1007090_0 .var/2u "datafail", 0 0;
v0x1007130_0 .var/2u "srfail", 0 0;
E_0xfc7c30 .event posedge, v0xfc1200_0;
E_0xfaf9f0 .event negedge, v0xfc1200_0;
TD_tb.stim1.reset_test ;
    %wait E_0xfc7c30;
    %wait E_0xfc7c30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc7c30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xfaf9f0;
    %load/vec4 v0x1007d70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1007090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %wait E_0xfc7c30;
    %load/vec4 v0x1007d70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1006ef0_0, 0, 1;
    %wait E_0xfc7c30;
    %load/vec4 v0x1007d70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1007130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %load/vec4 v0x1007130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 75 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1006ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1006fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1007090_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1006fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 77 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x10071f0 .scope task, "wavedrom_start" "wavedrom_start" 3 52, 3 52 0, S_0x1006950;
 .timescale -12 -12;
v0x10073f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10074d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 55, 3 55 0, S_0x1006950;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1008710 .scope module, "top_module1" "top_module" 3 192, 4 1 0, S_0xfc97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v0x1008a50_0 .net "areset", 0 0, L_0xfb9220;  alias, 1 drivers
v0x1008b60_0 .var "areset_ff", 0 0;
v0x1008c20_0 .net "clk", 0 0, v0x1009bf0_0;  alias, 1 drivers
v0x1008d10_0 .var "predict_history", 31 0;
v0x1008dd0_0 .net "predict_taken", 0 0, L_0x100a7c0;  alias, 1 drivers
v0x1008f10_0 .net "predict_valid", 0 0, v0x1007c00_0;  alias, 1 drivers
v0x1009000_0 .net "train_history", 31 0, L_0x101ac50;  alias, 1 drivers
v0x1009110_0 .net "train_mispredicted", 0 0, v0x1007fa0_0;  alias, 1 drivers
v0x1009200_0 .net "train_taken", 0 0, L_0x100a9f0;  alias, 1 drivers
E_0xfe9350/0 .event negedge, v0x1008b60_0;
E_0xfe9350/1 .event posedge, v0xfc1200_0;
E_0xfe9350 .event/or E_0xfe9350/0, E_0xfe9350/1;
S_0x10093f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 204, 3 204 0, S_0xfc97c0;
 .timescale -12 -12;
E_0xfe9670 .event anyedge, v0x100a080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x100a080_0;
    %nor/r;
    %assign/vec4 v0x100a080_0, 0;
    %wait E_0xfe9670;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1006950;
T_4 ;
    %wait E_0xfc7c30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %wait E_0xfc7c30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007fa0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x1007ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1008140_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1006fd0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1006c90;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10074d0;
    %join;
    %wait E_0xfc7c30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007c00_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc7c30;
    %vpi_func 3 110 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x1007b60_0, 0;
    %assign/vec4 v0x1007c00_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007c00_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc7c30;
    %vpi_func 3 113 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x1007b60_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007c00_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc7c30;
    %vpi_func 3 115 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x1007b60_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1007fa0_0, 0;
    %wait E_0xfc7c30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1007fa0_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc7c30;
    %vpi_func 3 119 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x1007b60_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10074d0;
    %join;
    %pushi/vec4 2000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc79e0;
    %vpi_func 3 123 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x1008140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1007b60_0, 0;
    %assign/vec4 v0x1007c00_0, 0;
    %vpi_func 3 124 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x1007ee0_0, 0;
    %vpi_func 3 125 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1007fa0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xfd62d0;
T_5 ;
    %wait E_0xfc8040;
    %load/vec4 v0xfc0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfc1630_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xfb9d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xfb9730_0;
    %load/vec4 v0x1006740_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0xfc1630_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xfb94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xfc1630_0;
    %load/vec4 v0xfb9290_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0xfc1630_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1008710;
T_6 ;
    %wait E_0xfc7c30;
    %load/vec4 v0x1008a50_0;
    %assign/vec4 v0x1008b60_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1008710;
T_7 ;
    %wait E_0xfe9350;
    %load/vec4 v0x1008b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1008d10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1009110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1009000_0;
    %load/vec4 v0x1009200_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x1008d10_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1008f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1008d10_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x1008dd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1008d10_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xfc97c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1009bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100a080_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xfc97c0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1009bf0_0;
    %inv;
    %store/vec4 v0x1009bf0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xfc97c0;
T_10 ;
    %vpi_call/w 3 165 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 166 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10079d0_0, v0x100a1e0_0, v0x1009bf0_0, v0x1009b50_0, v0x1009f20_0, v0x1009e80_0, v0x100a450_0, v0x100a4f0_0, v0x100a280_0, v0x1009de0_0, v0x1009c90_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xfc97c0;
T_11 ;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 213 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 214 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 216 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 217 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 218 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xfc97c0;
T_12 ;
    %wait E_0xfc79e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1009fc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1009fc0_0, 4, 32;
    %load/vec4 v0x100a140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1009fc0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1009fc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1009fc0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1009de0_0;
    %load/vec4 v0x1009de0_0;
    %load/vec4 v0x1009c90_0;
    %xor;
    %load/vec4 v0x1009de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1009fc0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1009fc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1009fc0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/history_shift/history_shift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/history_shift/iter6/response2/top_module.sv";
