// Seed: 2129768357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_16;
  tri  id_25 = 1 == id_5[-1 :-1];
  tri  id_26 = 1'b0;
  wire id_27;
  wire id_28;
  assign id_21 = id_26;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_3 = 32'd98
) (
    input tri0  id_0,
    input wor   _id_1,
    input tri1  id_2,
    input tri   _id_3,
    input uwire id_4,
    input uwire id_5,
    input tri   id_6
);
  logic [id_3  -  1 'b0 : -1] id_8;
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_26 = 0;
  assign id_9[id_1] = -1;
  wire [!  (  -1  ) : 1 'b0] id_10;
endmodule
