datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
nRF52805,What is the bit_offset of CH5 field from CHG[0] register from PPI peripheral for nrf52805 microcontroller?,5,568 + 32 * 5 + 5],28,568 + 32 * 5 + 5],28,0.46013808,0.46013808,0.5650222,0.5650222
nRF52805,What is the bit_width of ENDTX field from INTEN register from UARTE0 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[10] register from EGU0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of PIN1 field from DIR register from P0 peripheral for nrf52805 microcontroller?,Pin 1,PIN1 Direction 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Pin 1 Direction 0 Output 1 Input 0x00000001 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN1 Direction 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Pin 1 Direction 0 Output 1 Input 0x00000001 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.46263343,0.46263343,0.43984324,0.43984324
nRF52805,What is the size of EVENTS_TRIGGERED[2] register from EGU0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the bit_offset of TRIGGERED7 field from INTEN register from EGU1 peripheral for nrf52805 microcontroller?,7,23,23,23,23,0.54268503,0.54268503,0.54268503,0.54268503
nRF52805,What is the bit_offset of CUSTOMER field from CUSTOMER[10] register from UICR peripheral for nrf52805 microcontroller?,0,24,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,24,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.43377078,0.43377078,0.3871085,0.3871085
nRF52805,What is the bit_width of PHYEND field from INTENCLR register from RADIO peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the bit_offset of PIN7 field from DIR register from P0 peripheral for nrf52805 microcontroller?,7,7,7,7,7,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_offset of WRITE field from INTENCLR register from TWIS0 peripheral for nrf52805 microcontroller?,25,0x014,0x01c,0x014,0x01c,0.25821257,0.25821257,0.20733772,0.20733772
nRF52805,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[15] register from EGU1 peripheral for nrf52805 microcontroller?,0,0x00000000,0x1000 + (n × 0x4),0x00000000,0x1000 + (n × 0x4),0.58084786,0.58084786,0.46082684,0.46082684
nRF52805,What is the description of EVENTS_COMPARE field from EVENTS_COMPARE[4] register from TIMER2 peripheral for nrf52805 microcontroller?,Compare event on CC[n] match,CC0 Compare event on CC0 match,Compare event on CC[4] match,CC0 Compare event on CC0 match,Compare event on CC[4] match,0.92267966,0.92267966,0.9530185,0.9530185
nRF52805,What is the address_offset of EVENTS_TICK register from RTC1 peripheral for nrf52805 microcontroller?,0x100,0x100,0x100,0x100,0x100,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of BREAK field from ERRORSRC register from UART0 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the address_offset of CC[1] register from TIMER2 peripheral for nrf52805 microcontroller?,0x544,0x544,0x544,0x544,0x544,1.0,1.0,1.0,1.0
nRF52805,What is the description of DOG field from RESETREAS register from POWER peripheral for nrf52805 microcontroller?,Reset from watchdog detected,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1,0.05788675,0.05788675,-0.0071038827,-0.0071038827
nRF52805,What is the size of CUSTOMER[10] register from UICR peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the description of EVENTS_PHYEND register from RADIO peripheral for nrf52805 microcontroller?,"Generated when last bit is sent on air, or received from air",PHYEND EVENTS_PHYEND EVENTS_PHYEND Description PHY end of packet received or transmitted EVENTS_PHYSTART 0x168 PHY start of packet received or transmitted EVENTS_PHYTXSTART 0x16c PHY start of packet transmission EVENTS_PHYTXEND 0x170 PHY end of packet transmission EVENTS_PHYRXSTART 0x174 PHY start of packet reception EVENTS_PHYRXEND 0x178 PHY end of packet reception EVENTS_PHYCCA0 0x17c PHY CCA0 state EVENTS_PHYCCA1 0x180 PHY CCA1 state EVENTS_PHYCCA2 0x184 PHY CCA2 state EVENTS_PHYCCA3 0x188 PHY CCA3 state EVENTS_PHYCCA4 0x18c PHY CCA4 state EVENTS_PHYCCA5 0x190 PHY CCA5 state EVENTS_PHYCCA6 0x194 PHY CCA6 state EVENTS_PHYCCA7 0x198 PHY CCA7 state EVENTS_PHYCCA8 0x19c PHY CCA8 state EVENTS_PHYCCA9 0x1a0 PHY CCA9 state EVENTS_PHYCCA10 0x1a4 PHY CCA10 state EVENTS_PHYCCA11 0x1a8 PHY CCA11 state EVENTS_PHYCCA12 0x1ac PHY CCA12 state EVENTS_PHYCCA13 0x1b0 PHY CCA13 state EVENTS_PHYCCA14 0x1b4 PHY CCA14 state EVENTS_PHYCCA15 0x1b8 PHY CCA15 state EVENTS_PHYCCA16 0x1bc PHY CCA16 state EVENTS_PHYCCA17 0x1c0 PHY CCA17 state EVENTS_PHYCCA18 0x1c4 PHY CCA18 state EVENTS_PHYCCA19 0x1c8 PHY CCA19 state EVENTS_PHYCCA20 0x1cc PHY CCA20 state EVENTS_PHYCCA21 0x1d0 PHY CCA21 state EVENTS_PHYCCA22 0x1d4 PHY CCA22 state EVENTS_PHYCCA23 0x1d8 PHY CCA23 state EVENTS_PHYCCA24 0x1dc PHY CCA24 state EVENTS_PHYCCA25 0x1e0 PHY CCA,PHYEND Event generated from RADIO.,PHYEND EVENTS_PHYEND EVENTS_PHYEND Description PHY end of packet received or transmitted EVENTS_PHYSTART 0x168 PHY start of packet received or transmitted EVENTS_PHYTXSTART 0x16c PHY start of packet transmission EVENTS_PHYTXEND 0x170 PHY end of packet transmission EVENTS_PHYRXSTART 0x174 PHY start of packet reception EVENTS_PHYRXEND 0x178 PHY end of packet reception EVENTS_PHYCCA0 0x17c PHY CCA0 state EVENTS_PHYCCA1 0x180 PHY CCA1 state EVENTS_PHYCCA2 0x184 PHY CCA2 state EVENTS_PHYCCA3 0x188 PHY CCA3 state EVENTS_PHYCCA4 0x18c PHY CCA4 state EVENTS_PHYCCA5 0x190 PHY CCA5 state EVENTS_PHYCCA6 0x194 PHY CCA6 state EVENTS_PHYCCA7 0x198 PHY CCA7 state EVENTS_PHYCCA8 0x19c PHY CCA8 state EVENTS_PHYCCA9 0x1a0 PHY CCA9 state EVENTS_PHYCCA10 0x1a4 PHY CCA10 state EVENTS_PHYCCA11 0x1a8 PHY CCA11 state EVENTS_PHYCCA12 0x1ac PHY CCA12 state EVENTS_PHYCCA13 0x1b0 PHY CCA13 state EVENTS_PHYCCA14 0x1b4 PHY CCA14 state EVENTS_PHYCCA15 0x1b8 PHY CCA15 state EVENTS_PHYCCA16 0x1bc PHY CCA16 state EVENTS_PHYCCA17 0x1c0 PHY CCA17 state EVENTS_PHYCCA18 0x1c4 PHY CCA18 state EVENTS_PHYCCA19 0x1c8 PHY CCA19 state EVENTS_PHYCCA20 0x1cc PHY CCA20 state EVENTS_PHYCCA21 0x1d0 PHY CCA21 state EVENTS_PHYCCA22 0x1d4 PHY CCA22 state EVENTS_PHYCCA23 0x1d8 PHY CCA23 state EVENTS_PHYCCA24 0x1dc PHY CCA24 state EVENTS_PHYCCA25 0x1e0 PHY CCA,PHYEND Event generated from RADIO.,0.3424114,0.3424114,0.3432505,0.3432505
nRF52805,What is the bit_offset of TRIGGERED4 field from INTEN register from EGU0 peripheral for nrf52805 microcontroller?,4,24,28,24,28,0.67227113,0.67227113,0.5567951,0.5567951
nRF52805,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52805 microcontroller?,1,16,32,16,32,0.4854614,0.4854614,0.49268645,0.49268645
nRF52805,What is the size of SHORTS register from RNG peripheral for nrf52805 microcontroller?,32,0x4000e000,0x1000,0x4000e000,0x1000,0.18665814,0.18665814,0.21143654,0.21143654
nRF52805,What is the bit_offset of PORT field from INTENSET register from GPIOTE peripheral for nrf52805 microcontroller?,31,25,0x10000000,25,0x10000000,0.7407342,0.7407342,0.15324076,0.15324076
nRF52805,What is the bit_width of PIN16 field from OUTCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of END field from INTENCLR register from SPIM0 peripheral for nrf52805 microcontroller?,6,0x308,0x100,0x308,0x100,0.39370996,0.39370996,0.25723106,0.25723106
nRF52805,What is the bit_offset of CH31 field from CHG[1] register from PPI peripheral for nrf52805 microcontroller?,31,31,31,31,31,1.0,1.0,1.0,1.0
nRF52805,What is the description of CRCSTATUS register from RADIO peripheral for nrf52805 microcontroller?,CRC status,CRC status register.,"CRC status register. Describes the status of CRC calculation. Bit 0 is set if CRC is correct, bit 1 is set if CRC is incorrect.",CRC status register.,"CRC status register. Describes the status of CRC calculation. Bit 0 is set if CRC is correct, bit 1 is set if CRC is incorrect.",0.8668977,0.8668977,0.6147911,0.6147911
nRF52805,List all the fields of MODE register from TIMER2 peripheral for nrf52805 microcontroller.,MODE,"MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODECOMP, MODEDEC, MODEIT, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERET","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144, MODE145, MODE","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODECOMP, MODEDEC, MODEIT, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERETRIG, MODEUPD, MODECORR, MODEDEC, MODESTRG, MODERET","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144, MODE145, MODE",0.37983215,0.37983215,0.34690487,0.34690487
nRF52805,What is the description of TASKS_STARTRX field from TASKS_STARTRX register from UARTE0 peripheral for nrf52805 microcontroller?,Start UART receiver,Start UART receiver.,Start UART receiver.,Start UART receiver.,Start UART receiver.,0.87119377,0.87119377,0.87119377,0.87119377
nRF52805,What is the bit_offset of BITMODE field from BITMODE register from TIMER2 peripheral for nrf52805 microcontroller?,0,0x508,0x508,0x508,0x508,0.5746329,0.5746329,0.5746329,0.5746329
nRF52805,List all the fields of EVENTS_TRIGGERED[11] register from EGU1 peripheral for nrf52805 microcontroller.,EVENTS_TRIGGERED,"EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","TRIGGERED, READY, STARTED, STOPPED, END, ADDRESS, DISABLE, TXEN, RXEN, TXDDS, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CC, CCV, RXDRV, TXDRV, RXSEARCH, TXSEARCH, RXPRS, TXPRS, RXPTR, TXPTR, RXFULL, TXFULL, RXFULL2, TXFULL2, RXNOTEMPTY, TXNOTFULL, RXCMPF, TXCMPF, RXLEN, TXLEN, RXDATA, TXDATA, CCMASK, CCVMASK, RXDRVMASK, TXDRVMASK, RXPRSMASK, TXPRSMASK, RXPTRMASK, TXPTRMASK, RXFULLMASK, TXFULLMASK, RXDATAVMASK, CCMASKED, CCVMASKED, RXDRVMASKED, TXDRVMASKED, RXPRSMASKED, TXPRSMASKED, RXPTRMASKED, TXPTRMASKED, RXFULLMASKED, TXFULLMASKED, RXDATAVMASKED, CCMASKREQ, CCVMASKREQ, RXDRVMASKREQ, TXDRVMASKREQ, RXPRSMASKREQ, TXPRSMASKREQ, RXPTRMASKREQ, TXPTRMASKREQ, RXFULLMASKREQ, TXFULLMASKREQ, RXDATAVMASKREQ, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMASKREQNEXT, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMASKREQNEXT, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMA","EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGERED, EVENTS_TRIGGER","TRIGGERED, READY, STARTED, STOPPED, END, ADDRESS, DISABLE, TXEN, RXEN, TXDDS, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CC, CCV, RXDRV, TXDRV, RXSEARCH, TXSEARCH, RXPRS, TXPRS, RXPTR, TXPTR, RXFULL, TXFULL, RXFULL2, TXFULL2, RXNOTEMPTY, TXNOTFULL, RXCMPF, TXCMPF, RXLEN, TXLEN, RXDATA, TXDATA, CCMASK, CCVMASK, RXDRVMASK, TXDRVMASK, RXPRSMASK, TXPRSMASK, RXPTRMASK, TXPTRMASK, RXFULLMASK, TXFULLMASK, RXDATAVMASK, CCMASKED, CCVMASKED, RXDRVMASKED, TXDRVMASKED, RXPRSMASKED, TXPRSMASKED, RXPTRMASKED, TXPTRMASKED, RXFULLMASKED, TXFULLMASKED, RXDATAVMASKED, CCMASKREQ, CCVMASKREQ, RXDRVMASKREQ, TXDRVMASKREQ, RXPRSMASKREQ, TXPRSMASKREQ, RXPTRMASKREQ, TXPTRMASKREQ, RXFULLMASKREQ, TXFULLMASKREQ, RXDATAVMASKREQ, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMASKREQNEXT, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMASKREQNEXT, CCMASKREQNEXT, CCVMASKREQNEXT, RXDRVMASKREQNEXT, TXDRVMASKREQNEXT, RXPRSMASKREQNEXT, TXPRSMASKREQNEXT, RXPTRMASKREQNEXT, TXPTRMASKREQNEXT, RXFULLMASKREQNEXT, TXFULLMASKREQNEXT, RXDATAVMA",0.44004145,0.44004145,0.3609579,0.3609579
nRF52805,What is the bit_offset of EVENTS_STOPPED field from EVENTS_STOPPED register from TWIM0 peripheral for nrf52805 microcontroller?,0,0x104,0x104,0x104,0x104,0.6058867,0.6058867,0.6058867,0.6058867
nRF52805,What is the bit_width of TASKS_START field from TASKS_START register from QDEC peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the bit_offset of CH3 field from CHG[4] register from PPI peripheral for nrf52805 microcontroller?,3,120,0x508,120,0x508,0.4106029,0.4106029,0.3302767,0.3302767
nRF52805,What is the bit_width of CH5LIMITH field from INTENCLR register from SAADC peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the description of CC field from CC[2] register from TIMER0 peripheral for nrf52805 microcontroller?,Capture/Compare value,CC Channel 2 Compare/Capture Value.,CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554,CC Channel 2 Compare/Capture Value.,CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554 CC Channel 2 Compare/Capture Value 0x554,0.62188417,0.62188417,0.4157312,0.4157312
nRF52805,What is the description of PULL field from PIN_CNF[12] register from P0 peripheral for nrf52805 microcontroller?,Pull configuration,"PULL Pull configuration Pin pull configuration Disabled 0 No pull Pulldown 1 Pull down on pin Pullup 3 Pull up on pin D RW DRIVE Drive configuration S0S1 0 Standard '0', standard '1' H0S1 1 High drive '0', standard '1' S0H1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1'' D0S1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) E RW SENSE Pin sensing mechanism Disabled 0 Disabled High 2 Sense for high level Low 3 Sense for low level",Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration,"PULL Pull configuration Pin pull configuration Disabled 0 No pull Pulldown 1 Pull down on pin Pullup 3 Pull up on pin D RW DRIVE Drive configuration S0S1 0 Standard '0', standard '1' H0S1 1 High drive '0', standard '1' S0H1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1'' D0S1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) E RW SENSE Pin sensing mechanism Disabled 0 Disabled High 2 Sense for high level Low 3 Sense for low level",Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration Pull configuration,0.5315312,0.5315312,0.46043375,0.46043375
nRF52805,What is the description of TASKS_CAPTURE[2] register from TIMER2 peripheral for nrf52805 microcontroller?,Description collection: Capture Timer value to CC[n] register,CCU],Capture Timer value to CC[2] register,CCU],Capture Timer value to CC[2] register,0.28006595,0.28006595,0.8020586,0.8020586
nRF52805,What is the bit_width of COMPARE3_STOP field from SHORTS register from TIMER2 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of DIR field from PIN_CNF[0] register from P0 peripheral for nrf52805 microcontroller?,0,0x51c,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x51c,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.48414767,0.48414767,0.3871085,0.3871085
nRF52805,List all the registers of UICR peripheral for nrf52805 microcontroller.,"APPROTECT, NRFFW[0], NRFFW[1], NRFFW[2], NRFFW[3], NRFFW[4], NRFFW[5], NRFFW[6], NRFFW[7], NRFFW[8], NRFFW[9], NRFFW[10], NRFFW[11], NRFFW[12], NRFHW[0], NRFHW[1], NRFHW[2], NRFHW[3], NRFHW[4], NRFHW[5], NRFHW[6], NRFHW[7], NRFHW[8], NRFHW[9], NRFHW[10], NRFHW[11], CUSTOMER[0], CUSTOMER[1], CUSTOMER[2], CUSTOMER[3], CUSTOMER[4], CUSTOMER[5], CUSTOMER[6], CUSTOMER[7], CUSTOMER[8], CUSTOMER[9], CUSTOMER[10], CUSTOMER[11], CUSTOMER[12], CUSTOMER[13], CUSTOMER[14], CUSTOMER[15], CUSTOMER[16], CUSTOMER[17], CUSTOMER[18], CUSTOMER[19], CUSTOMER[20], CUSTOMER[21], CUSTOMER[22], CUSTOMER[23], CUSTOMER[24], CUSTOMER[25], CUSTOMER[26], CUSTOMER[27], CUSTOMER[28], CUSTOMER[29], CUSTOMER[30], CUSTOMER[31], PSELRESET[0], PSELRESET[1]","CTRL, CAL, TEMPTH0, TEMPTH1, TEMPTH2, TEMPTH3, TEMPTH4, TEMPTH5, TEMPTH6, TEMPTH7, TEMPTH8, TEMPTH9, TEMPTH10, TEMPTH11, TEMPTH12, TEMPTH13, TEMPTH14, TEMPTH15, TEMPTH16, TEMPTH17, TEMPTH18, TEMPTH19, TEMPTH20, TEMPTH21, TEMPTH22, TEMPTH23, TEMPTH24, TEMPTH25, TEMPTH26, TEMPTH27, TEMPTH28, TEMPTH29, TEMPTH30, TEMPTH31, TEMPTH32, TEMPTH33, TEMPTH34, TEMPTH35, TEMPTH36, TEMPTH37, TEMPTH38, TEMPTH39, TEMPTH40, TEMPTH41, TEMPTH42, TEMPTH43, TEMPTH44, TEMPTH45, TEMPTH46, TEMPTH47, TEMPTH48, TEMPTH49, TEMPTH50, TEMPTH51, TEMPTH52, TEMPTH53, TEMPTH54, TEMPTH55, TEMPTH56, TEMPTH57, TEMPTH58, TEMPTH59, TEMPTH60, TEMPTH61, TEMPTH62, TEMPTH63, TEMPTH64, TEMPTH65, TEMPTH66, TEMPTH67, TEMPTH68, TEMPTH69, TEMPTH70, TEMPTH71, TEMPTH72, TEMPTH73, TEMPTH74, TEMPTH75, TEMPTH76, TEMPTH77, TEMPTH78, TEMPTH79, TEMPTH80, TEMPTH81, TEMPTH82, TEMPTH83, TEMPTH84, TEMPTH85, TEMPTH86, TEMPTH87, TEMPTH88, TEMPTH89, TEMPTH90, TEMPTH91, TEMPTH92, TEMPTH93, TEMPTH94, TEMPTH95, TEMPTH96, TEMPTH97, TEMPTH98, TEMPTH99, TEMPTH100, TEMPTH101, TEMPTH102, TEMPTH103, TEMPTH104, TEMPTH105, TEMPTH106, TEMPTH107, TEMPTH108, TEMPTH109, TEMPTH110, TEMPTH111, TEMPTH112, TEMPTH113, TEMPTH114, TEMPTH115, TEMPTH116, TEMPTH117, TEMPTH118, TEMPTH119, TEMPTH120, TEMPTH121, TEMPTH122, TEMPTH123, TEMPTH1","DPLLCTRL, DPLLPRESC, DPLLRATIO, DPLLCTRLB, DPLLCTRLC, DPLLCTRLD, DPLLCTRLE, DPLLCTRLF, DPLLCTRLG, DPLLCTRLH, DPLLCTRLI, DPLLCTRLJ, DPLLCTRLK, DPLLCTRLN, DPLLCTRLP, DPLLCTRLQ, DPLLCTRLR, DPLLCTRLS, DPLLCTRLT, DPLLCTRLU, DPLLCTRLV, DPLLCTRLW, DPLLCTRLX, DPLLCTRLY, DPLLCTRLZ, DPLLCTRL0, DPLLCTRL1, DPLLCTRL2, DPLLCTRL3, DPLLCTRL4, DPLLCTRL5, DPLLCTRL6, DPLLCTRL7, DPLLCTRL8, DPLLCTRL9, DPLLCTRL10, DPLLCTRL11, DPLLCTRL12, DPLLCTRL13, DPLLCTRL14, DPLLCTRL15, DPLLCTRL16, DPLLCTRL17, DPLLCTRL18, DPLLCTRL19, DPLLCTRL20, DPLLCTRL21, DPLLCTRL22, DPLLCTRL23, DPLLCTRL24, DPLLCTRL25, DPLLCTRL26, DPLLCTRL27, DPLLCTRL28, DPLLCTRL29, DPLLCTRL30, DPLLCTRL31, DPLLCTRL32, DPLLCTRL33, DPLLCTRL34, DPLLCTRL35, DPLLCTRL36, DPLLCTRL37, DPLLCTRL38, DPLLCTRL39, DPLLCTRL40, DPLLCTRL41, DPLLCTRL42, DPLLCTRL43, DPLLCTRL44, DPLLCTRL45, DPLLCTRL46, DPLLCTRL47, DPLLCTRL48, DPLLCTRL49, DPLLCTRL50, DPLLCTRL51, DPLLCTRL52, DPLLCTRL53, DPLLCTRL54, DPLLCTRL55, DPLLCTRL56, DPLLCTRL57, DPLLCTRL58, DPLLCTRL59, DPLLCTRL60, DPLLCTRL61, DPLLCTRL62, DPLLCTRL63, DPLLCTRL64, DPLLCTRL65, DPLLCTRL66, DPLLCTRL67, DPLLCTRL68, DPLLCTRL69, DPLLCTRL70, DPLLCTRL71, DPLLCTRL72, DPLLCTRL73, DPLLCTRL74, DPLLCTRL","CTRL, CAL, TEMPTH0, TEMPTH1, TEMPTH2, TEMPTH3, TEMPTH4, TEMPTH5, TEMPTH6, TEMPTH7, TEMPTH8, TEMPTH9, TEMPTH10, TEMPTH11, TEMPTH12, TEMPTH13, TEMPTH14, TEMPTH15, TEMPTH16, TEMPTH17, TEMPTH18, TEMPTH19, TEMPTH20, TEMPTH21, TEMPTH22, TEMPTH23, TEMPTH24, TEMPTH25, TEMPTH26, TEMPTH27, TEMPTH28, TEMPTH29, TEMPTH30, TEMPTH31, TEMPTH32, TEMPTH33, TEMPTH34, TEMPTH35, TEMPTH36, TEMPTH37, TEMPTH38, TEMPTH39, TEMPTH40, TEMPTH41, TEMPTH42, TEMPTH43, TEMPTH44, TEMPTH45, TEMPTH46, TEMPTH47, TEMPTH48, TEMPTH49, TEMPTH50, TEMPTH51, TEMPTH52, TEMPTH53, TEMPTH54, TEMPTH55, TEMPTH56, TEMPTH57, TEMPTH58, TEMPTH59, TEMPTH60, TEMPTH61, TEMPTH62, TEMPTH63, TEMPTH64, TEMPTH65, TEMPTH66, TEMPTH67, TEMPTH68, TEMPTH69, TEMPTH70, TEMPTH71, TEMPTH72, TEMPTH73, TEMPTH74, TEMPTH75, TEMPTH76, TEMPTH77, TEMPTH78, TEMPTH79, TEMPTH80, TEMPTH81, TEMPTH82, TEMPTH83, TEMPTH84, TEMPTH85, TEMPTH86, TEMPTH87, TEMPTH88, TEMPTH89, TEMPTH90, TEMPTH91, TEMPTH92, TEMPTH93, TEMPTH94, TEMPTH95, TEMPTH96, TEMPTH97, TEMPTH98, TEMPTH99, TEMPTH100, TEMPTH101, TEMPTH102, TEMPTH103, TEMPTH104, TEMPTH105, TEMPTH106, TEMPTH107, TEMPTH108, TEMPTH109, TEMPTH110, TEMPTH111, TEMPTH112, TEMPTH113, TEMPTH114, TEMPTH115, TEMPTH116, TEMPTH117, TEMPTH118, TEMPTH119, TEMPTH120, TEMPTH121, TEMPTH122, TEMPTH123, TEMPTH1","DPLLCTRL, DPLLPRESC, DPLLRATIO, DPLLCTRLB, DPLLCTRLC, DPLLCTRLD, DPLLCTRLE, DPLLCTRLF, DPLLCTRLG, DPLLCTRLH, DPLLCTRLI, DPLLCTRLJ, DPLLCTRLK, DPLLCTRLN, DPLLCTRLP, DPLLCTRLQ, DPLLCTRLR, DPLLCTRLS, DPLLCTRLT, DPLLCTRLU, DPLLCTRLV, DPLLCTRLW, DPLLCTRLX, DPLLCTRLY, DPLLCTRLZ, DPLLCTRL0, DPLLCTRL1, DPLLCTRL2, DPLLCTRL3, DPLLCTRL4, DPLLCTRL5, DPLLCTRL6, DPLLCTRL7, DPLLCTRL8, DPLLCTRL9, DPLLCTRL10, DPLLCTRL11, DPLLCTRL12, DPLLCTRL13, DPLLCTRL14, DPLLCTRL15, DPLLCTRL16, DPLLCTRL17, DPLLCTRL18, DPLLCTRL19, DPLLCTRL20, DPLLCTRL21, DPLLCTRL22, DPLLCTRL23, DPLLCTRL24, DPLLCTRL25, DPLLCTRL26, DPLLCTRL27, DPLLCTRL28, DPLLCTRL29, DPLLCTRL30, DPLLCTRL31, DPLLCTRL32, DPLLCTRL33, DPLLCTRL34, DPLLCTRL35, DPLLCTRL36, DPLLCTRL37, DPLLCTRL38, DPLLCTRL39, DPLLCTRL40, DPLLCTRL41, DPLLCTRL42, DPLLCTRL43, DPLLCTRL44, DPLLCTRL45, DPLLCTRL46, DPLLCTRL47, DPLLCTRL48, DPLLCTRL49, DPLLCTRL50, DPLLCTRL51, DPLLCTRL52, DPLLCTRL53, DPLLCTRL54, DPLLCTRL55, DPLLCTRL56, DPLLCTRL57, DPLLCTRL58, DPLLCTRL59, DPLLCTRL60, DPLLCTRL61, DPLLCTRL62, DPLLCTRL63, DPLLCTRL64, DPLLCTRL65, DPLLCTRL66, DPLLCTRL67, DPLLCTRL68, DPLLCTRL69, DPLLCTRL70, DPLLCTRL71, DPLLCTRL72, DPLLCTRL73, DPLLCTRL74, DPLLCTRL",0.50946826,0.50946826,0.33208162,0.33208162
nRF52805,What is the bit_width of CH8 field from CHG[0] register from PPI peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the bit_offset of RXDRDY field from INTENSET register from UART0 peripheral for nrf52805 microcontroller?,2,0x00000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.26085466,0.26085466,0.34206247,0.34206247
nRF52805,What is the description of PCNF1 register from RADIO peripheral for nrf52805 microcontroller?,Packet configuration register 1,PCNF1 Config 1 Register,"PCNF1 Configurable fields, address, and payload.",PCNF1 Config 1 Register,"PCNF1 Configurable fields, address, and payload.",0.6014476,0.6014476,0.48137477,0.48137477
nRF52805,What is the description of TXDSENT field from INTENSET register from TWI0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event TXDSENT,TXD byte sent,TXD byte sent,TXD byte sent,TXD byte sent,0.2620875,0.2620875,0.2620875,0.2620875
nRF52805,What is the address_offset of CONFIG register from SPIS0 peripheral for nrf52805 microcontroller?,0x554,0x554,0x554,0x554,0x554,1.0000002,1.0000002,1.0000002,1.0000002
nRF52805,What is the address_offset of TASKS_CAPTURE[3] register from TIMER2 peripheral for nrf52805 microcontroller?,0x4c,0x548,0x100,0x548,0x100,0.6313629,0.6313629,0.66971457,0.66971457
nRF52805,What is the bit_width of CC field from CC[4] register from TIMER2 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the size of FREQUENCY register from SPI0 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[14] register from EGU1 peripheral for nrf52805 microcontroller?,0,0x00000000 ID AccessField Value ID A W TASKS_STARTRX Trigger 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Start TWI receive sequence 1 Trigger task,0x1000 + (n × 0x4),0x00000000 ID AccessField Value ID A W TASKS_STARTRX Trigger 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Start TWI receive sequence 1 Trigger task,0x1000 + (n × 0x4),0.22933891,0.22933891,0.46082684,0.46082684
nRF52805,What is the bit_width of TRIGGERED8 field from INTEN register from EGU1 peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the bit_offset of DRIVE field from PIN_CNF[20] register from P0 peripheral for nrf52805 microcontroller?,8,20,20,20,20,0.6506514,0.6506514,0.6506514,0.6506514
nRF52805,What is the description of EVENTS_RXSTARTED register from UARTE0 peripheral for nrf52805 microcontroller?,UART receiver has started,UART receiver has started,UART Receiver has started,UART receiver has started,UART Receiver has started,1.0,1.0,1.0,1.0
nRF52805,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[6] register from EGU0 peripheral for nrf52805 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EGU — Event generator unit,TRIGGERED EVENTS_TRIGGERED[n] (n=0..15),EGU — Event generator unit,TRIGGERED EVENTS_TRIGGERED[n] (n=0..15),0.3996921,0.3996921,0.6425426,0.6425426
nRF52805,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[12] register from EGU1 peripheral for nrf52805 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 1 Trigger (ask EGU1_TRIGGERED event),Trigger 1 Trigger (ask),Trigger 1 Trigger (ask EGU1_TRIGGERED event),Trigger 1 Trigger (ask),0.5755916,0.5755916,0.5434994,0.5434994
nRF52805,What is the description of TRIGGERED10 field from INTENCLR register from EGU1 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[10],TRIGGERED10 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED10 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED10 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED10 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.54805815,0.54805815,0.54805815,0.54805815
nRF52805,What is the size of EVENTS_TRIGGERED[4] register from EGU0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the address_offset of INTENSET register from SAADC peripheral for nrf52805 microcontroller?,0x304,0x3800000c,0x384,0x3800000c,0x384,0.7379718,0.7379718,0.8380494,0.8380494
nRF52805,What is the bit_offset of IN5 field from INTENSET register from GPIOTE peripheral for nrf52805 microcontroller?,5,5,25,5,25,1.0000001,1.0000001,0.6110911,0.6110911
nRF52805,What is the bit_offset of CH5 field from CHG[3] register from PPI peripheral for nrf52805 microcontroller?,5,5,20,5,20,1.0000001,1.0000001,0.64838886,0.64838886
nRF52805,What is the address_offset of EVENTS_TXSTARTED register from TWIS0 peripheral for nrf52805 microcontroller?,0x150,0x150,0x150,0x150,0x150,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of CH1 field from CHENCLR register from PPI peripheral for nrf52805 microcontroller?,1,0x01,0x10000001,0x01,0x10000001,0.4743936,0.4743936,0.42228043,0.42228043
nRF52805,What is the description of SHORTS register from TIMER0 peripheral for nrf52805 microcontroller?,Shortcuts between local events and tasks,0x200,0x200 SHORTS,0x200,0x200 SHORTS,0.0010345187,0.0010345187,0.028203247,0.028203247
nRF52805,What is the address_offset of NRFFW[11] register from UICR peripheral for nrf52805 microcontroller?,0x40,0x348,0x104,0x348,0x104,0.7244449,0.7244449,0.7217055,0.7217055
nRF52805,What is the description of EVENTS_END field from EVENTS_END register from SPIM0 peripheral for nrf52805 microcontroller?,End of RXD buffer and TXD buffer reached,0x10C EVENTS_END,"128-bit Transfer Done, RX Buffer Full, and TX Buffer Full.",0x10C EVENTS_END,"128-bit Transfer Done, RX Buffer Full, and TX Buffer Full.",0.34314933,0.34314933,0.5614805,0.5614805
nRF52805,List all the fields of INTENCLR register from SAADC peripheral for nrf52805 microcontroller.,"STARTED, END, DONE, RESULTDONE, CALIBRATEDONE, STOPPED, CH0LIMITH, CH0LIMITL, CH1LIMITH, CH1LIMITL, CH2LIMITH, CH2LIMITL, CH3LIMITH, CH3LIMITL, CH4LIMITH, CH4LIMITL, CH5LIMITH, CH5LIMITL, CH6LIMITH, CH6LIMITL, CH7LIMITH, CH7LIMITL","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAILED, ACCOF, ACCOUF, CHANNELS, LIMITL, LIMITU, LIMITV, LIMITW, LIMITX, LIMITY, LIMITZ, LIMITZ2, LIMITZ3, LIMITZ4, LIMITZ5, LIMITZ6, LIMITZ7, LIMITZ8, LIMITZ9, LIMITZ10, LIMITZ11, LIMITZ12, LIMITZ13, LIMITZ14, LIMITZ15, LIMITZ16, LIMITZ17, LIMITZ18, LIMITZ19, LIMITZ20, LIMITZ21, LIMITZ22, LIMITZ23, LIMITZ24, LIMITZ25, LIMITZ26, LIMITZ27, LIMITZ28, LIMITZ29, LIMITZ30, LIMITZ31, LIMITZ32, LIMITZ33, LIMITZ34, LIMITZ35, LIMITZ36, LIMITZ37, LIMITZ38, LIMITZ39, LIMITZ40, LIMITZ41, LIMITZ42, LIMITZ43, LIMITZ44, LIMITZ45, LIMITZ46, LIMITZ47, LIMITZ48, LIMITZ49, LIMITZ50, LIMITZ51, LIMITZ52, LIMITZ53, LIMITZ54, LIMITZ55, LIMITZ56, LIMITZ57, LIMITZ58, LIMITZ59, LIMITZ60, LIMITZ61, LIMITZ62, LIMITZ63, LIMITZ64, LIMITZ65, LIMITZ66, LIMITZ67, LIMITZ68, LIMITZ69, LIMITZ70, LIMITZ71, LIMITZ72, LIMITZ73, LIMITZ74, LIMITZ75, LIMITZ76, LIMITZ77, LIMITZ78, LIMITZ79, LIMITZ80, LIMITZ81, LIMITZ82, LIMITZ83, LIMITZ84, LIMITZ85, LIMITZ86, LIMITZ87, LIMITZ88, LIMITZ89, LIMITZ90, LIMITZ91, LIMITZ92, LIMITZ93, LIMITZ94, LIMITZ95, LIMITZ96, LIMITZ97, LIMITZ98, LIMITZ99, LIMITZ100, LIMITZ101, LIMITZ102, LIMITZ103, LIMITZ104, LIMITZ105, LIMITZ106, LIMITZ107, LIMITZ108, LIMITZ109, LIMITZ110, LIMITZ111, LIMITZ112, LIMITZ113, LIMITZ114, LIMITZ115, LIMITZ116, LIMITZ117, LIMITZ118, LIMITZ119, LIMITZ120, LIMITZ121, LIMITZ122, LIMITZ123, LIMITZ124, LIMITZ125, LIMITZ126, LIMITZ127, LIMITZ128, LIMITZ129, LIMITZ130, LIMITZ131, LIMITZ132, LIMITZ133, LIMITZ134, LIMITZ135,","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAILED, ACCOF, ACCOUF, CHANNELS, LIMITL, LIMITU, LIMITVDD, LIMITVDD4, LIMITVDD6, LIMITVDD9, LIMITVDD12, LIMITVDD15, LIMITVDD18, LIMITVDD21, LIMITVDD24, LIMITVDD27, LIMITVDD30, LIMITVDD33, LIMITVDD36, LIMITVDD39, LIMITVDD42, LIMITVDD45, LIMITVDDSW, LIMITVDD48, LIMITVDD51, LIMITVDD54, LIMITVDD57, LIMITVDD60, LIMITVDD63, LIMITVDD66, LIMITVDD69, LIMITVDD72, LIMITVDD75, LIMITVDD78, LIMITVDD81, LIMITVDD84, LIMITVDD87, LIMITVDD90, LIMITVDD93, LIMITVDD96, LIMITVDD99, LIMITVDD102, LIMITVDD105, LIMITVDD108, LIMITVDD111, LIMITVDD114, LIMITVDD117, LIMITVDD120, LIMITVDD123, LIMITVDD126, LIMITVDD129, LIMITVDD132, LIMITVDD135, LIMITVDD138, LIMITVDD141, LIMITVDD144, LIMITVDD147, LIMITVDD150, LIMITVDD153, LIMITVDD156, LIMITVDD159, LIMITVDD162, LIMITVDD165, LIMITVDD168, LIMITVDD171, LIMITVDD174, LIMITVDD177, LIMITVDD180, LIMITVDD183, LIMITVDD186, LIMITVDD189, LIMITVDD192, LIMITVDD195, LIMITVDD198, LIMITVDD201, LIMITVDD204, LIMITVDD207, LIMITVDD210, LIMITVDD213, LIMITVDD216, LIMITVDD219, LIMITVDD222, LIMITVDD225, LIMITVDD228, LIMITVDD231, LIMITVDD234, LIMITVDD237, LIMITVDD240, LIMITVDD243, LIMITVDD246, LIMITVDD249, LIMITVDD252, LIMITVDD255, LIMITVDD258, LIMITVDD261, LIMITVDD264, LIMITVDD267, LIMITVDD270, LIMITVDD273, LIMITVDD276, LIMITVDD279, LIMITVDD282, LIMITVDD285, LIMITVDD288, LIMITVDD291, LIMITVDD294, LIMITVDD297, LIMITVDD300, LIMITVDD303, LIMITVDD306, LIMITVDD309, LIMITVDD312, LIMITVDD315, LIMITVDD31","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAILED, ACCOF, ACCOUF, CHANNELS, LIMITL, LIMITU, LIMITV, LIMITW, LIMITX, LIMITY, LIMITZ, LIMITZ2, LIMITZ3, LIMITZ4, LIMITZ5, LIMITZ6, LIMITZ7, LIMITZ8, LIMITZ9, LIMITZ10, LIMITZ11, LIMITZ12, LIMITZ13, LIMITZ14, LIMITZ15, LIMITZ16, LIMITZ17, LIMITZ18, LIMITZ19, LIMITZ20, LIMITZ21, LIMITZ22, LIMITZ23, LIMITZ24, LIMITZ25, LIMITZ26, LIMITZ27, LIMITZ28, LIMITZ29, LIMITZ30, LIMITZ31, LIMITZ32, LIMITZ33, LIMITZ34, LIMITZ35, LIMITZ36, LIMITZ37, LIMITZ38, LIMITZ39, LIMITZ40, LIMITZ41, LIMITZ42, LIMITZ43, LIMITZ44, LIMITZ45, LIMITZ46, LIMITZ47, LIMITZ48, LIMITZ49, LIMITZ50, LIMITZ51, LIMITZ52, LIMITZ53, LIMITZ54, LIMITZ55, LIMITZ56, LIMITZ57, LIMITZ58, LIMITZ59, LIMITZ60, LIMITZ61, LIMITZ62, LIMITZ63, LIMITZ64, LIMITZ65, LIMITZ66, LIMITZ67, LIMITZ68, LIMITZ69, LIMITZ70, LIMITZ71, LIMITZ72, LIMITZ73, LIMITZ74, LIMITZ75, LIMITZ76, LIMITZ77, LIMITZ78, LIMITZ79, LIMITZ80, LIMITZ81, LIMITZ82, LIMITZ83, LIMITZ84, LIMITZ85, LIMITZ86, LIMITZ87, LIMITZ88, LIMITZ89, LIMITZ90, LIMITZ91, LIMITZ92, LIMITZ93, LIMITZ94, LIMITZ95, LIMITZ96, LIMITZ97, LIMITZ98, LIMITZ99, LIMITZ100, LIMITZ101, LIMITZ102, LIMITZ103, LIMITZ104, LIMITZ105, LIMITZ106, LIMITZ107, LIMITZ108, LIMITZ109, LIMITZ110, LIMITZ111, LIMITZ112, LIMITZ113, LIMITZ114, LIMITZ115, LIMITZ116, LIMITZ117, LIMITZ118, LIMITZ119, LIMITZ120, LIMITZ121, LIMITZ122, LIMITZ123, LIMITZ124, LIMITZ125, LIMITZ126, LIMITZ127, LIMITZ128, LIMITZ129, LIMITZ130, LIMITZ131, LIMITZ132, LIMITZ133, LIMITZ134, LIMITZ135,","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAILED, ACCOF, ACCOUF, CHANNELS, LIMITL, LIMITU, LIMITVDD, LIMITVDD4, LIMITVDD6, LIMITVDD9, LIMITVDD12, LIMITVDD15, LIMITVDD18, LIMITVDD21, LIMITVDD24, LIMITVDD27, LIMITVDD30, LIMITVDD33, LIMITVDD36, LIMITVDD39, LIMITVDD42, LIMITVDD45, LIMITVDDSW, LIMITVDD48, LIMITVDD51, LIMITVDD54, LIMITVDD57, LIMITVDD60, LIMITVDD63, LIMITVDD66, LIMITVDD69, LIMITVDD72, LIMITVDD75, LIMITVDD78, LIMITVDD81, LIMITVDD84, LIMITVDD87, LIMITVDD90, LIMITVDD93, LIMITVDD96, LIMITVDD99, LIMITVDD102, LIMITVDD105, LIMITVDD108, LIMITVDD111, LIMITVDD114, LIMITVDD117, LIMITVDD120, LIMITVDD123, LIMITVDD126, LIMITVDD129, LIMITVDD132, LIMITVDD135, LIMITVDD138, LIMITVDD141, LIMITVDD144, LIMITVDD147, LIMITVDD150, LIMITVDD153, LIMITVDD156, LIMITVDD159, LIMITVDD162, LIMITVDD165, LIMITVDD168, LIMITVDD171, LIMITVDD174, LIMITVDD177, LIMITVDD180, LIMITVDD183, LIMITVDD186, LIMITVDD189, LIMITVDD192, LIMITVDD195, LIMITVDD198, LIMITVDD201, LIMITVDD204, LIMITVDD207, LIMITVDD210, LIMITVDD213, LIMITVDD216, LIMITVDD219, LIMITVDD222, LIMITVDD225, LIMITVDD228, LIMITVDD231, LIMITVDD234, LIMITVDD237, LIMITVDD240, LIMITVDD243, LIMITVDD246, LIMITVDD249, LIMITVDD252, LIMITVDD255, LIMITVDD258, LIMITVDD261, LIMITVDD264, LIMITVDD267, LIMITVDD270, LIMITVDD273, LIMITVDD276, LIMITVDD279, LIMITVDD282, LIMITVDD285, LIMITVDD288, LIMITVDD291, LIMITVDD294, LIMITVDD297, LIMITVDD300, LIMITVDD303, LIMITVDD306, LIMITVDD309, LIMITVDD312, LIMITVDD315, LIMITVDD31",0.59333193,0.59333193,0.5539403,0.5539403
nRF52805,What is the bit_width of DRIVE field from PIN_CNF[29] register from P0 peripheral for nrf52805 microcontroller?,3,16,16,16,16,0.54234654,0.54234654,0.54234654,0.54234654
nRF52805,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[9] register from EGU1 peripheral for nrf52805 microcontroller?,1,32,313029282725252423222120191817161514131211109 8 7 6 5 4 3 2 1 0,32,313029282725252423222120191817161514131211109 8 7 6 5 4 3 2 1 0,0.49268645,0.49268645,0.376543,0.376543
nRF52805,List all the fields of TASKS_START register from TIMER2 peripheral for nrf52805 microcontroller.,TASKS_START,"CC, CLEAR, START, SHUTDOWN, CAPTURE, STOP, COUNT, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER,","CC, CLEAR, SHUTDOWN, CAPTURE, TRIGGER, START, STOP, COUNT, SUSPEND, RESUME, PREPARERX, PREPARETX, PRESCALER, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, P","CC, CLEAR, START, SHUTDOWN, CAPTURE, STOP, COUNT, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_COUNT, TASKS_NEXT, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_NEXTOP, EVENTS_COMPARE, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_WRITE, EVENTS_READ, SHORTS, INTEN, INTENSET, INTENCLR, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER, MODE, BITMODE, CC, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, PRESCALER,","CC, CLEAR, SHUTDOWN, CAPTURE, TRIGGER, START, STOP, COUNT, SUSPEND, RESUME, PREPARERX, PREPARETX, PRESCALER, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, PRESCALERCLEAR, PRESCALERMAX, PRESCALERMIN, PRESCALERINC, PRESCALERDEC, PRESCALERTOGGLE, PRESCALERCLEAR, PRESCALERSET, P",0.27021503,0.27021503,0.11712914,0.11712914
nRF52805,What is the description of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from TIMER0 peripheral for nrf52805 microcontroller?,Compare event on CC[n] match,CC0 event on CC[n] match,Compare event on CC[0] match,CC0 event on CC[n] match,Compare event on CC[0] match,0.8573549,0.8573549,0.9610075,0.9610075
nRF52805,What is the size of RR[1] register from WDT peripheral for nrf52805 microcontroller?,None,0x4,0x4000C000,0x4,0x4000C000,0.37645102,0.37645102,0.20968787,0.20968787
nRF52805,What is the bit_offset of PIN1 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,1,0x520,0x100,0x520,0x100,0.38421082,0.38421082,0.36878395,0.36878395
nRF52805,What is the bit_offset of CUSTOMER field from CUSTOMER[26] register from UICR peripheral for nrf52805 microcontroller?,0,26,0x100 + (26 * 0x4),26,0x100 + (26 * 0x4),0.3620183,0.3620183,0.45144767,0.45144767
nRF52805,What is the description of DATARDY field from INTENCLR register from TEMP peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event DATARDY,Data Ready Interrupt Enable,Data Ready Interrupt Enable,Data Ready Interrupt Enable,Data Ready Interrupt Enable,0.59895027,0.59895027,0.59895027,0.59895027
nRF52805,What is the bit_offset of DIR field from PIN_CNF[7] register from P0 peripheral for nrf52805 microcontroller?,0,0x51c,0x104,0x51c,0x104,0.48414767,0.48414767,0.6058867,0.6058867
nRF52805,What is the bit_width of TASKS_SUSPEND field from TASKS_SUSPEND register from TWI0 peripheral for nrf52805 microcontroller?,1,1,32,1,32,1.0,1.0,0.49268645,0.49268645
nRF52805,What is the bit_offset of TRIGGERED1 field from INTENCLR register from EGU1 peripheral for nrf52805 microcontroller?,1,20,21,20,21,0.5279856,0.5279856,0.465342,0.465342
nRF52805,What is the bit_offset of CH3LIMITH field from INTENSET register from SAADC peripheral for nrf52805 microcontroller?,12,0x18,0x104 + 0x18 + (n × 0x4),0x18,0x104 + 0x18 + (n × 0x4),0.3750989,0.3750989,0.23728895,0.23728895
nRF52805,What is the bit_offset of T4 field from T4 register from TEMP peripheral for nrf52805 microcontroller?,0,0x04,0x04,0x04,0x04,0.66232336,0.66232336,0.66232336,0.66232336
nRF52805,What is the description of DAP[6] register from RADIO peripheral for nrf52805 microcontroller?,Description collection: Device address prefix n,0x40000000 APPROVECTRL APPROVECTRL control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption CCM AES CCM mode encryption AAR Accelerated address resolver WDT Watchdog timer,DAP Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pair,0x40000000 APPROVECTRL APPROVECTRL control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption CCM AES CCM mode encryption AAR Accelerated address resolver WDT Watchdog timer,DAP Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pairing Structure Access Address Pair,0.25607252,0.25607252,0.16130793,0.16130793
nRF52805,What is the description of MODE field from CONFIG[4] register from GPIOTE peripheral for nrf52805 microcontroller?,Mode,0x52805 GPIOTE Configuration Register.,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x52805 GPIOTE Configuration Register.,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.18789202,0.18789202,0.14792709,0.14792709
nRF52805,What is the bit_offset of NRFFW field from NRFFW[7] register from UICR peripheral for nrf52805 microcontroller?,0,0x018,0x018,0x018,0x018,0.63633513,0.63633513,0.63633513,0.63633513
nRF52805,What is the address_offset of EVENTS_ERROR register from UART0 peripheral for nrf52805 microcontroller?,0x124,0x124,0x124,0x124,0x124,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_width of DAP field from DAP[3] register from RADIO peripheral for nrf52805 microcontroller?,16,32,32,32,32,0.69824684,0.69824684,0.69824684,0.69824684
nRF52805,What is the description of PIN30 field from OUTSET register from P0 peripheral for nrf52805 microcontroller?,Pin 30,PIN30 Output Set Field Description PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30,PIN30 Output Setfield Description A PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN3,PIN30 Output Set Field Description PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30 Output Set PIN30,PIN30 Output Setfield Description A PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN30 Output Set PIN31 Output Set PIN3,0.35012913,0.35012913,0.3814932,0.3814932
nRF52805,What is the bit_offset of LASTTX field from INTEN register from TWIM0 peripheral for nrf52805 microcontroller?,24,0x00000001,0x100,0x00000001,0x100,0.1537541,0.1537541,0.17684984,0.17684984
nRF52805,What is the bit_width of PIN21 field from OUT register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of EVENTS_RXSTARTED field from EVENTS_RXSTARTED register from UARTE0 peripheral for nrf52805 microcontroller?,0,0x14C,0x148,0x14C,0x148,0.5387137,0.5387137,0.5816332,0.5816332
nRF52805,What is the size of B0 register from TEMP peripheral for nrf52805 microcontroller?,32,0x40000000,0x4000D004,0x40000000,0x4000D004,0.25135392,0.25135392,0.2460287,0.2460287
nRF52805,What is the bit_offset of COMPARE3 field from EVTENCLR register from RTC1 peripheral for nrf52805 microcontroller?,19,0x148,0x14c,0x148,0x14c,0.36003828,0.36003828,0.3271373,0.3271373
nRF52805,What is the address_offset of EVENTS_ENDTX register from SPIM0 peripheral for nrf52805 microcontroller?,0x120,0x10c,0x100,0x10c,0x100,0.74770725,0.74770725,0.7860962,0.7860962
nRF52805,What is the bit_width of PIN11 field from DIRSET register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of PIN5 field from DIR register from P0 peripheral for nrf52805 microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the address_offset of CTIV register from CLOCK peripheral for nrf52805 microcontroller?,0x538,0x538,0x538,0x538,0x538,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_width of PIN0 field from OUTCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of TICK field from INTENSET register from RTC0 peripheral for nrf52805 microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564
nRF52805,List all the fields of T3 register from TEMP peripheral for nrf52805 microcontroller.,T3,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0.078513086,0.078513086,0.078513086,0.078513086
nRF52805,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the address_offset of IR[3] register from FICR peripheral for nrf52805 microcontroller?,0x9c,0x014,0x10000000,0x014,0x10000000,0.7081438,0.7081438,0.6440253,0.6440253
nRF52805,List all the fields of TASKS_CTSTOP register from CLOCK peripheral for nrf52805 microcontroller.,TASKS_CTSTOP,"CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC,",CCSTOP,"CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC,",CCSTOP,0.11778174,0.11778174,0.3854488,0.3854488
nRF52805,What is the bit_width of INPUT field from PIN_CNF[26] register from P0 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the address_offset of SEMSTAT register from SPIS0 peripheral for nrf52805 microcontroller?,0x400,0x400,0x500,0x400,0x500,1.0000001,1.0000001,0.8481761,0.8481761
nRF52805,What is the bit_width of PIN10 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,List all the fields of LFCLKSRC register from CLOCK peripheral for nrf52805 microcontroller.,"SRC, BYPASS, EXTERNAL",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,-0.07569582,-0.07569582,-0.07569582,-0.07569582
nRF52805,What is the bit_offset of TASKS_TRIGOVRFLW field from TASKS_TRIGOVRFLW register from RTC0 peripheral for nrf52805 microcontroller?,0,0x0c,0x1c,0x0c,0x1c,0.6461582,0.6461582,0.5946698,0.5946698
nRF52805,What is the bit_width of COMPARE0 field from EVTEN register from RTC0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,List all the fields of EVENTS_COMPARE[0] register from TIMER2 peripheral for nrf52805 microcontroller.,EVENTS_COMPARE,"CC0, CC1, CC2, CC3, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE,","CC0, CC1, CC2, CC3, TRIGGERED, READYTRIGGERED, STARTTRIGGERED, STOPTRIGGERED, CAPTURETRIGGERED, CAPTURET0, CAPTURET1, CAPTURET2, CAPTURET3, TASKS_CAPTURE, TASKS_CAPTURETCONF, TASKS_CLEAR, TASKS_CLEARTRIGGERED, TASKS_STOP, TASKS_STRT, TASKS_STARTTRIGGERED, TASKS_TSTART, TASKS_TSTOP, TASKS_TSTARTTRIGGERED, TASKS_TSTOPTRIGGERED, TASKS_TSTARTTCONF, TASKS_TSTOPTCONF, TASKS_TSTARTTCONF, TASKS_TSTOPTCONF, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENT","CC0, CC1, CC2, CC3, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE,","CC0, CC1, CC2, CC3, TRIGGERED, READYTRIGGERED, STARTTRIGGERED, STOPTRIGGERED, CAPTURETRIGGERED, CAPTURET0, CAPTURET1, CAPTURET2, CAPTURET3, TASKS_CAPTURE, TASKS_CAPTURETCONF, TASKS_CLEAR, TASKS_CLEARTRIGGERED, TASKS_STOP, TASKS_STRT, TASKS_STARTTRIGGERED, TASKS_TSTART, TASKS_TSTOP, TASKS_TSTARTTRIGGERED, TASKS_TSTOPTRIGGERED, TASKS_TSTARTTCONF, TASKS_TSTOPTCONF, TASKS_TSTARTTCONF, TASKS_TSTOPTCONF, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENTS_READYTRIGGERED, EVENTS_STARTTRIGGERED, EVENTS_STOPTRIGGERED, EVENTS_CAPTURETRIGGERED, EVENTS_CAPTURET0, EVENTS_CAPTURET1, EVENTS_CAPTURET2, EVENTS_CAPTURET3, EVENTS_TRIGGERED, EVENT",0.5887398,0.5887398,0.26027673,0.26027673
nRF52805,What is the bit_offset of PIN15 field from DIRSET register from P0 peripheral for nrf52805 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998
nRF52805,List all the fields of TASKS_TRIGGER[4] register from EGU1 peripheral for nrf52805 microcontroller.,TASKS_TRIGGER,"CC, CCUSEDBY, CCDBL, CCINV, CCDEC, CCCOMP, CCSTOP, CCSTART, CCUPD, CCMASK, CCMATCH0, CCMATCH1, CCMATCH2, CCMATCH3, CCMATCH4, CCMATCH5, CCMATCH6, CCMATCH7, CCMATCH8, CCMATCH9, CCMATCH10, CCMATCH11, CCMATCH12, CCMATCH13, CCMATCH14, CCMATCH15, CCMATCH16, CCMATCH17, CCMATCH18, CCMATCH19, CCMATCH20, CCMATCH21, CCMATCH22, CCMATCH23, CCMATCH24, CCMATCH25, CCMATCH26, CCMATCH27, CCMATCH28, CCMATCH29, CCMATCH30, CCMATCH31, CCMATCH32, CCMATCH33, CCMATCH34, CCMATCH35, CCMATCH36, CCMATCH37, CCMATCH38, CCMATCH39, CCMATCH40, CCMATCH41, CCMATCH42, CCMATCH43, CCMATCH44, CCMATCH45, CCMATCH46, CCMATCH47, CCMATCH48, CCMATCH49, CCMATCH50, CCMATCH51, CCMATCH52, CCMATCH53, CCMATCH54, CCMATCH55, CCMATCH56, CCMATCH57, CCMATCH58, CCMATCH59, CCMATCH60, CCMATCH61, CCMATCH62, CCMATCH63, CCMATCH64, CCMATCH65, CCMATCH66, CCMATCH67, CCMATCH68, CCMATCH69, CCMATCH70, CCMATCH71, CCMATCH72, CCMATCH73, CCMATCH74, CCMATCH75, CCMATCH76, CCMATCH77, CCMATCH78, CCMATCH79, CCMATCH80, CCMATCH81, CCMATCH82, CCMATCH83, CCMATCH84, CCMATCH85, CCMATCH86, CCMATCH87, CCMATCH88, CCMATCH89, CCMATCH90, CCMATCH91, CCMATCH92, CCMATCH93, CCMATCH94, CCMATCH95, CCMATCH96, CCMATCH97, CCMATCH98, CCMATCH99, CCMATCH100, CCMATCH101, CCMATCH102, CCMATCH103, CCMATCH104, CCMATCH105, CCMATCH106, CCMATCH107, CCMATCH108, CCMATCH109, CCMATCH110, CCMATCH111, CCMATCH112, CCMATCH113, CCMATCH114, CCMATCH115, CCMATCH116, CCMATCH117, CCMATCH118, CCMATCH119, CC",TRIGGER,"CC, CCUSEDBY, CCDBL, CCINV, CCDEC, CCCOMP, CCSTOP, CCSTART, CCUPD, CCMASK, CCMATCH0, CCMATCH1, CCMATCH2, CCMATCH3, CCMATCH4, CCMATCH5, CCMATCH6, CCMATCH7, CCMATCH8, CCMATCH9, CCMATCH10, CCMATCH11, CCMATCH12, CCMATCH13, CCMATCH14, CCMATCH15, CCMATCH16, CCMATCH17, CCMATCH18, CCMATCH19, CCMATCH20, CCMATCH21, CCMATCH22, CCMATCH23, CCMATCH24, CCMATCH25, CCMATCH26, CCMATCH27, CCMATCH28, CCMATCH29, CCMATCH30, CCMATCH31, CCMATCH32, CCMATCH33, CCMATCH34, CCMATCH35, CCMATCH36, CCMATCH37, CCMATCH38, CCMATCH39, CCMATCH40, CCMATCH41, CCMATCH42, CCMATCH43, CCMATCH44, CCMATCH45, CCMATCH46, CCMATCH47, CCMATCH48, CCMATCH49, CCMATCH50, CCMATCH51, CCMATCH52, CCMATCH53, CCMATCH54, CCMATCH55, CCMATCH56, CCMATCH57, CCMATCH58, CCMATCH59, CCMATCH60, CCMATCH61, CCMATCH62, CCMATCH63, CCMATCH64, CCMATCH65, CCMATCH66, CCMATCH67, CCMATCH68, CCMATCH69, CCMATCH70, CCMATCH71, CCMATCH72, CCMATCH73, CCMATCH74, CCMATCH75, CCMATCH76, CCMATCH77, CCMATCH78, CCMATCH79, CCMATCH80, CCMATCH81, CCMATCH82, CCMATCH83, CCMATCH84, CCMATCH85, CCMATCH86, CCMATCH87, CCMATCH88, CCMATCH89, CCMATCH90, CCMATCH91, CCMATCH92, CCMATCH93, CCMATCH94, CCMATCH95, CCMATCH96, CCMATCH97, CCMATCH98, CCMATCH99, CCMATCH100, CCMATCH101, CCMATCH102, CCMATCH103, CCMATCH104, CCMATCH105, CCMATCH106, CCMATCH107, CCMATCH108, CCMATCH109, CCMATCH110, CCMATCH111, CCMATCH112, CCMATCH113, CCMATCH114, CCMATCH115, CCMATCH116, CCMATCH117, CCMATCH118, CCMATCH119, CC",TRIGGER,0.033661947,0.033661947,0.55212057,0.55212057
nRF52805,What is the description of ENDCRYPT field from INTENSET register from CCM peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event ENDCRYPT,End of crypt operation interrupt enable,ENDCRYPT,End of crypt operation interrupt enable,ENDCRYPT,0.75005233,0.75005233,0.50633824,0.50633824
nRF52805,What is the description of CH25 field from CHEN register from PPI peripheral for nrf52805 microcontroller?,Enable or disable channel 25,Channel 25 Enable. Write 1 to enable channel. Read back as 0. Channel can be changed in STOP state only. Accessible only from thread safe EVENTS_CHPENDING register. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. 0 No effect 1 Asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS,Channel 25 Enable. Enable event generation for channel 25. 0 = Disable event generation for channel 25. 1 = Enable event generation for channel 25. A channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit,Channel 25 Enable. Write 1 to enable channel. Read back as 0. Channel can be changed in STOP state only. Accessible only from thread safe EVENTS_CHPENDING register. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. 0 No effect 1 Asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS_CHPENDING.0 event and clears EVENTS_CHPENDING.0 bit. Notifies thread safe EVENTS_CHPENDING register about channel state. Writing 0 has no effect. Writing 1 asserts EVENTS,Channel 25 Enable. Enable event generation for channel 25. 0 = Disable event generation for channel 25. 1 = Enable event generation for channel 25. A channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit is set. The channel event is generated when the channel is active and the EVENTS_TRIGGERED register bit,0.3807835,0.3807835,0.44365248,0.44365248
nRF52805,What is the description of TASKS_ACQUIRE register from SPIS0 peripheral for nrf52805 microcontroller?,Acquire SPI semaphore,0x024 Acquire SPI semaphore,"0x024 Acquire SPI semaphore TASKS_RELEASE 0x028 Release SPI semaphore, enabling the SPI slave to acquire it EVENTS_END 0x104 Granted transaction completed EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_ACQUIRED 0x128 Semaphore acquired SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt SEMSTAT 0x400 Semaphore status register STATUS 0x440 Status from last transaction ENABLE 0x500 Enable SPI slave PSEL.SCK 0x508 Pin select for SCK PSEL.MISO 0x50C Pin select for MISO signal PSEL.MOSI 0x510 Pin select for MOSI signal PSEL.CSN 0x514 Pin select for CSN signal PSELSCK 0x508 Pin select for SCK PSELMISO 0x50C Pin select for MISO PSELMOSI 0x510 Pin select for MOSI PSELCSN 0x514 Pin select for CSN RXDPTR 0x534 RXD data pointer MAXRX 0x538 Maximum number of bytes in receive buffer AMOUNTRX 0x53C Number of bytes received in last granted transaction RXD.PTR 0x534 RXD data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes received in last granted transaction RXD.LIST 0x540 EasyDMA list type TXDPTR 0x544 TXD data pointer MAXTX 0x548 Maximum number of bytes in transmit buffer AMOUNTTX 0x54C Number of bytes transmitted in last granted transaction TXD.PTR 0x544 TXD data pointer TXD.MAXCNT 0x548 Maximum number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transmitted in last granted transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated",0x024 Acquire SPI semaphore,"0x024 Acquire SPI semaphore TASKS_RELEASE 0x028 Release SPI semaphore, enabling the SPI slave to acquire it EVENTS_END 0x104 Granted transaction completed EVENTS_ENDRX 0x110 End of RXD buffer reached EVENTS_ACQUIRED 0x128 Semaphore acquired SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt SEMSTAT 0x400 Semaphore status register STATUS 0x440 Status from last transaction ENABLE 0x500 Enable SPI slave PSEL.SCK 0x508 Pin select for SCK PSEL.MISO 0x50C Pin select for MISO signal PSEL.MOSI 0x510 Pin select for MOSI signal PSEL.CSN 0x514 Pin select for CSN signal PSELSCK 0x508 Pin select for SCK PSELMISO 0x50C Pin select for MISO PSELMOSI 0x510 Pin select for MOSI PSELCSN 0x514 Pin select for CSN RXDPTR 0x534 RXD data pointer MAXRX 0x538 Maximum number of bytes in receive buffer AMOUNTRX 0x53C Number of bytes received in last granted transaction RXD.PTR 0x534 RXD data pointer RXD.MAXCNT 0x538 Maximum number of bytes in receive buffer RXD.AMOUNT 0x53C Number of bytes received in last granted transaction RXD.LIST 0x540 EasyDMA list type TXDPTR 0x544 TXD data pointer MAXTX 0x548 Maximum number of bytes in transmit buffer AMOUNTTX 0x54C Number of bytes transmitted in last granted transaction TXD.PTR 0x544 TXD data pointer TXD.MAXCNT 0x548 Maximum number of bytes in transmit buffer TXD.AMOUNT 0x54C Number of bytes transmitted in last granted transaction TXD.LIST 0x550 EasyDMA list type CONFIG 0x554 Configuration register Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated Deprecated",0.83930486,0.83930486,0.42312196,0.42312196
nRF52805,What is the description of DRIVE field from PIN_CNF[4] register from P0 peripheral for nrf52805 microcontroller?,Drive configuration,DRIVE Strength Configuration of GPIO pins 0-31.,Drive configuration of GPIO pins.,DRIVE Strength Configuration of GPIO pins 0-31.,Drive configuration of GPIO pins.,0.48622084,0.48622084,0.6806365,0.6806365
nRF52805,What is the bit_width of ERROR field from INTENSET register from UART0 peripheral for nrf52805 microcontroller?,1,0x00000001,1,0x00000001,1,0.37267578,0.37267578,1.0,1.0
nRF52805,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[0] register from TIMER0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_offset of PIN3 field from DIR register from P0 peripheral for nrf52805 microcontroller?,3,24,30,24,30,0.60801494,0.60801494,0.57566285,0.57566285
nRF52805,What is the description of NVMC peripheral for nrf52805 microcontroller?,Non Volatile Memory Controller,Non-volatile memory controller,Non-volatile memory controller,Non-volatile memory controller,Non-volatile memory controller,0.99270767,0.99270767,0.99270767,0.99270767
nRF52805,What is the description of EVENTS_TRIGGERED[10] register from EGU1 peripheral for nrf52805 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,PACKETSENDTOPREVIOUS,PACKET_SENT or PACKET_RECEIVED,PACKETSENDTOPREVIOUS,PACKET_SENT or PACKET_RECEIVED,0.020504031,0.020504031,0.11033434,0.11033434
nRF52805,What is the bit_offset of TXADD0 field from DACNF register from RADIO peripheral for nrf52805 microcontroller?,8,0x600,0x608,0x600,0x608,0.32510614,0.32510614,0.49858612,0.49858612
nRF52805,What is the bit_width of TXDSENT field from INTENCLR register from TWI0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of NCTS_STOPRX field from SHORTS register from UART0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of VALRDY_STOP field from SHORTS register from RNG peripheral for nrf52805 microcontroller?,Shortcut between event VALRDY and task STOP,RNG_ACCREADY event generated from RNG peripheral.,Stop RNG on RDY event.,RNG_ACCREADY event generated from RNG peripheral.,Stop RNG on RDY event.,0.14810652,0.14810652,0.30303505,0.30303505
nRF52805,What is the size of TASKS_TRIGGER[1] register from EGU1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,List all the fields of CUSTOMER[5] register from UICR peripheral for nrf52805 microcontroller.,CUSTOMER,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x10400008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x10400008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,-0.056731958,-0.056731958,-0.03787553,-0.03787553
nRF52805,What is the description of TXSTARTED field from INTENSET register from UARTE0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event TXSTARTED,TXSTARTED Interrupt Enable.,TXSTARTED Interrupt Enable.,TXSTARTED Interrupt Enable.,TXSTARTED Interrupt Enable.,0.75318027,0.75318027,0.75318027,0.75318027
nRF52805,What is the bit_width of CH3 field from CHG[2] register from PPI peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the size of CC[1] register from TIMER1 peripheral for nrf52805 microcontroller?,None,0x44 /bytes,32,0x44 /bytes,32,0.27989644,0.27989644,0.43902802,0.43902802
nRF52805,What is the bit_offset of SUSPENDED field from INTENCLR register from TWI0 peripheral for nrf52805 microcontroller?,18,20,28,20,28,0.72139347,0.72139347,0.6621344,0.6621344
nRF52805,What is the address_offset of BITMODE register from TIMER0 peripheral for nrf52805 microcontroller?,0x508,0x504,0x500,0x504,0x500,0.8830495,0.8830495,0.7565701,0.7565701
nRF52805,What is the description of PIN2 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write '1' to clear.,PIN2 Output Latch Value 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"PIN2 Output Latch Value Set by the LDVAL Field in CH0_DOUTTGL, CH1_DOUT, and CH2_DIN, and CH3_DIN, and CH4_DIN, and CH5_DIN, and CH6_DIN, and CH7_DIN, and CH8_DIN, and CH9_DIN, and CH10_DIN, and CH11_DIN, and CH12_DIN, and CH13_DIN, and CH14_DIN, and CH15_DIN, and CH16_DIN, and CH17_DIN, and CH18_DIN, and CH19_DIN, and CH20_DIN, and CH21_DIN, and CH22_DIN, and CH23_DIN, and CH24_DIN, and CH25_DIN, and CH26_DIN, and CH27_DIN, and CH28_DIN, and CH29_DIN, and CH30_DIN, and CH31_DIN, and CH32_DIN, and CH33_DIN, and CH34_DIN, and CH35_DIN, and CH36_DIN, and CH37_DIN, and CH38_DIN, and CH39_DIN, and CH40_DIN, and CH41_DIN, and CH42_DIN, and CH43_DIN, and CH44_DIN, and CH45_DIN, and CH46_DIN, and CH47_DIN, and CH48_DIN, and CH49_DIN, and CH50_DIN, and CH51_DIN, and CH52_DIN, and CH53_DIN, and CH54_DIN, and CH55_DIN, and CH56_DIN, and CH57_DIN, and CH58_DIN, and CH59_DIN, and CH60_DIN, and CH61_DIN, and CH62_DIN, and CH63_DIN, and CH64_DIN, and CH65_DIN, and CH66_DIN, and CH67_DIN, and CH68_DIN, and CH69_DIN, and CH70_DIN, and CH71_DIN, and CH72_DIN, and CH73_DIN, and CH74_DIN, and CH75_DIN, and CH76_DIN, and CH77_DIN, and CH78_DIN, and CH79_DIN, and CH80_DIN, and CH81_DIN, and CH82_DIN, and CH83_DIN, and CH84_DIN, and CH85_DIN, and CH86_DIN, and CH87_DIN, and CH88_DIN, and CH89_DIN, and CH90_DIN, and CH91_DIN, and CH92_DIN, and CH93_DIN, and CH94_DIN, and CH9",PIN2 Output Latch Value 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"PIN2 Output Latch Value Set by the LDVAL Field in CH0_DOUTTGL, CH1_DOUT, and CH2_DIN, and CH3_DIN, and CH4_DIN, and CH5_DIN, and CH6_DIN, and CH7_DIN, and CH8_DIN, and CH9_DIN, and CH10_DIN, and CH11_DIN, and CH12_DIN, and CH13_DIN, and CH14_DIN, and CH15_DIN, and CH16_DIN, and CH17_DIN, and CH18_DIN, and CH19_DIN, and CH20_DIN, and CH21_DIN, and CH22_DIN, and CH23_DIN, and CH24_DIN, and CH25_DIN, and CH26_DIN, and CH27_DIN, and CH28_DIN, and CH29_DIN, and CH30_DIN, and CH31_DIN, and CH32_DIN, and CH33_DIN, and CH34_DIN, and CH35_DIN, and CH36_DIN, and CH37_DIN, and CH38_DIN, and CH39_DIN, and CH40_DIN, and CH41_DIN, and CH42_DIN, and CH43_DIN, and CH44_DIN, and CH45_DIN, and CH46_DIN, and CH47_DIN, and CH48_DIN, and CH49_DIN, and CH50_DIN, and CH51_DIN, and CH52_DIN, and CH53_DIN, and CH54_DIN, and CH55_DIN, and CH56_DIN, and CH57_DIN, and CH58_DIN, and CH59_DIN, and CH60_DIN, and CH61_DIN, and CH62_DIN, and CH63_DIN, and CH64_DIN, and CH65_DIN, and CH66_DIN, and CH67_DIN, and CH68_DIN, and CH69_DIN, and CH70_DIN, and CH71_DIN, and CH72_DIN, and CH73_DIN, and CH74_DIN, and CH75_DIN, and CH76_DIN, and CH77_DIN, and CH78_DIN, and CH79_DIN, and CH80_DIN, and CH81_DIN, and CH82_DIN, and CH83_DIN, and CH84_DIN, and CH85_DIN, and CH86_DIN, and CH87_DIN, and CH88_DIN, and CH89_DIN, and CH90_DIN, and CH91_DIN, and CH92_DIN, and CH93_DIN, and CH94_DIN, and CH9",0.40172774,0.40172774,0.44156343,0.44156343
nRF52805,List all the fields of EVENTS_TRIGGERED[0] register from EGU1 peripheral for nrf52805 microcontroller.,EVENTS_TRIGGERED,"EVENTS_ENDRX, EVENTS_TXDRDY, EVENTS_ENDTX, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_TXSTOPPED, EVENTS_CCA, EVENTS_CCATIMEOUT, EVENTS_RXDRVSTREN, EVENTS_RXDRVSTREX, EVENTS_RXDRVSTROUT, EVENTS_RXDRVSTRVAL, EVENTS_RXDRVSTRVAL2, EVENTS_RXDRVSTRVAL3, EVENTS_RXDRVSTRVAL4, EVENTS_RXDRVSTRVAL5, EVENTS_RXDRVSTRVAL6, EVENTS_RXDRVSTRVAL7, EVENTS_RXDRVSTRVAL8, EVENTS_RXDRVSTRVAL9, EVENTS_RXDRVSTRVAL10, EVENTS_RXDRVSTRVAL11, EVENTS_RXDRVSTRVAL12, EVENTS_RXDRVSTRVAL13, EVENTS_RXDRVSTRVAL14, EVENTS_RXDRVSTRVAL15, EVENTS_RXDRVSTRVAL16, EVENTS_RXDRVSTRVAL17, EVENTS_RXDRVSTRVAL18, EVENTS_RXDRVSTRVAL19, EVENTS_RXDRVSTRVAL20, EVENTS_RXDRVSTRVAL21, EVENTS_RXDRVSTRVAL22, EVENTS_RXDRVSTRVAL23, EVENTS_RXDRVSTRVAL24, EVENTS_RXDRVSTRVAL25, EVENTS_RXDRVSTRVAL26, EVENTS_RXDRVSTRVAL27, EVENTS_RXDRVSTRVAL28, EVENTS_RXDRVSTRVAL29, EVENTS_RXDRVSTRVAL30, EVENTS_RXDRVSTRVAL31, EVENTS_RXDRVSTRVAL32, EVENTS_RXDRVSTRVAL33, EVENTS_RXDRVSTRVAL34, EVENTS_RXDRVSTRVAL35, EVENTS_RXDRVSTRVAL36, EVENTS_RXDRVSTRVAL37, EVENTS_RXDRVSTRVAL38, EVENTS_RXDRVSTRVAL39, EVENTS_RXDRVSTRVAL40, EVENTS_RXDRVSTRVAL41, EVENTS_RXDRVSTRVAL42, EVENTS_RXDRVSTRVAL43, EVENTS_RXDRVSTRVAL44, EVENTS_RXDRVSTRVAL45, EVENTS_RXDRVSTRVAL46, EVENTS_",EVENTS_TRIGGERED[0],"EVENTS_ENDRX, EVENTS_TXDRDY, EVENTS_ENDTX, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_TXSTOPPED, EVENTS_CCA, EVENTS_CCATIMEOUT, EVENTS_RXDRVSTREN, EVENTS_RXDRVSTREX, EVENTS_RXDRVSTROUT, EVENTS_RXDRVSTRVAL, EVENTS_RXDRVSTRVAL2, EVENTS_RXDRVSTRVAL3, EVENTS_RXDRVSTRVAL4, EVENTS_RXDRVSTRVAL5, EVENTS_RXDRVSTRVAL6, EVENTS_RXDRVSTRVAL7, EVENTS_RXDRVSTRVAL8, EVENTS_RXDRVSTRVAL9, EVENTS_RXDRVSTRVAL10, EVENTS_RXDRVSTRVAL11, EVENTS_RXDRVSTRVAL12, EVENTS_RXDRVSTRVAL13, EVENTS_RXDRVSTRVAL14, EVENTS_RXDRVSTRVAL15, EVENTS_RXDRVSTRVAL16, EVENTS_RXDRVSTRVAL17, EVENTS_RXDRVSTRVAL18, EVENTS_RXDRVSTRVAL19, EVENTS_RXDRVSTRVAL20, EVENTS_RXDRVSTRVAL21, EVENTS_RXDRVSTRVAL22, EVENTS_RXDRVSTRVAL23, EVENTS_RXDRVSTRVAL24, EVENTS_RXDRVSTRVAL25, EVENTS_RXDRVSTRVAL26, EVENTS_RXDRVSTRVAL27, EVENTS_RXDRVSTRVAL28, EVENTS_RXDRVSTRVAL29, EVENTS_RXDRVSTRVAL30, EVENTS_RXDRVSTRVAL31, EVENTS_RXDRVSTRVAL32, EVENTS_RXDRVSTRVAL33, EVENTS_RXDRVSTRVAL34, EVENTS_RXDRVSTRVAL35, EVENTS_RXDRVSTRVAL36, EVENTS_RXDRVSTRVAL37, EVENTS_RXDRVSTRVAL38, EVENTS_RXDRVSTRVAL39, EVENTS_RXDRVSTRVAL40, EVENTS_RXDRVSTRVAL41, EVENTS_RXDRVSTRVAL42, EVENTS_RXDRVSTRVAL43, EVENTS_RXDRVSTRVAL44, EVENTS_RXDRVSTRVAL45, EVENTS_RXDRVSTRVAL46, EVENTS_",EVENTS_TRIGGERED[0],0.32612255,0.32612255,0.91650426,0.91650426
nRF52805,What is the bit_width of SENSE field from PIN_CNF[27] register from P0 peripheral for nrf52805 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52805,What is the size of CHG[3] register from PPI peripheral for nrf52805 microcontroller?,None,1,0x1000,1,0x1000,0.56461823,0.56461823,0.28236753,0.28236753
nRF52805,What is the bit_width of EVENTS_RXDRDY field from EVENTS_RXDRDY register from UART0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of REGION4 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,Enable protection for region 4. Write '0' has no effect.,Region 4 Configuration.,"Region 4 Configuration. Selects the region to be configured. REGION0 is always specified as 0, REGION1 is specified as 1, REGION2 is specified as 2, REGION3 is specified as 3, REGION4 is specified as 4, REGION5 is specified as 5, REGION6 is specified as 6, REGION7 is specified as 7. Access type is write. Default state is undefined. 0x0000000F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",Region 4 Configuration.,"Region 4 Configuration. Selects the region to be configured. REGION0 is always specified as 0, REGION1 is specified as 1, REGION2 is specified as 2, REGION3 is specified as 3, REGION4 is specified as 4, REGION5 is specified as 5, REGION6 is specified as 6, REGION7 is specified as 7. Access type is write. Default state is undefined. 0x0000000F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",0.5235278,0.5235278,0.5481752,0.5481752
nRF52805,What is the bit_offset of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER0 peripheral for nrf52805 microcontroller?,0,0x048,0x048,0x048,0x048,0.61475885,0.61475885,0.61475885,0.61475885
nRF52805,What is the bit_offset of CH0LIMITH field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,6,20,0x104,20,0x104,0.6261145,0.6261145,0.4170553,0.4170553
nRF52805,What is the bit_width of IN6 field from INTENCLR register from GPIOTE peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the description of TASKS_STARTTX field from TASKS_STARTTX register from UARTE0 peripheral for nrf52805 microcontroller?,Start UART transmitter,Start UART transmitter,Start UART transmitter,Start UART transmitter,Start UART transmitter,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the address_offset of SHORTS register from QDEC peripheral for nrf52805 microcontroller?,0x200,0x514,0x10000000 + (0x10000000 * n),0x514,0x10000000 + (0x10000000 * n),0.6911891,0.6911891,0.57651913,0.57651913
nRF52805,What is the description of EVENTS_SAMPLERDY field from EVENTS_SAMPLERDY register from QDEC peripheral for nrf52805 microcontroller?,Event being generated for every new sample value written to the SAMPLE register,Sample ready event generated for every new sample value written to the SAMPLE register.,Sample Ready Event generated when new sample value is written to SAMPLE register.,Sample ready event generated for every new sample value written to the SAMPLE register.,Sample Ready Event generated when new sample value is written to SAMPLE register.,0.90731657,0.90731657,0.90091395,0.90091395
nRF52805,What is the base address of SAADC peripheral for nrf52805 microcontroller?,0x40007000,0x40008000,0x40008000,0x40008000,0x40008000,0.9617151,0.9617151,0.9617151,0.9617151
nRF52805,What is the bit_width of COMPARE1 field from INTENSET register from RTC0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,List all the fields of TASKS_START register from AAR peripheral for nrf52805 microcontroller.,TASKS_START,"SAMPLE, SAMPLEPER, LEDPOL, LEDPRE, TIMER, PRESCALER, COUNT, MAXCNT, STOP, CLEAR, SET, RESOLVE, START, STOPPED, SEQSTART, SEQSTOP, NEXT, SEQRDY, RDCLRACC, RDCLRDBL, RDCLR, RDCLRDBL, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR,","DAP, SAMPLEPER, SAMPLE, REPORTPER, TRIGGERED, STOPPED, CAPTURE, STOP, READCLRACC, RDCLRACC, READCLRDBL, RDCLRDBL, REPORT, REPORTRDY, ACCOF, DBLRDY, TIMEOUT, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED","SAMPLE, SAMPLEPER, LEDPOL, LEDPRE, TIMER, PRESCALER, COUNT, MAXCNT, STOP, CLEAR, SET, RESOLVE, START, STOPPED, SEQSTART, SEQSTOP, NEXT, SEQRDY, RDCLRACC, RDCLRDBL, RDCLR, RDCLRDBL, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR, RDCLR,","DAP, SAMPLEPER, SAMPLE, REPORTPER, TRIGGERED, STOPPED, CAPTURE, STOP, READCLRACC, RDCLRACC, READCLRDBL, RDCLRDBL, REPORT, REPORTRDY, ACCOF, DBLRDY, TIMEOUT, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED, A, B, LEDPRE, LEDPOL, LED",0.16450575,0.16450575,0.09265712,0.09265712
nRF52805,What is the bit_width of DRIVE field from PIN_CNF[7] register from P0 peripheral for nrf52805 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52805,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[3] register from TIMER1 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of CUSTOMER[21] register from UICR peripheral for nrf52805 microcontroller?,Description collection: Reserved for customer,Customer information.,Customer information.,Customer information.,Customer information.,0.44670194,0.44670194,0.44670194,0.44670194
nRF52805,What is the description of CH29 field from CHG[2] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 29,"CH29 PPI Channel Selector Connecting CH29 to EVENTS_BCMATCH, TASKS_BCSTART, or TASKS_BCSTOP, depending on the context.",Channel 29 PPI Channel Grant Field Accessor,"CH29 PPI Channel Selector Connecting CH29 to EVENTS_BCMATCH, TASKS_BCSTART, or TASKS_BCSTOP, depending on the context.",Channel 29 PPI Channel Grant Field Accessor,0.22328371,0.22328371,0.39528054,0.39528054
nRF52805,What is the bit_offset of TASKS_RDCLRACC field from TASKS_RDCLRACC register from QDEC peripheral for nrf52805 microcontroller?,0,"0x00000000 ID AccessField Value ID Value Description A W TASKS_READCLRACC Read and clear ACC and ACCDBL Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically. Trigger 1 Trigger task",0x00000000,"0x00000000 ID AccessField Value ID Value Description A W TASKS_READCLRACC Read and clear ACC and ACCDBL Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically. Trigger 1 Trigger task",0x00000000,0.19884416,0.19884416,0.58084786,0.58084786
nRF52805,What is the bit_width of PIN1 field from OUTSET register from P0 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the address_offset of EVENTS_TXSTARTED register from UARTE0 peripheral for nrf52805 microcontroller?,0x150,0x150,0x150,0x150,0x150,1.0,1.0,1.0,1.0
nRF52805,What is the size of TASKS_CONSTLAT register from POWER peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the address_offset of PDUSTAT register from RADIO peripheral for nrf52805 microcontroller?,0x414,0x00000004,0x104,0x00000004,0x104,0.7210765,0.7210765,0.80381197,0.80381197
nRF52805,What is the description of DRIVE field from PIN_CNF[28] register from P0 peripheral for nrf52805 microcontroller?,Drive configuration,DRIVE Strength Configuration of GPIO Pin 28/MISO0 Pin 29/MOSI0 Pin 30/SCLK0 Pin 31/SS0 Select Pin 0/SENSE0 Pin 1/SENSE1 Pin 2/SENSE2 Pin 3/SENSE3 Pin 4/SENSE4 Pin 5/SENSE5 Pin 6/SENSE6 Pin 7/SENSE7 Pin 8/SENSE8 Pin 9/SENSE9 Pin 10/SENSE10 Pin 11/SENSE11 Pin 12/SENSE12 Pin 13/SENSE13 Pin 14/SENSE14 Pin 15/SENSE15 Pin 16/SENSE16 Pin 17/SENSE17 Pin 18/SENSE18 Pin 19/SENSE19 Pin 20/SENSE20 Pin 21/SENSE21 Pin 22/SENSE22 Pin 23/SENSE23 Pin 24/SENSE24 Pin 25/SENSE25 Pin 26/SENSE26 Pin 27/SENSE27 Pin 28/SENSE28 Pin 29/SENSE29 Pin 30/SENSE30 Pin 31/SENSE31 Select Pin 0/DRIVE0 Pin 1/DRIVE1 Pin 2/DRIVE2 Pin 3/DRIVE3 Pin 4/DRIVE4 Pin 5/DRIVE5 Pin 6/DRIVE6 Pin 7/DRIVE7 Pin 8/DRIVE8 Pin 9/DRIVE9 Pin 10/DRIVE10 Pin 11/DRIVE11 Pin 12/DRIVE12 Pin 13/DRIVE13 Pin 14/DRIVE14 Pin 15/DRIVE15 Pin 16/DRIVE16 Pin 17/DRIVE17 Pin 18/DRIVE18 Pin 19/DRIVE19 Pin 20/DRIVE20 Pin 21/DRIVE21 Pin 22/DRIVE22 Pin 23/DRIVE23 Pin 24/DRIVE24 Pin 25/DRIVE25 Pin 26/DRIVE26 Pin 27/DRIVE27 Pin 28/DRIVE28 Pin 29/DRIVE29 Pin 30/DRIVE30 Pin 31/DRIVE31 Select Pin 0/DRIVESTRENGTH0 Pin 1/DRIVESTRENGTH1 Pin 2/DRIVESTRENGTH2 Pin 3/DRIVESTRENGTH3 Pin 4/DRIVESTRENGTH4 Pin 5/DRIVESTRENGTH5 Pin 6/DRIVESTRENGTH6 Pin 7/DRIVESTRENGTH7 Pin 8/DRIVESTRENGTH8 Pin 9/DRIVESTRENGTH9 Pin,Drive configuration of GPIO pin 28. 0 Strong [/INST] DRIVESTRONG Strong [/INST] DRIVESTRONGSL Weak [/INST] DRIVESTRONGSL Weak Pull Down [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRON,DRIVE Strength Configuration of GPIO Pin 28/MISO0 Pin 29/MOSI0 Pin 30/SCLK0 Pin 31/SS0 Select Pin 0/SENSE0 Pin 1/SENSE1 Pin 2/SENSE2 Pin 3/SENSE3 Pin 4/SENSE4 Pin 5/SENSE5 Pin 6/SENSE6 Pin 7/SENSE7 Pin 8/SENSE8 Pin 9/SENSE9 Pin 10/SENSE10 Pin 11/SENSE11 Pin 12/SENSE12 Pin 13/SENSE13 Pin 14/SENSE14 Pin 15/SENSE15 Pin 16/SENSE16 Pin 17/SENSE17 Pin 18/SENSE18 Pin 19/SENSE19 Pin 20/SENSE20 Pin 21/SENSE21 Pin 22/SENSE22 Pin 23/SENSE23 Pin 24/SENSE24 Pin 25/SENSE25 Pin 26/SENSE26 Pin 27/SENSE27 Pin 28/SENSE28 Pin 29/SENSE29 Pin 30/SENSE30 Pin 31/SENSE31 Select Pin 0/DRIVE0 Pin 1/DRIVE1 Pin 2/DRIVE2 Pin 3/DRIVE3 Pin 4/DRIVE4 Pin 5/DRIVE5 Pin 6/DRIVE6 Pin 7/DRIVE7 Pin 8/DRIVE8 Pin 9/DRIVE9 Pin 10/DRIVE10 Pin 11/DRIVE11 Pin 12/DRIVE12 Pin 13/DRIVE13 Pin 14/DRIVE14 Pin 15/DRIVE15 Pin 16/DRIVE16 Pin 17/DRIVE17 Pin 18/DRIVE18 Pin 19/DRIVE19 Pin 20/DRIVE20 Pin 21/DRIVE21 Pin 22/DRIVE22 Pin 23/DRIVE23 Pin 24/DRIVE24 Pin 25/DRIVE25 Pin 26/DRIVE26 Pin 27/DRIVE27 Pin 28/DRIVE28 Pin 29/DRIVE29 Pin 30/DRIVE30 Pin 31/DRIVE31 Select Pin 0/DRIVESTRENGTH0 Pin 1/DRIVESTRENGTH1 Pin 2/DRIVESTRENGTH2 Pin 3/DRIVESTRENGTH3 Pin 4/DRIVESTRENGTH4 Pin 5/DRIVESTRENGTH5 Pin 6/DRIVESTRENGTH6 Pin 7/DRIVESTRENGTH7 Pin 8/DRIVESTRENGTH8 Pin 9/DRIVESTRENGTH9 Pin,Drive configuration of GPIO pin 28. 0 Strong [/INST] DRIVESTRONG Strong [/INST] DRIVESTRONGSL Weak [/INST] DRIVESTRONGSL Weak Pull Down [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRONGSL Weak Pull Up [/INST] DRIVESTRON,0.4720636,0.4720636,0.44193947,0.44193947
nRF52805,List all the fields of CUSTOMER[14] register from UICR peripheral for nrf52805 microcontroller.,CUSTOMER,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,- Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ID AccessField Value ID Value Description A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,- Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ID AccessField Value ID Value Description A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,-0.056731958,-0.056731958,0.07078944,0.07078944
nRF52805,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52805 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[3] (PPI Channel 3 Event),TRIGGERED[3] event generated by triggering the corresponding TRIGGER[3] task.,EVENTS_TRIGGERED[3] (PPI Channel 3 Event),TRIGGERED[3] event generated by triggering the corresponding TRIGGER[3] task.,0.43294993,0.43294993,0.72699845,0.72699845
nRF52805,What is the bit_width of REGION28 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_width of COMPARE3 field from EVTENCLR register from RTC1 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the bit_offset of RR7 field from RREN register from WDT peripheral for nrf52805 microcontroller?,7,0x508,0x7,0x508,0x7,0.37083483,0.37083483,0.6304644,0.6304644
nRF52805,What is the size of EVENTS_ERROR register from UARTE0 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,List all the fields of EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52805 microcontroller.,EVENTS_TRIGGERED,"EVENTS_TRIGGERED, EVENTS_COMPARE, EVENTS_ADDRESS, EVENTS_BCMATCH, EVENTS_READY, EVENTS_START, EVENTS_STOP, EVENTS_RXEN, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDC","TRIGGERED, PEND, ACTIVE, READY, STARTED, STOPPED, TASKS_START, TASKS_STOP, TASKS_RXEN, TASKS_TXEN, TASKS_DISABLE, TASKS_RXSTART, TASKS_TXSTART, TASKS_RXSTARTSDM, TASKS_TXSTARTSDM, EVENTS_TRIGGERED, EVENTS_READY, EVENTS_END, EVENTS_ADDRESS, EVENTS_DISABLED, EVENTS_BCMATCH, EVENTS_CCA, EVENTS_COLLISION, EVENTS_CRCERROR, EVENTS_CTS, EVENTS_CTSREADY, EVENTS_DATAREADY, EVENTS_DISABLED, EVENTS_ENABLED, EVENTS_ENDED, EVENTS_FRAMEERROR, EVENTS_LDABORT, EVENTS_LDCOMPLETE, EVENTS_LDSTART, EVENTS_LINKDEAD, EVENTS_LINKUP, EVENTS_MACREADY, EVENTS_MISS, EVENTS_NRESET, EVENTS_PHYRX, EVENTS_PHYTX, EVENTS_PHYSTATUS, EVENTS_RXACKREADY, EVENTS_RXACKDONE, EVENTS_RXDATA, EVENTS_RXDONE, EVENTS_RXERROR, EVENTS_RXFRAMES, EVENTS_RXMISSED, EVENTS_RXPKT, EVENTS_RXPKTDONE, EVENTS_RXPKTSTART, EVENTS_RXPKTSTOPPED, EVENTS_RXPKTTIMEOUT, EVENTS_RXSTATE, EVENTS_RXSTATEREADY, EVENTS_RXSYNCLOST, EVENTS_RXSYNCRXED, EVENTS_RXSYNCRXEDCCA, EVENTS_RXSYNCRXEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCADETECTEDCCA, EVENTS_RX","EVENTS_TRIGGERED, EVENTS_COMPARE, EVENTS_ADDRESS, EVENTS_BCMATCH, EVENTS_READY, EVENTS_START, EVENTS_STOP, EVENTS_RXEN, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDCBA, EVUTSRQPONMLKJIHGFEDC","TRIGGERED, PEND, ACTIVE, READY, STARTED, STOPPED, TASKS_START, TASKS_STOP, TASKS_RXEN, TASKS_TXEN, TASKS_DISABLE, TASKS_RXSTART, TASKS_TXSTART, TASKS_RXSTARTSDM, TASKS_TXSTARTSDM, EVENTS_TRIGGERED, EVENTS_READY, EVENTS_END, EVENTS_ADDRESS, EVENTS_DISABLED, EVENTS_BCMATCH, EVENTS_CCA, EVENTS_COLLISION, EVENTS_CRCERROR, EVENTS_CTS, EVENTS_CTSREADY, EVENTS_DATAREADY, EVENTS_DISABLED, EVENTS_ENABLED, EVENTS_ENDED, EVENTS_FRAMEERROR, EVENTS_LDABORT, EVENTS_LDCOMPLETE, EVENTS_LDSTART, EVENTS_LINKDEAD, EVENTS_LINKUP, EVENTS_MACREADY, EVENTS_MISS, EVENTS_NRESET, EVENTS_PHYRX, EVENTS_PHYTX, EVENTS_PHYSTATUS, EVENTS_RXACKREADY, EVENTS_RXACKDONE, EVENTS_RXDATA, EVENTS_RXDONE, EVENTS_RXERROR, EVENTS_RXFRAMES, EVENTS_RXMISSED, EVENTS_RXPKT, EVENTS_RXPKTDONE, EVENTS_RXPKTSTART, EVENTS_RXPKTSTOPPED, EVENTS_RXPKTTIMEOUT, EVENTS_RXSTATE, EVENTS_RXSTATEREADY, EVENTS_RXSYNCLOST, EVENTS_RXSYNCRXED, EVENTS_RXSYNCRXEDCCA, EVENTS_RXSYNCRXEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCA, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCADETECTED, EVENTS_RXSYNCRXEDCCADETECTEDCCADETECTEDCCADETECTEDCCADETECTEDCCA, EVENTS_RX",0.43628752,0.43628752,0.51059926,0.51059926
nRF52805,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU0 peripheral for nrf52805 microcontroller?,1,1,32,1,32,1.0,1.0,0.49268645,0.49268645
nRF52805,What is the description of EVENTS_VALRDY field from EVENTS_VALRDY register from RNG peripheral for nrf52805 microcontroller?,Event being generated for every new random number written to the VALUE register,RNG_VALRDY event generated from RNG peripheral.,RNG result ready event. Generated when a new random value is written to RNG result buffer.,RNG_VALRDY event generated from RNG peripheral.,RNG result ready event. Generated when a new random value is written to RNG result buffer.,0.536561,0.536561,0.6971205,0.6971205
nRF52805,What is the bit_width of TXREADY field from INTENSET register from RADIO peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of COMPARE3 field from INTENCLR register from TIMER2 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of EVENTS_TRIGGERED[6] register from EGU1 peripheral for nrf52805 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[6] (TIMER0 EVENTS_TRIGGERED),"TRIGGERED Event from TIMER6, Field 6 of EVENTS_TRIGGERED Register.",EVENTS_TRIGGERED[6] (TIMER0 EVENTS_TRIGGERED),"TRIGGERED Event from TIMER6, Field 6 of EVENTS_TRIGGERED Register.",0.4637894,0.4637894,0.5025227,0.5025227
nRF52805,What is the size of EVENTS_TRIGGERED[9] register from EGU1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the bit_width of LASTRX field from INTENCLR register from TWIM0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of TRIGGERED1 field from INTENCLR register from EGU1 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of NRFHW field from NRFHW[2] register from UICR peripheral for nrf52805 microcontroller?,Reserved for Nordic hardware design,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,192 ksps ADC – 2 configurable channels with programmable gain,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,192 ksps ADC – 2 configurable channels with programmable gain,0.12966995,0.12966995,0.12966496,0.12966496
nRF52805,What is the address_offset of EVENTS_OVRFLW register from RTC0 peripheral for nrf52805 microcontroller?,0x104,0x104,0x104,0x104,0x104,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of REGION26 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of TASKS_RSSISTART field from TASKS_RSSISTART register from RADIO peripheral for nrf52805 microcontroller?,Start the RSSI and take one single sample of the receive signal strength,Start the RSSI and take one single sample of the receive signal strength.,Start the RSSI and take one single sample of the receive signal strength,Start the RSSI and take one single sample of the receive signal strength.,Start the RSSI and take one single sample of the receive signal strength,0.9783853,0.9783853,1.0000001,1.0000001
nRF52805,What is the bit_width of DONE field from INTENSET register from CLOCK peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of CH5LIMITL field from INTENCLR register from SAADC peripheral for nrf52805 microcontroller?,17,0x108,0x104,0x108,0x104,0.21563421,0.21563421,0.23404844,0.23404844
nRF52805,What is the bit_offset of TRIGGERED7 field from INTENSET register from EGU1 peripheral for nrf52805 microcontroller?,7,31,0x108,31,0x108,0.53241277,0.53241277,0.41199216,0.41199216
nRF52805,What is the description of DRIVE field from PIN_CNF[6] register from P0 peripheral for nrf52805 microcontroller?,Drive configuration,DRIVE Strength Configuration of GPIO Pin 6,Drive configuration of GPIO pins.,DRIVE Strength Configuration of GPIO Pin 6,Drive configuration of GPIO pins.,0.5149697,0.5149697,0.6806365,0.6806365
nRF52805,What is the description of TASKS_CAPTURE[1] register from TIMER0 peripheral for nrf52805 microcontroller?,Description collection: Capture Timer value to CC[n] register,Capture Timer value to CC[1] register,Capture Timer value to CC[1] register,Capture Timer value to CC[1] register,Capture Timer value to CC[1] register,0.8052771,0.8052771,0.8052771,0.8052771
nRF52805,What is the bit_offset of SENSE field from PIN_CNF[5] register from P0 peripheral for nrf52805 microcontroller?,16,24,28,24,28,0.7363719,0.7363719,0.66749024,0.66749024
nRF52805,What is the size of TASKS_CTSTART register from CLOCK peripheral for nrf52805 microcontroller?,32,0x40,0x100,0x40,0x100,0.46943313,0.46943313,0.27861136,0.27861136
nRF52805,What is the bit_offset of EVENTS_DEVMISS field from EVENTS_DEVMISS register from RADIO peripheral for nrf52805 microcontroller?,0,31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x10c,31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x10c,0.26414722,0.26414722,0.55851793,0.55851793
nRF52805,What is the bit_offset of PIN30 field from OUT register from P0 peripheral for nrf52805 microcontroller?,30,24,30,24,30,0.7159389,0.7159389,1.0,1.0
nRF52805,What is the bit_offset of T3 field from T3 register from TEMP peripheral for nrf52805 microcontroller?,0,0x0000000c,0x00000002,0x0000000c,0x00000002,0.57968175,0.57968175,0.55011487,0.55011487
nRF52805,What is the description of RXTO field from INTENCLR register from UARTE0 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event RXTO,RXTO RX timeout interrupt Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,RXTO Interrupt Disable Clear,RXTO RX timeout interrupt Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,RXTO Interrupt Disable Clear,0.5911944,0.5911944,0.6854998,0.6854998
nRF52805,What is the bit_width of PIN30 field from OUTCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the size of TASKS_STOP register from CCM peripheral for nrf52805 microcontroller?,32,0x4,32,0x4,32,0.3920408,0.3920408,0.9999999,0.9999999
nRF52805,What is the size of TASKS_FLUSHRX register from UARTE0 peripheral for nrf52805 microcontroller?,32,32,1/8,32,1/8,0.9999999,0.9999999,0.35143828,0.35143828
nRF52805,What is the bit_width of PIN12 field from DIRCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the address_offset of EVENTS_COMPARE[5] register from TIMER1 peripheral for nrf52805 microcontroller?,0x154,0x140 + (5 × 0x4),0x144,0x140 + (5 × 0x4),0x144,0.7473394,0.7473394,0.90797377,0.90797377
nRF52805,What is the bit_width of MODE field from CONFIG[4] register from GPIOTE peripheral for nrf52805 microcontroller?,2,30,30,30,30,0.5305168,0.5305168,0.5305168,0.5305168
nRF52805,List all the registers of SWI1 peripheral for nrf52805 microcontroller.,UNUSED,"CONTEXT, APPROVE, BPROVE, CLOCK, POWER, GPIO, RADIO, UART, UARTE, TWI, TWIM, TWIS, SPI, SPIM, SPIS, GPIOTE, SAADC, RTC, TEMP, RNG, ECB, CCM, AAR, WDT]","CONFIG, CTRL, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP","CONTEXT, APPROVE, BPROVE, CLOCK, POWER, GPIO, RADIO, UART, UARTE, TWI, TWIM, TWIS, SPI, SPIM, SPIS, GPIOTE, SAADC, RTC, TEMP, RNG, ECB, CCM, AAR, WDT]","CONFIG, CTRL, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP, TASKCDSTOP",0.15136614,0.15136614,-0.0055838367,-0.0055838367
nRF52805,What is the bit_offset of DRIVE field from PIN_CNF[11] register from P0 peripheral for nrf52805 microcontroller?,8,0x1c,0x104,0x1c,0x104,0.2695991,0.2695991,0.42620462,0.42620462
nRF52805,What is the bit_width of TASKS_RXEN field from TASKS_RXEN register from RADIO peripheral for nrf52805 microcontroller?,1,313029282726252423222120191817161514131211109],313029282726252423222120191817161514131211109],313029282726252423222120191817161514131211109],313029282726252423222120191817161514131211109],0.37864804,0.37864804,0.37864804,0.37864804
nRF52805,What is the bit_width of REGION13 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of INPUT field from PIN_CNF[1] register from P0 peripheral for nrf52805 microcontroller?,Connect or disconnect input buffer,GPIO Input Configuration of GPIO pins 1.0 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Input buffer control field from PIN_CNF[1] register from P0 peripheral for nrf52805 microcontroller.,GPIO Input Configuration of GPIO pins 1.0 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Input buffer control field from PIN_CNF[1] register from P0 peripheral for nrf52805 microcontroller.,0.25622222,0.25622222,0.38329643,0.38329643
nRF52805,List all the fields of INTENCLR register from CCM peripheral for nrf52805 microcontroller.,"ENDKSGEN, ENDCRYPT, ERROR","ASK5_CHG[2].EN, ASK5_CHG[3].EN, ASK5_CHG[4].EN, ASK5_CHG[5].EN, ASK5_CHG[6].EN, ASK5_CHG[7].EN, ASK5_CHG[S].EN, ASK5_CHG[Z].EN, ASK5_CHG[9].EN, ASK5_CHG[10].EN, ASK5_CHG[11].EN, ASK5_CHG[12].EN, ASK5_CHG[13].EN, ASK5_CHG[14].EN, ASK5_CHG[15].EN, ASK5_CHG[16].EN, ASK5_CHG[17].EN, ASK5_CHG[18].EN, ASK5_CHG[19].EN, ASK5_CHG[20].EN, ASK5_CHG[21].EN, ASK5_CHG[22].EN, ASK5_CHG[23].EN, ASK5_CHG[24].EN, ASK5_CHG[25].EN, ASK5_CHG[26].EN, ASK5_CHG[27].EN, ASK5_CHG[28].EN, ASK5_CHG[29].EN, ASK5_CHG[30].EN, ASK5_CHG[31].EN, ASK5_CHG[32].EN, ASK5_CHG[33].EN, ASK5_CHG[34].EN, ASK5_CHG[35].EN, ASK5_CHG[36].EN, ASK5_CHG[37].EN, ASK5_CHG[38].EN, ASK5_CHG[39].EN, ASK5_CHG[40].EN, ASK5_CHG[41].EN, ASK5_CHG[42].EN, ASK5_CHG[43].EN, ASK5_CHG[44].EN, ASK5_CHG[45].EN, ASK5_CHG[46].EN, ASK5_CHG[47].EN, ASK5_CHG[48].EN, ASK5_CHG[49].EN, ASK5_CHG[50].EN, ASK5_CHG[51].EN, ASK5_CHG[52].EN, ASK5_CHG[53].EN, ASK5_CHG[54].EN, ASK5_CHG[55].EN, ASK5_CHG[56].EN, ASK5_CHG[57].EN, ASK5_CHG[58].EN, ASK5_CHG[59].EN, ASK5_CHG[60].EN, ASK5_CHG[61].EN, ASK5_CHG[62].EN, ASK5_CHG[63].EN, ASK5_CHG[64].EN, ASK5_CHG[65","CCMBOF, CCMRAMRDY, CCMRAMWR, CCMRAMERR, CCMRAMERRPEND, CCMRAMERRCLR, CCMRAMERRPENDSET, CCMRAMERRPENDCLR, CCMRAMERRPENDTOG, CCMRAMERRPENDTGL, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERR","ASK5_CHG[2].EN, ASK5_CHG[3].EN, ASK5_CHG[4].EN, ASK5_CHG[5].EN, ASK5_CHG[6].EN, ASK5_CHG[7].EN, ASK5_CHG[S].EN, ASK5_CHG[Z].EN, ASK5_CHG[9].EN, ASK5_CHG[10].EN, ASK5_CHG[11].EN, ASK5_CHG[12].EN, ASK5_CHG[13].EN, ASK5_CHG[14].EN, ASK5_CHG[15].EN, ASK5_CHG[16].EN, ASK5_CHG[17].EN, ASK5_CHG[18].EN, ASK5_CHG[19].EN, ASK5_CHG[20].EN, ASK5_CHG[21].EN, ASK5_CHG[22].EN, ASK5_CHG[23].EN, ASK5_CHG[24].EN, ASK5_CHG[25].EN, ASK5_CHG[26].EN, ASK5_CHG[27].EN, ASK5_CHG[28].EN, ASK5_CHG[29].EN, ASK5_CHG[30].EN, ASK5_CHG[31].EN, ASK5_CHG[32].EN, ASK5_CHG[33].EN, ASK5_CHG[34].EN, ASK5_CHG[35].EN, ASK5_CHG[36].EN, ASK5_CHG[37].EN, ASK5_CHG[38].EN, ASK5_CHG[39].EN, ASK5_CHG[40].EN, ASK5_CHG[41].EN, ASK5_CHG[42].EN, ASK5_CHG[43].EN, ASK5_CHG[44].EN, ASK5_CHG[45].EN, ASK5_CHG[46].EN, ASK5_CHG[47].EN, ASK5_CHG[48].EN, ASK5_CHG[49].EN, ASK5_CHG[50].EN, ASK5_CHG[51].EN, ASK5_CHG[52].EN, ASK5_CHG[53].EN, ASK5_CHG[54].EN, ASK5_CHG[55].EN, ASK5_CHG[56].EN, ASK5_CHG[57].EN, ASK5_CHG[58].EN, ASK5_CHG[59].EN, ASK5_CHG[60].EN, ASK5_CHG[61].EN, ASK5_CHG[62].EN, ASK5_CHG[63].EN, ASK5_CHG[64].EN, ASK5_CHG[65","CCMBOF, CCMRAMRDY, CCMRAMWR, CCMRAMERR, CCMRAMERRPEND, CCMRAMERRCLR, CCMRAMERRPENDSET, CCMRAMERRPENDCLR, CCMRAMERRPENDTOG, CCMRAMERRPENDTGL, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERRPENDTGLTOG, CCMRAMERRPENDTGLCLR, CCMRAMERR",0.09073847,0.09073847,0.16239727,0.16239727
nRF52805,What is the description of CH31 field from CHG[4] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 31,CH31 PPI Channel Grant Field Description A Channel Grant Field Value ID Value Description A Channel Grant Channel 31 Accessed 0 No Access 1 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel,Channel 31 PPI Channel Grant Field Accessor,CH31 PPI Channel Grant Field Description A Channel Grant Field Value ID Value Description A Channel Grant Channel 31 Accessed 0 No Access 1 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel 31 Accessed E Channel Grant Channel 31 Accessed F Channel Grant Channel 31 Accessed G Channel Grant Channel 31 Accessed H Channel Grant Channel 31 Accessed I Channel Grant Channel 31 Accessed J Channel Grant Channel 31 Accessed K Channel Grant Channel 31 Accessed L Channel Grant Channel 31 Accessed M Channel Grant Channel 31 Accessed N Channel Grant Channel 31 Accessed O Channel Grant Channel 31 Accessed P Channel Grant Channel 31 Accessed Q Channel Grant Channel 31 Accessed R Channel Grant Channel 31 Accessed S Channel Grant Channel 31 Accessed T Channel Grant Channel 31 Accessed U Channel Grant Channel 31 Accessed V Channel Grant Channel 31 Accessed W Channel Grant Channel 31 Accessed X Channel Grant Channel 31 Accessed Y Channel Grant Channel 31 Accessed Z Channel Grant Channel 31 Accessed A Channel Grant Channel 31 Accessed B Channel Grant Channel 31 Accessed C Channel Grant Channel 31 Accessed D Channel Grant Channel,Channel 31 PPI Channel Grant Field Accessor,0.40352255,0.40352255,0.41082835,0.41082835
nRF52805,What is the bit_offset of TASKS_CTSTART field from TASKS_CTSTART register from CLOCK peripheral for nrf52805 microcontroller?,0,0x554,0x00000000,0x554,0x00000000,0.5577533,0.5577533,0.58084786,0.58084786
nRF52805,List all the fields of ENABLE register from SAADC peripheral for nrf52805 microcontroller.,ENABLE,"ASYNC, SWRST, START, STOP, SAMPLERATESEL, SAMPLERATE, SAMPLEN, SAMPLENSEL, SAMPLING, SAMPLINGSEL, SAMPLINGMODE, SAMPLINGMODESEL, SAMPLINGDELAY, SAMPLINGDELAYSEL, SAMPLINGDELAYMODE, SAMPLINGDELAYMODESEL, SAMPLINGDELAYEDGE, SAMPLINGDELAYEDGESEL, SAMPLINGDELAYEDGEMODE, SAMPLINGDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMP","SAADCEN, SAADCSTARTED, SAADCSTOPPED, SAADCSTART, SAADCSTOP, SAADCSAMPLERATESEL, SAADCRESOLUTION, SAADCPRESCALER, SAADCCONFIGURED, SAADCSAMPLING, SAADCSAMPLINGFREQ, SAADCSAMPLINGDELAY, SAADCSAMPLINGDELAYMAX, SAADCSAMPLINGDELAYMIN, SAADCSAMPLINGDELAYSTEP, SAADCSAMPLINGDELAYSTEPMAX, SAADCSAMPLINGDELAYSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAAD","ASYNC, SWRST, START, STOP, SAMPLERATESEL, SAMPLERATE, SAMPLEN, SAMPLENSEL, SAMPLING, SAMPLINGSEL, SAMPLINGMODE, SAMPLINGMODESEL, SAMPLINGDELAY, SAMPLINGDELAYSEL, SAMPLINGDELAYMODE, SAMPLINGDELAYMODESEL, SAMPLINGDELAYEDGE, SAMPLINGDELAYEDGESEL, SAMPLINGDELAYEDGEMODE, SAMPLINGDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAY, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYSEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYMODESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGESEL, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODE, SAMPLINGDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEDELAYEDGEMODESEL, SAMP","SAADCEN, SAADCSTARTED, SAADCSTOPPED, SAADCSTART, SAADCSTOP, SAADCSAMPLERATESEL, SAADCRESOLUTION, SAADCPRESCALER, SAADCCONFIGURED, SAADCSAMPLING, SAADCSAMPLINGFREQ, SAADCSAMPLINGDELAY, SAADCSAMPLINGDELAYMAX, SAADCSAMPLINGDELAYMIN, SAADCSAMPLINGDELAYSTEP, SAADCSAMPLINGDELAYSTEPMAX, SAADCSAMPLINGDELAYSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEP, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMAX, SAADCSAMPLINGDELAYSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPSTEPMIN, SAAD",0.010784896,0.010784896,0.0844493,0.0844493
nRF52805,What is the bit_width of END field from INTENCLR register from SAADC peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of PIN30 field from DIRSET register from P0 peripheral for nrf52805 microcontroller?,Set as output pin 30,PIN30 Output Value Set Field Description A PIN30 Output Value Set Field Value Set 0 Value Not Set 1 Value Set PIN30 Output Value Set Field Value Set ID Value Set A RW PIN30 Output Value Set 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"PIN30 Output Value Set by CPU, Read [0] => 0, Read [1] => 1, Write [0] => 0, Write [1] => 1, Field Description PIN30 Output Value Set by CPU, Read, Write, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access",PIN30 Output Value Set Field Description A PIN30 Output Value Set Field Value Set 0 Value Not Set 1 Value Set PIN30 Output Value Set Field Value Set ID Value Set A RW PIN30 Output Value Set 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"PIN30 Output Value Set by CPU, Read [0] => 0, Read [1] => 1, Write [0] => 0, Write [1] => 1, Field Description PIN30 Output Value Set by CPU, Read, Write, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access Type, Field Access",0.47008651,0.47008651,0.34658355,0.34658355
nRF52805,What is the description of EVENTS_ENDECB field from EVENTS_ENDECB register from ECB peripheral for nrf52805 microcontroller?,ECB block encrypt complete,ECB block encrypt complete,EVENTS_ENDECB,ECB block encrypt complete,EVENTS_ENDECB,1.0,1.0,0.16831662,0.16831662
nRF52805,What is the bit_offset of PULL field from PIN_CNF[26] register from P0 peripheral for nrf52805 microcontroller?,2,28,28,28,28,0.55663043,0.55663043,0.55663043,0.55663043
nRF52805,What is the description of PULL field from PIN_CNF[3] register from P0 peripheral for nrf52805 microcontroller?,Pull configuration,Pull configuration of GPIO pins,Pull configuration,Pull configuration of GPIO pins,Pull configuration,0.6819209,0.6819209,1.0000001,1.0000001
nRF52805,What is the size of SHORTS register from SPIS0 peripheral for nrf52805 microcontroller?,32,256,32,256,32,0.5998699,0.5998699,0.9999999,0.9999999
nRF52805,What is the bit_offset of TXSTARTED field from INTENSET register from TWIM0 peripheral for nrf52805 microcontroller?,20,0x104,0x150,0x104,0x150,0.37981343,0.37981343,0.38712758,0.38712758
nRF52805,What is the bit_width of RXTO field from INTENCLR register from UARTE0 peripheral for nrf52805 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
nRF52805,What is the description of STATE field from LFCLKSTAT register from CLOCK peripheral for nrf52805 microcontroller?,LFCLK state,HFCLK state,LFCLK state,HFCLK state,LFCLK state,0.79431444,0.79431444,0.99999994,0.99999994
nRF52805,What is the bit_offset of PIN16 field from DIR register from P0 peripheral for nrf52805 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
nRF52805,What is the address_offset of NRFFW[8] register from UICR peripheral for nrf52805 microcontroller?,0x34,0x018,0x108,0x018,0x108,0.7180125,0.7180125,0.6613132,0.6613132
nRF52805,What is the size of CTIV register from CLOCK peripheral for nrf52805 microcontroller?,32,0x40000000,0x1000,0x40000000,0x1000,0.25135392,0.25135392,0.21143654,0.21143654
nRF52805,What is the bit_width of TASKS_RDCLRACC field from TASKS_RDCLRACC register from QDEC peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_offset of READY field from INTENCLR register from RADIO peripheral for nrf52805 microcontroller?,0,20,28,20,28,0.5008252,0.5008252,0.4157711,0.4157711
nRF52805,List all the fields of NRFFW[3] register from UICR peripheral for nrf52805 microcontroller.,NRFFW,"A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ID, Reset, 0x00000000, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0",NORDIC' SimcoNnucvou,"A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ID, Reset, 0x00000000, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0",NORDIC' SimcoNnucvou,0.14049418,0.14049418,0.10685645,0.10685645
nRF52805,What is the bit_width of PIN5 field from IN register from P0 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the description of DAP[1] register from RADIO peripheral for nrf52805 microcontroller?,Description collection: Device address prefix n,DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Po,DAP Address Pairing Structure.,DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Poke Register 0x40002000 8-bit wide access only. 0x40002000 DAP Data Address Peek and Po,DAP Address Pairing Structure.,0.31603047,0.31603047,0.35198182,0.35198182
nRF52805,What is the description of EVENTS_IN field from EVENTS_IN[7] register from GPIOTE peripheral for nrf52805 microcontroller?,Event generated from pin specified in CONFIG[n].PSEL,"EVENTS_IN Event generated from INPUT pin 7. Used to generate interrupts to CPU. Toggle on EVENTS_IN[7] write. 0 = Disable Toggle, 1 = Enable Toggle.',",GPIOTE Input Event 7 Generated 0 Event not generated 1 Event generated,"EVENTS_IN Event generated from INPUT pin 7. Used to generate interrupts to CPU. Toggle on EVENTS_IN[7] write. 0 = Disable Toggle, 1 = Enable Toggle.',",GPIOTE Input Event 7 Generated 0 Event not generated 1 Event generated,0.49022627,0.49022627,0.4836213,0.4836213
nRF52805,What is the bit_offset of PIN1 field from OUTCLR register from P0 peripheral for nrf52805 microcontroller?,1,0x50c0000100000000,1,0x50c0000100000000,1,0.31724867,0.31724867,1.0,1.0
nRF52805,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[1] register from EGU0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,List all the fields of CC[4] register from TIMER2 peripheral for nrf52805 microcontroller.,CC,"CC, CCBUF, CCBUFB, DIR, IEN, MODE, OUT, PER, PRESCALER, RUNSTRUCT, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC163, CC164, CC165, CC166, CC167, CC16","CC, INV, NEWTON, COMPARE, EDGE, THRESHOLD, CCV1, CCV2, CCV3, CCV4, CCV5, CCV6, CCV7, CCV8, CCV9, CCV10, CCV11, CCV12, CCV13, CCV14, CCV15, CCV16, CCV17, CCV18, CCV19, CCV20, CCV21, CCV22, CCV23, CCV24, CCV25, CCV26, CCV27, CCV28, CCV29, CCV30, CCV31, CCV32, CCV33, CCV34, CCV35, CCV36, CCV37, CCV38, CCV39, CCV40, CCV41, CCV42, CCV43, CCV44, CCV45, CCV46, CCV47, CCV48, CCV49, CCV50, CCV51, CCV52, CCV53, CCV54, CCV55, CCV56, CCV57, CCV58, CCV59, CCV60, CCV61, CCV62, CCV63, CCV64, CCV65, CCV66, CCV67, CCV68, CCV69, CCV70, CCV71, CCV72, CCV73, CCV74, CCV75, CCV76, CCV77, CCV78, CCV79, CCV80, CCV81, CCV82, CCV83, CCV84, CCV85, CCV86, CCV87, CCV88, CCV89, CCV90, CCV91, CCV92, CCV93, CCV94, CCV95, CCV96, CCV97, CCV98, CCV99, CCV100, CCV101, CCV102, CCV103, CCV104, CCV105, CCV106, CCV107, CCV108, CCV109, CCV110, CCV111, CCV112, CCV113, CCV114, CCV115, CCV116, CCV117, CCV118, CCV119, CCV120, CCV121, CCV122, CCV123, CCV124, CCV125, CCV126, CCV127, CCV128, CCV129, CCV130, CCV131, CCV132, CCV133, CCV134, CCV135, CCV136, CCV137, CCV138, CCV139, CCV140, CCV141, CCV142, CC","CC, CCBUF, CCBUFB, DIR, IEN, MODE, OUT, PER, PRESCALER, RUNSTRUCT, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC163, CC164, CC165, CC166, CC167, CC16","CC, INV, NEWTON, COMPARE, EDGE, THRESHOLD, CCV1, CCV2, CCV3, CCV4, CCV5, CCV6, CCV7, CCV8, CCV9, CCV10, CCV11, CCV12, CCV13, CCV14, CCV15, CCV16, CCV17, CCV18, CCV19, CCV20, CCV21, CCV22, CCV23, CCV24, CCV25, CCV26, CCV27, CCV28, CCV29, CCV30, CCV31, CCV32, CCV33, CCV34, CCV35, CCV36, CCV37, CCV38, CCV39, CCV40, CCV41, CCV42, CCV43, CCV44, CCV45, CCV46, CCV47, CCV48, CCV49, CCV50, CCV51, CCV52, CCV53, CCV54, CCV55, CCV56, CCV57, CCV58, CCV59, CCV60, CCV61, CCV62, CCV63, CCV64, CCV65, CCV66, CCV67, CCV68, CCV69, CCV70, CCV71, CCV72, CCV73, CCV74, CCV75, CCV76, CCV77, CCV78, CCV79, CCV80, CCV81, CCV82, CCV83, CCV84, CCV85, CCV86, CCV87, CCV88, CCV89, CCV90, CCV91, CCV92, CCV93, CCV94, CCV95, CCV96, CCV97, CCV98, CCV99, CCV100, CCV101, CCV102, CCV103, CCV104, CCV105, CCV106, CCV107, CCV108, CCV109, CCV110, CCV111, CCV112, CCV113, CCV114, CCV115, CCV116, CCV117, CCV118, CCV119, CCV120, CCV121, CCV122, CCV123, CCV124, CCV125, CCV126, CCV127, CCV128, CCV129, CCV130, CCV131, CCV132, CCV133, CCV134, CCV135, CCV136, CCV137, CCV138, CCV139, CCV140, CCV141, CCV142, CC",0.40444732,0.40444732,0.43134227,0.43134227
nRF52805,What is the bit_offset of A0 field from A0 register from TEMP peripheral for nrf52805 microcontroller?,0,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x10,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.6226061,0.6226061,0.3871085,0.3871085
nRF52805,What is the size of CC[2] register from RTC1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the size of EVENTS_TICK register from RTC1 peripheral for nrf52805 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
nRF52805,What is the size of INTEN register from EGU1 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the description of DIR field from PIN_CNF[9] register from P0 peripheral for nrf52805 microcontroller?,Pin direction. Same physical register as DIR register,"DIR Pin direction. 0 = Input, 1 = Output.","Pin direction configuration. 0 = Input, 1 = Output.","DIR Pin direction. 0 = Input, 1 = Output.","Pin direction configuration. 0 = Input, 1 = Output.",0.650931,0.650931,0.5901389,0.5901389
nRF52805,What is the description of CH6 field from CHG[4] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 6,Channel 6 PPI Channel Grant Field Description A CH6 PPI Channel Grant Field AccessField Value ID Value Description A W ERASEALL Erase all non-volatile memory including UICR registers. The erase must be enabled using CONFIG.WEN before the non- volatile memory can be erased. NoOperation 0 No operation Erase 1 Start chip erase,Channel 6 PPI Channel Grant Field Description A Channel Grant Field AccessField Value ID Value Description A Channel Grant Channel 6 PPI Channel Grant Field A Channel Grant Channel 6 PPI Channel Grant Field B Channel Grant Channel 6 PPI Channel Grant Field,Channel 6 PPI Channel Grant Field Description A CH6 PPI Channel Grant Field AccessField Value ID Value Description A W ERASEALL Erase all non-volatile memory including UICR registers. The erase must be enabled using CONFIG.WEN before the non- volatile memory can be erased. NoOperation 0 No operation Erase 1 Start chip erase,Channel 6 PPI Channel Grant Field Description A Channel Grant Field AccessField Value ID Value Description A Channel Grant Channel 6 PPI Channel Grant Field A Channel Grant Channel 6 PPI Channel Grant Field B Channel Grant Channel 6 PPI Channel Grant Field,0.35623896,0.35623896,0.42920348,0.42920348
nRF52805,What is the bit_width of TRIGGERED7 field from INTENSET register from EGU1 peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the bit_offset of COMPARE5 field from INTENCLR register from TIMER0 peripheral for nrf52805 microcontroller?,21,25,25,25,25,0.77618057,0.77618057,0.77618057,0.77618057
nRF52805,What is the description of RXD field from RXD register from TWI0 peripheral for nrf52805 microcontroller?,RXD register,RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x528,RXD 100 kbps 400 kbps 20 15 10 5 0 0 100 200 300 400 500 1000 10000 100000 1000000 10000000 100000000 1000000000 10000000000 100000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000,RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x52805 RXD 0x528,RXD 100 kbps 400 kbps 20 15 10 5 0 0 100 200 300 400 500 1000 10000 100000 1000000 10000000 100000000 1000000000 10000000000 100000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000000000000 1000,0.17877537,0.17877537,0.32319373,0.32319373
nRF52805,What is the bit_offset of TASKS_TRIGOVRFLW field from TASKS_TRIGOVRFLW register from RTC1 peripheral for nrf52805 microcontroller?,0,0x104,0x10c,0x104,0x10c,0.6058867,0.6058867,0.55851793,0.55851793
nRF52805,What is the address_offset of TASKS_RSSISTART register from RADIO peripheral for nrf52805 microcontroller?,0x14,0x014,0x014,0x014,0x014,0.7261193,0.7261193,0.7261193,0.7261193
nRF52805,List all the fields of EVENTS_IN[3] register from GPIOTE peripheral for nrf52805 microcontroller.,EVENTS_IN,"RXPTR, RXMAXCNT, RXACT, RXTO, RXSTARTED, RXEND, RXDRVSTRONG, RXNOOP, RXDATA, TXPTR, TXMAXCNT, TXACT, TXSTARTED, TXSTOPPED, TXDRDY, TXTO, TXSTARTED, TXEND, TXABRT, TXPTR, TXMAXCNT, TXDATA, TXDBL, TXCRC, TXEN, TXPINCORE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPIN","GPIOTE_IN0, GPIOTE_IN1, GPIOTE_IN2, GPIOTE_IN3, GPIOTE_IN4, GPIOTE_IN5, GPIOTE_IN6, GPIOTE_IN7, GPIOTE_IN8, GPIOTE_IN9, GPIOTE_IN10, GPIOTE_IN11, GPIOTE_IN12, GPIOTE_IN13, GPIOTE_IN14, GPIOTE_IN15, GPIOTE_IN16, GPIOTE_IN17, GPIOTE_IN18, GPIOTE_IN19, GPIOTE_IN20, GPIOTE_IN21, GPIOTE_IN22, GPIOTE_IN23, GPIOTE_IN24, GPIOTE_IN25, GPIOTE_IN26, GPIOTE_IN27, GPIOTE_IN28, GPIOTE_IN29, GPIOTE_IN30, GPIOTE_IN31, GPIOTE_IN32, GPIOTE_IN33, GPIOTE_IN34, GPIOTE_IN35, GPIOTE_IN36, GPIOTE_IN37, GPIOTE_IN38, GPIOTE_IN39, GPIOTE_IN40, GPIOTE_IN41, GPIOTE_IN42, GPIOTE_IN43, GPIOTE_IN44, GPIOTE_IN45, GPIOTE_IN46, GPIOTE_IN47, GPIOTE_IN48, GPIOTE_IN49, GPIOTE_IN50, GPIOTE_IN51, GPIOTE_IN52, GPIOTE_IN53, GPIOTE_IN54, GPIOTE_IN55, GPIOTE_IN56, GPIOTE_IN57, GPIOTE_IN58, GPIOTE_IN59, GPIOTE_IN60, GPIOTE_IN61, GPIOTE_IN62, GPIOTE_IN63, GPIOTE_IN64, GPIOTE_IN65, GPIOTE_IN66, GPIOTE_IN67, GPIOTE_IN68, GPIOTE_IN69, GPIOTE_IN70, GPIOTE_IN71, GPIOTE_IN72, GPIOTE_IN73, GPIOTE_IN74, GPIOTE_IN75, GPIOTE_IN76, GPIOTE_IN77, GPIOTE_IN78, GPIOTE_IN79, GPIOTE_IN80, GPIOTE_IN81, GPIOTE_IN82, GPIOTE_IN83, GPIOTE_IN84, GPIOTE_IN85, GPIOT","RXPTR, RXMAXCNT, RXACT, RXTO, RXSTARTED, RXEND, RXDRVSTRONG, RXNOOP, RXDATA, TXPTR, TXMAXCNT, TXACT, TXSTARTED, TXSTOPPED, TXDRDY, TXTO, TXSTARTED, TXEND, TXABRT, TXPTR, TXMAXCNT, TXDATA, TXDBL, TXCRC, TXEN, TXPINCORE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPINSENSE, TXPIN","GPIOTE_IN0, GPIOTE_IN1, GPIOTE_IN2, GPIOTE_IN3, GPIOTE_IN4, GPIOTE_IN5, GPIOTE_IN6, GPIOTE_IN7, GPIOTE_IN8, GPIOTE_IN9, GPIOTE_IN10, GPIOTE_IN11, GPIOTE_IN12, GPIOTE_IN13, GPIOTE_IN14, GPIOTE_IN15, GPIOTE_IN16, GPIOTE_IN17, GPIOTE_IN18, GPIOTE_IN19, GPIOTE_IN20, GPIOTE_IN21, GPIOTE_IN22, GPIOTE_IN23, GPIOTE_IN24, GPIOTE_IN25, GPIOTE_IN26, GPIOTE_IN27, GPIOTE_IN28, GPIOTE_IN29, GPIOTE_IN30, GPIOTE_IN31, GPIOTE_IN32, GPIOTE_IN33, GPIOTE_IN34, GPIOTE_IN35, GPIOTE_IN36, GPIOTE_IN37, GPIOTE_IN38, GPIOTE_IN39, GPIOTE_IN40, GPIOTE_IN41, GPIOTE_IN42, GPIOTE_IN43, GPIOTE_IN44, GPIOTE_IN45, GPIOTE_IN46, GPIOTE_IN47, GPIOTE_IN48, GPIOTE_IN49, GPIOTE_IN50, GPIOTE_IN51, GPIOTE_IN52, GPIOTE_IN53, GPIOTE_IN54, GPIOTE_IN55, GPIOTE_IN56, GPIOTE_IN57, GPIOTE_IN58, GPIOTE_IN59, GPIOTE_IN60, GPIOTE_IN61, GPIOTE_IN62, GPIOTE_IN63, GPIOTE_IN64, GPIOTE_IN65, GPIOTE_IN66, GPIOTE_IN67, GPIOTE_IN68, GPIOTE_IN69, GPIOTE_IN70, GPIOTE_IN71, GPIOTE_IN72, GPIOTE_IN73, GPIOTE_IN74, GPIOTE_IN75, GPIOTE_IN76, GPIOTE_IN77, GPIOTE_IN78, GPIOTE_IN79, GPIOTE_IN80, GPIOTE_IN81, GPIOTE_IN82, GPIOTE_IN83, GPIOTE_IN84, GPIOTE_IN85, GPIOT",0.030232778,0.030232778,0.19194114,0.19194114
nRF52805,What is the bit_offset of REGION39 field from CONFIG1 register from BPROT peripheral for nrf52805 microcontroller?,7,28,"39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0",28,"39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0",0.6345928,0.6345928,0.3874089,0.3874089
nRF52805,What is the description of EVENTS_CTTO register from CLOCK peripheral for nrf52805 microcontroller?,Calibration timer timeout,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0x14C Compare event on CC[3] match,0.094092965,0.094092965,0.094092965,0.094092965
nRF52805,What is the address_offset of CRCPOLY register from RADIO peripheral for nrf52805 microcontroller?,0x538,0x53c,0x530,0x53c,0x530,0.8832854,0.8832854,0.9195913,0.9195913
nRF52805,What is the bit_offset of COMPARE4_STOP field from SHORTS register from TIMER1 peripheral for nrf52805 microcontroller?,12,0x08c,0x148,0x08c,0x148,0.2249021,0.2249021,0.43807942,0.43807942
nRF52805,What is the description of PIN17 field from DIR register from P0 peripheral for nrf52805 microcontroller?,Pin 17,PIN17 Direction of Pin 17 of Port 0. 0: Input 1: Output 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Pin 17 Direction Setting.,PIN17 Direction of Pin 17 of Port 0. 0: Input 1: Output 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Pin 17 Direction Setting.,0.5067547,0.5067547,0.66557276,0.66557276
nRF52805,What is the address_offset of EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52805 microcontroller?,0x114,0x100,0x108,0x100,0x108,0.73501533,0.73501533,0.79166704,0.79166704
nRF52805,List all the fields of EVENTS_ENDKSGEN register from CCM peripheral for nrf52805 microcontroller.,EVENTS_ENDKSGEN,"EVENTS_ENDKSGEN, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_TXSTOPPED, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL_RTS, PSEL_TXD, PSEL_CTS, PSEL_RXD, BAUDRATE, RXD_PTR, RXD_MAXCNT, TXD_PTR, TXD_MAXCNT, CONFIG, EVENTS_END, EVENTS_COMPARE, EVENTS_READY, EVENTS_ADDRESS, EVENTS_BCMATCH, EVENTS_BCMATCH_THRES, EVENTS_BCMATCH_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_","EVENTS_ENDKSGEN, EVENTS_ERRORKSGEN, EVENTS_RXDATAKSGEN, EVENTS_TXDATAKSGEN, EVENTS_RXDATAVDSTIMINGKSGEN, EVENTS_TXDATAVDSTIMINGKSGEN, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVD","EVENTS_ENDKSGEN, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_TXSTOPPED, SHORTS, INTEN, INTENSET, INTENCLR, ERRORSRC, ENABLE, PSEL_RTS, PSEL_TXD, PSEL_CTS, PSEL_RXD, BAUDRATE, RXD_PTR, RXD_MAXCNT, TXD_PTR, TXD_MAXCNT, CONFIG, EVENTS_END, EVENTS_COMPARE, EVENTS_READY, EVENTS_ADDRESS, EVENTS_BCMATCH, EVENTS_BCMATCH_THRES, EVENTS_BCMATCH_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES_THRES, EVENTS_BCMATCH_THRES_THRES_THRES_THRES_THRES_THRES_","EVENTS_ENDKSGEN, EVENTS_ERRORKSGEN, EVENTS_RXDATAKSGEN, EVENTS_TXDATAKSGEN, EVENTS_RXDATAVDSTIMINGKSGEN, EVENTS_TXDATAVDSTIMINGKSGEN, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVDSTIMING, EVENTS_RXDATAVDSTIMING, EVENTS_TXDATAVD",0.41650146,0.41650146,0.41062772,0.41062772
nRF52805,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER1 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_offset of ADDR7 field from RXADDRESSES register from RADIO peripheral for nrf52805 microcontroller?,7,7,7,7,7,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_offset of TXADD6 field from DACNF register from RADIO peripheral for nrf52805 microcontroller?,14,608],24,608],24,0.44195876,0.44195876,0.75106406,0.75106406
nRF52805,What is the bit_width of CH0LIMITH field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,List all the registers of TEMP peripheral for nrf52805 microcontroller.,"TASKS_START, TASKS_STOP, EVENTS_DATARDY, INTENSET, INTENCLR, TEMP, A0, A1, A2, A3, A4, A5, B0, B1, B2, B3, B4, B5, T0, T1, T2, T3, T4","TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP,","TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP,","TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP,","TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP, TEMP,",0.35045975,0.35045975,0.35045975,0.35045975
nRF52805,What is the size of A2 register from TEMP peripheral for nrf52805 microcontroller?,32,32,0x10000000,32,0x10000000,0.9999999,0.9999999,0.22278628,0.22278628
nRF52805,What is the description of EVENTS_COMPARE[1] register from TIMER2 peripheral for nrf52805 microcontroller?,Description collection: Compare event on CC[n] match,CC1 Compare event on CC[1] match,CC1 Compare Event,CC1 Compare event on CC[1] match,CC1 Compare Event,0.7677266,0.7677266,0.7088764,0.7088764
nRF52805,What is the description of TXADD7 field from DACNF register from RADIO peripheral for nrf52805 microcontroller?,TxAdd for device address 7,TXDATA7 Signed Sign-Magnitude 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Trans,TXDATA7 Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude,TXDATA7 Signed Sign-Magnitude 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Transmit Data 7-bit Right-Justified Trans,TXDATA7 Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude 7-bit Right-Justified Data Enable Signed Sign-Magnitude,0.17544878,0.17544878,0.25064623,0.25064623
nRF52805,What is the description of CPHA field from CONFIG register from SPIM0 peripheral for nrf52805 microcontroller?,Serial clock (SCK) phase,CPHA 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CPHA Phase of SPI Transfers,CPHA 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,CPHA Phase of SPI Transfers,0.1617277,0.1617277,0.4064072,0.4064072
nRF52805,What is the bit_offset of SENSE field from PIN_CNF[18] register from P0 peripheral for nrf52805 microcontroller?,16,28,26,28,26,0.66749024,0.66749024,0.64421505,0.64421505
nRF52805,What is the bit_offset of COMPARE2_STOP field from SHORTS register from TIMER0 peripheral for nrf52805 microcontroller?,10,0x148,0x108,0x148,0x108,0.42670882,0.42670882,0.53957415,0.53957415
nRF52805,What is the bit_offset of CH25 field from CHG[4] register from PPI peripheral for nrf52805 microcontroller?,25,25,25,25,25,0.99999994,0.99999994,0.99999994,0.99999994
nRF52805,What is the address_offset of PACKETPTR register from RADIO peripheral for nrf52805 microcontroller?,0x504,0x550,0x500,0x550,0x500,0.75950354,0.75950354,0.73320645,0.73320645
nRF52805,What is the bit_width of COMPARE3 field from INTENSET register from TIMER2 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the bit_width of ACC field from ACC register from QDEC peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_width of PIN25 field from OUT register from P0 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,List all the fields of CUSTOMER[6] register from UICR peripheral for nrf52805 microcontroller.,CUSTOMER,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x1040000000000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x1040000000000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,-0.056731958,-0.056731958,-0.037522364,-0.037522364
nRF52805,What is the description of RUNSTATUS register from WDT peripheral for nrf52805 microcontroller?,Run status,RUNSTATUS Run status register. Describes the current state of the WDT.,RUNSTATUS Run status,RUNSTATUS Run status register. Describes the current state of the WDT.,RUNSTATUS Run status,0.6583301,0.6583301,0.8799239,0.8799239
nRF52805,What is the bit_width of DRIVE field from PIN_CNF[31] register from P0 peripheral for nrf52805 microcontroller?,3,2,16,2,16,0.86652684,0.86652684,0.54234654,0.54234654
nRF52805,What is the bit_width of PIN2 field from DIRSET register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of DAI field from DAI register from RADIO peripheral for nrf52805 microcontroller?,Device address match index,DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FI,DATA ACCESS IDENTIFIER,DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FIELD DESCRIPTION A R DATA ACCESS IDENTIFIER ACCESS FI,DATA ACCESS IDENTIFIER,0.07875505,0.07875505,0.3024521,0.3024521
nRF52805,What is the description of REPORTRDY_RDCLRACC field from SHORTS register from QDEC peripheral for nrf52805 microcontroller?,Shortcut between event REPORTRDY and task RDCLRACC,Generate REPORTRDY event for every new sample value written to the SAMPLE register.,Generate REPORTRDY event for every new sample value written to the SAMPLE register.,Generate REPORTRDY event for every new sample value written to the SAMPLE register.,Generate REPORTRDY event for every new sample value written to the SAMPLE register.,0.36079362,0.36079362,0.36079362,0.36079362
nRF52805,What is the description of T4 register from TEMP peripheral for nrf52805 microcontroller?,End point of fifth piecewise linear function,Temperature value in 0.25°C units.,Temperature value register. Reads the temperature value in 0.25°C units.,Temperature value in 0.25°C units.,Temperature value register. Reads the temperature value in 0.25°C units.,0.13526249,0.13526249,0.08535581,0.08535581
nRF52805,What is the bit_offset of MATCH field from MATCH register from TWIS0 peripheral for nrf52805 microcontroller?,0,0x18,"0x18000000 - 240MHz Crystal oscillator frequency, [/INST] 0x10000000 - 1MHz Crystal oscillator frequency, [/INST] 0x10400000 - 2.4MHz Crystal oscillator frequency, [/INST] 0x10800000 - 4MHz Crystal oscillator frequency, [/INST] 0x10c00000 - 8MHz Crystal oscillator frequency, [/INST] 0x11000000 - 16MHz Crystal oscillator frequency, [/INST] 0x11400000 - 20MHz Crystal oscillator frequency, [/INST] 0x11800000 - 24MHz Crystal oscillator frequency, [/INST] 0x11c00000 - 32MHz Crystal oscillator frequency, [/INST] 0x12000000 - 40MHz Crystal oscillator frequency, [/INST] 0x12400000 - 48MHz Crystal oscillator frequency, [/INST] 0x12800000 - 64MHz Crystal oscillator frequency, [/INST] 0x12c00000 - 80MHz Crystal oscillator frequency, [/INST] 0x13000000 - 100MHz Crystal oscillator frequency, [/INST] 0x13400000 - 120MHz Crystal oscillator frequency, [/INST] 0x13800000 - 160MHz Crystal oscillator frequency, [/INST] 0x13c00000 - 200MHz Crystal oscillator frequency, [/INST] 0x14000000 - 240MHz Crystal oscillator frequency, [/INST] 0x14400000 - 24MHz RC oscillator frequency, [/INST] 0x14800000 - 4MHz RC oscillator frequency, [/INST] 0x14c00000 - 8MHz RC oscillator frequency, [/INST] 0x15000000 - 16MHz RC oscillator frequency, [/INST] 0x15400000 - 20MHz RC oscillator frequency, [/INST] 0x15800000 - 32MHz RC oscillator frequency, [/INST] 0x15c00000 - 40MHz RC oscillator frequency, [/INST] 0x16000000 - 48MHz RC oscillator frequency, [/INST] 0x16400000 - 64MHz RC oscillator frequency, [/INST] 0x16800000 - 80MHz RC oscillator frequency, [/INST] 0x16c00000 - 100MHz RC oscill",0x18,"0x18000000 - 240MHz Crystal oscillator frequency, [/INST] 0x10000000 - 1MHz Crystal oscillator frequency, [/INST] 0x10400000 - 2.4MHz Crystal oscillator frequency, [/INST] 0x10800000 - 4MHz Crystal oscillator frequency, [/INST] 0x10c00000 - 8MHz Crystal oscillator frequency, [/INST] 0x11000000 - 16MHz Crystal oscillator frequency, [/INST] 0x11400000 - 20MHz Crystal oscillator frequency, [/INST] 0x11800000 - 24MHz Crystal oscillator frequency, [/INST] 0x11c00000 - 32MHz Crystal oscillator frequency, [/INST] 0x12000000 - 40MHz Crystal oscillator frequency, [/INST] 0x12400000 - 48MHz Crystal oscillator frequency, [/INST] 0x12800000 - 64MHz Crystal oscillator frequency, [/INST] 0x12c00000 - 80MHz Crystal oscillator frequency, [/INST] 0x13000000 - 100MHz Crystal oscillator frequency, [/INST] 0x13400000 - 120MHz Crystal oscillator frequency, [/INST] 0x13800000 - 160MHz Crystal oscillator frequency, [/INST] 0x13c00000 - 200MHz Crystal oscillator frequency, [/INST] 0x14000000 - 240MHz Crystal oscillator frequency, [/INST] 0x14400000 - 24MHz RC oscillator frequency, [/INST] 0x14800000 - 4MHz RC oscillator frequency, [/INST] 0x14c00000 - 8MHz RC oscillator frequency, [/INST] 0x15000000 - 16MHz RC oscillator frequency, [/INST] 0x15400000 - 20MHz RC oscillator frequency, [/INST] 0x15800000 - 32MHz RC oscillator frequency, [/INST] 0x15c00000 - 40MHz RC oscillator frequency, [/INST] 0x16000000 - 48MHz RC oscillator frequency, [/INST] 0x16400000 - 64MHz RC oscillator frequency, [/INST] 0x16800000 - 80MHz RC oscillator frequency, [/INST] 0x16c00000 - 100MHz RC oscill",0.681364,0.681364,0.21525544,0.21525544
nRF52805,List all the fields of PIN_CNF[18] register from P0 peripheral for nrf52805 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","EICONFIG, I2SEL, INEN, PULLEN, DRVSTR, SENSE, LATCH, RISEALSEC, FALLALSEC, ISEDGE, IFC, IEN, PMUXEN, PMUX, SLEWRATE, DRIVESTRENGTH, SAMUX, CONFIG, WRCONFIG, WRTRANS, WRTRANSMAX, WRTRANSRET, WRTRANSRETMAX, WRTRANSRETMAXB, WRTRANSRETMAXA, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP,","EVEN, ODD, SENSE, DIR, INITV, MODEL, MODEH, OUT, OVER, PULLEN, PULLSEL, SMODEL, SMODEH, I2SEL, I2PEN, I2SRC, I2S, I2SRC2, I2SRC3, I2SRC4, I2SRC5, I2SRC6, I2SRC7, I2SRC8, I2SRC9, I2SRC10, I2SRC11, I2SRC12, I2SRC13, I2SRC14, I2SRC15, I2SRC16, I2SRC17, I2SRC18, I2SRC19, I2SRC20, I2SRC21, I2SRC22, I2SRC23, I2SRC24, I2SRC25, I2SRC26, I2SRC27, I2SRC28, I2SRC29, I2SRC30, I2SRC31, I2SRC32, I2SRC33, I2SRC34, I2SRC35, I2SRC36, I2SRC37, I2SRC38, I2SRC39, I2SRC40, I2SRC41, I2SRC42, I2SRC43, I2SRC44, I2SRC45, I2SRC46, I2SRC47, I2SRC48, I2SRC49, I2SRC50, I2SRC51, I2SRC52, I2SRC53, I2SRC54, I2SRC55, I2SRC56, I2SRC57, I2SRC58, I2SRC59, I2SRC60, I2SRC61, I2SRC62, I2SRC63, I2SRC64, I2SRC65, I2SRC66, I2SRC67, I2SRC68, I2SRC69, I2SRC70, I2SRC71, I2SRC72, I2SRC73, I2SRC74, I2SRC75, I2SRC76, I2SRC77, I2SRC78, I2SRC79, I2SRC80, I2SRC81, I2SRC82, I2SRC83, I2SRC84, I2SRC85, I2SRC86, I2SRC87, I2SRC88, I2SRC89, I2SRC90, I2SRC91, I2SRC92, I2SRC93, I2SRC94, I2SRC95, I2SRC96, I2SRC97, I2SRC98, I2SRC99, I2SRC100, I2SRC101, I2SRC10","EICONFIG, I2SEL, INEN, PULLEN, DRVSTR, SENSE, LATCH, RISEALSEC, FALLALSEC, ISEDGE, IFC, IEN, PMUXEN, PMUX, SLEWRATE, DRIVESTRENGTH, SAMUX, CONFIG, WRCONFIG, WRTRANS, WRTRANSMAX, WRTRANSRET, WRTRANSRETMAX, WRTRANSRETMAXB, WRTRANSRETMAXA, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP, WRTRANSRETMAXAP, WRTRANSRETMAXBP,","EVEN, ODD, SENSE, DIR, INITV, MODEL, MODEH, OUT, OVER, PULLEN, PULLSEL, SMODEL, SMODEH, I2SEL, I2PEN, I2SRC, I2S, I2SRC2, I2SRC3, I2SRC4, I2SRC5, I2SRC6, I2SRC7, I2SRC8, I2SRC9, I2SRC10, I2SRC11, I2SRC12, I2SRC13, I2SRC14, I2SRC15, I2SRC16, I2SRC17, I2SRC18, I2SRC19, I2SRC20, I2SRC21, I2SRC22, I2SRC23, I2SRC24, I2SRC25, I2SRC26, I2SRC27, I2SRC28, I2SRC29, I2SRC30, I2SRC31, I2SRC32, I2SRC33, I2SRC34, I2SRC35, I2SRC36, I2SRC37, I2SRC38, I2SRC39, I2SRC40, I2SRC41, I2SRC42, I2SRC43, I2SRC44, I2SRC45, I2SRC46, I2SRC47, I2SRC48, I2SRC49, I2SRC50, I2SRC51, I2SRC52, I2SRC53, I2SRC54, I2SRC55, I2SRC56, I2SRC57, I2SRC58, I2SRC59, I2SRC60, I2SRC61, I2SRC62, I2SRC63, I2SRC64, I2SRC65, I2SRC66, I2SRC67, I2SRC68, I2SRC69, I2SRC70, I2SRC71, I2SRC72, I2SRC73, I2SRC74, I2SRC75, I2SRC76, I2SRC77, I2SRC78, I2SRC79, I2SRC80, I2SRC81, I2SRC82, I2SRC83, I2SRC84, I2SRC85, I2SRC86, I2SRC87, I2SRC88, I2SRC89, I2SRC90, I2SRC91, I2SRC92, I2SRC93, I2SRC94, I2SRC95, I2SRC96, I2SRC97, I2SRC98, I2SRC99, I2SRC100, I2SRC101, I2SRC10",0.36624357,0.36624357,0.3807436,0.3807436
nRF52805,What is the bit_offset of TXDRDY field from INTENSET register from UART0 peripheral for nrf52805 microcontroller?,7,24,20,24,20,0.66127783,0.66127783,0.5739974,0.5739974
nRF52805,What is the description of CUSTOMER[15] register from UICR peripheral for nrf52805 microcontroller?,Description collection: Reserved for customer,Customer information.,Customer information.,Customer information.,Customer information.,0.44670194,0.44670194,0.44670194,0.44670194
nRF52805,What is the description of EVENTS_CRCERROR field from EVENTS_CRCERROR register from RADIO peripheral for nrf52805 microcontroller?,Packet received with CRC error,Packet received with CRC error,Packet received with CRC error,Packet received with CRC error,Packet received with CRC error,1.0,1.0,1.0,1.0
nRF52805,List all the fields of IR[2] register from FICR peripheral for nrf52805 microcontroller.,IR,"RESYNCDONE, RESYNCDONELIMITED, RESYNCDONELIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLI","EVENTS_TRIGGERED, EVENTS_CRCERROR, EVENTS_RXPACKETS, EVENTS_RXPACKETSUNICAST, EVENTS_RXPACKETSUNICASTFAILED, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETS","RESYNCDONE, RESYNCDONELIMITED, RESYNCDONELIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, RESYNCDONELIMITEDLIMITEDLIMITEDLI","EVENTS_TRIGGERED, EVENTS_CRCERROR, EVENTS_RXPACKETS, EVENTS_RXPACKETSUNICAST, EVENTS_RXPACKETSUNICASTFAILED, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETSUNICASTFAILEDUNICAST, EVENTS_RXPACKETS",0.20836265,0.20836265,0.19544256,0.19544256
nRF52805,What is the bit_offset of ORDER field from CONFIG register from SPIM0 peripheral for nrf52805 microcontroller?,0,0x18,0x1000000000000000,0x18,0x1000000000000000,0.681364,0.681364,0.5624695,0.5624695
nRF52805,What is the size of PREFIX0 register from RADIO peripheral for nrf52805 microcontroller?,32,128,128,128,128,0.6433123,0.6433123,0.6433123,0.6433123
nRF52805,What is the bit_offset of ENDECB field from INTENCLR register from ECB peripheral for nrf52805 microcontroller?,0,0x100,0x104,0x100,0x104,0.63574564,0.63574564,0.6058867,0.6058867
nRF52805,List all the fields of PIN_CNF[21] register from P0 peripheral for nrf52805 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","PULLCONF, DRIVESTRENGTH, SENSELVL, ISEDGE, INPUT, OUT, OVERRIDEEN, PULLEN, PULLSEL, DRIVESTRENGTHALT, SENSELVLALT, ISEDGEALT, INPUTALT, OUTALT, OVERRIDEENALT, PULLENALT, PULLSELALT, DRIVESTRENGTHB, SENSELVB, ISEDGEB, INPUTB, OUTB, OVERRIDEENB, PULLENB, PULLSELB, DRIVESTRENGTHC, SENSELC, ISEDGEC, INPUTC, OUTC, OVERRIDEENC, PULLENC, PULLSELC, DRIVESTRENGTHD, SENSELD, ISEDGED, INPUTD, OUTD, OVERRIDEEND, PULLEND, PULLSELD, DRIVESTRENGTHE, SENSEE, ISEDGEE, INPUTE, OUTE, OVERRIDEENE, PULLENE, PULLSELE, DRIVESTRENGTHF, SENSELF, ISEDGEF, INPUTF, OUTF, OVERRIDEENF, PULLENF, PULLSELF, DRIVESTRENGTHG, SENSELG, ISEDGEG, INPUTG, OUTG, OVERRIDEENG, PULLENG, PULLSELG, DRIVESTRENGTHH, SENSELH, ISEDGEH, INPUTH, OUTH, OVERRIDEENH, PULLENH, PULLSELH, DRIVESTRENGTHI, SENSELI, ISEDGEI, INPUTI, OUTI, OVERRIDEENI, PULLENI, PULLSELI, DRIVESTRENGTHJ, SENSELJ, ISEDGEJ, INPUTJ, OUTJ, OVERRIDEENJ, PULLENJ, PULLSELJ, DRIVESTRENGTHK, SENSELK, ISEDGEK, INPUTK, OUTK, OVERRIDEENK, PULLENK, PULLSELK, DRIVESTRENGTHL, SENSELL, ISEDGEL, INPUTL, OUTL, OVERRIDEENL, PULLENL, PULLSELL, DRIVESTRENGTHM, SENSELM, ISEDGEM, INPUTM, OUTM, OVERRIDEENM, PULLENM, PULLSELM, DRIVESTRENGTHN, SENSELN, ISEDGEN, INPUTN, OUTN, OVERRIDEENN, PULLENN, PULLSELN, DRIVESTRENGHT, SENSELT, ISEDGET, INPUTT, OUTT, OVERRIDEENT, PULLENT, PULLSELT, DRIVESTRENGTHU, SENSELU, ISEDGEU, INPUTU, OUTU, OVERRIDEENU, PULLE","PULLCONF, SENSE, DRIVESTRENGTH, I2SEXT, INPUT, OUT, LNACTIVE, LNACTIVEHIGH, LNACTIVELOW, LNACTIVETOGGLE, LNACTIVETOGGLEHIGH, LNACTIVETOGGLELOW, LNACTIVETOGGLEINV, LNACTIVEHIGHINV, LNACTIVELOWINV, LNACTIVETOGGLEINV, LNACTIVETOGGLEHIGHINV, LNACTIVETOGGLELOWINV, LNACTIVEHF, LNACTIVEHFINV, LNACTIVEHIGHHF, LNACTIVEHIGHHFINV, LNACTIVEHIGHLOWHF, LNACTIVEHIGHLOWHFINV, LNACTIVEHIGHTOGGLEHF, LNACTIVEHIGHTOGGLEHFINV, LNACTIVEHIGHTOGGLELOWHF, LNACTIVEHIGHTOGGLELOWHFINV, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLELOWINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, L","PULLCONF, DRIVESTRENGTH, SENSELVL, ISEDGE, INPUT, OUT, OVERRIDEEN, PULLEN, PULLSEL, DRIVESTRENGTHALT, SENSELVLALT, ISEDGEALT, INPUTALT, OUTALT, OVERRIDEENALT, PULLENALT, PULLSELALT, DRIVESTRENGTHB, SENSELVB, ISEDGEB, INPUTB, OUTB, OVERRIDEENB, PULLENB, PULLSELB, DRIVESTRENGTHC, SENSELC, ISEDGEC, INPUTC, OUTC, OVERRIDEENC, PULLENC, PULLSELC, DRIVESTRENGTHD, SENSELD, ISEDGED, INPUTD, OUTD, OVERRIDEEND, PULLEND, PULLSELD, DRIVESTRENGTHE, SENSEE, ISEDGEE, INPUTE, OUTE, OVERRIDEENE, PULLENE, PULLSELE, DRIVESTRENGTHF, SENSELF, ISEDGEF, INPUTF, OUTF, OVERRIDEENF, PULLENF, PULLSELF, DRIVESTRENGTHG, SENSELG, ISEDGEG, INPUTG, OUTG, OVERRIDEENG, PULLENG, PULLSELG, DRIVESTRENGTHH, SENSELH, ISEDGEH, INPUTH, OUTH, OVERRIDEENH, PULLENH, PULLSELH, DRIVESTRENGTHI, SENSELI, ISEDGEI, INPUTI, OUTI, OVERRIDEENI, PULLENI, PULLSELI, DRIVESTRENGTHJ, SENSELJ, ISEDGEJ, INPUTJ, OUTJ, OVERRIDEENJ, PULLENJ, PULLSELJ, DRIVESTRENGTHK, SENSELK, ISEDGEK, INPUTK, OUTK, OVERRIDEENK, PULLENK, PULLSELK, DRIVESTRENGTHL, SENSELL, ISEDGEL, INPUTL, OUTL, OVERRIDEENL, PULLENL, PULLSELL, DRIVESTRENGTHM, SENSELM, ISEDGEM, INPUTM, OUTM, OVERRIDEENM, PULLENM, PULLSELM, DRIVESTRENGTHN, SENSELN, ISEDGEN, INPUTN, OUTN, OVERRIDEENN, PULLENN, PULLSELN, DRIVESTRENGHT, SENSELT, ISEDGET, INPUTT, OUTT, OVERRIDEENT, PULLENT, PULLSELT, DRIVESTRENGTHU, SENSELU, ISEDGEU, INPUTU, OUTU, OVERRIDEENU, PULLE","PULLCONF, SENSE, DRIVESTRENGTH, I2SEXT, INPUT, OUT, LNACTIVE, LNACTIVEHIGH, LNACTIVELOW, LNACTIVETOGGLE, LNACTIVETOGGLEHIGH, LNACTIVETOGGLELOW, LNACTIVETOGGLEINV, LNACTIVEHIGHINV, LNACTIVELOWINV, LNACTIVETOGGLEINV, LNACTIVETOGGLEHIGHINV, LNACTIVETOGGLELOWINV, LNACTIVEHF, LNACTIVEHFINV, LNACTIVEHIGHHF, LNACTIVEHIGHHFINV, LNACTIVEHIGHLOWHF, LNACTIVEHIGHLOWHFINV, LNACTIVEHIGHTOGGLEHF, LNACTIVEHIGHTOGGLEHFINV, LNACTIVEHIGHTOGGLELOWHF, LNACTIVEHIGHTOGGLELOWHFINV, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLELOWINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, LNACTIVEHIGHTOGGLEINVHF, L",0.5401305,0.5401305,0.49553925,0.49553925
nRF52805,What is the bit_width of RATEOVERRIDE field from RATEOVERRIDE register from CCM peripheral for nrf52805 microcontroller?,2,1,16,1,16,0.80541563,0.80541563,0.5123863,0.5123863
nRF52805,What is the address_offset of EVENTS_COMPARE[0] register from TIMER0 peripheral for nrf52805 microcontroller?,0x140,0x140,0x140,0x140,0x140,1.0,1.0,1.0,1.0
nRF52805,What is the description of RXTO field from INTENSET register from UARTE0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event RXTO,RXTO RX timeout interrupt Enable,RXTO Interrupt Enable,RXTO RX timeout interrupt Enable,RXTO Interrupt Enable,0.69875705,0.69875705,0.8032461,0.8032461
nRF52805,What is the description of SHORTS register from RNG peripheral for nrf52805 microcontroller?,Shortcuts between local events and tasks,0x4000E000 SHORTS Register Description ACCLKSWGEN RNG Accelerator clock start generation RNGTOPRESSED RNG top-level press start generation RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGT,Shorts between peripherals.,0x4000E000 SHORTS Register Description ACCLKSWGEN RNG Accelerator clock start generation RNGTOPRESSED RNG top-level press start generation RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGTOPPRESSED RNGT,Shorts between peripherals.,0.07764587,0.07764587,0.15305646,0.15305646
nRF52805,What is the description of TASKS_CLEAR field from TASKS_CLEAR register from RTC0 peripheral for nrf52805 microcontroller?,Clear RTC COUNTER,Clear RTC COUNTER,Clear RTC COUNTER,Clear RTC COUNTER,Clear RTC COUNTER,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the bit_offset of ENDKSGEN field from INTENCLR register from CCM peripheral for nrf52805 microcontroller?,0,0x308,0x104,0x308,0x104,0.576881,0.576881,0.6058867,0.6058867
nRF52805,What is the size of TASKS_CAPTURE[4] register from TIMER2 peripheral for nrf52805 microcontroller?,None,0x4,0x48,0x4,0x48,0.37645102,0.37645102,0.34884137,0.34884137
nRF52805,What is the bit_offset of CC field from CC[1] register from TIMER1 peripheral for nrf52805 microcontroller?,0,0x14 + (n × 0x4),0x44,0x14 + (n × 0x4),0x44,0.4265707,0.4265707,0.58551157,0.58551157
nRF52805,What is the description of TRIGGERED8 field from INTEN register from EGU0 peripheral for nrf52805 microcontroller?,Enable or disable interrupt for event TRIGGERED[8],EVENTACTIVE8 Triggered action 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED8 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,EVENTACTIVE8 Triggered action 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,TRIGGERED8 Interrupt Enable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.39848846,0.39848846,0.6330011,0.6330011
nRF52805,What is the description of UNUSED register from SWI3 peripheral for nrf52805 microcontroller?,Unused.,0x000 Reserved,0x000 Reserved for Nordic firmware design,0x000 Reserved,0x000 Reserved for Nordic firmware design,0.3079289,0.3079289,0.1486602,0.1486602
nRF52805,What is the bit_offset of COMPARE3 field from INTENCLR register from TIMER2 peripheral for nrf52805 microcontroller?,19,28,28,28,28,0.7284348,0.7284348,0.7284348,0.7284348
nRF52805,What is the bit_offset of CH9 field from CHENSET register from PPI peripheral for nrf52805 microcontroller?,9,16,24,16,24,0.5750375,0.5750375,0.6268993,0.6268993
nRF52805,What is the address_offset of EVENTS_ENDRX register from SPIM0 peripheral for nrf52805 microcontroller?,0x110,0x10c,0x110,0x10c,0x110,0.7898266,0.7898266,1.0000001,1.0000001
nRF52805,List all the fields of EVTEN register from RTC0 peripheral for nrf52805 microcontroller.,"TICK, OVRFLW, COMPARE0, COMPARE1, COMPARE2, COMPARE3",0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x504 EVTEN0 0x508 EVTEN1 0x50C EVTEN2 0x510 EVTEN3 0x514 EVTEN4 0x518 EVTEN5 0x51C EVTEN6 0x520 EVTEN7 0x524 EVTEN8 0x528 EVTEN9 0x52C EVTEN10 0x530 EVTEN11 0x534 EVTEN12 0x538 EVTEN13 0x53C EVTEN14 0x540 EVTEN15 0x544 EVTEN16 0x548 EVTEN17 0x54C EVTEN18 0x550 EVTEN19 0x554 EVTEN20 0x558 EVTEN21 0x55C EVTEN22 0x560 EVTEN23 0x564 EVTEN24 0x568 EVTEN25 0x56C EVTEN26 0x570 EVTEN27 0x574 EVTEN28 0x578 EVTEN29 0x57C EVTEN30 0x580 EVTEN31 0x584 EVTEN32 0x588 EVTEN33 0x58C EVTEN34 0x590 EVTEN35 0x594 EVTEN36 0x598 EVTEN37 0x59C EVTEN38 0x5A0 EVTEN39 0x5A4 EVTEN40 0x5A8 EVTEN41 0x5AC EVTEN42 0x5B0 EVTEN43 0x5B4 EVTEN44 0x5B8 EVTEN45 0x5BC EVTEN46 0x5C0 EVTEN47 0x5C4 EVTEN48 0x5C8 EVTEN49 0x5CC EVTEN50 0x5D0 EVTEN51 0x5D4 EVTEN52 0x5D8 EVTEN53 0x5DC EVTEN54 0x5E0 EVTEN55 0x5E4 EVTEN56 0x5E8 EVTEN57 0x5EC EVTEN58 0x5F0 EVTEN59 0x5F4 EVTEN60 0x5F8 EVTEN61 0x5FC EVTEN62 0x600 EVTEN63 0x604 EVTEN64 0x6,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x504 EVTEN0 0x508 EVTEN1 0x50C EVTEN2 0x510 EVTEN3 0x514 EVTEN4 0x518 EVTEN5 0x51C EVTEN6 0x520 EVTEN7 0x524 EVTEN8 0x528 EVTEN9 0x52C EVTEN10 0x530 EVTEN11 0x534 EVTEN12 0x538 EVTEN13 0x53C EVTEN14 0x540 EVTEN15 0x544 EVTEN16 0x548 EVTEN17 0x54C EVTEN18 0x550 EVTEN19 0x554 EVTEN20 0x558 EVTEN21 0x55C EVTEN22 0x560 EVTEN23 0x564 EVTEN24 0x568 EVTEN25 0x56C EVTEN26 0x570 EVTEN27 0x574 EVTEN28 0x578 EVTEN29 0x57C EVTEN30 0x580 EVTEN31 0x584 EVTEN32 0x588 EVTEN33 0x58C EVTEN34 0x590 EVTEN35 0x594 EVTEN36 0x598 EVTEN37 0x59C EVTEN38 0x5A0 EVTEN39 0x5A4 EVTEN40 0x5A8 EVTEN41 0x5AC EVTEN42 0x5B0 EVTEN43 0x5B4 EVTEN44 0x5B8 EVTEN45 0x5BC EVTEN46 0x5C0 EVTEN47 0x5C4 EVTEN48 0x5C8 EVTEN49 0x5CC EVTEN50 0x5D0 EVTEN51 0x5D4 EVTEN52 0x5D8 EVTEN53 0x5DC EVTEN54 0x5E0 EVTEN55 0x5E4 EVTEN56 0x5E8 EVTEN57 0x5EC EVTEN58 0x5F0 EVTEN59 0x5F4 EVTEN60 0x5F8 EVTEN61 0x5FC EVTEN62 0x600 EVTEN63 0x604 EVTEN64 0x6,0.23285618,0.23285618,0.24067283,0.24067283
nRF52805,What is the bit_width of OVERREAD field from STATUS register from SPIS0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of TASKS_CLR[2] register from GPIOTE peripheral for nrf52805 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.,Clear pin specified by CONFIG.PSEL. Action on pin is to set it low.,Clear pin specified by CONFIG.PSEL.,Clear pin specified by CONFIG.PSEL. Action on pin is to set it low.,Clear pin specified by CONFIG.PSEL.,0.7156505,0.7156505,0.6569394,0.6569394
nRF52805,What is the address_offset of TASKS_CAPTURE[3] register from TIMER2 peripheral for nrf52805 microcontroller?,0x4c,0x548,0x100,0x548,0x100,0.6313629,0.6313629,0.66971457,0.66971457
nRF52805,What is the bit_width of PIN24 field from OUTCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,List all the fields of PIN_CNF[30] register from P0 peripheral for nrf52805 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","EASE, SENSE, DIR, INITV, MODEL, OUT, OVER, PULLEN, PULLSEL, SMODE, THRESHOLD, ZDELAY, ZERO, ZEROINIT, ZEROVAL, ZEROVALS, ZEROVALU, ZEROVIN, ZEROVOUT, ZEROVPULSE, ZEROVPULL, ZEROVPULLSEL, ZEROVPULLS, ZEROVPULLU, ZEROVPULLV, ZEROVPULLVIN, ZEROVPULLVOUT, ZEROVPULLVPULSE, ZEROVPULLVPULL, ZEROVPULLVPULLSEL, ZEROVPULLVPULLS, ZEROVPULLVPULLU, ZEROVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVP","EOUT, HYST, PULLEN, SENSE, DRVSTR, I2SEL, INEN, PULLSEL, SLEWRATE, SENSELVL, DRIVESTRENGTH, I2SELHV, INENHVL, PULLSELHV, SENSEHVL, DRVSTRHVL, I2SELHV0, INENHVL0, PULLSELHV0, SENSEHVL0, DRVSTRHVL0, I2SELHV1, INENHVL1, PULLSELHV1, SENSEHVL1, DRVSTRHVL1, I2SELHV2, INENHVL2, PULLSELHV2, SENSEHVL2, DRVSTRHVL2, I2SELHV3, INENHVL3, PULLSELHV3, SENSEHVL3, DRVSTRHVL3, I2SELHV4, INENHVL4, PULLSELHV4, SENSEHVL4, DRVSTRHVL4, I2SELHV5, INENHVL5, PULLSELHV5, SENSEHVL5, DRVSTRHVL5, I2SELHV6, INENHVL6, PULLSELHV6, SENSEHVL6, DRVSTRHVL6, I2SELHV7, INENHVL7, PULLSELHV7, SENSEHVL7, DRVSTRHVL7, I2SELHV8, INENHVL8, PULLSELHV8, SENSEHVL8, DRVSTRHVL8, I2SELHV9, INENHVL9, PULLSELHV9, SENSEHVL9, DRVSTRHVL9, I2SELHV10, INENHVL10, PULLSELHV10, SENSEHVL10, DRVSTRHVL10, I2SELHV11, INENHVL11, PULLSELHV11, SENSEHVL11, DRVSTRHVL11, I2SELHV12, INENHVL12, PULLSELHV12, SENSEHVL12, DRVSTRHVL12, I2SELHV13, INENHVL13, PULLSELHV13, SENSEHVL13, DRVSTRHVL13, I2SELHV14, INENHVL14, PULLSELHV14, SENSEHVL14, DRVSTRHVL14, I2SELHV15, INENHVL15, PULLSELHV15, SENSEHVL15, DRVSTRHVL15, I2SELHV16, INENHVL16, PULLSELHV16, S","EASE, SENSE, DIR, INITV, MODEL, OUT, OVER, PULLEN, PULLSEL, SMODE, THRESHOLD, ZDELAY, ZERO, ZEROINIT, ZEROVAL, ZEROVALS, ZEROVALU, ZEROVIN, ZEROVOUT, ZEROVPULSE, ZEROVPULL, ZEROVPULLSEL, ZEROVPULLS, ZEROVPULLU, ZEROVPULLV, ZEROVPULLVIN, ZEROVPULLVOUT, ZEROVPULLVPULSE, ZEROVPULLVPULL, ZEROVPULLVPULLSEL, ZEROVPULLVPULLS, ZEROVPULLVPULLU, ZEROVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVPULLVPULLSEL, ZEROVPULLVPULLVPULLS, ZEROVPULLVPULLVPULLU, ZEROVPULLVPULLVPULLV, ZEROVPULLVPULLVIN, ZEROVPULLVPULLVOUT, ZEROVPULLVPULLVPULSE, ZEROVPULLVPULLVPULL, ZEROVPULLVP","EOUT, HYST, PULLEN, SENSE, DRVSTR, I2SEL, INEN, PULLSEL, SLEWRATE, SENSELVL, DRIVESTRENGTH, I2SELHV, INENHVL, PULLSELHV, SENSEHVL, DRVSTRHVL, I2SELHV0, INENHVL0, PULLSELHV0, SENSEHVL0, DRVSTRHVL0, I2SELHV1, INENHVL1, PULLSELHV1, SENSEHVL1, DRVSTRHVL1, I2SELHV2, INENHVL2, PULLSELHV2, SENSEHVL2, DRVSTRHVL2, I2SELHV3, INENHVL3, PULLSELHV3, SENSEHVL3, DRVSTRHVL3, I2SELHV4, INENHVL4, PULLSELHV4, SENSEHVL4, DRVSTRHVL4, I2SELHV5, INENHVL5, PULLSELHV5, SENSEHVL5, DRVSTRHVL5, I2SELHV6, INENHVL6, PULLSELHV6, SENSEHVL6, DRVSTRHVL6, I2SELHV7, INENHVL7, PULLSELHV7, SENSEHVL7, DRVSTRHVL7, I2SELHV8, INENHVL8, PULLSELHV8, SENSEHVL8, DRVSTRHVL8, I2SELHV9, INENHVL9, PULLSELHV9, SENSEHVL9, DRVSTRHVL9, I2SELHV10, INENHVL10, PULLSELHV10, SENSEHVL10, DRVSTRHVL10, I2SELHV11, INENHVL11, PULLSELHV11, SENSEHVL11, DRVSTRHVL11, I2SELHV12, INENHVL12, PULLSELHV12, SENSEHVL12, DRVSTRHVL12, I2SELHV13, INENHVL13, PULLSELHV13, SENSEHVL13, DRVSTRHVL13, I2SELHV14, INENHVL14, PULLSELHV14, SENSEHVL14, DRVSTRHVL14, I2SELHV15, INENHVL15, PULLSELHV15, SENSEHVL15, DRVSTRHVL15, I2SELHV16, INENHVL16, PULLSELHV16, S",0.38510585,0.38510585,0.41465852,0.41465852
nRF52805,What is the description of END field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,Enable or disable interrupt for event END,End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt,End of sampling event interrupt Enable.,End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt Enable End of sampling event interrupt,End of sampling event interrupt Enable.,0.26531875,0.26531875,0.64265954,0.64265954
nRF52805,What is the bit_offset of SENSE field from PIN_CNF[21] register from P0 peripheral for nrf52805 microcontroller?,16,21,21,21,21,0.7502264,0.7502264,0.7502264,0.7502264
nRF52805,What is the bit_offset of STOPPED field from INTENSET register from TWIS0 peripheral for nrf52805 microcontroller?,1,0x104,25,0x104,25,0.42127287,0.42127287,0.45362902,0.45362902
nRF52805,What is the bit_offset of CH27 field from CHENCLR register from PPI peripheral for nrf52805 microcontroller?,27,27,27,27,27,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,List all the fields of EVENTS_TXSTOPPED register from UARTE0 peripheral for nrf52805 microcontroller.,EVENTS_TXSTOPPED,"TXSTOPPED, RXTO, RXSTARTED, TXSTARTED, SUSPENDED, ERROR, RXDRDY, TXDRDY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, E","TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDRDY, ERROR, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCA","TXSTOPPED, RXTO, RXSTARTED, TXSTARTED, SUSPENDED, ERROR, RXDRDY, TXDRDY, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, EVENTS_RXTO, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_SUSPENDED, EVENTS_CTS, EVENTS_NCTS, EVENTS_RXDRDY, EVENTS_TXDRDY, EVENTS_ERROR, E","TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDRDY, ERROR, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCACTIVE, TXDSUS, TXDDDY, TXDCMP0, TXDCMP1, TXDCMP2, TXDCMP3, TCC, TXDRDY, RXTO, RXSTARTED, TXSTARTED, TXSTOPPED, RXDATAV, CCABUSY, CCA",0.52761006,0.52761006,0.28727162,0.28727162
nRF52805,What is the bit_offset of PIN23 field from OUT register from P0 peripheral for nrf52805 microcontroller?,23,23,23,23,23,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU1 peripheral for nrf52805 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.3871085,0.3871085,0.3871085,0.3871085
nRF52805,What is the bit_width of INPUT field from PIN_CNF[0] register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of CH9 field from CHG[2] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 9,Channel 9 Event Output Enable Set Register From PPI peripheral for nrf52805 microcontroller.,"Channel 9 Event Output Enable Set. Enables output on EOUT field from EVENTS register. Output is [0] if EOUT field is 0, and [1] if EOUT field is 1. Writing 0 is ignored. Writing 1 asserts EOUT field, and writing 0 deasserts it. DSU is not involved in the process. ERASEALL is not involved in the process. PPI is not involved in the process. TIMER is not involved in the process. RADIO is not involved in the process. GPIOTE is not involved in the process. PPI is not involved in the process. TIMER is not involved in the process. RADIO is not involved in the process. CC is not involved in the process. AES is not involved in the process. SAU is not involved in the process. SWI is not involved in the process. EVTGEN is not involved in the process. CC is not involved in the process. SPIM0 is not involved in the process. SPIS0 is not involved in the process. SPIM1 is not involved in the process. SPIS1 is not involved in the process. SPIM2 is not involved in the process. SPIS2 is not involved in the process. SPIM3 is not involved in the process. SPIS3 is not involved in the process. SPIM4 is not involved in the process. SPIS4 is not involved in the process. SPIM5 is not involved in the process. SPIS5 is not involved in the process. SPIM6 is not involved in the process. SPIS6 is not involved in the process. SPIM7 is not involved in the process. SPIS7 is not involved in the process. SPIM8 is not involved in the process. SPIS8 is not involved in the process. SPIM9 is not involved in the process. SPIS9 is not involved in the process. SPIM10 is not involved in the process. SPIS10 is not involved in the process. SPIM11 is not involved in the process. SPIS11 is not involved in the process. SPIM12 is not involved in the process. SPIS12 is not involved in the process. SPIM13 is not involved in the process. SPIS13 is not involved in the process. SPIM14 is not involved in the process. SPIS14 is not involved in the process. SPIM15 is not involved in the process. SPIS15 is not involved in the process. SPIM16 is not involved in the process. SPIS16 is not involved in the process. SPIM17 is not involved in the process. SPIS17 is not involved in the process. SPIM18 is not involved in the process. SPIS18 is not involved in the process. SPIM19 is not involved in the process. SPIS19 is not involved in the process. SPIM20 is not involved in the process. SPIS20 is not involved in the process. SPIM21 is not involved in the process. SPIS21 is not involved in the process. SPIM22 is not involved in the process. SPIS22 is not involved in the process. SPIM23 is not involved in the process. SPIS23 is not involved",Channel 9 Event Output Enable Set Register From PPI peripheral for nrf52805 microcontroller.,"Channel 9 Event Output Enable Set. Enables output on EOUT field from EVENTS register. Output is [0] if EOUT field is 0, and [1] if EOUT field is 1. Writing 0 is ignored. Writing 1 asserts EOUT field, and writing 0 deasserts it. DSU is not involved in the process. ERASEALL is not involved in the process. PPI is not involved in the process. TIMER is not involved in the process. RADIO is not involved in the process. GPIOTE is not involved in the process. PPI is not involved in the process. TIMER is not involved in the process. RADIO is not involved in the process. CC is not involved in the process. AES is not involved in the process. SAU is not involved in the process. SWI is not involved in the process. EVTGEN is not involved in the process. CC is not involved in the process. SPIM0 is not involved in the process. SPIS0 is not involved in the process. SPIM1 is not involved in the process. SPIS1 is not involved in the process. SPIM2 is not involved in the process. SPIS2 is not involved in the process. SPIM3 is not involved in the process. SPIS3 is not involved in the process. SPIM4 is not involved in the process. SPIS4 is not involved in the process. SPIM5 is not involved in the process. SPIS5 is not involved in the process. SPIM6 is not involved in the process. SPIS6 is not involved in the process. SPIM7 is not involved in the process. SPIS7 is not involved in the process. SPIM8 is not involved in the process. SPIS8 is not involved in the process. SPIM9 is not involved in the process. SPIS9 is not involved in the process. SPIM10 is not involved in the process. SPIS10 is not involved in the process. SPIM11 is not involved in the process. SPIS11 is not involved in the process. SPIM12 is not involved in the process. SPIS12 is not involved in the process. SPIM13 is not involved in the process. SPIS13 is not involved in the process. SPIM14 is not involved in the process. SPIS14 is not involved in the process. SPIM15 is not involved in the process. SPIS15 is not involved in the process. SPIM16 is not involved in the process. SPIS16 is not involved in the process. SPIM17 is not involved in the process. SPIS17 is not involved in the process. SPIM18 is not involved in the process. SPIS18 is not involved in the process. SPIM19 is not involved in the process. SPIS19 is not involved in the process. SPIM20 is not involved in the process. SPIS20 is not involved in the process. SPIM21 is not involved in the process. SPIS21 is not involved in the process. SPIM22 is not involved in the process. SPIS22 is not involved in the process. SPIM23 is not involved in the process. SPIS23 is not involved",0.25235033,0.25235033,0.32805508,0.32805508
nRF52805,What is the description of REGION32 field from CONFIG1 register from BPROT peripheral for nrf52805 microcontroller?,Enable protection for region 32. Write '0' has no effect.,Region 32 Protection Disabled 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disabled 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.6080924,0.6080924,0.60163045,0.60163045
nRF52805,What is the description of CH4LIMITH field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,Enable or disable interrupt for event CH4LIMITH,Channel 4 Limit High Interrupt Enable,Channel 4 Limit High Interrupt Enable,Channel 4 Limit High Interrupt Enable,Channel 4 Limit High Interrupt Enable,0.6217586,0.6217586,0.6217586,0.6217586
nRF52805,What is the bit_width of MODE field from CONFIG[6] register from GPIOTE peripheral for nrf52805 microcontroller?,2,4,4,4,4,0.8337252,0.8337252,0.8337252,0.8337252
nRF52805,What is the description of EVENTS_COMPARE[5] register from TIMER2 peripheral for nrf52805 microcontroller?,Description collection: Compare event on CC[n] match,CC5_COMPARE EVENTS_COMPARE[5] Register From TIMER2 Peripheral For nrf52805 Microcontroller.,Compare event on CC[5] match,CC5_COMPARE EVENTS_COMPARE[5] Register From TIMER2 Peripheral For nrf52805 Microcontroller.,Compare event on CC[5] match,0.38370764,0.38370764,0.7819005,0.7819005
nRF52805,What is the size of IRKPTR register from AAR peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the bit_offset of CC field from CC[2] register from TIMER2 peripheral for nrf52805 microcontroller?,0,0x4000a008,0x48,0x4000a008,0x48,0.4693954,0.4693954,0.6060353,0.6060353
nRF52805,What is the description of RXSTARTED field from INTEN register from UARTE0 peripheral for nrf52805 microcontroller?,Enable or disable interrupt for event RXSTARTED,RXSTARTED Interrupt Enable,RXSTARTED task generated.,RXSTARTED Interrupt Enable,RXSTARTED task generated.,0.86338377,0.86338377,0.4885655,0.4885655
nRF52805,What is the bit_width of REGION8 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the description of DIR field from PIN_CNF[18] register from P0 peripheral for nrf52805 microcontroller?,Pin direction. Same physical register as DIR register,DIR P0_18 Input/Output Direction Configuration Field 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Pin direction. 0: Input, 1: Output.",DIR P0_18 Input/Output Direction Configuration Field 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Pin direction. 0: Input, 1: Output.",0.34331545,0.34331545,0.57012296,0.57012296
nRF52805,What is the bit_width of COMPARE4 field from INTENCLR register from TIMER0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of T1 field from T1 register from TEMP peripheral for nrf52805 microcontroller?,End point of second piecewise linear function,Temperature in 0.125 degree Celsius.,Temperature in 0.125°C steps. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Temperature in 0.125 degree Celsius.,Temperature in 0.125°C steps. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.08750134,0.08750134,0.16122669,0.16122669
nRF52805,What is the size of CRV register from WDT peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the description of PIN4 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write '1' to clear.,PIN4 Latched State of GPIO Pin 4. 0 NotLatched 1 Latched 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN4 Latched State of GPIO Pin 4. 0: NotLatched 1: Latched 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN4 Latched State of GPIO Pin 4. 0 NotLatched 1 Latched 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PIN4 Latched State of GPIO Pin 4. 0: NotLatched 1: Latched 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.4409712,0.4409712,0.44729486,0.44729486
nRF52805,What is the bit_width of TASKS_STOP field from TASKS_STOP register from SPIM0 peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,List all the fields of SHORTS register from TWIS0 peripheral for nrf52805 microcontroller.,"WRITE_SUSPEND, READ_SUSPEND","STARTED, STOPPED, READY, PARSYNC, RXDREADY, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND","TRIGGERED, STOP, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED,","STARTED, STOPPED, READY, PARSYNC, RXDREADY, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND, RESUME, TXEN, TXDIS, RXEN, RXDIS, TXC, RXD, TXDSENT, TXSTP, RXD, TXC, BLOCKGRANT, BUSERROR, ERROR, DISABLED, SUSPENDED, RESUMED, START, STOP, SUSPEND","TRIGGERED, STOP, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED, RESUMED, ERROR, STARTTX, STARTRX, STOP, TRIGGER, SUSPEND, RESUME, START, STOPPED, SUSPENDED,",0.3490345,0.3490345,0.2847687,0.2847687
nRF52805,What is the description of CH5 field from CHG[2] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 5,PCH5 PCH5 PULSECH5 SETMODE0 SETMODE1 CLRMODE0 CLRMODE1 EVTTOGGLE EVTTOGGLEEDGE EVTTOGGLELEVEL EVTTOGGLEEDGELEVEL EVTTOGGLELEVELSENSEDBYTE EVTTOGGLELEVELSENSEDBYTEEDGE EVTTOGGLELEVELSENSEDBYTEEDGELEVEL EVTTOGGLELEVELSENSEDBYTEEDGELEVELSENSEDBYTEMODE0 EVTTOGGLELEVELSENSEDBYTEMODE0EDGE EVTTOGGLELEVELSENSEDBYTEMODE0EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE0EDGELEVELSENSEDBYTEMODE1 EVTTOGGLELEVELSENSEDBYTEMODE1EDGE EVTTOGGLELEVELSENSEDBYTEMODE1EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE1EDGELEVELSENSEDBYTEMODE2 EVTTOGGLELEVELSENSEDBYTEMODE2EDGE EVTTOGGLELEVELSENSEDBYTEMODE2EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE2EDGELEVELSENSEDBYTEMODE3 EVTTOGGLELEVELSENSEDBYTEMODE3EDGE EVTTOGGLELEVELSENSEDBYTEMODE3EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE3EDGELEVELSENSEDBYTEMODE4 EVTTOGGLELEVELSENSEDBYTEMODE4EDGE EVTTOGGLELEVELSENSEDBYTEMODE4EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE4EDGELEVELSENSEDBYTEMODE5 EVTTOGGLELEVELSENSEDBYTEMODE5EDGE EVTTOGGLELEVELSENSEDBYTEMODE5EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE5EDGELEVELSENSEDBYTEMODE6 EVTTOGGLELEVELSENSEDBYTEMODE6EDGE EVTTOGGLELEVELSENSEDBYTEMODE6EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE6EDGELEVELSENSEDBYTEMODE7 EVTTOGGLELEVELSENSEDBYTEMODE7EDGE EVTTOGGLELEVELSENSEDBYTEMODE7EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE7EDGELEVELSENSEDBYTEMODE8 EVTTOGGLELEVELSENSEDBYTEMODE8EDGE EVTTOGGLELEVELSENSEDBYTEMODE8EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE8EDGELE,Channel 5 Event Generation Enable.,PCH5 PCH5 PULSECH5 SETMODE0 SETMODE1 CLRMODE0 CLRMODE1 EVTTOGGLE EVTTOGGLEEDGE EVTTOGGLELEVEL EVTTOGGLEEDGELEVEL EVTTOGGLELEVELSENSEDBYTE EVTTOGGLELEVELSENSEDBYTEEDGE EVTTOGGLELEVELSENSEDBYTEEDGELEVEL EVTTOGGLELEVELSENSEDBYTEEDGELEVELSENSEDBYTEMODE0 EVTTOGGLELEVELSENSEDBYTEMODE0EDGE EVTTOGGLELEVELSENSEDBYTEMODE0EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE0EDGELEVELSENSEDBYTEMODE1 EVTTOGGLELEVELSENSEDBYTEMODE1EDGE EVTTOGGLELEVELSENSEDBYTEMODE1EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE1EDGELEVELSENSEDBYTEMODE2 EVTTOGGLELEVELSENSEDBYTEMODE2EDGE EVTTOGGLELEVELSENSEDBYTEMODE2EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE2EDGELEVELSENSEDBYTEMODE3 EVTTOGGLELEVELSENSEDBYTEMODE3EDGE EVTTOGGLELEVELSENSEDBYTEMODE3EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE3EDGELEVELSENSEDBYTEMODE4 EVTTOGGLELEVELSENSEDBYTEMODE4EDGE EVTTOGGLELEVELSENSEDBYTEMODE4EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE4EDGELEVELSENSEDBYTEMODE5 EVTTOGGLELEVELSENSEDBYTEMODE5EDGE EVTTOGGLELEVELSENSEDBYTEMODE5EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE5EDGELEVELSENSEDBYTEMODE6 EVTTOGGLELEVELSENSEDBYTEMODE6EDGE EVTTOGGLELEVELSENSEDBYTEMODE6EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE6EDGELEVELSENSEDBYTEMODE7 EVTTOGGLELEVELSENSEDBYTEMODE7EDGE EVTTOGGLELEVELSENSEDBYTEMODE7EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE7EDGELEVELSENSEDBYTEMODE8 EVTTOGGLELEVELSENSEDBYTEMODE8EDGE EVTTOGGLELEVELSENSEDBYTEMODE8EDGELEVEL EVTTOGGLELEVELSENSEDBYTEMODE8EDGELE,Channel 5 Event Generation Enable.,0.11971846,0.11971846,0.51441455,0.51441455
nRF52805,What is the description of NCTS field from INTENSET register from UART0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event NCTS,NCTS Interrupt Enable.,NCTS Interrupt Enable.,NCTS Interrupt Enable.,NCTS Interrupt Enable.,0.7683386,0.7683386,0.7683386,0.7683386
nRF52805,What is the bit_offset of COMPARE2 field from INTENSET register from TIMER1 peripheral for nrf52805 microcontroller?,18,0x144,0x108,0x144,0x108,0.30228275,0.30228275,0.2855872,0.2855872
nRF52805,What is the description of EVENTS_ACQUIRED field from EVENTS_ACQUIRED register from SPIS0 peripheral for nrf52805 microcontroller?,Semaphore acquired,ACC or ACCDBL register acquired 0 Event not generated 1 Event generated,"EVENTS_ACQUIRED Generated on ACQUIRE event, and on field write if TASKS_RELEASE is triggered. 0 Event not generated 1 Event generated.",ACC or ACCDBL register acquired 0 Event not generated 1 Event generated,"EVENTS_ACQUIRED Generated on ACQUIRE event, and on field write if TASKS_RELEASE is triggered. 0 Event not generated 1 Event generated.",0.097982794,0.097982794,0.13697113,0.13697113
nRF52805,What is the bit_offset of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[10] register from EGU0 peripheral for nrf52805 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.3871085,0.3871085,0.3871085,0.3871085
nRF52805,What is the description of TASKS_CAPTURE[0] register from TIMER0 peripheral for nrf52805 microcontroller?,Description collection: Capture Timer value to CC[n] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,Capture Timer value to CC[0] register,0.7885519,0.7885519,0.7885519,0.7885519
nRF52805,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[13] register from EGU1 peripheral for nrf52805 microcontroller?,1,1,32,1,32,1.0,1.0,0.49268645,0.49268645
nRF52805,What is the bit_width of CUSTOMER field from CUSTOMER[17] register from UICR peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,List all the fields of TASKS_TRIGGER[12] register from EGU0 peripheral for nrf52805 microcontroller.,TASKS_TRIGGER,"CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF","CC, CCV, CCVBUF, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBU","CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF, TRIGTYPE, COMP, EDGE, THRES, BASE, BASEH, BASEU, PRESCALER, CC, CCV, CCVBUF, CCVBUFBUF","CC, CCV, CCVBUF, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBUF, CC, CCV, CCVBUF, CCVBU",0.034434304,0.034434304,-0.01693319,-0.01693319
nRF52805,List all the fields of INTEN register from SAADC peripheral for nrf52805 microcontroller.,"STARTED, END, DONE, RESULTDONE, CALIBRATEDONE, STOPPED, CH0LIMITH, CH0LIMITL, CH1LIMITH, CH1LIMITL, CH2LIMITH, CH2LIMITL, CH3LIMITH, CH3LIMITL, CH4LIMITH, CH4LIMITL, CH5LIMITH, CH5LIMITL, CH6LIMITH, CH6LIMITL, CH7LIMITH, CH7LIMITL","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, ENDOFRANGE, ACCOF, DISCARD, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW,","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAIL, ACCOF, ACCOUF, BUFDATARDY0, BUFDATARDY1, BUFDATARDY2, BUFDATARDY3, BUFDATARDY4, BUFDATARDY5, BUFDATARDY6, BUFDATARDY7, BUFDATARDY8, BUFDATARDY9, BUFDATARDY10, BUFDATARDY11, BUFDATARDY12, BUFDATARDY13, BUFDATARDY14, BUFDATARDY15, BUFDATARDY16, BUFDATARDY17, BUFDATARDY18, BUFDATARDY19, BUFDATARDY20, BUFDATARDY21, BUFDATARDY22, BUFDATARDY23, BUFDATARDY24, BUFDATARDY25, BUFDATARDY26, BUFDATARDY27, BUFDATARDY28, BUFDATARDY29, BUFDATARDY30, BUFDATARDY31, BUFDATARDY32, BUFDATARDY33, BUFDATARDY34, BUFDATARDY35, BUFDATARDY36, BUFDATARDY37, BUFDATARDY38, BUFDATARDY39, BUFDATARDY40, BUFDATARDY41, BUFDATARDY42, BUFDATARDY43, BUFDATARDY44, BUFDATARDY45, BUFDATARDY46, BUFDATARDY47, BUFDATARDY48, BUFDATARDY49, BUFDATARDY50, BUFDATARDY51, BUFDATARDY52, BUFDATARDY53, BUFDATARDY54, BUFDATARDY55, BUFDATARDY56, BUFDATARDY57, BUFDATARDY58, BUFDATARDY59, BUFDATARDY60, BUFDATARDY61, BUFDATARDY62, BUFDATARDY63, BUFDATARDY64, BUFDATARDY65, BUFDATARDY66, BUFDATARDY67, BUFDATARDY68, BUFDATARDY69, BUFDATARDY70, BUFDATARDY71, BUFDATARDY72, BUFDATARD","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, ENDOFRANGE, ACCOF, DISCARD, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW, LIMITUP, LIMITLOW,","SAMPLEREADY, STARTED, STOPPED, CALIBRATIONRDY, CALIBRATIONFAIL, ACCOF, ACCOUF, BUFDATARDY0, BUFDATARDY1, BUFDATARDY2, BUFDATARDY3, BUFDATARDY4, BUFDATARDY5, BUFDATARDY6, BUFDATARDY7, BUFDATARDY8, BUFDATARDY9, BUFDATARDY10, BUFDATARDY11, BUFDATARDY12, BUFDATARDY13, BUFDATARDY14, BUFDATARDY15, BUFDATARDY16, BUFDATARDY17, BUFDATARDY18, BUFDATARDY19, BUFDATARDY20, BUFDATARDY21, BUFDATARDY22, BUFDATARDY23, BUFDATARDY24, BUFDATARDY25, BUFDATARDY26, BUFDATARDY27, BUFDATARDY28, BUFDATARDY29, BUFDATARDY30, BUFDATARDY31, BUFDATARDY32, BUFDATARDY33, BUFDATARDY34, BUFDATARDY35, BUFDATARDY36, BUFDATARDY37, BUFDATARDY38, BUFDATARDY39, BUFDATARDY40, BUFDATARDY41, BUFDATARDY42, BUFDATARDY43, BUFDATARDY44, BUFDATARDY45, BUFDATARDY46, BUFDATARDY47, BUFDATARDY48, BUFDATARDY49, BUFDATARDY50, BUFDATARDY51, BUFDATARDY52, BUFDATARDY53, BUFDATARDY54, BUFDATARDY55, BUFDATARDY56, BUFDATARDY57, BUFDATARDY58, BUFDATARDY59, BUFDATARDY60, BUFDATARDY61, BUFDATARDY62, BUFDATARDY63, BUFDATARDY64, BUFDATARDY65, BUFDATARDY66, BUFDATARDY67, BUFDATARDY68, BUFDATARDY69, BUFDATARDY70, BUFDATARDY71, BUFDATARDY72, BUFDATARD",0.6543515,0.6543515,0.54669374,0.54669374
nRF52805,What is the bit_offset of COMPARE2 field from INTENCLR register from RTC1 peripheral for nrf52805 microcontroller?,18,22,22,22,22,0.7479584,0.7479584,0.7479584,0.7479584
nRF52805,List all the fields of TASKS_STOP register from RTC0 peripheral for nrf52805 microcontroller.,TASKS_STOP,0x008,TASKS_STOP,0x008,TASKS_STOP,0.0746405,0.0746405,1.0000001,1.0000001
nRF52805,What is the size of TASKS_START register from TIMER2 peripheral for nrf52805 microcontroller?,32,0x4,0x40002000,0x4,0x40002000,0.3920408,0.3920408,0.21766613,0.21766613
nRF52805,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of CH9 field from CHENCLR register from PPI peripheral for nrf52805 microcontroller?,Channel 9 enable clear register.  Writing '0' has no effect.,Channel 9 Disable Clear Register Access Field Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9,Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9,Channel 9 Disable Clear Register Access Field Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9 Disable Clear Register Access Field Value ID Value Description A RW Channel 9,Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9 Disable Clear Register Access Field Value ID Value Description A R Channel 9,0.37639624,0.37639624,0.32432163,0.32432163
nRF52805,What is the description of COMPARE2 field from INTENCLR register from RTC1 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event COMPARE[2],Compare event on cc[2] match.,Compare event on CC[2] match.,Compare event on cc[2] match.,Compare event on CC[2] match.,0.5230725,0.5230725,0.5230725,0.5230725
nRF52805,What is the description of ERASEPAGEPARTIALCFG register from NVMC peripheral for nrf52805 microcontroller?,Register for partial erase configuration,Partial erase configuration,Register for partial erase configuration,Partial erase configuration,Register for partial erase configuration,0.8800435,0.8800435,0.9999999,0.9999999
nRF52805,What is the size of EVENTS_COMPARE[3] register from TIMER2 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the bit_offset of COMPARE1 field from INTENCLR register from TIMER0 peripheral for nrf52805 microcontroller?,17,29,29,29,29,0.6517888,0.6517888,0.6517888,0.6517888
nRF52805,What is the bit_width of EVENTS_LFCLKSTARTED field from EVENTS_LFCLKSTARTED register from CLOCK peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of CUSTOMER field from CUSTOMER[16] register from UICR peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the bit_offset of TRIGGERED14 field from INTEN register from EGU1 peripheral for nrf52805 microcontroller?,14,28,13,28,13,0.73490614,0.73490614,0.8949374,0.8949374
nRF52805,What is the description of TASKS_RSSISTOP field from TASKS_RSSISTOP register from RADIO peripheral for nrf52805 microcontroller?,Stop the RSSI measurement,Stop the RSSI measurement,Stop the RSSI measurement,Stop the RSSI measurement,Stop the RSSI measurement,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_width of SKIPADDR field from CRCCNF register from RADIO peripheral for nrf52805 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52805,What is the bit_width of RR4 field from REQSTATUS register from WDT peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of NRFHW field from NRFHW[9] register from UICR peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the description of EVENTS_SUSPENDED field from EVENTS_SUSPENDED register from TWI0 peripheral for nrf52805 microcontroller?,TWI entered the suspended state,TWI entered the suspended state,TWI entered the suspended state,TWI entered the suspended state,TWI entered the suspended state,0.99999994,0.99999994,0.99999994,0.99999994
nRF52805,List all the fields of SHORTS register from QDEC peripheral for nrf52805 microcontroller.,"REPORTRDY_READCLRACC, SAMPLERDY_STOP, REPORTRDY_RDCLRACC, REPORTRDY_STOP, DBLRDY_RDCLRDBL, DBLRDY_STOP, SAMPLERDY_READCLRACC","EVTTOCOMP, COMP, DECSTOP, SEQSTOP, RESOLVE, SEQSTART, SEQSTART0, SEQSTART1, SEQSTART2, SEQSTART3, SEQSTART4, SEQSTART5, SEQSTART6, SEQSTART7, SEQSTART8, SEQSTART9, SEQSTART10, SEQSTART11, SEQSTART12, SEQSTART13, SEQSTART14, SEQSTART15, SEQSTART16, SEQSTART17, SEQSTART18, SEQSTART19, SEQSTART20, SEQSTART21, SEQSTART22, SEQSTART23, SEQSTART24, SEQSTART25, SEQSTART26, SEQSTART27, SEQSTART28, SEQSTART29, SEQSTART30, SEQSTART31, SEQSTART32, SEQSTART33, SEQSTART34, SEQSTART35, SEQSTART36, SEQSTART37, SEQSTART38, SEQSTART39, SEQSTART40, SEQSTART41, SEQSTART42, SEQSTART43, SEQSTART44, SEQSTART45, SEQSTART46, SEQSTART47, SEQSTART48, SEQSTART49, SEQSTART50, SEQSTART51, SEQSTART52, SEQSTART53, SEQSTART54, SEQSTART55, SEQSTART56, SEQSTART57, SEQSTART58, SEQSTART59, SEQSTART60, SEQSTART61, SEQSTART62, SEQSTART63, SEQSTART64, SEQSTART65, SEQSTART66, SEQSTART67, SEQSTART68, SEQSTART69, SEQSTART70, SEQSTART71, SEQSTART72, SEQSTART73, SEQSTART74, SEQSTART75, SEQSTART76, SEQSTART77, SEQSTART78, SEQSTART79, SEQSTART80, SEQSTART81, SEQSTART82, SEQSTART83, SEQSTART84, SEQSTART85, SEQSTART86, SEQSTART87, SEQSTART88, SEQSTART89, SEQSTART90, SEQSTART91, SEQSTART92, SEQSTART93, SEQSTART94, SEQSTART95, SEQSTART96, SEQSTART97, SEQSTART98, SEQSTART99, SEQSTART100, SEQSTART101, SEQSTART102, SEQSTART103, SEQSTART104, SEQSTART105, SEQSTART106, SEQSTART107, SEQSTART108, SEQSTART109, SEQSTART110, SEQSTART111, SEQSTART112, SEQSTART113, SEQSTART114, SEQSTART115, SEQSTART116, SEQSTART117, SEQSTART118, SEQSTART119, SEQSTART120, SEQSTART","CC, STOPE, SAMPLE, STOP, SEQSTOP, SUSPENDED, PRESCALER, SEQSTARTED, SEQSTART, CLEAR, CLEARINV, START, STARTINV, STOPINV, SUSPENDEDINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SUSPENDEDINV, PRESCALERINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SE","EVTTOCOMP, COMP, DECSTOP, SEQSTOP, RESOLVE, SEQSTART, SEQSTART0, SEQSTART1, SEQSTART2, SEQSTART3, SEQSTART4, SEQSTART5, SEQSTART6, SEQSTART7, SEQSTART8, SEQSTART9, SEQSTART10, SEQSTART11, SEQSTART12, SEQSTART13, SEQSTART14, SEQSTART15, SEQSTART16, SEQSTART17, SEQSTART18, SEQSTART19, SEQSTART20, SEQSTART21, SEQSTART22, SEQSTART23, SEQSTART24, SEQSTART25, SEQSTART26, SEQSTART27, SEQSTART28, SEQSTART29, SEQSTART30, SEQSTART31, SEQSTART32, SEQSTART33, SEQSTART34, SEQSTART35, SEQSTART36, SEQSTART37, SEQSTART38, SEQSTART39, SEQSTART40, SEQSTART41, SEQSTART42, SEQSTART43, SEQSTART44, SEQSTART45, SEQSTART46, SEQSTART47, SEQSTART48, SEQSTART49, SEQSTART50, SEQSTART51, SEQSTART52, SEQSTART53, SEQSTART54, SEQSTART55, SEQSTART56, SEQSTART57, SEQSTART58, SEQSTART59, SEQSTART60, SEQSTART61, SEQSTART62, SEQSTART63, SEQSTART64, SEQSTART65, SEQSTART66, SEQSTART67, SEQSTART68, SEQSTART69, SEQSTART70, SEQSTART71, SEQSTART72, SEQSTART73, SEQSTART74, SEQSTART75, SEQSTART76, SEQSTART77, SEQSTART78, SEQSTART79, SEQSTART80, SEQSTART81, SEQSTART82, SEQSTART83, SEQSTART84, SEQSTART85, SEQSTART86, SEQSTART87, SEQSTART88, SEQSTART89, SEQSTART90, SEQSTART91, SEQSTART92, SEQSTART93, SEQSTART94, SEQSTART95, SEQSTART96, SEQSTART97, SEQSTART98, SEQSTART99, SEQSTART100, SEQSTART101, SEQSTART102, SEQSTART103, SEQSTART104, SEQSTART105, SEQSTART106, SEQSTART107, SEQSTART108, SEQSTART109, SEQSTART110, SEQSTART111, SEQSTART112, SEQSTART113, SEQSTART114, SEQSTART115, SEQSTART116, SEQSTART117, SEQSTART118, SEQSTART119, SEQSTART120, SEQSTART","CC, STOPE, SAMPLE, STOP, SEQSTOP, SUSPENDED, PRESCALER, SEQSTARTED, SEQSTART, CLEAR, CLEARINV, START, STARTINV, STOPINV, SUSPENDEDINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SUSPENDEDINV, PRESCALERINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CLEARINV, CLEAR, CLEARINV, START, STARTINV, STOPINV, SEQSTOPINV, SEQSTARTEDINV, SEQSTARTINV, CCINV, STOPEINV, SAMPLEINV, STOPINV, SEQSTOPINV, SE",0.34959787,0.34959787,0.49949846,0.49949846
nRF52805,List all the fields of EVENTS_COMPARE[2] register from RTC0 peripheral for nrf52805 microcontroller.,EVENTS_COMPARE,"CC, COMP, EDGE, PRSCONF, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MO","CC, COMP, EDGE, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147","CC, COMP, EDGE, PRSCONF, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MO","CC, COMP, EDGE, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147",0.058023803,0.058023803,0.06619614,0.06619614
nRF52805,What is the address_offset of TASKS_STOPTX register from UART0 peripheral for nrf52805 microcontroller?,0xc,0x004,0x108,0x004,0x108,0.6920454,0.6920454,0.71869254,0.71869254
nRF52805,What is the address_offset of CONFIG register from UARTE0 peripheral for nrf52805 microcontroller?,0x56c,0x554,0x554,0x554,0x554,0.736253,0.736253,0.736253,0.736253
nRF52805,What is the bit_offset of RESULTDONE field from INTENCLR register from SAADC peripheral for nrf52805 microcontroller?,3,28,30,28,30,0.5558185,0.5558185,0.57566285,0.57566285
nRF52805,What is the size of TASKS_STARTTX register from TWIM0 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the size of INTENSET register from EGU0 peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the description of LEN field from CRCCNF register from RADIO peripheral for nrf52805 microcontroller?,CRC length in number of bytes,Length of CRC calculation.,Length of CRC calculation. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Length of CRC calculation.,Length of CRC calculation. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.7758752,0.7758752,0.6851547,0.6851547
nRF52805,What is the address_offset of SHORTS register from RNG peripheral for nrf52805 microcontroller?,0x200,0x10000000,0x10000000,0x10000000,0x10000000,0.754119,0.754119,0.754119,0.754119
nRF52805,What is the bit_offset of EVENTS_ERROR field from EVENTS_ERROR register from UART0 peripheral for nrf52805 microcontroller?,0,0x10c,0x10c,0x10c,0x10c,0.55851793,0.55851793,0.55851793,0.55851793
nRF52805,What is the description of TASKS_CALIBRATEOFFSET register from SAADC peripheral for nrf52805 microcontroller?,Starts offset auto-calibration,0x110) Starts offset auto-calibratian,0x100 Start calibration timer,0x110) Starts offset auto-calibratian,0x100 Start calibration timer,0.8270668,0.8270668,0.5905318,0.5905318
nRF52805,What is the bit_offset of CH4LIMITH field from INTENSET register from SAADC peripheral for nrf52805 microcontroller?,14,0x104 + (n × 0x4),0x104 + 0x10 * 0x4,0x104 + (n × 0x4),0x104 + 0x10 * 0x4,0.17637372,0.17637372,0.09784317,0.09784317
nRF52805,What is the bit_width of POLARITY field from CONFIG[1] register from GPIOTE peripheral for nrf52805 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
nRF52805,What is the description of COMPARE5 field from INTENSET register from TIMER0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event COMPARE[5],CC Channel 5 Compare Event Interrupt Enable.,CC Channel 5 Compare Event Activation Enable,CC Channel 5 Compare Event Interrupt Enable.,CC Channel 5 Compare Event Activation Enable,0.6961683,0.6961683,0.56455785,0.56455785
nRF52805,What is the size of CC[1] register from RTC1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the bit_width of INPUT field from PIN_CNF[31] register from P0 peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,List all the fields of TASKS_CAPTURE[5] register from TIMER2 peripheral for nrf52805 microcontroller.,TASKS_CAPTURE,"CC, MODE, ICEVCT, CNTSTRT, CNTSTOP, CNTDEC, CC0PV, CC0, CC1PV, CC1, CC2PV, CC2, CC3PV, CC3, CC4PV, CC4, CC5PV, CC5, DECPEN, ICED, RREN, DIR, CC0LOC, CC1LOC, CC2LOC, CC3LOC, CC4LOC, CC5LOC, OVERFLOW, UF, OF, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIR",CC5,"CC, MODE, ICEVCT, CNTSTRT, CNTSTOP, CNTDEC, CC0PV, CC0, CC1PV, CC1, CC2PV, CC2, CC3PV, CC3, CC4PV, CC4, CC5PV, CC5, DECPEN, ICED, RREN, DIR, CC0LOC, CC1LOC, CC2LOC, CC3LOC, CC4LOC, CC5LOC, OVERFLOW, UF, OF, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIRCHG, DIR",CC5,-0.009186842,-0.009186842,0.10998861,0.10998861
nRF52805,What is the bit_offset of CH1 field from CHEN register from PPI peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of EVENTS_COMPARE[1] register from TIMER1 peripheral for nrf52805 microcontroller?,Description collection: Compare event on CC[n] match,CC1 Compare event on CC[1] match,CC1 Compare event on CC[1] match,CC1 Compare event on CC[1] match,CC1 Compare event on CC[1] match,0.7677266,0.7677266,0.7677266,0.7677266
nRF52805,What is the bit_width of REGION16 field from CONFIG0 register from BPROT peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_offset of PIN21 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the bit_offset of COMPARE0 field from INTENCLR register from TIMER2 peripheral for nrf52805 microcontroller?,16,24,0x20,24,0x20,0.7363719,0.7363719,0.2970217,0.2970217
nRF52805,What is the base address of RNG peripheral for nrf52805 microcontroller?,0x4000d000,0x4000D000,0x4000D000,0x4000D000,0x4000D000,1.0,1.0,1.0,1.0
nRF52805,What is the description of DRIVE field from PIN_CNF[30] register from P0 peripheral for nrf52805 microcontroller?,Drive configuration,DRIVE Strength Configuration of GPIO Pin 30/MISO0 Pin 31/MOSI0 Pins 0-31 Only 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Drive configuration of GPIO pin 30. Used to configure the drive strength of pin 30. 0: [/INST] Unconnected state [/INST] Unconnected state 0: Input [/INST] Input 1: Output [/INST] Output 2: Output, Low drive strength [/INST] Output, High drive strength 3: Output, Schmitt trigger, Low drive strength 4: Output, Schmitt trigger, High drive strength 5: Output, Driving 3mA, Low drive strength 6: Output, Driving 3mA, High drive strength 7: Output, Driving 5mA, Low drive strength 8: Output, Driving 5mA, High drive strength 9: Output, Driving 10mA, Low drive strength 10: Output, Driving 10mA, High drive strength 11: Output, Driving 12mA, Low drive strength 12: Output, Driving 12mA, High drive strength 13: Output, Driving 12mA, Schmitt trigger, Low drive strength 14: Output, Driving 12mA, Schmitt trigger, High drive strength 15: Output, Driving 12mA, Schmitt trigger, Low drive strength 16: Output, Driving 12mA, Schmitt trigger, High drive strength 17: Output, Driving 14mA, Low drive strength 18: Output, Driving 14mA, High drive strength 19: Output, Driving 16mA, Low drive strength 20: Output, Driving 16mA, High drive strength 21: Output, Driving 18mA, Low drive strength 22: Output, Driving 18mA, High drive strength 23: Output, Driving 20mA, Low drive strength 24: Output, Driving 20mA, High drive strength 25: Output, Driving 22mA, Low drive strength 26: Output, Driving 22mA, High drive strength 27: Output, Driving 24mA, Low drive strength 28: Output, Driving 24mA, High drive strength 29: Output, Driving 26mA, Low drive strength 30: Output, Driving 26mA, High drive strength 31: Output, Driving 28mA, Low drive strength 32: Output, Driving 28mA, High drive strength 33: Output, Driving 30mA, Low drive strength 34: Output, Driving 30mA, High drive strength 35: Output, Driving 32mA, Low drive strength 36: Output, Driving 32mA, High drive strength 37: Output, Driving 34mA, Low drive strength 38: Output, Driving 34mA, High drive strength 39: Output, Driving 36mA, Low drive strength 40: Output, Driving 36mA, High drive strength 41: Output, Driving 38m",DRIVE Strength Configuration of GPIO Pin 30/MISO0 Pin 31/MOSI0 Pins 0-31 Only 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Drive configuration of GPIO pin 30. Used to configure the drive strength of pin 30. 0: [/INST] Unconnected state [/INST] Unconnected state 0: Input [/INST] Input 1: Output [/INST] Output 2: Output, Low drive strength [/INST] Output, High drive strength 3: Output, Schmitt trigger, Low drive strength 4: Output, Schmitt trigger, High drive strength 5: Output, Driving 3mA, Low drive strength 6: Output, Driving 3mA, High drive strength 7: Output, Driving 5mA, Low drive strength 8: Output, Driving 5mA, High drive strength 9: Output, Driving 10mA, Low drive strength 10: Output, Driving 10mA, High drive strength 11: Output, Driving 12mA, Low drive strength 12: Output, Driving 12mA, High drive strength 13: Output, Driving 12mA, Schmitt trigger, Low drive strength 14: Output, Driving 12mA, Schmitt trigger, High drive strength 15: Output, Driving 12mA, Schmitt trigger, Low drive strength 16: Output, Driving 12mA, Schmitt trigger, High drive strength 17: Output, Driving 14mA, Low drive strength 18: Output, Driving 14mA, High drive strength 19: Output, Driving 16mA, Low drive strength 20: Output, Driving 16mA, High drive strength 21: Output, Driving 18mA, Low drive strength 22: Output, Driving 18mA, High drive strength 23: Output, Driving 20mA, Low drive strength 24: Output, Driving 20mA, High drive strength 25: Output, Driving 22mA, Low drive strength 26: Output, Driving 22mA, High drive strength 27: Output, Driving 24mA, Low drive strength 28: Output, Driving 24mA, High drive strength 29: Output, Driving 26mA, Low drive strength 30: Output, Driving 26mA, High drive strength 31: Output, Driving 28mA, Low drive strength 32: Output, Driving 28mA, High drive strength 33: Output, Driving 30mA, Low drive strength 34: Output, Driving 30mA, High drive strength 35: Output, Driving 32mA, Low drive strength 36: Output, Driving 32mA, High drive strength 37: Output, Driving 34mA, Low drive strength 38: Output, Driving 34mA, High drive strength 39: Output, Driving 36mA, Low drive strength 40: Output, Driving 36mA, High drive strength 41: Output, Driving 38m",0.37979627,0.37979627,0.4255107,0.4255107
nRF52805,What is the size of ER[2] register from FICR peripheral for nrf52805 microcontroller?,None,0x40000000,0x40000000,0x40000000,0x40000000,0.2808275,0.2808275,0.2808275,0.2808275
nRF52805,What is the bit_offset of CC field from CC[0] register from TIMER0 peripheral for nrf52805 microcontroller?,0,0x40009004,0x40009004 CC,0x40009004,0x40009004 CC,0.4477663,0.4477663,0.43585005,0.43585005
nRF52805,What is the size of HFCLKSTAT register from CLOCK peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,List all the fields of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52805 microcontroller.,EVENTS_COMPARE,"CC, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, E","CC, EVENT, TRIGGERED, TASKS_TRIGGER, TASKS_CAPTURE, TASKS_CLEAR, TASKS_STOP, TASKS_CSTART, TASKS_SUSPEND, TASKS_RESUME, TASKS_RSTART, TASKS_RUN, TASKS_CALIBRUN, TASKS_CCALSTART, TASKS_CCALSTOP, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_NEXT, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CT","CC, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, EVENTS_COMPARE, E","CC, EVENT, TRIGGERED, TASKS_TRIGGER, TASKS_CAPTURE, TASKS_CLEAR, TASKS_STOP, TASKS_CSTART, TASKS_SUSPEND, TASKS_RESUME, TASKS_RSTART, TASKS_RUN, TASKS_CALIBRUN, TASKS_CCALSTART, TASKS_CCALSTOP, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_NEXT, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTDEC, TASKS_CTINC, TASKS_CALIB, TASKS_CT",0.5899098,0.5899098,0.2760039,0.2760039
nRF52805,What is the description of STOPPED field from INTENSET register from SAADC peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event STOPPED,"Stopped event, generated when the SAADC is stopped.",Stopped interrupt enable. Set to 1 to enable interrupt. Clear to 0 to disable interrupt.,"Stopped event, generated when the SAADC is stopped.",Stopped interrupt enable. Set to 1 to enable interrupt. Clear to 0 to disable interrupt.,0.4424886,0.4424886,0.6547575,0.6547575
nRF52805,What is the description of TASKS_SAMPLE register from SAADC peripheral for nrf52805 microcontroller?,"Take one ADC sample, if scan is enabled all channels are sampled","0x004 Take one ADC sample, if scan is enabied ail channels are sampled",TASKS_SAMPLE 0x50C Motion sample value,"0x004 Take one ADC sample, if scan is enabied ail channels are sampled",TASKS_SAMPLE 0x50C Motion sample value,0.81600195,0.81600195,0.22430626,0.22430626
nRF52805,What is the description of REGION45 field from CONFIG1 register from BPROT peripheral for nrf52805 microcontroller?,Enable protection for region 45. Write '0' has no effect.,"Region 45 Access Permissions, Access Type, and Safe State Configuration.",Region 45 Accessible During Reset State. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Region 45 Access Permissions, Access Type, and Safe State Configuration.",Region 45 Accessible During Reset State. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.5469675,0.5469675,0.60419893,0.60419893
nRF52805,What is the size of EVENTS_IN[4] register from GPIOTE peripheral for nrf52805 microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
nRF52805,What is the description of TRIGGERED11 field from INTENCLR register from EGU0 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[11],Triggered11 Interrupt Disable,Triggered11 Interrupt Disable,Triggered11 Interrupt Disable,Triggered11 Interrupt Disable,0.7610005,0.7610005,0.7610005,0.7610005
nRF52805,What is the address_offset of SCRATCHPTR register from CCM peripheral for nrf52805 microcontroller?,0x514,0x10000000 + (n × 0x4),0x10000000,0x10000000 + (n × 0x4),0x10000000,0.65259945,0.65259945,0.6952629,0.6952629
nRF52805,What is the description of ERROR field from INTENSET register from TWIS0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event ERROR,TWI error,TWI error,TWI error,TWI error,0.19515693,0.19515693,0.19515693,0.19515693
nRF52805,What is the description of TASKS_SET[2] register from GPIOTE peripheral for nrf52805 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.,GPIOTE Tasks Set Register n - Accessed from SET[n] Tasks Set Register. 0x40006000 + (n × 0x4),Set pin specified in CONFIG[2].PSEL to high.,GPIOTE Tasks Set Register n - Accessed from SET[n] Tasks Set Register. 0x40006000 + (n × 0x4),Set pin specified in CONFIG[2].PSEL to high.,0.37782854,0.37782854,0.71726334,0.71726334
nRF52805,What is the address_offset of ENABLE register from TWIS0 peripheral for nrf52805 microcontroller?,0x500,0x500,0x504,0x500,0x504,1.0000002,1.0000002,0.73320645,0.73320645
nRF52805,List all the fields of EVENTS_COMPARE[1] register from RTC1 peripheral for nrf52805 microcontroller.,EVENTS_COMPARE,"CC, COMP, EDGE, MODE12, MODE, MODE0, SAVE, RESTORE, START, STOP, TASKS_STOP, TASKS_CLEAR, TASKS_TRIGGER, TASKS_CSTART, TASKS_TSTART, TASKS_TSTOP, TASKS_TCC, TASKS_TCD, TASKS_TCP, TASKS_RSTART, TASKS_RSTOP, TASKS_RRU, TASKS_RSTOPPING, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_","CC, COMP, EDGE, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, MODE8589934592, MODE17179869184, MODE34359738368, MODE68719476736, MODE137438953472, MODE274877906944, MODE549755813824, MODE1129209600634, MODE2258988174768, MODE4517966152320, MODE9035942224640, MODE18073510745600, MODE36147021490240, MODE72295441968960, MODE144591283905280, MODE289137647776640, MODE578265295553280, MODE11565380029491200, MODE23129760058984000, MODE46259520117968000, MODE925398402339264000, MODE1849796804778560000, MODE3691593609557760000, MODE7383187219115360000, MODE14766352221110400000, MODE295327044422224000000, MODE59065408884448000000, MODE118130977768","CC, COMP, EDGE, MODE12, MODE, MODE0, SAVE, RESTORE, START, STOP, TASKS_STOP, TASKS_CLEAR, TASKS_TRIGGER, TASKS_CSTART, TASKS_TSTART, TASKS_TSTOP, TASKS_TCC, TASKS_TCD, TASKS_TCP, TASKS_RSTART, TASKS_RSTOP, TASKS_RRU, TASKS_RSTOPPING, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_RSTRX, TASKS_","CC, COMP, EDGE, PRSCONF, MODE128, MODES, MODE192, MODE256, MODE512, MODE1024, MODE2048, MODE4096, MODE8192, MODE16384, MODE32768, MODE65536, MODE131072, MODE262144, MODE524288, MODE1048576, MODE2097152, MODE4194304, MODE8388608, MODE16777216, MODE33554432, MODE67108864, MODE134217728, MODE268435456, MODE536870912, MODE1073741824, MODE2147483648, MODE4294967296, MODE8589934592, MODE17179869184, MODE34359738368, MODE68719476736, MODE137438953472, MODE274877906944, MODE549755813824, MODE1129209600634, MODE2258988174768, MODE4517966152320, MODE9035942224640, MODE18073510745600, MODE36147021490240, MODE72295441968960, MODE144591283905280, MODE289137647776640, MODE578265295553280, MODE11565380029491200, MODE23129760058984000, MODE46259520117968000, MODE925398402339264000, MODE1849796804778560000, MODE3691593609557760000, MODE7383187219115360000, MODE14766352221110400000, MODE295327044422224000000, MODE59065408884448000000, MODE118130977768",0.16531503,0.16531503,0.081690736,0.081690736
nRF52805,What is the address_offset of EVENTS_CRCOK register from RADIO peripheral for nrf52805 microcontroller?,0x130,0x130,0x130,0x130,0x130,1.0,1.0,1.0,1.0
nRF52805,What is the address_offset of ACCDBL register from QDEC peripheral for nrf52805 microcontroller?,0x544,0x540,0x500,0x540,0x500,0.85737026,0.85737026,0.6881977,0.6881977
nRF52805,What is the address_offset of TEMP register from TEMP peripheral for nrf52805 microcontroller?,0x508,0x00000000),0x10000000,0x00000000),0x10000000,0.6795401,0.6795401,0.73866737,0.73866737
nRF52805,What is the description of TXSTARTED field from INTEN register from TWIS0 peripheral for nrf52805 microcontroller?,Enable or disable interrupt for event TXSTARTED,Transmit sequence started,Transmit sequence started,Transmit sequence started,Transmit sequence started,0.2083765,0.2083765,0.2083765,0.2083765
nRF52805,What is the bit_offset of TXPOWER field from TXPOWER register from RADIO peripheral for nrf52805 microcontroller?,0,0x00000004,0x00000004,0x00000004,0x00000004,0.57949173,0.57949173,0.57949173,0.57949173
nRF52805,What is the bit_offset of END field from INTENSET register from AAR peripheral for nrf52805 microcontroller?,0,0x308,0x100,0x308,0x100,0.576881,0.576881,0.63574564,0.63574564
nRF52805,List all the fields of CRCCNF register from RADIO peripheral for nrf52805 microcontroller.,"LEN, SKIPADDR","LEN, IEN, SKIPADDR, SKIPADDRLEN, SKIPINTERRUPT, LENERR, STOPONLENERR, LENKEY, LENKEYERR, LENMSB, LENMSBERR, LENMSBKEY, LENMSBKEYERR, LENMSBLEN, LENMSBLENERR, LENMSBSKIPADDR, LENMSBSKIPADDRLEN, LENMSBSKIPINTERRUPT, LENMSBLENKEY, LENMSBLENKEYERR, LENMSBLENMSB, LENMSBLENMSBERR, LENMSBLENMSBLEN, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSB","LEN, IEN, SKIPADDR, SKIPADDRINV, START, STOP, RREN, CRCINIT, LENGTH, STATE, STATUSTOPPED, RSSISAMPLE, RSSISTART, RSSISTOP, RXEN, TXEN, LF, LFCLKGEN, CRCINC, CRCINCINV, CRCINV, CRCINVINV, CRCINVINVINV, CRCINVINVINVINV, CRCINVINVINVINVINV, CRCINVINVINVINVINVINV, CRCINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV","LEN, IEN, SKIPADDR, SKIPADDRLEN, SKIPINTERRUPT, LENERR, STOPONLENERR, LENKEY, LENKEYERR, LENMSB, LENMSBERR, LENMSBKEY, LENMSBKEYERR, LENMSBLEN, LENMSBLENERR, LENMSBSKIPADDR, LENMSBSKIPADDRLEN, LENMSBSKIPINTERRUPT, LENMSBLENKEY, LENMSBLENKEYERR, LENMSBLENMSB, LENMSBLENMSBERR, LENMSBLENMSBLEN, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSBSKIPINTERRUPT, LENMSBLENMSBLENKEY, LENMSBLENMSBLENKEYERR, LENMSBLENMSBLENMSB, LENMSBLENMSBLENERR, LENMSBLENMSBSKIPADDR, LENMSBLENMSBSKIPADDRLEN, LENMSBLENMSB","LEN, IEN, SKIPADDR, SKIPADDRINV, START, STOP, RREN, CRCINIT, LENGTH, STATE, STATUSTOPPED, RSSISAMPLE, RSSISTART, RSSISTOP, RXEN, TXEN, LF, LFCLKGEN, CRCINC, CRCINCINV, CRCINV, CRCINVINV, CRCINVINVINV, CRCINVINVINVINV, CRCINVINVINVINVINV, CRCINVINVINVINVINVINV, CRCINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV, CRCINVINVINVINVINVINVINVINVINVINVINVINVINVINVINVINV",0.4680028,0.4680028,0.41093364,0.41093364
nRF52805,What is the bit_offset of MICSTATUS field from MICSTATUS register from CCM peripheral for nrf52805 microcontroller?,0,0x400,0x400,0x400,0x400,0.5748442,0.5748442,0.5748442,0.5748442
nRF52805,What is the description of PIN15 field from IN register from P0 peripheral for nrf52805 microcontroller?,Pin 15,PIN15 Pin 15 Configuration Description PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_,PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0,PIN15 Pin 15 Configuration Description PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_CNF PIN_,PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0x00000001 PIN15 Pin 15 State Value 0x00000000 PIN15 Pin 15 State Value 0,0.3877538,0.3877538,0.3880436,0.3880436
nRF52805,What is the bit_width of OVRFLW field from EVTENSET register from RTC1 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the address_offset of EVENTS_DBLRDY register from QDEC peripheral for nrf52805 microcontroller?,0x10c,0x108,0x100,0x108,0x100,0.8599732,0.8599732,0.8155981,0.8155981
nRF52805,What is the bit_width of CH1LIMITH field from INTENSET register from SAADC peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52805,What is the description of EVENTS_OVRFLW register from RTC0 peripheral for nrf52805 microcontroller?,Event on COUNTER overflow,0x104 Event on COUNTER overﬂow,0x104 Event on COUNTER overﬂow,0x104 Event on COUNTER overﬂow,0x104 Event on COUNTER overﬂow,0.8049269,0.8049269,0.8049269,0.8049269
nRF52805,What is the size of CC[4] register from TIMER0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the description of INTENCLR register from TEMP peripheral for nrf52805 microcontroller?,Disable interrupt,"Interrupts and events clear register. Bit 0 is CALIBUSRDY, bit 1 is TEMPCHANGED, bit 2 is TEMPTHRESCHANGED, bit 3 is TEMPTHRESLOW, bit 4 is TEMPTHRESHIGH, bit 5 is TEMPTHRESHLOW, bit 6 is TEMPTHRESHIGH, bit 7 is TEMPTHRESHLOW, bit 8 is TEMPTHRESHIGH, bit 9 is TEMPTHRESHLOW, bit 10 is TEMPTHRESHIGH, bit 11 is TEMPTHRESHLOW, bit 12 is TEMPTHRESHIGH, bit 13 is TEMPTHRESHLOW, bit 14 is TEMPTHRESHIGH, bit 15 is TEMPTHRESHLOW, bit 16 is TEMPTHRESHIGH, bit 17 is TEMPTHRESHLOW, bit 18 is TEMPTHRESHIGH, bit 19 is TEMPTHRESHLOW, bit 20 is TEMPTHRESHIGH, bit 21 is TEMPTHRESHLOW, bit 22 is TEMPTHRESHIGH, bit 23 is TEMPTHRESHLOW, bit 24 is TEMPTHRESHIGH, bit 25 is TEMPTHRESHLOW, bit 26 is TEMPTHRESHIGH, bit 27 is TEMPTHRESHLOW, bit 28 is TEMPTHRESHIGH, bit 29 is TEMPTHRESHLOW, bit 30 is TEMPTHRESHIGH, bit 31 is TEMPTHRESHLOW, bit 32 is TEMPTHRESHIGH, bit 33 is TEMPTHRESHLOW, bit 34 is TEMPTHRESHIGH, bit 35 is TEMPTHRESHLOW, bit 36 is TEMPTHRESHIGH, bit 37 is TEMPTHRESHLOW, bit 38 is TEMPTHRESHIGH, bit 39 is TEMPTHRESHLOW, bit 40 is TEMPTHRESHIGH, bit 41 is TEMPTHRESHLOW, bit 42 is TEMPTHRESHIGH, bit 43 is TEMPTHRESHLOW, bit 44 is TEMPTHRESHIGH, bit 45 is TEMPTHRESHLOW, bit 46 is TEMPTHRESHIGH, bit 47 is TEMPTHRESHLOW, bit 48 is TEMPTHRESHIGH, bit 49 is TEMPTHRESHLOW, bit 50 is TEMPTHRESHIGH, bit 51 is TEMPTHRESHLOW, bit 52 is TEMPTHRESHIGH, bit 53 is TEMPTHRESHLOW, bit 54 is TEMPTHRESHIGH, bit 55 is TEMPTHRESHLOW, bit 56 is TEMPTHRESHIGH, bit 57 is TEMPTHRESHLOW, bit 58 is TEMPTHRESHIGH, bit 59 is TEMPTHRESHLOW, bit 60 is TEMPTHRESHIGH, bit 61 is TEMPTHRE","Interrupt Enable Clear Register. Bit 0 is RDYACQDONE, bit 1 is RDYCHG, bit 2 is TEMPLOW, bit 3 is TEMPHIGH, bit 4 is TEMPLOWLIMITH, bit 5 is TEMPHIGHLIMITH, bit 6 is TEMPLOWLIMITL, bit 7 is TEMPHIGHLIMITL, bit 8 is TEMPLOWLIMITL, bit 9 is TEMPHIGHLIMITL, bit 10 is TEMPLOWLIMITL, bit 11 is TEMPHIGHLIMITL, bit 12 is TEMPLOWLIMITL, bit 13 is TEMPHIGHLIMITL, bit 14 is TEMPLOWLIMITL, bit 15 is TEMPHIGHLIMITL, bit 16 is TEMPLOWLIMITL, bit 17 is TEMPHIGHLIMITL, bit 18 is TEMPLOWLIMITL, bit 19 is TEMPHIGHLIMITL, bit 20 is TEMPLOWLIMITL, bit 21 is TEMPHIGHLIMITL, bit 22 is TEMPLOWLIMITL, bit 23 is TEMPHIGHLIMITL, bit 24 is TEMPLOWLIMITL, bit 25 is TEMPHIGHLIMITL, bit 26 is TEMPLOWLIMITL, bit 27 is TEMPHIGHLIMITL, bit 28 is TEMPLOWLIMITL, bit 29 is TEMPHIGHLIMITL, bit 30 is TEMPLOWLIMITL, bit 31 is TEMPHIGHLIMITL, bit 32 is TEMPLOWLIMITL, bit 33 is TEMPHIGHLIMITL, bit 34 is TEMPLOWLIMITL, bit 35 is TEMPHIGHLIMITL, bit 36 is TEMPLOWLIMITL, bit 37 is TEMPHIGHLIMITL, bit 38 is TEMPLOWLIMITL, bit 39 is TEMPHIGHLIMITL, bit 40 is TEMPLOWLIMITL, bit 41 is TEMPHIGHLIMITL, bit 42 is TEMPLOWLIMITL, bit 43 is TEMPHIGHLIMITL, bit 44 is TEMPLOWLIMITL, bit 45 is TEMPHIGHLIMITL, bit 46 is TEMPLOWLIMITL, bit 47 is TEMPHIGHLIMITL, bit 48 is TEMPLOWLIMITL, bit 49 is TEMPHIGHLIMITL, bit 50 is TEMPLOWLIMITL, bit 51 is TEMPHIGHLIMITL, bit 52 is TEMPHIGHLIMITL, bit 53 is TEMPHIGHLIMITL, bit 54 is TEMPHIGHLIMITL, bit 55 is TEMPHIGHLIMITL, bit 56 is TEMPHIGHLIMITL, bit 57 is TEMPHIGHLIMITL, bit 58 is TEMPHIGHLIMITL, bit 59 is","Interrupts and events clear register. Bit 0 is CALIBUSRDY, bit 1 is TEMPCHANGED, bit 2 is TEMPTHRESCHANGED, bit 3 is TEMPTHRESLOW, bit 4 is TEMPTHRESHIGH, bit 5 is TEMPTHRESHLOW, bit 6 is TEMPTHRESHIGH, bit 7 is TEMPTHRESHLOW, bit 8 is TEMPTHRESHIGH, bit 9 is TEMPTHRESHLOW, bit 10 is TEMPTHRESHIGH, bit 11 is TEMPTHRESHLOW, bit 12 is TEMPTHRESHIGH, bit 13 is TEMPTHRESHLOW, bit 14 is TEMPTHRESHIGH, bit 15 is TEMPTHRESHLOW, bit 16 is TEMPTHRESHIGH, bit 17 is TEMPTHRESHLOW, bit 18 is TEMPTHRESHIGH, bit 19 is TEMPTHRESHLOW, bit 20 is TEMPTHRESHIGH, bit 21 is TEMPTHRESHLOW, bit 22 is TEMPTHRESHIGH, bit 23 is TEMPTHRESHLOW, bit 24 is TEMPTHRESHIGH, bit 25 is TEMPTHRESHLOW, bit 26 is TEMPTHRESHIGH, bit 27 is TEMPTHRESHLOW, bit 28 is TEMPTHRESHIGH, bit 29 is TEMPTHRESHLOW, bit 30 is TEMPTHRESHIGH, bit 31 is TEMPTHRESHLOW, bit 32 is TEMPTHRESHIGH, bit 33 is TEMPTHRESHLOW, bit 34 is TEMPTHRESHIGH, bit 35 is TEMPTHRESHLOW, bit 36 is TEMPTHRESHIGH, bit 37 is TEMPTHRESHLOW, bit 38 is TEMPTHRESHIGH, bit 39 is TEMPTHRESHLOW, bit 40 is TEMPTHRESHIGH, bit 41 is TEMPTHRESHLOW, bit 42 is TEMPTHRESHIGH, bit 43 is TEMPTHRESHLOW, bit 44 is TEMPTHRESHIGH, bit 45 is TEMPTHRESHLOW, bit 46 is TEMPTHRESHIGH, bit 47 is TEMPTHRESHLOW, bit 48 is TEMPTHRESHIGH, bit 49 is TEMPTHRESHLOW, bit 50 is TEMPTHRESHIGH, bit 51 is TEMPTHRESHLOW, bit 52 is TEMPTHRESHIGH, bit 53 is TEMPTHRESHLOW, bit 54 is TEMPTHRESHIGH, bit 55 is TEMPTHRESHLOW, bit 56 is TEMPTHRESHIGH, bit 57 is TEMPTHRESHLOW, bit 58 is TEMPTHRESHIGH, bit 59 is TEMPTHRESHLOW, bit 60 is TEMPTHRESHIGH, bit 61 is TEMPTHRE","Interrupt Enable Clear Register. Bit 0 is RDYACQDONE, bit 1 is RDYCHG, bit 2 is TEMPLOW, bit 3 is TEMPHIGH, bit 4 is TEMPLOWLIMITH, bit 5 is TEMPHIGHLIMITH, bit 6 is TEMPLOWLIMITL, bit 7 is TEMPHIGHLIMITL, bit 8 is TEMPLOWLIMITL, bit 9 is TEMPHIGHLIMITL, bit 10 is TEMPLOWLIMITL, bit 11 is TEMPHIGHLIMITL, bit 12 is TEMPLOWLIMITL, bit 13 is TEMPHIGHLIMITL, bit 14 is TEMPLOWLIMITL, bit 15 is TEMPHIGHLIMITL, bit 16 is TEMPLOWLIMITL, bit 17 is TEMPHIGHLIMITL, bit 18 is TEMPLOWLIMITL, bit 19 is TEMPHIGHLIMITL, bit 20 is TEMPLOWLIMITL, bit 21 is TEMPHIGHLIMITL, bit 22 is TEMPLOWLIMITL, bit 23 is TEMPHIGHLIMITL, bit 24 is TEMPLOWLIMITL, bit 25 is TEMPHIGHLIMITL, bit 26 is TEMPLOWLIMITL, bit 27 is TEMPHIGHLIMITL, bit 28 is TEMPLOWLIMITL, bit 29 is TEMPHIGHLIMITL, bit 30 is TEMPLOWLIMITL, bit 31 is TEMPHIGHLIMITL, bit 32 is TEMPLOWLIMITL, bit 33 is TEMPHIGHLIMITL, bit 34 is TEMPLOWLIMITL, bit 35 is TEMPHIGHLIMITL, bit 36 is TEMPLOWLIMITL, bit 37 is TEMPHIGHLIMITL, bit 38 is TEMPLOWLIMITL, bit 39 is TEMPHIGHLIMITL, bit 40 is TEMPLOWLIMITL, bit 41 is TEMPHIGHLIMITL, bit 42 is TEMPLOWLIMITL, bit 43 is TEMPHIGHLIMITL, bit 44 is TEMPLOWLIMITL, bit 45 is TEMPHIGHLIMITL, bit 46 is TEMPLOWLIMITL, bit 47 is TEMPHIGHLIMITL, bit 48 is TEMPLOWLIMITL, bit 49 is TEMPHIGHLIMITL, bit 50 is TEMPLOWLIMITL, bit 51 is TEMPHIGHLIMITL, bit 52 is TEMPHIGHLIMITL, bit 53 is TEMPHIGHLIMITL, bit 54 is TEMPHIGHLIMITL, bit 55 is TEMPHIGHLIMITL, bit 56 is TEMPHIGHLIMITL, bit 57 is TEMPHIGHLIMITL, bit 58 is TEMPHIGHLIMITL, bit 59 is",0.32504177,0.32504177,0.3670556,0.3670556
nRF52805,What is the bit_width of TASKS_COUNT field from TASKS_COUNT register from TIMER0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the bit_offset of CH0LIMITL field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,7,0x20,0x104,0x20,0x104,0.35832638,0.35832638,0.38123962,0.38123962
nRF52805,What is the bit_width of TASKS_TRIGGER field from TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the description of TASKS_BCSTART register from RADIO peripheral for nrf52805 microcontroller?,Start the bit counter,"Starnhe hit counter TASKS_BCSTART 0x01C Starnhe Hit counter TASKS_BCSTOP Oxozo Stop the hit counter EVENTS_READV (moo RADIO has ramped up and is ready to be started EVENTS_ADDRESS 0x104 Address sem or received EVENTS_PAVLOAD (mos Packet payload sent or received EVENTS_END 0x10C Packet sent or received EVENTS_DISABLED 0x110 RADIO has been disabled EVENTS_DEVMATCH 0x114 A device address match occurred on (he iasx received packet EVENTS_DEVMISS 0x118 No device address match occurred on the last received packet EVENTS_RSSIEND 0x11c Sampling of receive signai strength compiete EVENTS_BCMATCH 0x128 Bit counter reached hit count value EVENTS_CRCOK 0x130 Packet received with CRC 0k EVENTS_CRCERROR 0x134 Packet received with CRC error EVENTS_TXREADV 0x154 mom has ramped up and is ready to be started TX path EVENTS_RXREADV 0x158 RADIO has ramped up and is ready to be started RX path EVENTS_PHYEND 0x16C Genemled when last bit is sent on air, or received from air SHORTS (moo Shortcuts between local events and tasks INTENSET 0x304 Enabie interrupt INTENCLR (mos Disable interrupt CRCSTATUS 0x4oo CRC status RXMATCH 0x408 Received address RXCRC 0x40C CRC field of previously received packet DAI 0x410 Device address match index PDUSTAT 0x414 Payload slams PACKETPTR 0x504 Packet pointer FREQUENCY 0x508 Frequency TXPOWER 0x50c Output power MODE mm) Data rate and modulation PCNFO 0x514 Packet configuration register 0 PCNFl 0x518 Packet configuration register 1",Bit counter start task,"Starnhe hit counter TASKS_BCSTART 0x01C Starnhe Hit counter TASKS_BCSTOP Oxozo Stop the hit counter EVENTS_READV (moo RADIO has ramped up and is ready to be started EVENTS_ADDRESS 0x104 Address sem or received EVENTS_PAVLOAD (mos Packet payload sent or received EVENTS_END 0x10C Packet sent or received EVENTS_DISABLED 0x110 RADIO has been disabled EVENTS_DEVMATCH 0x114 A device address match occurred on (he iasx received packet EVENTS_DEVMISS 0x118 No device address match occurred on the last received packet EVENTS_RSSIEND 0x11c Sampling of receive signai strength compiete EVENTS_BCMATCH 0x128 Bit counter reached hit count value EVENTS_CRCOK 0x130 Packet received with CRC 0k EVENTS_CRCERROR 0x134 Packet received with CRC error EVENTS_TXREADV 0x154 mom has ramped up and is ready to be started TX path EVENTS_RXREADV 0x158 RADIO has ramped up and is ready to be started RX path EVENTS_PHYEND 0x16C Genemled when last bit is sent on air, or received from air SHORTS (moo Shortcuts between local events and tasks INTENSET 0x304 Enabie interrupt INTENCLR (mos Disable interrupt CRCSTATUS 0x4oo CRC status RXMATCH 0x408 Received address RXCRC 0x40C CRC field of previously received packet DAI 0x410 Device address match index PDUSTAT 0x414 Payload slams PACKETPTR 0x504 Packet pointer FREQUENCY 0x508 Frequency TXPOWER 0x50c Output power MODE mm) Data rate and modulation PCNFO 0x514 Packet configuration register 0 PCNFl 0x518 Packet configuration register 1",Bit counter start task,0.3390336,0.3390336,0.8464494,0.8464494
nRF52805,What is the base address of CCM peripheral for nrf52805 microcontroller?,0x4000f000,0x4000F000,0x4000F000,0x4000F000,0x4000F000,1.0,1.0,1.0,1.0
nRF52805,What is the description of TASKS_SET[6] register from GPIOTE peripheral for nrf52805 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.,GPIOTE Tasks Set Register n - Accessed from SET[n] Tasks. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x4,Set pin specified in CONFIG[6].PSEL to high.,GPIOTE Tasks Set Register n - Accessed from SET[n] Tasks. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x40006008. 0x4,Set pin specified in CONFIG[6].PSEL to high.,0.36413062,0.36413062,0.70307374,0.70307374
nRF52805,What is the description of TASKS_START field from TASKS_START register from TEMP peripheral for nrf52805 microcontroller?,Start temperature measurement,Start TWI receive sequence 1 Trigger task,Start TWI receive sequence,Start TWI receive sequence 1 Trigger task,Start TWI receive sequence,0.25518632,0.25518632,0.22388613,0.22388613
nRF52805,What is the bit_offset of PIN31 field from DIRCLR register from P0 peripheral for nrf52805 microcontroller?,31,31,31,31,31,1.0,1.0,1.0,1.0
nRF52805,What is the description of DAP[5] register from RADIO peripheral for nrf52805 microcontroller?,Description collection: Device address prefix n,DAP Registers 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40,DAP Data Out Pin State. 0: Disconnected. 1: Connected. 2: Shortcut. 3: Triggered. 4: Captured. 5: Data Out. 6: Data In. 7: Data Out State. 8: Data In State. 9: Data Out Pin State. 10: Data In Pin State. 11: Data Out State. 12: Data In State. 13: Data Out Pin State. 14: Data In Pin State. 15: Data Out State. 16: Data In State. 17: Data Out Pin State. 18: Data In Pin State. 19: Data Out State. 20: Data In State. 21: Data Out Pin State. 22: Data In Pin State. 23: Data Out State. 24: Data In State. 25: Data Out Pin State. 26: Data In Pin State. 27: Data Out State. 28: Data In State. 29: Data Out Pin State. 30: Data In Pin State. 31: Data Out State. 32: Data In State. 33: Data Out Pin State. 34: Data In Pin State. 35: Data Out State. 36: Data In State. 37: Data Out Pin State. 38: Data In Pin State. 39: Data Out State. 40: Data In State. 41: Data Out Pin State. 42: Data In Pin State. 43: Data Out State. 44: Data In State. 45: Data Out Pin State. 46: Data In Pin State. 47: Data Out State. 48: Data In State. 49: Data Out Pin State. 50: Data In Pin State. 51: Data Out State. 52: Data In State. 53: Data Out Pin State. 54: Data In Pin State. 55: Data Out State. 56: Data In State. 57: Data Out Pin State. 58: Data In Pin State. 59: Data Out State. 60: Data In State. 61: Data Out Pin State. 62: Data In Pin State. 63: Data Out State. 64: Data In State. 65: Data Out Pin State. 66: Data In Pin State. 67: Data Out State. 68: Data In State. 69: Data Out Pin State. 70: Data In Pin State. 71: Data Out State. 72: Data In State. 73: Data Out Pin State. 74: Data In Pin State. 75: Data Out State. 76: Data In State. 77: Data Out Pin State. 78: Data In Pin State. 79: Data Out State. 80: Data In State. 81: Data Out Pin State. 82: Data In Pin State. 83: Data Out State. 84: Data In State. 85: Data Out Pin State. 86: Data In Pin State. 87: Data Out State. 88: Data In State. 89: Data Out Pin State. 90: Data In Pin State. 91: Data Out,DAP Registers 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40000000 0x40,DAP Data Out Pin State. 0: Disconnected. 1: Connected. 2: Shortcut. 3: Triggered. 4: Captured. 5: Data Out. 6: Data In. 7: Data Out State. 8: Data In State. 9: Data Out Pin State. 10: Data In Pin State. 11: Data Out State. 12: Data In State. 13: Data Out Pin State. 14: Data In Pin State. 15: Data Out State. 16: Data In State. 17: Data Out Pin State. 18: Data In Pin State. 19: Data Out State. 20: Data In State. 21: Data Out Pin State. 22: Data In Pin State. 23: Data Out State. 24: Data In State. 25: Data Out Pin State. 26: Data In Pin State. 27: Data Out State. 28: Data In State. 29: Data Out Pin State. 30: Data In Pin State. 31: Data Out State. 32: Data In State. 33: Data Out Pin State. 34: Data In Pin State. 35: Data Out State. 36: Data In State. 37: Data Out Pin State. 38: Data In Pin State. 39: Data Out State. 40: Data In State. 41: Data Out Pin State. 42: Data In Pin State. 43: Data Out State. 44: Data In State. 45: Data Out Pin State. 46: Data In Pin State. 47: Data Out State. 48: Data In State. 49: Data Out Pin State. 50: Data In Pin State. 51: Data Out State. 52: Data In State. 53: Data Out Pin State. 54: Data In Pin State. 55: Data Out State. 56: Data In State. 57: Data Out Pin State. 58: Data In Pin State. 59: Data Out State. 60: Data In State. 61: Data Out Pin State. 62: Data In Pin State. 63: Data Out State. 64: Data In State. 65: Data Out Pin State. 66: Data In Pin State. 67: Data Out State. 68: Data In State. 69: Data Out Pin State. 70: Data In Pin State. 71: Data Out State. 72: Data In State. 73: Data Out Pin State. 74: Data In Pin State. 75: Data Out State. 76: Data In State. 77: Data Out Pin State. 78: Data In Pin State. 79: Data Out State. 80: Data In State. 81: Data Out Pin State. 82: Data In Pin State. 83: Data Out State. 84: Data In State. 85: Data Out Pin State. 86: Data In Pin State. 87: Data Out State. 88: Data In State. 89: Data Out Pin State. 90: Data In Pin State. 91: Data Out,0.25009423,0.25009423,0.25311,0.25311
nRF52805,What is the description of SAMPLERDY field from INTENCLR register from QDEC peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event SAMPLERDY,Sample ready for sampling ACC register.,Sample Ready Interrupt Enable,Sample ready for sampling ACC register.,Sample Ready Interrupt Enable,0.28487936,0.28487936,0.6107203,0.6107203
nRF52805,What is the bit_width of CH7LIMITL field from INTENCLR register from SAADC peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the bit_offset of DONE field from INTENCLR register from CLOCK peripheral for nrf52805 microcontroller?,3,31,20,31,20,0.5766099,0.5766099,0.5169048,0.5169048
nRF52805,What is the description of EVENTS_TXSTARTED field from EVENTS_TXSTARTED register from TWIM0 peripheral for nrf52805 microcontroller?,Transmit sequence started,TWI transmit sequence started,Transmit sequence started,TWI transmit sequence started,Transmit sequence started,0.80497384,0.80497384,1.0,1.0
nRF52805,List all the fields of DAB[7] register from RADIO peripheral for nrf52805 microcontroller.,DAB,"DAB7, DAP7, DACNF7, MODECNF7, ADDRMATCH, ADDRMASK, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADD",DAB7,"DAB7, DAP7, DACNF7, MODECNF7, ADDRMATCH, ADDRMASK, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADDRMASKM, ADDRMATCHM, ADD",DAB7,0.40970448,0.40970448,0.78066796,0.78066796
nRF52805,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[7] register from EGU1 peripheral for nrf52805 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,Transaction started,Transaction started,Transaction started,Transaction started,0.13801359,0.13801359,0.13801359,0.13801359
nRF52805,List all the fields of EVENTS_COMPARE[2] register from TIMER1 peripheral for nrf52805 microcontroller.,EVENTS_COMPARE,"CC, COMPARE, EVENTS_COMPARE, TASKS_STOP, TASKS_CLEAR, TASKS_TRIGGER, TASKS_CAPTURE, TASKS_START, TASKS_TOP, TASKS_COUNT, TASKS_SETCOMPARE, TASKS_SETCMPARE, TASKS_SET, TASKS_RUN, TASKS_RUNPPI, TASKS_RUNPPIS, TASKS_RUNPPIE, TASKS_RUNPPIF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUN","CC, COMP, EDGE, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144,","CC, COMPARE, EVENTS_COMPARE, TASKS_STOP, TASKS_CLEAR, TASKS_TRIGGER, TASKS_CAPTURE, TASKS_START, TASKS_TOP, TASKS_COUNT, TASKS_SETCOMPARE, TASKS_SETCMPARE, TASKS_SET, TASKS_RUN, TASKS_RUNPPI, TASKS_RUNPPIS, TASKS_RUNPPIE, TASKS_RUNPPIF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUNPPIEHF, TASKS_RUN","CC, COMP, EDGE, MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144,",0.38015494,0.38015494,0.04954597,0.04954597
nRF52805,What is the bit_offset of RXTO field from INTENCLR register from UARTE0 peripheral for nrf52805 microcontroller?,17,20,25,20,25,0.69325936,0.69325936,0.7624259,0.7624259
nRF52805,What is the description of SAMPLERDY field from INTENSET register from QDEC peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event SAMPLERDY,Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt,Sample Ready Interrupt Enable.,Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt Enable Sample Ready Interrupt,Sample Ready Interrupt Enable.,0.44132602,0.44132602,0.68051946,0.68051946
nRF52805,What is the description of STATUS field from LFCLKRUN register from CLOCK peripheral for nrf52805 microcontroller?,LFCLKSTART task triggered or not,LFCLK running status.,LFCLK running status.,LFCLK running status.,LFCLK running status.,0.66382295,0.66382295,0.66382295,0.66382295
nRF52805,List all the fields of TASKS_PREPARERX register from TWIS0 peripheral for nrf52805 microcontroller.,TASKS_PREPARERX,"PREAMBLE, ADDRESS, DATA, START, STOP, RESUME, SUSPEND, PREPARE, SHORTS, INTEN, THRESOLW, FORCE, ACTIVE, AMOUNT, LIMIT, LIMITMAX, LIMITMIN, LIMITMAXLIMITMIN, LIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN","DATA, ADDR, CH, PRESCALER, START, STOP, SUSPEND, RESUME, SHUTDOWN, PRESCALERSET, ADDRSET, DATASET, TXDATAV, RXDATAV, ERROR, RXCMPLT, TXFULL, TXEMPTY, RXFULL, RXEMPTY, TXOF, TXUF, RXOF, RXUF, RXTX, TXIDLE, RXIDLE, TXACKREADY, TXNACKSENT, RXACKREADY, RXNACK, TXDATAMAXCNT, TXMAXCNT, TXPTR, TXPTRREADY, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TX","PREAMBLE, ADDRESS, DATA, START, STOP, RESUME, SUSPEND, PREPARE, SHORTS, INTEN, THRESOLW, FORCE, ACTIVE, AMOUNT, LIMIT, LIMITMAX, LIMITMIN, LIMITMAXLIMITMIN, LIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN, LIMITMAXLIMITMINLIMITMINLIMITMINLIMITMINLIMITMIN","DATA, ADDR, CH, PRESCALER, START, STOP, SUSPEND, RESUME, SHUTDOWN, PRESCALERSET, ADDRSET, DATASET, TXDATAV, RXDATAV, ERROR, RXCMPLT, TXFULL, TXEMPTY, RXFULL, RXEMPTY, TXOF, TXUF, RXOF, RXUF, RXTX, TXIDLE, RXIDLE, TXACKREADY, TXNACKSENT, RXACKREADY, RXNACK, TXDATAMAXCNT, TXMAXCNT, TXPTR, TXPTRREADY, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TXPTRINCR, TXPTRDEC, TX",0.119233266,0.119233266,0.14497513,0.14497513
nRF52805,What is the description of EVENTS_ERROR field from EVENTS_ERROR register from CCM peripheral for nrf52805 microcontroller?,Deprecated field -  CCM error event,EVENTS_ERROR Field Description.,Error detected 0 Event not generated 1 Event generated,EVENTS_ERROR Field Description.,Error detected 0 Event not generated 1 Event generated,0.5376562,0.5376562,0.4263064,0.4263064
nRF52805,What is the size of BASE0 register from RADIO peripheral for nrf52805 microcontroller?,32,32,0x1000,32,0x1000,0.9999999,0.9999999,0.21143654,0.21143654
nRF52805,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[11] register from EGU1 peripheral for nrf52805 microcontroller?,0,0x00000000 ID AccessField Value ID A W TASKS_STARTRX Trigger 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Start TWI receive sequence 1 Trigger task,0x1000 + (n × 0x4),0x00000000 ID AccessField Value ID A W TASKS_STARTRX Trigger 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description Start TWI receive sequence 1 Trigger task,0x1000 + (n × 0x4),0.22933891,0.22933891,0.46082684,0.46082684
nRF52805,What is the bit_width of PIN20 field from OUT register from P0 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the size of TASKS_STOP register from TEMP peripheral for nrf52805 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52805,What is the bit_offset of TRIGGERED15 field from INTENCLR register from EGU0 peripheral for nrf52805 microcontroller?,15,25,15,25,15,0.73797274,0.73797274,0.9999998,0.9999998
nRF52805,What is the description of PIN_CNF[25] register from P0 peripheral for nrf52805 microcontroller?,Description collection: Configuration of GPIO pins,"PIN_CNF0 Register, Accessible from CPU, PORT, and DPPIC, Address Offset 0x700 + (25 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF0 PIN_CNF0 Configuration of GPIO pins, Address Offset 0x700 + (26 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF1 PIN_CNF1 Configuration of GPIO pins, Address Offset 0x700 + (27 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF2 PIN_CNF2 Configuration of GPIO pins, Address Offset 0x700 + (28 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF3 PIN_CNF3 Configuration of GPIO pins, Address Offset 0x700 + (29 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF4 PIN_CNF4 Configuration of GPIO pins, Address Offset 0x700 + (30 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF5 PIN_CNF5 Configuration of GPIO pins, Address Offset 0x700 + (31 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF6 PIN_CNF6 Configuration of GPIO pins, Address Offset 0x700 + (0 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF7 PIN_CNF7 Configuration of GPIO pins, Address Offset 0x700 + (1 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF8 PIN_CNF8 Configuration of GPIO pins, Address Offset 0x700 + (2 × 0x4) Address",GPIO Pin 25 Configuration nRF52805 Unspecified 0xFFFFFFFF Unspecified,"PIN_CNF0 Register, Accessible from CPU, PORT, and DPPIC, Address Offset 0x700 + (25 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF0 PIN_CNF0 Configuration of GPIO pins, Address Offset 0x700 + (26 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF1 PIN_CNF1 Configuration of GPIO pins, Address Offset 0x700 + (27 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF2 PIN_CNF2 Configuration of GPIO pins, Address Offset 0x700 + (28 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF3 PIN_CNF3 Configuration of GPIO pins, Address Offset 0x700 + (29 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF4 PIN_CNF4 Configuration of GPIO pins, Address Offset 0x700 + (30 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF5 PIN_CNF5 Configuration of GPIO pins, Address Offset 0x700 + (31 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF6 PIN_CNF6 Configuration of GPIO pins, Address Offset 0x700 + (0 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF7 PIN_CNF7 Configuration of GPIO pins, Address Offset 0x700 + (1 × 0x4) Address 0x40000700, Access 0x00000005, Reset 0x00000005, Field Description PIN_CNF8 PIN_CNF8 Configuration of GPIO pins, Address Offset 0x700 + (2 × 0x4) Address",GPIO Pin 25 Configuration nRF52805 Unspecified 0xFFFFFFFF Unspecified,0.52162206,0.52162206,0.44659016,0.44659016
nRF52805,What is the bit_width of CC field from CC[1] register from TIMER1 peripheral for nrf52805 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52805,What is the address_offset of A5 register from TEMP peripheral for nrf52805 microcontroller?,0x534,0x014,0x10000000,0x014,0x10000000,0.83922994,0.83922994,0.5884013,0.5884013
nRF52805,What is the description of RXDRDY field from INTENCLR register from UART0 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event RXDRDY,RXD Data Ready Interrupt Disable,Data received in RXD,RXD Data Ready Interrupt Disable,Data received in RXD,0.71258706,0.71258706,0.34668452,0.34668452
nRF52805,What is the description of FREQUENCY register from TWI0 peripheral for nrf52805 microcontroller?,TWI frequency. Accuracy depends on the HFCLK source selected.,4454_187 v1.4,"TWI frequency. Accuracy depends on core frequency and prescalers. 24 MHz for 16 MHz core, 12000000 / 16 / 2 / 24 = 1562500 Hz for 16 MHz core, 12000000 / 16 / 4 / 24 = 375000 Hz for 16 MHz core, 12000000 / 16 / 8 / 24 = 187500 Hz for 16 MHz core, 12000000 / 16 / 16 / 24 = 125000 Hz for 16 MHz core, 12000000 / 16 / 32 / 24 = 312500 Hz for 16 MHz core, 12000000 / 16 / 64 / 24 = 15625 Hz for 16 MHz core, 12000000 / 16 / 128 / 24 = 12500 Hz for 16 MHz core, 12000000 / 16 / 256 / 24 = 5000 Hz for 16 MHz core, 12000000 / 16 / 1024 / 24 = 1250 Hz for 16 MHz core, 12000000 / 16 / 2048 / 24 = 625 Hz for 16 MHz core, 12000000 / 16 / 4096 / 24 = 312 Hz for 16 MHz core, 12000000 / 16 / 8192 / 24 = 125 Hz for 16 MHz core, 12000000 / 16 / 32768 / 24 = 31 Hz for 16 MHz core, 12000000 / 16 / 262144 / 24 = 41 Hz for 16 MHz core, 12000000 / 16 / 1048576 / 24 = 4 Hz for 16 MHz core, 12000000 / 16 / 4194304 / 24 = 1 Hz for 16 MHz core, 12000000 / 16 / 16777216 / 24 = 0 Hz for 16 MHz core.",4454_187 v1.4,"TWI frequency. Accuracy depends on core frequency and prescalers. 24 MHz for 16 MHz core, 12000000 / 16 / 2 / 24 = 1562500 Hz for 16 MHz core, 12000000 / 16 / 4 / 24 = 375000 Hz for 16 MHz core, 12000000 / 16 / 8 / 24 = 187500 Hz for 16 MHz core, 12000000 / 16 / 16 / 24 = 125000 Hz for 16 MHz core, 12000000 / 16 / 32 / 24 = 312500 Hz for 16 MHz core, 12000000 / 16 / 64 / 24 = 15625 Hz for 16 MHz core, 12000000 / 16 / 128 / 24 = 12500 Hz for 16 MHz core, 12000000 / 16 / 256 / 24 = 5000 Hz for 16 MHz core, 12000000 / 16 / 1024 / 24 = 1250 Hz for 16 MHz core, 12000000 / 16 / 2048 / 24 = 625 Hz for 16 MHz core, 12000000 / 16 / 4096 / 24 = 312 Hz for 16 MHz core, 12000000 / 16 / 8192 / 24 = 125 Hz for 16 MHz core, 12000000 / 16 / 32768 / 24 = 31 Hz for 16 MHz core, 12000000 / 16 / 262144 / 24 = 41 Hz for 16 MHz core, 12000000 / 16 / 1048576 / 24 = 4 Hz for 16 MHz core, 12000000 / 16 / 4194304 / 24 = 1 Hz for 16 MHz core, 12000000 / 16 / 16777216 / 24 = 0 Hz for 16 MHz core.",0.05771036,0.05771036,0.621982,0.621982
nRF52805,What is the bit_width of CH4 field from CHEN register from PPI peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_width of PIN0 field from DIRCLR register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,List all the fields of PIN_CNF[29] register from P0 peripheral for nrf52805 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","EICONFIG, EIMODE, EIEDGE, EIST, SENSE, DRIVESTRENGTH, I2SEL, INPUT, PULLEN, PULLSEL, SLEWRATE, DRVSTRENGTH, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOL","EVEN, ODD, SENSE, DIR, INITV, MODEL, MODEH, OUT, OVER, PULLEN, PULLSEL, PULLCFG, I2SEL, I2PEN, I2SRC, I2MODE, I2MODEH, I2SRCSEL, I2SRCMODE, I2SRCMODEH, I2SRCCLK, I2SRCCLKH, I2SRCCLKCFG, I2SRCCLKPEN, I2SRCCLKPULL, I2SRCCLKPULLCFG, I2SRCCLKOUT, I2SRCCLKOUTCFG, I2SRCCLKOUTPEN, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTSENSE, I2SRCCLKOUTDIR, I2SRCCLKOUTINITV, I2SRCCLKOUTMODEL, I2SRCCLKOUTMODEH, I2SRCCLKOUTOUT, I2SRCCLKOUTOVER, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL,","EICONFIG, EIMODE, EIEDGE, EIST, SENSE, DRIVESTRENGTH, I2SEL, INPUT, PULLEN, PULLSEL, SLEWRATE, DRVSTRENGTH, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOLD, DRIVEHOLD, I2SELHOLD, INPUTHOLD, PULLENHOLD, PULLSELHOLD, SENSEHOL","EVEN, ODD, SENSE, DIR, INITV, MODEL, MODEH, OUT, OVER, PULLEN, PULLSEL, PULLCFG, I2SEL, I2PEN, I2SRC, I2MODE, I2MODEH, I2SRCSEL, I2SRCMODE, I2SRCMODEH, I2SRCCLK, I2SRCCLKH, I2SRCCLKCFG, I2SRCCLKPEN, I2SRCCLKPULL, I2SRCCLKPULLCFG, I2SRCCLKOUT, I2SRCCLKOUTCFG, I2SRCCLKOUTPEN, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTSENSE, I2SRCCLKOUTDIR, I2SRCCLKOUTINITV, I2SRCCLKOUTMODEL, I2SRCCLKOUTMODEH, I2SRCCLKOUTOUT, I2SRCCLKOUTOVER, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL, I2SRCCLKOUTPULLCFG, I2SRCCLKOUTPULL,",0.40912533,0.40912533,0.4369084,0.4369084
nRF52805,What is the description of ENABLE field from ENABLE register from AAR peripheral for nrf52805 microcontroller?,Enable or disable AAR,Enable or disable ADC,Enable or disable ADC,Enable or disable ADC,Enable or disable ADC,0.49864143,0.49864143,0.49864143,0.49864143
nRF52805,What is the address_offset of INTENSET register from CLOCK peripheral for nrf52805 microcontroller?,0x304,0x304,0x10000000,0x304,0x10000000,0.99999994,0.99999994,0.6722546,0.6722546
nRF52805,What is the bit_offset of ERASEPCR0 field from ERASEPCR0 register from NVMC peripheral for nrf52805 microcontroller?,0,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0x510,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0x510,0.17637631,0.17637631,0.47335196,0.47335196
nRF52805,What is the size of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,List all the fields of TASKS_STOP register from TEMP peripheral for nrf52805 microcontroller.,TASKS_STOP,"CONTEXT, TRIGGER, CHANNEL, PRESCALER, COUNT, PRESCALERHALF, COUNTDEC, PRESCALERQUARTER, COUNTDECQUARTER, PRESCALEREIGHTH, COUNTDECEIGHTH, PRESCALERSIXTEENTH, COUNTDECSIXTEENTH, PRESCALERTHIRTYSECOND, COUNTDECTHIRTYSECOND, PRESCALERSIXTYSECOND, COUNTDECSXTYSECOND, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDEIGHTH, COUNTDECTHIRTYSECONDEIGHTH, PRESCALERSIXTYSECONDEIGHTH, COUNTDECSXTYSECONDEIGHTH, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDSIXTEENTH, COUNTDECTHIRTYSECONDSIXTEENTH, PRESCALERSIXTYSECONDSIXTEENTH, COUNTDECSXTYSECONDSIXTEENTH, PRESCALERTHIRTYSECONDTHIRTYSECOND, COUNTDECTHIRTYSECONDTHIRTYSECOND, PRESCALERSIXTYSECONDTHIRTYSECOND, COUNTDECSXTYSECONDTHIRTYSECOND, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDSIXTEENTH, COUNTDE","TRIGGER, PRSCONF, PRSCONF1, PRSCONF0, CLEAR, START, STOP, SUSPEND, RESUME, SHUTDOWN, SEQSTART, SEQSTOP, NEXT, CLEARRX, CLEARTX, RXSTART, RXSTOP, TXSTART, TXSTOP, RXSET, RXCLR, TXSET, TXCLR, RXTOGGLE, TXTOGGLE, RXPTR, TXPTR, RXCNT, TXCNT, STARTED, STOPPED, RXDATAV, TXDATAV, RXFULL, TXFULL, RXBLOCKED, TXBLCKED, MISO, MOSI, SCL, CS, RDY, RXDIS, TXDIS, RXEN, TXEN, RXBLO, TXBLO, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, T","CONTEXT, TRIGGER, CHANNEL, PRESCALER, COUNT, PRESCALERHALF, COUNTDEC, PRESCALERQUARTER, COUNTDECQUARTER, PRESCALEREIGHTH, COUNTDECEIGHTH, PRESCALERSIXTEENTH, COUNTDECSIXTEENTH, PRESCALERTHIRTYSECOND, COUNTDECTHIRTYSECOND, PRESCALERSIXTYSECOND, COUNTDECSXTYSECOND, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDEIGHTH, COUNTDECTHIRTYSECONDEIGHTH, PRESCALERSIXTYSECONDEIGHTH, COUNTDECSXTYSECONDEIGHTH, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDSIXTEENTH, COUNTDECTHIRTYSECONDSIXTEENTH, PRESCALERSIXTYSECONDSIXTEENTH, COUNTDECSXTYSECONDSIXTEENTH, PRESCALERTHIRTYSECONDTHIRTYSECOND, COUNTDECTHIRTYSECONDTHIRTYSECOND, PRESCALERSIXTYSECONDTHIRTYSECOND, COUNTDECSXTYSECONDTHIRTYSECOND, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDQUARTER, COUNTDECTHIRTYSECONDQUARTER, PRESCALERSIXTYSECONDQUARTER, COUNTDECSXTYSECONDQUARTER, PRESCALERTHIRTYSECONDHALF, COUNTDECTHIRTYSECONDHALF, PRESCALERSIXTYSECONDHALF, COUNTDECSXTYSECONDHALF, PRESCALERTHIRTYSECONDSIXTEENTH, COUNTDE","TRIGGER, PRSCONF, PRSCONF1, PRSCONF0, CLEAR, START, STOP, SUSPEND, RESUME, SHUTDOWN, SEQSTART, SEQSTOP, NEXT, CLEARRX, CLEARTX, RXSTART, RXSTOP, TXSTART, TXSTOP, RXSET, RXCLR, TXSET, TXCLR, RXTOGGLE, TXTOGGLE, RXPTR, TXPTR, RXCNT, TXCNT, STARTED, STOPPED, RXDATAV, TXDATAV, RXFULL, TXFULL, RXBLOCKED, TXBLCKED, MISO, MOSI, SCL, CS, RDY, RXDIS, TXDIS, RXEN, TXEN, RXBLO, TXBLO, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, TXPTRINC, RXPTRDEC, T",0.11370263,0.11370263,0.15303342,0.15303342
nRF52805,What is the bit_width of CH21 field from CHG[4] register from PPI peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the bit_offset of RR7 field from REQSTATUS register from WDT peripheral for nrf52805 microcontroller?,7,0x030,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x030,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.23874144,0.23874144,0.24888104,0.24888104
nRF52805,What is the bit_offset of INPUT field from PIN_CNF[17] register from P0 peripheral for nrf52805 microcontroller?,1,28,17,28,17,0.47213537,0.47213537,0.460397,0.460397
nRF52805,What is the description of PIN_CNF[9] register from P0 peripheral for nrf52805 microcontroller?,Description collection: Configuration of GPIO pins,GPIO pin configuration.,GPIO pin configuration.,GPIO pin configuration.,GPIO pin configuration.,0.73211306,0.73211306,0.73211306,0.73211306
nRF52805,List all the fields of TASKS_CLR[0] register from GPIOTE peripheral for nrf52805 microcontroller.,TASKS_CLR,"CONFIG0, CONFIG1, PSEL, NEXT, COUNT, ACTION, OVERRIDEPRESENT, OVERRIDESUSPEND, OVERRIDEMODE, OVERRIDEPOLARITY, OVERRIDEINTERRUPT, OVERRIDEMODECC, OVERRIDEMODECCPOLARITY, OVERRIDEMODECCINTERRUPT, OVERRIDEMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODE, OVERRIDEMODECCPOLARITYMODEINTERRUPT, OVERRIDEMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLAR","TASKS_SAMPLE, TASKS_SET, TASKS_CLEAR, TASKS_STRTE, TASKS_STOP, TASKS_SETEO, TASKS_SETO, TASKS_RDCLRACC, TASKS_RDPRS, TASKS_RDMASK, TASKS_RDTIMER, TASKS_RDPOINTER, TASKS_RDSTRUCTPTR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE,","CONFIG0, CONFIG1, PSEL, NEXT, COUNT, ACTION, OVERRIDEPRESENT, OVERRIDESUSPEND, OVERRIDEMODE, OVERRIDEPOLARITY, OVERRIDEINTERRUPT, OVERRIDEMODECC, OVERRIDEMODECCPOLARITY, OVERRIDEMODECCINTERRUPT, OVERRIDEMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODE, OVERRIDEMODECCPOLARITYMODEINTERRUPT, OVERRIDEMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCINTERRUPT, OVERRIDEMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLARITYMODECCPOLAR","TASKS_SAMPLE, TASKS_SET, TASKS_CLEAR, TASKS_STRTE, TASKS_STOP, TASKS_SETEO, TASKS_SETO, TASKS_RDCLRACC, TASKS_RDPRS, TASKS_RDMASK, TASKS_RDTIMER, TASKS_RDPOINTER, TASKS_RDSTRUCTPTR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE, TASKS_RDBIT, TASKS_RDBITADDR, TASKS_RDBYTEADDR, TASKS_RDBYTEPTR, TASKS_RDBYTE,",0.11463651,0.11463651,0.48851252,0.48851252
nRF52805,What is the bit_offset of CC field from CC[0] register from TIMER1 peripheral for nrf52805 microcontroller?,0,0x540,0x540,0x540,0x540,0.5724777,0.5724777,0.5724777,0.5724777
nRF52805,What is the address_offset of SAMPLERATE register from SAADC peripheral for nrf52805 microcontroller?,0x5f8,0x504,0x104,0x504,0x104,0.66322446,0.66322446,0.66152257,0.66152257
nRF52805,What is the description of OVRFLW field from EVTENCLR register from RTC1 peripheral for nrf52805 microcontroller?,Write '1' to disable event routing for event OVRFLW,128 MHz internal oscillator (HFINT) overflow event enable,128 MHz clock overflow event enable.,128 MHz internal oscillator (HFINT) overflow event enable,128 MHz clock overflow event enable.,0.20293865,0.20293865,0.16651645,0.16651645
nRF52805,What is the bit_width of ENA0 field from DACNF register from RADIO peripheral for nrf52805 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52805,What is the bit_offset of DIR field from PIN_CNF[20] register from P0 peripheral for nrf52805 microcontroller?,0,20,20,20,20,0.5008252,0.5008252,0.5008252,0.5008252
nRF52805,What is the description of DEVMISS field from INTENCLR register from RADIO peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event DEVMISS,Device address match interrupt enable.,Device missed bit in bit counter value.,Device address match interrupt enable.,Device missed bit in bit counter value.,0.44674617,0.44674617,0.17887829,0.17887829
nRF52805,What is the description of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from TIMER2 peripheral for nrf52805 microcontroller?,Compare event on CC[n] match,CC0 event on CC[n] match,Compare event on CC[0] match,CC0 event on CC[n] match,Compare event on CC[0] match,0.8573549,0.8573549,0.9610075,0.9610075
nRF52805,What is the description of INPUT field from PIN_CNF[20] register from P0 peripheral for nrf52805 microcontroller?,Connect or disconnect input buffer,GPIO input configuration. Deprecated. Only for compatibility with legacy applications. Read value from PIN_CNF0 register. Write value to PIN_CNF0 register. 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified,GPIO input configuration. Deprecated. Only for compatibility with legacy applications. Read value from PIN_CNF0 register. Write value to PIN_CNF0 register. 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified,GPIO input configuration. Deprecated. Only for compatibility with legacy applications. Read value from PIN_CNF0 register. Write value to PIN_CNF0 register. 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified,GPIO input configuration. Deprecated. Only for compatibility with legacy applications. Read value from PIN_CNF0 register. Write value to PIN_CNF0 register. 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified 0xFFFFFFFF Unspecified,0.17417648,0.17417648,0.17417648,0.17417648
nRF52805,What is the bit_offset of PIN4 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,4,4,0x100,4,0x100,1.0,1.0,0.2696576,0.2696576
nRF52805,What is the description of TASKS_START field from TASKS_START register from RADIO peripheral for nrf52805 microcontroller?,Start RADIO,Start RADIO,Start RADIO,Start RADIO,Start RADIO,1.0000002,1.0000002,1.0000002,1.0000002
nRF52805,What is the address_offset of INTEN register from EGU0 peripheral for nrf52805 microcontroller?,0x300,0x300,0x300,0x300,0x300,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the description of CONFIG register from UART0 peripheral for nrf52805 microcontroller?,Configuration of parity and hardware flow control,Configuration,Configuration,Configuration,Configuration,0.34008092,0.34008092,0.34008092,0.34008092
nRF52805,What is the bit_width of TRIGGERED10 field from INTENCLR register from EGU0 peripheral for nrf52805 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
nRF52805,What is the size of CUSTOMER[23] register from UICR peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the bit_offset of STOPPED field from INTENCLR register from SPIM0 peripheral for nrf52805 microcontroller?,1,20,20,20,20,0.5279856,0.5279856,0.5279856,0.5279856
nRF52805,What is the bit_offset of ENDRX field from INTENCLR register from UARTE0 peripheral for nrf52805 microcontroller?,4,24,24,24,24,0.67227113,0.67227113,0.67227113,0.67227113
nRF52805,What is the bit_offset of TRIGGERED14 field from INTEN register from EGU0 peripheral for nrf52805 microcontroller?,14,28,13,28,13,0.73490614,0.73490614,0.8949374,0.8949374
nRF52805,What is the description of EVENTS_READ register from TWIS0 peripheral for nrf52805 microcontroller?,Read command received,EVENTS_READ 0x120 TWI read response received EVENTS_RXDREADY 0x108 TWI RXD byte received EVENTS_ERROR 0x124 TWI error,RXD byte received,EVENTS_READ 0x120 TWI read response received EVENTS_RXDREADY 0x108 TWI RXD byte received EVENTS_ERROR 0x124 TWI error,RXD byte received,0.3091319,0.3091319,0.41976535,0.41976535
nRF52805,What is the bit_width of END_ACQUIRE field from SHORTS register from SPIS0 peripheral for nrf52805 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52805,What is the bit_offset of RR1 field from RREN register from WDT peripheral for nrf52805 microcontroller?,1,0x104,1,0x104,1,0.42127287,0.42127287,1.0,1.0
nRF52805,What is the description of A4 field from A4 register from TEMP peripheral for nrf52805 microcontroller?,Slope of fifth piecewise linear function,Temperature measurement value.,Temperature measurement value.,Temperature measurement value.,Temperature measurement value.,0.1348176,0.1348176,0.1348176,0.1348176
nRF52805,What is the bit_width of PIN30 field from IN register from P0 peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,List all the fields of ADDRPTR register from AAR peripheral for nrf52805 microcontroller.,ADDRPTR,0x510,ADDRPTR,0x510,ADDRPTR,0.21167687,0.21167687,1.0,1.0
nRF52805,What is the description of CH28 field from CHG[0] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 28,CH28 PPI Channel Grant Field Description A Channel Grant Field Value ID Value Description A Channel 28 PPI Channel Grant Field A Channel 28 PPI Channel Grant Field B Channel 28 PPI Channel Grant Field,Channel 28 PPI Channel Grant Field Accessor,CH28 PPI Channel Grant Field Description A Channel Grant Field Value ID Value Description A Channel 28 PPI Channel Grant Field A Channel 28 PPI Channel Grant Field B Channel 28 PPI Channel Grant Field,Channel 28 PPI Channel Grant Field Accessor,0.43991402,0.43991402,0.38503003,0.38503003
nRF52805,What is the bit_offset of MODE field from SAMPLERATE register from SAADC peripheral for nrf52805 microcontroller?,12,0x548,0x008,0x548,0x008,0.42628595,0.42628595,0.28307348,0.28307348
nRF52805,What is the description of TASKS_TRIGGER[5] register from EGU1 peripheral for nrf52805 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 5 for triggering the corresponding TRIGGERED[5] event.,Trigger 5 Trigger task,Trigger 5 for triggering the corresponding TRIGGERED[5] event.,Trigger 5 Trigger task,0.57654035,0.57654035,0.48857522,0.48857522
nRF52805,What is the bit_offset of RR field from RR[3] register from WDT peripheral for nrf52805 microcontroller?,0,0x00000000 RR AccessField Value ID A RR AccessField Value ID A RR Value Description A (slope definition) register,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000 RR AccessField Value ID A RR AccessField Value ID A RR Value Description A (slope definition) register,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.3416045,0.3416045,0.3871085,0.3871085
nRF52805,What is the bit_offset of PIN22 field from LATCH register from P0 peripheral for nrf52805 microcontroller?,22,22,22,22,22,1.0000001,1.0000001,1.0000001,1.0000001
nRF52805,What is the address_offset of CC[0] register from RTC1 peripheral for nrf52805 microcontroller?,0x540,0x40011000,0x104,0x40011000,0x104,0.7707864,0.7707864,0.74500954,0.74500954
nRF52805,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[2] register from EGU1 peripheral for nrf52805 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[2] (PPI Channel 2 Event),TRIGGERED[2] event generated by triggering the corresponding TRIGGER[2] task.,EVENTS_TRIGGERED[2] (PPI Channel 2 Event),TRIGGERED[2] event generated by triggering the corresponding TRIGGER[2] task.,0.41667578,0.41667578,0.73943394,0.73943394
nRF52805,What is the bit_offset of TRIGGERED10 field from INTENSET register from EGU0 peripheral for nrf52805 microcontroller?,10,0x00000002,10,0x00000002,10,0.3072915,0.3072915,1.0,1.0
nRF52805,What is the size of RXD register from TWI0 peripheral for nrf52805 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52805,What is the bit_offset of CC field from CC[3] register from TIMER1 peripheral for nrf52805 microcontroller?,0,0x548,0x548,0x548,0x548,0.5923384,0.5923384,0.5923384,0.5923384
nRF52805,What is the address_offset of TASKS_SHUTDOWN register from TIMER2 peripheral for nrf52805 microcontroller?,0x10,0x010,0x100,0x010,0x100,0.82089514,0.82089514,0.875527,0.875527
nRF52805,What is the size of PIN_CNF[26] register from P0 peripheral for nrf52805 microcontroller?,None,0x40000000,32,0x40000000,32,0.2808275,0.2808275,0.43902802,0.43902802
nRF52805,What is the bit_width of CUSTOMER field from CUSTOMER[25] register from UICR peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,What is the address_offset of CHG[0] register from PPI peripheral for nrf52805 microcontroller?,0x800,0x140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x104 + (n × 0x4),0x140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x104 + (n × 0x4),0.14546591,0.14546591,0.4358977,0.4358977
nRF52805,List all the fields of MODE register from RADIO peripheral for nrf52805 microcontroller.,MODE,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,MODE0 MODE1 MODE2 MODE3 MODE4 MODE5 MODE6 MODE7 MODE8 MODE9 MODE10 MODE11 MODE12 MODE13 MODE14 MODE15 MODE16 MODE17 MODE18 MODE19 MODE20 MODE21 MODE22 MODE23 MODE24 MODE25 MODE26 MODE27 MODE28 MODE29 MODE30 MODE31 MODE32 MODE33 MODE34 MODE35 MODE36 MODE37 MODE38 MODE39 MODE40 MODE41 MODE42 MODE43 MODE44 MODE45 MODE46 MODE47 MODE48 MODE49 MODE50 MODE51 MODE52 MODE53 MODE54 MODE55 MODE56 MODE57 MODE58 MODE59 MODE60 MODE61 MODE62 MODE63 MODE64 MODE65 MODE66 MODE67 MODE68 MODE69 MODE70 MODE71 MODE72 MODE73 MODE74 MODE75 MODE76 MODE77 MODE78 MODE79 MODE80 MODE81 MODE82 MODE83 MODE84 MODE85 MODE86 MODE87 MODE88 MODE89 MODE90 MODE91 MODE92 MODE93 MODE94 MODE95 MODE96 MODE97 MODE98 MODE99 MODE100 MODE101 MODE102 MODE103 MODE104 MODE105 MODE106 MODE107 MODE108 MODE109 MODE110 MODE111 MODE112 MODE113 MODE114 MODE115 MODE116 MODE117 MODE118 MODE119 MODE120 MODE121 MODE122 MODE123 MODE124 MODE125 MODE126 MODE127 MODE128 MODE129 MODE130 MODE131 MODE132 MODE133 MODE134 MODE135 MODE136 MODE137 MODE138 MODE139 MODE140 MODE141 MODE142 MODE143 MODE144 MODE145 MODE146 MODE147 MODE148 MODE149 MODE150 MODE151 MODE152 MODE153 MODE154 MODE155 MODE156 MODE157 MODE158 MODE159 MODE160 MODE161 MODE162 MODE163 MODE164 MODE165 MODE166 MODE167 MODE168 MODE169 MODE170 MODE171 MODE172 MODE173 MODE174 MODE1,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,MODE0 MODE1 MODE2 MODE3 MODE4 MODE5 MODE6 MODE7 MODE8 MODE9 MODE10 MODE11 MODE12 MODE13 MODE14 MODE15 MODE16 MODE17 MODE18 MODE19 MODE20 MODE21 MODE22 MODE23 MODE24 MODE25 MODE26 MODE27 MODE28 MODE29 MODE30 MODE31 MODE32 MODE33 MODE34 MODE35 MODE36 MODE37 MODE38 MODE39 MODE40 MODE41 MODE42 MODE43 MODE44 MODE45 MODE46 MODE47 MODE48 MODE49 MODE50 MODE51 MODE52 MODE53 MODE54 MODE55 MODE56 MODE57 MODE58 MODE59 MODE60 MODE61 MODE62 MODE63 MODE64 MODE65 MODE66 MODE67 MODE68 MODE69 MODE70 MODE71 MODE72 MODE73 MODE74 MODE75 MODE76 MODE77 MODE78 MODE79 MODE80 MODE81 MODE82 MODE83 MODE84 MODE85 MODE86 MODE87 MODE88 MODE89 MODE90 MODE91 MODE92 MODE93 MODE94 MODE95 MODE96 MODE97 MODE98 MODE99 MODE100 MODE101 MODE102 MODE103 MODE104 MODE105 MODE106 MODE107 MODE108 MODE109 MODE110 MODE111 MODE112 MODE113 MODE114 MODE115 MODE116 MODE117 MODE118 MODE119 MODE120 MODE121 MODE122 MODE123 MODE124 MODE125 MODE126 MODE127 MODE128 MODE129 MODE130 MODE131 MODE132 MODE133 MODE134 MODE135 MODE136 MODE137 MODE138 MODE139 MODE140 MODE141 MODE142 MODE143 MODE144 MODE145 MODE146 MODE147 MODE148 MODE149 MODE150 MODE151 MODE152 MODE153 MODE154 MODE155 MODE156 MODE157 MODE158 MODE159 MODE160 MODE161 MODE162 MODE163 MODE164 MODE165 MODE166 MODE167 MODE168 MODE169 MODE170 MODE171 MODE172 MODE173 MODE174 MODE1,0.14374727,0.14374727,0.41515216,0.41515216
nRF52805,What is the size of EVENTS_ACCOF register from QDEC peripheral for nrf52805 microcontroller?,32,0x10c,32,0x10c,32,0.28738487,0.28738487,0.9999999,0.9999999
nRF52805,What is the size of PIN_CNF[19] register from P0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the size of OVERSAMPLE register from SAADC peripheral for nrf52805 microcontroller?,32,0x5F4,0x5F4,0x5F4,0x5F4,0.29559138,0.29559138,0.29559138,0.29559138
nRF52805,List all the fields of TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52805 microcontroller.,TASKS_TRIGGER,"CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, TSTART, TSTOP, RSTRX, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS",TRIGGER,"CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, TSTART, TSTOP, RSTRX, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS, RXEN, TXEN, RXDIS, TXDIS",TRIGGER,-0.060359962,-0.060359962,0.55212057,0.55212057
nRF52805,What is the description of EVENTS_ERROR register from TWIS0 peripheral for nrf52805 microcontroller?,TWI error,TWI error,TWI error,TWI error,TWI error,1.0000002,1.0000002,1.0000002,1.0000002
nRF52805,What is the bit_width of PIN13 field from OUTSET register from P0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of CH25 field from CHG[2] register from PPI peripheral for nrf52805 microcontroller?,Include or exclude channel 25,Channel 25 PPI Channel Grant Field Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26,Channel 25 PPI Channel Grant Field Description A Channel grant field for PPI channel 25. Write 1 to set CH25 field in PCH and NEXT registers. Write 0 to clear CH25 field in PCH and NEXT registers. Field [CH25] Channel Grant Channel 25 Selector. Channel 25 PPI Channel Grant Field Description A Channel grant field for PPI channel 25. Write 1 to set CH25 field in PCH and NEXT registers. Write 0 to clear CH25 field in PCH and NEXT registers. Field [CH25] Channel Grant Channel 25 Selector.,Channel 25 PPI Channel Grant Field Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ID A AccessField Value ID Value Description A R Channel 25 Generated An event on EVENTS_CH25 event from PPI. A field from CHEN register from PPI peripheral. Access [Read-Only] Bit number 31 30 29 28 27 26,Channel 25 PPI Channel Grant Field Description A Channel grant field for PPI channel 25. Write 1 to set CH25 field in PCH and NEXT registers. Write 0 to clear CH25 field in PCH and NEXT registers. Field [CH25] Channel Grant Channel 25 Selector. Channel 25 PPI Channel Grant Field Description A Channel grant field for PPI channel 25. Write 1 to set CH25 field in PCH and NEXT registers. Write 0 to clear CH25 field in PCH and NEXT registers. Field [CH25] Channel Grant Channel 25 Selector.,0.22876072,0.22876072,0.36919954,0.36919954
nRF52805,What is the bit_width of RXDRDY field from INTENCLR register from UARTE0 peripheral for nrf52805 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52805,What is the description of TRIGGERED13 field from INTENCLR register from EGU1 peripheral for nrf52805 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[13],Triggered Interrupt 13 Enable. 0 No Interrupt 1 Trigger Interrupt 0 No Interrupt 0 No Interrupt 0 No operation Erase 1 Start erase of UICR A 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Triggered13 Interrupt Disable,Triggered Interrupt 13 Enable. 0 No Interrupt 1 Trigger Interrupt 0 No Interrupt 0 No Interrupt 0 No operation Erase 1 Start erase of UICR A 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Triggered13 Interrupt Disable,0.5160424,0.5160424,0.78034014,0.78034014
nRF52805,What is the size of TASKS_START register from TEMP peripheral for nrf52805 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52805,List all the fields of CUSTOMER[2] register from UICR peripheral for nrf52805 microcontroller.,CUSTOMER,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0x104000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,0x104000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.04508297,0.04508297,0.30438936,0.30438936
nRF52805,What is the size of EVENTS_TRIGGERED[11] register from EGU1 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the size of EVENTS_TRIGGERED[14] register from EGU0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the description of RATEOVERRIDE field from RATEOVERRIDE register from CCM peripheral for nrf52805 microcontroller?,Data rate override setting.,Rate override value for CCM_CDCDCDV2 and CCM_CDCDCDV3. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Rate override value for all clocks. 0 No override 1 1/2 MHz rate, 2 1/4 MHz rate, 3 1/8 MHz rate, 4 1/16 MHz rate, 5 1/32 MHz rate, 6 1/64 MHz rate, 7 1/128 MHz rate, 8 1/256 MHz rate, 9 1/512 MHz rate, 10 1/1024 MHz rate, 11 1/2048 MHz rate, 12 1/4096 MHz rate, 13 1/8192 MHz rate, 14 1/16384 MHz rate, 15 1/32768 MHz rate, 16 1/65536 MHz rate, 17 1/131072 MHz rate, 18 1/262144 MHz rate, 19 1/524288 MHz rate, 20 1/1048576 MHz rate, 21 1/2097152 MHz rate, 22 1/4194304 MHz rate, 23 1/8388608 MHz rate, 24 1/16777216 MHz rate, 25 1/33554432 MHz rate, 26 1/67108864 MHz rate, 27 1/134217728 MHz rate, 28 1/268435456 MHz rate, 29 1/536870912 MHz rate, 30 1/1073741824 MHz rate, 31 1/2147483648 MHz rate.",Rate override value for CCM_CDCDCDV2 and CCM_CDCDCDV3. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Rate override value for all clocks. 0 No override 1 1/2 MHz rate, 2 1/4 MHz rate, 3 1/8 MHz rate, 4 1/16 MHz rate, 5 1/32 MHz rate, 6 1/64 MHz rate, 7 1/128 MHz rate, 8 1/256 MHz rate, 9 1/512 MHz rate, 10 1/1024 MHz rate, 11 1/2048 MHz rate, 12 1/4096 MHz rate, 13 1/8192 MHz rate, 14 1/16384 MHz rate, 15 1/32768 MHz rate, 16 1/65536 MHz rate, 17 1/131072 MHz rate, 18 1/262144 MHz rate, 19 1/524288 MHz rate, 20 1/1048576 MHz rate, 21 1/2097152 MHz rate, 22 1/4194304 MHz rate, 23 1/8388608 MHz rate, 24 1/16777216 MHz rate, 25 1/33554432 MHz rate, 26 1/67108864 MHz rate, 27 1/134217728 MHz rate, 28 1/268435456 MHz rate, 29 1/536870912 MHz rate, 30 1/1073741824 MHz rate, 31 1/2147483648 MHz rate.",0.40371653,0.40371653,0.4471994,0.4471994
nRF52805,What is the description of TASKS_SET[4] register from GPIOTE peripheral for nrf52805 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.,Set PIN_4 high.,Set PIN_4 high. Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.,Set PIN_4 high.,Set PIN_4 high. Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.,0.5777974,0.5777974,0.89240336,0.89240336
nRF52805,What is the description of STOPPED field from INTENSET register from TWI0 peripheral for nrf52805 microcontroller?,Write '1' to enable interrupt for event STOPPED,TWI stopped,TWI stopped,TWI stopped,TWI stopped,0.2240123,0.2240123,0.2240123,0.2240123
nRF52805,What is the description of NRFFW field from NRFFW[11] register from UICR peripheral for nrf52805 microcontroller?,Reserved for Nordic firmware design,A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,A W ERASEUICR Register starting erase of all user information configuration registers. The erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,0.15743065,0.15743065,0.15743065,0.15743065
nRF52805,What is the bit_width of END field from INTENCLR register from SPIM0 peripheral for nrf52805 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52805,What is the size of PIN_CNF[0] register from P0 peripheral for nrf52805 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52805,What is the description of DIR field from PIN_CNF[17] register from P0 peripheral for nrf52805 microcontroller?,Pin direction. Same physical register as DIR register,"Pin direction control. 0 = Input, 1 = Output.","Pin direction configuration. 0 = Input, 1 = Output.","Pin direction control. 0 = Input, 1 = Output.","Pin direction configuration. 0 = Input, 1 = Output.",0.56744576,0.56744576,0.5901389,0.5901389
nRF52805,List all the fields of ENABLE register from AAR peripheral for nrf52805 microcontroller.,ENABLE,"ASK0_CHG, ASK1_CHG, ASK2_CHG, ASK3_CHG, ASK4_CHG, ASK5_CHG, IH0_CHG, IH1_CHG, IH2_CHG, IH3_CHG, IH4_CHG, IH5_CHG, ZERO_CHG, ONE_CHG, TWO_CHG, THREE_CHG, FOUR_CHG, FIVE_CHG, SIX_CHG, SEVEN_CHG, EIGHT_CHG, NINE_CHG, TEN_CHG, ELEVEN_CHG, TWELVE_CHG, THIRTEEN_CHG, FOURTEEN_CHG, FIFTEEN_CHG, SIXTEEN_CHG, SEVENTEEN_CHG, EIGHTEEN_CHG, NINETEEN_CHG, TWENTY_CHG, TWENTYONE_CHG, TWENTYTWO_CHG, TWENTYTHREE_CHG, TWENTYFOUR_CHG, TWENTYFIVE_CHG, TWENTYSIX_CHG, TWENTYSEVEN_CHG, TWENTYEIGHT_CHG, TWENTYNINE_CHG, THIRTY_CHG, THIRTYONE_CHG, THIRTYTWO_CHG, THIRTYTHREE_CHG, THIRTYFOUR_CHG, THIRTYFIVE_CHG, THIRTYSIX_CHG, THIRTYSEVEN_CHG, THIRTYEIGHT_CHG, THIRTYNINE_CHG, FORTY_CHG, FORTYONE_CHG, FORTYTWO_CHG, FORTYTHREE_CHG, FORTYFOUR_CHG, FORTYFIVE_CHG, FORTYSIX_CHG, FORTYSEVEN_CHG, FORTYEIGHT_CHG, FORTYNINE_CHG, FIFTY_CHG, FIFTYONE_CHG, FIFTYTWO_CHG, FIFTYTHREE_CHG, FIFTYFOUR_CHG, FIFTYFIVE_CHG, FIFTYSIX_CHG, FIFTYSEVEN_CHG, FIFTYEIGHT_CHG, FIFTYNINE_CHG, SIXTY_CHG, SIXTYONE_CHG, SIXTYTWO_CHG, SIXTYTHREE_CHG, SIXTYFOUR_CHG, SIXTYFIVE_CHG, SIXTYSIX_CHG, SIXTYSEVEN_CHG, SIXTYEIGHT_CHG, SIXTYNINE_CHG, SEVENTY_CHG, SEVENTYONE_CHG, SEVENTYTWO_CHG, SEVENTYTHREE_CHG, SEVENTYFOUR_CHG, SEVENTYFIVE_CHG, SEVENTYSIX_CHG, SEVENTYSEVEN_CHG, SEVENTYEIGHT_CHG, SEVENT","DMAEN, RESOLVEEN, RESOLVEMODE, RESOLVEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, R","ASK0_CHG, ASK1_CHG, ASK2_CHG, ASK3_CHG, ASK4_CHG, ASK5_CHG, IH0_CHG, IH1_CHG, IH2_CHG, IH3_CHG, IH4_CHG, IH5_CHG, ZERO_CHG, ONE_CHG, TWO_CHG, THREE_CHG, FOUR_CHG, FIVE_CHG, SIX_CHG, SEVEN_CHG, EIGHT_CHG, NINE_CHG, TEN_CHG, ELEVEN_CHG, TWELVE_CHG, THIRTEEN_CHG, FOURTEEN_CHG, FIFTEEN_CHG, SIXTEEN_CHG, SEVENTEEN_CHG, EIGHTEEN_CHG, NINETEEN_CHG, TWENTY_CHG, TWENTYONE_CHG, TWENTYTWO_CHG, TWENTYTHREE_CHG, TWENTYFOUR_CHG, TWENTYFIVE_CHG, TWENTYSIX_CHG, TWENTYSEVEN_CHG, TWENTYEIGHT_CHG, TWENTYNINE_CHG, THIRTY_CHG, THIRTYONE_CHG, THIRTYTWO_CHG, THIRTYTHREE_CHG, THIRTYFOUR_CHG, THIRTYFIVE_CHG, THIRTYSIX_CHG, THIRTYSEVEN_CHG, THIRTYEIGHT_CHG, THIRTYNINE_CHG, FORTY_CHG, FORTYONE_CHG, FORTYTWO_CHG, FORTYTHREE_CHG, FORTYFOUR_CHG, FORTYFIVE_CHG, FORTYSIX_CHG, FORTYSEVEN_CHG, FORTYEIGHT_CHG, FORTYNINE_CHG, FIFTY_CHG, FIFTYONE_CHG, FIFTYTWO_CHG, FIFTYTHREE_CHG, FIFTYFOUR_CHG, FIFTYFIVE_CHG, FIFTYSIX_CHG, FIFTYSEVEN_CHG, FIFTYEIGHT_CHG, FIFTYNINE_CHG, SIXTY_CHG, SIXTYONE_CHG, SIXTYTWO_CHG, SIXTYTHREE_CHG, SIXTYFOUR_CHG, SIXTYFIVE_CHG, SIXTYSIX_CHG, SIXTYSEVEN_CHG, SIXTYEIGHT_CHG, SIXTYNINE_CHG, SEVENTY_CHG, SEVENTYONE_CHG, SEVENTYTWO_CHG, SEVENTYTHREE_CHG, SEVENTYFOUR_CHG, SEVENTYFIVE_CHG, SEVENTYSIX_CHG, SEVENTYSEVEN_CHG, SEVENTYEIGHT_CHG, SEVENT","DMAEN, RESOLVEEN, RESOLVEMODE, RESOLVEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, RESOLVEMODEPIN, R",0.021493476,0.021493476,0.1750279,0.1750279
nRF52805,What is the bit_width of CH1 field from CHENCLR register from PPI peripheral for nrf52805 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52805,What is the bit_width of CH4LIMITH field from INTEN register from SAADC peripheral for nrf52805 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
