read -sv run_verilog_mid/adder_32b_8_85_450fd473959f25d1a025f019792b00be.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_450fd473959f25d1a025f019792b00be_yosys.v
