
// Library name: Design
// Cell name: xor2_simulate
// View name: schematic
I0 (A B 0 vdd! out) xor2
V2 (B 0) vsource type=pulse dc=1.8 val0=0 val1=1.8 period=12n delay=3n \
        rise=100p fall=100p width=5n
V0 (A 0) vsource type=pulse dc=1.8 val0=0 val1=1.8 period=12n delay=3n \
        rise=100p fall=100p width=5n
V1 (vdd! 0) vsource type=dc dc=1.8
C0 (out 0) capacitor c=50f m=1
