

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s'
================================================================
* Date:           Wed Jul 27 22:58:14 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   101400|  4123600| 0.690 ms | 28.040 ms |  101400|  4123600|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554                 |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |   101399|  4123599|  6 ~ 244 |          -|          -|  16900|    no    |
        | + ReuseLoop  |      230|      230|        16|          1|          1|    216|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   4498|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4339|   4074|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    526|    -|
|Register         |        0|      -|    3974|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|    8313|   9194|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       7|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s  |        0|      0|   385|   768|    0|
    |myproject_axi_lshr_864ns_10ns_864_6_1_U21                             |myproject_axi_lshr_864ns_10ns_864_6_1                 |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U22                                       |myproject_axi_mux_83_32_1_1                           |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554                 |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      2|   262|     1|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                 |                                                      |        0|      2|  4339|  4074|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V  |        1|  0|   0|    0|   216|   15|     1|         3240|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        1|  0|   0|    0|   216|   15|     1|         3240|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_867_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_926_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_937_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_886_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_897_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_826_p2        |     +    |      0|  0|    23|           9|          16|
    |add_ln544_fu_774_p2        |     +    |      0|  0|    15|           8|           1|
    |i_fu_675_p2                |     +    |      0|  0|    21|          15|           1|
    |ir_fu_768_p2               |     +    |      0|  0|    15|           1|           8|
    |sub_ln532_19_fu_721_p2     |     -    |      0|  0|    14|           9|          10|
    |sub_ln532_20_fu_727_p2     |     -    |      0|  0|    14|          10|          10|
    |sub_ln532_21_fu_757_p2     |     -    |      0|  0|    14|           9|          10|
    |sub_ln532_fu_715_p2        |     -    |      0|  0|    14|          10|          10|
    |and_ln215_13_fu_663_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_14_fu_669_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_657_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_817_p2        |    and   |      0|  0|   864|         864|         864|
    |ap_block_state29           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_326           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_335           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_966_p2       |   icmp   |      0|  0|    13|          15|          15|
    |icmp_ln215_19_fu_611_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_20_fu_631_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_21_fu_651_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_601_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_881_p2       |   icmp   |      0|  0|    18|          32|           8|
    |icmp_ln241_fu_921_p2       |   icmp   |      0|  0|    18|          32|           8|
    |icmp_ln514_fu_794_p2       |   icmp   |      0|  0|    11|           8|           7|
    |icmp_ln532_fu_699_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln544_fu_780_p2       |   icmp   |      0|  0|    11|           8|           5|
    |lshr_ln532_7_fu_811_p2     |   lshr   |      0|  0|  2171|           2|         864|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_224_fu_693_p2        |    or    |      0|  0|    10|          10|           5|
    |select_ln247_fu_942_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_902_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_13_fu_741_p3  |  select  |      0|  0|   864|           1|         864|
    |select_ln532_14_fu_749_p3  |  select  |      0|  0|    10|           1|          10|
    |select_ln532_fu_733_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln544_fu_786_p3     |  select  |      0|  0|     8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  4498|        1352|        2799|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                |   9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_189_p4       |   9|          2|    8|         16|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4  |   9|          2|    8|         16|
    |ap_phi_mux_phi_mul_phi_fu_288_p4        |   9|          2|   16|         32|
    |ap_phi_mux_storemerge_i_phi_fu_547_p4   |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20620_phi_fu_200_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20718_phi_fu_211_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20816_phi_fu_222_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20914_phi_fu_233_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_21012_phi_fu_244_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_21110_phi_fu_255_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_2128_phi_fu_266_p4     |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_2136_phi_fu_277_p4     |   9|          2|   32|         64|
    |data_V_V_blk_n                          |   9|          2|    1|          2|
    |i_0_i22_reg_162                         |   9|          2|   15|         30|
    |in_index_reg_185                        |   9|          2|    8|         16|
    |ir1_0_i_i_i21_reg_174                   |   9|          2|    8|         16|
    |pX_3                                    |   9|          2|   32|         64|
    |pY_3                                    |   9|          2|   32|         64|
    |phi_mul_reg_284                         |   9|          2|   16|         32|
    |real_start                              |   9|          2|    1|          2|
    |res_V_V_blk_n                           |   9|          2|    1|          2|
    |res_V_V_din                             |  44|          9|   32|        288|
    |sX_3                                    |   9|          2|   32|         64|
    |storemerge_i_reg_543                    |   9|          2|   32|         64|
    |tmp_V_20620_reg_196                     |   9|          2|   32|         64|
    |tmp_V_20718_reg_207                     |   9|          2|   32|         64|
    |tmp_V_207_reg_512                       |  15|          3|   32|         96|
    |tmp_V_20816_reg_218                     |   9|          2|   32|         64|
    |tmp_V_208_reg_481                       |  15|          3|   32|         96|
    |tmp_V_20914_reg_229                     |   9|          2|   32|         64|
    |tmp_V_209_reg_450                       |  15|          3|   32|         96|
    |tmp_V_21012_reg_240                     |   9|          2|   32|         64|
    |tmp_V_210_reg_419                       |  15|          3|   32|         96|
    |tmp_V_21110_reg_251                     |   9|          2|   32|         64|
    |tmp_V_211_reg_388                       |  15|          3|   32|         96|
    |tmp_V_2128_reg_262                      |   9|          2|   32|         64|
    |tmp_V_212_reg_357                       |  15|          3|   32|         96|
    |tmp_V_2136_reg_273                      |   9|          2|   32|         64|
    |tmp_V_213_reg_326                       |  15|          3|   32|         96|
    |tmp_V_214_reg_295                       |  15|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 526|        115| 1045|       2584|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln521_reg_1087        |   16|   0|   16|          0|
    |and_ln215_14_reg_1019     |    1|   0|    1|          0|
    |ap_CS_fsm                 |   15|   0|   15|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |i_0_i22_reg_162           |   15|   0|   15|          0|
    |i_reg_1023                |   15|   0|   15|          0|
    |icmp_ln215_19_reg_1002    |    1|   0|    1|          0|
    |icmp_ln215_reg_992        |    1|   0|    1|          0|
    |icmp_ln237_reg_1096       |    1|   0|    1|          0|
    |icmp_ln241_reg_1105       |    1|   0|    1|          0|
    |icmp_ln514_reg_1058       |    1|   0|    1|          0|
    |in_index_reg_185          |    8|   0|    8|          0|
    |ir1_0_i_i_i21_reg_174     |    8|   0|    8|          0|
    |ir_reg_1048               |    8|   0|    8|          0|
    |layer_in_V_12             |  864|   0|  864|          0|
    |lshr_ln532_reg_1072       |  864|   0|  864|          0|
    |pX_3                      |   32|   0|   32|          0|
    |pX_3_load_reg_1013        |   32|   0|   32|          0|
    |pY_3                      |   32|   0|   32|          0|
    |pY_3_load_reg_1007        |   32|   0|   32|          0|
    |p_0_reg_1082              |   31|   0|   31|          0|
    |phi_mul_reg_284           |   16|   0|   16|          0|
    |sX_3                      |   32|   0|   32|          0|
    |sX_3_load_reg_987         |   32|   0|   32|          0|
    |sY_3                      |   32|   0|   32|          0|
    |sY_3_load_reg_997         |   32|   0|   32|          0|
    |select_ln247_reg_1109     |   32|   0|   32|          0|
    |select_ln252_reg_1100     |   32|   0|   32|          0|
    |select_ln532_13_reg_1028  |  864|   0|  864|          0|
    |select_ln532_14_reg_1033  |   10|   0|   10|          0|
    |select_ln544_reg_1053     |    8|   0|    8|          0|
    |start_once_reg            |    1|   0|    1|          0|
    |storemerge_i_reg_543      |   32|   0|   32|          0|
    |sub_ln532_21_reg_1038     |    9|   0|   10|          1|
    |tmp_V_205_reg_977         |   32|   0|   32|          0|
    |tmp_V_20620_reg_196       |   32|   0|   32|          0|
    |tmp_V_206_reg_982         |   32|   0|   32|          0|
    |tmp_V_20718_reg_207       |   32|   0|   32|          0|
    |tmp_V_207_reg_512         |   32|   0|   32|          0|
    |tmp_V_20816_reg_218       |   32|   0|   32|          0|
    |tmp_V_208_reg_481         |   32|   0|   32|          0|
    |tmp_V_20914_reg_229       |   32|   0|   32|          0|
    |tmp_V_209_reg_450         |   32|   0|   32|          0|
    |tmp_V_21012_reg_240       |   32|   0|   32|          0|
    |tmp_V_210_reg_419         |   32|   0|   32|          0|
    |tmp_V_21110_reg_251       |   32|   0|   32|          0|
    |tmp_V_211_reg_388         |   32|   0|   32|          0|
    |tmp_V_2128_reg_262        |   32|   0|   32|          0|
    |tmp_V_212_reg_357         |   32|   0|   32|          0|
    |tmp_V_2136_reg_273        |   32|   0|   32|          0|
    |tmp_V_213_reg_326         |   32|   0|   32|          0|
    |tmp_V_214_reg_295         |   32|   0|   32|          0|
    |tmp_V_reg_972             |   32|   0|   32|          0|
    |trunc_ln532_reg_1077      |   32|   0|   32|          0|
    |w2_V_load_reg_1067        |   15|   0|   15|          0|
    |icmp_ln514_reg_1058       |   64|  32|    1|          0|
    |sub_ln532_21_reg_1038     |   64|  32|   10|          1|
    |w2_V_load_reg_1067        |   64|  32|   15|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 3974|  96| 3809|          2|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 29 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 6 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16900, i64 16900, i64 16900)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 35 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V_205 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 36 'read' 'tmp_V_205' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 37 [1/1] (2.18ns)   --->   "%tmp_V_206 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 37 'read' 'tmp_V_206' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.44>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_0_i22 = phi i15 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 38 'phi' 'i_0_i22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmpdata_V = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 %tmp_V_206, i32 %tmp_V_205, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%layer_in_V_12_load = load i864* @layer_in_V_12, align 16"   --->   Operation 40 'load' 'layer_in_V_12_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (3.23ns)   --->   "%call_ret = call fastcc i864 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2>"(i96 %tmpdata_V, i864 %layer_in_V_12_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "store i864 %call_ret, i864* @layer_in_V_12, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln215_19 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'icmp' 'icmp_ln215_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 47 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln215_20 = icmp sgt i31 %tmp_20, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 49 'icmp' 'icmp_ln215_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln215_21 = icmp sgt i31 %tmp_21, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'icmp' 'icmp_ln215_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_14)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_19" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_14)   --->   "%and_ln215_13 = and i1 %icmp_ln215_20, %icmp_ln215_21" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'and' 'and_ln215_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_14 = and i1 %and_ln215_13, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 55 'and' 'and_ln215_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.94ns)   --->   "%i = add i15 %i_0_i22, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln215_14, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_6) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 58 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_14)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 59 'br' <Predicate = (and_ln215_14)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i21 = phi i8 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 60 'phi' 'ir1_0_i_i_i21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%in_index = phi i8 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln544, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 61 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%layer_in_V_12_load_1 = load i864* @layer_in_V_12, align 16" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 62 'load' 'layer_in_V_12_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_223 = trunc i8 %in_index to i5" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 63 'trunc' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %empty_223, i5 0)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_224 = or i10 %tmp_s, 31" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'or' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.77ns)   --->   "%icmp_ln532 = icmp ugt i10 %tmp_s, %empty_224" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_22 = call i864 @llvm.part.select.i864(i864 %layer_in_V_12_load_1, i32 863, i32 0)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln532 = sub i10 %tmp_s, %empty_224" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'sub' 'sub_ln532' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.73ns)   --->   "%sub_ln532_19 = sub i10 -161, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 69 'sub' 'sub_ln532_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln532_20 = sub i10 %empty_224, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'sub' 'sub_ln532_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln532_21)   --->   "%select_ln532 = select i1 %icmp_ln532, i10 %sub_ln532, i10 %sub_ln532_20" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'select' 'select_ln532' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.93ns)   --->   "%select_ln532_13 = select i1 %icmp_ln532, i864 %tmp_22, i864 %layer_in_V_12_load_1" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'select' 'select_ln532_13' <Predicate = true> <Delay = 1.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.68ns)   --->   "%select_ln532_14 = select i1 %icmp_ln532, i10 %sub_ln532_19, i10 %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'select' 'select_ln532_14' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln532_21 = sub i10 -161, %select_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'sub' 'sub_ln532_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i8 %ir1_0_i_i_i21 to i64" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [216 x i15]* @w2_V, i64 0, i64 %zext_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 216> <ROM>
ST_6 : Operation 78 [1/1] (1.91ns)   --->   "%ir = add i8 1, %ir1_0_i_i_i21" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'add' 'ir' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln544 = add i8 %in_index, 1" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'add' 'add_ln544' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln544 = icmp ult i8 %add_ln544, 27" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 80 'icmp' 'icmp_ln544' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.24ns)   --->   "%select_ln544 = select i1 %icmp_ln544, i8 %add_ln544, i8 0" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 81 'select' 'select_ln544' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln514 = icmp eq i8 %ir1_0_i_i_i21, -41" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 82 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln532_13 = zext i10 %select_ln532_14 to i864" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 84 'zext' 'zext_ln532_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [6/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 85 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 86 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 216> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 87 [5/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 87 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 88 [4/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 89 [3/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 90 [2/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 90 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 91 [1/6] (3.89ns)   --->   "%lshr_ln532 = lshr i864 %select_ln532_13, %zext_ln532_13" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%zext_ln532_14 = zext i10 %sub_ln532_21 to i864" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'zext' 'zext_ln532_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%lshr_ln532_7 = lshr i864 -1, %zext_ln532_14" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'lshr' 'lshr_ln532_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (3.35ns) (out node of the LUT)   --->   "%and_ln532 = and i864 %lshr_ln532, %lshr_ln532_7" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'and' 'and_ln532' <Predicate = true> <Delay = 3.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln532 = trunc i864 %and_ln532 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'trunc' 'trunc_ln532' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 96 [6/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 97 [5/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 98 [4/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.95>
ST_17 : Operation 99 [3/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.95>
ST_18 : Operation 100 [2/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 101 [1/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w2_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.80>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_V_20620 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_207, %ReuseLoop_end ]"   --->   Operation 102 'phi' 'tmp_V_20620' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_V_20718 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_208, %ReuseLoop_end ]"   --->   Operation 103 'phi' 'tmp_V_20718' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_20816 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_209, %ReuseLoop_end ]"   --->   Operation 104 'phi' 'tmp_V_20816' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V_20914 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_210, %ReuseLoop_end ]"   --->   Operation 105 'phi' 'tmp_V_20914' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_21012 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_211, %ReuseLoop_end ]"   --->   Operation 106 'phi' 'tmp_V_21012' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_V_21110 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_212, %ReuseLoop_end ]"   --->   Operation 107 'phi' 'tmp_V_21110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_V_2128 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_213, %ReuseLoop_end ]"   --->   Operation 108 'phi' 'tmp_V_2128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_V_2136 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %tmp_V_214, %ReuseLoop_end ]"   --->   Operation 109 'phi' 'tmp_V_2136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %add_ln521, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str121)" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 111 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (2.07ns)   --->   "%add_ln521 = add i16 304, %phi_mul" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 112 'add' 'add_ln521' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 113 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_20620, i32 %tmp_V_20718, i32 %tmp_V_20816, i32 %tmp_V_20914, i32 %tmp_V_21012, i32 %tmp_V_21110, i32 %tmp_V_2128, i32 %tmp_V_2136, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 114 'mux' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i31 %p_0 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 115 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (2.55ns)   --->   "%acc_0_V = add i32 %sext_ln703, %tmp_7" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 116 'add' 'acc_0_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 117 'switch' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 118 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 118 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_20 : Operation 119 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 119 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_20 : Operation 120 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 120 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_20 : Operation 121 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_20 : Operation 122 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_20 : Operation 123 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_20 : Operation 124 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_214 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_2136, %branch6 ], [ %tmp_V_2136, %branch5 ], [ %tmp_V_2136, %branch4 ], [ %tmp_V_2136, %branch3 ], [ %tmp_V_2136, %branch2 ], [ %tmp_V_2136, %branch1 ], [ %tmp_V_2136, %ReuseLoop_begin ]"   --->   Operation 125 'phi' 'tmp_V_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_V_213 = phi i32 [ %tmp_V_2128, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_2128, %branch5 ], [ %tmp_V_2128, %branch4 ], [ %tmp_V_2128, %branch3 ], [ %tmp_V_2128, %branch2 ], [ %tmp_V_2128, %branch1 ], [ %tmp_V_2128, %ReuseLoop_begin ]"   --->   Operation 126 'phi' 'tmp_V_213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V_212 = phi i32 [ %tmp_V_21110, %branch7 ], [ %tmp_V_21110, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_21110, %branch4 ], [ %tmp_V_21110, %branch3 ], [ %tmp_V_21110, %branch2 ], [ %tmp_V_21110, %branch1 ], [ %tmp_V_21110, %ReuseLoop_begin ]"   --->   Operation 127 'phi' 'tmp_V_212' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_V_211 = phi i32 [ %tmp_V_21012, %branch7 ], [ %tmp_V_21012, %branch6 ], [ %tmp_V_21012, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_21012, %branch3 ], [ %tmp_V_21012, %branch2 ], [ %tmp_V_21012, %branch1 ], [ %tmp_V_21012, %ReuseLoop_begin ]"   --->   Operation 128 'phi' 'tmp_V_211' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V_210 = phi i32 [ %tmp_V_20914, %branch7 ], [ %tmp_V_20914, %branch6 ], [ %tmp_V_20914, %branch5 ], [ %tmp_V_20914, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_20914, %branch2 ], [ %tmp_V_20914, %branch1 ], [ %tmp_V_20914, %ReuseLoop_begin ]"   --->   Operation 129 'phi' 'tmp_V_210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_V_209 = phi i32 [ %tmp_V_20816, %branch7 ], [ %tmp_V_20816, %branch6 ], [ %tmp_V_20816, %branch5 ], [ %tmp_V_20816, %branch4 ], [ %tmp_V_20816, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_20816, %branch1 ], [ %tmp_V_20816, %ReuseLoop_begin ]"   --->   Operation 130 'phi' 'tmp_V_209' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V_208 = phi i32 [ %tmp_V_20718, %branch7 ], [ %tmp_V_20718, %branch6 ], [ %tmp_V_20718, %branch5 ], [ %tmp_V_20718, %branch4 ], [ %tmp_V_20718, %branch3 ], [ %tmp_V_20718, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_20718, %ReuseLoop_begin ]"   --->   Operation 131 'phi' 'tmp_V_208' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_207 = phi i32 [ %tmp_V_20620, %branch7 ], [ %tmp_V_20620, %branch6 ], [ %tmp_V_20620, %branch5 ], [ %tmp_V_20620, %branch4 ], [ %tmp_V_20620, %branch3 ], [ %tmp_V_20620, %branch2 ], [ %tmp_V_20620, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 132 'phi' 'tmp_V_207' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str121, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 133 'specregionend' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 216, i64 216, i64 216)"   --->   Operation 134 'speclooptripcount' 'empty_226' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str121) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:515->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 136 'specpipeline' <Predicate = true> <Delay = 0.00>

State 22 <SV = 20> <Delay = 2.18>
ST_22 : Operation 137 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_207)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 137 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 23 <SV = 21> <Delay = 2.18>
ST_23 : Operation 138 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_208)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 138 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 24 <SV = 22> <Delay = 2.18>
ST_24 : Operation 139 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_209)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 139 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 25 <SV = 23> <Delay = 2.18>
ST_25 : Operation 140 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_210)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 140 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 26 <SV = 24> <Delay = 2.18>
ST_26 : Operation 141 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_211)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 141 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 25> <Delay = 2.18>
ST_27 : Operation 142 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_212)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 142 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 26> <Delay = 2.18>
ST_28 : Operation 143 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_213)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 143 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 27> <Delay = 4.45>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_6, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 144 'specregionend' 'rend58_i' <Predicate = (and_ln215_14)> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_214)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 145 'write' <Predicate = (and_ln215_14)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 146 'br' <Predicate = (and_ln215_14)> <Delay = 0.00>
ST_29 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_3_load, 129" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 147 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 149 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 149 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 150 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_29 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 151 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 152 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 152 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 153 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 153 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_29 : Operation 154 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 154 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_29 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_3_load, 129" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 155 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 156 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_29 : Operation 157 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 157 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 158 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_29 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 159 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_19, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 160 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 161 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 161 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_29 : Operation 162 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 162 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 30 <SV = 28> <Delay = 2.31>
ST_30 : Operation 163 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 163 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 164 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 165 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 166 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 167 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 168 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (2.31ns)   --->   "%icmp_ln206 = icmp eq i15 %i_0_i22, -15869" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 169 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16900, i64 16900, i64 16900)"   --->   Operation 170 'speclooptripcount' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 172 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000]
br_ln206             (br               ) [ 0111111111111111111111111111111]
tmp_V                (read             ) [ 0001110000000000000000000000000]
tmp_V_205            (read             ) [ 0000110000000000000000000000000]
tmp_V_206            (read             ) [ 0000010000000000000000000000000]
i_0_i22              (phi              ) [ 0011111111111111111111111111111]
tmpdata_V            (bitconcatenate   ) [ 0000000000000000000000000000000]
layer_in_V_12_load   (load             ) [ 0000000000000000000000000000000]
call_ret             (call             ) [ 0000000000000000000000000000000]
store_ln210          (store            ) [ 0000000000000000000000000000000]
sX_3_load            (load             ) [ 0000001111111111111111111111110]
icmp_ln215           (icmp             ) [ 0000001111111111111111111111110]
sY_3_load            (load             ) [ 0000001111111111111111111111110]
icmp_ln215_19        (icmp             ) [ 0000001111111111111111111111110]
pY_3_load            (load             ) [ 0000001111111111111111111111110]
tmp_20               (partselect       ) [ 0000000000000000000000000000000]
icmp_ln215_20        (icmp             ) [ 0000000000000000000000000000000]
pX_3_load            (load             ) [ 0000001111111111111111111111110]
tmp_21               (partselect       ) [ 0000000000000000000000000000000]
icmp_ln215_21        (icmp             ) [ 0000000000000000000000000000000]
and_ln215            (and              ) [ 0000000000000000000000000000000]
and_ln215_13         (and              ) [ 0000000000000000000000000000000]
and_ln215_14         (and              ) [ 0011111111111111111111111111111]
i                    (add              ) [ 0111111111111111111111111111111]
br_ln215             (br               ) [ 0000000000000000000000000000000]
rbegin57_i           (specregionbegin  ) [ 0000001111111111111111111111110]
br_ln514             (br               ) [ 0011111111111111111111111111111]
ir1_0_i_i_i21        (phi              ) [ 0000001111111111111111000000000]
in_index             (phi              ) [ 0000001111111111111111000000000]
layer_in_V_12_load_1 (load             ) [ 0000000000000000000000000000000]
empty_223            (trunc            ) [ 0000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_224            (or               ) [ 0000000000000000000000000000000]
icmp_ln532           (icmp             ) [ 0000000000000000000000000000000]
tmp_22               (partselect       ) [ 0000000000000000000000000000000]
sub_ln532            (sub              ) [ 0000000000000000000000000000000]
sub_ln532_19         (sub              ) [ 0000000000000000000000000000000]
sub_ln532_20         (sub              ) [ 0000000000000000000000000000000]
select_ln532         (select           ) [ 0000000000000000000000000000000]
select_ln532_13      (select           ) [ 0000001111111000000000000000000]
select_ln532_14      (select           ) [ 0000001100000000000000000000000]
sub_ln532_21         (sub              ) [ 0000001111111100000000000000000]
zext_ln532           (zext             ) [ 0000000000000000000000000000000]
w2_V_addr            (getelementptr    ) [ 0000001100000000000000000000000]
ir                   (add              ) [ 0011111111111111111111111111111]
add_ln544            (add              ) [ 0000000000000000000000000000000]
icmp_ln544           (icmp             ) [ 0000000000000000000000000000000]
select_ln544         (select           ) [ 0011111111111111111111111111111]
icmp_ln514           (icmp             ) [ 0011111111111111111111111111111]
br_ln514             (br               ) [ 0011111111111111111111111111111]
zext_ln532_13        (zext             ) [ 0000001011111000000000000000000]
w2_V_load            (load             ) [ 0000001011111111111100000000000]
lshr_ln532           (lshr             ) [ 0000001000000100000000000000000]
zext_ln532_14        (zext             ) [ 0000000000000000000000000000000]
lshr_ln532_7         (lshr             ) [ 0000000000000000000000000000000]
and_ln532            (and              ) [ 0000000000000000000000000000000]
trunc_ln532          (trunc            ) [ 0000001000000011111100000000000]
p_0                  (call             ) [ 0000001000000000000010000000000]
tmp_V_20620          (phi              ) [ 0000001111111111111110000000000]
tmp_V_20718          (phi              ) [ 0000001111111111111110000000000]
tmp_V_20816          (phi              ) [ 0000001111111111111110000000000]
tmp_V_20914          (phi              ) [ 0000001111111111111110000000000]
tmp_V_21012          (phi              ) [ 0000001111111111111110000000000]
tmp_V_21110          (phi              ) [ 0000001111111111111110000000000]
tmp_V_2128           (phi              ) [ 0000001111111111111110000000000]
tmp_V_2136           (phi              ) [ 0000001111111111111110000000000]
phi_mul              (phi              ) [ 0000001111111111111110000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000000000000000]
add_ln521            (add              ) [ 0011111111111111111111111111111]
trunc_ln             (partselect       ) [ 0011111111111111111111111111111]
tmp_7                (mux              ) [ 0000000000000000000000000000000]
sext_ln703           (sext             ) [ 0000000000000000000000000000000]
acc_0_V              (add              ) [ 0000000000000000000000000000000]
switch_ln532         (switch           ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
br_ln532             (br               ) [ 0000000000000000000000000000000]
tmp_V_214            (phi              ) [ 0011111111111111111111111111111]
tmp_V_213            (phi              ) [ 0011111111111111111111111111111]
tmp_V_212            (phi              ) [ 0011111111111111111111111111111]
tmp_V_211            (phi              ) [ 0011111111111111111111111111111]
tmp_V_210            (phi              ) [ 0011111111111111111111111111111]
tmp_V_209            (phi              ) [ 0011111111111111111111111111111]
tmp_V_208            (phi              ) [ 0011111111111111111111111111111]
tmp_V_207            (phi              ) [ 0011111111111111111111111111111]
empty_225            (specregionend    ) [ 0000000000000000000000000000000]
empty_226            (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln514   (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln515   (specpipeline     ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
rend58_i             (specregionend    ) [ 0000000000000000000000000000000]
write_ln229          (write            ) [ 0000000000000000000000000000000]
br_ln234             (br               ) [ 0000000000000000000000000000000]
icmp_ln237           (icmp             ) [ 0011111111111111111111111111111]
br_ln237             (br               ) [ 0000000000000000000000000000000]
add_ln250            (add              ) [ 0000000000000000000000000000000]
store_ln250          (store            ) [ 0000000000000000000000000000000]
add_ln252            (add              ) [ 0000000000000000000000000000000]
select_ln252         (select           ) [ 0000000000000000000000000000001]
store_ln239          (store            ) [ 0000000000000000000000000000000]
store_ln240          (store            ) [ 0000000000000000000000000000000]
icmp_ln241           (icmp             ) [ 0011111111111111111111111111111]
br_ln241             (br               ) [ 0000000000000000000000000000000]
add_ln245            (add              ) [ 0000000000000000000000000000000]
store_ln245          (store            ) [ 0000000000000000000000000000000]
add_ln247            (add              ) [ 0000000000000000000000000000000]
select_ln247         (select           ) [ 0011111111111111111111111111111]
store_ln242          (store            ) [ 0000000000000000000000000000000]
br_ln244             (br               ) [ 0011111111111111111111111111111]
store_ln252          (store            ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000]
storemerge_i         (phi              ) [ 0000000000000000000000000000001]
store_ln243          (store            ) [ 0000000000000000000000000000000]
br_ln249             (br               ) [ 0000000000000000000000000000000]
icmp_ln206           (icmp             ) [ 0011111111111111111111111111111]
empty_227            (speclooptripcount) [ 0000000000000000000000000000000]
br_ln206             (br               ) [ 0111111111111111111111111111111]
ret_ln273            (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_3_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_3_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_3_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_3_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_3_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_3_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sY_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pY_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pX_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config2>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i864"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_dense<ap_fixed,ap_fixed,ap_fixed >"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_205/3 tmp_V_206/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/22 write_ln229/23 write_ln229/24 write_ln229/25 write_ln229/26 write_ln229/27 write_ln229/28 write_ln229/29 "/>
</bind>
</comp>

<comp id="149" class="1004" name="w2_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_0_i22_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="4"/>
<pin id="164" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="i_0_i22 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_0_i22_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="4"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="15" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i22/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="ir1_0_i_i_i21_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i21 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="ir1_0_i_i_i21_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i21/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="in_index_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="in_index_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_V_20620_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="15"/>
<pin id="198" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_20620 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_20620_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="15"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_20620/20 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_V_20718_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="15"/>
<pin id="209" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_20718 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_V_20718_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="15"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_20718/20 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_V_20816_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="15"/>
<pin id="220" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_20816 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_20816_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="15"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_20816/20 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_V_20914_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="15"/>
<pin id="231" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_20914 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_V_20914_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="15"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_20914/20 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_V_21012_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="15"/>
<pin id="242" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21012 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_V_21012_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="15"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21012/20 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_V_21110_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="15"/>
<pin id="253" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21110 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_V_21110_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="15"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21110/20 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_V_2128_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="15"/>
<pin id="264" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2128 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_V_2128_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="15"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2128/20 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_V_2136_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="15"/>
<pin id="275" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2136 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_V_2136_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="15"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2136/20 "/>
</bind>
</comp>

<comp id="284" class="1005" name="phi_mul_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="15"/>
<pin id="286" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="phi_mul_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="15"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/20 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_V_214_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_214 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_V_214_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="32" slack="0"/>
<pin id="308" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="8" bw="32" slack="0"/>
<pin id="310" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="10" bw="32" slack="0"/>
<pin id="312" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="12" bw="32" slack="0"/>
<pin id="314" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="14" bw="32" slack="0"/>
<pin id="316" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_214/20 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_V_213_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_213 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_V_213_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="4" bw="32" slack="0"/>
<pin id="337" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="6" bw="32" slack="0"/>
<pin id="339" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="8" bw="32" slack="0"/>
<pin id="341" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="10" bw="32" slack="0"/>
<pin id="343" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="12" bw="32" slack="0"/>
<pin id="345" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="14" bw="32" slack="0"/>
<pin id="347" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_213/20 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_V_212_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_212 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_V_212_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="4" bw="32" slack="0"/>
<pin id="368" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="32" slack="0"/>
<pin id="370" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="8" bw="32" slack="0"/>
<pin id="372" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="10" bw="32" slack="0"/>
<pin id="374" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="12" bw="32" slack="0"/>
<pin id="376" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="14" bw="32" slack="0"/>
<pin id="378" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_212/20 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_V_211_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_211 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_V_211_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="4" bw="32" slack="0"/>
<pin id="399" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="6" bw="32" slack="0"/>
<pin id="401" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="8" bw="32" slack="0"/>
<pin id="403" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="10" bw="32" slack="0"/>
<pin id="405" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="12" bw="32" slack="0"/>
<pin id="407" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="14" bw="32" slack="0"/>
<pin id="409" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_211/20 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_V_210_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_210 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_V_210_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="32" slack="0"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="32" slack="0"/>
<pin id="432" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="8" bw="32" slack="0"/>
<pin id="434" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="10" bw="32" slack="0"/>
<pin id="436" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="12" bw="32" slack="0"/>
<pin id="438" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="14" bw="32" slack="0"/>
<pin id="440" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_210/20 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_V_209_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_209 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_V_209_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="4" bw="32" slack="0"/>
<pin id="461" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="6" bw="32" slack="0"/>
<pin id="463" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="8" bw="32" slack="0"/>
<pin id="465" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="10" bw="32" slack="0"/>
<pin id="467" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="12" bw="32" slack="0"/>
<pin id="469" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="14" bw="32" slack="0"/>
<pin id="471" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_209/20 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_V_208_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_208 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_V_208_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="32" slack="0"/>
<pin id="492" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="32" slack="0"/>
<pin id="494" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="8" bw="32" slack="0"/>
<pin id="496" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="10" bw="32" slack="0"/>
<pin id="498" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="12" bw="32" slack="0"/>
<pin id="500" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="14" bw="32" slack="0"/>
<pin id="502" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_208/20 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_V_207_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_207 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_V_207_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="4" bw="32" slack="0"/>
<pin id="523" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="6" bw="32" slack="0"/>
<pin id="525" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="8" bw="32" slack="0"/>
<pin id="527" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="10" bw="32" slack="0"/>
<pin id="529" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="12" bw="32" slack="0"/>
<pin id="531" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="14" bw="32" slack="0"/>
<pin id="533" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_207/20 "/>
</bind>
</comp>

<comp id="543" class="1005" name="storemerge_i_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="storemerge_i_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/30 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="0" index="2" bw="15" slack="7"/>
<pin id="558" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/14 "/>
</bind>
</comp>

<comp id="560" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="864" slack="0"/>
<pin id="562" dir="0" index="1" bw="96" slack="0"/>
<pin id="563" dir="0" index="2" bw="864" slack="0"/>
<pin id="564" dir="0" index="3" bw="32" slack="0"/>
<pin id="565" dir="0" index="4" bw="32" slack="0"/>
<pin id="566" dir="0" index="5" bw="32" slack="0"/>
<pin id="567" dir="0" index="6" bw="32" slack="0"/>
<pin id="568" dir="0" index="7" bw="32" slack="0"/>
<pin id="569" dir="0" index="8" bw="32" slack="0"/>
<pin id="570" dir="1" index="9" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="864" slack="0"/>
<pin id="580" dir="1" index="1" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_12_load/5 layer_in_V_12_load_1/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmpdata_V_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="96" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="0" index="2" bw="32" slack="2"/>
<pin id="587" dir="0" index="3" bw="32" slack="3"/>
<pin id="588" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln210_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="864" slack="0"/>
<pin id="593" dir="0" index="1" bw="864" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sX_3_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="icmp_ln215_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sY_3_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln215_19_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_19/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="pY_3_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_20_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="31" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="0" index="3" bw="6" slack="0"/>
<pin id="626" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln215_20_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="0"/>
<pin id="633" dir="0" index="1" bw="31" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_20/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="pX_3_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_21_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln215_21_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="31" slack="0"/>
<pin id="653" dir="0" index="1" bw="31" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_21/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln215_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="and_ln215_13_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_13/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln215_14_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_14/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="empty_223_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_223/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="5" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="empty_224_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="10" slack="0"/>
<pin id="696" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_224/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln532_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_22_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="864" slack="0"/>
<pin id="707" dir="0" index="1" bw="864" slack="0"/>
<pin id="708" dir="0" index="2" bw="11" slack="0"/>
<pin id="709" dir="0" index="3" bw="1" slack="0"/>
<pin id="710" dir="1" index="4" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sub_ln532_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="0"/>
<pin id="718" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sub_ln532_19_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="0"/>
<pin id="723" dir="0" index="1" bw="10" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_19/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln532_20_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="10" slack="0"/>
<pin id="730" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_20/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln532_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="0" index="2" bw="10" slack="0"/>
<pin id="737" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln532_13_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="864" slack="0"/>
<pin id="744" dir="0" index="2" bw="864" slack="0"/>
<pin id="745" dir="1" index="3" bw="864" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_13/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln532_14_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="10" slack="0"/>
<pin id="752" dir="0" index="2" bw="10" slack="0"/>
<pin id="753" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_14/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sub_ln532_21_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="0" index="1" bw="10" slack="0"/>
<pin id="760" dir="1" index="2" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_21/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln532_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ir_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln544_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="icmp_ln544_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln544/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln544_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_ln514_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln514/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln532_13_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_13/7 "/>
</bind>
</comp>

<comp id="803" class="1004" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="864" slack="1"/>
<pin id="805" dir="0" index="1" bw="10" slack="0"/>
<pin id="806" dir="1" index="2" bw="864" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln532_14_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="7"/>
<pin id="810" dir="1" index="1" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_14/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln532_7_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="10" slack="0"/>
<pin id="814" dir="1" index="2" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532_7/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="and_ln532_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="864" slack="1"/>
<pin id="819" dir="0" index="1" bw="864" slack="0"/>
<pin id="820" dir="1" index="2" bw="864" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln532/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln532_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="864" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln532/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln521_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/20 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="5" slack="0"/>
<pin id="836" dir="0" index="3" bw="5" slack="0"/>
<pin id="837" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/20 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_7_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="32" slack="0"/>
<pin id="846" dir="0" index="3" bw="32" slack="0"/>
<pin id="847" dir="0" index="4" bw="32" slack="0"/>
<pin id="848" dir="0" index="5" bw="32" slack="0"/>
<pin id="849" dir="0" index="6" bw="32" slack="0"/>
<pin id="850" dir="0" index="7" bw="32" slack="0"/>
<pin id="851" dir="0" index="8" bw="32" slack="0"/>
<pin id="852" dir="0" index="9" bw="3" slack="0"/>
<pin id="853" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln703_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/20 "/>
</bind>
</comp>

<comp id="867" class="1004" name="acc_0_V_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="31" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/20 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln237_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="23"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/29 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln250_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="23"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/29 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln250_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/29 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln252_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="23"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/29 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln252_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="23"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="0" index="2" bw="32" slack="0"/>
<pin id="906" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/29 "/>
</bind>
</comp>

<comp id="909" class="1004" name="store_ln239_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/29 "/>
</bind>
</comp>

<comp id="915" class="1004" name="store_ln240_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/29 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln241_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="23"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/29 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln245_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="23"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/29 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln245_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/29 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln247_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="23"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/29 "/>
</bind>
</comp>

<comp id="942" class="1004" name="select_ln247_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="23"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="0" index="2" bw="32" slack="0"/>
<pin id="946" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/29 "/>
</bind>
</comp>

<comp id="949" class="1004" name="store_ln242_store_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/29 "/>
</bind>
</comp>

<comp id="955" class="1004" name="store_ln252_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/30 "/>
</bind>
</comp>

<comp id="960" class="1004" name="store_ln243_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/30 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln206_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="15" slack="24"/>
<pin id="968" dir="0" index="1" bw="15" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/30 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_V_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="3"/>
<pin id="974" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="977" class="1005" name="tmp_V_205_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_205 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_V_206_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_206 "/>
</bind>
</comp>

<comp id="987" class="1005" name="sX_3_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="23"/>
<pin id="989" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sX_3_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="icmp_ln215_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="23"/>
<pin id="994" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="997" class="1005" name="sY_3_load_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="23"/>
<pin id="999" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sY_3_load "/>
</bind>
</comp>

<comp id="1002" class="1005" name="icmp_ln215_19_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="23"/>
<pin id="1004" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215_19 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="pY_3_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="23"/>
<pin id="1009" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pY_3_load "/>
</bind>
</comp>

<comp id="1013" class="1005" name="pX_3_load_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="23"/>
<pin id="1015" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pX_3_load "/>
</bind>
</comp>

<comp id="1019" class="1005" name="and_ln215_14_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_14 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="i_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="15" slack="0"/>
<pin id="1025" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="select_ln532_13_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="864" slack="1"/>
<pin id="1030" dir="1" index="1" bw="864" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_13 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="select_ln532_14_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="10" slack="1"/>
<pin id="1035" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_14 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="sub_ln532_21_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="10" slack="7"/>
<pin id="1040" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln532_21 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="w2_V_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="1048" class="1005" name="ir_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="1053" class="1005" name="select_ln544_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="icmp_ln514_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln514 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="zext_ln532_13_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="864" slack="1"/>
<pin id="1064" dir="1" index="1" bw="864" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln532_13 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="w2_V_load_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="15" slack="7"/>
<pin id="1069" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="1072" class="1005" name="lshr_ln532_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="864" slack="1"/>
<pin id="1074" dir="1" index="1" bw="864" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln532 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln532_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln532 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_0_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="31" slack="1"/>
<pin id="1084" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="add_ln521_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="0"/>
<pin id="1089" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln521 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="trunc_ln_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="1"/>
<pin id="1094" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln237_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="select_ln252_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="icmp_ln241_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="select_ln247_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="130" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="92" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="318"><net_src comp="277" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="319"><net_src comp="277" pin="4"/><net_sink comp="300" pin=4"/></net>

<net id="320"><net_src comp="277" pin="4"/><net_sink comp="300" pin=6"/></net>

<net id="321"><net_src comp="277" pin="4"/><net_sink comp="300" pin=8"/></net>

<net id="322"><net_src comp="277" pin="4"/><net_sink comp="300" pin=10"/></net>

<net id="323"><net_src comp="277" pin="4"/><net_sink comp="300" pin=12"/></net>

<net id="324"><net_src comp="277" pin="4"/><net_sink comp="300" pin=14"/></net>

<net id="325"><net_src comp="300" pin="16"/><net_sink comp="295" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="349"><net_src comp="266" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="350"><net_src comp="266" pin="4"/><net_sink comp="331" pin=4"/></net>

<net id="351"><net_src comp="266" pin="4"/><net_sink comp="331" pin=6"/></net>

<net id="352"><net_src comp="266" pin="4"/><net_sink comp="331" pin=8"/></net>

<net id="353"><net_src comp="266" pin="4"/><net_sink comp="331" pin=10"/></net>

<net id="354"><net_src comp="266" pin="4"/><net_sink comp="331" pin=12"/></net>

<net id="355"><net_src comp="266" pin="4"/><net_sink comp="331" pin=14"/></net>

<net id="356"><net_src comp="331" pin="16"/><net_sink comp="326" pin=0"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="380"><net_src comp="255" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="381"><net_src comp="255" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="382"><net_src comp="255" pin="4"/><net_sink comp="362" pin=6"/></net>

<net id="383"><net_src comp="255" pin="4"/><net_sink comp="362" pin=8"/></net>

<net id="384"><net_src comp="255" pin="4"/><net_sink comp="362" pin=10"/></net>

<net id="385"><net_src comp="255" pin="4"/><net_sink comp="362" pin=12"/></net>

<net id="386"><net_src comp="255" pin="4"/><net_sink comp="362" pin=14"/></net>

<net id="387"><net_src comp="362" pin="16"/><net_sink comp="357" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="411"><net_src comp="244" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="412"><net_src comp="244" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="413"><net_src comp="244" pin="4"/><net_sink comp="393" pin=4"/></net>

<net id="414"><net_src comp="244" pin="4"/><net_sink comp="393" pin=8"/></net>

<net id="415"><net_src comp="244" pin="4"/><net_sink comp="393" pin=10"/></net>

<net id="416"><net_src comp="244" pin="4"/><net_sink comp="393" pin=12"/></net>

<net id="417"><net_src comp="244" pin="4"/><net_sink comp="393" pin=14"/></net>

<net id="418"><net_src comp="393" pin="16"/><net_sink comp="388" pin=0"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="442"><net_src comp="233" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="443"><net_src comp="233" pin="4"/><net_sink comp="424" pin=2"/></net>

<net id="444"><net_src comp="233" pin="4"/><net_sink comp="424" pin=4"/></net>

<net id="445"><net_src comp="233" pin="4"/><net_sink comp="424" pin=6"/></net>

<net id="446"><net_src comp="233" pin="4"/><net_sink comp="424" pin=10"/></net>

<net id="447"><net_src comp="233" pin="4"/><net_sink comp="424" pin=12"/></net>

<net id="448"><net_src comp="233" pin="4"/><net_sink comp="424" pin=14"/></net>

<net id="449"><net_src comp="424" pin="16"/><net_sink comp="419" pin=0"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="473"><net_src comp="222" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="474"><net_src comp="222" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="475"><net_src comp="222" pin="4"/><net_sink comp="455" pin=4"/></net>

<net id="476"><net_src comp="222" pin="4"/><net_sink comp="455" pin=6"/></net>

<net id="477"><net_src comp="222" pin="4"/><net_sink comp="455" pin=8"/></net>

<net id="478"><net_src comp="222" pin="4"/><net_sink comp="455" pin=12"/></net>

<net id="479"><net_src comp="222" pin="4"/><net_sink comp="455" pin=14"/></net>

<net id="480"><net_src comp="455" pin="16"/><net_sink comp="450" pin=0"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="504"><net_src comp="211" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="505"><net_src comp="211" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="506"><net_src comp="211" pin="4"/><net_sink comp="486" pin=4"/></net>

<net id="507"><net_src comp="211" pin="4"/><net_sink comp="486" pin=6"/></net>

<net id="508"><net_src comp="211" pin="4"/><net_sink comp="486" pin=8"/></net>

<net id="509"><net_src comp="211" pin="4"/><net_sink comp="486" pin=10"/></net>

<net id="510"><net_src comp="211" pin="4"/><net_sink comp="486" pin=14"/></net>

<net id="511"><net_src comp="486" pin="16"/><net_sink comp="481" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="535"><net_src comp="200" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="536"><net_src comp="200" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="537"><net_src comp="200" pin="4"/><net_sink comp="517" pin=4"/></net>

<net id="538"><net_src comp="200" pin="4"/><net_sink comp="517" pin=6"/></net>

<net id="539"><net_src comp="200" pin="4"/><net_sink comp="517" pin=8"/></net>

<net id="540"><net_src comp="200" pin="4"/><net_sink comp="517" pin=10"/></net>

<net id="541"><net_src comp="200" pin="4"/><net_sink comp="517" pin=12"/></net>

<net id="542"><net_src comp="517" pin="16"/><net_sink comp="512" pin=0"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="90" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="571"><net_src comp="50" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="572"><net_src comp="6" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="8" pin="0"/><net_sink comp="560" pin=4"/></net>

<net id="574"><net_src comp="10" pin="0"/><net_sink comp="560" pin=5"/></net>

<net id="575"><net_src comp="12" pin="0"/><net_sink comp="560" pin=6"/></net>

<net id="576"><net_src comp="14" pin="0"/><net_sink comp="560" pin=7"/></net>

<net id="577"><net_src comp="16" pin="0"/><net_sink comp="560" pin=8"/></net>

<net id="581"><net_src comp="4" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="595"><net_src comp="560" pin="9"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="4" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="18" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="36" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="20" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="36" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="22" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="52" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="56" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="621" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="58" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="24" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="56" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="655"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="58" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="601" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="611" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="631" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="166" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="60" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="189" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="72" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="685" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="74" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="578" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="76" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="32" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="719"><net_src comp="685" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="693" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="685" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="693" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="685" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="699" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="715" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="727" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="746"><net_src comp="699" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="705" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="578" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="754"><net_src comp="699" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="721" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="685" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="78" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="733" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="178" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="772"><net_src comp="82" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="178" pin="4"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="189" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="82" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="84" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="774" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="66" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="178" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="86" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="88" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="96" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="288" pin="4"/><net_sink comp="826" pin=1"/></net>

<net id="838"><net_src comp="98" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="288" pin="4"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="100" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="102" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="854"><net_src comp="104" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="855"><net_src comp="200" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="856"><net_src comp="211" pin="4"/><net_sink comp="842" pin=2"/></net>

<net id="857"><net_src comp="222" pin="4"/><net_sink comp="842" pin=3"/></net>

<net id="858"><net_src comp="233" pin="4"/><net_sink comp="842" pin=4"/></net>

<net id="859"><net_src comp="244" pin="4"/><net_sink comp="842" pin=5"/></net>

<net id="860"><net_src comp="255" pin="4"/><net_sink comp="842" pin=6"/></net>

<net id="861"><net_src comp="266" pin="4"/><net_sink comp="842" pin=7"/></net>

<net id="862"><net_src comp="277" pin="4"/><net_sink comp="842" pin=8"/></net>

<net id="863"><net_src comp="832" pin="4"/><net_sink comp="842" pin=9"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="842" pin="10"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="867" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="874"><net_src comp="867" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="362" pin=4"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="393" pin=6"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="424" pin=8"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="455" pin=10"/></net>

<net id="879"><net_src comp="867" pin="2"/><net_sink comp="486" pin=12"/></net>

<net id="880"><net_src comp="867" pin="2"/><net_sink comp="517" pin=14"/></net>

<net id="885"><net_src comp="132" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="54" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="24" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="54" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="36" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="897" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="32" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="24" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="32" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="18" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="132" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="54" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="22" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="54" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="36" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="32" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="22" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="18" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="547" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="20" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="162" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="134" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="136" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="980"><net_src comp="136" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="985"><net_src comp="136" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="990"><net_src comp="597" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="995"><net_src comp="601" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1000"><net_src comp="607" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1005"><net_src comp="611" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1010"><net_src comp="617" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1016"><net_src comp="637" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1022"><net_src comp="669" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="675" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1031"><net_src comp="741" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1036"><net_src comp="749" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1041"><net_src comp="757" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1046"><net_src comp="149" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1051"><net_src comp="768" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1056"><net_src comp="786" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1061"><net_src comp="794" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="800" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1070"><net_src comp="156" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1075"><net_src comp="803" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1080"><net_src comp="822" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1085"><net_src comp="554" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1090"><net_src comp="826" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1095"><net_src comp="832" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="881" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="902" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1108"><net_src comp="921" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="942" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="547" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {22 23 24 25 26 27 28 29 }
	Port: layer_in_V_12 | {5 }
	Port: layer_in_row_Array_V_3_0_0 | {}
	Port: layer_in_row_Array_V_3_1_0 | {}
	Port: layer_in_row_Array_V_3_0_1 | {}
	Port: layer_in_row_Array_V_3_1_1 | {}
	Port: layer_in_row_Array_V_3_0_2 | {}
	Port: layer_in_row_Array_V_3_1_2 | {}
	Port: sX_3 | {29 30 }
	Port: sY_3 | {30 }
	Port: pY_3 | {29 }
	Port: pX_3 | {29 }
	Port: w2_V | {}
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : data_V_V | {2 3 4 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_V_12 | {5 6 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_0_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : layer_in_row_Array_V_3_1_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : sX_3 | {5 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : sY_3 | {5 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : pY_3 | {5 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : pX_3 | {5 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> : w2_V | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_19 : 1
		tmp_20 : 1
		icmp_ln215_20 : 2
		tmp_21 : 1
		icmp_ln215_21 : 2
		and_ln215 : 2
		and_ln215_13 : 3
		and_ln215_14 : 3
		i : 1
		br_ln215 : 3
	State 6
		empty_223 : 1
		tmp_s : 2
		empty_224 : 3
		icmp_ln532 : 3
		tmp_22 : 1
		sub_ln532 : 3
		sub_ln532_19 : 3
		sub_ln532_20 : 3
		select_ln532 : 4
		select_ln532_13 : 4
		select_ln532_14 : 4
		sub_ln532_21 : 5
		zext_ln532 : 1
		w2_V_addr : 2
		w2_V_load : 3
		ir : 1
		add_ln544 : 1
		icmp_ln544 : 2
		select_ln544 : 3
		icmp_ln514 : 1
		br_ln514 : 2
	State 7
		lshr_ln532 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		lshr_ln532_7 : 1
		and_ln532 : 2
		trunc_ln532 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln521 : 1
		trunc_ln : 1
		tmp_7 : 2
		acc_0_V : 3
		switch_ln532 : 2
		tmp_V_214 : 4
		tmp_V_213 : 4
		tmp_V_212 : 4
		tmp_V_211 : 4
		tmp_V_210 : 4
		tmp_V_209 : 4
		tmp_V_208 : 4
		tmp_V_207 : 4
		empty_225 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 30
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                              grp_fu_803                              |    0    |    0    |   3692  |   3216  |
|          |                          lshr_ln532_7_fu_811                         |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln532_fu_733                         |    0    |    0    |    0    |    10   |
|          |                        select_ln532_13_fu_741                        |    0    |    0    |    0    |   864   |
|  select  |                        select_ln532_14_fu_749                        |    0    |    0    |    0    |    10   |
|          |                          select_ln544_fu_786                         |    0    |    0    |    0    |    8    |
|          |                          select_ln252_fu_902                         |    0    |    0    |    0    |    32   |
|          |                          select_ln247_fu_942                         |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           and_ln215_fu_657                           |    0    |    0    |    0    |    2    |
|    and   |                          and_ln215_13_fu_663                         |    0    |    0    |    0    |    2    |
|          |                          and_ln215_14_fu_669                         |    0    |    0    |    0    |    2    |
|          |                           and_ln532_fu_817                           |    0    |    0    |    0    |   864   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554        |    2    |  3.538  |   309   |    19   |
|          | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               i_fu_675                               |    0    |    0    |    0    |    21   |
|          |                               ir_fu_768                              |    0    |    0    |    0    |    15   |
|          |                           add_ln544_fu_774                           |    0    |    0    |    0    |    15   |
|          |                           add_ln521_fu_826                           |    0    |    0    |    0    |    23   |
|    add   |                            acc_0_V_fu_867                            |    0    |    0    |    0    |    39   |
|          |                           add_ln250_fu_886                           |    0    |    0    |    0    |    39   |
|          |                           add_ln252_fu_897                           |    0    |    0    |    0    |    39   |
|          |                           add_ln245_fu_926                           |    0    |    0    |    0    |    39   |
|          |                           add_ln247_fu_937                           |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           icmp_ln215_fu_601                          |    0    |    0    |    0    |    18   |
|          |                         icmp_ln215_19_fu_611                         |    0    |    0    |    0    |    18   |
|          |                         icmp_ln215_20_fu_631                         |    0    |    0    |    0    |    18   |
|          |                         icmp_ln215_21_fu_651                         |    0    |    0    |    0    |    18   |
|   icmp   |                           icmp_ln532_fu_699                          |    0    |    0    |    0    |    13   |
|          |                           icmp_ln544_fu_780                          |    0    |    0    |    0    |    11   |
|          |                           icmp_ln514_fu_794                          |    0    |    0    |    0    |    11   |
|          |                           icmp_ln237_fu_881                          |    0    |    0    |    0    |    18   |
|          |                           icmp_ln241_fu_921                          |    0    |    0    |    0    |    18   |
|          |                           icmp_ln206_fu_966                          |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                             tmp_7_fu_842                             |    0    |    0    |    0    |    89   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           sub_ln532_fu_715                           |    0    |    0    |    0    |    14   |
|    sub   |                          sub_ln532_19_fu_721                         |    0    |    0    |    0    |    14   |
|          |                          sub_ln532_20_fu_727                         |    0    |    0    |    0    |    14   |
|          |                          sub_ln532_21_fu_757                         |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            grp_read_fu_136                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           grp_write_fu_142                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           tmpdata_V_fu_583                           |    0    |    0    |    0    |    0    |
|          |                             tmp_s_fu_685                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_20_fu_621                            |    0    |    0    |    0    |    0    |
|partselect|                             tmp_21_fu_641                            |    0    |    0    |    0    |    0    |
|          |                             tmp_22_fu_705                            |    0    |    0    |    0    |    0    |
|          |                            trunc_ln_fu_832                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                           empty_223_fu_681                           |    0    |    0    |    0    |    0    |
|          |                          trunc_ln532_fu_822                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                           empty_224_fu_693                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln532_fu_763                          |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln532_13_fu_800                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln532_14_fu_808                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                           sext_ln703_fu_864                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    2    |  3.538  |   4001  |   5654  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln521_reg_1087   |   16   |
|  and_ln215_14_reg_1019 |    1   |
|     i_0_i22_reg_162    |   15   |
|       i_reg_1023       |   15   |
| icmp_ln215_19_reg_1002 |    1   |
|   icmp_ln215_reg_992   |    1   |
|   icmp_ln237_reg_1096  |    1   |
|   icmp_ln241_reg_1105  |    1   |
|   icmp_ln514_reg_1058  |    1   |
|    in_index_reg_185    |    8   |
|  ir1_0_i_i_i21_reg_174 |    8   |
|       ir_reg_1048      |    8   |
|   lshr_ln532_reg_1072  |   864  |
|   pX_3_load_reg_1013   |   32   |
|   pY_3_load_reg_1007   |   32   |
|      p_0_reg_1082      |   31   |
|     phi_mul_reg_284    |   16   |
|    sX_3_load_reg_987   |   32   |
|    sY_3_load_reg_997   |   32   |
|  select_ln247_reg_1109 |   32   |
|  select_ln252_reg_1100 |   32   |
|select_ln532_13_reg_1028|   864  |
|select_ln532_14_reg_1033|   10   |
|  select_ln544_reg_1053 |    8   |
|  storemerge_i_reg_543  |   32   |
|  sub_ln532_21_reg_1038 |   10   |
|    tmp_V_205_reg_977   |   32   |
|   tmp_V_20620_reg_196  |   32   |
|    tmp_V_206_reg_982   |   32   |
|   tmp_V_20718_reg_207  |   32   |
|    tmp_V_207_reg_512   |   32   |
|   tmp_V_20816_reg_218  |   32   |
|    tmp_V_208_reg_481   |   32   |
|   tmp_V_20914_reg_229  |   32   |
|    tmp_V_209_reg_450   |   32   |
|   tmp_V_21012_reg_240  |   32   |
|    tmp_V_210_reg_419   |   32   |
|   tmp_V_21110_reg_251  |   32   |
|    tmp_V_211_reg_388   |   32   |
|   tmp_V_2128_reg_262   |   32   |
|    tmp_V_212_reg_357   |   32   |
|   tmp_V_2136_reg_273   |   32   |
|    tmp_V_213_reg_326   |   32   |
|    tmp_V_214_reg_295   |   32   |
|      tmp_V_reg_972     |   32   |
|  trunc_ln532_reg_1077  |   32   |
|    trunc_ln_reg_1092   |    3   |
|   w2_V_addr_reg_1043   |    8   |
|   w2_V_load_reg_1067   |   15   |
| zext_ln532_13_reg_1062 |   864  |
+------------------------+--------+
|          Total         |  3633  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142 |  p2  |   8  |  32  |   256  ||    41   |
| grp_access_fu_156 |  p0  |   2  |   8  |   16   ||    9    |
|  i_0_i22_reg_162  |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_803    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   322  ||  7.3084 ||    68   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |  4001  |  5654  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   68   |
|  Register |    -   |    -   |  3633  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |  7634  |  5722  |
+-----------+--------+--------+--------+--------+
