library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2x1 is
Port(
A,B,S : in STD_LOGIC;
Y : out STD_LOGIC
);
end mux2x1;

architecture Dataflow of mux2x1 is
begin
Y <= (A and not S) or (B and S);
end Dataflow;
