module card7seg(input logic [3:0] SW, output logic [6:0] HEX0);

    always@(*) begin 
        case(SW) 
            4'b0000: HEX0 = 7'b1111111; //blank
            4'b0001: HEX0 = 7'b0001000; //A
            4'b0010: HEX0 = 7'b0100100; //2
            4'b0011: HEX0 = 7'b0110000; //3
            4'b0100: HEX0 = 7'b0011001; //4 
            4'b0101: HEX0 = 7'b0010010; //5
            4'b0110: HEX0 = 7'b0000010; //6
            4'b0111: HEX0 = 7'b1111000; //7
            4'b1000: HEX0 = 7'b0000000; //8
            4'b1001: HEX0 = 7'b0010000; //9
            4'b1010: HEX0 = 7'b1000000; //10 
            4'b1011: HEX0 = 7'b1100001; //J
            4'b1100: HEX0 = 7'b0011000; //q
            4'b1101: HEX0 = 7'b0001001; //K 
            4'b1110: HEX0 = 7'b1111111; //blank
            4'b1111: HEX0 = 7'b1111111; //blank
            default: HEX0 = 7'b1111111; //blank
        endcase
    end
endmodule