|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
resize_original_image_data[0] => resize_original_image_data_reg[0].DATAIN
resize_original_image_data[1] => resize_original_image_data_reg[1].DATAIN
resize_original_image_data[2] => resize_original_image_data_reg[2].DATAIN
resize_original_image_data[3] => resize_original_image_data_reg[3].DATAIN
resize_original_image_data[4] => resize_original_image_data_reg[4].DATAIN
resize_original_image_data[5] => resize_original_image_data_reg[5].DATAIN
resize_original_image_data[6] => resize_original_image_data_reg[6].DATAIN
resize_original_image_data[7] => resize_original_image_data_reg[7].DATAIN
resize_original_image_data[8] => resize_original_image_data_reg[8].DATAIN
resize_original_image_data[9] => resize_original_image_data_reg[9].DATAIN
resize_original_image_data[10] => resize_original_image_data_reg[10].DATAIN
resize_original_image_data[11] => resize_original_image_data_reg[11].DATAIN
resize_original_image_data[12] => resize_original_image_data_reg[12].DATAIN
resize_original_image_data[13] => resize_original_image_data_reg[13].DATAIN
resize_original_image_data[14] => resize_original_image_data_reg[14].DATAIN
resize_original_image_data[15] => resize_original_image_data_reg[15].DATAIN
resize_original_image_data[16] => resize_original_image_data_reg[16].DATAIN
resize_original_image_data[17] => resize_original_image_data_reg[17].DATAIN
resize_original_image_data[18] => resize_original_image_data_reg[18].DATAIN
resize_original_image_data[19] => resize_original_image_data_reg[19].DATAIN
resize_original_image_data[20] => resize_original_image_data_reg[20].DATAIN
resize_original_image_data[21] => resize_original_image_data_reg[21].DATAIN
resize_original_image_data[22] => resize_original_image_data_reg[22].DATAIN
resize_original_image_data[23] => resize_original_image_data_reg[23].DATAIN
resize_original_image_data[24] => resize_original_image_data_reg[24].DATAIN
resize_original_image_data[25] => resize_original_image_data_reg[25].DATAIN
resize_original_image_data[26] => resize_original_image_data_reg[26].DATAIN
resize_original_image_data[27] => resize_original_image_data_reg[27].DATAIN
resize_original_image_data[28] => resize_original_image_data_reg[28].DATAIN
resize_original_image_data[29] => resize_original_image_data_reg[29].DATAIN
resize_original_image_data[30] => resize_original_image_data_reg[30].DATAIN
resize_original_image_data[31] => resize_original_image_data_reg[31].DATAIN
resize_original_image_ready[0] << resize_original_image_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_original_image_valid[0] => resize_original_image_valid_reg[0].DATAIN
resize_resized_image_data[0] << resize_resized_image_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[1] << resize_resized_image_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[2] << resize_resized_image_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[3] << resize_resized_image_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[4] << resize_resized_image_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[5] << resize_resized_image_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[6] << resize_resized_image_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[7] << resize_resized_image_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[8] << resize_resized_image_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[9] << resize_resized_image_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[10] << resize_resized_image_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[11] << resize_resized_image_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[12] << resize_resized_image_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[13] << resize_resized_image_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[14] << resize_resized_image_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[15] << resize_resized_image_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[16] << resize_resized_image_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[17] << resize_resized_image_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[18] << resize_resized_image_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[19] << resize_resized_image_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[20] << resize_resized_image_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[21] << resize_resized_image_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[22] << resize_resized_image_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[23] << resize_resized_image_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[24] << resize_resized_image_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[25] << resize_resized_image_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[26] << resize_resized_image_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[27] << resize_resized_image_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[28] << resize_resized_image_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[29] << resize_resized_image_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[30] << resize_resized_image_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_data[31] << resize_resized_image_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_resized_image_ready[0] => resize_resized_image_ready_reg[0].DATAIN
resize_resized_image_valid[0] << resize_resized_image_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_start[0] => resize_start_reg[0].DATAIN
resize_busy[0] << resize_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_done[0] << resize_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resize_stall[0] => resize_stall_reg[0].DATAIN
resize_ratio[0] => resize_ratio_reg[0].DATAIN
resize_ratio[1] => resize_ratio_reg[1].DATAIN
resize_ratio[2] => resize_ratio_reg[2].DATAIN
resize_ratio[3] => resize_ratio_reg[3].DATAIN
resize_ratio[4] => resize_ratio_reg[4].DATAIN
resize_ratio[5] => resize_ratio_reg[5].DATAIN
resize_ratio[6] => resize_ratio_reg[6].DATAIN
resize_ratio[7] => resize_ratio_reg[7].DATAIN
resize_ratio[8] => resize_ratio_reg[8].DATAIN
resize_ratio[9] => resize_ratio_reg[9].DATAIN
resize_ratio[10] => resize_ratio_reg[10].DATAIN
resize_ratio[11] => resize_ratio_reg[11].DATAIN
resize_ratio[12] => resize_ratio_reg[12].DATAIN
resize_ratio[13] => resize_ratio_reg[13].DATAIN
resize_ratio[14] => resize_ratio_reg[14].DATAIN
resize_ratio[15] => resize_ratio_reg[15].DATAIN
resize_ratio[16] => resize_ratio_reg[16].DATAIN
resize_ratio[17] => resize_ratio_reg[17].DATAIN
resize_ratio[18] => resize_ratio_reg[18].DATAIN
resize_ratio[19] => resize_ratio_reg[19].DATAIN
resize_ratio[20] => resize_ratio_reg[20].DATAIN
resize_ratio[21] => resize_ratio_reg[21].DATAIN
resize_ratio[22] => resize_ratio_reg[22].DATAIN
resize_ratio[23] => resize_ratio_reg[23].DATAIN
resize_ratio[24] => resize_ratio_reg[24].DATAIN
resize_ratio[25] => resize_ratio_reg[25].DATAIN
resize_ratio[26] => resize_ratio_reg[26].DATAIN
resize_ratio[27] => resize_ratio_reg[27].DATAIN
resize_ratio[28] => resize_ratio_reg[28].DATAIN
resize_ratio[29] => resize_ratio_reg[29].DATAIN
resize_ratio[30] => resize_ratio_reg[30].DATAIN
resize_ratio[31] => resize_ratio_reg[31].DATAIN
resize_rows[0] => resize_rows_reg[0].DATAIN
resize_rows[1] => resize_rows_reg[1].DATAIN
resize_rows[2] => resize_rows_reg[2].DATAIN
resize_rows[3] => resize_rows_reg[3].DATAIN
resize_rows[4] => resize_rows_reg[4].DATAIN
resize_rows[5] => resize_rows_reg[5].DATAIN
resize_rows[6] => resize_rows_reg[6].DATAIN
resize_rows[7] => resize_rows_reg[7].DATAIN
resize_rows[8] => resize_rows_reg[8].DATAIN
resize_rows[9] => resize_rows_reg[9].DATAIN
resize_rows[10] => resize_rows_reg[10].DATAIN
resize_rows[11] => resize_rows_reg[11].DATAIN
resize_rows[12] => resize_rows_reg[12].DATAIN
resize_rows[13] => resize_rows_reg[13].DATAIN
resize_rows[14] => resize_rows_reg[14].DATAIN
resize_rows[15] => resize_rows_reg[15].DATAIN
resize_rows[16] => resize_rows_reg[16].DATAIN
resize_rows[17] => resize_rows_reg[17].DATAIN
resize_rows[18] => resize_rows_reg[18].DATAIN
resize_rows[19] => resize_rows_reg[19].DATAIN
resize_rows[20] => resize_rows_reg[20].DATAIN
resize_rows[21] => resize_rows_reg[21].DATAIN
resize_rows[22] => resize_rows_reg[22].DATAIN
resize_rows[23] => resize_rows_reg[23].DATAIN
resize_rows[24] => resize_rows_reg[24].DATAIN
resize_rows[25] => resize_rows_reg[25].DATAIN
resize_rows[26] => resize_rows_reg[26].DATAIN
resize_rows[27] => resize_rows_reg[27].DATAIN
resize_rows[28] => resize_rows_reg[28].DATAIN
resize_rows[29] => resize_rows_reg[29].DATAIN
resize_rows[30] => resize_rows_reg[30].DATAIN
resize_rows[31] => resize_rows_reg[31].DATAIN
resize_cols[0] => resize_cols_reg[0].DATAIN
resize_cols[1] => resize_cols_reg[1].DATAIN
resize_cols[2] => resize_cols_reg[2].DATAIN
resize_cols[3] => resize_cols_reg[3].DATAIN
resize_cols[4] => resize_cols_reg[4].DATAIN
resize_cols[5] => resize_cols_reg[5].DATAIN
resize_cols[6] => resize_cols_reg[6].DATAIN
resize_cols[7] => resize_cols_reg[7].DATAIN
resize_cols[8] => resize_cols_reg[8].DATAIN
resize_cols[9] => resize_cols_reg[9].DATAIN
resize_cols[10] => resize_cols_reg[10].DATAIN
resize_cols[11] => resize_cols_reg[11].DATAIN
resize_cols[12] => resize_cols_reg[12].DATAIN
resize_cols[13] => resize_cols_reg[13].DATAIN
resize_cols[14] => resize_cols_reg[14].DATAIN
resize_cols[15] => resize_cols_reg[15].DATAIN
resize_cols[16] => resize_cols_reg[16].DATAIN
resize_cols[17] => resize_cols_reg[17].DATAIN
resize_cols[18] => resize_cols_reg[18].DATAIN
resize_cols[19] => resize_cols_reg[19].DATAIN
resize_cols[20] => resize_cols_reg[20].DATAIN
resize_cols[21] => resize_cols_reg[21].DATAIN
resize_cols[22] => resize_cols_reg[22].DATAIN
resize_cols[23] => resize_cols_reg[23].DATAIN
resize_cols[24] => resize_cols_reg[24].DATAIN
resize_cols[25] => resize_cols_reg[25].DATAIN
resize_cols[26] => resize_cols_reg[26].DATAIN
resize_cols[27] => resize_cols_reg[27].DATAIN
resize_cols[28] => resize_cols_reg[28].DATAIN
resize_cols[29] => resize_cols_reg[29].DATAIN
resize_cols[30] => resize_cols_reg[30].DATAIN
resize_cols[31] => resize_cols_reg[31].DATAIN


|quartus_compile|resize:resize_inst
start => start.IN1
busy <= resize_internal:resize_internal_inst.busy
clock => clock.IN1
cols[0] => cols[0].IN1
cols[1] => cols[1].IN1
cols[2] => cols[2].IN1
cols[3] => cols[3].IN1
cols[4] => cols[4].IN1
cols[5] => cols[5].IN1
cols[6] => cols[6].IN1
cols[7] => cols[7].IN1
cols[8] => cols[8].IN1
cols[9] => cols[9].IN1
cols[10] => cols[10].IN1
cols[11] => cols[11].IN1
cols[12] => cols[12].IN1
cols[13] => cols[13].IN1
cols[14] => cols[14].IN1
cols[15] => cols[15].IN1
cols[16] => cols[16].IN1
cols[17] => cols[17].IN1
cols[18] => cols[18].IN1
cols[19] => cols[19].IN1
cols[20] => cols[20].IN1
cols[21] => cols[21].IN1
cols[22] => cols[22].IN1
cols[23] => cols[23].IN1
cols[24] => cols[24].IN1
cols[25] => cols[25].IN1
cols[26] => cols[26].IN1
cols[27] => cols[27].IN1
cols[28] => cols[28].IN1
cols[29] => cols[29].IN1
cols[30] => cols[30].IN1
cols[31] => cols[31].IN1
original_image_data[0] => original_image_data[0].IN1
original_image_data[1] => original_image_data[1].IN1
original_image_data[2] => original_image_data[2].IN1
original_image_data[3] => original_image_data[3].IN1
original_image_data[4] => original_image_data[4].IN1
original_image_data[5] => original_image_data[5].IN1
original_image_data[6] => original_image_data[6].IN1
original_image_data[7] => original_image_data[7].IN1
original_image_data[8] => original_image_data[8].IN1
original_image_data[9] => original_image_data[9].IN1
original_image_data[10] => original_image_data[10].IN1
original_image_data[11] => original_image_data[11].IN1
original_image_data[12] => original_image_data[12].IN1
original_image_data[13] => original_image_data[13].IN1
original_image_data[14] => original_image_data[14].IN1
original_image_data[15] => original_image_data[15].IN1
original_image_data[16] => original_image_data[16].IN1
original_image_data[17] => original_image_data[17].IN1
original_image_data[18] => original_image_data[18].IN1
original_image_data[19] => original_image_data[19].IN1
original_image_data[20] => original_image_data[20].IN1
original_image_data[21] => original_image_data[21].IN1
original_image_data[22] => original_image_data[22].IN1
original_image_data[23] => original_image_data[23].IN1
original_image_data[24] => original_image_data[24].IN1
original_image_data[25] => original_image_data[25].IN1
original_image_data[26] => original_image_data[26].IN1
original_image_data[27] => original_image_data[27].IN1
original_image_data[28] => original_image_data[28].IN1
original_image_data[29] => original_image_data[29].IN1
original_image_data[30] => original_image_data[30].IN1
original_image_data[31] => original_image_data[31].IN1
original_image_ready <= resize_internal:resize_internal_inst.original_image_ready
original_image_valid => original_image_valid.IN1
ratio[0] => ratio[0].IN1
ratio[1] => ratio[1].IN1
ratio[2] => ratio[2].IN1
ratio[3] => ratio[3].IN1
ratio[4] => ratio[4].IN1
ratio[5] => ratio[5].IN1
ratio[6] => ratio[6].IN1
ratio[7] => ratio[7].IN1
ratio[8] => ratio[8].IN1
ratio[9] => ratio[9].IN1
ratio[10] => ratio[10].IN1
ratio[11] => ratio[11].IN1
ratio[12] => ratio[12].IN1
ratio[13] => ratio[13].IN1
ratio[14] => ratio[14].IN1
ratio[15] => ratio[15].IN1
ratio[16] => ratio[16].IN1
ratio[17] => ratio[17].IN1
ratio[18] => ratio[18].IN1
ratio[19] => ratio[19].IN1
ratio[20] => ratio[20].IN1
ratio[21] => ratio[21].IN1
ratio[22] => ratio[22].IN1
ratio[23] => ratio[23].IN1
ratio[24] => ratio[24].IN1
ratio[25] => ratio[25].IN1
ratio[26] => ratio[26].IN1
ratio[27] => ratio[27].IN1
ratio[28] => ratio[28].IN1
ratio[29] => ratio[29].IN1
ratio[30] => ratio[30].IN1
ratio[31] => ratio[31].IN1
resetn => resetn.IN1
resized_image_data[0] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[1] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[2] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[3] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[4] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[5] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[6] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[7] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[8] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[9] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[10] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[11] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[12] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[13] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[14] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[15] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[16] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[17] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[18] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[19] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[20] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[21] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[22] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[23] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[24] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[25] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[26] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[27] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[28] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[29] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[30] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_data[31] <= resize_internal:resize_internal_inst.resized_image_data
resized_image_ready => resized_image_ready.IN1
resized_image_valid <= resize_internal:resize_internal_inst.resized_image_valid
done <= resize_internal:resize_internal_inst.done
stall => stall.IN1
rows[0] => rows[0].IN1
rows[1] => rows[1].IN1
rows[2] => rows[2].IN1
rows[3] => rows[3].IN1
rows[4] => rows[4].IN1
rows[5] => rows[5].IN1
rows[6] => rows[6].IN1
rows[7] => rows[7].IN1
rows[8] => rows[8].IN1
rows[9] => rows[9].IN1
rows[10] => rows[10].IN1
rows[11] => rows[11].IN1
rows[12] => rows[12].IN1
rows[13] => rows[13].IN1
rows[14] => rows[14].IN1
rows[15] => rows[15].IN1
rows[16] => rows[16].IN1
rows[17] => rows[17].IN1
rows[18] => rows[18].IN1
rows[19] => rows[19].IN1
rows[20] => rows[20].IN1
rows[21] => rows[21].IN1
rows[22] => rows[22].IN1
rows[23] => rows[23].IN1
rows[24] => rows[24].IN1
rows[25] => rows[25].IN1
rows[26] => rows[26].IN1
rows[27] => rows[27].IN1
rows[28] => rows[28].IN1
rows[29] => rows[29].IN1
rows[30] => rows[30].IN1
rows[31] => rows[31].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst
clock => clock.IN1
resetn => resetn.IN1
original_image_valid => original_image_valid.IN1
original_image_ready <= resize_function_wrapper:resize_internal.avst_iord_bl_original_image_ready
original_image_data[0] => original_image_data[0].IN1
original_image_data[1] => original_image_data[1].IN1
original_image_data[2] => original_image_data[2].IN1
original_image_data[3] => original_image_data[3].IN1
original_image_data[4] => original_image_data[4].IN1
original_image_data[5] => original_image_data[5].IN1
original_image_data[6] => original_image_data[6].IN1
original_image_data[7] => original_image_data[7].IN1
original_image_data[8] => original_image_data[8].IN1
original_image_data[9] => original_image_data[9].IN1
original_image_data[10] => original_image_data[10].IN1
original_image_data[11] => original_image_data[11].IN1
original_image_data[12] => original_image_data[12].IN1
original_image_data[13] => original_image_data[13].IN1
original_image_data[14] => original_image_data[14].IN1
original_image_data[15] => original_image_data[15].IN1
original_image_data[16] => original_image_data[16].IN1
original_image_data[17] => original_image_data[17].IN1
original_image_data[18] => original_image_data[18].IN1
original_image_data[19] => original_image_data[19].IN1
original_image_data[20] => original_image_data[20].IN1
original_image_data[21] => original_image_data[21].IN1
original_image_data[22] => original_image_data[22].IN1
original_image_data[23] => original_image_data[23].IN1
original_image_data[24] => original_image_data[24].IN1
original_image_data[25] => original_image_data[25].IN1
original_image_data[26] => original_image_data[26].IN1
original_image_data[27] => original_image_data[27].IN1
original_image_data[28] => original_image_data[28].IN1
original_image_data[29] => original_image_data[29].IN1
original_image_data[30] => original_image_data[30].IN1
original_image_data[31] => original_image_data[31].IN1
resized_image_valid <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_valid
resized_image_ready => resized_image_ready.IN1
resized_image_data[0] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[1] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[2] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[3] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[4] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[5] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[6] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[7] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[8] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[9] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[10] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[11] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[12] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[13] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[14] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[15] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[16] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[17] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[18] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[19] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[20] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[21] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[22] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[23] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[24] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[25] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[26] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[27] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[28] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[29] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[30] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
resized_image_data[31] <= resize_function_wrapper:resize_internal.avst_iowr_bl_resized_image_data
ratio[0] => ratio[0].IN1
ratio[1] => ratio[1].IN1
ratio[2] => ratio[2].IN1
ratio[3] => ratio[3].IN1
ratio[4] => ratio[4].IN1
ratio[5] => ratio[5].IN1
ratio[6] => ratio[6].IN1
ratio[7] => ratio[7].IN1
ratio[8] => ratio[8].IN1
ratio[9] => ratio[9].IN1
ratio[10] => ratio[10].IN1
ratio[11] => ratio[11].IN1
ratio[12] => ratio[12].IN1
ratio[13] => ratio[13].IN1
ratio[14] => ratio[14].IN1
ratio[15] => ratio[15].IN1
ratio[16] => ratio[16].IN1
ratio[17] => ratio[17].IN1
ratio[18] => ratio[18].IN1
ratio[19] => ratio[19].IN1
ratio[20] => ratio[20].IN1
ratio[21] => ratio[21].IN1
ratio[22] => ratio[22].IN1
ratio[23] => ratio[23].IN1
ratio[24] => ratio[24].IN1
ratio[25] => ratio[25].IN1
ratio[26] => ratio[26].IN1
ratio[27] => ratio[27].IN1
ratio[28] => ratio[28].IN1
ratio[29] => ratio[29].IN1
ratio[30] => ratio[30].IN1
ratio[31] => ratio[31].IN1
rows[0] => rows[0].IN1
rows[1] => rows[1].IN1
rows[2] => rows[2].IN1
rows[3] => rows[3].IN1
rows[4] => rows[4].IN1
rows[5] => rows[5].IN1
rows[6] => rows[6].IN1
rows[7] => rows[7].IN1
rows[8] => rows[8].IN1
rows[9] => rows[9].IN1
rows[10] => rows[10].IN1
rows[11] => rows[11].IN1
rows[12] => rows[12].IN1
rows[13] => rows[13].IN1
rows[14] => rows[14].IN1
rows[15] => rows[15].IN1
rows[16] => rows[16].IN1
rows[17] => rows[17].IN1
rows[18] => rows[18].IN1
rows[19] => rows[19].IN1
rows[20] => rows[20].IN1
rows[21] => rows[21].IN1
rows[22] => rows[22].IN1
rows[23] => rows[23].IN1
rows[24] => rows[24].IN1
rows[25] => rows[25].IN1
rows[26] => rows[26].IN1
rows[27] => rows[27].IN1
rows[28] => rows[28].IN1
rows[29] => rows[29].IN1
rows[30] => rows[30].IN1
rows[31] => rows[31].IN1
cols[0] => cols[0].IN1
cols[1] => cols[1].IN1
cols[2] => cols[2].IN1
cols[3] => cols[3].IN1
cols[4] => cols[4].IN1
cols[5] => cols[5].IN1
cols[6] => cols[6].IN1
cols[7] => cols[7].IN1
cols[8] => cols[8].IN1
cols[9] => cols[9].IN1
cols[10] => cols[10].IN1
cols[11] => cols[11].IN1
cols[12] => cols[12].IN1
cols[13] => cols[13].IN1
cols[14] => cols[14].IN1
cols[15] => cols[15].IN1
cols[16] => cols[16].IN1
cols[17] => cols[17].IN1
cols[18] => cols[18].IN1
cols[19] => cols[19].IN1
cols[20] => cols[20].IN1
cols[21] => cols[21].IN1
cols[22] => cols[22].IN1
cols[23] => cols[23].IN1
cols[24] => cols[24].IN1
cols[25] => cols[25].IN1
cols[26] => cols[26].IN1
cols[27] => cols[27].IN1
cols[28] => cols[28].IN1
cols[29] => cols[29].IN1
cols[30] => cols[30].IN1
cols[31] => cols[31].IN1
start => start.IN1
busy <= resize_function_wrapper:resize_internal.busy
done <= resize_function_wrapper:resize_internal.done
stall => stall.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal
avst_iord_bl_do_data[0] => ~NO_FANOUT~
avst_iord_bl_do_data[1] => ~NO_FANOUT~
avst_iord_bl_do_data[2] => ~NO_FANOUT~
avst_iord_bl_do_data[3] => ~NO_FANOUT~
avst_iord_bl_do_data[4] => ~NO_FANOUT~
avst_iord_bl_do_data[5] => ~NO_FANOUT~
avst_iord_bl_do_data[6] => ~NO_FANOUT~
avst_iord_bl_do_data[7] => ~NO_FANOUT~
avst_iord_bl_do_data[8] => ~NO_FANOUT~
avst_iord_bl_do_data[9] => ~NO_FANOUT~
avst_iord_bl_do_data[10] => ~NO_FANOUT~
avst_iord_bl_do_data[11] => ~NO_FANOUT~
avst_iord_bl_do_data[12] => ~NO_FANOUT~
avst_iord_bl_do_data[13] => ~NO_FANOUT~
avst_iord_bl_do_data[14] => ~NO_FANOUT~
avst_iord_bl_do_data[15] => ~NO_FANOUT~
avst_iord_bl_do_data[16] => ~NO_FANOUT~
avst_iord_bl_do_data[17] => ~NO_FANOUT~
avst_iord_bl_do_data[18] => ~NO_FANOUT~
avst_iord_bl_do_data[19] => ~NO_FANOUT~
avst_iord_bl_do_data[20] => ~NO_FANOUT~
avst_iord_bl_do_data[21] => ~NO_FANOUT~
avst_iord_bl_do_data[22] => ~NO_FANOUT~
avst_iord_bl_do_data[23] => ~NO_FANOUT~
avst_iord_bl_do_data[24] => ~NO_FANOUT~
avst_iord_bl_do_data[25] => ~NO_FANOUT~
avst_iord_bl_do_data[26] => ~NO_FANOUT~
avst_iord_bl_do_data[27] => ~NO_FANOUT~
avst_iord_bl_do_data[28] => ~NO_FANOUT~
avst_iord_bl_do_data[29] => ~NO_FANOUT~
avst_iord_bl_do_data[30] => ~NO_FANOUT~
avst_iord_bl_do_data[31] => ~NO_FANOUT~
avst_iord_bl_do_data[32] => ~NO_FANOUT~
avst_iord_bl_do_data[33] => ~NO_FANOUT~
avst_iord_bl_do_data[34] => ~NO_FANOUT~
avst_iord_bl_do_data[35] => ~NO_FANOUT~
avst_iord_bl_do_data[36] => ~NO_FANOUT~
avst_iord_bl_do_data[37] => ~NO_FANOUT~
avst_iord_bl_do_data[38] => ~NO_FANOUT~
avst_iord_bl_do_data[39] => ~NO_FANOUT~
avst_iord_bl_do_data[40] => ~NO_FANOUT~
avst_iord_bl_do_data[41] => ~NO_FANOUT~
avst_iord_bl_do_data[42] => ~NO_FANOUT~
avst_iord_bl_do_data[43] => ~NO_FANOUT~
avst_iord_bl_do_data[44] => ~NO_FANOUT~
avst_iord_bl_do_data[45] => ~NO_FANOUT~
avst_iord_bl_do_data[46] => ~NO_FANOUT~
avst_iord_bl_do_data[47] => ~NO_FANOUT~
avst_iord_bl_do_data[48] => ~NO_FANOUT~
avst_iord_bl_do_data[49] => ~NO_FANOUT~
avst_iord_bl_do_data[50] => ~NO_FANOUT~
avst_iord_bl_do_data[51] => ~NO_FANOUT~
avst_iord_bl_do_data[52] => ~NO_FANOUT~
avst_iord_bl_do_data[53] => ~NO_FANOUT~
avst_iord_bl_do_data[54] => ~NO_FANOUT~
avst_iord_bl_do_data[55] => ~NO_FANOUT~
avst_iord_bl_do_data[56] => ~NO_FANOUT~
avst_iord_bl_do_data[57] => ~NO_FANOUT~
avst_iord_bl_do_data[58] => ~NO_FANOUT~
avst_iord_bl_do_data[59] => ~NO_FANOUT~
avst_iord_bl_do_data[60] => ~NO_FANOUT~
avst_iord_bl_do_data[61] => ~NO_FANOUT~
avst_iord_bl_do_data[62] => ~NO_FANOUT~
avst_iord_bl_do_data[63] => ~NO_FANOUT~
avst_iord_bl_do_data[64] => ~NO_FANOUT~
avst_iord_bl_do_data[65] => ~NO_FANOUT~
avst_iord_bl_do_data[66] => ~NO_FANOUT~
avst_iord_bl_do_data[67] => ~NO_FANOUT~
avst_iord_bl_do_data[68] => ~NO_FANOUT~
avst_iord_bl_do_data[69] => ~NO_FANOUT~
avst_iord_bl_do_data[70] => ~NO_FANOUT~
avst_iord_bl_do_data[71] => ~NO_FANOUT~
avst_iord_bl_do_data[72] => ~NO_FANOUT~
avst_iord_bl_do_data[73] => ~NO_FANOUT~
avst_iord_bl_do_data[74] => ~NO_FANOUT~
avst_iord_bl_do_data[75] => ~NO_FANOUT~
avst_iord_bl_do_data[76] => ~NO_FANOUT~
avst_iord_bl_do_data[77] => ~NO_FANOUT~
avst_iord_bl_do_data[78] => ~NO_FANOUT~
avst_iord_bl_do_data[79] => ~NO_FANOUT~
avst_iord_bl_do_data[80] => ~NO_FANOUT~
avst_iord_bl_do_data[81] => ~NO_FANOUT~
avst_iord_bl_do_data[82] => ~NO_FANOUT~
avst_iord_bl_do_data[83] => ~NO_FANOUT~
avst_iord_bl_do_data[84] => ~NO_FANOUT~
avst_iord_bl_do_data[85] => ~NO_FANOUT~
avst_iord_bl_do_data[86] => ~NO_FANOUT~
avst_iord_bl_do_data[87] => ~NO_FANOUT~
avst_iord_bl_do_data[88] => ~NO_FANOUT~
avst_iord_bl_do_data[89] => ~NO_FANOUT~
avst_iord_bl_do_data[90] => ~NO_FANOUT~
avst_iord_bl_do_data[91] => ~NO_FANOUT~
avst_iord_bl_do_data[92] => ~NO_FANOUT~
avst_iord_bl_do_data[93] => ~NO_FANOUT~
avst_iord_bl_do_data[94] => ~NO_FANOUT~
avst_iord_bl_do_data[95] => ~NO_FANOUT~
avst_iord_bl_do_valid[0] => ~NO_FANOUT~
avst_iord_bl_original_image_data[0] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[0]
avst_iord_bl_original_image_data[1] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[1]
avst_iord_bl_original_image_data[2] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[2]
avst_iord_bl_original_image_data[3] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[3]
avst_iord_bl_original_image_data[4] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[4]
avst_iord_bl_original_image_data[5] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[5]
avst_iord_bl_original_image_data[6] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[6]
avst_iord_bl_original_image_data[7] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[7]
avst_iord_bl_original_image_data[8] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[8]
avst_iord_bl_original_image_data[9] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[9]
avst_iord_bl_original_image_data[10] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[10]
avst_iord_bl_original_image_data[11] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[11]
avst_iord_bl_original_image_data[12] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[12]
avst_iord_bl_original_image_data[13] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[13]
avst_iord_bl_original_image_data[14] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[14]
avst_iord_bl_original_image_data[15] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[15]
avst_iord_bl_original_image_data[16] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[16]
avst_iord_bl_original_image_data[17] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[17]
avst_iord_bl_original_image_data[18] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[18]
avst_iord_bl_original_image_data[19] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[19]
avst_iord_bl_original_image_data[20] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[20]
avst_iord_bl_original_image_data[21] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[21]
avst_iord_bl_original_image_data[22] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[22]
avst_iord_bl_original_image_data[23] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[23]
avst_iord_bl_original_image_data[24] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[24]
avst_iord_bl_original_image_data[25] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[25]
avst_iord_bl_original_image_data[26] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[26]
avst_iord_bl_original_image_data[27] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[27]
avst_iord_bl_original_image_data[28] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[28]
avst_iord_bl_original_image_data[29] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[29]
avst_iord_bl_original_image_data[30] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[30]
avst_iord_bl_original_image_data[31] => resize_function:theresize_function.in_iord_bl_original_image_i_fifodata[31]
avst_iord_bl_original_image_valid[0] => resize_function:theresize_function.in_iord_bl_original_image_i_fifovalid[0]
avst_iowr_bl_resized_image_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_resized_image_ready[0] => resize_function:theresize_function.in_iowr_bl_resized_image_i_fifoready[0]
avst_iowr_bl_return_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_return_ready[0] => ~NO_FANOUT~
cols[0] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[64]
cols[1] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[65]
cols[2] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[66]
cols[3] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[67]
cols[4] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[68]
cols[5] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[69]
cols[6] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[70]
cols[7] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[71]
cols[8] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[72]
cols[9] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[73]
cols[10] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[74]
cols[11] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[75]
cols[12] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[76]
cols[13] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[77]
cols[14] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[78]
cols[15] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[79]
cols[16] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[80]
cols[17] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[81]
cols[18] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[82]
cols[19] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[83]
cols[20] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[84]
cols[21] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[85]
cols[22] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[86]
cols[23] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[87]
cols[24] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[88]
cols[25] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[89]
cols[26] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[90]
cols[27] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[91]
cols[28] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[92]
cols[29] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[93]
cols[30] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[94]
cols[31] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[95]
ratio[0] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[0]
ratio[1] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[1]
ratio[2] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[2]
ratio[3] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[3]
ratio[4] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[4]
ratio[5] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[5]
ratio[6] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[6]
ratio[7] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[7]
ratio[8] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[8]
ratio[9] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[9]
ratio[10] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[10]
ratio[11] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[11]
ratio[12] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[12]
ratio[13] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[13]
ratio[14] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[14]
ratio[15] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[15]
ratio[16] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[16]
ratio[17] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[17]
ratio[18] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[18]
ratio[19] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[19]
ratio[20] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[20]
ratio[21] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[21]
ratio[22] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[22]
ratio[23] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[23]
ratio[24] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[24]
ratio[25] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[25]
ratio[26] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[26]
ratio[27] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[27]
ratio[28] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[28]
ratio[29] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[29]
ratio[30] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[30]
ratio[31] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[31]
rows[0] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[32]
rows[1] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[33]
rows[2] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[34]
rows[3] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[35]
rows[4] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[36]
rows[5] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[37]
rows[6] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[38]
rows[7] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[39]
rows[8] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[40]
rows[9] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[41]
rows[10] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[42]
rows[11] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[43]
rows[12] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[44]
rows[13] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[45]
rows[14] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[46]
rows[15] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[47]
rows[16] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[48]
rows[17] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[49]
rows[18] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[50]
rows[19] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[51]
rows[20] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[52]
rows[21] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[53]
rows[22] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[54]
rows[23] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[55]
rows[24] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[56]
rows[25] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[57]
rows[26] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[58]
rows[27] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[59]
rows[28] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[60]
rows[29] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[61]
rows[30] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[62]
rows[31] => resize_function:theresize_function.in_iord_bl_do_i_fifodata[63]
stall[0] => resize_function:theresize_function.in_iowr_bl_return_i_fifoready[0]
stall_in[0] => ~NO_FANOUT~
start[0] => busy_and_q[0].IN1
start[0] => resize_function:theresize_function.in_iord_bl_do_i_fifovalid[0]
valid_in[0] => ~NO_FANOUT~
avst_iord_bl_do_ready[0] <= resize_function:theresize_function.out_iord_bl_do_o_fifoready[0]
avst_iord_bl_original_image_ready[0] <= resize_function:theresize_function.out_iord_bl_original_image_o_fifoready[0]
avst_iowr_bl_resized_image_data[0] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[0]
avst_iowr_bl_resized_image_data[1] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[1]
avst_iowr_bl_resized_image_data[2] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[2]
avst_iowr_bl_resized_image_data[3] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[3]
avst_iowr_bl_resized_image_data[4] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[4]
avst_iowr_bl_resized_image_data[5] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[5]
avst_iowr_bl_resized_image_data[6] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[6]
avst_iowr_bl_resized_image_data[7] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[7]
avst_iowr_bl_resized_image_data[8] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[8]
avst_iowr_bl_resized_image_data[9] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[9]
avst_iowr_bl_resized_image_data[10] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[10]
avst_iowr_bl_resized_image_data[11] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[11]
avst_iowr_bl_resized_image_data[12] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[12]
avst_iowr_bl_resized_image_data[13] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[13]
avst_iowr_bl_resized_image_data[14] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[14]
avst_iowr_bl_resized_image_data[15] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[15]
avst_iowr_bl_resized_image_data[16] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[16]
avst_iowr_bl_resized_image_data[17] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[17]
avst_iowr_bl_resized_image_data[18] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[18]
avst_iowr_bl_resized_image_data[19] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[19]
avst_iowr_bl_resized_image_data[20] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[20]
avst_iowr_bl_resized_image_data[21] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[21]
avst_iowr_bl_resized_image_data[22] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[22]
avst_iowr_bl_resized_image_data[23] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[23]
avst_iowr_bl_resized_image_data[24] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[24]
avst_iowr_bl_resized_image_data[25] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[25]
avst_iowr_bl_resized_image_data[26] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[26]
avst_iowr_bl_resized_image_data[27] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[27]
avst_iowr_bl_resized_image_data[28] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[28]
avst_iowr_bl_resized_image_data[29] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[29]
avst_iowr_bl_resized_image_data[30] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[30]
avst_iowr_bl_resized_image_data[31] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifodata[31]
avst_iowr_bl_resized_image_valid[0] <= resize_function:theresize_function.out_iowr_bl_resized_image_o_fifovalid[0]
avst_iowr_bl_return_data[0] <= resize_function:theresize_function.out_iowr_bl_return_o_fifodata[0]
avst_iowr_bl_return_valid[0] <= resize_function:theresize_function.out_iowr_bl_return_o_fifovalid[0]
busy[0] <= busy_or_q.DB_MAX_OUTPUT_PORT_TYPE
done[0] <= resize_function:theresize_function.out_iowr_bl_return_o_fifovalid[0]
clock => resize_function:theresize_function.clock
clock => acl_reset_wire:thereset_wire_inst.clock
resetn => resize_function:theresize_function.resetn
resetn => acl_reset_wire:thereset_wire_inst.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function
in_arg_do[0] => ~NO_FANOUT~
in_arg_do[1] => ~NO_FANOUT~
in_arg_do[2] => ~NO_FANOUT~
in_arg_do[3] => ~NO_FANOUT~
in_arg_do[4] => ~NO_FANOUT~
in_arg_do[5] => ~NO_FANOUT~
in_arg_do[6] => ~NO_FANOUT~
in_arg_do[7] => ~NO_FANOUT~
in_arg_do[8] => ~NO_FANOUT~
in_arg_do[9] => ~NO_FANOUT~
in_arg_do[10] => ~NO_FANOUT~
in_arg_do[11] => ~NO_FANOUT~
in_arg_do[12] => ~NO_FANOUT~
in_arg_do[13] => ~NO_FANOUT~
in_arg_do[14] => ~NO_FANOUT~
in_arg_do[15] => ~NO_FANOUT~
in_arg_do[16] => ~NO_FANOUT~
in_arg_do[17] => ~NO_FANOUT~
in_arg_do[18] => ~NO_FANOUT~
in_arg_do[19] => ~NO_FANOUT~
in_arg_do[20] => ~NO_FANOUT~
in_arg_do[21] => ~NO_FANOUT~
in_arg_do[22] => ~NO_FANOUT~
in_arg_do[23] => ~NO_FANOUT~
in_arg_do[24] => ~NO_FANOUT~
in_arg_do[25] => ~NO_FANOUT~
in_arg_do[26] => ~NO_FANOUT~
in_arg_do[27] => ~NO_FANOUT~
in_arg_do[28] => ~NO_FANOUT~
in_arg_do[29] => ~NO_FANOUT~
in_arg_do[30] => ~NO_FANOUT~
in_arg_do[31] => ~NO_FANOUT~
in_arg_do[32] => ~NO_FANOUT~
in_arg_do[33] => ~NO_FANOUT~
in_arg_do[34] => ~NO_FANOUT~
in_arg_do[35] => ~NO_FANOUT~
in_arg_do[36] => ~NO_FANOUT~
in_arg_do[37] => ~NO_FANOUT~
in_arg_do[38] => ~NO_FANOUT~
in_arg_do[39] => ~NO_FANOUT~
in_arg_do[40] => ~NO_FANOUT~
in_arg_do[41] => ~NO_FANOUT~
in_arg_do[42] => ~NO_FANOUT~
in_arg_do[43] => ~NO_FANOUT~
in_arg_do[44] => ~NO_FANOUT~
in_arg_do[45] => ~NO_FANOUT~
in_arg_do[46] => ~NO_FANOUT~
in_arg_do[47] => ~NO_FANOUT~
in_arg_do[48] => ~NO_FANOUT~
in_arg_do[49] => ~NO_FANOUT~
in_arg_do[50] => ~NO_FANOUT~
in_arg_do[51] => ~NO_FANOUT~
in_arg_do[52] => ~NO_FANOUT~
in_arg_do[53] => ~NO_FANOUT~
in_arg_do[54] => ~NO_FANOUT~
in_arg_do[55] => ~NO_FANOUT~
in_arg_do[56] => ~NO_FANOUT~
in_arg_do[57] => ~NO_FANOUT~
in_arg_do[58] => ~NO_FANOUT~
in_arg_do[59] => ~NO_FANOUT~
in_arg_do[60] => ~NO_FANOUT~
in_arg_do[61] => ~NO_FANOUT~
in_arg_do[62] => ~NO_FANOUT~
in_arg_do[63] => ~NO_FANOUT~
in_arg_original_image[0] => ~NO_FANOUT~
in_arg_original_image[1] => ~NO_FANOUT~
in_arg_original_image[2] => ~NO_FANOUT~
in_arg_original_image[3] => ~NO_FANOUT~
in_arg_original_image[4] => ~NO_FANOUT~
in_arg_original_image[5] => ~NO_FANOUT~
in_arg_original_image[6] => ~NO_FANOUT~
in_arg_original_image[7] => ~NO_FANOUT~
in_arg_original_image[8] => ~NO_FANOUT~
in_arg_original_image[9] => ~NO_FANOUT~
in_arg_original_image[10] => ~NO_FANOUT~
in_arg_original_image[11] => ~NO_FANOUT~
in_arg_original_image[12] => ~NO_FANOUT~
in_arg_original_image[13] => ~NO_FANOUT~
in_arg_original_image[14] => ~NO_FANOUT~
in_arg_original_image[15] => ~NO_FANOUT~
in_arg_original_image[16] => ~NO_FANOUT~
in_arg_original_image[17] => ~NO_FANOUT~
in_arg_original_image[18] => ~NO_FANOUT~
in_arg_original_image[19] => ~NO_FANOUT~
in_arg_original_image[20] => ~NO_FANOUT~
in_arg_original_image[21] => ~NO_FANOUT~
in_arg_original_image[22] => ~NO_FANOUT~
in_arg_original_image[23] => ~NO_FANOUT~
in_arg_original_image[24] => ~NO_FANOUT~
in_arg_original_image[25] => ~NO_FANOUT~
in_arg_original_image[26] => ~NO_FANOUT~
in_arg_original_image[27] => ~NO_FANOUT~
in_arg_original_image[28] => ~NO_FANOUT~
in_arg_original_image[29] => ~NO_FANOUT~
in_arg_original_image[30] => ~NO_FANOUT~
in_arg_original_image[31] => ~NO_FANOUT~
in_arg_original_image[32] => ~NO_FANOUT~
in_arg_original_image[33] => ~NO_FANOUT~
in_arg_original_image[34] => ~NO_FANOUT~
in_arg_original_image[35] => ~NO_FANOUT~
in_arg_original_image[36] => ~NO_FANOUT~
in_arg_original_image[37] => ~NO_FANOUT~
in_arg_original_image[38] => ~NO_FANOUT~
in_arg_original_image[39] => ~NO_FANOUT~
in_arg_original_image[40] => ~NO_FANOUT~
in_arg_original_image[41] => ~NO_FANOUT~
in_arg_original_image[42] => ~NO_FANOUT~
in_arg_original_image[43] => ~NO_FANOUT~
in_arg_original_image[44] => ~NO_FANOUT~
in_arg_original_image[45] => ~NO_FANOUT~
in_arg_original_image[46] => ~NO_FANOUT~
in_arg_original_image[47] => ~NO_FANOUT~
in_arg_original_image[48] => ~NO_FANOUT~
in_arg_original_image[49] => ~NO_FANOUT~
in_arg_original_image[50] => ~NO_FANOUT~
in_arg_original_image[51] => ~NO_FANOUT~
in_arg_original_image[52] => ~NO_FANOUT~
in_arg_original_image[53] => ~NO_FANOUT~
in_arg_original_image[54] => ~NO_FANOUT~
in_arg_original_image[55] => ~NO_FANOUT~
in_arg_original_image[56] => ~NO_FANOUT~
in_arg_original_image[57] => ~NO_FANOUT~
in_arg_original_image[58] => ~NO_FANOUT~
in_arg_original_image[59] => ~NO_FANOUT~
in_arg_original_image[60] => ~NO_FANOUT~
in_arg_original_image[61] => ~NO_FANOUT~
in_arg_original_image[62] => ~NO_FANOUT~
in_arg_original_image[63] => ~NO_FANOUT~
in_arg_resized_image[0] => ~NO_FANOUT~
in_arg_resized_image[1] => ~NO_FANOUT~
in_arg_resized_image[2] => ~NO_FANOUT~
in_arg_resized_image[3] => ~NO_FANOUT~
in_arg_resized_image[4] => ~NO_FANOUT~
in_arg_resized_image[5] => ~NO_FANOUT~
in_arg_resized_image[6] => ~NO_FANOUT~
in_arg_resized_image[7] => ~NO_FANOUT~
in_arg_resized_image[8] => ~NO_FANOUT~
in_arg_resized_image[9] => ~NO_FANOUT~
in_arg_resized_image[10] => ~NO_FANOUT~
in_arg_resized_image[11] => ~NO_FANOUT~
in_arg_resized_image[12] => ~NO_FANOUT~
in_arg_resized_image[13] => ~NO_FANOUT~
in_arg_resized_image[14] => ~NO_FANOUT~
in_arg_resized_image[15] => ~NO_FANOUT~
in_arg_resized_image[16] => ~NO_FANOUT~
in_arg_resized_image[17] => ~NO_FANOUT~
in_arg_resized_image[18] => ~NO_FANOUT~
in_arg_resized_image[19] => ~NO_FANOUT~
in_arg_resized_image[20] => ~NO_FANOUT~
in_arg_resized_image[21] => ~NO_FANOUT~
in_arg_resized_image[22] => ~NO_FANOUT~
in_arg_resized_image[23] => ~NO_FANOUT~
in_arg_resized_image[24] => ~NO_FANOUT~
in_arg_resized_image[25] => ~NO_FANOUT~
in_arg_resized_image[26] => ~NO_FANOUT~
in_arg_resized_image[27] => ~NO_FANOUT~
in_arg_resized_image[28] => ~NO_FANOUT~
in_arg_resized_image[29] => ~NO_FANOUT~
in_arg_resized_image[30] => ~NO_FANOUT~
in_arg_resized_image[31] => ~NO_FANOUT~
in_arg_resized_image[32] => ~NO_FANOUT~
in_arg_resized_image[33] => ~NO_FANOUT~
in_arg_resized_image[34] => ~NO_FANOUT~
in_arg_resized_image[35] => ~NO_FANOUT~
in_arg_resized_image[36] => ~NO_FANOUT~
in_arg_resized_image[37] => ~NO_FANOUT~
in_arg_resized_image[38] => ~NO_FANOUT~
in_arg_resized_image[39] => ~NO_FANOUT~
in_arg_resized_image[40] => ~NO_FANOUT~
in_arg_resized_image[41] => ~NO_FANOUT~
in_arg_resized_image[42] => ~NO_FANOUT~
in_arg_resized_image[43] => ~NO_FANOUT~
in_arg_resized_image[44] => ~NO_FANOUT~
in_arg_resized_image[45] => ~NO_FANOUT~
in_arg_resized_image[46] => ~NO_FANOUT~
in_arg_resized_image[47] => ~NO_FANOUT~
in_arg_resized_image[48] => ~NO_FANOUT~
in_arg_resized_image[49] => ~NO_FANOUT~
in_arg_resized_image[50] => ~NO_FANOUT~
in_arg_resized_image[51] => ~NO_FANOUT~
in_arg_resized_image[52] => ~NO_FANOUT~
in_arg_resized_image[53] => ~NO_FANOUT~
in_arg_resized_image[54] => ~NO_FANOUT~
in_arg_resized_image[55] => ~NO_FANOUT~
in_arg_resized_image[56] => ~NO_FANOUT~
in_arg_resized_image[57] => ~NO_FANOUT~
in_arg_resized_image[58] => ~NO_FANOUT~
in_arg_resized_image[59] => ~NO_FANOUT~
in_arg_resized_image[60] => ~NO_FANOUT~
in_arg_resized_image[61] => ~NO_FANOUT~
in_arg_resized_image[62] => ~NO_FANOUT~
in_arg_resized_image[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_do_i_fifodata[0] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifodata[1] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[1]
in_iord_bl_do_i_fifodata[2] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[2]
in_iord_bl_do_i_fifodata[3] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[3]
in_iord_bl_do_i_fifodata[4] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[4]
in_iord_bl_do_i_fifodata[5] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[5]
in_iord_bl_do_i_fifodata[6] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[6]
in_iord_bl_do_i_fifodata[7] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[7]
in_iord_bl_do_i_fifodata[8] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[8]
in_iord_bl_do_i_fifodata[9] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[9]
in_iord_bl_do_i_fifodata[10] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[10]
in_iord_bl_do_i_fifodata[11] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[11]
in_iord_bl_do_i_fifodata[12] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[12]
in_iord_bl_do_i_fifodata[13] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[13]
in_iord_bl_do_i_fifodata[14] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[14]
in_iord_bl_do_i_fifodata[15] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[15]
in_iord_bl_do_i_fifodata[16] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[16]
in_iord_bl_do_i_fifodata[17] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[17]
in_iord_bl_do_i_fifodata[18] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[18]
in_iord_bl_do_i_fifodata[19] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[19]
in_iord_bl_do_i_fifodata[20] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[20]
in_iord_bl_do_i_fifodata[21] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[21]
in_iord_bl_do_i_fifodata[22] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[22]
in_iord_bl_do_i_fifodata[23] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[23]
in_iord_bl_do_i_fifodata[24] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[24]
in_iord_bl_do_i_fifodata[25] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[25]
in_iord_bl_do_i_fifodata[26] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[26]
in_iord_bl_do_i_fifodata[27] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[27]
in_iord_bl_do_i_fifodata[28] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[28]
in_iord_bl_do_i_fifodata[29] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[29]
in_iord_bl_do_i_fifodata[30] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[30]
in_iord_bl_do_i_fifodata[31] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[31]
in_iord_bl_do_i_fifodata[32] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[32]
in_iord_bl_do_i_fifodata[33] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[33]
in_iord_bl_do_i_fifodata[34] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[34]
in_iord_bl_do_i_fifodata[35] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[35]
in_iord_bl_do_i_fifodata[36] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[36]
in_iord_bl_do_i_fifodata[37] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[37]
in_iord_bl_do_i_fifodata[38] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[38]
in_iord_bl_do_i_fifodata[39] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[39]
in_iord_bl_do_i_fifodata[40] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[40]
in_iord_bl_do_i_fifodata[41] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[41]
in_iord_bl_do_i_fifodata[42] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[42]
in_iord_bl_do_i_fifodata[43] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[43]
in_iord_bl_do_i_fifodata[44] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[44]
in_iord_bl_do_i_fifodata[45] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[45]
in_iord_bl_do_i_fifodata[46] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[46]
in_iord_bl_do_i_fifodata[47] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[47]
in_iord_bl_do_i_fifodata[48] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[48]
in_iord_bl_do_i_fifodata[49] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[49]
in_iord_bl_do_i_fifodata[50] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[50]
in_iord_bl_do_i_fifodata[51] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[51]
in_iord_bl_do_i_fifodata[52] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[52]
in_iord_bl_do_i_fifodata[53] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[53]
in_iord_bl_do_i_fifodata[54] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[54]
in_iord_bl_do_i_fifodata[55] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[55]
in_iord_bl_do_i_fifodata[56] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[56]
in_iord_bl_do_i_fifodata[57] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[57]
in_iord_bl_do_i_fifodata[58] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[58]
in_iord_bl_do_i_fifodata[59] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[59]
in_iord_bl_do_i_fifodata[60] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[60]
in_iord_bl_do_i_fifodata[61] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[61]
in_iord_bl_do_i_fifodata[62] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[62]
in_iord_bl_do_i_fifodata[63] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[63]
in_iord_bl_do_i_fifodata[64] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[64]
in_iord_bl_do_i_fifodata[65] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[65]
in_iord_bl_do_i_fifodata[66] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[66]
in_iord_bl_do_i_fifodata[67] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[67]
in_iord_bl_do_i_fifodata[68] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[68]
in_iord_bl_do_i_fifodata[69] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[69]
in_iord_bl_do_i_fifodata[70] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[70]
in_iord_bl_do_i_fifodata[71] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[71]
in_iord_bl_do_i_fifodata[72] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[72]
in_iord_bl_do_i_fifodata[73] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[73]
in_iord_bl_do_i_fifodata[74] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[74]
in_iord_bl_do_i_fifodata[75] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[75]
in_iord_bl_do_i_fifodata[76] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[76]
in_iord_bl_do_i_fifodata[77] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[77]
in_iord_bl_do_i_fifodata[78] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[78]
in_iord_bl_do_i_fifodata[79] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[79]
in_iord_bl_do_i_fifodata[80] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[80]
in_iord_bl_do_i_fifodata[81] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[81]
in_iord_bl_do_i_fifodata[82] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[82]
in_iord_bl_do_i_fifodata[83] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[83]
in_iord_bl_do_i_fifodata[84] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[84]
in_iord_bl_do_i_fifodata[85] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[85]
in_iord_bl_do_i_fifodata[86] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[86]
in_iord_bl_do_i_fifodata[87] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[87]
in_iord_bl_do_i_fifodata[88] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[88]
in_iord_bl_do_i_fifodata[89] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[89]
in_iord_bl_do_i_fifodata[90] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[90]
in_iord_bl_do_i_fifodata[91] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[91]
in_iord_bl_do_i_fifodata[92] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[92]
in_iord_bl_do_i_fifodata[93] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[93]
in_iord_bl_do_i_fifodata[94] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[94]
in_iord_bl_do_i_fifodata[95] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifodata[95]
in_iord_bl_do_i_fifovalid[0] => bb_resize_B1_start:thebb_resize_B1_start.in_iord_bl_do_i_fifovalid[0]
in_iord_bl_original_image_i_fifodata[0] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[0]
in_iord_bl_original_image_i_fifodata[1] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[1]
in_iord_bl_original_image_i_fifodata[2] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[2]
in_iord_bl_original_image_i_fifodata[3] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[3]
in_iord_bl_original_image_i_fifodata[4] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[4]
in_iord_bl_original_image_i_fifodata[5] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[5]
in_iord_bl_original_image_i_fifodata[6] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[6]
in_iord_bl_original_image_i_fifodata[7] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[7]
in_iord_bl_original_image_i_fifodata[8] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[8]
in_iord_bl_original_image_i_fifodata[9] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[9]
in_iord_bl_original_image_i_fifodata[10] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[10]
in_iord_bl_original_image_i_fifodata[11] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[11]
in_iord_bl_original_image_i_fifodata[12] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[12]
in_iord_bl_original_image_i_fifodata[13] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[13]
in_iord_bl_original_image_i_fifodata[14] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[14]
in_iord_bl_original_image_i_fifodata[15] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[15]
in_iord_bl_original_image_i_fifodata[16] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[16]
in_iord_bl_original_image_i_fifodata[17] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[17]
in_iord_bl_original_image_i_fifodata[18] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[18]
in_iord_bl_original_image_i_fifodata[19] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[19]
in_iord_bl_original_image_i_fifodata[20] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[20]
in_iord_bl_original_image_i_fifodata[21] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[21]
in_iord_bl_original_image_i_fifodata[22] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[22]
in_iord_bl_original_image_i_fifodata[23] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[23]
in_iord_bl_original_image_i_fifodata[24] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[24]
in_iord_bl_original_image_i_fifodata[25] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[25]
in_iord_bl_original_image_i_fifodata[26] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[26]
in_iord_bl_original_image_i_fifodata[27] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[27]
in_iord_bl_original_image_i_fifodata[28] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[28]
in_iord_bl_original_image_i_fifodata[29] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[29]
in_iord_bl_original_image_i_fifodata[30] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[30]
in_iord_bl_original_image_i_fifodata[31] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifodata[31]
in_iord_bl_original_image_i_fifovalid[0] => bb_resize_B2:thebb_resize_B2.in_iord_bl_original_image_i_fifovalid[0]
in_iowr_bl_resized_image_i_fifoready[0] => bb_resize_B2:thebb_resize_B2.in_iowr_bl_resized_image_i_fifoready[0]
in_iowr_bl_return_i_fifoready[0] => bb_resize_B3:thebb_resize_B3.in_iowr_bl_return_i_fifoready[0]
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => bb_resize_B0_runOnce:thebb_resize_B0_runOnce.in_valid_in_0[0]
out_iord_bl_do_o_fifoready[0] <= bb_resize_B1_start:thebb_resize_B1_start.out_iord_bl_do_o_fifoready[0]
out_iord_bl_original_image_o_fifoready[0] <= bb_resize_B2:thebb_resize_B2.out_iord_bl_original_image_o_fifoready[0]
out_iowr_bl_resized_image_o_fifodata[0] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[0]
out_iowr_bl_resized_image_o_fifodata[1] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[1]
out_iowr_bl_resized_image_o_fifodata[2] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[2]
out_iowr_bl_resized_image_o_fifodata[3] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[3]
out_iowr_bl_resized_image_o_fifodata[4] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[4]
out_iowr_bl_resized_image_o_fifodata[5] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[5]
out_iowr_bl_resized_image_o_fifodata[6] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[6]
out_iowr_bl_resized_image_o_fifodata[7] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[7]
out_iowr_bl_resized_image_o_fifodata[8] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[8]
out_iowr_bl_resized_image_o_fifodata[9] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[9]
out_iowr_bl_resized_image_o_fifodata[10] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[10]
out_iowr_bl_resized_image_o_fifodata[11] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[11]
out_iowr_bl_resized_image_o_fifodata[12] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[12]
out_iowr_bl_resized_image_o_fifodata[13] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[13]
out_iowr_bl_resized_image_o_fifodata[14] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[14]
out_iowr_bl_resized_image_o_fifodata[15] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[15]
out_iowr_bl_resized_image_o_fifodata[16] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[16]
out_iowr_bl_resized_image_o_fifodata[17] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[17]
out_iowr_bl_resized_image_o_fifodata[18] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[18]
out_iowr_bl_resized_image_o_fifodata[19] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[19]
out_iowr_bl_resized_image_o_fifodata[20] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[20]
out_iowr_bl_resized_image_o_fifodata[21] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[21]
out_iowr_bl_resized_image_o_fifodata[22] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[22]
out_iowr_bl_resized_image_o_fifodata[23] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[23]
out_iowr_bl_resized_image_o_fifodata[24] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[24]
out_iowr_bl_resized_image_o_fifodata[25] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[25]
out_iowr_bl_resized_image_o_fifodata[26] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[26]
out_iowr_bl_resized_image_o_fifodata[27] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[27]
out_iowr_bl_resized_image_o_fifodata[28] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[28]
out_iowr_bl_resized_image_o_fifodata[29] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[29]
out_iowr_bl_resized_image_o_fifodata[30] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[30]
out_iowr_bl_resized_image_o_fifodata[31] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifodata[31]
out_iowr_bl_resized_image_o_fifovalid[0] <= bb_resize_B2:thebb_resize_B2.out_iowr_bl_resized_image_o_fifovalid[0]
out_iowr_bl_return_o_fifodata[0] <= bb_resize_B3:thebb_resize_B3.out_iowr_bl_return_o_fifodata[0]
out_iowr_bl_return_o_fifovalid[0] <= bb_resize_B3:thebb_resize_B3.out_iowr_bl_return_o_fifovalid[0]
out_stall_out[0] <= bb_resize_B0_runOnce:thebb_resize_B0_runOnce.out_stall_out_0[0]
out_valid_out[0] <= <GND>
clock => i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.clock
clock => i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.clock
clock => bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x.clock
clock => i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr.clock
clock => bb_resize_B2:thebb_resize_B2.clock
clock => bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x.clock
clock => loop_limiter_resize0:theloop_limiter_resize0.clock
clock => i_acl_pipeline_keep_going783_resize_sr:thei_acl_pipeline_keep_going783_resize_sr.clock
clock => bb_resize_B3:thebb_resize_B3.clock
clock => bb_resize_B1_start:thebb_resize_B1_start.clock
clock => bb_resize_B0_runOnce:thebb_resize_B0_runOnce.clock
resetn => i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.resetn
resetn => i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.resetn
resetn => bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x.resetn
resetn => i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr.resetn
resetn => bb_resize_B2:thebb_resize_B2.resetn
resetn => bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x.resetn
resetn => loop_limiter_resize0:theloop_limiter_resize0.resetn
resetn => i_acl_pipeline_keep_going783_resize_sr:thei_acl_pipeline_keep_going783_resize_sr.resetn
resetn => bb_resize_B3:thebb_resize_B3.resetn
resetn => bb_resize_B1_start:thebb_resize_B1_start.resetn
resetn => bb_resize_B0_runOnce:thebb_resize_B0_runOnce.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo
in_data_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.data_in[0]
in_data_in[1] => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.data_in[1]
in_stall_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.stall_in
in_valid_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.valid_in
out_data_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.data_out[0]
out_data_out[1] <= acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.data_out[1]
out_stall_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.valid_out
clock => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.clock
resetn => acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo
in_data_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.data_in[0]
in_data_in[1] => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.data_in[1]
in_stall_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.stall_in
in_valid_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.valid_in
out_data_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.data_out[0]
out_data_out[1] <= acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.data_out[1]
out_stall_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.valid_out
clock => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.clock
resetn => acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x
in_i_data_0[0] => data_mux_0_x_q.DATAB
in_i_data_0[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr
in_i_data[0] => data_mux_q.DATAB
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2
in_forked769_0[0] => resize_B2_merge:theresize_B2_merge.in_forked769_0[0]
in_forked769_1[0] => resize_B2_merge:theresize_B2_merge.in_forked769_1[0]
in_forked_0[0] => resize_B2_merge:theresize_B2_merge.in_forked_0[0]
in_forked_1[0] => resize_B2_merge:theresize_B2_merge.in_forked_1[0]
in_intel_reserved_ffwd_0_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_1_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_2_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[0]
in_intel_reserved_ffwd_2_0[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[1]
in_intel_reserved_ffwd_2_0[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[2]
in_intel_reserved_ffwd_2_0[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[3]
in_intel_reserved_ffwd_2_0[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[4]
in_intel_reserved_ffwd_2_0[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[5]
in_intel_reserved_ffwd_2_0[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[6]
in_intel_reserved_ffwd_2_0[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[7]
in_intel_reserved_ffwd_2_0[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[8]
in_intel_reserved_ffwd_2_0[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[9]
in_intel_reserved_ffwd_2_0[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[10]
in_intel_reserved_ffwd_2_0[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[11]
in_intel_reserved_ffwd_2_0[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[12]
in_intel_reserved_ffwd_2_0[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[13]
in_intel_reserved_ffwd_2_0[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[14]
in_intel_reserved_ffwd_2_0[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[15]
in_intel_reserved_ffwd_2_0[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[16]
in_intel_reserved_ffwd_2_0[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[17]
in_intel_reserved_ffwd_2_0[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[18]
in_intel_reserved_ffwd_2_0[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[19]
in_intel_reserved_ffwd_2_0[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[20]
in_intel_reserved_ffwd_2_0[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[21]
in_intel_reserved_ffwd_2_0[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[22]
in_intel_reserved_ffwd_2_0[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[23]
in_intel_reserved_ffwd_2_0[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[24]
in_intel_reserved_ffwd_2_0[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[25]
in_intel_reserved_ffwd_2_0[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[26]
in_intel_reserved_ffwd_2_0[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[27]
in_intel_reserved_ffwd_2_0[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[28]
in_intel_reserved_ffwd_2_0[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[29]
in_intel_reserved_ffwd_2_0[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[30]
in_intel_reserved_ffwd_2_0[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_2_0[31]
in_intel_reserved_ffwd_3_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[0]
in_intel_reserved_ffwd_3_0[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[1]
in_intel_reserved_ffwd_3_0[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[2]
in_intel_reserved_ffwd_3_0[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[3]
in_intel_reserved_ffwd_3_0[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[4]
in_intel_reserved_ffwd_3_0[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[5]
in_intel_reserved_ffwd_3_0[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[6]
in_intel_reserved_ffwd_3_0[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[7]
in_intel_reserved_ffwd_3_0[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[8]
in_intel_reserved_ffwd_3_0[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[9]
in_intel_reserved_ffwd_3_0[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[10]
in_intel_reserved_ffwd_3_0[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[11]
in_intel_reserved_ffwd_3_0[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[12]
in_intel_reserved_ffwd_3_0[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[13]
in_intel_reserved_ffwd_3_0[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[14]
in_intel_reserved_ffwd_3_0[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[15]
in_intel_reserved_ffwd_3_0[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[16]
in_intel_reserved_ffwd_3_0[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[17]
in_intel_reserved_ffwd_3_0[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[18]
in_intel_reserved_ffwd_3_0[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[19]
in_intel_reserved_ffwd_3_0[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[20]
in_intel_reserved_ffwd_3_0[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[21]
in_intel_reserved_ffwd_3_0[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[22]
in_intel_reserved_ffwd_3_0[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[23]
in_intel_reserved_ffwd_3_0[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[24]
in_intel_reserved_ffwd_3_0[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[25]
in_intel_reserved_ffwd_3_0[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[26]
in_intel_reserved_ffwd_3_0[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[27]
in_intel_reserved_ffwd_3_0[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[28]
in_intel_reserved_ffwd_3_0[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[29]
in_intel_reserved_ffwd_3_0[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[30]
in_intel_reserved_ffwd_3_0[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_3_0[31]
in_intel_reserved_ffwd_4_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_4_0[0]
in_intel_reserved_ffwd_5_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_5_0[0]
in_intel_reserved_ffwd_6_0[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[0]
in_intel_reserved_ffwd_6_0[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[1]
in_intel_reserved_ffwd_6_0[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[2]
in_intel_reserved_ffwd_6_0[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[3]
in_intel_reserved_ffwd_6_0[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[4]
in_intel_reserved_ffwd_6_0[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[5]
in_intel_reserved_ffwd_6_0[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[6]
in_intel_reserved_ffwd_6_0[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[7]
in_intel_reserved_ffwd_6_0[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[8]
in_intel_reserved_ffwd_6_0[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[9]
in_intel_reserved_ffwd_6_0[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[10]
in_intel_reserved_ffwd_6_0[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[11]
in_intel_reserved_ffwd_6_0[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[12]
in_intel_reserved_ffwd_6_0[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[13]
in_intel_reserved_ffwd_6_0[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[14]
in_intel_reserved_ffwd_6_0[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[15]
in_intel_reserved_ffwd_6_0[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[16]
in_intel_reserved_ffwd_6_0[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[17]
in_intel_reserved_ffwd_6_0[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[18]
in_intel_reserved_ffwd_6_0[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[19]
in_intel_reserved_ffwd_6_0[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[20]
in_intel_reserved_ffwd_6_0[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[21]
in_intel_reserved_ffwd_6_0[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[22]
in_intel_reserved_ffwd_6_0[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[23]
in_intel_reserved_ffwd_6_0[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[24]
in_intel_reserved_ffwd_6_0[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[25]
in_intel_reserved_ffwd_6_0[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[26]
in_intel_reserved_ffwd_6_0[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[27]
in_intel_reserved_ffwd_6_0[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[28]
in_intel_reserved_ffwd_6_0[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[29]
in_intel_reserved_ffwd_6_0[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[30]
in_intel_reserved_ffwd_6_0[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[31]
in_intel_reserved_ffwd_6_0[32] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_intel_reserved_ffwd_6_0[32]
in_iord_bl_original_image_i_fifodata[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[0]
in_iord_bl_original_image_i_fifodata[1] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[1]
in_iord_bl_original_image_i_fifodata[2] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[2]
in_iord_bl_original_image_i_fifodata[3] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[3]
in_iord_bl_original_image_i_fifodata[4] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[4]
in_iord_bl_original_image_i_fifodata[5] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[5]
in_iord_bl_original_image_i_fifodata[6] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[6]
in_iord_bl_original_image_i_fifodata[7] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[7]
in_iord_bl_original_image_i_fifodata[8] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[8]
in_iord_bl_original_image_i_fifodata[9] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[9]
in_iord_bl_original_image_i_fifodata[10] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[10]
in_iord_bl_original_image_i_fifodata[11] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[11]
in_iord_bl_original_image_i_fifodata[12] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[12]
in_iord_bl_original_image_i_fifodata[13] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[13]
in_iord_bl_original_image_i_fifodata[14] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[14]
in_iord_bl_original_image_i_fifodata[15] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[15]
in_iord_bl_original_image_i_fifodata[16] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[16]
in_iord_bl_original_image_i_fifodata[17] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[17]
in_iord_bl_original_image_i_fifodata[18] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[18]
in_iord_bl_original_image_i_fifodata[19] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[19]
in_iord_bl_original_image_i_fifodata[20] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[20]
in_iord_bl_original_image_i_fifodata[21] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[21]
in_iord_bl_original_image_i_fifodata[22] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[22]
in_iord_bl_original_image_i_fifodata[23] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[23]
in_iord_bl_original_image_i_fifodata[24] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[24]
in_iord_bl_original_image_i_fifodata[25] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[25]
in_iord_bl_original_image_i_fifodata[26] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[26]
in_iord_bl_original_image_i_fifodata[27] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[27]
in_iord_bl_original_image_i_fifodata[28] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[28]
in_iord_bl_original_image_i_fifodata[29] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[29]
in_iord_bl_original_image_i_fifodata[30] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[30]
in_iord_bl_original_image_i_fifodata[31] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifodata[31]
in_iord_bl_original_image_i_fifovalid[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iord_bl_original_image_i_fifovalid[0]
in_iowr_bl_resized_image_i_fifoready[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_iowr_bl_resized_image_i_fifoready[0]
in_stall_in_0[0] => resize_B2_branch:theresize_B2_branch.in_stall_in_0[0]
in_stall_in_1[0] => resize_B2_branch:theresize_B2_branch.in_stall_in_1[0]
in_valid_in_0[0] => resize_B2_merge:theresize_B2_merge.in_valid_in_0[0]
in_valid_in_1[0] => resize_B2_merge:theresize_B2_merge.in_valid_in_1[0]
out_exiting_stall_out[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0]
out_exiting_valid_out[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0]
out_iord_bl_original_image_o_fifoready[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iord_bl_original_image_o_fifoready[0]
out_iowr_bl_resized_image_o_fifodata[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[0]
out_iowr_bl_resized_image_o_fifodata[1] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[1]
out_iowr_bl_resized_image_o_fifodata[2] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[2]
out_iowr_bl_resized_image_o_fifodata[3] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[3]
out_iowr_bl_resized_image_o_fifodata[4] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[4]
out_iowr_bl_resized_image_o_fifodata[5] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[5]
out_iowr_bl_resized_image_o_fifodata[6] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[6]
out_iowr_bl_resized_image_o_fifodata[7] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[7]
out_iowr_bl_resized_image_o_fifodata[8] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[8]
out_iowr_bl_resized_image_o_fifodata[9] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[9]
out_iowr_bl_resized_image_o_fifodata[10] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[10]
out_iowr_bl_resized_image_o_fifodata[11] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[11]
out_iowr_bl_resized_image_o_fifodata[12] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[12]
out_iowr_bl_resized_image_o_fifodata[13] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[13]
out_iowr_bl_resized_image_o_fifodata[14] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[14]
out_iowr_bl_resized_image_o_fifodata[15] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[15]
out_iowr_bl_resized_image_o_fifodata[16] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[16]
out_iowr_bl_resized_image_o_fifodata[17] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[17]
out_iowr_bl_resized_image_o_fifodata[18] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[18]
out_iowr_bl_resized_image_o_fifodata[19] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[19]
out_iowr_bl_resized_image_o_fifodata[20] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[20]
out_iowr_bl_resized_image_o_fifodata[21] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[21]
out_iowr_bl_resized_image_o_fifodata[22] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[22]
out_iowr_bl_resized_image_o_fifodata[23] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[23]
out_iowr_bl_resized_image_o_fifodata[24] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[24]
out_iowr_bl_resized_image_o_fifodata[25] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[25]
out_iowr_bl_resized_image_o_fifodata[26] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[26]
out_iowr_bl_resized_image_o_fifodata[27] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[27]
out_iowr_bl_resized_image_o_fifodata[28] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[28]
out_iowr_bl_resized_image_o_fifodata[29] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[29]
out_iowr_bl_resized_image_o_fifodata[30] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[30]
out_iowr_bl_resized_image_o_fifodata[31] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifodata[31]
out_iowr_bl_resized_image_o_fifovalid[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_iowr_bl_resized_image_o_fifovalid[0]
out_stall_out_0[0] <= resize_B2_merge:theresize_B2_merge.out_stall_out_0[0]
out_stall_out_1[0] <= resize_B2_merge:theresize_B2_merge.out_stall_out_1[0]
out_valid_out_0[0] <= resize_B2_branch:theresize_B2_branch.out_valid_out_0[0]
out_valid_out_1[0] <= resize_B2_branch:theresize_B2_branch.out_valid_out_1[0]
in_pipeline_stall_in[0] => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= bb_resize_B2_stall_region:thebb_resize_B2_stall_region.out_pipeline_valid_out[0]
clock => resize_B2_branch:theresize_B2_branch.clock
clock => resize_B2_merge:theresize_B2_merge.clock
clock => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.clock
resetn => resize_B2_branch:theresize_B2_branch.resetn
resetn => resize_B2_merge:theresize_B2_merge.resetn
resetn => bb_resize_B2_stall_region:thebb_resize_B2_stall_region.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_branch:theresize_B2_branch
in_c1_exe8[0] => valid_out_0_and_q[0].IN0
in_c1_exe8[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_stall_out[0] <= resize_B2_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_merge:theresize_B2_merge
in_forked769_0[0] => forked769_mux_q.DATAA
in_forked769_1[0] => forked769_mux_q.DATAB
in_forked_0[0] => forked_mux_q.DATAA
in_forked_1[0] => forked_mux_q.DATAB
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => forked_mux_q.OUTPUTSELECT
in_valid_in_0[0] => forked769_mux_q.OUTPUTSELECT
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_forked769[0] <= forked769_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region
in_iowr_bl_resized_image_i_fifoready[0] => i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.in_iowr_bl_resized_image_i_fifoready[0]
out_iord_bl_original_image_o_fifoready[0] <= i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.out_iord_bl_original_image_o_fifoready[0]
in_intel_reserved_ffwd_1_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_1_0[31]
in_forked[0] => resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x.in_data_in_0[0]
in_forked769[0] => resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x.in_data_in_1[0]
in_valid_in[0] => resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_c1_exe8[0] <= acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo.data_out[0]
out_valid_out[0] <= SE_out_redist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_iowr_bl_resized_image_o_fifodata[0] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[0]
out_iowr_bl_resized_image_o_fifodata[1] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[1]
out_iowr_bl_resized_image_o_fifodata[2] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[2]
out_iowr_bl_resized_image_o_fifodata[3] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[3]
out_iowr_bl_resized_image_o_fifodata[4] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[4]
out_iowr_bl_resized_image_o_fifodata[5] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[5]
out_iowr_bl_resized_image_o_fifodata[6] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[6]
out_iowr_bl_resized_image_o_fifodata[7] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[7]
out_iowr_bl_resized_image_o_fifodata[8] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[8]
out_iowr_bl_resized_image_o_fifodata[9] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[9]
out_iowr_bl_resized_image_o_fifodata[10] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[10]
out_iowr_bl_resized_image_o_fifodata[11] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[11]
out_iowr_bl_resized_image_o_fifodata[12] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[12]
out_iowr_bl_resized_image_o_fifodata[13] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[13]
out_iowr_bl_resized_image_o_fifodata[14] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[14]
out_iowr_bl_resized_image_o_fifodata[15] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[15]
out_iowr_bl_resized_image_o_fifodata[16] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[16]
out_iowr_bl_resized_image_o_fifodata[17] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[17]
out_iowr_bl_resized_image_o_fifodata[18] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[18]
out_iowr_bl_resized_image_o_fifodata[19] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[19]
out_iowr_bl_resized_image_o_fifodata[20] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[20]
out_iowr_bl_resized_image_o_fifodata[21] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[21]
out_iowr_bl_resized_image_o_fifodata[22] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[22]
out_iowr_bl_resized_image_o_fifodata[23] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[23]
out_iowr_bl_resized_image_o_fifodata[24] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[24]
out_iowr_bl_resized_image_o_fifodata[25] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[25]
out_iowr_bl_resized_image_o_fifodata[26] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[26]
out_iowr_bl_resized_image_o_fifodata[27] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[27]
out_iowr_bl_resized_image_o_fifodata[28] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[28]
out_iowr_bl_resized_image_o_fifodata[29] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[29]
out_iowr_bl_resized_image_o_fifodata[30] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[30]
out_iowr_bl_resized_image_o_fifodata[31] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifodata[31]
out_iowr_bl_resized_image_o_fifovalid[0] <= i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.out_iowr_bl_resized_image_o_fifovalid[0]
in_intel_reserved_ffwd_2_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[0]
in_intel_reserved_ffwd_2_0[1] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[1]
in_intel_reserved_ffwd_2_0[2] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[2]
in_intel_reserved_ffwd_2_0[3] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[3]
in_intel_reserved_ffwd_2_0[4] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[4]
in_intel_reserved_ffwd_2_0[5] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[5]
in_intel_reserved_ffwd_2_0[6] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[6]
in_intel_reserved_ffwd_2_0[7] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[7]
in_intel_reserved_ffwd_2_0[8] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[8]
in_intel_reserved_ffwd_2_0[9] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[9]
in_intel_reserved_ffwd_2_0[10] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[10]
in_intel_reserved_ffwd_2_0[11] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[11]
in_intel_reserved_ffwd_2_0[12] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[12]
in_intel_reserved_ffwd_2_0[13] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[13]
in_intel_reserved_ffwd_2_0[14] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[14]
in_intel_reserved_ffwd_2_0[15] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[15]
in_intel_reserved_ffwd_2_0[16] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[16]
in_intel_reserved_ffwd_2_0[17] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[17]
in_intel_reserved_ffwd_2_0[18] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[18]
in_intel_reserved_ffwd_2_0[19] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[19]
in_intel_reserved_ffwd_2_0[20] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[20]
in_intel_reserved_ffwd_2_0[21] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[21]
in_intel_reserved_ffwd_2_0[22] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[22]
in_intel_reserved_ffwd_2_0[23] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[23]
in_intel_reserved_ffwd_2_0[24] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[24]
in_intel_reserved_ffwd_2_0[25] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[25]
in_intel_reserved_ffwd_2_0[26] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[26]
in_intel_reserved_ffwd_2_0[27] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[27]
in_intel_reserved_ffwd_2_0[28] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[28]
in_intel_reserved_ffwd_2_0[29] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[29]
in_intel_reserved_ffwd_2_0[30] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[30]
in_intel_reserved_ffwd_2_0[31] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_2_0[31]
in_intel_reserved_ffwd_3_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[0]
in_intel_reserved_ffwd_3_0[1] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[1]
in_intel_reserved_ffwd_3_0[2] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[2]
in_intel_reserved_ffwd_3_0[3] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[3]
in_intel_reserved_ffwd_3_0[4] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[4]
in_intel_reserved_ffwd_3_0[5] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[5]
in_intel_reserved_ffwd_3_0[6] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[6]
in_intel_reserved_ffwd_3_0[7] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[7]
in_intel_reserved_ffwd_3_0[8] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[8]
in_intel_reserved_ffwd_3_0[9] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[9]
in_intel_reserved_ffwd_3_0[10] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[10]
in_intel_reserved_ffwd_3_0[11] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[11]
in_intel_reserved_ffwd_3_0[12] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[12]
in_intel_reserved_ffwd_3_0[13] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[13]
in_intel_reserved_ffwd_3_0[14] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[14]
in_intel_reserved_ffwd_3_0[15] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[15]
in_intel_reserved_ffwd_3_0[16] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[16]
in_intel_reserved_ffwd_3_0[17] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[17]
in_intel_reserved_ffwd_3_0[18] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[18]
in_intel_reserved_ffwd_3_0[19] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[19]
in_intel_reserved_ffwd_3_0[20] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[20]
in_intel_reserved_ffwd_3_0[21] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[21]
in_intel_reserved_ffwd_3_0[22] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[22]
in_intel_reserved_ffwd_3_0[23] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[23]
in_intel_reserved_ffwd_3_0[24] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[24]
in_intel_reserved_ffwd_3_0[25] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[25]
in_intel_reserved_ffwd_3_0[26] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[26]
in_intel_reserved_ffwd_3_0[27] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[27]
in_intel_reserved_ffwd_3_0[28] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[28]
in_intel_reserved_ffwd_3_0[29] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[29]
in_intel_reserved_ffwd_3_0[30] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[30]
in_intel_reserved_ffwd_3_0[31] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_3_0[31]
in_intel_reserved_ffwd_4_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_4_0[0]
in_intel_reserved_ffwd_5_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_5_0[0]
in_intel_reserved_ffwd_6_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[0]
in_intel_reserved_ffwd_6_0[1] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[1]
in_intel_reserved_ffwd_6_0[2] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[2]
in_intel_reserved_ffwd_6_0[3] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[3]
in_intel_reserved_ffwd_6_0[4] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[4]
in_intel_reserved_ffwd_6_0[5] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[5]
in_intel_reserved_ffwd_6_0[6] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[6]
in_intel_reserved_ffwd_6_0[7] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[7]
in_intel_reserved_ffwd_6_0[8] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[8]
in_intel_reserved_ffwd_6_0[9] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[9]
in_intel_reserved_ffwd_6_0[10] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[10]
in_intel_reserved_ffwd_6_0[11] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[11]
in_intel_reserved_ffwd_6_0[12] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[12]
in_intel_reserved_ffwd_6_0[13] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[13]
in_intel_reserved_ffwd_6_0[14] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[14]
in_intel_reserved_ffwd_6_0[15] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[15]
in_intel_reserved_ffwd_6_0[16] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[16]
in_intel_reserved_ffwd_6_0[17] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[17]
in_intel_reserved_ffwd_6_0[18] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[18]
in_intel_reserved_ffwd_6_0[19] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[19]
in_intel_reserved_ffwd_6_0[20] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[20]
in_intel_reserved_ffwd_6_0[21] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[21]
in_intel_reserved_ffwd_6_0[22] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[22]
in_intel_reserved_ffwd_6_0[23] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[23]
in_intel_reserved_ffwd_6_0[24] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[24]
in_intel_reserved_ffwd_6_0[25] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[25]
in_intel_reserved_ffwd_6_0[26] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[26]
in_intel_reserved_ffwd_6_0[27] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[27]
in_intel_reserved_ffwd_6_0[28] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[28]
in_intel_reserved_ffwd_6_0[29] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[29]
in_intel_reserved_ffwd_6_0[30] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[30]
in_intel_reserved_ffwd_6_0[31] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[31]
in_intel_reserved_ffwd_6_0[32] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_6_0[32]
in_iord_bl_original_image_i_fifodata[0] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[0]
in_iord_bl_original_image_i_fifodata[1] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[1]
in_iord_bl_original_image_i_fifodata[2] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[2]
in_iord_bl_original_image_i_fifodata[3] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[3]
in_iord_bl_original_image_i_fifodata[4] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[4]
in_iord_bl_original_image_i_fifodata[5] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[5]
in_iord_bl_original_image_i_fifodata[6] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[6]
in_iord_bl_original_image_i_fifodata[7] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[7]
in_iord_bl_original_image_i_fifodata[8] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[8]
in_iord_bl_original_image_i_fifodata[9] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[9]
in_iord_bl_original_image_i_fifodata[10] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[10]
in_iord_bl_original_image_i_fifodata[11] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[11]
in_iord_bl_original_image_i_fifodata[12] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[12]
in_iord_bl_original_image_i_fifodata[13] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[13]
in_iord_bl_original_image_i_fifodata[14] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[14]
in_iord_bl_original_image_i_fifodata[15] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[15]
in_iord_bl_original_image_i_fifodata[16] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[16]
in_iord_bl_original_image_i_fifodata[17] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[17]
in_iord_bl_original_image_i_fifodata[18] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[18]
in_iord_bl_original_image_i_fifodata[19] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[19]
in_iord_bl_original_image_i_fifodata[20] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[20]
in_iord_bl_original_image_i_fifodata[21] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[21]
in_iord_bl_original_image_i_fifodata[22] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[22]
in_iord_bl_original_image_i_fifodata[23] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[23]
in_iord_bl_original_image_i_fifodata[24] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[24]
in_iord_bl_original_image_i_fifodata[25] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[25]
in_iord_bl_original_image_i_fifodata[26] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[26]
in_iord_bl_original_image_i_fifodata[27] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[27]
in_iord_bl_original_image_i_fifodata[28] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[28]
in_iord_bl_original_image_i_fifodata[29] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[29]
in_iord_bl_original_image_i_fifodata[30] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[30]
in_iord_bl_original_image_i_fifodata[31] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifodata[31]
in_iord_bl_original_image_i_fifovalid[0] => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.in_iord_bl_original_image_i_fifovalid[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0] <= i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0] <= i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.out_pipeline_valid_out[0]
in_intel_reserved_ffwd_0_0[0] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.in_intel_reserved_ffwd_0_0[31]
in_stall_in[0] => SE_out_redist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x.clock
clock => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg3[0].CLK
clock => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg2[0].CLK
clock => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg1[0].CLK
clock => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg0[0].CLK
clock => SE_out_resize_B2_merge_reg_aunroll_x_fromReg1[0].CLK
clock => SE_out_resize_B2_merge_reg_aunroll_x_fromReg0[0].CLK
clock => acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo.clock
clock => i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x.clock
clock => i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.clock
clock => acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo.clock
clock => acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo.clock
clock => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.clock
clock => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.clock
resetn => resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x.resetn
resetn => acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo.resetn
resetn => i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x.resetn
resetn => i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize.resetn
resetn => acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo.resetn
resetn => acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo.resetn
resetn => i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x.resetn
resetn => i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize.resetn
resetn => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg3[0].ACLR
resetn => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg2[0].ACLR
resetn => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg1[0].ACLR
resetn => SE_out_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_fromReg0[0].ACLR
resetn => SE_out_resize_B2_merge_reg_aunroll_x_fromReg1[0].ACLR
resetn => SE_out_resize_B2_merge_reg_aunroll_x_fromReg0[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x
in_data_in_0[0] => resize_B2_merge_reg_data_reg_0_x_q[0].DATAIN
in_data_in_1[0] => resize_B2_merge_reg_data_reg_1_x_q[0].DATAIN
in_valid_in[0] => resize_B2_merge_reg_valid_reg_q[0].DATAIN
out_data_out_0[0] <= resize_B2_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1[0] <= resize_B2_merge_reg_data_reg_1_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= resize_B2_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => resize_B2_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_resize_B2_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= resize_B2_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => resize_B2_merge_reg_data_reg_0_x_q[0].CLK
clock => resize_B2_merge_reg_data_reg_1_x_q[0].CLK
clock => resize_B2_merge_reg_valid_reg_q[0].CLK
resetn => resize_B2_merge_reg_data_reg_0_x_q[0].ACLR
resetn => resize_B2_merge_reg_data_reg_1_x_q[0].ACLR
resetn => resize_B2_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_u1d1:auto_generated.data[0]
q[0] <= scfifo_u1d1:auto_generated.q[0]
wrreq => scfifo_u1d1:auto_generated.wrreq
rdreq => scfifo_u1d1:auto_generated.rdreq
clock => scfifo_u1d1:auto_generated.clock
aclr => scfifo_u1d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_u1d1:auto_generated.empty
full <= scfifo_u1d1:auto_generated.full
almost_full <= scfifo_u1d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_u1d1:auto_generated.usedw[0]
usedw[1] <= scfifo_u1d1:auto_generated.usedw[1]
usedw[2] <= scfifo_u1d1:auto_generated.usedw[2]
usedw[3] <= scfifo_u1d1:auto_generated.usedw[3]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated
aclr => a_dpfifo_o4a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_o4a1:dpfifo.clock
data[0] => a_dpfifo_o4a1:dpfifo.data[0]
empty <= a_dpfifo_o4a1:dpfifo.empty
full <= a_dpfifo_o4a1:dpfifo.full
q[0] <= a_dpfifo_o4a1:dpfifo.q[0]
rdreq => a_dpfifo_o4a1:dpfifo.rreq
usedw[0] <= a_dpfifo_o4a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_o4a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_o4a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_o4a1:dpfifo.usedw[3]
wrreq => a_dpfifo_o4a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_ldn1:FIFOram.clock0
clock => altsyncram_ldn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ldn1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ldn1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x
in_c0_eni7_0[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_0[0]
in_c0_eni7_1[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_1[0]
in_c0_eni7_2[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_2[0]
in_c0_eni7_3[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[0]
in_c0_eni7_3[1] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[1]
in_c0_eni7_3[2] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[2]
in_c0_eni7_3[3] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[3]
in_c0_eni7_3[4] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[4]
in_c0_eni7_3[5] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[5]
in_c0_eni7_3[6] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[6]
in_c0_eni7_3[7] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[7]
in_c0_eni7_3[8] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[8]
in_c0_eni7_3[9] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[9]
in_c0_eni7_3[10] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[10]
in_c0_eni7_3[11] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[11]
in_c0_eni7_3[12] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[12]
in_c0_eni7_3[13] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[13]
in_c0_eni7_3[14] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[14]
in_c0_eni7_3[15] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[15]
in_c0_eni7_3[16] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[16]
in_c0_eni7_3[17] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[17]
in_c0_eni7_3[18] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[18]
in_c0_eni7_3[19] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[19]
in_c0_eni7_3[20] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[20]
in_c0_eni7_3[21] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[21]
in_c0_eni7_3[22] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[22]
in_c0_eni7_3[23] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[23]
in_c0_eni7_3[24] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[24]
in_c0_eni7_3[25] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[25]
in_c0_eni7_3[26] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[26]
in_c0_eni7_3[27] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[27]
in_c0_eni7_3[28] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[28]
in_c0_eni7_3[29] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[29]
in_c0_eni7_3[30] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[30]
in_c0_eni7_3[31] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_3[31]
in_c0_eni7_4[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_4[0]
in_c0_eni7_5[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[0]
in_c0_eni7_5[1] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[1]
in_c0_eni7_5[2] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[2]
in_c0_eni7_5[3] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[3]
in_c0_eni7_5[4] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[4]
in_c0_eni7_5[5] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[5]
in_c0_eni7_5[6] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[6]
in_c0_eni7_5[7] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[7]
in_c0_eni7_5[8] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[8]
in_c0_eni7_5[9] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[9]
in_c0_eni7_5[10] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[10]
in_c0_eni7_5[11] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[11]
in_c0_eni7_5[12] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[12]
in_c0_eni7_5[13] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[13]
in_c0_eni7_5[14] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[14]
in_c0_eni7_5[15] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[15]
in_c0_eni7_5[16] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[16]
in_c0_eni7_5[17] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[17]
in_c0_eni7_5[18] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[18]
in_c0_eni7_5[19] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[19]
in_c0_eni7_5[20] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[20]
in_c0_eni7_5[21] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[21]
in_c0_eni7_5[22] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[22]
in_c0_eni7_5[23] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[23]
in_c0_eni7_5[24] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[24]
in_c0_eni7_5[25] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[25]
in_c0_eni7_5[26] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[26]
in_c0_eni7_5[27] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[27]
in_c0_eni7_5[28] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[28]
in_c0_eni7_5[29] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[29]
in_c0_eni7_5[30] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[30]
in_c0_eni7_5[31] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_5[31]
in_c0_eni7_6[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[0]
in_c0_eni7_6[1] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[1]
in_c0_eni7_6[2] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[2]
in_c0_eni7_6[3] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[3]
in_c0_eni7_6[4] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[4]
in_c0_eni7_6[5] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[5]
in_c0_eni7_6[6] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[6]
in_c0_eni7_6[7] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[7]
in_c0_eni7_6[8] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[8]
in_c0_eni7_6[9] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[9]
in_c0_eni7_6[10] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[10]
in_c0_eni7_6[11] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[11]
in_c0_eni7_6[12] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[12]
in_c0_eni7_6[13] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[13]
in_c0_eni7_6[14] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[14]
in_c0_eni7_6[15] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[15]
in_c0_eni7_6[16] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[16]
in_c0_eni7_6[17] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[17]
in_c0_eni7_6[18] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[18]
in_c0_eni7_6[19] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[19]
in_c0_eni7_6[20] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[20]
in_c0_eni7_6[21] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[21]
in_c0_eni7_6[22] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[22]
in_c0_eni7_6[23] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[23]
in_c0_eni7_6[24] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[24]
in_c0_eni7_6[25] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[25]
in_c0_eni7_6[26] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[26]
in_c0_eni7_6[27] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[27]
in_c0_eni7_6[28] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[28]
in_c0_eni7_6[29] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[29]
in_c0_eni7_6[30] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[30]
in_c0_eni7_6[31] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_6[31]
in_c0_eni7_7[0] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[0]
in_c0_eni7_7[1] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[1]
in_c0_eni7_7[2] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[2]
in_c0_eni7_7[3] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[3]
in_c0_eni7_7[4] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[4]
in_c0_eni7_7[5] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[5]
in_c0_eni7_7[6] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[6]
in_c0_eni7_7[7] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[7]
in_c0_eni7_7[8] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[8]
in_c0_eni7_7[9] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[9]
in_c0_eni7_7[10] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[10]
in_c0_eni7_7[11] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[11]
in_c0_eni7_7[12] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[12]
in_c0_eni7_7[13] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[13]
in_c0_eni7_7[14] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[14]
in_c0_eni7_7[15] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[15]
in_c0_eni7_7[16] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[16]
in_c0_eni7_7[17] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[17]
in_c0_eni7_7[18] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[18]
in_c0_eni7_7[19] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[19]
in_c0_eni7_7[20] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[20]
in_c0_eni7_7[21] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[21]
in_c0_eni7_7[22] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[22]
in_c0_eni7_7[23] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[23]
in_c0_eni7_7[24] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[24]
in_c0_eni7_7[25] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[25]
in_c0_eni7_7[26] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[26]
in_c0_eni7_7[27] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[27]
in_c0_eni7_7[28] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[28]
in_c0_eni7_7[29] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[29]
in_c0_eni7_7[30] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[30]
in_c0_eni7_7[31] => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.in_c0_eni7_7[31]
in_c1_exe1[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.in_dec_pipelined_thread[0]
in_forked[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.in_inc_pipelined_thread[0]
in_i_valid[0] => input_accepted_and_q[0].IN1
out_c0_exit792_0[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_0[0]
out_c0_exit792_1[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[0]
out_c0_exit792_1[1] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[1]
out_c0_exit792_1[2] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[2]
out_c0_exit792_1[3] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[3]
out_c0_exit792_1[4] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[4]
out_c0_exit792_1[5] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[5]
out_c0_exit792_1[6] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[6]
out_c0_exit792_1[7] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[7]
out_c0_exit792_1[8] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[8]
out_c0_exit792_1[9] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[9]
out_c0_exit792_1[10] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[10]
out_c0_exit792_1[11] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[11]
out_c0_exit792_1[12] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[12]
out_c0_exit792_1[13] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[13]
out_c0_exit792_1[14] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[14]
out_c0_exit792_1[15] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[15]
out_c0_exit792_1[16] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[16]
out_c0_exit792_1[17] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[17]
out_c0_exit792_1[18] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[18]
out_c0_exit792_1[19] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[19]
out_c0_exit792_1[20] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[20]
out_c0_exit792_1[21] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[21]
out_c0_exit792_1[22] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[22]
out_c0_exit792_1[23] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[23]
out_c0_exit792_1[24] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[24]
out_c0_exit792_1[25] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[25]
out_c0_exit792_1[26] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[26]
out_c0_exit792_1[27] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[27]
out_c0_exit792_1[28] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[28]
out_c0_exit792_1[29] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[29]
out_c0_exit792_1[30] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[30]
out_c0_exit792_1[31] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_data_out_1[31]
out_o_valid[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_valid_out[0]
in_i_stall[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.clock
clock => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.clock
resetn => i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x
in_c0_eni7_0[0] => ~NO_FANOUT~
in_c0_eni7_1[0] => dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2.xin[0]
in_c0_eni7_1[0] => i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize.in_dir[0]
in_c0_eni7_2[0] => dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2.xin[0]
in_c0_eni7_2[0] => i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize.in_c0_ene2[0]
in_c0_eni7_3[0] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[0]
in_c0_eni7_3[1] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[1]
in_c0_eni7_3[2] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[2]
in_c0_eni7_3[3] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[3]
in_c0_eni7_3[4] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[4]
in_c0_eni7_3[5] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[5]
in_c0_eni7_3[6] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[6]
in_c0_eni7_3[7] => dspba_delay:redist171_i_conv_resize_sel_x_b_2.xin[7]
in_c0_eni7_3[8] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[0]
in_c0_eni7_3[9] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[1]
in_c0_eni7_3[10] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[2]
in_c0_eni7_3[11] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[3]
in_c0_eni7_3[12] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[4]
in_c0_eni7_3[13] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[5]
in_c0_eni7_3[14] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[6]
in_c0_eni7_3[15] => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.xin[7]
in_c0_eni7_3[16] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[0]
in_c0_eni7_3[17] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[1]
in_c0_eni7_3[18] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[2]
in_c0_eni7_3[19] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[3]
in_c0_eni7_3[20] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[4]
in_c0_eni7_3[21] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[5]
in_c0_eni7_3[22] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[6]
in_c0_eni7_3[23] => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.xin[7]
in_c0_eni7_3[24] => ~NO_FANOUT~
in_c0_eni7_3[25] => ~NO_FANOUT~
in_c0_eni7_3[26] => ~NO_FANOUT~
in_c0_eni7_3[27] => ~NO_FANOUT~
in_c0_eni7_3[28] => ~NO_FANOUT~
in_c0_eni7_3[29] => ~NO_FANOUT~
in_c0_eni7_3[30] => ~NO_FANOUT~
in_c0_eni7_3[31] => ~NO_FANOUT~
in_c0_eni7_4[0] => dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2.xin[0]
in_c0_eni7_5[0] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[0]
in_c0_eni7_5[1] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[1]
in_c0_eni7_5[2] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[2]
in_c0_eni7_5[3] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[3]
in_c0_eni7_5[4] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[4]
in_c0_eni7_5[5] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[5]
in_c0_eni7_5[6] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[6]
in_c0_eni7_5[7] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[7]
in_c0_eni7_5[8] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[8]
in_c0_eni7_5[9] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[9]
in_c0_eni7_5[10] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[10]
in_c0_eni7_5[11] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[11]
in_c0_eni7_5[12] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[12]
in_c0_eni7_5[13] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[13]
in_c0_eni7_5[14] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[14]
in_c0_eni7_5[15] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[15]
in_c0_eni7_5[16] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[16]
in_c0_eni7_5[17] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[17]
in_c0_eni7_5[18] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[18]
in_c0_eni7_5[19] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[19]
in_c0_eni7_5[20] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[20]
in_c0_eni7_5[21] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[21]
in_c0_eni7_5[22] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[22]
in_c0_eni7_5[23] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[23]
in_c0_eni7_5[24] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[24]
in_c0_eni7_5[25] => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.data_a[25]
in_c0_eni7_5[26] => ~NO_FANOUT~
in_c0_eni7_5[27] => ~NO_FANOUT~
in_c0_eni7_5[28] => ~NO_FANOUT~
in_c0_eni7_5[29] => ~NO_FANOUT~
in_c0_eni7_5[30] => ~NO_FANOUT~
in_c0_eni7_5[31] => ~NO_FANOUT~
in_c0_eni7_6[0] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[0]
in_c0_eni7_6[1] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[1]
in_c0_eni7_6[2] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[2]
in_c0_eni7_6[3] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[3]
in_c0_eni7_6[4] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[4]
in_c0_eni7_6[5] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[5]
in_c0_eni7_6[6] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[6]
in_c0_eni7_6[7] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[7]
in_c0_eni7_6[8] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[8]
in_c0_eni7_6[9] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[9]
in_c0_eni7_6[10] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[10]
in_c0_eni7_6[11] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[11]
in_c0_eni7_6[12] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[12]
in_c0_eni7_6[13] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[13]
in_c0_eni7_6[14] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[14]
in_c0_eni7_6[15] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[15]
in_c0_eni7_6[16] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[16]
in_c0_eni7_6[17] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[17]
in_c0_eni7_6[18] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[18]
in_c0_eni7_6[19] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[19]
in_c0_eni7_6[20] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[20]
in_c0_eni7_6[21] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[21]
in_c0_eni7_6[22] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[22]
in_c0_eni7_6[23] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[23]
in_c0_eni7_6[24] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[24]
in_c0_eni7_6[25] => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.data_a[25]
in_c0_eni7_6[26] => ~NO_FANOUT~
in_c0_eni7_6[27] => ~NO_FANOUT~
in_c0_eni7_6[28] => ~NO_FANOUT~
in_c0_eni7_6[29] => ~NO_FANOUT~
in_c0_eni7_6[30] => ~NO_FANOUT~
in_c0_eni7_6[31] => ~NO_FANOUT~
in_c0_eni7_7[0] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[0]
in_c0_eni7_7[1] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[1]
in_c0_eni7_7[2] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[2]
in_c0_eni7_7[3] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[3]
in_c0_eni7_7[4] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[4]
in_c0_eni7_7[5] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[5]
in_c0_eni7_7[6] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[6]
in_c0_eni7_7[7] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[7]
in_c0_eni7_7[8] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[8]
in_c0_eni7_7[9] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[9]
in_c0_eni7_7[10] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[10]
in_c0_eni7_7[11] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[11]
in_c0_eni7_7[12] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[12]
in_c0_eni7_7[13] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[13]
in_c0_eni7_7[14] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[14]
in_c0_eni7_7[15] => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.data_a[15]
in_c0_eni7_7[16] => ~NO_FANOUT~
in_c0_eni7_7[17] => ~NO_FANOUT~
in_c0_eni7_7[18] => ~NO_FANOUT~
in_c0_eni7_7[19] => ~NO_FANOUT~
in_c0_eni7_7[20] => ~NO_FANOUT~
in_c0_eni7_7[21] => ~NO_FANOUT~
in_c0_eni7_7[22] => ~NO_FANOUT~
in_c0_eni7_7[23] => ~NO_FANOUT~
in_c0_eni7_7[24] => ~NO_FANOUT~
in_c0_eni7_7[25] => ~NO_FANOUT~
in_c0_eni7_7[26] => ~NO_FANOUT~
in_c0_eni7_7[27] => ~NO_FANOUT~
in_c0_eni7_7[28] => ~NO_FANOUT~
in_c0_eni7_7[29] => ~NO_FANOUT~
in_c0_eni7_7[30] => ~NO_FANOUT~
in_c0_eni7_7[31] => ~NO_FANOUT~
in_i_valid[0] => dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2.xin[0]
in_i_valid[0] => i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize.in_valid_in[0]
out_c0_exi1791_0[0] <= <GND>
out_c0_exi1791_1[0] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[1] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[2] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[3] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[4] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[5] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[6] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[7] <= Add63.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[8] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[9] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[10] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[11] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[12] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[13] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[14] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[15] <= Add49.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[16] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[17] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[18] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[19] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[20] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[21] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[22] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[23] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[24] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[25] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[26] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[27] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[28] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[29] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[30] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1791_1[31] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11.xout[0]
clock => dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2.clk
clock => i_mul106_resize_im0_cma_s[0][0].CLK
clock => i_mul106_resize_im0_cma_s[0][1].CLK
clock => i_mul106_resize_im0_cma_s[0][2].CLK
clock => i_mul106_resize_im0_cma_s[0][3].CLK
clock => i_mul106_resize_im0_cma_s[0][4].CLK
clock => i_mul106_resize_im0_cma_s[0][5].CLK
clock => i_mul106_resize_im0_cma_s[0][6].CLK
clock => i_mul106_resize_im0_cma_s[0][7].CLK
clock => i_mul106_resize_im0_cma_s[0][8].CLK
clock => i_mul106_resize_im0_cma_s[0][9].CLK
clock => i_mul106_resize_im0_cma_s[0][10].CLK
clock => i_mul106_resize_im0_cma_s[0][11].CLK
clock => i_mul106_resize_im0_cma_s[0][12].CLK
clock => i_mul106_resize_im0_cma_s[0][13].CLK
clock => i_mul106_resize_im0_cma_s[0][14].CLK
clock => i_mul106_resize_im0_cma_s[0][15].CLK
clock => i_mul106_resize_im0_cma_s[0][16].CLK
clock => i_mul106_resize_im0_cma_s[0][17].CLK
clock => i_mul106_resize_im0_cma_s[0][18].CLK
clock => i_mul106_resize_im0_cma_s[0][19].CLK
clock => i_mul106_resize_im0_cma_s[0][20].CLK
clock => i_mul106_resize_im0_cma_s[0][21].CLK
clock => i_mul106_resize_im0_cma_s[0][22].CLK
clock => i_mul106_resize_im0_cma_s[0][23].CLK
clock => i_mul106_resize_im0_cma_s[0][24].CLK
clock => i_mul106_resize_im0_cma_s[0][25].CLK
clock => i_mul106_resize_im0_cma_s[0][26].CLK
clock => i_mul106_resize_im0_cma_s[0][27].CLK
clock => i_mul106_resize_im0_cma_s[0][28].CLK
clock => i_mul106_resize_im0_cma_s[0][29].CLK
clock => i_mul106_resize_im0_cma_s[0][30].CLK
clock => i_mul106_resize_im0_cma_s[0][31].CLK
clock => i_mul106_resize_im0_cma_s[0][32].CLK
clock => i_mul106_resize_im0_cma_s[0][33].CLK
clock => i_mul106_resize_im0_cma_c0[0][0].CLK
clock => i_mul106_resize_im0_cma_c0[0][1].CLK
clock => i_mul106_resize_im0_cma_c0[0][2].CLK
clock => i_mul106_resize_im0_cma_c0[0][3].CLK
clock => i_mul106_resize_im0_cma_c0[0][4].CLK
clock => i_mul106_resize_im0_cma_c0[0][5].CLK
clock => i_mul106_resize_im0_cma_c0[0][6].CLK
clock => i_mul106_resize_im0_cma_c0[0][7].CLK
clock => i_mul106_resize_im0_cma_c0[0][8].CLK
clock => i_mul106_resize_im0_cma_c0[0][9].CLK
clock => i_mul106_resize_im0_cma_c0[0][10].CLK
clock => i_mul106_resize_im0_cma_c0[0][11].CLK
clock => i_mul106_resize_im0_cma_c0[0][12].CLK
clock => i_mul106_resize_im0_cma_c0[0][13].CLK
clock => i_mul106_resize_im0_cma_c0[0][14].CLK
clock => i_mul106_resize_im0_cma_c0[0][15].CLK
clock => i_mul106_resize_im0_cma_a0[0][0].CLK
clock => i_mul106_resize_im0_cma_a0[0][1].CLK
clock => i_mul106_resize_im0_cma_a0[0][2].CLK
clock => i_mul106_resize_im0_cma_a0[0][3].CLK
clock => i_mul106_resize_im0_cma_a0[0][4].CLK
clock => i_mul106_resize_im0_cma_a0[0][5].CLK
clock => i_mul106_resize_im0_cma_a0[0][6].CLK
clock => i_mul106_resize_im0_cma_a0[0][7].CLK
clock => i_mul106_resize_im0_cma_a0[0][8].CLK
clock => i_mul106_resize_im0_cma_a0[0][9].CLK
clock => i_mul106_resize_im0_cma_a0[0][10].CLK
clock => i_mul106_resize_im0_cma_a0[0][11].CLK
clock => i_mul106_resize_im0_cma_a0[0][12].CLK
clock => i_mul106_resize_im0_cma_a0[0][13].CLK
clock => i_mul106_resize_im0_cma_a0[0][14].CLK
clock => i_mul106_resize_im0_cma_a0[0][15].CLK
clock => i_mul106_resize_im0_cma_a0[0][16].CLK
clock => i_mul106_resize_im0_cma_a0[0][17].CLK
clock => i_mul106_resize_im3_cma_s[0][0].CLK
clock => i_mul106_resize_im3_cma_s[0][1].CLK
clock => i_mul106_resize_im3_cma_s[0][2].CLK
clock => i_mul106_resize_im3_cma_s[0][3].CLK
clock => i_mul106_resize_im3_cma_s[0][4].CLK
clock => i_mul106_resize_im3_cma_s[0][5].CLK
clock => i_mul106_resize_im3_cma_s[0][6].CLK
clock => i_mul106_resize_im3_cma_s[0][7].CLK
clock => i_mul106_resize_im3_cma_s[0][8].CLK
clock => i_mul106_resize_im3_cma_s[0][9].CLK
clock => i_mul106_resize_im3_cma_s[0][10].CLK
clock => i_mul106_resize_im3_cma_s[0][11].CLK
clock => i_mul106_resize_im3_cma_s[0][12].CLK
clock => i_mul106_resize_im3_cma_s[0][13].CLK
clock => i_mul106_resize_im3_cma_s[0][14].CLK
clock => i_mul106_resize_im3_cma_s[0][15].CLK
clock => i_mul106_resize_im3_cma_s[0][16].CLK
clock => i_mul106_resize_im3_cma_s[0][17].CLK
clock => i_mul106_resize_im3_cma_s[0][18].CLK
clock => i_mul106_resize_im3_cma_s[0][19].CLK
clock => i_mul106_resize_im3_cma_s[0][20].CLK
clock => i_mul106_resize_im3_cma_s[0][21].CLK
clock => i_mul106_resize_im3_cma_s[0][22].CLK
clock => i_mul106_resize_im3_cma_s[0][23].CLK
clock => i_mul106_resize_im3_cma_s[0][24].CLK
clock => i_mul106_resize_im3_cma_s[0][25].CLK
clock => i_mul106_resize_im3_cma_c0[0][0].CLK
clock => i_mul106_resize_im3_cma_c0[0][1].CLK
clock => i_mul106_resize_im3_cma_c0[0][2].CLK
clock => i_mul106_resize_im3_cma_c0[0][3].CLK
clock => i_mul106_resize_im3_cma_c0[0][4].CLK
clock => i_mul106_resize_im3_cma_c0[0][5].CLK
clock => i_mul106_resize_im3_cma_c0[0][6].CLK
clock => i_mul106_resize_im3_cma_c0[0][7].CLK
clock => i_mul106_resize_im3_cma_c0[0][8].CLK
clock => i_mul106_resize_im3_cma_c0[0][9].CLK
clock => i_mul106_resize_im3_cma_a0[0][0].CLK
clock => i_mul106_resize_im3_cma_a0[0][1].CLK
clock => i_mul106_resize_im3_cma_a0[0][2].CLK
clock => i_mul106_resize_im3_cma_a0[0][3].CLK
clock => i_mul106_resize_im3_cma_a0[0][4].CLK
clock => i_mul106_resize_im3_cma_a0[0][5].CLK
clock => i_mul106_resize_im3_cma_a0[0][6].CLK
clock => i_mul106_resize_im3_cma_a0[0][7].CLK
clock => i_mul106_resize_im3_cma_a0[0][8].CLK
clock => i_mul106_resize_im3_cma_a0[0][9].CLK
clock => i_mul106_resize_im3_cma_a0[0][10].CLK
clock => i_mul106_resize_im3_cma_a0[0][11].CLK
clock => i_mul106_resize_im3_cma_a0[0][12].CLK
clock => i_mul106_resize_im3_cma_a0[0][13].CLK
clock => i_mul106_resize_im3_cma_a0[0][14].CLK
clock => i_mul106_resize_im3_cma_a0[0][15].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_wraddr_q[0].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_wraddr_q[1].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[0].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[1].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_sticky_ena_q[0].CLK
clock => redist124_i_mul64_resize_vt_select_23_b_7_cmpReg_q[0].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul87_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul87_resize_im0_cma_s[0][0].CLK
clock => i_mul87_resize_im0_cma_s[0][1].CLK
clock => i_mul87_resize_im0_cma_s[0][2].CLK
clock => i_mul87_resize_im0_cma_s[0][3].CLK
clock => i_mul87_resize_im0_cma_s[0][4].CLK
clock => i_mul87_resize_im0_cma_s[0][5].CLK
clock => i_mul87_resize_im0_cma_s[0][6].CLK
clock => i_mul87_resize_im0_cma_s[0][7].CLK
clock => i_mul87_resize_im0_cma_s[0][8].CLK
clock => i_mul87_resize_im0_cma_s[0][9].CLK
clock => i_mul87_resize_im0_cma_s[0][10].CLK
clock => i_mul87_resize_im0_cma_s[0][11].CLK
clock => i_mul87_resize_im0_cma_s[0][12].CLK
clock => i_mul87_resize_im0_cma_s[0][13].CLK
clock => i_mul87_resize_im0_cma_s[0][14].CLK
clock => i_mul87_resize_im0_cma_s[0][15].CLK
clock => i_mul87_resize_im0_cma_s[0][16].CLK
clock => i_mul87_resize_im0_cma_s[0][17].CLK
clock => i_mul87_resize_im0_cma_s[0][18].CLK
clock => i_mul87_resize_im0_cma_s[0][19].CLK
clock => i_mul87_resize_im0_cma_s[0][20].CLK
clock => i_mul87_resize_im0_cma_s[0][21].CLK
clock => i_mul87_resize_im0_cma_s[0][22].CLK
clock => i_mul87_resize_im0_cma_s[0][23].CLK
clock => i_mul87_resize_im0_cma_s[0][24].CLK
clock => i_mul87_resize_im0_cma_s[0][25].CLK
clock => i_mul87_resize_im0_cma_s[0][26].CLK
clock => i_mul87_resize_im0_cma_s[0][27].CLK
clock => i_mul87_resize_im0_cma_s[0][28].CLK
clock => i_mul87_resize_im0_cma_s[0][29].CLK
clock => i_mul87_resize_im0_cma_s[0][30].CLK
clock => i_mul87_resize_im0_cma_s[0][31].CLK
clock => i_mul87_resize_im0_cma_s[0][32].CLK
clock => i_mul87_resize_im0_cma_s[0][33].CLK
clock => i_mul87_resize_im0_cma_s[0][34].CLK
clock => i_mul87_resize_im0_cma_s[0][35].CLK
clock => i_mul87_resize_im0_cma_c0[0][0].CLK
clock => i_mul87_resize_im0_cma_c0[0][1].CLK
clock => i_mul87_resize_im0_cma_c0[0][2].CLK
clock => i_mul87_resize_im0_cma_c0[0][3].CLK
clock => i_mul87_resize_im0_cma_c0[0][4].CLK
clock => i_mul87_resize_im0_cma_c0[0][5].CLK
clock => i_mul87_resize_im0_cma_c0[0][6].CLK
clock => i_mul87_resize_im0_cma_c0[0][7].CLK
clock => i_mul87_resize_im0_cma_c0[0][8].CLK
clock => i_mul87_resize_im0_cma_c0[0][9].CLK
clock => i_mul87_resize_im0_cma_c0[0][10].CLK
clock => i_mul87_resize_im0_cma_c0[0][11].CLK
clock => i_mul87_resize_im0_cma_c0[0][12].CLK
clock => i_mul87_resize_im0_cma_c0[0][13].CLK
clock => i_mul87_resize_im0_cma_c0[0][14].CLK
clock => i_mul87_resize_im0_cma_c0[0][15].CLK
clock => i_mul87_resize_im0_cma_c0[0][16].CLK
clock => i_mul87_resize_im0_cma_c0[0][17].CLK
clock => i_mul87_resize_im0_cma_a0[0][0].CLK
clock => i_mul87_resize_im0_cma_a0[0][1].CLK
clock => i_mul87_resize_im0_cma_a0[0][2].CLK
clock => i_mul87_resize_im0_cma_a0[0][3].CLK
clock => i_mul87_resize_im0_cma_a0[0][4].CLK
clock => i_mul87_resize_im0_cma_a0[0][5].CLK
clock => i_mul87_resize_im0_cma_a0[0][6].CLK
clock => i_mul87_resize_im0_cma_a0[0][7].CLK
clock => i_mul87_resize_im0_cma_a0[0][8].CLK
clock => i_mul87_resize_im0_cma_a0[0][9].CLK
clock => i_mul87_resize_im0_cma_a0[0][10].CLK
clock => i_mul87_resize_im0_cma_a0[0][11].CLK
clock => i_mul87_resize_im0_cma_a0[0][12].CLK
clock => i_mul87_resize_im0_cma_a0[0][13].CLK
clock => i_mul87_resize_im0_cma_a0[0][14].CLK
clock => i_mul87_resize_im0_cma_a0[0][15].CLK
clock => i_mul87_resize_im0_cma_a0[0][16].CLK
clock => i_mul87_resize_im0_cma_a0[0][17].CLK
clock => i_mul87_resize_im10_s1[0].CLK
clock => i_mul87_resize_im10_s1[1].CLK
clock => i_mul87_resize_im10_s1[2].CLK
clock => i_mul87_resize_im10_s1[3].CLK
clock => i_mul87_resize_im10_s1[4].CLK
clock => i_mul87_resize_im10_s1[5].CLK
clock => i_mul87_resize_im10_s1[6].CLK
clock => i_mul87_resize_im10_s1[7].CLK
clock => i_mul87_resize_im10_s1[8].CLK
clock => i_mul87_resize_im10_s1[9].CLK
clock => i_mul87_resize_im10_s1[10].CLK
clock => i_mul87_resize_im10_s1[11].CLK
clock => i_mul87_resize_im10_s1[12].CLK
clock => i_mul87_resize_im10_s1[13].CLK
clock => i_mul87_resize_im10_s1[14].CLK
clock => i_mul87_resize_im10_s1[15].CLK
clock => i_mul87_resize_im10_b0[0].CLK
clock => i_mul87_resize_im10_b0[1].CLK
clock => i_mul87_resize_im10_b0[2].CLK
clock => i_mul87_resize_im10_b0[3].CLK
clock => i_mul87_resize_im10_b0[4].CLK
clock => i_mul87_resize_im10_b0[5].CLK
clock => i_mul87_resize_im10_b0[6].CLK
clock => i_mul87_resize_im10_b0[7].CLK
clock => i_mul87_resize_im10_a0[0].CLK
clock => i_mul87_resize_im10_a0[1].CLK
clock => i_mul87_resize_im10_a0[2].CLK
clock => i_mul87_resize_im10_a0[3].CLK
clock => i_mul87_resize_im10_a0[4].CLK
clock => i_mul87_resize_im10_a0[5].CLK
clock => i_mul87_resize_im10_a0[6].CLK
clock => i_mul87_resize_im10_a0[7].CLK
clock => i_mul87_resize_ma3_cma_s[0][0].CLK
clock => i_mul87_resize_ma3_cma_s[0][1].CLK
clock => i_mul87_resize_ma3_cma_s[0][2].CLK
clock => i_mul87_resize_ma3_cma_s[0][3].CLK
clock => i_mul87_resize_ma3_cma_s[0][4].CLK
clock => i_mul87_resize_ma3_cma_s[0][5].CLK
clock => i_mul87_resize_ma3_cma_s[0][6].CLK
clock => i_mul87_resize_ma3_cma_s[0][7].CLK
clock => i_mul87_resize_ma3_cma_s[0][8].CLK
clock => i_mul87_resize_ma3_cma_s[0][9].CLK
clock => i_mul87_resize_ma3_cma_s[0][10].CLK
clock => i_mul87_resize_ma3_cma_s[0][11].CLK
clock => i_mul87_resize_ma3_cma_s[0][12].CLK
clock => i_mul87_resize_ma3_cma_s[0][13].CLK
clock => i_mul87_resize_ma3_cma_s[0][14].CLK
clock => i_mul87_resize_ma3_cma_s[0][15].CLK
clock => i_mul87_resize_ma3_cma_s[0][16].CLK
clock => i_mul87_resize_ma3_cma_s[0][17].CLK
clock => i_mul87_resize_ma3_cma_s[0][18].CLK
clock => i_mul87_resize_ma3_cma_s[0][19].CLK
clock => i_mul87_resize_ma3_cma_s[0][20].CLK
clock => i_mul87_resize_ma3_cma_s[0][21].CLK
clock => i_mul87_resize_ma3_cma_s[0][22].CLK
clock => i_mul87_resize_ma3_cma_s[0][23].CLK
clock => i_mul87_resize_ma3_cma_s[0][24].CLK
clock => i_mul87_resize_ma3_cma_s[0][25].CLK
clock => i_mul87_resize_ma3_cma_s[0][26].CLK
clock => i_mul87_resize_ma3_cma_s[0][27].CLK
clock => i_mul87_resize_ma3_cma_c0[1][0].CLK
clock => i_mul87_resize_ma3_cma_c0[1][1].CLK
clock => i_mul87_resize_ma3_cma_c0[1][2].CLK
clock => i_mul87_resize_ma3_cma_c0[1][3].CLK
clock => i_mul87_resize_ma3_cma_c0[1][4].CLK
clock => i_mul87_resize_ma3_cma_c0[1][5].CLK
clock => i_mul87_resize_ma3_cma_c0[1][6].CLK
clock => i_mul87_resize_ma3_cma_c0[1][7].CLK
clock => i_mul87_resize_ma3_cma_c0[1][8].CLK
clock => i_mul87_resize_ma3_cma_c0[1][9].CLK
clock => i_mul87_resize_ma3_cma_c0[1][10].CLK
clock => i_mul87_resize_ma3_cma_c0[1][11].CLK
clock => i_mul87_resize_ma3_cma_c0[1][12].CLK
clock => i_mul87_resize_ma3_cma_c0[1][13].CLK
clock => i_mul87_resize_ma3_cma_c0[1][14].CLK
clock => i_mul87_resize_ma3_cma_c0[1][15].CLK
clock => i_mul87_resize_ma3_cma_c0[1][16].CLK
clock => i_mul87_resize_ma3_cma_c0[1][17].CLK
clock => i_mul87_resize_ma3_cma_c0[1][18].CLK
clock => i_mul87_resize_ma3_cma_c0[0][0].CLK
clock => i_mul87_resize_ma3_cma_c0[0][1].CLK
clock => i_mul87_resize_ma3_cma_c0[0][2].CLK
clock => i_mul87_resize_ma3_cma_c0[0][3].CLK
clock => i_mul87_resize_ma3_cma_c0[0][4].CLK
clock => i_mul87_resize_ma3_cma_c0[0][5].CLK
clock => i_mul87_resize_ma3_cma_c0[0][6].CLK
clock => i_mul87_resize_ma3_cma_c0[0][7].CLK
clock => i_mul87_resize_ma3_cma_c0[0][8].CLK
clock => i_mul87_resize_ma3_cma_c0[0][9].CLK
clock => i_mul87_resize_ma3_cma_c0[0][10].CLK
clock => i_mul87_resize_ma3_cma_c0[0][11].CLK
clock => i_mul87_resize_ma3_cma_c0[0][12].CLK
clock => i_mul87_resize_ma3_cma_c0[0][13].CLK
clock => i_mul87_resize_ma3_cma_c0[0][14].CLK
clock => i_mul87_resize_ma3_cma_c0[0][15].CLK
clock => i_mul87_resize_ma3_cma_c0[0][16].CLK
clock => i_mul87_resize_ma3_cma_c0[0][17].CLK
clock => i_mul87_resize_ma3_cma_c0[0][18].CLK
clock => i_mul87_resize_ma3_cma_a0[1][0].CLK
clock => i_mul87_resize_ma3_cma_a0[1][1].CLK
clock => i_mul87_resize_ma3_cma_a0[1][2].CLK
clock => i_mul87_resize_ma3_cma_a0[1][3].CLK
clock => i_mul87_resize_ma3_cma_a0[1][4].CLK
clock => i_mul87_resize_ma3_cma_a0[1][5].CLK
clock => i_mul87_resize_ma3_cma_a0[1][6].CLK
clock => i_mul87_resize_ma3_cma_a0[1][7].CLK
clock => i_mul87_resize_ma3_cma_a0[0][0].CLK
clock => i_mul87_resize_ma3_cma_a0[0][1].CLK
clock => i_mul87_resize_ma3_cma_a0[0][2].CLK
clock => i_mul87_resize_ma3_cma_a0[0][3].CLK
clock => i_mul87_resize_ma3_cma_a0[0][4].CLK
clock => i_mul87_resize_ma3_cma_a0[0][5].CLK
clock => i_mul87_resize_ma3_cma_a0[0][6].CLK
clock => i_mul87_resize_ma3_cma_a0[0][7].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul75_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul75_resize_im0_cma_s[0][0].CLK
clock => i_mul75_resize_im0_cma_s[0][1].CLK
clock => i_mul75_resize_im0_cma_s[0][2].CLK
clock => i_mul75_resize_im0_cma_s[0][3].CLK
clock => i_mul75_resize_im0_cma_s[0][4].CLK
clock => i_mul75_resize_im0_cma_s[0][5].CLK
clock => i_mul75_resize_im0_cma_s[0][6].CLK
clock => i_mul75_resize_im0_cma_s[0][7].CLK
clock => i_mul75_resize_im0_cma_s[0][8].CLK
clock => i_mul75_resize_im0_cma_s[0][9].CLK
clock => i_mul75_resize_im0_cma_s[0][10].CLK
clock => i_mul75_resize_im0_cma_s[0][11].CLK
clock => i_mul75_resize_im0_cma_s[0][12].CLK
clock => i_mul75_resize_im0_cma_s[0][13].CLK
clock => i_mul75_resize_im0_cma_s[0][14].CLK
clock => i_mul75_resize_im0_cma_s[0][15].CLK
clock => i_mul75_resize_im0_cma_s[0][16].CLK
clock => i_mul75_resize_im0_cma_s[0][17].CLK
clock => i_mul75_resize_im0_cma_s[0][18].CLK
clock => i_mul75_resize_im0_cma_s[0][19].CLK
clock => i_mul75_resize_im0_cma_s[0][20].CLK
clock => i_mul75_resize_im0_cma_s[0][21].CLK
clock => i_mul75_resize_im0_cma_s[0][22].CLK
clock => i_mul75_resize_im0_cma_s[0][23].CLK
clock => i_mul75_resize_im0_cma_s[0][24].CLK
clock => i_mul75_resize_im0_cma_s[0][25].CLK
clock => i_mul75_resize_im0_cma_s[0][26].CLK
clock => i_mul75_resize_im0_cma_s[0][27].CLK
clock => i_mul75_resize_im0_cma_s[0][28].CLK
clock => i_mul75_resize_im0_cma_s[0][29].CLK
clock => i_mul75_resize_im0_cma_s[0][30].CLK
clock => i_mul75_resize_im0_cma_s[0][31].CLK
clock => i_mul75_resize_im0_cma_s[0][32].CLK
clock => i_mul75_resize_im0_cma_s[0][33].CLK
clock => i_mul75_resize_im0_cma_s[0][34].CLK
clock => i_mul75_resize_im0_cma_s[0][35].CLK
clock => i_mul75_resize_im0_cma_c0[0][0].CLK
clock => i_mul75_resize_im0_cma_c0[0][1].CLK
clock => i_mul75_resize_im0_cma_c0[0][2].CLK
clock => i_mul75_resize_im0_cma_c0[0][3].CLK
clock => i_mul75_resize_im0_cma_c0[0][4].CLK
clock => i_mul75_resize_im0_cma_c0[0][5].CLK
clock => i_mul75_resize_im0_cma_c0[0][6].CLK
clock => i_mul75_resize_im0_cma_c0[0][7].CLK
clock => i_mul75_resize_im0_cma_c0[0][8].CLK
clock => i_mul75_resize_im0_cma_c0[0][9].CLK
clock => i_mul75_resize_im0_cma_c0[0][10].CLK
clock => i_mul75_resize_im0_cma_c0[0][11].CLK
clock => i_mul75_resize_im0_cma_c0[0][12].CLK
clock => i_mul75_resize_im0_cma_c0[0][13].CLK
clock => i_mul75_resize_im0_cma_c0[0][14].CLK
clock => i_mul75_resize_im0_cma_c0[0][15].CLK
clock => i_mul75_resize_im0_cma_c0[0][16].CLK
clock => i_mul75_resize_im0_cma_c0[0][17].CLK
clock => i_mul75_resize_im0_cma_a0[0][0].CLK
clock => i_mul75_resize_im0_cma_a0[0][1].CLK
clock => i_mul75_resize_im0_cma_a0[0][2].CLK
clock => i_mul75_resize_im0_cma_a0[0][3].CLK
clock => i_mul75_resize_im0_cma_a0[0][4].CLK
clock => i_mul75_resize_im0_cma_a0[0][5].CLK
clock => i_mul75_resize_im0_cma_a0[0][6].CLK
clock => i_mul75_resize_im0_cma_a0[0][7].CLK
clock => i_mul75_resize_im0_cma_a0[0][8].CLK
clock => i_mul75_resize_im0_cma_a0[0][9].CLK
clock => i_mul75_resize_im0_cma_a0[0][10].CLK
clock => i_mul75_resize_im0_cma_a0[0][11].CLK
clock => i_mul75_resize_im0_cma_a0[0][12].CLK
clock => i_mul75_resize_im0_cma_a0[0][13].CLK
clock => i_mul75_resize_im0_cma_a0[0][14].CLK
clock => i_mul75_resize_im0_cma_a0[0][15].CLK
clock => i_mul75_resize_im0_cma_a0[0][16].CLK
clock => i_mul75_resize_im0_cma_a0[0][17].CLK
clock => i_mul75_resize_im10_s1[0].CLK
clock => i_mul75_resize_im10_s1[1].CLK
clock => i_mul75_resize_im10_s1[2].CLK
clock => i_mul75_resize_im10_s1[3].CLK
clock => i_mul75_resize_im10_s1[4].CLK
clock => i_mul75_resize_im10_s1[5].CLK
clock => i_mul75_resize_im10_s1[6].CLK
clock => i_mul75_resize_im10_s1[7].CLK
clock => i_mul75_resize_im10_s1[8].CLK
clock => i_mul75_resize_im10_s1[9].CLK
clock => i_mul75_resize_im10_s1[10].CLK
clock => i_mul75_resize_im10_s1[11].CLK
clock => i_mul75_resize_im10_s1[12].CLK
clock => i_mul75_resize_im10_s1[13].CLK
clock => i_mul75_resize_im10_s1[14].CLK
clock => i_mul75_resize_im10_s1[15].CLK
clock => i_mul75_resize_im10_b0[0].CLK
clock => i_mul75_resize_im10_b0[1].CLK
clock => i_mul75_resize_im10_b0[2].CLK
clock => i_mul75_resize_im10_b0[3].CLK
clock => i_mul75_resize_im10_b0[4].CLK
clock => i_mul75_resize_im10_b0[5].CLK
clock => i_mul75_resize_im10_b0[6].CLK
clock => i_mul75_resize_im10_b0[7].CLK
clock => i_mul75_resize_im10_a0[0].CLK
clock => i_mul75_resize_im10_a0[1].CLK
clock => i_mul75_resize_im10_a0[2].CLK
clock => i_mul75_resize_im10_a0[3].CLK
clock => i_mul75_resize_im10_a0[4].CLK
clock => i_mul75_resize_im10_a0[5].CLK
clock => i_mul75_resize_im10_a0[6].CLK
clock => i_mul75_resize_im10_a0[7].CLK
clock => i_mul75_resize_ma3_cma_s[0][0].CLK
clock => i_mul75_resize_ma3_cma_s[0][1].CLK
clock => i_mul75_resize_ma3_cma_s[0][2].CLK
clock => i_mul75_resize_ma3_cma_s[0][3].CLK
clock => i_mul75_resize_ma3_cma_s[0][4].CLK
clock => i_mul75_resize_ma3_cma_s[0][5].CLK
clock => i_mul75_resize_ma3_cma_s[0][6].CLK
clock => i_mul75_resize_ma3_cma_s[0][7].CLK
clock => i_mul75_resize_ma3_cma_s[0][8].CLK
clock => i_mul75_resize_ma3_cma_s[0][9].CLK
clock => i_mul75_resize_ma3_cma_s[0][10].CLK
clock => i_mul75_resize_ma3_cma_s[0][11].CLK
clock => i_mul75_resize_ma3_cma_s[0][12].CLK
clock => i_mul75_resize_ma3_cma_s[0][13].CLK
clock => i_mul75_resize_ma3_cma_s[0][14].CLK
clock => i_mul75_resize_ma3_cma_s[0][15].CLK
clock => i_mul75_resize_ma3_cma_s[0][16].CLK
clock => i_mul75_resize_ma3_cma_s[0][17].CLK
clock => i_mul75_resize_ma3_cma_s[0][18].CLK
clock => i_mul75_resize_ma3_cma_s[0][19].CLK
clock => i_mul75_resize_ma3_cma_s[0][20].CLK
clock => i_mul75_resize_ma3_cma_s[0][21].CLK
clock => i_mul75_resize_ma3_cma_s[0][22].CLK
clock => i_mul75_resize_ma3_cma_s[0][23].CLK
clock => i_mul75_resize_ma3_cma_s[0][24].CLK
clock => i_mul75_resize_ma3_cma_s[0][25].CLK
clock => i_mul75_resize_ma3_cma_s[0][26].CLK
clock => i_mul75_resize_ma3_cma_s[0][27].CLK
clock => i_mul75_resize_ma3_cma_c0[1][0].CLK
clock => i_mul75_resize_ma3_cma_c0[1][1].CLK
clock => i_mul75_resize_ma3_cma_c0[1][2].CLK
clock => i_mul75_resize_ma3_cma_c0[1][3].CLK
clock => i_mul75_resize_ma3_cma_c0[1][4].CLK
clock => i_mul75_resize_ma3_cma_c0[1][5].CLK
clock => i_mul75_resize_ma3_cma_c0[1][6].CLK
clock => i_mul75_resize_ma3_cma_c0[1][7].CLK
clock => i_mul75_resize_ma3_cma_c0[1][8].CLK
clock => i_mul75_resize_ma3_cma_c0[1][9].CLK
clock => i_mul75_resize_ma3_cma_c0[1][10].CLK
clock => i_mul75_resize_ma3_cma_c0[1][11].CLK
clock => i_mul75_resize_ma3_cma_c0[1][12].CLK
clock => i_mul75_resize_ma3_cma_c0[1][13].CLK
clock => i_mul75_resize_ma3_cma_c0[1][14].CLK
clock => i_mul75_resize_ma3_cma_c0[1][15].CLK
clock => i_mul75_resize_ma3_cma_c0[1][16].CLK
clock => i_mul75_resize_ma3_cma_c0[1][17].CLK
clock => i_mul75_resize_ma3_cma_c0[1][18].CLK
clock => i_mul75_resize_ma3_cma_c0[0][0].CLK
clock => i_mul75_resize_ma3_cma_c0[0][1].CLK
clock => i_mul75_resize_ma3_cma_c0[0][2].CLK
clock => i_mul75_resize_ma3_cma_c0[0][3].CLK
clock => i_mul75_resize_ma3_cma_c0[0][4].CLK
clock => i_mul75_resize_ma3_cma_c0[0][5].CLK
clock => i_mul75_resize_ma3_cma_c0[0][6].CLK
clock => i_mul75_resize_ma3_cma_c0[0][7].CLK
clock => i_mul75_resize_ma3_cma_c0[0][8].CLK
clock => i_mul75_resize_ma3_cma_c0[0][9].CLK
clock => i_mul75_resize_ma3_cma_c0[0][10].CLK
clock => i_mul75_resize_ma3_cma_c0[0][11].CLK
clock => i_mul75_resize_ma3_cma_c0[0][12].CLK
clock => i_mul75_resize_ma3_cma_c0[0][13].CLK
clock => i_mul75_resize_ma3_cma_c0[0][14].CLK
clock => i_mul75_resize_ma3_cma_c0[0][15].CLK
clock => i_mul75_resize_ma3_cma_c0[0][16].CLK
clock => i_mul75_resize_ma3_cma_c0[0][17].CLK
clock => i_mul75_resize_ma3_cma_c0[0][18].CLK
clock => i_mul75_resize_ma3_cma_a0[1][0].CLK
clock => i_mul75_resize_ma3_cma_a0[1][1].CLK
clock => i_mul75_resize_ma3_cma_a0[1][2].CLK
clock => i_mul75_resize_ma3_cma_a0[1][3].CLK
clock => i_mul75_resize_ma3_cma_a0[1][4].CLK
clock => i_mul75_resize_ma3_cma_a0[1][5].CLK
clock => i_mul75_resize_ma3_cma_a0[1][6].CLK
clock => i_mul75_resize_ma3_cma_a0[1][7].CLK
clock => i_mul75_resize_ma3_cma_a0[0][0].CLK
clock => i_mul75_resize_ma3_cma_a0[0][1].CLK
clock => i_mul75_resize_ma3_cma_a0[0][2].CLK
clock => i_mul75_resize_ma3_cma_a0[0][3].CLK
clock => i_mul75_resize_ma3_cma_a0[0][4].CLK
clock => i_mul75_resize_ma3_cma_a0[0][5].CLK
clock => i_mul75_resize_ma3_cma_a0[0][6].CLK
clock => i_mul75_resize_ma3_cma_a0[0][7].CLK
clock => i_acl_749_resize_q[0].CLK
clock => i_acl_749_resize_q[1].CLK
clock => i_acl_749_resize_q[2].CLK
clock => i_acl_749_resize_q[3].CLK
clock => i_acl_749_resize_q[4].CLK
clock => i_acl_749_resize_q[5].CLK
clock => i_acl_749_resize_q[6].CLK
clock => i_acl_749_resize_q[7].CLK
clock => i_mul106_1_resize_im0_cma_s[0][0].CLK
clock => i_mul106_1_resize_im0_cma_s[0][1].CLK
clock => i_mul106_1_resize_im0_cma_s[0][2].CLK
clock => i_mul106_1_resize_im0_cma_s[0][3].CLK
clock => i_mul106_1_resize_im0_cma_s[0][4].CLK
clock => i_mul106_1_resize_im0_cma_s[0][5].CLK
clock => i_mul106_1_resize_im0_cma_s[0][6].CLK
clock => i_mul106_1_resize_im0_cma_s[0][7].CLK
clock => i_mul106_1_resize_im0_cma_s[0][8].CLK
clock => i_mul106_1_resize_im0_cma_s[0][9].CLK
clock => i_mul106_1_resize_im0_cma_s[0][10].CLK
clock => i_mul106_1_resize_im0_cma_s[0][11].CLK
clock => i_mul106_1_resize_im0_cma_s[0][12].CLK
clock => i_mul106_1_resize_im0_cma_s[0][13].CLK
clock => i_mul106_1_resize_im0_cma_s[0][14].CLK
clock => i_mul106_1_resize_im0_cma_s[0][15].CLK
clock => i_mul106_1_resize_im0_cma_s[0][16].CLK
clock => i_mul106_1_resize_im0_cma_s[0][17].CLK
clock => i_mul106_1_resize_im0_cma_s[0][18].CLK
clock => i_mul106_1_resize_im0_cma_s[0][19].CLK
clock => i_mul106_1_resize_im0_cma_s[0][20].CLK
clock => i_mul106_1_resize_im0_cma_s[0][21].CLK
clock => i_mul106_1_resize_im0_cma_s[0][22].CLK
clock => i_mul106_1_resize_im0_cma_s[0][23].CLK
clock => i_mul106_1_resize_im0_cma_s[0][24].CLK
clock => i_mul106_1_resize_im0_cma_s[0][25].CLK
clock => i_mul106_1_resize_im0_cma_s[0][26].CLK
clock => i_mul106_1_resize_im0_cma_s[0][27].CLK
clock => i_mul106_1_resize_im0_cma_s[0][28].CLK
clock => i_mul106_1_resize_im0_cma_s[0][29].CLK
clock => i_mul106_1_resize_im0_cma_s[0][30].CLK
clock => i_mul106_1_resize_im0_cma_s[0][31].CLK
clock => i_mul106_1_resize_im0_cma_s[0][32].CLK
clock => i_mul106_1_resize_im0_cma_s[0][33].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][0].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][1].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][2].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][3].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][4].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][5].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][6].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][7].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][8].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][9].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][10].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][11].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][12].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][13].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][14].CLK
clock => i_mul106_1_resize_im0_cma_c0[0][15].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][0].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][1].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][2].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][3].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][4].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][5].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][6].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][7].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][8].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][9].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][10].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][11].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][12].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][13].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][14].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][15].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][16].CLK
clock => i_mul106_1_resize_im0_cma_a0[0][17].CLK
clock => i_mul106_1_resize_im3_cma_s[0][0].CLK
clock => i_mul106_1_resize_im3_cma_s[0][1].CLK
clock => i_mul106_1_resize_im3_cma_s[0][2].CLK
clock => i_mul106_1_resize_im3_cma_s[0][3].CLK
clock => i_mul106_1_resize_im3_cma_s[0][4].CLK
clock => i_mul106_1_resize_im3_cma_s[0][5].CLK
clock => i_mul106_1_resize_im3_cma_s[0][6].CLK
clock => i_mul106_1_resize_im3_cma_s[0][7].CLK
clock => i_mul106_1_resize_im3_cma_s[0][8].CLK
clock => i_mul106_1_resize_im3_cma_s[0][9].CLK
clock => i_mul106_1_resize_im3_cma_s[0][10].CLK
clock => i_mul106_1_resize_im3_cma_s[0][11].CLK
clock => i_mul106_1_resize_im3_cma_s[0][12].CLK
clock => i_mul106_1_resize_im3_cma_s[0][13].CLK
clock => i_mul106_1_resize_im3_cma_s[0][14].CLK
clock => i_mul106_1_resize_im3_cma_s[0][15].CLK
clock => i_mul106_1_resize_im3_cma_s[0][16].CLK
clock => i_mul106_1_resize_im3_cma_s[0][17].CLK
clock => i_mul106_1_resize_im3_cma_s[0][18].CLK
clock => i_mul106_1_resize_im3_cma_s[0][19].CLK
clock => i_mul106_1_resize_im3_cma_s[0][20].CLK
clock => i_mul106_1_resize_im3_cma_s[0][21].CLK
clock => i_mul106_1_resize_im3_cma_s[0][22].CLK
clock => i_mul106_1_resize_im3_cma_s[0][23].CLK
clock => i_mul106_1_resize_im3_cma_s[0][24].CLK
clock => i_mul106_1_resize_im3_cma_s[0][25].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][0].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][1].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][2].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][3].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][4].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][5].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][6].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][7].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][8].CLK
clock => i_mul106_1_resize_im3_cma_c0[0][9].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][0].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][1].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][2].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][3].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][4].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][5].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][6].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][7].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][8].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][9].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][10].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][11].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][12].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][13].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][14].CLK
clock => i_mul106_1_resize_im3_cma_a0[0][15].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_wraddr_q[0].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_wraddr_q[1].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_rdcnt_i[0].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_rdcnt_i[1].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_sticky_ena_q[0].CLK
clock => redist127_i_mul64_1_resize_vt_select_23_b_7_cmpReg_q[0].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul87_1_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul87_1_resize_im0_cma_s[0][0].CLK
clock => i_mul87_1_resize_im0_cma_s[0][1].CLK
clock => i_mul87_1_resize_im0_cma_s[0][2].CLK
clock => i_mul87_1_resize_im0_cma_s[0][3].CLK
clock => i_mul87_1_resize_im0_cma_s[0][4].CLK
clock => i_mul87_1_resize_im0_cma_s[0][5].CLK
clock => i_mul87_1_resize_im0_cma_s[0][6].CLK
clock => i_mul87_1_resize_im0_cma_s[0][7].CLK
clock => i_mul87_1_resize_im0_cma_s[0][8].CLK
clock => i_mul87_1_resize_im0_cma_s[0][9].CLK
clock => i_mul87_1_resize_im0_cma_s[0][10].CLK
clock => i_mul87_1_resize_im0_cma_s[0][11].CLK
clock => i_mul87_1_resize_im0_cma_s[0][12].CLK
clock => i_mul87_1_resize_im0_cma_s[0][13].CLK
clock => i_mul87_1_resize_im0_cma_s[0][14].CLK
clock => i_mul87_1_resize_im0_cma_s[0][15].CLK
clock => i_mul87_1_resize_im0_cma_s[0][16].CLK
clock => i_mul87_1_resize_im0_cma_s[0][17].CLK
clock => i_mul87_1_resize_im0_cma_s[0][18].CLK
clock => i_mul87_1_resize_im0_cma_s[0][19].CLK
clock => i_mul87_1_resize_im0_cma_s[0][20].CLK
clock => i_mul87_1_resize_im0_cma_s[0][21].CLK
clock => i_mul87_1_resize_im0_cma_s[0][22].CLK
clock => i_mul87_1_resize_im0_cma_s[0][23].CLK
clock => i_mul87_1_resize_im0_cma_s[0][24].CLK
clock => i_mul87_1_resize_im0_cma_s[0][25].CLK
clock => i_mul87_1_resize_im0_cma_s[0][26].CLK
clock => i_mul87_1_resize_im0_cma_s[0][27].CLK
clock => i_mul87_1_resize_im0_cma_s[0][28].CLK
clock => i_mul87_1_resize_im0_cma_s[0][29].CLK
clock => i_mul87_1_resize_im0_cma_s[0][30].CLK
clock => i_mul87_1_resize_im0_cma_s[0][31].CLK
clock => i_mul87_1_resize_im0_cma_s[0][32].CLK
clock => i_mul87_1_resize_im0_cma_s[0][33].CLK
clock => i_mul87_1_resize_im0_cma_s[0][34].CLK
clock => i_mul87_1_resize_im0_cma_s[0][35].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][0].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][1].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][2].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][3].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][4].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][5].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][6].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][7].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][8].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][9].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][10].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][11].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][12].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][13].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][14].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][15].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][16].CLK
clock => i_mul87_1_resize_im0_cma_c0[0][17].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][0].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][1].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][2].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][3].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][4].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][5].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][6].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][7].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][8].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][9].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][10].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][11].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][12].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][13].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][14].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][15].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][16].CLK
clock => i_mul87_1_resize_im0_cma_a0[0][17].CLK
clock => i_mul87_1_resize_im10_s1[0].CLK
clock => i_mul87_1_resize_im10_s1[1].CLK
clock => i_mul87_1_resize_im10_s1[2].CLK
clock => i_mul87_1_resize_im10_s1[3].CLK
clock => i_mul87_1_resize_im10_s1[4].CLK
clock => i_mul87_1_resize_im10_s1[5].CLK
clock => i_mul87_1_resize_im10_s1[6].CLK
clock => i_mul87_1_resize_im10_s1[7].CLK
clock => i_mul87_1_resize_im10_s1[8].CLK
clock => i_mul87_1_resize_im10_s1[9].CLK
clock => i_mul87_1_resize_im10_s1[10].CLK
clock => i_mul87_1_resize_im10_s1[11].CLK
clock => i_mul87_1_resize_im10_s1[12].CLK
clock => i_mul87_1_resize_im10_s1[13].CLK
clock => i_mul87_1_resize_im10_s1[14].CLK
clock => i_mul87_1_resize_im10_s1[15].CLK
clock => i_mul87_1_resize_im10_b0[0].CLK
clock => i_mul87_1_resize_im10_b0[1].CLK
clock => i_mul87_1_resize_im10_b0[2].CLK
clock => i_mul87_1_resize_im10_b0[3].CLK
clock => i_mul87_1_resize_im10_b0[4].CLK
clock => i_mul87_1_resize_im10_b0[5].CLK
clock => i_mul87_1_resize_im10_b0[6].CLK
clock => i_mul87_1_resize_im10_b0[7].CLK
clock => i_mul87_1_resize_im10_a0[0].CLK
clock => i_mul87_1_resize_im10_a0[1].CLK
clock => i_mul87_1_resize_im10_a0[2].CLK
clock => i_mul87_1_resize_im10_a0[3].CLK
clock => i_mul87_1_resize_im10_a0[4].CLK
clock => i_mul87_1_resize_im10_a0[5].CLK
clock => i_mul87_1_resize_im10_a0[6].CLK
clock => i_mul87_1_resize_im10_a0[7].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][0].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][1].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][2].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][3].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][4].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][5].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][6].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][7].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][8].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][9].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][10].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][11].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][12].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][13].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][14].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][15].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][16].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][17].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][18].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][19].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][20].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][21].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][22].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][23].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][24].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][25].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][26].CLK
clock => i_mul87_1_resize_ma3_cma_s[0][27].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][0].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][1].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][2].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][3].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][4].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][5].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][6].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][7].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][8].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][9].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][10].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][11].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][12].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][13].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][14].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][15].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][16].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][17].CLK
clock => i_mul87_1_resize_ma3_cma_c0[1][18].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][0].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][1].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][2].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][3].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][4].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][5].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][6].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][7].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][8].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][9].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][10].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][11].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][12].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][13].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][14].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][15].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][16].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][17].CLK
clock => i_mul87_1_resize_ma3_cma_c0[0][18].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][0].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][1].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][2].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][3].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][4].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][5].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][6].CLK
clock => i_mul87_1_resize_ma3_cma_a0[1][7].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][0].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][1].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][2].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][3].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][4].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][5].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][6].CLK
clock => i_mul87_1_resize_ma3_cma_a0[0][7].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul75_1_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul75_1_resize_im0_cma_s[0][0].CLK
clock => i_mul75_1_resize_im0_cma_s[0][1].CLK
clock => i_mul75_1_resize_im0_cma_s[0][2].CLK
clock => i_mul75_1_resize_im0_cma_s[0][3].CLK
clock => i_mul75_1_resize_im0_cma_s[0][4].CLK
clock => i_mul75_1_resize_im0_cma_s[0][5].CLK
clock => i_mul75_1_resize_im0_cma_s[0][6].CLK
clock => i_mul75_1_resize_im0_cma_s[0][7].CLK
clock => i_mul75_1_resize_im0_cma_s[0][8].CLK
clock => i_mul75_1_resize_im0_cma_s[0][9].CLK
clock => i_mul75_1_resize_im0_cma_s[0][10].CLK
clock => i_mul75_1_resize_im0_cma_s[0][11].CLK
clock => i_mul75_1_resize_im0_cma_s[0][12].CLK
clock => i_mul75_1_resize_im0_cma_s[0][13].CLK
clock => i_mul75_1_resize_im0_cma_s[0][14].CLK
clock => i_mul75_1_resize_im0_cma_s[0][15].CLK
clock => i_mul75_1_resize_im0_cma_s[0][16].CLK
clock => i_mul75_1_resize_im0_cma_s[0][17].CLK
clock => i_mul75_1_resize_im0_cma_s[0][18].CLK
clock => i_mul75_1_resize_im0_cma_s[0][19].CLK
clock => i_mul75_1_resize_im0_cma_s[0][20].CLK
clock => i_mul75_1_resize_im0_cma_s[0][21].CLK
clock => i_mul75_1_resize_im0_cma_s[0][22].CLK
clock => i_mul75_1_resize_im0_cma_s[0][23].CLK
clock => i_mul75_1_resize_im0_cma_s[0][24].CLK
clock => i_mul75_1_resize_im0_cma_s[0][25].CLK
clock => i_mul75_1_resize_im0_cma_s[0][26].CLK
clock => i_mul75_1_resize_im0_cma_s[0][27].CLK
clock => i_mul75_1_resize_im0_cma_s[0][28].CLK
clock => i_mul75_1_resize_im0_cma_s[0][29].CLK
clock => i_mul75_1_resize_im0_cma_s[0][30].CLK
clock => i_mul75_1_resize_im0_cma_s[0][31].CLK
clock => i_mul75_1_resize_im0_cma_s[0][32].CLK
clock => i_mul75_1_resize_im0_cma_s[0][33].CLK
clock => i_mul75_1_resize_im0_cma_s[0][34].CLK
clock => i_mul75_1_resize_im0_cma_s[0][35].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][0].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][1].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][2].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][3].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][4].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][5].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][6].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][7].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][8].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][9].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][10].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][11].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][12].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][13].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][14].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][15].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][16].CLK
clock => i_mul75_1_resize_im0_cma_c0[0][17].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][0].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][1].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][2].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][3].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][4].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][5].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][6].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][7].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][8].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][9].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][10].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][11].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][12].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][13].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][14].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][15].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][16].CLK
clock => i_mul75_1_resize_im0_cma_a0[0][17].CLK
clock => i_mul75_1_resize_im10_s1[0].CLK
clock => i_mul75_1_resize_im10_s1[1].CLK
clock => i_mul75_1_resize_im10_s1[2].CLK
clock => i_mul75_1_resize_im10_s1[3].CLK
clock => i_mul75_1_resize_im10_s1[4].CLK
clock => i_mul75_1_resize_im10_s1[5].CLK
clock => i_mul75_1_resize_im10_s1[6].CLK
clock => i_mul75_1_resize_im10_s1[7].CLK
clock => i_mul75_1_resize_im10_s1[8].CLK
clock => i_mul75_1_resize_im10_s1[9].CLK
clock => i_mul75_1_resize_im10_s1[10].CLK
clock => i_mul75_1_resize_im10_s1[11].CLK
clock => i_mul75_1_resize_im10_s1[12].CLK
clock => i_mul75_1_resize_im10_s1[13].CLK
clock => i_mul75_1_resize_im10_s1[14].CLK
clock => i_mul75_1_resize_im10_s1[15].CLK
clock => i_mul75_1_resize_im10_b0[0].CLK
clock => i_mul75_1_resize_im10_b0[1].CLK
clock => i_mul75_1_resize_im10_b0[2].CLK
clock => i_mul75_1_resize_im10_b0[3].CLK
clock => i_mul75_1_resize_im10_b0[4].CLK
clock => i_mul75_1_resize_im10_b0[5].CLK
clock => i_mul75_1_resize_im10_b0[6].CLK
clock => i_mul75_1_resize_im10_b0[7].CLK
clock => i_mul75_1_resize_im10_a0[0].CLK
clock => i_mul75_1_resize_im10_a0[1].CLK
clock => i_mul75_1_resize_im10_a0[2].CLK
clock => i_mul75_1_resize_im10_a0[3].CLK
clock => i_mul75_1_resize_im10_a0[4].CLK
clock => i_mul75_1_resize_im10_a0[5].CLK
clock => i_mul75_1_resize_im10_a0[6].CLK
clock => i_mul75_1_resize_im10_a0[7].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][0].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][1].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][2].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][3].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][4].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][5].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][6].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][7].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][8].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][9].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][10].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][11].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][12].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][13].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][14].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][15].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][16].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][17].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][18].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][19].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][20].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][21].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][22].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][23].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][24].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][25].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][26].CLK
clock => i_mul75_1_resize_ma3_cma_s[0][27].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][0].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][1].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][2].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][3].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][4].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][5].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][6].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][7].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][8].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][9].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][10].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][11].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][12].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][13].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][14].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][15].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][16].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][17].CLK
clock => i_mul75_1_resize_ma3_cma_c0[1][18].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][0].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][1].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][2].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][3].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][4].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][5].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][6].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][7].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][8].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][9].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][10].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][11].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][12].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][13].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][14].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][15].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][16].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][17].CLK
clock => i_mul75_1_resize_ma3_cma_c0[0][18].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][0].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][1].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][2].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][3].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][4].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][5].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][6].CLK
clock => i_mul75_1_resize_ma3_cma_a0[1][7].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][0].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][1].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][2].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][3].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][4].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][5].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][6].CLK
clock => i_mul75_1_resize_ma3_cma_a0[0][7].CLK
clock => i_mul106_2_resize_im0_cma_s[0][0].CLK
clock => i_mul106_2_resize_im0_cma_s[0][1].CLK
clock => i_mul106_2_resize_im0_cma_s[0][2].CLK
clock => i_mul106_2_resize_im0_cma_s[0][3].CLK
clock => i_mul106_2_resize_im0_cma_s[0][4].CLK
clock => i_mul106_2_resize_im0_cma_s[0][5].CLK
clock => i_mul106_2_resize_im0_cma_s[0][6].CLK
clock => i_mul106_2_resize_im0_cma_s[0][7].CLK
clock => i_mul106_2_resize_im0_cma_s[0][8].CLK
clock => i_mul106_2_resize_im0_cma_s[0][9].CLK
clock => i_mul106_2_resize_im0_cma_s[0][10].CLK
clock => i_mul106_2_resize_im0_cma_s[0][11].CLK
clock => i_mul106_2_resize_im0_cma_s[0][12].CLK
clock => i_mul106_2_resize_im0_cma_s[0][13].CLK
clock => i_mul106_2_resize_im0_cma_s[0][14].CLK
clock => i_mul106_2_resize_im0_cma_s[0][15].CLK
clock => i_mul106_2_resize_im0_cma_s[0][16].CLK
clock => i_mul106_2_resize_im0_cma_s[0][17].CLK
clock => i_mul106_2_resize_im0_cma_s[0][18].CLK
clock => i_mul106_2_resize_im0_cma_s[0][19].CLK
clock => i_mul106_2_resize_im0_cma_s[0][20].CLK
clock => i_mul106_2_resize_im0_cma_s[0][21].CLK
clock => i_mul106_2_resize_im0_cma_s[0][22].CLK
clock => i_mul106_2_resize_im0_cma_s[0][23].CLK
clock => i_mul106_2_resize_im0_cma_s[0][24].CLK
clock => i_mul106_2_resize_im0_cma_s[0][25].CLK
clock => i_mul106_2_resize_im0_cma_s[0][26].CLK
clock => i_mul106_2_resize_im0_cma_s[0][27].CLK
clock => i_mul106_2_resize_im0_cma_s[0][28].CLK
clock => i_mul106_2_resize_im0_cma_s[0][29].CLK
clock => i_mul106_2_resize_im0_cma_s[0][30].CLK
clock => i_mul106_2_resize_im0_cma_s[0][31].CLK
clock => i_mul106_2_resize_im0_cma_s[0][32].CLK
clock => i_mul106_2_resize_im0_cma_s[0][33].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][0].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][1].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][2].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][3].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][4].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][5].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][6].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][7].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][8].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][9].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][10].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][11].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][12].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][13].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][14].CLK
clock => i_mul106_2_resize_im0_cma_c0[0][15].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][0].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][1].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][2].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][3].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][4].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][5].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][6].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][7].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][8].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][9].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][10].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][11].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][12].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][13].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][14].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][15].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][16].CLK
clock => i_mul106_2_resize_im0_cma_a0[0][17].CLK
clock => i_mul106_2_resize_im3_cma_s[0][0].CLK
clock => i_mul106_2_resize_im3_cma_s[0][1].CLK
clock => i_mul106_2_resize_im3_cma_s[0][2].CLK
clock => i_mul106_2_resize_im3_cma_s[0][3].CLK
clock => i_mul106_2_resize_im3_cma_s[0][4].CLK
clock => i_mul106_2_resize_im3_cma_s[0][5].CLK
clock => i_mul106_2_resize_im3_cma_s[0][6].CLK
clock => i_mul106_2_resize_im3_cma_s[0][7].CLK
clock => i_mul106_2_resize_im3_cma_s[0][8].CLK
clock => i_mul106_2_resize_im3_cma_s[0][9].CLK
clock => i_mul106_2_resize_im3_cma_s[0][10].CLK
clock => i_mul106_2_resize_im3_cma_s[0][11].CLK
clock => i_mul106_2_resize_im3_cma_s[0][12].CLK
clock => i_mul106_2_resize_im3_cma_s[0][13].CLK
clock => i_mul106_2_resize_im3_cma_s[0][14].CLK
clock => i_mul106_2_resize_im3_cma_s[0][15].CLK
clock => i_mul106_2_resize_im3_cma_s[0][16].CLK
clock => i_mul106_2_resize_im3_cma_s[0][17].CLK
clock => i_mul106_2_resize_im3_cma_s[0][18].CLK
clock => i_mul106_2_resize_im3_cma_s[0][19].CLK
clock => i_mul106_2_resize_im3_cma_s[0][20].CLK
clock => i_mul106_2_resize_im3_cma_s[0][21].CLK
clock => i_mul106_2_resize_im3_cma_s[0][22].CLK
clock => i_mul106_2_resize_im3_cma_s[0][23].CLK
clock => i_mul106_2_resize_im3_cma_s[0][24].CLK
clock => i_mul106_2_resize_im3_cma_s[0][25].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][0].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][1].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][2].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][3].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][4].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][5].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][6].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][7].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][8].CLK
clock => i_mul106_2_resize_im3_cma_c0[0][9].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][0].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][1].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][2].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][3].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][4].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][5].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][6].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][7].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][8].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][9].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][10].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][11].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][12].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][13].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][14].CLK
clock => i_mul106_2_resize_im3_cma_a0[0][15].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_wraddr_q[0].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_wraddr_q[1].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[0].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[1].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_sticky_ena_q[0].CLK
clock => redist126_i_mul64_2_resize_vt_select_23_b_7_cmpReg_q[0].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul87_2_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul87_2_resize_im0_cma_s[0][0].CLK
clock => i_mul87_2_resize_im0_cma_s[0][1].CLK
clock => i_mul87_2_resize_im0_cma_s[0][2].CLK
clock => i_mul87_2_resize_im0_cma_s[0][3].CLK
clock => i_mul87_2_resize_im0_cma_s[0][4].CLK
clock => i_mul87_2_resize_im0_cma_s[0][5].CLK
clock => i_mul87_2_resize_im0_cma_s[0][6].CLK
clock => i_mul87_2_resize_im0_cma_s[0][7].CLK
clock => i_mul87_2_resize_im0_cma_s[0][8].CLK
clock => i_mul87_2_resize_im0_cma_s[0][9].CLK
clock => i_mul87_2_resize_im0_cma_s[0][10].CLK
clock => i_mul87_2_resize_im0_cma_s[0][11].CLK
clock => i_mul87_2_resize_im0_cma_s[0][12].CLK
clock => i_mul87_2_resize_im0_cma_s[0][13].CLK
clock => i_mul87_2_resize_im0_cma_s[0][14].CLK
clock => i_mul87_2_resize_im0_cma_s[0][15].CLK
clock => i_mul87_2_resize_im0_cma_s[0][16].CLK
clock => i_mul87_2_resize_im0_cma_s[0][17].CLK
clock => i_mul87_2_resize_im0_cma_s[0][18].CLK
clock => i_mul87_2_resize_im0_cma_s[0][19].CLK
clock => i_mul87_2_resize_im0_cma_s[0][20].CLK
clock => i_mul87_2_resize_im0_cma_s[0][21].CLK
clock => i_mul87_2_resize_im0_cma_s[0][22].CLK
clock => i_mul87_2_resize_im0_cma_s[0][23].CLK
clock => i_mul87_2_resize_im0_cma_s[0][24].CLK
clock => i_mul87_2_resize_im0_cma_s[0][25].CLK
clock => i_mul87_2_resize_im0_cma_s[0][26].CLK
clock => i_mul87_2_resize_im0_cma_s[0][27].CLK
clock => i_mul87_2_resize_im0_cma_s[0][28].CLK
clock => i_mul87_2_resize_im0_cma_s[0][29].CLK
clock => i_mul87_2_resize_im0_cma_s[0][30].CLK
clock => i_mul87_2_resize_im0_cma_s[0][31].CLK
clock => i_mul87_2_resize_im0_cma_s[0][32].CLK
clock => i_mul87_2_resize_im0_cma_s[0][33].CLK
clock => i_mul87_2_resize_im0_cma_s[0][34].CLK
clock => i_mul87_2_resize_im0_cma_s[0][35].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][0].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][1].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][2].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][3].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][4].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][5].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][6].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][7].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][8].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][9].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][10].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][11].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][12].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][13].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][14].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][15].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][16].CLK
clock => i_mul87_2_resize_im0_cma_c0[0][17].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][0].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][1].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][2].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][3].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][4].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][5].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][6].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][7].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][8].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][9].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][10].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][11].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][12].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][13].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][14].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][15].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][16].CLK
clock => i_mul87_2_resize_im0_cma_a0[0][17].CLK
clock => i_mul87_2_resize_im10_s1[0].CLK
clock => i_mul87_2_resize_im10_s1[1].CLK
clock => i_mul87_2_resize_im10_s1[2].CLK
clock => i_mul87_2_resize_im10_s1[3].CLK
clock => i_mul87_2_resize_im10_s1[4].CLK
clock => i_mul87_2_resize_im10_s1[5].CLK
clock => i_mul87_2_resize_im10_s1[6].CLK
clock => i_mul87_2_resize_im10_s1[7].CLK
clock => i_mul87_2_resize_im10_s1[8].CLK
clock => i_mul87_2_resize_im10_s1[9].CLK
clock => i_mul87_2_resize_im10_s1[10].CLK
clock => i_mul87_2_resize_im10_s1[11].CLK
clock => i_mul87_2_resize_im10_s1[12].CLK
clock => i_mul87_2_resize_im10_s1[13].CLK
clock => i_mul87_2_resize_im10_s1[14].CLK
clock => i_mul87_2_resize_im10_s1[15].CLK
clock => i_mul87_2_resize_im10_b0[0].CLK
clock => i_mul87_2_resize_im10_b0[1].CLK
clock => i_mul87_2_resize_im10_b0[2].CLK
clock => i_mul87_2_resize_im10_b0[3].CLK
clock => i_mul87_2_resize_im10_b0[4].CLK
clock => i_mul87_2_resize_im10_b0[5].CLK
clock => i_mul87_2_resize_im10_b0[6].CLK
clock => i_mul87_2_resize_im10_b0[7].CLK
clock => i_mul87_2_resize_im10_a0[0].CLK
clock => i_mul87_2_resize_im10_a0[1].CLK
clock => i_mul87_2_resize_im10_a0[2].CLK
clock => i_mul87_2_resize_im10_a0[3].CLK
clock => i_mul87_2_resize_im10_a0[4].CLK
clock => i_mul87_2_resize_im10_a0[5].CLK
clock => i_mul87_2_resize_im10_a0[6].CLK
clock => i_mul87_2_resize_im10_a0[7].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][0].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][1].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][2].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][3].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][4].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][5].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][6].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][7].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][8].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][9].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][10].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][11].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][12].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][13].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][14].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][15].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][16].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][17].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][18].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][19].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][20].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][21].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][22].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][23].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][24].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][25].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][26].CLK
clock => i_mul87_2_resize_ma3_cma_s[0][27].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][0].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][1].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][2].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][3].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][4].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][5].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][6].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][7].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][8].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][9].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][10].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][11].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][12].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][13].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][14].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][15].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][16].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][17].CLK
clock => i_mul87_2_resize_ma3_cma_c0[1][18].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][0].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][1].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][2].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][3].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][4].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][5].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][6].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][7].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][8].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][9].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][10].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][11].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][12].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][13].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][14].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][15].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][16].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][17].CLK
clock => i_mul87_2_resize_ma3_cma_c0[0][18].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][0].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][1].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][2].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][3].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][4].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][5].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][6].CLK
clock => i_mul87_2_resize_ma3_cma_a0[1][7].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][0].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][1].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][2].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][3].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][4].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][5].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][6].CLK
clock => i_mul87_2_resize_ma3_cma_a0[0][7].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul75_2_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul75_2_resize_im0_cma_s[0][0].CLK
clock => i_mul75_2_resize_im0_cma_s[0][1].CLK
clock => i_mul75_2_resize_im0_cma_s[0][2].CLK
clock => i_mul75_2_resize_im0_cma_s[0][3].CLK
clock => i_mul75_2_resize_im0_cma_s[0][4].CLK
clock => i_mul75_2_resize_im0_cma_s[0][5].CLK
clock => i_mul75_2_resize_im0_cma_s[0][6].CLK
clock => i_mul75_2_resize_im0_cma_s[0][7].CLK
clock => i_mul75_2_resize_im0_cma_s[0][8].CLK
clock => i_mul75_2_resize_im0_cma_s[0][9].CLK
clock => i_mul75_2_resize_im0_cma_s[0][10].CLK
clock => i_mul75_2_resize_im0_cma_s[0][11].CLK
clock => i_mul75_2_resize_im0_cma_s[0][12].CLK
clock => i_mul75_2_resize_im0_cma_s[0][13].CLK
clock => i_mul75_2_resize_im0_cma_s[0][14].CLK
clock => i_mul75_2_resize_im0_cma_s[0][15].CLK
clock => i_mul75_2_resize_im0_cma_s[0][16].CLK
clock => i_mul75_2_resize_im0_cma_s[0][17].CLK
clock => i_mul75_2_resize_im0_cma_s[0][18].CLK
clock => i_mul75_2_resize_im0_cma_s[0][19].CLK
clock => i_mul75_2_resize_im0_cma_s[0][20].CLK
clock => i_mul75_2_resize_im0_cma_s[0][21].CLK
clock => i_mul75_2_resize_im0_cma_s[0][22].CLK
clock => i_mul75_2_resize_im0_cma_s[0][23].CLK
clock => i_mul75_2_resize_im0_cma_s[0][24].CLK
clock => i_mul75_2_resize_im0_cma_s[0][25].CLK
clock => i_mul75_2_resize_im0_cma_s[0][26].CLK
clock => i_mul75_2_resize_im0_cma_s[0][27].CLK
clock => i_mul75_2_resize_im0_cma_s[0][28].CLK
clock => i_mul75_2_resize_im0_cma_s[0][29].CLK
clock => i_mul75_2_resize_im0_cma_s[0][30].CLK
clock => i_mul75_2_resize_im0_cma_s[0][31].CLK
clock => i_mul75_2_resize_im0_cma_s[0][32].CLK
clock => i_mul75_2_resize_im0_cma_s[0][33].CLK
clock => i_mul75_2_resize_im0_cma_s[0][34].CLK
clock => i_mul75_2_resize_im0_cma_s[0][35].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][0].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][1].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][2].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][3].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][4].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][5].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][6].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][7].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][8].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][9].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][10].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][11].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][12].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][13].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][14].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][15].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][16].CLK
clock => i_mul75_2_resize_im0_cma_c0[0][17].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][0].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][1].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][2].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][3].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][4].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][5].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][6].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][7].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][8].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][9].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][10].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][11].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][12].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][13].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][14].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][15].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][16].CLK
clock => i_mul75_2_resize_im0_cma_a0[0][17].CLK
clock => i_mul75_2_resize_im10_s1[0].CLK
clock => i_mul75_2_resize_im10_s1[1].CLK
clock => i_mul75_2_resize_im10_s1[2].CLK
clock => i_mul75_2_resize_im10_s1[3].CLK
clock => i_mul75_2_resize_im10_s1[4].CLK
clock => i_mul75_2_resize_im10_s1[5].CLK
clock => i_mul75_2_resize_im10_s1[6].CLK
clock => i_mul75_2_resize_im10_s1[7].CLK
clock => i_mul75_2_resize_im10_s1[8].CLK
clock => i_mul75_2_resize_im10_s1[9].CLK
clock => i_mul75_2_resize_im10_s1[10].CLK
clock => i_mul75_2_resize_im10_s1[11].CLK
clock => i_mul75_2_resize_im10_s1[12].CLK
clock => i_mul75_2_resize_im10_s1[13].CLK
clock => i_mul75_2_resize_im10_s1[14].CLK
clock => i_mul75_2_resize_im10_s1[15].CLK
clock => i_mul75_2_resize_im10_b0[0].CLK
clock => i_mul75_2_resize_im10_b0[1].CLK
clock => i_mul75_2_resize_im10_b0[2].CLK
clock => i_mul75_2_resize_im10_b0[3].CLK
clock => i_mul75_2_resize_im10_b0[4].CLK
clock => i_mul75_2_resize_im10_b0[5].CLK
clock => i_mul75_2_resize_im10_b0[6].CLK
clock => i_mul75_2_resize_im10_b0[7].CLK
clock => i_mul75_2_resize_im10_a0[0].CLK
clock => i_mul75_2_resize_im10_a0[1].CLK
clock => i_mul75_2_resize_im10_a0[2].CLK
clock => i_mul75_2_resize_im10_a0[3].CLK
clock => i_mul75_2_resize_im10_a0[4].CLK
clock => i_mul75_2_resize_im10_a0[5].CLK
clock => i_mul75_2_resize_im10_a0[6].CLK
clock => i_mul75_2_resize_im10_a0[7].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][0].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][1].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][2].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][3].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][4].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][5].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][6].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][7].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][8].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][9].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][10].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][11].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][12].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][13].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][14].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][15].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][16].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][17].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][18].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][19].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][20].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][21].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][22].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][23].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][24].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][25].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][26].CLK
clock => i_mul75_2_resize_ma3_cma_s[0][27].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][0].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][1].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][2].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][3].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][4].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][5].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][6].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][7].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][8].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][9].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][10].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][11].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][12].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][13].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][14].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][15].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][16].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][17].CLK
clock => i_mul75_2_resize_ma3_cma_c0[1][18].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][0].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][1].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][2].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][3].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][4].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][5].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][6].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][7].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][8].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][9].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][10].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][11].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][12].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][13].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][14].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][15].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][16].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][17].CLK
clock => i_mul75_2_resize_ma3_cma_c0[0][18].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][0].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][1].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][2].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][3].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][4].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][5].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][6].CLK
clock => i_mul75_2_resize_ma3_cma_a0[1][7].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][0].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][1].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][2].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][3].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][4].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][5].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][6].CLK
clock => i_mul75_2_resize_ma3_cma_a0[0][7].CLK
clock => i_mul106_3_resize_im0_cma_s[0][0].CLK
clock => i_mul106_3_resize_im0_cma_s[0][1].CLK
clock => i_mul106_3_resize_im0_cma_s[0][2].CLK
clock => i_mul106_3_resize_im0_cma_s[0][3].CLK
clock => i_mul106_3_resize_im0_cma_s[0][4].CLK
clock => i_mul106_3_resize_im0_cma_s[0][5].CLK
clock => i_mul106_3_resize_im0_cma_s[0][6].CLK
clock => i_mul106_3_resize_im0_cma_s[0][7].CLK
clock => i_mul106_3_resize_im0_cma_s[0][8].CLK
clock => i_mul106_3_resize_im0_cma_s[0][9].CLK
clock => i_mul106_3_resize_im0_cma_s[0][10].CLK
clock => i_mul106_3_resize_im0_cma_s[0][11].CLK
clock => i_mul106_3_resize_im0_cma_s[0][12].CLK
clock => i_mul106_3_resize_im0_cma_s[0][13].CLK
clock => i_mul106_3_resize_im0_cma_s[0][14].CLK
clock => i_mul106_3_resize_im0_cma_s[0][15].CLK
clock => i_mul106_3_resize_im0_cma_s[0][16].CLK
clock => i_mul106_3_resize_im0_cma_s[0][17].CLK
clock => i_mul106_3_resize_im0_cma_s[0][18].CLK
clock => i_mul106_3_resize_im0_cma_s[0][19].CLK
clock => i_mul106_3_resize_im0_cma_s[0][20].CLK
clock => i_mul106_3_resize_im0_cma_s[0][21].CLK
clock => i_mul106_3_resize_im0_cma_s[0][22].CLK
clock => i_mul106_3_resize_im0_cma_s[0][23].CLK
clock => i_mul106_3_resize_im0_cma_s[0][24].CLK
clock => i_mul106_3_resize_im0_cma_s[0][25].CLK
clock => i_mul106_3_resize_im0_cma_s[0][26].CLK
clock => i_mul106_3_resize_im0_cma_s[0][27].CLK
clock => i_mul106_3_resize_im0_cma_s[0][28].CLK
clock => i_mul106_3_resize_im0_cma_s[0][29].CLK
clock => i_mul106_3_resize_im0_cma_s[0][30].CLK
clock => i_mul106_3_resize_im0_cma_s[0][31].CLK
clock => i_mul106_3_resize_im0_cma_s[0][32].CLK
clock => i_mul106_3_resize_im0_cma_s[0][33].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][0].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][1].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][2].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][3].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][4].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][5].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][6].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][7].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][8].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][9].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][10].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][11].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][12].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][13].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][14].CLK
clock => i_mul106_3_resize_im0_cma_c0[0][15].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][0].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][1].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][2].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][3].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][4].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][5].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][6].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][7].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][8].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][9].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][10].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][11].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][12].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][13].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][14].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][15].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][16].CLK
clock => i_mul106_3_resize_im0_cma_a0[0][17].CLK
clock => i_mul106_3_resize_im3_cma_s[0][0].CLK
clock => i_mul106_3_resize_im3_cma_s[0][1].CLK
clock => i_mul106_3_resize_im3_cma_s[0][2].CLK
clock => i_mul106_3_resize_im3_cma_s[0][3].CLK
clock => i_mul106_3_resize_im3_cma_s[0][4].CLK
clock => i_mul106_3_resize_im3_cma_s[0][5].CLK
clock => i_mul106_3_resize_im3_cma_s[0][6].CLK
clock => i_mul106_3_resize_im3_cma_s[0][7].CLK
clock => i_mul106_3_resize_im3_cma_s[0][8].CLK
clock => i_mul106_3_resize_im3_cma_s[0][9].CLK
clock => i_mul106_3_resize_im3_cma_s[0][10].CLK
clock => i_mul106_3_resize_im3_cma_s[0][11].CLK
clock => i_mul106_3_resize_im3_cma_s[0][12].CLK
clock => i_mul106_3_resize_im3_cma_s[0][13].CLK
clock => i_mul106_3_resize_im3_cma_s[0][14].CLK
clock => i_mul106_3_resize_im3_cma_s[0][15].CLK
clock => i_mul106_3_resize_im3_cma_s[0][16].CLK
clock => i_mul106_3_resize_im3_cma_s[0][17].CLK
clock => i_mul106_3_resize_im3_cma_s[0][18].CLK
clock => i_mul106_3_resize_im3_cma_s[0][19].CLK
clock => i_mul106_3_resize_im3_cma_s[0][20].CLK
clock => i_mul106_3_resize_im3_cma_s[0][21].CLK
clock => i_mul106_3_resize_im3_cma_s[0][22].CLK
clock => i_mul106_3_resize_im3_cma_s[0][23].CLK
clock => i_mul106_3_resize_im3_cma_s[0][24].CLK
clock => i_mul106_3_resize_im3_cma_s[0][25].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][0].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][1].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][2].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][3].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][4].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][5].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][6].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][7].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][8].CLK
clock => i_mul106_3_resize_im3_cma_c0[0][9].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][0].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][1].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][2].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][3].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][4].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][5].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][6].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][7].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][8].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][9].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][10].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][11].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][12].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][13].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][14].CLK
clock => i_mul106_3_resize_im3_cma_a0[0][15].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[0].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[1].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[2].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_eq.CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[0].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[1].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[2].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_sticky_ena_q[0].CLK
clock => redist144_i_and105_resize_vt_select_15_b_6_cmpReg_q[0].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_wraddr_q[0].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_wraddr_q[1].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[0].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[1].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_sticky_ena_q[0].CLK
clock => redist125_i_mul64_3_resize_vt_select_23_b_7_cmpReg_q[0].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul87_3_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul87_3_resize_im0_cma_s[0][0].CLK
clock => i_mul87_3_resize_im0_cma_s[0][1].CLK
clock => i_mul87_3_resize_im0_cma_s[0][2].CLK
clock => i_mul87_3_resize_im0_cma_s[0][3].CLK
clock => i_mul87_3_resize_im0_cma_s[0][4].CLK
clock => i_mul87_3_resize_im0_cma_s[0][5].CLK
clock => i_mul87_3_resize_im0_cma_s[0][6].CLK
clock => i_mul87_3_resize_im0_cma_s[0][7].CLK
clock => i_mul87_3_resize_im0_cma_s[0][8].CLK
clock => i_mul87_3_resize_im0_cma_s[0][9].CLK
clock => i_mul87_3_resize_im0_cma_s[0][10].CLK
clock => i_mul87_3_resize_im0_cma_s[0][11].CLK
clock => i_mul87_3_resize_im0_cma_s[0][12].CLK
clock => i_mul87_3_resize_im0_cma_s[0][13].CLK
clock => i_mul87_3_resize_im0_cma_s[0][14].CLK
clock => i_mul87_3_resize_im0_cma_s[0][15].CLK
clock => i_mul87_3_resize_im0_cma_s[0][16].CLK
clock => i_mul87_3_resize_im0_cma_s[0][17].CLK
clock => i_mul87_3_resize_im0_cma_s[0][18].CLK
clock => i_mul87_3_resize_im0_cma_s[0][19].CLK
clock => i_mul87_3_resize_im0_cma_s[0][20].CLK
clock => i_mul87_3_resize_im0_cma_s[0][21].CLK
clock => i_mul87_3_resize_im0_cma_s[0][22].CLK
clock => i_mul87_3_resize_im0_cma_s[0][23].CLK
clock => i_mul87_3_resize_im0_cma_s[0][24].CLK
clock => i_mul87_3_resize_im0_cma_s[0][25].CLK
clock => i_mul87_3_resize_im0_cma_s[0][26].CLK
clock => i_mul87_3_resize_im0_cma_s[0][27].CLK
clock => i_mul87_3_resize_im0_cma_s[0][28].CLK
clock => i_mul87_3_resize_im0_cma_s[0][29].CLK
clock => i_mul87_3_resize_im0_cma_s[0][30].CLK
clock => i_mul87_3_resize_im0_cma_s[0][31].CLK
clock => i_mul87_3_resize_im0_cma_s[0][32].CLK
clock => i_mul87_3_resize_im0_cma_s[0][33].CLK
clock => i_mul87_3_resize_im0_cma_s[0][34].CLK
clock => i_mul87_3_resize_im0_cma_s[0][35].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][0].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][1].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][2].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][3].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][4].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][5].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][6].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][7].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][8].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][9].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][10].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][11].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][12].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][13].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][14].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][15].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][16].CLK
clock => i_mul87_3_resize_im0_cma_c0[0][17].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][0].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][1].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][2].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][3].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][4].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][5].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][6].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][7].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][8].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][9].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][10].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][11].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][12].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][13].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][14].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][15].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][16].CLK
clock => i_mul87_3_resize_im0_cma_a0[0][17].CLK
clock => i_mul87_3_resize_im10_s1[0].CLK
clock => i_mul87_3_resize_im10_s1[1].CLK
clock => i_mul87_3_resize_im10_s1[2].CLK
clock => i_mul87_3_resize_im10_s1[3].CLK
clock => i_mul87_3_resize_im10_s1[4].CLK
clock => i_mul87_3_resize_im10_s1[5].CLK
clock => i_mul87_3_resize_im10_s1[6].CLK
clock => i_mul87_3_resize_im10_s1[7].CLK
clock => i_mul87_3_resize_im10_s1[8].CLK
clock => i_mul87_3_resize_im10_s1[9].CLK
clock => i_mul87_3_resize_im10_s1[10].CLK
clock => i_mul87_3_resize_im10_s1[11].CLK
clock => i_mul87_3_resize_im10_s1[12].CLK
clock => i_mul87_3_resize_im10_s1[13].CLK
clock => i_mul87_3_resize_im10_s1[14].CLK
clock => i_mul87_3_resize_im10_s1[15].CLK
clock => i_mul87_3_resize_im10_b0[0].CLK
clock => i_mul87_3_resize_im10_b0[1].CLK
clock => i_mul87_3_resize_im10_b0[2].CLK
clock => i_mul87_3_resize_im10_b0[3].CLK
clock => i_mul87_3_resize_im10_b0[4].CLK
clock => i_mul87_3_resize_im10_b0[5].CLK
clock => i_mul87_3_resize_im10_b0[6].CLK
clock => i_mul87_3_resize_im10_b0[7].CLK
clock => i_mul87_3_resize_im10_a0[0].CLK
clock => i_mul87_3_resize_im10_a0[1].CLK
clock => i_mul87_3_resize_im10_a0[2].CLK
clock => i_mul87_3_resize_im10_a0[3].CLK
clock => i_mul87_3_resize_im10_a0[4].CLK
clock => i_mul87_3_resize_im10_a0[5].CLK
clock => i_mul87_3_resize_im10_a0[6].CLK
clock => i_mul87_3_resize_im10_a0[7].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][0].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][1].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][2].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][3].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][4].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][5].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][6].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][7].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][8].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][9].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][10].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][11].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][12].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][13].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][14].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][15].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][16].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][17].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][18].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][19].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][20].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][21].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][22].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][23].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][24].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][25].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][26].CLK
clock => i_mul87_3_resize_ma3_cma_s[0][27].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][0].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][1].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][2].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][3].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][4].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][5].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][6].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][7].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][8].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][9].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][10].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][11].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][12].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][13].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][14].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][15].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][16].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][17].CLK
clock => i_mul87_3_resize_ma3_cma_c0[1][18].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][0].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][1].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][2].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][3].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][4].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][5].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][6].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][7].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][8].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][9].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][10].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][11].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][12].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][13].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][14].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][15].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][16].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][17].CLK
clock => i_mul87_3_resize_ma3_cma_c0[0][18].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][0].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][1].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][2].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][3].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][4].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][5].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][6].CLK
clock => i_mul87_3_resize_ma3_cma_a0[1][7].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][0].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][1].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][2].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][3].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][4].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][5].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][6].CLK
clock => i_mul87_3_resize_ma3_cma_a0[0][7].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_wraddr_q[0].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_wraddr_q[1].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_eq.CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[0].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[1].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_sticky_ena_q[0].CLK
clock => redist134_i_and85_resize_vt_select_25_b_4_cmpReg_q[0].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[0].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[1].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[2].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[3].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[4].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[5].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[6].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[7].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[8].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[9].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[10].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[11].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[12].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[13].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[14].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[15].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[16].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[17].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[18].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[19].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[20].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[21].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[22].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[23].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[24].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[25].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[26].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[27].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[28].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[29].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[30].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[31].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[32].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[33].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[34].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[35].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[36].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[37].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[38].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[39].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[40].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[41].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[42].CLK
clock => i_mul75_3_resize_result_add_0_0_p1_of_2_o[43].CLK
clock => i_mul75_3_resize_im0_cma_s[0][0].CLK
clock => i_mul75_3_resize_im0_cma_s[0][1].CLK
clock => i_mul75_3_resize_im0_cma_s[0][2].CLK
clock => i_mul75_3_resize_im0_cma_s[0][3].CLK
clock => i_mul75_3_resize_im0_cma_s[0][4].CLK
clock => i_mul75_3_resize_im0_cma_s[0][5].CLK
clock => i_mul75_3_resize_im0_cma_s[0][6].CLK
clock => i_mul75_3_resize_im0_cma_s[0][7].CLK
clock => i_mul75_3_resize_im0_cma_s[0][8].CLK
clock => i_mul75_3_resize_im0_cma_s[0][9].CLK
clock => i_mul75_3_resize_im0_cma_s[0][10].CLK
clock => i_mul75_3_resize_im0_cma_s[0][11].CLK
clock => i_mul75_3_resize_im0_cma_s[0][12].CLK
clock => i_mul75_3_resize_im0_cma_s[0][13].CLK
clock => i_mul75_3_resize_im0_cma_s[0][14].CLK
clock => i_mul75_3_resize_im0_cma_s[0][15].CLK
clock => i_mul75_3_resize_im0_cma_s[0][16].CLK
clock => i_mul75_3_resize_im0_cma_s[0][17].CLK
clock => i_mul75_3_resize_im0_cma_s[0][18].CLK
clock => i_mul75_3_resize_im0_cma_s[0][19].CLK
clock => i_mul75_3_resize_im0_cma_s[0][20].CLK
clock => i_mul75_3_resize_im0_cma_s[0][21].CLK
clock => i_mul75_3_resize_im0_cma_s[0][22].CLK
clock => i_mul75_3_resize_im0_cma_s[0][23].CLK
clock => i_mul75_3_resize_im0_cma_s[0][24].CLK
clock => i_mul75_3_resize_im0_cma_s[0][25].CLK
clock => i_mul75_3_resize_im0_cma_s[0][26].CLK
clock => i_mul75_3_resize_im0_cma_s[0][27].CLK
clock => i_mul75_3_resize_im0_cma_s[0][28].CLK
clock => i_mul75_3_resize_im0_cma_s[0][29].CLK
clock => i_mul75_3_resize_im0_cma_s[0][30].CLK
clock => i_mul75_3_resize_im0_cma_s[0][31].CLK
clock => i_mul75_3_resize_im0_cma_s[0][32].CLK
clock => i_mul75_3_resize_im0_cma_s[0][33].CLK
clock => i_mul75_3_resize_im0_cma_s[0][34].CLK
clock => i_mul75_3_resize_im0_cma_s[0][35].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][0].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][1].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][2].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][3].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][4].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][5].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][6].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][7].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][8].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][9].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][10].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][11].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][12].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][13].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][14].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][15].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][16].CLK
clock => i_mul75_3_resize_im0_cma_c0[0][17].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][0].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][1].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][2].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][3].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][4].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][5].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][6].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][7].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][8].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][9].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][10].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][11].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][12].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][13].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][14].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][15].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][16].CLK
clock => i_mul75_3_resize_im0_cma_a0[0][17].CLK
clock => i_mul75_3_resize_im10_s1[0].CLK
clock => i_mul75_3_resize_im10_s1[1].CLK
clock => i_mul75_3_resize_im10_s1[2].CLK
clock => i_mul75_3_resize_im10_s1[3].CLK
clock => i_mul75_3_resize_im10_s1[4].CLK
clock => i_mul75_3_resize_im10_s1[5].CLK
clock => i_mul75_3_resize_im10_s1[6].CLK
clock => i_mul75_3_resize_im10_s1[7].CLK
clock => i_mul75_3_resize_im10_s1[8].CLK
clock => i_mul75_3_resize_im10_s1[9].CLK
clock => i_mul75_3_resize_im10_s1[10].CLK
clock => i_mul75_3_resize_im10_s1[11].CLK
clock => i_mul75_3_resize_im10_s1[12].CLK
clock => i_mul75_3_resize_im10_s1[13].CLK
clock => i_mul75_3_resize_im10_s1[14].CLK
clock => i_mul75_3_resize_im10_s1[15].CLK
clock => i_mul75_3_resize_im10_b0[0].CLK
clock => i_mul75_3_resize_im10_b0[1].CLK
clock => i_mul75_3_resize_im10_b0[2].CLK
clock => i_mul75_3_resize_im10_b0[3].CLK
clock => i_mul75_3_resize_im10_b0[4].CLK
clock => i_mul75_3_resize_im10_b0[5].CLK
clock => i_mul75_3_resize_im10_b0[6].CLK
clock => i_mul75_3_resize_im10_b0[7].CLK
clock => i_mul75_3_resize_im10_a0[0].CLK
clock => i_mul75_3_resize_im10_a0[1].CLK
clock => i_mul75_3_resize_im10_a0[2].CLK
clock => i_mul75_3_resize_im10_a0[3].CLK
clock => i_mul75_3_resize_im10_a0[4].CLK
clock => i_mul75_3_resize_im10_a0[5].CLK
clock => i_mul75_3_resize_im10_a0[6].CLK
clock => i_mul75_3_resize_im10_a0[7].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][0].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][1].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][2].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][3].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][4].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][5].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][6].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][7].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][8].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][9].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][10].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][11].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][12].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][13].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][14].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][15].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][16].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][17].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][18].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][19].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][20].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][21].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][22].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][23].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][24].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][25].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][26].CLK
clock => i_mul75_3_resize_ma3_cma_s[0][27].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][0].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][1].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][2].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][3].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][4].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][5].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][6].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][7].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][8].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][9].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][10].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][11].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][12].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][13].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][14].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][15].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][16].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][17].CLK
clock => i_mul75_3_resize_ma3_cma_c0[1][18].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][0].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][1].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][2].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][3].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][4].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][5].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][6].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][7].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][8].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][9].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][10].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][11].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][12].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][13].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][14].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][15].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][16].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][17].CLK
clock => i_mul75_3_resize_ma3_cma_c0[0][18].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][0].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][1].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][2].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][3].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][4].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][5].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][6].CLK
clock => i_mul75_3_resize_ma3_cma_a0[1][7].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][0].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][1].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][2].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][3].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][4].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][5].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][6].CLK
clock => i_mul75_3_resize_ma3_cma_a0[0][7].CLK
clock => i_not_select781_resize_o[12].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_wraddr_q[0].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_wraddr_q[1].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_eq.CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[0].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[1].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_sticky_ena_q[0].CLK
clock => redist139_i_and73_resize_vt_select_25_b_4_cmpReg_q[0].CLK
clock => dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3.clk
clock => dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11.clk
clock => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.clock0
clock => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.clock1
clock => dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2.clk
clock => i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize.clock
clock => dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2.clk
clock => i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize.clock
clock => dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2.clk
clock => dspba_delay:redist160_i_acl_resize_q_1.clk
clock => i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize.clock
clock => i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize.clock
clock => i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize.clock
clock => dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1.clk
clock => i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize.clock
clock => dspba_delay:redist153_i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize_out_data_out_1.clk
clock => dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul75_3_resize_ma3_cma_delay.clk
clock => dspba_delay:redist13_i_mul75_3_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist117_i_mul75_3_resize_im10_q_1.clk
clock => dspba_delay:i_mul75_3_resize_im0_cma_delay.clk
clock => dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1.clk
clock => dspba_delay:redist77_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist5_i_mul75_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1.clk
clock => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.clock0
clock => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.clock1
clock => dspba_delay:redist149_i_acl_pop_i8_buf_729_0_3_1_pop11_resize_out_data_out_1.clk
clock => dspba_delay:redist136_i_and84_3_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul87_3_resize_ma3_cma_delay.clk
clock => dspba_delay:redist9_i_mul87_3_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist113_i_mul87_3_resize_im10_q_1.clk
clock => dspba_delay:i_mul87_3_resize_im0_cma_delay.clk
clock => dspba_delay:redist17_i_mul87_3_resize_im0_cma_q_1.clk
clock => dspba_delay:redist41_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist49_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist1_i_mul87_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist105_i_mul87_3_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2.clk
clock => dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_inputreg.clk
clock => altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem.clock0
clock => altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem.clock1
clock => dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg.clk
clock => dspba_delay:redist166_sync_in_aunroll_x_in_c0_eni7_2_3.clk
clock => i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize.clock
clock => dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3.clk
clock => i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize.clock
clock => dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2.clk
clock => dspba_delay:redist132_i_conv15_i43_resize_vt_join_q_1.clk
clock => dspba_delay:redist183_bgTrunc_i_add95_3_resize_sel_x_b_1.clk
clock => dspba_delay:redist175_bgTrunc_i_sub99_3_resize_sel_x_b_1.clk
clock => dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1.clk
clock => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.clock0
clock => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.clock1
clock => dspba_delay:i_mul106_3_resize_im3_cma_delay.clk
clock => dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1.clk
clock => dspba_delay:i_mul106_3_resize_im0_cma_delay.clk
clock => dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1.clk
clock => dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1.clk
clock => dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1.clk
clock => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.clk
clock => i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize.clock
clock => i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize.clock
clock => dspba_delay:redist162_i_acl_747_resize_q_1.clk
clock => i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize.clock
clock => i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize.clock
clock => dspba_delay:redist154_i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize_out_data_out_1.clk
clock => dspba_delay:redist142_i_and72_2_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul75_2_resize_ma3_cma_delay.clk
clock => dspba_delay:redist14_i_mul75_2_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist118_i_mul75_2_resize_im10_q_1.clk
clock => dspba_delay:i_mul75_2_resize_im0_cma_delay.clk
clock => dspba_delay:redist22_i_mul75_2_resize_im0_cma_q_1.clk
clock => dspba_delay:redist86_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist94_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist6_i_mul75_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist150_i_acl_pop_i8_buf_729_0_2_1_pop12_resize_out_data_out_1.clk
clock => dspba_delay:redist137_i_and84_2_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul87_2_resize_ma3_cma_delay.clk
clock => dspba_delay:redist10_i_mul87_2_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist114_i_mul87_2_resize_im10_q_1.clk
clock => dspba_delay:i_mul87_2_resize_im0_cma_delay.clk
clock => dspba_delay:redist18_i_mul87_2_resize_im0_cma_q_1.clk
clock => dspba_delay:redist50_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist58_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist2_i_mul87_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist106_i_mul87_2_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2.clk
clock => dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_inputreg.clk
clock => altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem.clock0
clock => altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem.clock1
clock => dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg.clk
clock => i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize.clock
clock => i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize.clock
clock => dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2.clk
clock => dspba_delay:redist133_i_conv10_i42_resize_vt_join_q_1.clk
clock => dspba_delay:redist184_bgTrunc_i_add95_2_resize_sel_x_b_1.clk
clock => dspba_delay:redist176_bgTrunc_i_sub99_2_resize_sel_x_b_1.clk
clock => dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul106_2_resize_im3_cma_delay.clk
clock => dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1.clk
clock => dspba_delay:i_mul106_2_resize_im0_cma_delay.clk
clock => dspba_delay:redist29_i_mul106_2_resize_im0_cma_q_1.clk
clock => dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1.clk
clock => dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1.clk
clock => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.clk
clock => i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize.clock
clock => i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize.clock
clock => dspba_delay:redist161_i_acl_748_resize_q_1.clk
clock => dspba_delay:redist151_i_acl_pop_i8_buf_729_0_1_1_pop13_resize_out_data_out_1.clk
clock => i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize.clock
clock => i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize.clock
clock => dspba_delay:redist155_i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize_out_data_out_1.clk
clock => dspba_delay:redist143_i_and72_1_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul75_1_resize_ma3_cma_delay.clk
clock => dspba_delay:redist15_i_mul75_1_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist119_i_mul75_1_resize_im10_q_1.clk
clock => dspba_delay:i_mul75_1_resize_im0_cma_delay.clk
clock => dspba_delay:redist23_i_mul75_1_resize_im0_cma_q_1.clk
clock => dspba_delay:redist95_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist103_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist7_i_mul75_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist138_i_and84_1_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul87_1_resize_ma3_cma_delay.clk
clock => dspba_delay:redist11_i_mul87_1_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist115_i_mul87_1_resize_im10_q_1.clk
clock => dspba_delay:i_mul87_1_resize_im0_cma_delay.clk
clock => dspba_delay:redist19_i_mul87_1_resize_im0_cma_q_1.clk
clock => dspba_delay:redist59_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist67_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist3_i_mul87_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist107_i_mul87_1_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2.clk
clock => dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_inputreg.clk
clock => altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem.clock0
clock => altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem.clock1
clock => dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg.clk
clock => i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize.clock
clock => i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize.clock
clock => dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2.clk
clock => dspba_delay:redist130_i_conv5_i41_resize_vt_join_q_1.clk
clock => dspba_delay:redist185_bgTrunc_i_add95_1_resize_sel_x_b_1.clk
clock => dspba_delay:redist177_bgTrunc_i_sub99_1_resize_sel_x_b_1.clk
clock => dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul106_1_resize_im3_cma_delay.clk
clock => dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1.clk
clock => dspba_delay:i_mul106_1_resize_im0_cma_delay.clk
clock => dspba_delay:redist31_i_mul106_1_resize_im0_cma_q_1.clk
clock => dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1.clk
clock => dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1.clk
clock => dspba_delay:redist171_i_conv_resize_sel_x_b_2.clk
clock => i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize.clock
clock => i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize.clock
clock => dspba_delay:redist152_i_acl_pop_i8_buf_729_0_0_1_pop14_resize_out_data_out_1.clk
clock => i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize.clock
clock => i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize.clock
clock => dspba_delay:redist156_i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize_out_data_out_1.clk
clock => dspba_delay:redist140_i_and72_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul75_resize_ma3_cma_delay.clk
clock => dspba_delay:redist12_i_mul75_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist116_i_mul75_resize_im10_q_1.clk
clock => dspba_delay:i_mul75_resize_im0_cma_delay.clk
clock => dspba_delay:redist20_i_mul75_resize_im0_cma_q_1.clk
clock => dspba_delay:redist68_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist76_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist4_i_mul75_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist135_i_and84_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul87_resize_ma3_cma_delay.clk
clock => dspba_delay:redist8_i_mul87_resize_ma3_cma_q_1.clk
clock => dspba_delay:redist112_i_mul87_resize_im10_q_1.clk
clock => dspba_delay:i_mul87_resize_im0_cma_delay.clk
clock => dspba_delay:redist16_i_mul87_resize_im0_cma_q_1.clk
clock => dspba_delay:redist32_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.clk
clock => dspba_delay:redist40_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.clk
clock => dspba_delay:redist0_i_mul87_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.clk
clock => dspba_delay:redist104_i_mul87_resize_result_add_0_0_p1_of_2_q_1.clk
clock => dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2.clk
clock => dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_inputreg.clk
clock => altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem.clock0
clock => altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem.clock1
clock => dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_outputreg.clk
clock => i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize.clock
clock => i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize.clock
clock => dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2.clk
clock => dspba_delay:redist129_i_conv_i40_resize_vt_join_q_1.clk
clock => dspba_delay:redist182_bgTrunc_i_add95_resize_sel_x_b_1.clk
clock => dspba_delay:redist174_bgTrunc_i_sub99_resize_sel_x_b_1.clk
clock => dspba_delay:redist145_i_and104_resize_vt_select_25_b_1.clk
clock => dspba_delay:i_mul106_resize_im3_cma_delay.clk
clock => dspba_delay:redist24_i_mul106_resize_im3_cma_q_1.clk
clock => dspba_delay:i_mul106_resize_im0_cma_delay.clk
clock => dspba_delay:redist25_i_mul106_resize_im0_cma_q_1.clk
clock => dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1.clk
clock => dspba_delay:redist186_bgTrunc_i_add88_resize_sel_x_b_1.clk
resetn => dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2.aclr
resetn => dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3.aclr
resetn => dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11.aclr
resetn => dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2.aclr
resetn => i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize.resetn
resetn => dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2.aclr
resetn => i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize.resetn
resetn => dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2.aclr
resetn => dspba_delay:redist160_i_acl_resize_q_1.aclr
resetn => i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize.resetn
resetn => i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize.resetn
resetn => i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize.resetn
resetn => dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1.aclr
resetn => i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize.resetn
resetn => dspba_delay:redist153_i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize_out_data_out_1.aclr
resetn => dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul75_3_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist13_i_mul75_3_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist117_i_mul75_3_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul75_3_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist77_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist5_i_mul75_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist149_i_acl_pop_i8_buf_729_0_3_1_pop11_resize_out_data_out_1.aclr
resetn => dspba_delay:redist136_i_and84_3_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul87_3_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist9_i_mul87_3_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist113_i_mul87_3_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul87_3_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist17_i_mul87_3_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist41_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist49_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist1_i_mul87_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist105_i_mul87_3_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2.aclr
resetn => dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_inputreg.aclr
resetn => dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg.aclr
resetn => dspba_delay:redist166_sync_in_aunroll_x_in_c0_eni7_2_3.aclr
resetn => i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize.resetn
resetn => dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3.aclr
resetn => i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize.resetn
resetn => dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2.aclr
resetn => dspba_delay:redist132_i_conv15_i43_resize_vt_join_q_1.aclr
resetn => dspba_delay:redist183_bgTrunc_i_add95_3_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist175_bgTrunc_i_sub99_3_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul106_3_resize_im3_cma_delay.aclr
resetn => dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1.aclr
resetn => dspba_delay:i_mul106_3_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist173_i_conv12_resize_sel_x_b_2.aclr
resetn => i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize.resetn
resetn => i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize.resetn
resetn => dspba_delay:redist162_i_acl_747_resize_q_1.aclr
resetn => i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize.resetn
resetn => i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize.resetn
resetn => dspba_delay:redist154_i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize_out_data_out_1.aclr
resetn => dspba_delay:redist142_i_and72_2_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul75_2_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist14_i_mul75_2_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist118_i_mul75_2_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul75_2_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist22_i_mul75_2_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist86_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist94_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist6_i_mul75_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist150_i_acl_pop_i8_buf_729_0_2_1_pop12_resize_out_data_out_1.aclr
resetn => dspba_delay:redist137_i_and84_2_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul87_2_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist10_i_mul87_2_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist114_i_mul87_2_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul87_2_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist18_i_mul87_2_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist50_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist58_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist2_i_mul87_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist106_i_mul87_2_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2.aclr
resetn => dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_inputreg.aclr
resetn => dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg.aclr
resetn => i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize.resetn
resetn => i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize.resetn
resetn => dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2.aclr
resetn => dspba_delay:redist133_i_conv10_i42_resize_vt_join_q_1.aclr
resetn => dspba_delay:redist184_bgTrunc_i_add95_2_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist176_bgTrunc_i_sub99_2_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul106_2_resize_im3_cma_delay.aclr
resetn => dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1.aclr
resetn => dspba_delay:i_mul106_2_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist29_i_mul106_2_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist172_i_conv6_resize_sel_x_b_2.aclr
resetn => i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize.resetn
resetn => i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize.resetn
resetn => dspba_delay:redist161_i_acl_748_resize_q_1.aclr
resetn => dspba_delay:redist151_i_acl_pop_i8_buf_729_0_1_1_pop13_resize_out_data_out_1.aclr
resetn => i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize.resetn
resetn => i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize.resetn
resetn => dspba_delay:redist155_i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize_out_data_out_1.aclr
resetn => dspba_delay:redist143_i_and72_1_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul75_1_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist15_i_mul75_1_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist119_i_mul75_1_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul75_1_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist23_i_mul75_1_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist95_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist103_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist7_i_mul75_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist138_i_and84_1_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul87_1_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist11_i_mul87_1_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist115_i_mul87_1_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul87_1_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist19_i_mul87_1_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist59_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist67_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist3_i_mul87_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist107_i_mul87_1_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2.aclr
resetn => dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_inputreg.aclr
resetn => dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg.aclr
resetn => i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize.resetn
resetn => i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize.resetn
resetn => dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2.aclr
resetn => dspba_delay:redist130_i_conv5_i41_resize_vt_join_q_1.aclr
resetn => dspba_delay:redist185_bgTrunc_i_add95_1_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist177_bgTrunc_i_sub99_1_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul106_1_resize_im3_cma_delay.aclr
resetn => dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1.aclr
resetn => dspba_delay:i_mul106_1_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist31_i_mul106_1_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist171_i_conv_resize_sel_x_b_2.aclr
resetn => i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize.resetn
resetn => i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize.resetn
resetn => dspba_delay:redist152_i_acl_pop_i8_buf_729_0_0_1_pop14_resize_out_data_out_1.aclr
resetn => i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize.resetn
resetn => i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize.resetn
resetn => dspba_delay:redist156_i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize_out_data_out_1.aclr
resetn => dspba_delay:redist140_i_and72_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul75_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist12_i_mul75_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist116_i_mul75_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul75_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist20_i_mul75_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist68_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist76_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist4_i_mul75_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist135_i_and84_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul87_resize_ma3_cma_delay.aclr
resetn => dspba_delay:redist8_i_mul87_resize_ma3_cma_q_1.aclr
resetn => dspba_delay:redist112_i_mul87_resize_im10_q_1.aclr
resetn => dspba_delay:i_mul87_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist16_i_mul87_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist32_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1.aclr
resetn => dspba_delay:redist40_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1.aclr
resetn => dspba_delay:redist0_i_mul87_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist104_i_mul87_resize_result_add_0_0_p1_of_2_q_1.aclr
resetn => dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2.aclr
resetn => dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_inputreg.aclr
resetn => dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_outputreg.aclr
resetn => i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize.resetn
resetn => i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize.resetn
resetn => dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2.aclr
resetn => dspba_delay:redist129_i_conv_i40_resize_vt_join_q_1.aclr
resetn => dspba_delay:redist182_bgTrunc_i_add95_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist174_bgTrunc_i_sub99_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist145_i_and104_resize_vt_select_25_b_1.aclr
resetn => dspba_delay:i_mul106_resize_im3_cma_delay.aclr
resetn => dspba_delay:redist24_i_mul106_resize_im3_cma_q_1.aclr
resetn => dspba_delay:i_mul106_resize_im0_cma_delay.aclr
resetn => dspba_delay:redist25_i_mul106_resize_im0_cma_q_1.aclr
resetn => dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist186_bgTrunc_i_add88_resize_sel_x_b_1.aclr
resetn => i_mul75_3_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul75_3_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul75_3_resize_ma3_cma_a0[0][7].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_cmpReg_q[0].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_sticky_ena_q[0].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_eq.ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[0].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[1].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_wraddr_q[0].ACLR
resetn => redist139_i_and73_resize_vt_select_25_b_4_wraddr_q[1].PRESET
resetn => i_not_select781_resize_o[12].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul75_3_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul75_3_resize_im10_s1[0].ACLR
resetn => i_mul75_3_resize_im10_s1[1].ACLR
resetn => i_mul75_3_resize_im10_s1[2].ACLR
resetn => i_mul75_3_resize_im10_s1[3].ACLR
resetn => i_mul75_3_resize_im10_s1[4].ACLR
resetn => i_mul75_3_resize_im10_s1[5].ACLR
resetn => i_mul75_3_resize_im10_s1[6].ACLR
resetn => i_mul75_3_resize_im10_s1[7].ACLR
resetn => i_mul75_3_resize_im10_s1[8].ACLR
resetn => i_mul75_3_resize_im10_s1[9].ACLR
resetn => i_mul75_3_resize_im10_s1[10].ACLR
resetn => i_mul75_3_resize_im10_s1[11].ACLR
resetn => i_mul75_3_resize_im10_s1[12].ACLR
resetn => i_mul75_3_resize_im10_s1[13].ACLR
resetn => i_mul75_3_resize_im10_s1[14].ACLR
resetn => i_mul75_3_resize_im10_s1[15].ACLR
resetn => i_mul75_3_resize_im10_b0[0].ACLR
resetn => i_mul75_3_resize_im10_b0[1].ACLR
resetn => i_mul75_3_resize_im10_b0[2].ACLR
resetn => i_mul75_3_resize_im10_b0[3].ACLR
resetn => i_mul75_3_resize_im10_b0[4].ACLR
resetn => i_mul75_3_resize_im10_b0[5].ACLR
resetn => i_mul75_3_resize_im10_b0[6].ACLR
resetn => i_mul75_3_resize_im10_b0[7].ACLR
resetn => i_mul75_3_resize_im10_a0[0].ACLR
resetn => i_mul75_3_resize_im10_a0[1].ACLR
resetn => i_mul75_3_resize_im10_a0[2].ACLR
resetn => i_mul75_3_resize_im10_a0[3].ACLR
resetn => i_mul75_3_resize_im10_a0[4].ACLR
resetn => i_mul75_3_resize_im10_a0[5].ACLR
resetn => i_mul75_3_resize_im10_a0[6].ACLR
resetn => i_mul75_3_resize_im10_a0[7].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul75_3_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul75_3_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][0].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][1].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][2].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][3].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][4].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][5].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][6].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][7].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][8].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][9].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][10].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][11].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][12].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][13].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][14].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][15].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][16].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][17].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][18].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][19].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][20].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][21].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][22].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][23].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][24].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][25].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][26].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][27].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][28].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][29].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][30].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][31].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][32].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][34].ACLR
resetn => i_mul75_3_resize_im0_cma_s[0][35].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul75_3_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_cmpReg_q[0].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_sticky_ena_q[0].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_eq.ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[0].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[1].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_wraddr_q[0].ACLR
resetn => redist134_i_and85_resize_vt_select_25_b_4_wraddr_q[1].PRESET
resetn => i_mul87_3_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul87_3_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul87_3_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul87_3_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul87_3_resize_im10_s1[0].ACLR
resetn => i_mul87_3_resize_im10_s1[1].ACLR
resetn => i_mul87_3_resize_im10_s1[2].ACLR
resetn => i_mul87_3_resize_im10_s1[3].ACLR
resetn => i_mul87_3_resize_im10_s1[4].ACLR
resetn => i_mul87_3_resize_im10_s1[5].ACLR
resetn => i_mul87_3_resize_im10_s1[6].ACLR
resetn => i_mul87_3_resize_im10_s1[7].ACLR
resetn => i_mul87_3_resize_im10_s1[8].ACLR
resetn => i_mul87_3_resize_im10_s1[9].ACLR
resetn => i_mul87_3_resize_im10_s1[10].ACLR
resetn => i_mul87_3_resize_im10_s1[11].ACLR
resetn => i_mul87_3_resize_im10_s1[12].ACLR
resetn => i_mul87_3_resize_im10_s1[13].ACLR
resetn => i_mul87_3_resize_im10_s1[14].ACLR
resetn => i_mul87_3_resize_im10_s1[15].ACLR
resetn => i_mul87_3_resize_im10_b0[0].ACLR
resetn => i_mul87_3_resize_im10_b0[1].ACLR
resetn => i_mul87_3_resize_im10_b0[2].ACLR
resetn => i_mul87_3_resize_im10_b0[3].ACLR
resetn => i_mul87_3_resize_im10_b0[4].ACLR
resetn => i_mul87_3_resize_im10_b0[5].ACLR
resetn => i_mul87_3_resize_im10_b0[6].ACLR
resetn => i_mul87_3_resize_im10_b0[7].ACLR
resetn => i_mul87_3_resize_im10_a0[0].ACLR
resetn => i_mul87_3_resize_im10_a0[1].ACLR
resetn => i_mul87_3_resize_im10_a0[2].ACLR
resetn => i_mul87_3_resize_im10_a0[3].ACLR
resetn => i_mul87_3_resize_im10_a0[4].ACLR
resetn => i_mul87_3_resize_im10_a0[5].ACLR
resetn => i_mul87_3_resize_im10_a0[6].ACLR
resetn => i_mul87_3_resize_im10_a0[7].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul87_3_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul87_3_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][0].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][1].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][2].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][3].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][4].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][5].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][6].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][7].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][8].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][9].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][10].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][11].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][12].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][13].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][14].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][15].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][16].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][17].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][18].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][19].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][20].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][21].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][22].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][23].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][24].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][25].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][26].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][27].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][28].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][29].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][30].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][31].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][32].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][33].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][34].ACLR
resetn => i_mul87_3_resize_im0_cma_s[0][35].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul87_3_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_cmpReg_q[0].ACLR
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_sticky_ena_q[0].ACLR
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[0].ACLR
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[1].ACLR
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_wraddr_q[0].PRESET
resetn => redist125_i_mul64_3_resize_vt_select_23_b_7_wraddr_q[1].PRESET
resetn => redist144_i_and105_resize_vt_select_15_b_6_cmpReg_q[0].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_sticky_ena_q[0].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_eq.ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[0].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[1].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_rdcnt_i[2].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[0].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[1].ACLR
resetn => redist144_i_and105_resize_vt_select_15_b_6_wraddr_q[2].PRESET
resetn => i_mul106_3_resize_im3_cma_c0[0][0].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][1].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][2].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][3].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][4].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][5].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][6].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][7].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][8].ACLR
resetn => i_mul106_3_resize_im3_cma_c0[0][9].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][0].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][1].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][2].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][3].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][4].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][5].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][6].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][7].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][8].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][9].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][10].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][11].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][12].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][13].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][14].ACLR
resetn => i_mul106_3_resize_im3_cma_a0[0][15].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][0].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][1].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][2].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][3].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][4].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][5].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][6].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][7].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][8].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][9].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][10].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][11].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][12].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][13].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][14].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][15].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][16].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][17].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][18].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][19].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][20].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][21].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][22].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][23].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][24].ACLR
resetn => i_mul106_3_resize_im3_cma_s[0][25].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul106_3_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul106_3_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][0].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][1].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][2].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][3].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][4].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][5].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][6].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][7].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][8].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][9].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][10].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][11].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][12].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][13].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][14].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][15].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][16].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][17].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][18].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][19].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][20].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][21].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][22].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][23].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][24].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][25].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][26].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][27].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][28].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][29].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][30].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][31].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][32].ACLR
resetn => i_mul106_3_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul75_2_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul75_2_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul75_2_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul75_2_resize_im10_s1[0].ACLR
resetn => i_mul75_2_resize_im10_s1[1].ACLR
resetn => i_mul75_2_resize_im10_s1[2].ACLR
resetn => i_mul75_2_resize_im10_s1[3].ACLR
resetn => i_mul75_2_resize_im10_s1[4].ACLR
resetn => i_mul75_2_resize_im10_s1[5].ACLR
resetn => i_mul75_2_resize_im10_s1[6].ACLR
resetn => i_mul75_2_resize_im10_s1[7].ACLR
resetn => i_mul75_2_resize_im10_s1[8].ACLR
resetn => i_mul75_2_resize_im10_s1[9].ACLR
resetn => i_mul75_2_resize_im10_s1[10].ACLR
resetn => i_mul75_2_resize_im10_s1[11].ACLR
resetn => i_mul75_2_resize_im10_s1[12].ACLR
resetn => i_mul75_2_resize_im10_s1[13].ACLR
resetn => i_mul75_2_resize_im10_s1[14].ACLR
resetn => i_mul75_2_resize_im10_s1[15].ACLR
resetn => i_mul75_2_resize_im10_b0[0].ACLR
resetn => i_mul75_2_resize_im10_b0[1].ACLR
resetn => i_mul75_2_resize_im10_b0[2].ACLR
resetn => i_mul75_2_resize_im10_b0[3].ACLR
resetn => i_mul75_2_resize_im10_b0[4].ACLR
resetn => i_mul75_2_resize_im10_b0[5].ACLR
resetn => i_mul75_2_resize_im10_b0[6].ACLR
resetn => i_mul75_2_resize_im10_b0[7].ACLR
resetn => i_mul75_2_resize_im10_a0[0].ACLR
resetn => i_mul75_2_resize_im10_a0[1].ACLR
resetn => i_mul75_2_resize_im10_a0[2].ACLR
resetn => i_mul75_2_resize_im10_a0[3].ACLR
resetn => i_mul75_2_resize_im10_a0[4].ACLR
resetn => i_mul75_2_resize_im10_a0[5].ACLR
resetn => i_mul75_2_resize_im10_a0[6].ACLR
resetn => i_mul75_2_resize_im10_a0[7].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul75_2_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul75_2_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][0].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][1].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][2].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][3].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][4].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][5].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][6].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][7].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][8].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][9].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][10].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][11].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][12].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][13].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][14].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][15].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][16].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][17].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][18].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][19].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][20].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][21].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][22].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][23].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][24].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][25].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][26].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][27].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][28].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][29].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][30].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][31].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][32].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][34].ACLR
resetn => i_mul75_2_resize_im0_cma_s[0][35].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul75_2_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul87_2_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul87_2_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul87_2_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul87_2_resize_im10_s1[0].ACLR
resetn => i_mul87_2_resize_im10_s1[1].ACLR
resetn => i_mul87_2_resize_im10_s1[2].ACLR
resetn => i_mul87_2_resize_im10_s1[3].ACLR
resetn => i_mul87_2_resize_im10_s1[4].ACLR
resetn => i_mul87_2_resize_im10_s1[5].ACLR
resetn => i_mul87_2_resize_im10_s1[6].ACLR
resetn => i_mul87_2_resize_im10_s1[7].ACLR
resetn => i_mul87_2_resize_im10_s1[8].ACLR
resetn => i_mul87_2_resize_im10_s1[9].ACLR
resetn => i_mul87_2_resize_im10_s1[10].ACLR
resetn => i_mul87_2_resize_im10_s1[11].ACLR
resetn => i_mul87_2_resize_im10_s1[12].ACLR
resetn => i_mul87_2_resize_im10_s1[13].ACLR
resetn => i_mul87_2_resize_im10_s1[14].ACLR
resetn => i_mul87_2_resize_im10_s1[15].ACLR
resetn => i_mul87_2_resize_im10_b0[0].ACLR
resetn => i_mul87_2_resize_im10_b0[1].ACLR
resetn => i_mul87_2_resize_im10_b0[2].ACLR
resetn => i_mul87_2_resize_im10_b0[3].ACLR
resetn => i_mul87_2_resize_im10_b0[4].ACLR
resetn => i_mul87_2_resize_im10_b0[5].ACLR
resetn => i_mul87_2_resize_im10_b0[6].ACLR
resetn => i_mul87_2_resize_im10_b0[7].ACLR
resetn => i_mul87_2_resize_im10_a0[0].ACLR
resetn => i_mul87_2_resize_im10_a0[1].ACLR
resetn => i_mul87_2_resize_im10_a0[2].ACLR
resetn => i_mul87_2_resize_im10_a0[3].ACLR
resetn => i_mul87_2_resize_im10_a0[4].ACLR
resetn => i_mul87_2_resize_im10_a0[5].ACLR
resetn => i_mul87_2_resize_im10_a0[6].ACLR
resetn => i_mul87_2_resize_im10_a0[7].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul87_2_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul87_2_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][0].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][1].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][2].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][3].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][4].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][5].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][6].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][7].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][8].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][9].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][10].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][11].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][12].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][13].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][14].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][15].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][16].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][17].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][18].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][19].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][20].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][21].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][22].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][23].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][24].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][25].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][26].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][27].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][28].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][29].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][30].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][31].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][32].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][33].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][34].ACLR
resetn => i_mul87_2_resize_im0_cma_s[0][35].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul87_2_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_cmpReg_q[0].ACLR
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_sticky_ena_q[0].ACLR
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[0].ACLR
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[1].ACLR
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_wraddr_q[0].PRESET
resetn => redist126_i_mul64_2_resize_vt_select_23_b_7_wraddr_q[1].PRESET
resetn => i_mul106_2_resize_im3_cma_c0[0][0].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][1].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][2].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][3].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][4].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][5].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][6].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][7].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][8].ACLR
resetn => i_mul106_2_resize_im3_cma_c0[0][9].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][0].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][1].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][2].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][3].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][4].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][5].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][6].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][7].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][8].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][9].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][10].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][11].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][12].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][13].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][14].ACLR
resetn => i_mul106_2_resize_im3_cma_a0[0][15].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][0].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][1].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][2].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][3].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][4].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][5].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][6].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][7].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][8].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][9].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][10].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][11].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][12].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][13].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][14].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][15].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][16].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][17].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][18].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][19].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][20].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][21].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][22].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][23].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][24].ACLR
resetn => i_mul106_2_resize_im3_cma_s[0][25].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul106_2_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul106_2_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][0].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][1].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][2].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][3].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][4].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][5].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][6].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][7].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][8].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][9].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][10].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][11].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][12].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][13].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][14].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][15].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][16].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][17].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][18].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][19].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][20].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][21].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][22].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][23].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][24].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][25].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][26].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][27].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][28].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][29].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][30].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][31].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][32].ACLR
resetn => i_mul106_2_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul75_1_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul75_1_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul75_1_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul75_1_resize_im10_s1[0].ACLR
resetn => i_mul75_1_resize_im10_s1[1].ACLR
resetn => i_mul75_1_resize_im10_s1[2].ACLR
resetn => i_mul75_1_resize_im10_s1[3].ACLR
resetn => i_mul75_1_resize_im10_s1[4].ACLR
resetn => i_mul75_1_resize_im10_s1[5].ACLR
resetn => i_mul75_1_resize_im10_s1[6].ACLR
resetn => i_mul75_1_resize_im10_s1[7].ACLR
resetn => i_mul75_1_resize_im10_s1[8].ACLR
resetn => i_mul75_1_resize_im10_s1[9].ACLR
resetn => i_mul75_1_resize_im10_s1[10].ACLR
resetn => i_mul75_1_resize_im10_s1[11].ACLR
resetn => i_mul75_1_resize_im10_s1[12].ACLR
resetn => i_mul75_1_resize_im10_s1[13].ACLR
resetn => i_mul75_1_resize_im10_s1[14].ACLR
resetn => i_mul75_1_resize_im10_s1[15].ACLR
resetn => i_mul75_1_resize_im10_b0[0].ACLR
resetn => i_mul75_1_resize_im10_b0[1].ACLR
resetn => i_mul75_1_resize_im10_b0[2].ACLR
resetn => i_mul75_1_resize_im10_b0[3].ACLR
resetn => i_mul75_1_resize_im10_b0[4].ACLR
resetn => i_mul75_1_resize_im10_b0[5].ACLR
resetn => i_mul75_1_resize_im10_b0[6].ACLR
resetn => i_mul75_1_resize_im10_b0[7].ACLR
resetn => i_mul75_1_resize_im10_a0[0].ACLR
resetn => i_mul75_1_resize_im10_a0[1].ACLR
resetn => i_mul75_1_resize_im10_a0[2].ACLR
resetn => i_mul75_1_resize_im10_a0[3].ACLR
resetn => i_mul75_1_resize_im10_a0[4].ACLR
resetn => i_mul75_1_resize_im10_a0[5].ACLR
resetn => i_mul75_1_resize_im10_a0[6].ACLR
resetn => i_mul75_1_resize_im10_a0[7].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul75_1_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul75_1_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][0].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][1].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][2].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][3].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][4].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][5].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][6].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][7].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][8].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][9].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][10].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][11].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][12].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][13].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][14].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][15].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][16].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][17].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][18].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][19].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][20].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][21].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][22].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][23].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][24].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][25].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][26].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][27].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][28].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][29].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][30].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][31].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][32].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][34].ACLR
resetn => i_mul75_1_resize_im0_cma_s[0][35].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul75_1_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul87_1_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul87_1_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul87_1_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul87_1_resize_im10_s1[0].ACLR
resetn => i_mul87_1_resize_im10_s1[1].ACLR
resetn => i_mul87_1_resize_im10_s1[2].ACLR
resetn => i_mul87_1_resize_im10_s1[3].ACLR
resetn => i_mul87_1_resize_im10_s1[4].ACLR
resetn => i_mul87_1_resize_im10_s1[5].ACLR
resetn => i_mul87_1_resize_im10_s1[6].ACLR
resetn => i_mul87_1_resize_im10_s1[7].ACLR
resetn => i_mul87_1_resize_im10_s1[8].ACLR
resetn => i_mul87_1_resize_im10_s1[9].ACLR
resetn => i_mul87_1_resize_im10_s1[10].ACLR
resetn => i_mul87_1_resize_im10_s1[11].ACLR
resetn => i_mul87_1_resize_im10_s1[12].ACLR
resetn => i_mul87_1_resize_im10_s1[13].ACLR
resetn => i_mul87_1_resize_im10_s1[14].ACLR
resetn => i_mul87_1_resize_im10_s1[15].ACLR
resetn => i_mul87_1_resize_im10_b0[0].ACLR
resetn => i_mul87_1_resize_im10_b0[1].ACLR
resetn => i_mul87_1_resize_im10_b0[2].ACLR
resetn => i_mul87_1_resize_im10_b0[3].ACLR
resetn => i_mul87_1_resize_im10_b0[4].ACLR
resetn => i_mul87_1_resize_im10_b0[5].ACLR
resetn => i_mul87_1_resize_im10_b0[6].ACLR
resetn => i_mul87_1_resize_im10_b0[7].ACLR
resetn => i_mul87_1_resize_im10_a0[0].ACLR
resetn => i_mul87_1_resize_im10_a0[1].ACLR
resetn => i_mul87_1_resize_im10_a0[2].ACLR
resetn => i_mul87_1_resize_im10_a0[3].ACLR
resetn => i_mul87_1_resize_im10_a0[4].ACLR
resetn => i_mul87_1_resize_im10_a0[5].ACLR
resetn => i_mul87_1_resize_im10_a0[6].ACLR
resetn => i_mul87_1_resize_im10_a0[7].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul87_1_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul87_1_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][0].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][1].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][2].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][3].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][4].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][5].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][6].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][7].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][8].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][9].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][10].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][11].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][12].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][13].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][14].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][15].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][16].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][17].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][18].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][19].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][20].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][21].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][22].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][23].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][24].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][25].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][26].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][27].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][28].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][29].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][30].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][31].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][32].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][33].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][34].ACLR
resetn => i_mul87_1_resize_im0_cma_s[0][35].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul87_1_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_cmpReg_q[0].ACLR
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_sticky_ena_q[0].ACLR
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_rdcnt_i[0].ACLR
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_rdcnt_i[1].ACLR
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_wraddr_q[0].PRESET
resetn => redist127_i_mul64_1_resize_vt_select_23_b_7_wraddr_q[1].PRESET
resetn => i_mul106_1_resize_im3_cma_c0[0][0].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][1].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][2].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][3].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][4].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][5].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][6].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][7].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][8].ACLR
resetn => i_mul106_1_resize_im3_cma_c0[0][9].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][0].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][1].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][2].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][3].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][4].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][5].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][6].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][7].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][8].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][9].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][10].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][11].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][12].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][13].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][14].ACLR
resetn => i_mul106_1_resize_im3_cma_a0[0][15].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][0].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][1].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][2].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][3].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][4].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][5].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][6].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][7].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][8].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][9].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][10].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][11].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][12].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][13].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][14].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][15].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][16].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][17].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][18].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][19].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][20].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][21].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][22].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][23].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][24].ACLR
resetn => i_mul106_1_resize_im3_cma_s[0][25].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul106_1_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul106_1_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][0].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][1].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][2].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][3].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][4].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][5].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][6].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][7].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][8].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][9].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][10].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][11].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][12].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][13].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][14].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][15].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][16].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][17].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][18].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][19].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][20].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][21].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][22].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][23].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][24].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][25].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][26].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][27].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][28].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][29].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][30].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][31].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][32].ACLR
resetn => i_mul106_1_resize_im0_cma_s[0][33].ACLR
resetn => i_acl_749_resize_q[0].ACLR
resetn => i_acl_749_resize_q[1].ACLR
resetn => i_acl_749_resize_q[2].ACLR
resetn => i_acl_749_resize_q[3].ACLR
resetn => i_acl_749_resize_q[4].ACLR
resetn => i_acl_749_resize_q[5].ACLR
resetn => i_acl_749_resize_q[6].ACLR
resetn => i_acl_749_resize_q[7].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul75_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul75_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul75_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul75_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul75_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul75_resize_im10_s1[0].ACLR
resetn => i_mul75_resize_im10_s1[1].ACLR
resetn => i_mul75_resize_im10_s1[2].ACLR
resetn => i_mul75_resize_im10_s1[3].ACLR
resetn => i_mul75_resize_im10_s1[4].ACLR
resetn => i_mul75_resize_im10_s1[5].ACLR
resetn => i_mul75_resize_im10_s1[6].ACLR
resetn => i_mul75_resize_im10_s1[7].ACLR
resetn => i_mul75_resize_im10_s1[8].ACLR
resetn => i_mul75_resize_im10_s1[9].ACLR
resetn => i_mul75_resize_im10_s1[10].ACLR
resetn => i_mul75_resize_im10_s1[11].ACLR
resetn => i_mul75_resize_im10_s1[12].ACLR
resetn => i_mul75_resize_im10_s1[13].ACLR
resetn => i_mul75_resize_im10_s1[14].ACLR
resetn => i_mul75_resize_im10_s1[15].ACLR
resetn => i_mul75_resize_im10_b0[0].ACLR
resetn => i_mul75_resize_im10_b0[1].ACLR
resetn => i_mul75_resize_im10_b0[2].ACLR
resetn => i_mul75_resize_im10_b0[3].ACLR
resetn => i_mul75_resize_im10_b0[4].ACLR
resetn => i_mul75_resize_im10_b0[5].ACLR
resetn => i_mul75_resize_im10_b0[6].ACLR
resetn => i_mul75_resize_im10_b0[7].ACLR
resetn => i_mul75_resize_im10_a0[0].ACLR
resetn => i_mul75_resize_im10_a0[1].ACLR
resetn => i_mul75_resize_im10_a0[2].ACLR
resetn => i_mul75_resize_im10_a0[3].ACLR
resetn => i_mul75_resize_im10_a0[4].ACLR
resetn => i_mul75_resize_im10_a0[5].ACLR
resetn => i_mul75_resize_im10_a0[6].ACLR
resetn => i_mul75_resize_im10_a0[7].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul75_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul75_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul75_resize_im0_cma_s[0][0].ACLR
resetn => i_mul75_resize_im0_cma_s[0][1].ACLR
resetn => i_mul75_resize_im0_cma_s[0][2].ACLR
resetn => i_mul75_resize_im0_cma_s[0][3].ACLR
resetn => i_mul75_resize_im0_cma_s[0][4].ACLR
resetn => i_mul75_resize_im0_cma_s[0][5].ACLR
resetn => i_mul75_resize_im0_cma_s[0][6].ACLR
resetn => i_mul75_resize_im0_cma_s[0][7].ACLR
resetn => i_mul75_resize_im0_cma_s[0][8].ACLR
resetn => i_mul75_resize_im0_cma_s[0][9].ACLR
resetn => i_mul75_resize_im0_cma_s[0][10].ACLR
resetn => i_mul75_resize_im0_cma_s[0][11].ACLR
resetn => i_mul75_resize_im0_cma_s[0][12].ACLR
resetn => i_mul75_resize_im0_cma_s[0][13].ACLR
resetn => i_mul75_resize_im0_cma_s[0][14].ACLR
resetn => i_mul75_resize_im0_cma_s[0][15].ACLR
resetn => i_mul75_resize_im0_cma_s[0][16].ACLR
resetn => i_mul75_resize_im0_cma_s[0][17].ACLR
resetn => i_mul75_resize_im0_cma_s[0][18].ACLR
resetn => i_mul75_resize_im0_cma_s[0][19].ACLR
resetn => i_mul75_resize_im0_cma_s[0][20].ACLR
resetn => i_mul75_resize_im0_cma_s[0][21].ACLR
resetn => i_mul75_resize_im0_cma_s[0][22].ACLR
resetn => i_mul75_resize_im0_cma_s[0][23].ACLR
resetn => i_mul75_resize_im0_cma_s[0][24].ACLR
resetn => i_mul75_resize_im0_cma_s[0][25].ACLR
resetn => i_mul75_resize_im0_cma_s[0][26].ACLR
resetn => i_mul75_resize_im0_cma_s[0][27].ACLR
resetn => i_mul75_resize_im0_cma_s[0][28].ACLR
resetn => i_mul75_resize_im0_cma_s[0][29].ACLR
resetn => i_mul75_resize_im0_cma_s[0][30].ACLR
resetn => i_mul75_resize_im0_cma_s[0][31].ACLR
resetn => i_mul75_resize_im0_cma_s[0][32].ACLR
resetn => i_mul75_resize_im0_cma_s[0][33].ACLR
resetn => i_mul75_resize_im0_cma_s[0][34].ACLR
resetn => i_mul75_resize_im0_cma_s[0][35].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul75_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][0].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][1].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][2].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][3].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][4].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][5].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][6].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][7].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][8].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][9].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][10].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][11].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][12].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][13].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][14].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][15].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][16].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][17].ACLR
resetn => i_mul87_resize_ma3_cma_c0[1][18].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][0].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][1].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][2].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][3].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][4].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][5].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][6].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][7].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][8].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][9].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][10].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][11].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][12].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][13].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][14].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][15].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][16].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][17].ACLR
resetn => i_mul87_resize_ma3_cma_c0[0][18].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][0].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][1].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][2].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][3].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][4].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][5].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][6].ACLR
resetn => i_mul87_resize_ma3_cma_a0[1][7].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][0].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][1].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][2].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][3].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][4].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][5].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][6].ACLR
resetn => i_mul87_resize_ma3_cma_a0[0][7].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][0].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][1].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][2].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][3].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][4].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][5].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][6].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][7].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][8].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][9].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][10].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][11].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][12].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][13].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][14].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][15].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][16].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][17].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][18].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][19].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][20].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][21].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][22].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][23].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][24].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][25].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][26].ACLR
resetn => i_mul87_resize_ma3_cma_s[0][27].ACLR
resetn => i_mul87_resize_im10_s1[0].ACLR
resetn => i_mul87_resize_im10_s1[1].ACLR
resetn => i_mul87_resize_im10_s1[2].ACLR
resetn => i_mul87_resize_im10_s1[3].ACLR
resetn => i_mul87_resize_im10_s1[4].ACLR
resetn => i_mul87_resize_im10_s1[5].ACLR
resetn => i_mul87_resize_im10_s1[6].ACLR
resetn => i_mul87_resize_im10_s1[7].ACLR
resetn => i_mul87_resize_im10_s1[8].ACLR
resetn => i_mul87_resize_im10_s1[9].ACLR
resetn => i_mul87_resize_im10_s1[10].ACLR
resetn => i_mul87_resize_im10_s1[11].ACLR
resetn => i_mul87_resize_im10_s1[12].ACLR
resetn => i_mul87_resize_im10_s1[13].ACLR
resetn => i_mul87_resize_im10_s1[14].ACLR
resetn => i_mul87_resize_im10_s1[15].ACLR
resetn => i_mul87_resize_im10_b0[0].ACLR
resetn => i_mul87_resize_im10_b0[1].ACLR
resetn => i_mul87_resize_im10_b0[2].ACLR
resetn => i_mul87_resize_im10_b0[3].ACLR
resetn => i_mul87_resize_im10_b0[4].ACLR
resetn => i_mul87_resize_im10_b0[5].ACLR
resetn => i_mul87_resize_im10_b0[6].ACLR
resetn => i_mul87_resize_im10_b0[7].ACLR
resetn => i_mul87_resize_im10_a0[0].ACLR
resetn => i_mul87_resize_im10_a0[1].ACLR
resetn => i_mul87_resize_im10_a0[2].ACLR
resetn => i_mul87_resize_im10_a0[3].ACLR
resetn => i_mul87_resize_im10_a0[4].ACLR
resetn => i_mul87_resize_im10_a0[5].ACLR
resetn => i_mul87_resize_im10_a0[6].ACLR
resetn => i_mul87_resize_im10_a0[7].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][16].ACLR
resetn => i_mul87_resize_im0_cma_c0[0][17].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul87_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul87_resize_im0_cma_s[0][0].ACLR
resetn => i_mul87_resize_im0_cma_s[0][1].ACLR
resetn => i_mul87_resize_im0_cma_s[0][2].ACLR
resetn => i_mul87_resize_im0_cma_s[0][3].ACLR
resetn => i_mul87_resize_im0_cma_s[0][4].ACLR
resetn => i_mul87_resize_im0_cma_s[0][5].ACLR
resetn => i_mul87_resize_im0_cma_s[0][6].ACLR
resetn => i_mul87_resize_im0_cma_s[0][7].ACLR
resetn => i_mul87_resize_im0_cma_s[0][8].ACLR
resetn => i_mul87_resize_im0_cma_s[0][9].ACLR
resetn => i_mul87_resize_im0_cma_s[0][10].ACLR
resetn => i_mul87_resize_im0_cma_s[0][11].ACLR
resetn => i_mul87_resize_im0_cma_s[0][12].ACLR
resetn => i_mul87_resize_im0_cma_s[0][13].ACLR
resetn => i_mul87_resize_im0_cma_s[0][14].ACLR
resetn => i_mul87_resize_im0_cma_s[0][15].ACLR
resetn => i_mul87_resize_im0_cma_s[0][16].ACLR
resetn => i_mul87_resize_im0_cma_s[0][17].ACLR
resetn => i_mul87_resize_im0_cma_s[0][18].ACLR
resetn => i_mul87_resize_im0_cma_s[0][19].ACLR
resetn => i_mul87_resize_im0_cma_s[0][20].ACLR
resetn => i_mul87_resize_im0_cma_s[0][21].ACLR
resetn => i_mul87_resize_im0_cma_s[0][22].ACLR
resetn => i_mul87_resize_im0_cma_s[0][23].ACLR
resetn => i_mul87_resize_im0_cma_s[0][24].ACLR
resetn => i_mul87_resize_im0_cma_s[0][25].ACLR
resetn => i_mul87_resize_im0_cma_s[0][26].ACLR
resetn => i_mul87_resize_im0_cma_s[0][27].ACLR
resetn => i_mul87_resize_im0_cma_s[0][28].ACLR
resetn => i_mul87_resize_im0_cma_s[0][29].ACLR
resetn => i_mul87_resize_im0_cma_s[0][30].ACLR
resetn => i_mul87_resize_im0_cma_s[0][31].ACLR
resetn => i_mul87_resize_im0_cma_s[0][32].ACLR
resetn => i_mul87_resize_im0_cma_s[0][33].ACLR
resetn => i_mul87_resize_im0_cma_s[0][34].ACLR
resetn => i_mul87_resize_im0_cma_s[0][35].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[0].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[1].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[2].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[3].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[4].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[5].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[6].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[7].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[8].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[9].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[10].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[11].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[12].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[13].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[14].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[15].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[16].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[17].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[18].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[19].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[20].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[21].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[22].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[23].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[24].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[25].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[26].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[27].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[28].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[29].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[30].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[31].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[32].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[33].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[34].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[35].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[36].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[37].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[38].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[39].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[40].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[41].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[42].ACLR
resetn => i_mul87_resize_result_add_0_0_p1_of_2_o[43].ACLR
resetn => redist124_i_mul64_resize_vt_select_23_b_7_cmpReg_q[0].ACLR
resetn => redist124_i_mul64_resize_vt_select_23_b_7_sticky_ena_q[0].ACLR
resetn => redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[0].ACLR
resetn => redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[1].ACLR
resetn => redist124_i_mul64_resize_vt_select_23_b_7_wraddr_q[0].PRESET
resetn => redist124_i_mul64_resize_vt_select_23_b_7_wraddr_q[1].PRESET
resetn => i_mul106_resize_im3_cma_c0[0][0].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][1].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][2].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][3].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][4].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][5].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][6].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][7].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][8].ACLR
resetn => i_mul106_resize_im3_cma_c0[0][9].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][0].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][1].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][2].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][3].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][4].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][5].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][6].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][7].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][8].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][9].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][10].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][11].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][12].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][13].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][14].ACLR
resetn => i_mul106_resize_im3_cma_a0[0][15].ACLR
resetn => i_mul106_resize_im3_cma_s[0][0].ACLR
resetn => i_mul106_resize_im3_cma_s[0][1].ACLR
resetn => i_mul106_resize_im3_cma_s[0][2].ACLR
resetn => i_mul106_resize_im3_cma_s[0][3].ACLR
resetn => i_mul106_resize_im3_cma_s[0][4].ACLR
resetn => i_mul106_resize_im3_cma_s[0][5].ACLR
resetn => i_mul106_resize_im3_cma_s[0][6].ACLR
resetn => i_mul106_resize_im3_cma_s[0][7].ACLR
resetn => i_mul106_resize_im3_cma_s[0][8].ACLR
resetn => i_mul106_resize_im3_cma_s[0][9].ACLR
resetn => i_mul106_resize_im3_cma_s[0][10].ACLR
resetn => i_mul106_resize_im3_cma_s[0][11].ACLR
resetn => i_mul106_resize_im3_cma_s[0][12].ACLR
resetn => i_mul106_resize_im3_cma_s[0][13].ACLR
resetn => i_mul106_resize_im3_cma_s[0][14].ACLR
resetn => i_mul106_resize_im3_cma_s[0][15].ACLR
resetn => i_mul106_resize_im3_cma_s[0][16].ACLR
resetn => i_mul106_resize_im3_cma_s[0][17].ACLR
resetn => i_mul106_resize_im3_cma_s[0][18].ACLR
resetn => i_mul106_resize_im3_cma_s[0][19].ACLR
resetn => i_mul106_resize_im3_cma_s[0][20].ACLR
resetn => i_mul106_resize_im3_cma_s[0][21].ACLR
resetn => i_mul106_resize_im3_cma_s[0][22].ACLR
resetn => i_mul106_resize_im3_cma_s[0][23].ACLR
resetn => i_mul106_resize_im3_cma_s[0][24].ACLR
resetn => i_mul106_resize_im3_cma_s[0][25].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][0].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][1].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][2].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][3].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][4].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][5].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][6].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][7].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][8].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][9].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][10].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][11].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][12].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][13].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][14].ACLR
resetn => i_mul106_resize_im0_cma_c0[0][15].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][0].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][1].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][2].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][3].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][4].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][5].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][6].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][7].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][8].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][9].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][10].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][11].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][12].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][13].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][14].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][15].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][16].ACLR
resetn => i_mul106_resize_im0_cma_a0[0][17].ACLR
resetn => i_mul106_resize_im0_cma_s[0][0].ACLR
resetn => i_mul106_resize_im0_cma_s[0][1].ACLR
resetn => i_mul106_resize_im0_cma_s[0][2].ACLR
resetn => i_mul106_resize_im0_cma_s[0][3].ACLR
resetn => i_mul106_resize_im0_cma_s[0][4].ACLR
resetn => i_mul106_resize_im0_cma_s[0][5].ACLR
resetn => i_mul106_resize_im0_cma_s[0][6].ACLR
resetn => i_mul106_resize_im0_cma_s[0][7].ACLR
resetn => i_mul106_resize_im0_cma_s[0][8].ACLR
resetn => i_mul106_resize_im0_cma_s[0][9].ACLR
resetn => i_mul106_resize_im0_cma_s[0][10].ACLR
resetn => i_mul106_resize_im0_cma_s[0][11].ACLR
resetn => i_mul106_resize_im0_cma_s[0][12].ACLR
resetn => i_mul106_resize_im0_cma_s[0][13].ACLR
resetn => i_mul106_resize_im0_cma_s[0][14].ACLR
resetn => i_mul106_resize_im0_cma_s[0][15].ACLR
resetn => i_mul106_resize_im0_cma_s[0][16].ACLR
resetn => i_mul106_resize_im0_cma_s[0][17].ACLR
resetn => i_mul106_resize_im0_cma_s[0][18].ACLR
resetn => i_mul106_resize_im0_cma_s[0][19].ACLR
resetn => i_mul106_resize_im0_cma_s[0][20].ACLR
resetn => i_mul106_resize_im0_cma_s[0][21].ACLR
resetn => i_mul106_resize_im0_cma_s[0][22].ACLR
resetn => i_mul106_resize_im0_cma_s[0][23].ACLR
resetn => i_mul106_resize_im0_cma_s[0][24].ACLR
resetn => i_mul106_resize_im0_cma_s[0][25].ACLR
resetn => i_mul106_resize_im0_cma_s[0][26].ACLR
resetn => i_mul106_resize_im0_cma_s[0][27].ACLR
resetn => i_mul106_resize_im0_cma_s[0][28].ACLR
resetn => i_mul106_resize_im0_cma_s[0][29].ACLR
resetn => i_mul106_resize_im0_cma_s[0][30].ACLR
resetn => i_mul106_resize_im0_cma_s[0][31].ACLR
resetn => i_mul106_resize_im0_cma_s[0][32].ACLR
resetn => i_mul106_resize_im0_cma_s[0][33].ACLR
resetn => altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem.aclr1
resetn => altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem.aclr1
resetn => altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem.aclr1
resetn => altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem.aclr1
resetn => altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem.aclr1
resetn => altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem.aclr1
resetn => altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem.aclr1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[7][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_p914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_p914:auto_generated.address_a[0]
address_a[1] => altera_syncram_p914:auto_generated.address_a[1]
address_b[0] => altera_syncram_p914:auto_generated.address_b[0]
address_b[1] => altera_syncram_p914:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_p914:auto_generated.clock0
clock1 => altera_syncram_p914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_p914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_p914:auto_generated.data_a[0]
data_a[1] => altera_syncram_p914:auto_generated.data_a[1]
data_a[2] => altera_syncram_p914:auto_generated.data_a[2]
data_a[3] => altera_syncram_p914:auto_generated.data_a[3]
data_a[4] => altera_syncram_p914:auto_generated.data_a[4]
data_a[5] => altera_syncram_p914:auto_generated.data_a[5]
data_a[6] => altera_syncram_p914:auto_generated.data_a[6]
data_a[7] => altera_syncram_p914:auto_generated.data_a[7]
data_a[8] => altera_syncram_p914:auto_generated.data_a[8]
data_a[9] => altera_syncram_p914:auto_generated.data_a[9]
data_a[10] => altera_syncram_p914:auto_generated.data_a[10]
data_a[11] => altera_syncram_p914:auto_generated.data_a[11]
data_a[12] => altera_syncram_p914:auto_generated.data_a[12]
data_a[13] => altera_syncram_p914:auto_generated.data_a[13]
data_a[14] => altera_syncram_p914:auto_generated.data_a[14]
data_a[15] => altera_syncram_p914:auto_generated.data_a[15]
data_a[16] => altera_syncram_p914:auto_generated.data_a[16]
data_a[17] => altera_syncram_p914:auto_generated.data_a[17]
data_a[18] => altera_syncram_p914:auto_generated.data_a[18]
data_a[19] => altera_syncram_p914:auto_generated.data_a[19]
data_a[20] => altera_syncram_p914:auto_generated.data_a[20]
data_a[21] => altera_syncram_p914:auto_generated.data_a[21]
data_a[22] => altera_syncram_p914:auto_generated.data_a[22]
data_a[23] => altera_syncram_p914:auto_generated.data_a[23]
data_a[24] => altera_syncram_p914:auto_generated.data_a[24]
data_a[25] => altera_syncram_p914:auto_generated.data_a[25]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_b[0] <= altera_syncram_p914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_p914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_p914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_p914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_p914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_p914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_p914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_p914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_p914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_p914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_p914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_p914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_p914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_p914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_p914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_p914:auto_generated.q_b[15]
q_b[16] <= altera_syncram_p914:auto_generated.q_b[16]
q_b[17] <= altera_syncram_p914:auto_generated.q_b[17]
q_b[18] <= altera_syncram_p914:auto_generated.q_b[18]
q_b[19] <= altera_syncram_p914:auto_generated.q_b[19]
q_b[20] <= altera_syncram_p914:auto_generated.q_b[20]
q_b[21] <= altera_syncram_p914:auto_generated.q_b[21]
q_b[22] <= altera_syncram_p914:auto_generated.q_b[22]
q_b[23] <= altera_syncram_p914:auto_generated.q_b[23]
q_b[24] <= altera_syncram_p914:auto_generated.q_b[24]
q_b[25] <= altera_syncram_p914:auto_generated.q_b[25]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_p914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated
aclr1 => altsyncram_qmb4:altsyncram1.aclr1
address_a[0] => altsyncram_qmb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_qmb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_qmb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_qmb4:altsyncram1.address_b[1]
clock0 => altsyncram_qmb4:altsyncram1.clock0
clock1 => altsyncram_qmb4:altsyncram1.clock1
clocken1 => altsyncram_qmb4:altsyncram1.clocken1
data_a[0] => altsyncram_qmb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_qmb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_qmb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_qmb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_qmb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_qmb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_qmb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_qmb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_qmb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_qmb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_qmb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_qmb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_qmb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_qmb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_qmb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_qmb4:altsyncram1.data_a[15]
data_a[16] => altsyncram_qmb4:altsyncram1.data_a[16]
data_a[17] => altsyncram_qmb4:altsyncram1.data_a[17]
data_a[18] => altsyncram_qmb4:altsyncram1.data_a[18]
data_a[19] => altsyncram_qmb4:altsyncram1.data_a[19]
data_a[20] => altsyncram_qmb4:altsyncram1.data_a[20]
data_a[21] => altsyncram_qmb4:altsyncram1.data_a[21]
data_a[22] => altsyncram_qmb4:altsyncram1.data_a[22]
data_a[23] => altsyncram_qmb4:altsyncram1.data_a[23]
data_a[24] => altsyncram_qmb4:altsyncram1.data_a[24]
data_a[25] => altsyncram_qmb4:altsyncram1.data_a[25]
q_b[0] <= altsyncram_qmb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_qmb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_qmb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_qmb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_qmb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_qmb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_qmb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_qmb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_qmb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_qmb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_qmb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_qmb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_qmb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_qmb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_qmb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_qmb4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_qmb4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_qmb4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_qmb4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_qmb4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_qmb4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_qmb4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_qmb4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_qmb4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_qmb4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_qmb4:altsyncram1.q_b[25]
wren_a => altsyncram_qmb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1
aclr1 => dataout_reg[25].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[25].CLK
clock1 => dataout_reg[24].CLK
clock1 => dataout_reg[23].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[25].ENA
clocken1 => dataout_reg[24].ENA
clocken1 => dataout_reg[23].ENA
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.valid_out
in_feedback_stall_in_11[0] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_stall_in
out_feedback_out_11[0] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[0]
out_feedback_out_11[1] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[1]
out_feedback_out_11[2] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[2]
out_feedback_out_11[3] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[3]
out_feedback_out_11[4] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[4]
out_feedback_out_11[5] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[5]
out_feedback_out_11[6] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[6]
out_feedback_out_11[7] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_out[7]
out_feedback_valid_out_11[0] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.stall_out
clock => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.clock
resetn => acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.valid_out
in_feedback_in_11[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[0]
in_feedback_in_11[1] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[1]
in_feedback_in_11[2] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[2]
in_feedback_in_11[3] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[3]
in_feedback_in_11[4] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[4]
in_feedback_in_11[5] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[5]
in_feedback_in_11[6] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[6]
in_feedback_in_11[7] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_in[7]
in_feedback_valid_in_11[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_valid_in
out_feedback_stall_out_11[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.clock
resetn => acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize|acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist160_i_acl_resize_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize
in_data_in[0] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.valid_out
in_feedback_stall_in_4[0] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_stall_in
out_feedback_out_4[0] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[0]
out_feedback_out_4[1] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[1]
out_feedback_out_4[2] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[2]
out_feedback_out_4[3] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[3]
out_feedback_out_4[4] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[4]
out_feedback_out_4[5] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[5]
out_feedback_out_4[6] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[6]
out_feedback_out_4[7] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_out[7]
out_feedback_valid_out_4[0] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.stall_out
clock => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.clock
resetn => acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_q6d1:auto_generated.data[0]
data[1] => scfifo_q6d1:auto_generated.data[1]
data[2] => scfifo_q6d1:auto_generated.data[2]
data[3] => scfifo_q6d1:auto_generated.data[3]
data[4] => scfifo_q6d1:auto_generated.data[4]
data[5] => scfifo_q6d1:auto_generated.data[5]
data[6] => scfifo_q6d1:auto_generated.data[6]
data[7] => scfifo_q6d1:auto_generated.data[7]
q[0] <= scfifo_q6d1:auto_generated.q[0]
q[1] <= scfifo_q6d1:auto_generated.q[1]
q[2] <= scfifo_q6d1:auto_generated.q[2]
q[3] <= scfifo_q6d1:auto_generated.q[3]
q[4] <= scfifo_q6d1:auto_generated.q[4]
q[5] <= scfifo_q6d1:auto_generated.q[5]
q[6] <= scfifo_q6d1:auto_generated.q[6]
q[7] <= scfifo_q6d1:auto_generated.q[7]
wrreq => scfifo_q6d1:auto_generated.wrreq
rdreq => scfifo_q6d1:auto_generated.rdreq
clock => scfifo_q6d1:auto_generated.clock
aclr => scfifo_q6d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q6d1:auto_generated.empty
full <= scfifo_q6d1:auto_generated.full
almost_full <= scfifo_q6d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_q6d1:auto_generated.usedw[0]
usedw[1] <= scfifo_q6d1:auto_generated.usedw[1]
usedw[2] <= scfifo_q6d1:auto_generated.usedw[2]
usedw[3] <= scfifo_q6d1:auto_generated.usedw[3]
usedw[4] <= scfifo_q6d1:auto_generated.usedw[4]
usedw[5] <= scfifo_q6d1:auto_generated.usedw[5]
usedw[6] <= scfifo_q6d1:auto_generated.usedw[6]
usedw[7] <= scfifo_q6d1:auto_generated.usedw[7]
usedw[8] <= scfifo_q6d1:auto_generated.usedw[8]
usedw[9] <= scfifo_q6d1:auto_generated.usedw[9]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated
aclr => a_dpfifo_k9a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_k9a1:dpfifo.clock
data[0] => a_dpfifo_k9a1:dpfifo.data[0]
data[1] => a_dpfifo_k9a1:dpfifo.data[1]
data[2] => a_dpfifo_k9a1:dpfifo.data[2]
data[3] => a_dpfifo_k9a1:dpfifo.data[3]
data[4] => a_dpfifo_k9a1:dpfifo.data[4]
data[5] => a_dpfifo_k9a1:dpfifo.data[5]
data[6] => a_dpfifo_k9a1:dpfifo.data[6]
data[7] => a_dpfifo_k9a1:dpfifo.data[7]
empty <= a_dpfifo_k9a1:dpfifo.empty
full <= a_dpfifo_k9a1:dpfifo.full
q[0] <= a_dpfifo_k9a1:dpfifo.q[0]
q[1] <= a_dpfifo_k9a1:dpfifo.q[1]
q[2] <= a_dpfifo_k9a1:dpfifo.q[2]
q[3] <= a_dpfifo_k9a1:dpfifo.q[3]
q[4] <= a_dpfifo_k9a1:dpfifo.q[4]
q[5] <= a_dpfifo_k9a1:dpfifo.q[5]
q[6] <= a_dpfifo_k9a1:dpfifo.q[6]
q[7] <= a_dpfifo_k9a1:dpfifo.q[7]
rdreq => a_dpfifo_k9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_k9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_k9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_k9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_k9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_k9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_k9a1:dpfifo.usedw[9]
wrreq => a_dpfifo_k9a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[9].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_mgb:rd_ptr_msb.aclr
aclr => cntr_ai7:usedw_counter.aclr
aclr => cntr_uhb:wr_ptr.aclr
clock => altsyncram_tmn1:FIFOram.clock0
clock => altsyncram_tmn1:FIFOram.clock1
clock => cntr_mgb:rd_ptr_msb.clock
clock => cntr_ai7:usedw_counter.clock
clock => cntr_uhb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tmn1:FIFOram.data_a[0]
data[1] => altsyncram_tmn1:FIFOram.data_a[1]
data[2] => altsyncram_tmn1:FIFOram.data_a[2]
data[3] => altsyncram_tmn1:FIFOram.data_a[3]
data[4] => altsyncram_tmn1:FIFOram.data_a[4]
data[5] => altsyncram_tmn1:FIFOram.data_a[5]
data[6] => altsyncram_tmn1:FIFOram.data_a[6]
data[7] => altsyncram_tmn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tmn1:FIFOram.q_b[0]
q[1] <= altsyncram_tmn1:FIFOram.q_b[1]
q[2] <= altsyncram_tmn1:FIFOram.q_b[2]
q[3] <= altsyncram_tmn1:FIFOram.q_b[3]
q[4] <= altsyncram_tmn1:FIFOram.q_b[4]
q[5] <= altsyncram_tmn1:FIFOram.q_b[5]
q[6] <= altsyncram_tmn1:FIFOram.q_b[6]
q[7] <= altsyncram_tmn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_mgb:rd_ptr_msb.sclr
sclr => cntr_ai7:usedw_counter.sclr
sclr => cntr_uhb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ai7:usedw_counter.q[0]
usedw[1] <= cntr_ai7:usedw_counter.q[1]
usedw[2] <= cntr_ai7:usedw_counter.q[2]
usedw[3] <= cntr_ai7:usedw_counter.q[3]
usedw[4] <= cntr_ai7:usedw_counter.q[4]
usedw[5] <= cntr_ai7:usedw_counter.q[5]
usedw[6] <= cntr_ai7:usedw_counter.q[6]
usedw[7] <= cntr_ai7:usedw_counter.q[7]
usedw[8] <= cntr_ai7:usedw_counter.q[8]
usedw[9] <= cntr_ai7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_gm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_gm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_ai7:usedw_counter
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_uhb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.dir
in_data_in[0] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_in[10]
in_valid_in[0] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.data_out[10]
out_valid_out[0] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.valid_out
in_feedback_stall_in_27[0] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_stall_in
out_feedback_out_27[0] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[0]
out_feedback_out_27[1] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[1]
out_feedback_out_27[2] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[2]
out_feedback_out_27[3] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[3]
out_feedback_out_27[4] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[4]
out_feedback_out_27[5] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[5]
out_feedback_out_27[6] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[6]
out_feedback_out_27[7] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[7]
out_feedback_out_27[8] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[8]
out_feedback_out_27[9] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[9]
out_feedback_out_27[10] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[10]
out_feedback_out_27[11] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[11]
out_feedback_out_27[12] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[12]
out_feedback_out_27[13] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[13]
out_feedback_out_27[14] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[14]
out_feedback_out_27[15] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_out[15]
out_feedback_valid_out_27[0] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.stall_out
clock => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.clock
resetn => acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_data_NO_SHIFT_REG[8].CLK
clock => r_data_NO_SHIFT_REG[9].CLK
clock => r_data_NO_SHIFT_REG[10].CLK
clock => r_data_NO_SHIFT_REG[11].CLK
clock => r_data_NO_SHIFT_REG[12].CLK
clock => r_data_NO_SHIFT_REG[13].CLK
clock => r_data_NO_SHIFT_REG[14].CLK
clock => r_data_NO_SHIFT_REG[15].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize
in_data_in[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_in[10]
in_dir[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.dir
in_predicate[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.data_out[10]
out_valid_out[0] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.valid_out
in_feedback_in_27[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[0]
in_feedback_in_27[1] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[1]
in_feedback_in_27[2] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[2]
in_feedback_in_27[3] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[3]
in_feedback_in_27[4] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[4]
in_feedback_in_27[5] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[5]
in_feedback_in_27[6] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[6]
in_feedback_in_27[7] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[7]
in_feedback_in_27[8] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[8]
in_feedback_in_27[9] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[9]
in_feedback_in_27[10] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[10]
in_feedback_in_27[11] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[11]
in_feedback_in_27[12] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[12]
in_feedback_in_27[13] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[13]
in_feedback_in_27[14] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[14]
in_feedback_in_27[15] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_in[15]
in_feedback_valid_in_27[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_valid_in
out_feedback_stall_out_27[0] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.stall_out
clock => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.clock
resetn => acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize|acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.valid_out
in_feedback_in_4[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[0]
in_feedback_in_4[1] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[1]
in_feedback_in_4[2] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[2]
in_feedback_in_4[3] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[3]
in_feedback_in_4[4] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[4]
in_feedback_in_4[5] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[5]
in_feedback_in_4[6] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[6]
in_feedback_in_4[7] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_in[7]
in_feedback_valid_in_4[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_valid_in
out_feedback_stall_out_4[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.clock
resetn => acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize|acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149
clock => garbage_count[0].CLK
clock => garbage_count[1].CLK
clock => garbage_count[2].CLK
clock => garbage_count[3].CLK
clock => garbage_count[4].CLK
clock => garbage_count[5].CLK
clock => garbage_count[6].CLK
clock => garbage_count[7].CLK
clock => garbage_count[8].CLK
clock => garbage_count[9].CLK
clock => pop_garbage_r.CLK
resetn => garbage_count[0].ACLR
resetn => garbage_count[1].PRESET
resetn => garbage_count[2].PRESET
resetn => garbage_count[3].ACLR
resetn => garbage_count[4].PRESET
resetn => garbage_count[5].ACLR
resetn => garbage_count[6].PRESET
resetn => garbage_count[7].PRESET
resetn => garbage_count[8].ACLR
resetn => garbage_count[9].PRESET
resetn => pop_garbage_r.ACLR
dir => data_downstream.IN0
dir => stall_out.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
predicate => always1.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
stall_in => always1.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => valid_out.IN1
feedback_valid_in => stall_out.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist153_i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_3_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist13_i_mul75_3_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist117_i_mul75_3_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_3_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist77_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist5_i_mul75_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_p914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_p914:auto_generated.address_a[0]
address_a[1] => altera_syncram_p914:auto_generated.address_a[1]
address_b[0] => altera_syncram_p914:auto_generated.address_b[0]
address_b[1] => altera_syncram_p914:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_p914:auto_generated.clock0
clock1 => altera_syncram_p914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_p914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_p914:auto_generated.data_a[0]
data_a[1] => altera_syncram_p914:auto_generated.data_a[1]
data_a[2] => altera_syncram_p914:auto_generated.data_a[2]
data_a[3] => altera_syncram_p914:auto_generated.data_a[3]
data_a[4] => altera_syncram_p914:auto_generated.data_a[4]
data_a[5] => altera_syncram_p914:auto_generated.data_a[5]
data_a[6] => altera_syncram_p914:auto_generated.data_a[6]
data_a[7] => altera_syncram_p914:auto_generated.data_a[7]
data_a[8] => altera_syncram_p914:auto_generated.data_a[8]
data_a[9] => altera_syncram_p914:auto_generated.data_a[9]
data_a[10] => altera_syncram_p914:auto_generated.data_a[10]
data_a[11] => altera_syncram_p914:auto_generated.data_a[11]
data_a[12] => altera_syncram_p914:auto_generated.data_a[12]
data_a[13] => altera_syncram_p914:auto_generated.data_a[13]
data_a[14] => altera_syncram_p914:auto_generated.data_a[14]
data_a[15] => altera_syncram_p914:auto_generated.data_a[15]
data_a[16] => altera_syncram_p914:auto_generated.data_a[16]
data_a[17] => altera_syncram_p914:auto_generated.data_a[17]
data_a[18] => altera_syncram_p914:auto_generated.data_a[18]
data_a[19] => altera_syncram_p914:auto_generated.data_a[19]
data_a[20] => altera_syncram_p914:auto_generated.data_a[20]
data_a[21] => altera_syncram_p914:auto_generated.data_a[21]
data_a[22] => altera_syncram_p914:auto_generated.data_a[22]
data_a[23] => altera_syncram_p914:auto_generated.data_a[23]
data_a[24] => altera_syncram_p914:auto_generated.data_a[24]
data_a[25] => altera_syncram_p914:auto_generated.data_a[25]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_b[0] <= altera_syncram_p914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_p914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_p914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_p914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_p914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_p914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_p914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_p914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_p914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_p914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_p914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_p914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_p914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_p914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_p914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_p914:auto_generated.q_b[15]
q_b[16] <= altera_syncram_p914:auto_generated.q_b[16]
q_b[17] <= altera_syncram_p914:auto_generated.q_b[17]
q_b[18] <= altera_syncram_p914:auto_generated.q_b[18]
q_b[19] <= altera_syncram_p914:auto_generated.q_b[19]
q_b[20] <= altera_syncram_p914:auto_generated.q_b[20]
q_b[21] <= altera_syncram_p914:auto_generated.q_b[21]
q_b[22] <= altera_syncram_p914:auto_generated.q_b[22]
q_b[23] <= altera_syncram_p914:auto_generated.q_b[23]
q_b[24] <= altera_syncram_p914:auto_generated.q_b[24]
q_b[25] <= altera_syncram_p914:auto_generated.q_b[25]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_p914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated
aclr1 => altsyncram_qmb4:altsyncram1.aclr1
address_a[0] => altsyncram_qmb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_qmb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_qmb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_qmb4:altsyncram1.address_b[1]
clock0 => altsyncram_qmb4:altsyncram1.clock0
clock1 => altsyncram_qmb4:altsyncram1.clock1
clocken1 => altsyncram_qmb4:altsyncram1.clocken1
data_a[0] => altsyncram_qmb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_qmb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_qmb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_qmb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_qmb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_qmb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_qmb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_qmb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_qmb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_qmb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_qmb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_qmb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_qmb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_qmb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_qmb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_qmb4:altsyncram1.data_a[15]
data_a[16] => altsyncram_qmb4:altsyncram1.data_a[16]
data_a[17] => altsyncram_qmb4:altsyncram1.data_a[17]
data_a[18] => altsyncram_qmb4:altsyncram1.data_a[18]
data_a[19] => altsyncram_qmb4:altsyncram1.data_a[19]
data_a[20] => altsyncram_qmb4:altsyncram1.data_a[20]
data_a[21] => altsyncram_qmb4:altsyncram1.data_a[21]
data_a[22] => altsyncram_qmb4:altsyncram1.data_a[22]
data_a[23] => altsyncram_qmb4:altsyncram1.data_a[23]
data_a[24] => altsyncram_qmb4:altsyncram1.data_a[24]
data_a[25] => altsyncram_qmb4:altsyncram1.data_a[25]
q_b[0] <= altsyncram_qmb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_qmb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_qmb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_qmb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_qmb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_qmb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_qmb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_qmb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_qmb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_qmb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_qmb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_qmb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_qmb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_qmb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_qmb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_qmb4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_qmb4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_qmb4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_qmb4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_qmb4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_qmb4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_qmb4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_qmb4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_qmb4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_qmb4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_qmb4:altsyncram1.q_b[25]
wren_a => altsyncram_qmb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1
aclr1 => dataout_reg[25].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[25].CLK
clock1 => dataout_reg[24].CLK
clock1 => dataout_reg[23].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[25].ENA
clocken1 => dataout_reg[24].ENA
clocken1 => dataout_reg[23].ENA
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist149_i_acl_pop_i8_buf_729_0_3_1_pop11_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist136_i_and84_3_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_3_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist9_i_mul87_3_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist113_i_mul87_3_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_3_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist17_i_mul87_3_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist41_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist49_i_mul87_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist1_i_mul87_3_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist105_i_mul87_3_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_inputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_r614:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_r614:auto_generated.address_a[0]
address_a[1] => altera_syncram_r614:auto_generated.address_a[1]
address_b[0] => altera_syncram_r614:auto_generated.address_b[0]
address_b[1] => altera_syncram_r614:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_r614:auto_generated.clock0
clock1 => altera_syncram_r614:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_r614:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_r614:auto_generated.data_a[0]
data_a[1] => altera_syncram_r614:auto_generated.data_a[1]
data_a[2] => altera_syncram_r614:auto_generated.data_a[2]
data_a[3] => altera_syncram_r614:auto_generated.data_a[3]
data_a[4] => altera_syncram_r614:auto_generated.data_a[4]
data_a[5] => altera_syncram_r614:auto_generated.data_a[5]
data_a[6] => altera_syncram_r614:auto_generated.data_a[6]
data_a[7] => altera_syncram_r614:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_r614:auto_generated.q_b[0]
q_b[1] <= altera_syncram_r614:auto_generated.q_b[1]
q_b[2] <= altera_syncram_r614:auto_generated.q_b[2]
q_b[3] <= altera_syncram_r614:auto_generated.q_b[3]
q_b[4] <= altera_syncram_r614:auto_generated.q_b[4]
q_b[5] <= altera_syncram_r614:auto_generated.q_b[5]
q_b[6] <= altera_syncram_r614:auto_generated.q_b[6]
q_b[7] <= altera_syncram_r614:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_r614:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated
aclr1 => altsyncram_sjb4:altsyncram1.aclr1
address_a[0] => altsyncram_sjb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sjb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_sjb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_sjb4:altsyncram1.address_b[1]
clock0 => altsyncram_sjb4:altsyncram1.clock0
clock1 => altsyncram_sjb4:altsyncram1.clock1
clocken1 => altsyncram_sjb4:altsyncram1.clocken1
data_a[0] => altsyncram_sjb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_sjb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_sjb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_sjb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_sjb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_sjb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_sjb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_sjb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_sjb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_sjb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_sjb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_sjb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_sjb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_sjb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_sjb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_sjb4:altsyncram1.q_b[7]
wren_a => altsyncram_sjb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist166_sync_in_aunroll_x_in_c0_eni7_2_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.valid_out
in_feedback_stall_in_15[0] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_stall_in
out_feedback_out_15[0] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[0]
out_feedback_out_15[1] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[1]
out_feedback_out_15[2] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[2]
out_feedback_out_15[3] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[3]
out_feedback_out_15[4] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[4]
out_feedback_out_15[5] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[5]
out_feedback_out_15[6] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[6]
out_feedback_out_15[7] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_out[7]
out_feedback_valid_out_15[0] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.stall_out
clock => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.clock
resetn => acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize|acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize|acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.valid_out
in_feedback_in_15[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[0]
in_feedback_in_15[1] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[1]
in_feedback_in_15[2] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[2]
in_feedback_in_15[3] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[3]
in_feedback_in_15[4] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[4]
in_feedback_in_15[5] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[5]
in_feedback_in_15[6] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[6]
in_feedback_in_15[7] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_in[7]
in_feedback_valid_in_15[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_valid_in
out_feedback_stall_out_15[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.clock
resetn => acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize|acl_pop:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize179
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist132_i_conv15_i43_resize_vt_join_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist183_bgTrunc_i_add95_3_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist175_bgTrunc_i_sub99_3_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_t914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_t914:auto_generated.address_a[0]
address_a[1] => altera_syncram_t914:auto_generated.address_a[1]
address_a[2] => altera_syncram_t914:auto_generated.address_a[2]
address_b[0] => altera_syncram_t914:auto_generated.address_b[0]
address_b[1] => altera_syncram_t914:auto_generated.address_b[1]
address_b[2] => altera_syncram_t914:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_t914:auto_generated.clock0
clock1 => altera_syncram_t914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_t914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_t914:auto_generated.data_a[0]
data_a[1] => altera_syncram_t914:auto_generated.data_a[1]
data_a[2] => altera_syncram_t914:auto_generated.data_a[2]
data_a[3] => altera_syncram_t914:auto_generated.data_a[3]
data_a[4] => altera_syncram_t914:auto_generated.data_a[4]
data_a[5] => altera_syncram_t914:auto_generated.data_a[5]
data_a[6] => altera_syncram_t914:auto_generated.data_a[6]
data_a[7] => altera_syncram_t914:auto_generated.data_a[7]
data_a[8] => altera_syncram_t914:auto_generated.data_a[8]
data_a[9] => altera_syncram_t914:auto_generated.data_a[9]
data_a[10] => altera_syncram_t914:auto_generated.data_a[10]
data_a[11] => altera_syncram_t914:auto_generated.data_a[11]
data_a[12] => altera_syncram_t914:auto_generated.data_a[12]
data_a[13] => altera_syncram_t914:auto_generated.data_a[13]
data_a[14] => altera_syncram_t914:auto_generated.data_a[14]
data_a[15] => altera_syncram_t914:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altera_syncram_t914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_t914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_t914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_t914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_t914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_t914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_t914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_t914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_t914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_t914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_t914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_t914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_t914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_t914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_t914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_t914:auto_generated.q_b[15]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_t914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated
aclr1 => altsyncram_umb4:altsyncram1.aclr1
address_a[0] => altsyncram_umb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_umb4:altsyncram1.address_a[1]
address_a[2] => altsyncram_umb4:altsyncram1.address_a[2]
address_b[0] => altsyncram_umb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_umb4:altsyncram1.address_b[1]
address_b[2] => altsyncram_umb4:altsyncram1.address_b[2]
clock0 => altsyncram_umb4:altsyncram1.clock0
clock1 => altsyncram_umb4:altsyncram1.clock1
clocken1 => altsyncram_umb4:altsyncram1.clocken1
data_a[0] => altsyncram_umb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_umb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_umb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_umb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_umb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_umb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_umb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_umb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_umb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_umb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_umb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_umb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_umb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_umb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_umb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_umb4:altsyncram1.data_a[15]
q_b[0] <= altsyncram_umb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_umb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_umb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_umb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_umb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_umb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_umb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_umb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_umb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_umb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_umb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_umb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_umb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_umb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_umb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_umb4:altsyncram1.q_b[15]
wren_a => altsyncram_umb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1
aclr1 => dataout_reg[15].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_3_resize_im3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_3_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist173_i_conv12_resize_sel_x_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.valid_out
in_feedback_stall_in_12[0] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_stall_in
out_feedback_out_12[0] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[0]
out_feedback_out_12[1] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[1]
out_feedback_out_12[2] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[2]
out_feedback_out_12[3] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[3]
out_feedback_out_12[4] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[4]
out_feedback_out_12[5] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[5]
out_feedback_out_12[6] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[6]
out_feedback_out_12[7] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_out[7]
out_feedback_valid_out_12[0] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.stall_out
clock => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.clock
resetn => acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize|acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize|acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.valid_out
in_feedback_in_12[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[0]
in_feedback_in_12[1] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[1]
in_feedback_in_12[2] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[2]
in_feedback_in_12[3] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[3]
in_feedback_in_12[4] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[4]
in_feedback_in_12[5] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[5]
in_feedback_in_12[6] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[6]
in_feedback_in_12[7] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_in[7]
in_feedback_valid_in_12[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_valid_in
out_feedback_stall_out_12[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.clock
resetn => acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize|acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist162_i_acl_747_resize_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize
in_data_in[0] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.valid_out
in_feedback_stall_in_5[0] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_stall_in
out_feedback_out_5[0] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[0]
out_feedback_out_5[1] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[1]
out_feedback_out_5[2] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[2]
out_feedback_out_5[3] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[3]
out_feedback_out_5[4] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[4]
out_feedback_out_5[5] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[5]
out_feedback_out_5[6] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[6]
out_feedback_out_5[7] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_out[7]
out_feedback_valid_out_5[0] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.stall_out
clock => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.clock
resetn => acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_q6d1:auto_generated.data[0]
data[1] => scfifo_q6d1:auto_generated.data[1]
data[2] => scfifo_q6d1:auto_generated.data[2]
data[3] => scfifo_q6d1:auto_generated.data[3]
data[4] => scfifo_q6d1:auto_generated.data[4]
data[5] => scfifo_q6d1:auto_generated.data[5]
data[6] => scfifo_q6d1:auto_generated.data[6]
data[7] => scfifo_q6d1:auto_generated.data[7]
q[0] <= scfifo_q6d1:auto_generated.q[0]
q[1] <= scfifo_q6d1:auto_generated.q[1]
q[2] <= scfifo_q6d1:auto_generated.q[2]
q[3] <= scfifo_q6d1:auto_generated.q[3]
q[4] <= scfifo_q6d1:auto_generated.q[4]
q[5] <= scfifo_q6d1:auto_generated.q[5]
q[6] <= scfifo_q6d1:auto_generated.q[6]
q[7] <= scfifo_q6d1:auto_generated.q[7]
wrreq => scfifo_q6d1:auto_generated.wrreq
rdreq => scfifo_q6d1:auto_generated.rdreq
clock => scfifo_q6d1:auto_generated.clock
aclr => scfifo_q6d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q6d1:auto_generated.empty
full <= scfifo_q6d1:auto_generated.full
almost_full <= scfifo_q6d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_q6d1:auto_generated.usedw[0]
usedw[1] <= scfifo_q6d1:auto_generated.usedw[1]
usedw[2] <= scfifo_q6d1:auto_generated.usedw[2]
usedw[3] <= scfifo_q6d1:auto_generated.usedw[3]
usedw[4] <= scfifo_q6d1:auto_generated.usedw[4]
usedw[5] <= scfifo_q6d1:auto_generated.usedw[5]
usedw[6] <= scfifo_q6d1:auto_generated.usedw[6]
usedw[7] <= scfifo_q6d1:auto_generated.usedw[7]
usedw[8] <= scfifo_q6d1:auto_generated.usedw[8]
usedw[9] <= scfifo_q6d1:auto_generated.usedw[9]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated
aclr => a_dpfifo_k9a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_k9a1:dpfifo.clock
data[0] => a_dpfifo_k9a1:dpfifo.data[0]
data[1] => a_dpfifo_k9a1:dpfifo.data[1]
data[2] => a_dpfifo_k9a1:dpfifo.data[2]
data[3] => a_dpfifo_k9a1:dpfifo.data[3]
data[4] => a_dpfifo_k9a1:dpfifo.data[4]
data[5] => a_dpfifo_k9a1:dpfifo.data[5]
data[6] => a_dpfifo_k9a1:dpfifo.data[6]
data[7] => a_dpfifo_k9a1:dpfifo.data[7]
empty <= a_dpfifo_k9a1:dpfifo.empty
full <= a_dpfifo_k9a1:dpfifo.full
q[0] <= a_dpfifo_k9a1:dpfifo.q[0]
q[1] <= a_dpfifo_k9a1:dpfifo.q[1]
q[2] <= a_dpfifo_k9a1:dpfifo.q[2]
q[3] <= a_dpfifo_k9a1:dpfifo.q[3]
q[4] <= a_dpfifo_k9a1:dpfifo.q[4]
q[5] <= a_dpfifo_k9a1:dpfifo.q[5]
q[6] <= a_dpfifo_k9a1:dpfifo.q[6]
q[7] <= a_dpfifo_k9a1:dpfifo.q[7]
rdreq => a_dpfifo_k9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_k9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_k9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_k9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_k9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_k9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_k9a1:dpfifo.usedw[9]
wrreq => a_dpfifo_k9a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[9].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_mgb:rd_ptr_msb.aclr
aclr => cntr_ai7:usedw_counter.aclr
aclr => cntr_uhb:wr_ptr.aclr
clock => altsyncram_tmn1:FIFOram.clock0
clock => altsyncram_tmn1:FIFOram.clock1
clock => cntr_mgb:rd_ptr_msb.clock
clock => cntr_ai7:usedw_counter.clock
clock => cntr_uhb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tmn1:FIFOram.data_a[0]
data[1] => altsyncram_tmn1:FIFOram.data_a[1]
data[2] => altsyncram_tmn1:FIFOram.data_a[2]
data[3] => altsyncram_tmn1:FIFOram.data_a[3]
data[4] => altsyncram_tmn1:FIFOram.data_a[4]
data[5] => altsyncram_tmn1:FIFOram.data_a[5]
data[6] => altsyncram_tmn1:FIFOram.data_a[6]
data[7] => altsyncram_tmn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tmn1:FIFOram.q_b[0]
q[1] <= altsyncram_tmn1:FIFOram.q_b[1]
q[2] <= altsyncram_tmn1:FIFOram.q_b[2]
q[3] <= altsyncram_tmn1:FIFOram.q_b[3]
q[4] <= altsyncram_tmn1:FIFOram.q_b[4]
q[5] <= altsyncram_tmn1:FIFOram.q_b[5]
q[6] <= altsyncram_tmn1:FIFOram.q_b[6]
q[7] <= altsyncram_tmn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_mgb:rd_ptr_msb.sclr
sclr => cntr_ai7:usedw_counter.sclr
sclr => cntr_uhb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ai7:usedw_counter.q[0]
usedw[1] <= cntr_ai7:usedw_counter.q[1]
usedw[2] <= cntr_ai7:usedw_counter.q[2]
usedw[3] <= cntr_ai7:usedw_counter.q[3]
usedw[4] <= cntr_ai7:usedw_counter.q[4]
usedw[5] <= cntr_ai7:usedw_counter.q[5]
usedw[6] <= cntr_ai7:usedw_counter.q[6]
usedw[7] <= cntr_ai7:usedw_counter.q[7]
usedw[8] <= cntr_ai7:usedw_counter.q[8]
usedw[9] <= cntr_ai7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_gm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_gm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_ai7:usedw_counter
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_uhb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.valid_out
in_feedback_in_5[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[0]
in_feedback_in_5[1] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[1]
in_feedback_in_5[2] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[2]
in_feedback_in_5[3] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[3]
in_feedback_in_5[4] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[4]
in_feedback_in_5[5] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[5]
in_feedback_in_5[6] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[6]
in_feedback_in_5[7] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_in[7]
in_feedback_valid_in_5[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_valid_in
out_feedback_stall_out_5[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.clock
resetn => acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize|acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143
clock => garbage_count[0].CLK
clock => garbage_count[1].CLK
clock => garbage_count[2].CLK
clock => garbage_count[3].CLK
clock => garbage_count[4].CLK
clock => garbage_count[5].CLK
clock => garbage_count[6].CLK
clock => garbage_count[7].CLK
clock => garbage_count[8].CLK
clock => garbage_count[9].CLK
clock => pop_garbage_r.CLK
resetn => garbage_count[0].ACLR
resetn => garbage_count[1].PRESET
resetn => garbage_count[2].PRESET
resetn => garbage_count[3].ACLR
resetn => garbage_count[4].PRESET
resetn => garbage_count[5].ACLR
resetn => garbage_count[6].PRESET
resetn => garbage_count[7].PRESET
resetn => garbage_count[8].ACLR
resetn => garbage_count[9].PRESET
resetn => pop_garbage_r.ACLR
dir => data_downstream.IN0
dir => stall_out.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
predicate => always1.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
stall_in => always1.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => valid_out.IN1
feedback_valid_in => stall_out.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist154_i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist142_i_and72_2_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_2_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist14_i_mul75_2_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist118_i_mul75_2_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_2_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist22_i_mul75_2_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist86_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist94_i_mul75_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist6_i_mul75_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist150_i_acl_pop_i8_buf_729_0_2_1_pop12_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist137_i_and84_2_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_2_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist10_i_mul87_2_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist114_i_mul87_2_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_2_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist18_i_mul87_2_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist50_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist58_i_mul87_2_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist2_i_mul87_2_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist106_i_mul87_2_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_inputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_r614:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_r614:auto_generated.address_a[0]
address_a[1] => altera_syncram_r614:auto_generated.address_a[1]
address_b[0] => altera_syncram_r614:auto_generated.address_b[0]
address_b[1] => altera_syncram_r614:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_r614:auto_generated.clock0
clock1 => altera_syncram_r614:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_r614:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_r614:auto_generated.data_a[0]
data_a[1] => altera_syncram_r614:auto_generated.data_a[1]
data_a[2] => altera_syncram_r614:auto_generated.data_a[2]
data_a[3] => altera_syncram_r614:auto_generated.data_a[3]
data_a[4] => altera_syncram_r614:auto_generated.data_a[4]
data_a[5] => altera_syncram_r614:auto_generated.data_a[5]
data_a[6] => altera_syncram_r614:auto_generated.data_a[6]
data_a[7] => altera_syncram_r614:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_r614:auto_generated.q_b[0]
q_b[1] <= altera_syncram_r614:auto_generated.q_b[1]
q_b[2] <= altera_syncram_r614:auto_generated.q_b[2]
q_b[3] <= altera_syncram_r614:auto_generated.q_b[3]
q_b[4] <= altera_syncram_r614:auto_generated.q_b[4]
q_b[5] <= altera_syncram_r614:auto_generated.q_b[5]
q_b[6] <= altera_syncram_r614:auto_generated.q_b[6]
q_b[7] <= altera_syncram_r614:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_r614:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated
aclr1 => altsyncram_sjb4:altsyncram1.aclr1
address_a[0] => altsyncram_sjb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sjb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_sjb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_sjb4:altsyncram1.address_b[1]
clock0 => altsyncram_sjb4:altsyncram1.clock0
clock1 => altsyncram_sjb4:altsyncram1.clock1
clocken1 => altsyncram_sjb4:altsyncram1.clocken1
data_a[0] => altsyncram_sjb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_sjb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_sjb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_sjb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_sjb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_sjb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_sjb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_sjb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_sjb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_sjb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_sjb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_sjb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_sjb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_sjb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_sjb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_sjb4:altsyncram1.q_b[7]
wren_a => altsyncram_sjb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.valid_out
in_feedback_stall_in_16[0] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_stall_in
out_feedback_out_16[0] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[0]
out_feedback_out_16[1] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[1]
out_feedback_out_16[2] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[2]
out_feedback_out_16[3] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[3]
out_feedback_out_16[4] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[4]
out_feedback_out_16[5] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[5]
out_feedback_out_16[6] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[6]
out_feedback_out_16[7] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_out[7]
out_feedback_valid_out_16[0] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.stall_out
clock => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.clock
resetn => acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize|acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize|acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.valid_out
in_feedback_in_16[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[0]
in_feedback_in_16[1] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[1]
in_feedback_in_16[2] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[2]
in_feedback_in_16[3] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[3]
in_feedback_in_16[4] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[4]
in_feedback_in_16[5] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[5]
in_feedback_in_16[6] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[6]
in_feedback_in_16[7] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_in[7]
in_feedback_valid_in_16[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_valid_in
out_feedback_stall_out_16[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.clock
resetn => acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize|acl_pop:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize175
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist133_i_conv10_i42_resize_vt_join_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist184_bgTrunc_i_add95_2_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist176_bgTrunc_i_sub99_2_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_2_resize_im3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_2_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist29_i_mul106_2_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist172_i_conv6_resize_sel_x_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.valid_out
in_feedback_stall_in_13[0] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_stall_in
out_feedback_out_13[0] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[0]
out_feedback_out_13[1] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[1]
out_feedback_out_13[2] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[2]
out_feedback_out_13[3] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[3]
out_feedback_out_13[4] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[4]
out_feedback_out_13[5] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[5]
out_feedback_out_13[6] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[6]
out_feedback_out_13[7] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_out[7]
out_feedback_valid_out_13[0] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.stall_out
clock => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.clock
resetn => acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.valid_out
in_feedback_in_13[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[0]
in_feedback_in_13[1] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[1]
in_feedback_in_13[2] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[2]
in_feedback_in_13[3] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[3]
in_feedback_in_13[4] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[4]
in_feedback_in_13[5] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[5]
in_feedback_in_13[6] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[6]
in_feedback_in_13[7] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_in[7]
in_feedback_valid_in_13[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_valid_in
out_feedback_stall_out_13[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.clock
resetn => acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize|acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist161_i_acl_748_resize_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist151_i_acl_pop_i8_buf_729_0_1_1_pop13_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize
in_data_in[0] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.valid_out
in_feedback_stall_in_6[0] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_stall_in
out_feedback_out_6[0] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[0]
out_feedback_out_6[1] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[1]
out_feedback_out_6[2] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[2]
out_feedback_out_6[3] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[3]
out_feedback_out_6[4] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[4]
out_feedback_out_6[5] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[5]
out_feedback_out_6[6] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[6]
out_feedback_out_6[7] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_out[7]
out_feedback_valid_out_6[0] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.stall_out
clock => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.clock
resetn => acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_p6d1:auto_generated.data[0]
data[1] => scfifo_p6d1:auto_generated.data[1]
data[2] => scfifo_p6d1:auto_generated.data[2]
data[3] => scfifo_p6d1:auto_generated.data[3]
data[4] => scfifo_p6d1:auto_generated.data[4]
data[5] => scfifo_p6d1:auto_generated.data[5]
data[6] => scfifo_p6d1:auto_generated.data[6]
data[7] => scfifo_p6d1:auto_generated.data[7]
q[0] <= scfifo_p6d1:auto_generated.q[0]
q[1] <= scfifo_p6d1:auto_generated.q[1]
q[2] <= scfifo_p6d1:auto_generated.q[2]
q[3] <= scfifo_p6d1:auto_generated.q[3]
q[4] <= scfifo_p6d1:auto_generated.q[4]
q[5] <= scfifo_p6d1:auto_generated.q[5]
q[6] <= scfifo_p6d1:auto_generated.q[6]
q[7] <= scfifo_p6d1:auto_generated.q[7]
wrreq => scfifo_p6d1:auto_generated.wrreq
rdreq => scfifo_p6d1:auto_generated.rdreq
clock => scfifo_p6d1:auto_generated.clock
aclr => scfifo_p6d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_p6d1:auto_generated.empty
full <= scfifo_p6d1:auto_generated.full
almost_full <= scfifo_p6d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_p6d1:auto_generated.usedw[0]
usedw[1] <= scfifo_p6d1:auto_generated.usedw[1]
usedw[2] <= scfifo_p6d1:auto_generated.usedw[2]
usedw[3] <= scfifo_p6d1:auto_generated.usedw[3]
usedw[4] <= scfifo_p6d1:auto_generated.usedw[4]
usedw[5] <= scfifo_p6d1:auto_generated.usedw[5]
usedw[6] <= scfifo_p6d1:auto_generated.usedw[6]
usedw[7] <= scfifo_p6d1:auto_generated.usedw[7]
usedw[8] <= scfifo_p6d1:auto_generated.usedw[8]
usedw[9] <= scfifo_p6d1:auto_generated.usedw[9]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated
aclr => a_dpfifo_j9a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_j9a1:dpfifo.clock
data[0] => a_dpfifo_j9a1:dpfifo.data[0]
data[1] => a_dpfifo_j9a1:dpfifo.data[1]
data[2] => a_dpfifo_j9a1:dpfifo.data[2]
data[3] => a_dpfifo_j9a1:dpfifo.data[3]
data[4] => a_dpfifo_j9a1:dpfifo.data[4]
data[5] => a_dpfifo_j9a1:dpfifo.data[5]
data[6] => a_dpfifo_j9a1:dpfifo.data[6]
data[7] => a_dpfifo_j9a1:dpfifo.data[7]
empty <= a_dpfifo_j9a1:dpfifo.empty
full <= a_dpfifo_j9a1:dpfifo.full
q[0] <= a_dpfifo_j9a1:dpfifo.q[0]
q[1] <= a_dpfifo_j9a1:dpfifo.q[1]
q[2] <= a_dpfifo_j9a1:dpfifo.q[2]
q[3] <= a_dpfifo_j9a1:dpfifo.q[3]
q[4] <= a_dpfifo_j9a1:dpfifo.q[4]
q[5] <= a_dpfifo_j9a1:dpfifo.q[5]
q[6] <= a_dpfifo_j9a1:dpfifo.q[6]
q[7] <= a_dpfifo_j9a1:dpfifo.q[7]
rdreq => a_dpfifo_j9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_j9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_j9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_j9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_j9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_j9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_j9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_j9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_j9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_j9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_j9a1:dpfifo.usedw[9]
wrreq => a_dpfifo_j9a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[9].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_mgb:rd_ptr_msb.aclr
aclr => cntr_ai7:usedw_counter.aclr
aclr => cntr_uhb:wr_ptr.aclr
clock => altsyncram_tmn1:FIFOram.clock0
clock => altsyncram_tmn1:FIFOram.clock1
clock => cntr_mgb:rd_ptr_msb.clock
clock => cntr_ai7:usedw_counter.clock
clock => cntr_uhb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tmn1:FIFOram.data_a[0]
data[1] => altsyncram_tmn1:FIFOram.data_a[1]
data[2] => altsyncram_tmn1:FIFOram.data_a[2]
data[3] => altsyncram_tmn1:FIFOram.data_a[3]
data[4] => altsyncram_tmn1:FIFOram.data_a[4]
data[5] => altsyncram_tmn1:FIFOram.data_a[5]
data[6] => altsyncram_tmn1:FIFOram.data_a[6]
data[7] => altsyncram_tmn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tmn1:FIFOram.q_b[0]
q[1] <= altsyncram_tmn1:FIFOram.q_b[1]
q[2] <= altsyncram_tmn1:FIFOram.q_b[2]
q[3] <= altsyncram_tmn1:FIFOram.q_b[3]
q[4] <= altsyncram_tmn1:FIFOram.q_b[4]
q[5] <= altsyncram_tmn1:FIFOram.q_b[5]
q[6] <= altsyncram_tmn1:FIFOram.q_b[6]
q[7] <= altsyncram_tmn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_mgb:rd_ptr_msb.sclr
sclr => cntr_ai7:usedw_counter.sclr
sclr => cntr_uhb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ai7:usedw_counter.q[0]
usedw[1] <= cntr_ai7:usedw_counter.q[1]
usedw[2] <= cntr_ai7:usedw_counter.q[2]
usedw[3] <= cntr_ai7:usedw_counter.q[3]
usedw[4] <= cntr_ai7:usedw_counter.q[4]
usedw[5] <= cntr_ai7:usedw_counter.q[5]
usedw[6] <= cntr_ai7:usedw_counter.q[6]
usedw[7] <= cntr_ai7:usedw_counter.q[7]
usedw[8] <= cntr_ai7:usedw_counter.q[8]
usedw[9] <= cntr_ai7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cmpr_gm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cmpr_gm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_mgb:rd_ptr_msb
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_ai7:usedw_counter
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.valid_out
in_feedback_in_6[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[0]
in_feedback_in_6[1] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[1]
in_feedback_in_6[2] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[2]
in_feedback_in_6[3] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[3]
in_feedback_in_6[4] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[4]
in_feedback_in_6[5] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[5]
in_feedback_in_6[6] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[6]
in_feedback_in_6[7] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_in[7]
in_feedback_valid_in_6[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_valid_in
out_feedback_stall_out_6[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.clock
resetn => acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize|acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137
clock => garbage_count[0].CLK
clock => garbage_count[1].CLK
clock => garbage_count[2].CLK
clock => garbage_count[3].CLK
clock => garbage_count[4].CLK
clock => garbage_count[5].CLK
clock => garbage_count[6].CLK
clock => garbage_count[7].CLK
clock => garbage_count[8].CLK
clock => garbage_count[9].CLK
clock => pop_garbage_r.CLK
resetn => garbage_count[0].ACLR
resetn => garbage_count[1].PRESET
resetn => garbage_count[2].PRESET
resetn => garbage_count[3].ACLR
resetn => garbage_count[4].PRESET
resetn => garbage_count[5].ACLR
resetn => garbage_count[6].PRESET
resetn => garbage_count[7].PRESET
resetn => garbage_count[8].ACLR
resetn => garbage_count[9].PRESET
resetn => pop_garbage_r.ACLR
dir => data_downstream.IN0
dir => stall_out.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
predicate => always1.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
stall_in => always1.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => valid_out.IN1
feedback_valid_in => stall_out.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist155_i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist143_i_and72_1_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_1_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist15_i_mul75_1_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist119_i_mul75_1_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_1_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist23_i_mul75_1_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist95_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist103_i_mul75_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist7_i_mul75_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist138_i_and84_1_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_1_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist11_i_mul87_1_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist115_i_mul87_1_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_1_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist19_i_mul87_1_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist59_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist67_i_mul87_1_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist3_i_mul87_1_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist107_i_mul87_1_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_inputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_r614:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_r614:auto_generated.address_a[0]
address_a[1] => altera_syncram_r614:auto_generated.address_a[1]
address_b[0] => altera_syncram_r614:auto_generated.address_b[0]
address_b[1] => altera_syncram_r614:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_r614:auto_generated.clock0
clock1 => altera_syncram_r614:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_r614:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_r614:auto_generated.data_a[0]
data_a[1] => altera_syncram_r614:auto_generated.data_a[1]
data_a[2] => altera_syncram_r614:auto_generated.data_a[2]
data_a[3] => altera_syncram_r614:auto_generated.data_a[3]
data_a[4] => altera_syncram_r614:auto_generated.data_a[4]
data_a[5] => altera_syncram_r614:auto_generated.data_a[5]
data_a[6] => altera_syncram_r614:auto_generated.data_a[6]
data_a[7] => altera_syncram_r614:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_r614:auto_generated.q_b[0]
q_b[1] <= altera_syncram_r614:auto_generated.q_b[1]
q_b[2] <= altera_syncram_r614:auto_generated.q_b[2]
q_b[3] <= altera_syncram_r614:auto_generated.q_b[3]
q_b[4] <= altera_syncram_r614:auto_generated.q_b[4]
q_b[5] <= altera_syncram_r614:auto_generated.q_b[5]
q_b[6] <= altera_syncram_r614:auto_generated.q_b[6]
q_b[7] <= altera_syncram_r614:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_r614:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated
aclr1 => altsyncram_sjb4:altsyncram1.aclr1
address_a[0] => altsyncram_sjb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sjb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_sjb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_sjb4:altsyncram1.address_b[1]
clock0 => altsyncram_sjb4:altsyncram1.clock0
clock1 => altsyncram_sjb4:altsyncram1.clock1
clocken1 => altsyncram_sjb4:altsyncram1.clocken1
data_a[0] => altsyncram_sjb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_sjb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_sjb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_sjb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_sjb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_sjb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_sjb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_sjb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_sjb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_sjb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_sjb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_sjb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_sjb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_sjb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_sjb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_sjb4:altsyncram1.q_b[7]
wren_a => altsyncram_sjb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.valid_out
in_feedback_stall_in_17[0] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_stall_in
out_feedback_out_17[0] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[0]
out_feedback_out_17[1] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[1]
out_feedback_out_17[2] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[2]
out_feedback_out_17[3] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[3]
out_feedback_out_17[4] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[4]
out_feedback_out_17[5] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[5]
out_feedback_out_17[6] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[6]
out_feedback_out_17[7] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_out[7]
out_feedback_valid_out_17[0] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.stall_out
clock => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.clock
resetn => acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize|acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize|acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.valid_out
in_feedback_in_17[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[0]
in_feedback_in_17[1] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[1]
in_feedback_in_17[2] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[2]
in_feedback_in_17[3] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[3]
in_feedback_in_17[4] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[4]
in_feedback_in_17[5] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[5]
in_feedback_in_17[6] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[6]
in_feedback_in_17[7] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_in[7]
in_feedback_valid_in_17[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_valid_in
out_feedback_stall_out_17[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.clock
resetn => acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize|acl_pop:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize171
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist130_i_conv5_i41_resize_vt_join_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist185_bgTrunc_i_add95_1_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist177_bgTrunc_i_sub99_1_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_1_resize_im3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_1_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist31_i_mul106_1_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist171_i_conv_resize_sel_x_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.valid_out
in_feedback_stall_in_14[0] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_stall_in
out_feedback_out_14[0] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[0]
out_feedback_out_14[1] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[1]
out_feedback_out_14[2] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[2]
out_feedback_out_14[3] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[3]
out_feedback_out_14[4] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[4]
out_feedback_out_14[5] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[5]
out_feedback_out_14[6] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[6]
out_feedback_out_14[7] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_out[7]
out_feedback_valid_out_14[0] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.stall_out
clock => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.clock
resetn => acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.valid_out
in_feedback_in_14[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[0]
in_feedback_in_14[1] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[1]
in_feedback_in_14[2] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[2]
in_feedback_in_14[3] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[3]
in_feedback_in_14[4] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[4]
in_feedback_in_14[5] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[5]
in_feedback_in_14[6] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[6]
in_feedback_in_14[7] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_in[7]
in_feedback_valid_in_14[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_valid_in
out_feedback_stall_out_14[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.clock
resetn => acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize|acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist152_i_acl_pop_i8_buf_729_0_0_1_pop14_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize
in_data_in[0] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.valid_out
in_feedback_stall_in_7[0] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_stall_in
out_feedback_out_7[0] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[0]
out_feedback_out_7[1] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[1]
out_feedback_out_7[2] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[2]
out_feedback_out_7[3] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[3]
out_feedback_out_7[4] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[4]
out_feedback_out_7[5] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[5]
out_feedback_out_7[6] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[6]
out_feedback_out_7[7] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_out[7]
out_feedback_valid_out_7[0] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.stall_out
clock => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.clock
resetn => acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_p6d1:auto_generated.data[0]
data[1] => scfifo_p6d1:auto_generated.data[1]
data[2] => scfifo_p6d1:auto_generated.data[2]
data[3] => scfifo_p6d1:auto_generated.data[3]
data[4] => scfifo_p6d1:auto_generated.data[4]
data[5] => scfifo_p6d1:auto_generated.data[5]
data[6] => scfifo_p6d1:auto_generated.data[6]
data[7] => scfifo_p6d1:auto_generated.data[7]
q[0] <= scfifo_p6d1:auto_generated.q[0]
q[1] <= scfifo_p6d1:auto_generated.q[1]
q[2] <= scfifo_p6d1:auto_generated.q[2]
q[3] <= scfifo_p6d1:auto_generated.q[3]
q[4] <= scfifo_p6d1:auto_generated.q[4]
q[5] <= scfifo_p6d1:auto_generated.q[5]
q[6] <= scfifo_p6d1:auto_generated.q[6]
q[7] <= scfifo_p6d1:auto_generated.q[7]
wrreq => scfifo_p6d1:auto_generated.wrreq
rdreq => scfifo_p6d1:auto_generated.rdreq
clock => scfifo_p6d1:auto_generated.clock
aclr => scfifo_p6d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_p6d1:auto_generated.empty
full <= scfifo_p6d1:auto_generated.full
almost_full <= scfifo_p6d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_p6d1:auto_generated.usedw[0]
usedw[1] <= scfifo_p6d1:auto_generated.usedw[1]
usedw[2] <= scfifo_p6d1:auto_generated.usedw[2]
usedw[3] <= scfifo_p6d1:auto_generated.usedw[3]
usedw[4] <= scfifo_p6d1:auto_generated.usedw[4]
usedw[5] <= scfifo_p6d1:auto_generated.usedw[5]
usedw[6] <= scfifo_p6d1:auto_generated.usedw[6]
usedw[7] <= scfifo_p6d1:auto_generated.usedw[7]
usedw[8] <= scfifo_p6d1:auto_generated.usedw[8]
usedw[9] <= scfifo_p6d1:auto_generated.usedw[9]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated
aclr => a_dpfifo_j9a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_j9a1:dpfifo.clock
data[0] => a_dpfifo_j9a1:dpfifo.data[0]
data[1] => a_dpfifo_j9a1:dpfifo.data[1]
data[2] => a_dpfifo_j9a1:dpfifo.data[2]
data[3] => a_dpfifo_j9a1:dpfifo.data[3]
data[4] => a_dpfifo_j9a1:dpfifo.data[4]
data[5] => a_dpfifo_j9a1:dpfifo.data[5]
data[6] => a_dpfifo_j9a1:dpfifo.data[6]
data[7] => a_dpfifo_j9a1:dpfifo.data[7]
empty <= a_dpfifo_j9a1:dpfifo.empty
full <= a_dpfifo_j9a1:dpfifo.full
q[0] <= a_dpfifo_j9a1:dpfifo.q[0]
q[1] <= a_dpfifo_j9a1:dpfifo.q[1]
q[2] <= a_dpfifo_j9a1:dpfifo.q[2]
q[3] <= a_dpfifo_j9a1:dpfifo.q[3]
q[4] <= a_dpfifo_j9a1:dpfifo.q[4]
q[5] <= a_dpfifo_j9a1:dpfifo.q[5]
q[6] <= a_dpfifo_j9a1:dpfifo.q[6]
q[7] <= a_dpfifo_j9a1:dpfifo.q[7]
rdreq => a_dpfifo_j9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_j9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_j9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_j9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_j9a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_j9a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_j9a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_j9a1:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_j9a1:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_j9a1:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_j9a1:dpfifo.usedw[9]
wrreq => a_dpfifo_j9a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[9].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_mgb:rd_ptr_msb.aclr
aclr => cntr_ai7:usedw_counter.aclr
aclr => cntr_uhb:wr_ptr.aclr
clock => altsyncram_tmn1:FIFOram.clock0
clock => altsyncram_tmn1:FIFOram.clock1
clock => cntr_mgb:rd_ptr_msb.clock
clock => cntr_ai7:usedw_counter.clock
clock => cntr_uhb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tmn1:FIFOram.data_a[0]
data[1] => altsyncram_tmn1:FIFOram.data_a[1]
data[2] => altsyncram_tmn1:FIFOram.data_a[2]
data[3] => altsyncram_tmn1:FIFOram.data_a[3]
data[4] => altsyncram_tmn1:FIFOram.data_a[4]
data[5] => altsyncram_tmn1:FIFOram.data_a[5]
data[6] => altsyncram_tmn1:FIFOram.data_a[6]
data[7] => altsyncram_tmn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tmn1:FIFOram.q_b[0]
q[1] <= altsyncram_tmn1:FIFOram.q_b[1]
q[2] <= altsyncram_tmn1:FIFOram.q_b[2]
q[3] <= altsyncram_tmn1:FIFOram.q_b[3]
q[4] <= altsyncram_tmn1:FIFOram.q_b[4]
q[5] <= altsyncram_tmn1:FIFOram.q_b[5]
q[6] <= altsyncram_tmn1:FIFOram.q_b[6]
q[7] <= altsyncram_tmn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_mgb:rd_ptr_msb.sclr
sclr => cntr_ai7:usedw_counter.sclr
sclr => cntr_uhb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ai7:usedw_counter.q[0]
usedw[1] <= cntr_ai7:usedw_counter.q[1]
usedw[2] <= cntr_ai7:usedw_counter.q[2]
usedw[3] <= cntr_ai7:usedw_counter.q[3]
usedw[4] <= cntr_ai7:usedw_counter.q[4]
usedw[5] <= cntr_ai7:usedw_counter.q[5]
usedw[6] <= cntr_ai7:usedw_counter.q[6]
usedw[7] <= cntr_ai7:usedw_counter.q[7]
usedw[8] <= cntr_ai7:usedw_counter.q[8]
usedw[9] <= cntr_ai7:usedw_counter.q[9]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cmpr_gm8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cmpr_gm8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_mgb:rd_ptr_msb
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_ai7:usedw_counter
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.valid_out
in_feedback_in_7[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[0]
in_feedback_in_7[1] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[1]
in_feedback_in_7[2] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[2]
in_feedback_in_7[3] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[3]
in_feedback_in_7[4] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[4]
in_feedback_in_7[5] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[5]
in_feedback_in_7[6] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[6]
in_feedback_in_7[7] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_in[7]
in_feedback_valid_in_7[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_valid_in
out_feedback_stall_out_7[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.clock
resetn => acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize|acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131
clock => garbage_count[0].CLK
clock => garbage_count[1].CLK
clock => garbage_count[2].CLK
clock => garbage_count[3].CLK
clock => garbage_count[4].CLK
clock => garbage_count[5].CLK
clock => garbage_count[6].CLK
clock => garbage_count[7].CLK
clock => garbage_count[8].CLK
clock => garbage_count[9].CLK
clock => pop_garbage_r.CLK
resetn => garbage_count[0].ACLR
resetn => garbage_count[1].PRESET
resetn => garbage_count[2].PRESET
resetn => garbage_count[3].ACLR
resetn => garbage_count[4].PRESET
resetn => garbage_count[5].ACLR
resetn => garbage_count[6].PRESET
resetn => garbage_count[7].PRESET
resetn => garbage_count[8].ACLR
resetn => garbage_count[9].PRESET
resetn => pop_garbage_r.ACLR
dir => data_downstream.IN0
dir => stall_out.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
predicate => always1.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
stall_in => always1.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => valid_out.IN1
feedback_valid_in => stall_out.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist156_i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist140_i_and72_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist12_i_mul75_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist116_i_mul75_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul75_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist20_i_mul75_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist68_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist76_i_mul75_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist4_i_mul75_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist135_i_and84_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_resize_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist8_i_mul87_resize_ma3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist112_i_mul87_resize_im10_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul87_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist16_i_mul87_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist32_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_8_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist40_i_mul87_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist0_i_mul87_resize_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist104_i_mul87_resize_result_add_0_0_p1_of_2_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_inputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_r614:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_r614:auto_generated.address_a[0]
address_a[1] => altera_syncram_r614:auto_generated.address_a[1]
address_b[0] => altera_syncram_r614:auto_generated.address_b[0]
address_b[1] => altera_syncram_r614:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_r614:auto_generated.clock0
clock1 => altera_syncram_r614:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_r614:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_r614:auto_generated.data_a[0]
data_a[1] => altera_syncram_r614:auto_generated.data_a[1]
data_a[2] => altera_syncram_r614:auto_generated.data_a[2]
data_a[3] => altera_syncram_r614:auto_generated.data_a[3]
data_a[4] => altera_syncram_r614:auto_generated.data_a[4]
data_a[5] => altera_syncram_r614:auto_generated.data_a[5]
data_a[6] => altera_syncram_r614:auto_generated.data_a[6]
data_a[7] => altera_syncram_r614:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altera_syncram_r614:auto_generated.q_b[0]
q_b[1] <= altera_syncram_r614:auto_generated.q_b[1]
q_b[2] <= altera_syncram_r614:auto_generated.q_b[2]
q_b[3] <= altera_syncram_r614:auto_generated.q_b[3]
q_b[4] <= altera_syncram_r614:auto_generated.q_b[4]
q_b[5] <= altera_syncram_r614:auto_generated.q_b[5]
q_b[6] <= altera_syncram_r614:auto_generated.q_b[6]
q_b[7] <= altera_syncram_r614:auto_generated.q_b[7]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_r614:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated
aclr1 => altsyncram_sjb4:altsyncram1.aclr1
address_a[0] => altsyncram_sjb4:altsyncram1.address_a[0]
address_a[1] => altsyncram_sjb4:altsyncram1.address_a[1]
address_b[0] => altsyncram_sjb4:altsyncram1.address_b[0]
address_b[1] => altsyncram_sjb4:altsyncram1.address_b[1]
clock0 => altsyncram_sjb4:altsyncram1.clock0
clock1 => altsyncram_sjb4:altsyncram1.clock1
clocken1 => altsyncram_sjb4:altsyncram1.clocken1
data_a[0] => altsyncram_sjb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_sjb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_sjb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_sjb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_sjb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_sjb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_sjb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_sjb4:altsyncram1.data_a[7]
q_b[0] <= altsyncram_sjb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_sjb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_sjb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_sjb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_sjb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_sjb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_sjb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_sjb4:altsyncram1.q_b[7]
wren_a => altsyncram_sjb4:altsyncram1.wren_a


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1
aclr1 => dataout_reg[7].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_outputreg
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize
in_c0_ene2[0] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.dir
in_data_in[0] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_in[7]
in_valid_in[0] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.valid_out
in_feedback_stall_in_18[0] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_stall_in
out_feedback_out_18[0] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[0]
out_feedback_out_18[1] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[1]
out_feedback_out_18[2] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[2]
out_feedback_out_18[3] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[3]
out_feedback_out_18[4] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[4]
out_feedback_out_18[5] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[5]
out_feedback_out_18[6] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[6]
out_feedback_out_18[7] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_out[7]
out_feedback_valid_out_18[0] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.stall_out
clock => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.clock
resetn => acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.valid_out
in_feedback_in_18[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[0]
in_feedback_in_18[1] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[1]
in_feedback_in_18[2] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[2]
in_feedback_in_18[3] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[3]
in_feedback_in_18[4] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[4]
in_feedback_in_18[5] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[5]
in_feedback_in_18[6] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[6]
in_feedback_in_18[7] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_in[7]
in_feedback_valid_in_18[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_valid_in
out_feedback_stall_out_18[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.stall_out
clock => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.clock
resetn => acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize|acl_pop:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize167
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist129_i_conv_i40_resize_vt_join_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist182_bgTrunc_i_add95_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist174_bgTrunc_i_sub99_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_resize_im3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist24_i_mul106_resize_im3_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:i_mul106_resize_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist25_i_mul106_resize_im0_cma_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist186_bgTrunc_i_add88_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x
in_data_in_0[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_0[0]
in_data_in_1[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[0]
in_data_in_1[1] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[1]
in_data_in_1[2] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[2]
in_data_in_1[3] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[3]
in_data_in_1[4] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[4]
in_data_in_1[5] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[5]
in_data_in_1[6] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[6]
in_data_in_1[7] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[7]
in_data_in_1[8] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[8]
in_data_in_1[9] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[9]
in_data_in_1[10] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[10]
in_data_in_1[11] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[11]
in_data_in_1[12] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[12]
in_data_in_1[13] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[13]
in_data_in_1[14] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[14]
in_data_in_1[15] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[15]
in_data_in_1[16] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[16]
in_data_in_1[17] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[17]
in_data_in_1[18] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[18]
in_data_in_1[19] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[19]
in_data_in_1[20] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[20]
in_data_in_1[21] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[21]
in_data_in_1[22] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[22]
in_data_in_1[23] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[23]
in_data_in_1[24] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[24]
in_data_in_1[25] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[25]
in_data_in_1[26] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[26]
in_data_in_1[27] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[27]
in_data_in_1[28] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[28]
in_data_in_1[29] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[29]
in_data_in_1[30] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[30]
in_data_in_1[31] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_data_in_1[31]
in_dec_pipelined_thread[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.in_dec_pipelined_thread[0]
in_inc_pipelined_thread[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.in_inc_pipelined_thread[0]
in_input_accepted[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.in_increment[0]
in_valid_in[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_valid_in[0]
out_data_out_0[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_0[0]
out_data_out_1[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[0]
out_data_out_1[1] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[1]
out_data_out_1[2] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[2]
out_data_out_1[3] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[3]
out_data_out_1[4] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[4]
out_data_out_1[5] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[5]
out_data_out_1[6] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[6]
out_data_out_1[7] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[7]
out_data_out_1[8] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[8]
out_data_out_1[9] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[9]
out_data_out_1[10] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[10]
out_data_out_1[11] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[11]
out_data_out_1[12] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[12]
out_data_out_1[13] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[13]
out_data_out_1[14] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[14]
out_data_out_1[15] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[15]
out_data_out_1[16] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[16]
out_data_out_1[17] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[17]
out_data_out_1[18] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[18]
out_data_out_1[19] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[19]
out_data_out_1[20] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[20]
out_data_out_1[21] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[21]
out_data_out_1[22] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[22]
out_data_out_1[23] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[23]
out_data_out_1[24] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[24]
out_data_out_1[25] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[25]
out_data_out_1[26] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[26]
out_data_out_1[27] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[27]
out_data_out_1[28] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[28]
out_data_out_1[29] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[29]
out_data_out_1[30] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[30]
out_data_out_1[31] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_data_out_1[31]
out_valid_out[0] <= i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.out_valid_out[0]
in_stall_in[0] => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.in_stall_in[0]
in_stall_in[0] => output_accepted_and_q[0].IN1
out_stall_entry[0] <= stall_out_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.clock
clock => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.clock
resetn => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x
in_data_in_0[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[0]
in_data_in_1[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[32]
in_data_in_1[1] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[33]
in_data_in_1[2] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[34]
in_data_in_1[3] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[35]
in_data_in_1[4] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[36]
in_data_in_1[5] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[37]
in_data_in_1[6] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[38]
in_data_in_1[7] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[39]
in_data_in_1[8] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[40]
in_data_in_1[9] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[41]
in_data_in_1[10] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[42]
in_data_in_1[11] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[43]
in_data_in_1[12] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[44]
in_data_in_1[13] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[45]
in_data_in_1[14] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[46]
in_data_in_1[15] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[47]
in_data_in_1[16] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[48]
in_data_in_1[17] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[49]
in_data_in_1[18] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[50]
in_data_in_1[19] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[51]
in_data_in_1[20] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[52]
in_data_in_1[21] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[53]
in_data_in_1[22] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[54]
in_data_in_1[23] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[55]
in_data_in_1[24] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[56]
in_data_in_1[25] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[57]
in_data_in_1[26] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[58]
in_data_in_1[27] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[59]
in_data_in_1[28] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[60]
in_data_in_1[29] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[61]
in_data_in_1[30] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[62]
in_data_in_1[31] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_in[63]
in_valid_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.valid_in
out_data_out_0[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[0]
out_data_out_1[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[32]
out_data_out_1[1] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[33]
out_data_out_1[2] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[34]
out_data_out_1[3] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[35]
out_data_out_1[4] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[36]
out_data_out_1[5] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[37]
out_data_out_1[6] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[38]
out_data_out_1[7] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[39]
out_data_out_1[8] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[40]
out_data_out_1[9] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[41]
out_data_out_1[10] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[42]
out_data_out_1[11] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[43]
out_data_out_1[12] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[44]
out_data_out_1[13] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[45]
out_data_out_1[14] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[46]
out_data_out_1[15] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[47]
out_data_out_1[16] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[48]
out_data_out_1[17] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[49]
out_data_out_1[18] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[50]
out_data_out_1[19] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[51]
out_data_out_1[20] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[52]
out_data_out_1[21] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[53]
out_data_out_1[22] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[54]
out_data_out_1[23] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[55]
out_data_out_1[24] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[56]
out_data_out_1[25] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[57]
out_data_out_1[26] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[58]
out_data_out_1[27] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[59]
out_data_out_1[28] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[60]
out_data_out_1[29] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[61]
out_data_out_1[30] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[62]
out_data_out_1[31] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.data_out[63]
out_valid_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.valid_out
in_stall_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.stall_in
out_stall_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.stall_out
clock => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.clock
resetn => acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
data_out[35] <= acl_fifo:fifo.data_out
data_out[36] <= acl_fifo:fifo.data_out
data_out[37] <= acl_fifo:fifo.data_out
data_out[38] <= acl_fifo:fifo.data_out
data_out[39] <= acl_fifo:fifo.data_out
data_out[40] <= acl_fifo:fifo.data_out
data_out[41] <= acl_fifo:fifo.data_out
data_out[42] <= acl_fifo:fifo.data_out
data_out[43] <= acl_fifo:fifo.data_out
data_out[44] <= acl_fifo:fifo.data_out
data_out[45] <= acl_fifo:fifo.data_out
data_out[46] <= acl_fifo:fifo.data_out
data_out[47] <= acl_fifo:fifo.data_out
data_out[48] <= acl_fifo:fifo.data_out
data_out[49] <= acl_fifo:fifo.data_out
data_out[50] <= acl_fifo:fifo.data_out
data_out[51] <= acl_fifo:fifo.data_out
data_out[52] <= acl_fifo:fifo.data_out
data_out[53] <= acl_fifo:fifo.data_out
data_out[54] <= acl_fifo:fifo.data_out
data_out[55] <= acl_fifo:fifo.data_out
data_out[56] <= acl_fifo:fifo.data_out
data_out[57] <= acl_fifo:fifo.data_out
data_out[58] <= acl_fifo:fifo.data_out
data_out[59] <= acl_fifo:fifo.data_out
data_out[60] <= acl_fifo:fifo.data_out
data_out[61] <= acl_fifo:fifo.data_out
data_out[62] <= acl_fifo:fifo.data_out
data_out[63] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
data_out[8] <= scfifo:scfifo_component.q
data_out[9] <= scfifo:scfifo_component.q
data_out[10] <= scfifo:scfifo_component.q
data_out[11] <= scfifo:scfifo_component.q
data_out[12] <= scfifo:scfifo_component.q
data_out[13] <= scfifo:scfifo_component.q
data_out[14] <= scfifo:scfifo_component.q
data_out[15] <= scfifo:scfifo_component.q
data_out[16] <= scfifo:scfifo_component.q
data_out[17] <= scfifo:scfifo_component.q
data_out[18] <= scfifo:scfifo_component.q
data_out[19] <= scfifo:scfifo_component.q
data_out[20] <= scfifo:scfifo_component.q
data_out[21] <= scfifo:scfifo_component.q
data_out[22] <= scfifo:scfifo_component.q
data_out[23] <= scfifo:scfifo_component.q
data_out[24] <= scfifo:scfifo_component.q
data_out[25] <= scfifo:scfifo_component.q
data_out[26] <= scfifo:scfifo_component.q
data_out[27] <= scfifo:scfifo_component.q
data_out[28] <= scfifo:scfifo_component.q
data_out[29] <= scfifo:scfifo_component.q
data_out[30] <= scfifo:scfifo_component.q
data_out[31] <= scfifo:scfifo_component.q
data_out[32] <= scfifo:scfifo_component.q
data_out[33] <= scfifo:scfifo_component.q
data_out[34] <= scfifo:scfifo_component.q
data_out[35] <= scfifo:scfifo_component.q
data_out[36] <= scfifo:scfifo_component.q
data_out[37] <= scfifo:scfifo_component.q
data_out[38] <= scfifo:scfifo_component.q
data_out[39] <= scfifo:scfifo_component.q
data_out[40] <= scfifo:scfifo_component.q
data_out[41] <= scfifo:scfifo_component.q
data_out[42] <= scfifo:scfifo_component.q
data_out[43] <= scfifo:scfifo_component.q
data_out[44] <= scfifo:scfifo_component.q
data_out[45] <= scfifo:scfifo_component.q
data_out[46] <= scfifo:scfifo_component.q
data_out[47] <= scfifo:scfifo_component.q
data_out[48] <= scfifo:scfifo_component.q
data_out[49] <= scfifo:scfifo_component.q
data_out[50] <= scfifo:scfifo_component.q
data_out[51] <= scfifo:scfifo_component.q
data_out[52] <= scfifo:scfifo_component.q
data_out[53] <= scfifo:scfifo_component.q
data_out[54] <= scfifo:scfifo_component.q
data_out[55] <= scfifo:scfifo_component.q
data_out[56] <= scfifo:scfifo_component.q
data_out[57] <= scfifo:scfifo_component.q
data_out[58] <= scfifo:scfifo_component.q
data_out[59] <= scfifo:scfifo_component.q
data_out[60] <= scfifo:scfifo_component.q
data_out[61] <= scfifo:scfifo_component.q
data_out[62] <= scfifo:scfifo_component.q
data_out[63] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_55d1:auto_generated.data[0]
data[1] => scfifo_55d1:auto_generated.data[1]
data[2] => scfifo_55d1:auto_generated.data[2]
data[3] => scfifo_55d1:auto_generated.data[3]
data[4] => scfifo_55d1:auto_generated.data[4]
data[5] => scfifo_55d1:auto_generated.data[5]
data[6] => scfifo_55d1:auto_generated.data[6]
data[7] => scfifo_55d1:auto_generated.data[7]
data[8] => scfifo_55d1:auto_generated.data[8]
data[9] => scfifo_55d1:auto_generated.data[9]
data[10] => scfifo_55d1:auto_generated.data[10]
data[11] => scfifo_55d1:auto_generated.data[11]
data[12] => scfifo_55d1:auto_generated.data[12]
data[13] => scfifo_55d1:auto_generated.data[13]
data[14] => scfifo_55d1:auto_generated.data[14]
data[15] => scfifo_55d1:auto_generated.data[15]
data[16] => scfifo_55d1:auto_generated.data[16]
data[17] => scfifo_55d1:auto_generated.data[17]
data[18] => scfifo_55d1:auto_generated.data[18]
data[19] => scfifo_55d1:auto_generated.data[19]
data[20] => scfifo_55d1:auto_generated.data[20]
data[21] => scfifo_55d1:auto_generated.data[21]
data[22] => scfifo_55d1:auto_generated.data[22]
data[23] => scfifo_55d1:auto_generated.data[23]
data[24] => scfifo_55d1:auto_generated.data[24]
data[25] => scfifo_55d1:auto_generated.data[25]
data[26] => scfifo_55d1:auto_generated.data[26]
data[27] => scfifo_55d1:auto_generated.data[27]
data[28] => scfifo_55d1:auto_generated.data[28]
data[29] => scfifo_55d1:auto_generated.data[29]
data[30] => scfifo_55d1:auto_generated.data[30]
data[31] => scfifo_55d1:auto_generated.data[31]
data[32] => scfifo_55d1:auto_generated.data[32]
data[33] => scfifo_55d1:auto_generated.data[33]
data[34] => scfifo_55d1:auto_generated.data[34]
data[35] => scfifo_55d1:auto_generated.data[35]
data[36] => scfifo_55d1:auto_generated.data[36]
data[37] => scfifo_55d1:auto_generated.data[37]
data[38] => scfifo_55d1:auto_generated.data[38]
data[39] => scfifo_55d1:auto_generated.data[39]
data[40] => scfifo_55d1:auto_generated.data[40]
data[41] => scfifo_55d1:auto_generated.data[41]
data[42] => scfifo_55d1:auto_generated.data[42]
data[43] => scfifo_55d1:auto_generated.data[43]
data[44] => scfifo_55d1:auto_generated.data[44]
data[45] => scfifo_55d1:auto_generated.data[45]
data[46] => scfifo_55d1:auto_generated.data[46]
data[47] => scfifo_55d1:auto_generated.data[47]
data[48] => scfifo_55d1:auto_generated.data[48]
data[49] => scfifo_55d1:auto_generated.data[49]
data[50] => scfifo_55d1:auto_generated.data[50]
data[51] => scfifo_55d1:auto_generated.data[51]
data[52] => scfifo_55d1:auto_generated.data[52]
data[53] => scfifo_55d1:auto_generated.data[53]
data[54] => scfifo_55d1:auto_generated.data[54]
data[55] => scfifo_55d1:auto_generated.data[55]
data[56] => scfifo_55d1:auto_generated.data[56]
data[57] => scfifo_55d1:auto_generated.data[57]
data[58] => scfifo_55d1:auto_generated.data[58]
data[59] => scfifo_55d1:auto_generated.data[59]
data[60] => scfifo_55d1:auto_generated.data[60]
data[61] => scfifo_55d1:auto_generated.data[61]
data[62] => scfifo_55d1:auto_generated.data[62]
data[63] => scfifo_55d1:auto_generated.data[63]
q[0] <= scfifo_55d1:auto_generated.q[0]
q[1] <= scfifo_55d1:auto_generated.q[1]
q[2] <= scfifo_55d1:auto_generated.q[2]
q[3] <= scfifo_55d1:auto_generated.q[3]
q[4] <= scfifo_55d1:auto_generated.q[4]
q[5] <= scfifo_55d1:auto_generated.q[5]
q[6] <= scfifo_55d1:auto_generated.q[6]
q[7] <= scfifo_55d1:auto_generated.q[7]
q[8] <= scfifo_55d1:auto_generated.q[8]
q[9] <= scfifo_55d1:auto_generated.q[9]
q[10] <= scfifo_55d1:auto_generated.q[10]
q[11] <= scfifo_55d1:auto_generated.q[11]
q[12] <= scfifo_55d1:auto_generated.q[12]
q[13] <= scfifo_55d1:auto_generated.q[13]
q[14] <= scfifo_55d1:auto_generated.q[14]
q[15] <= scfifo_55d1:auto_generated.q[15]
q[16] <= scfifo_55d1:auto_generated.q[16]
q[17] <= scfifo_55d1:auto_generated.q[17]
q[18] <= scfifo_55d1:auto_generated.q[18]
q[19] <= scfifo_55d1:auto_generated.q[19]
q[20] <= scfifo_55d1:auto_generated.q[20]
q[21] <= scfifo_55d1:auto_generated.q[21]
q[22] <= scfifo_55d1:auto_generated.q[22]
q[23] <= scfifo_55d1:auto_generated.q[23]
q[24] <= scfifo_55d1:auto_generated.q[24]
q[25] <= scfifo_55d1:auto_generated.q[25]
q[26] <= scfifo_55d1:auto_generated.q[26]
q[27] <= scfifo_55d1:auto_generated.q[27]
q[28] <= scfifo_55d1:auto_generated.q[28]
q[29] <= scfifo_55d1:auto_generated.q[29]
q[30] <= scfifo_55d1:auto_generated.q[30]
q[31] <= scfifo_55d1:auto_generated.q[31]
q[32] <= scfifo_55d1:auto_generated.q[32]
q[33] <= scfifo_55d1:auto_generated.q[33]
q[34] <= scfifo_55d1:auto_generated.q[34]
q[35] <= scfifo_55d1:auto_generated.q[35]
q[36] <= scfifo_55d1:auto_generated.q[36]
q[37] <= scfifo_55d1:auto_generated.q[37]
q[38] <= scfifo_55d1:auto_generated.q[38]
q[39] <= scfifo_55d1:auto_generated.q[39]
q[40] <= scfifo_55d1:auto_generated.q[40]
q[41] <= scfifo_55d1:auto_generated.q[41]
q[42] <= scfifo_55d1:auto_generated.q[42]
q[43] <= scfifo_55d1:auto_generated.q[43]
q[44] <= scfifo_55d1:auto_generated.q[44]
q[45] <= scfifo_55d1:auto_generated.q[45]
q[46] <= scfifo_55d1:auto_generated.q[46]
q[47] <= scfifo_55d1:auto_generated.q[47]
q[48] <= scfifo_55d1:auto_generated.q[48]
q[49] <= scfifo_55d1:auto_generated.q[49]
q[50] <= scfifo_55d1:auto_generated.q[50]
q[51] <= scfifo_55d1:auto_generated.q[51]
q[52] <= scfifo_55d1:auto_generated.q[52]
q[53] <= scfifo_55d1:auto_generated.q[53]
q[54] <= scfifo_55d1:auto_generated.q[54]
q[55] <= scfifo_55d1:auto_generated.q[55]
q[56] <= scfifo_55d1:auto_generated.q[56]
q[57] <= scfifo_55d1:auto_generated.q[57]
q[58] <= scfifo_55d1:auto_generated.q[58]
q[59] <= scfifo_55d1:auto_generated.q[59]
q[60] <= scfifo_55d1:auto_generated.q[60]
q[61] <= scfifo_55d1:auto_generated.q[61]
q[62] <= scfifo_55d1:auto_generated.q[62]
q[63] <= scfifo_55d1:auto_generated.q[63]
wrreq => scfifo_55d1:auto_generated.wrreq
rdreq => scfifo_55d1:auto_generated.rdreq
clock => scfifo_55d1:auto_generated.clock
aclr => scfifo_55d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_55d1:auto_generated.empty
full <= scfifo_55d1:auto_generated.full
almost_full <= scfifo_55d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_55d1:auto_generated.usedw[0]
usedw[1] <= scfifo_55d1:auto_generated.usedw[1]
usedw[2] <= scfifo_55d1:auto_generated.usedw[2]
usedw[3] <= scfifo_55d1:auto_generated.usedw[3]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated
aclr => a_dpfifo_v7a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_v7a1:dpfifo.clock
data[0] => a_dpfifo_v7a1:dpfifo.data[0]
data[1] => a_dpfifo_v7a1:dpfifo.data[1]
data[2] => a_dpfifo_v7a1:dpfifo.data[2]
data[3] => a_dpfifo_v7a1:dpfifo.data[3]
data[4] => a_dpfifo_v7a1:dpfifo.data[4]
data[5] => a_dpfifo_v7a1:dpfifo.data[5]
data[6] => a_dpfifo_v7a1:dpfifo.data[6]
data[7] => a_dpfifo_v7a1:dpfifo.data[7]
data[8] => a_dpfifo_v7a1:dpfifo.data[8]
data[9] => a_dpfifo_v7a1:dpfifo.data[9]
data[10] => a_dpfifo_v7a1:dpfifo.data[10]
data[11] => a_dpfifo_v7a1:dpfifo.data[11]
data[12] => a_dpfifo_v7a1:dpfifo.data[12]
data[13] => a_dpfifo_v7a1:dpfifo.data[13]
data[14] => a_dpfifo_v7a1:dpfifo.data[14]
data[15] => a_dpfifo_v7a1:dpfifo.data[15]
data[16] => a_dpfifo_v7a1:dpfifo.data[16]
data[17] => a_dpfifo_v7a1:dpfifo.data[17]
data[18] => a_dpfifo_v7a1:dpfifo.data[18]
data[19] => a_dpfifo_v7a1:dpfifo.data[19]
data[20] => a_dpfifo_v7a1:dpfifo.data[20]
data[21] => a_dpfifo_v7a1:dpfifo.data[21]
data[22] => a_dpfifo_v7a1:dpfifo.data[22]
data[23] => a_dpfifo_v7a1:dpfifo.data[23]
data[24] => a_dpfifo_v7a1:dpfifo.data[24]
data[25] => a_dpfifo_v7a1:dpfifo.data[25]
data[26] => a_dpfifo_v7a1:dpfifo.data[26]
data[27] => a_dpfifo_v7a1:dpfifo.data[27]
data[28] => a_dpfifo_v7a1:dpfifo.data[28]
data[29] => a_dpfifo_v7a1:dpfifo.data[29]
data[30] => a_dpfifo_v7a1:dpfifo.data[30]
data[31] => a_dpfifo_v7a1:dpfifo.data[31]
data[32] => a_dpfifo_v7a1:dpfifo.data[32]
data[33] => a_dpfifo_v7a1:dpfifo.data[33]
data[34] => a_dpfifo_v7a1:dpfifo.data[34]
data[35] => a_dpfifo_v7a1:dpfifo.data[35]
data[36] => a_dpfifo_v7a1:dpfifo.data[36]
data[37] => a_dpfifo_v7a1:dpfifo.data[37]
data[38] => a_dpfifo_v7a1:dpfifo.data[38]
data[39] => a_dpfifo_v7a1:dpfifo.data[39]
data[40] => a_dpfifo_v7a1:dpfifo.data[40]
data[41] => a_dpfifo_v7a1:dpfifo.data[41]
data[42] => a_dpfifo_v7a1:dpfifo.data[42]
data[43] => a_dpfifo_v7a1:dpfifo.data[43]
data[44] => a_dpfifo_v7a1:dpfifo.data[44]
data[45] => a_dpfifo_v7a1:dpfifo.data[45]
data[46] => a_dpfifo_v7a1:dpfifo.data[46]
data[47] => a_dpfifo_v7a1:dpfifo.data[47]
data[48] => a_dpfifo_v7a1:dpfifo.data[48]
data[49] => a_dpfifo_v7a1:dpfifo.data[49]
data[50] => a_dpfifo_v7a1:dpfifo.data[50]
data[51] => a_dpfifo_v7a1:dpfifo.data[51]
data[52] => a_dpfifo_v7a1:dpfifo.data[52]
data[53] => a_dpfifo_v7a1:dpfifo.data[53]
data[54] => a_dpfifo_v7a1:dpfifo.data[54]
data[55] => a_dpfifo_v7a1:dpfifo.data[55]
data[56] => a_dpfifo_v7a1:dpfifo.data[56]
data[57] => a_dpfifo_v7a1:dpfifo.data[57]
data[58] => a_dpfifo_v7a1:dpfifo.data[58]
data[59] => a_dpfifo_v7a1:dpfifo.data[59]
data[60] => a_dpfifo_v7a1:dpfifo.data[60]
data[61] => a_dpfifo_v7a1:dpfifo.data[61]
data[62] => a_dpfifo_v7a1:dpfifo.data[62]
data[63] => a_dpfifo_v7a1:dpfifo.data[63]
empty <= a_dpfifo_v7a1:dpfifo.empty
full <= a_dpfifo_v7a1:dpfifo.full
q[0] <= a_dpfifo_v7a1:dpfifo.q[0]
q[1] <= a_dpfifo_v7a1:dpfifo.q[1]
q[2] <= a_dpfifo_v7a1:dpfifo.q[2]
q[3] <= a_dpfifo_v7a1:dpfifo.q[3]
q[4] <= a_dpfifo_v7a1:dpfifo.q[4]
q[5] <= a_dpfifo_v7a1:dpfifo.q[5]
q[6] <= a_dpfifo_v7a1:dpfifo.q[6]
q[7] <= a_dpfifo_v7a1:dpfifo.q[7]
q[8] <= a_dpfifo_v7a1:dpfifo.q[8]
q[9] <= a_dpfifo_v7a1:dpfifo.q[9]
q[10] <= a_dpfifo_v7a1:dpfifo.q[10]
q[11] <= a_dpfifo_v7a1:dpfifo.q[11]
q[12] <= a_dpfifo_v7a1:dpfifo.q[12]
q[13] <= a_dpfifo_v7a1:dpfifo.q[13]
q[14] <= a_dpfifo_v7a1:dpfifo.q[14]
q[15] <= a_dpfifo_v7a1:dpfifo.q[15]
q[16] <= a_dpfifo_v7a1:dpfifo.q[16]
q[17] <= a_dpfifo_v7a1:dpfifo.q[17]
q[18] <= a_dpfifo_v7a1:dpfifo.q[18]
q[19] <= a_dpfifo_v7a1:dpfifo.q[19]
q[20] <= a_dpfifo_v7a1:dpfifo.q[20]
q[21] <= a_dpfifo_v7a1:dpfifo.q[21]
q[22] <= a_dpfifo_v7a1:dpfifo.q[22]
q[23] <= a_dpfifo_v7a1:dpfifo.q[23]
q[24] <= a_dpfifo_v7a1:dpfifo.q[24]
q[25] <= a_dpfifo_v7a1:dpfifo.q[25]
q[26] <= a_dpfifo_v7a1:dpfifo.q[26]
q[27] <= a_dpfifo_v7a1:dpfifo.q[27]
q[28] <= a_dpfifo_v7a1:dpfifo.q[28]
q[29] <= a_dpfifo_v7a1:dpfifo.q[29]
q[30] <= a_dpfifo_v7a1:dpfifo.q[30]
q[31] <= a_dpfifo_v7a1:dpfifo.q[31]
q[32] <= a_dpfifo_v7a1:dpfifo.q[32]
q[33] <= a_dpfifo_v7a1:dpfifo.q[33]
q[34] <= a_dpfifo_v7a1:dpfifo.q[34]
q[35] <= a_dpfifo_v7a1:dpfifo.q[35]
q[36] <= a_dpfifo_v7a1:dpfifo.q[36]
q[37] <= a_dpfifo_v7a1:dpfifo.q[37]
q[38] <= a_dpfifo_v7a1:dpfifo.q[38]
q[39] <= a_dpfifo_v7a1:dpfifo.q[39]
q[40] <= a_dpfifo_v7a1:dpfifo.q[40]
q[41] <= a_dpfifo_v7a1:dpfifo.q[41]
q[42] <= a_dpfifo_v7a1:dpfifo.q[42]
q[43] <= a_dpfifo_v7a1:dpfifo.q[43]
q[44] <= a_dpfifo_v7a1:dpfifo.q[44]
q[45] <= a_dpfifo_v7a1:dpfifo.q[45]
q[46] <= a_dpfifo_v7a1:dpfifo.q[46]
q[47] <= a_dpfifo_v7a1:dpfifo.q[47]
q[48] <= a_dpfifo_v7a1:dpfifo.q[48]
q[49] <= a_dpfifo_v7a1:dpfifo.q[49]
q[50] <= a_dpfifo_v7a1:dpfifo.q[50]
q[51] <= a_dpfifo_v7a1:dpfifo.q[51]
q[52] <= a_dpfifo_v7a1:dpfifo.q[52]
q[53] <= a_dpfifo_v7a1:dpfifo.q[53]
q[54] <= a_dpfifo_v7a1:dpfifo.q[54]
q[55] <= a_dpfifo_v7a1:dpfifo.q[55]
q[56] <= a_dpfifo_v7a1:dpfifo.q[56]
q[57] <= a_dpfifo_v7a1:dpfifo.q[57]
q[58] <= a_dpfifo_v7a1:dpfifo.q[58]
q[59] <= a_dpfifo_v7a1:dpfifo.q[59]
q[60] <= a_dpfifo_v7a1:dpfifo.q[60]
q[61] <= a_dpfifo_v7a1:dpfifo.q[61]
q[62] <= a_dpfifo_v7a1:dpfifo.q[62]
q[63] <= a_dpfifo_v7a1:dpfifo.q[63]
rdreq => a_dpfifo_v7a1:dpfifo.rreq
usedw[0] <= a_dpfifo_v7a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_v7a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_v7a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_v7a1:dpfifo.usedw[3]
wrreq => a_dpfifo_v7a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_7hn1:FIFOram.clock0
clock => altsyncram_7hn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7hn1:FIFOram.data_a[0]
data[1] => altsyncram_7hn1:FIFOram.data_a[1]
data[2] => altsyncram_7hn1:FIFOram.data_a[2]
data[3] => altsyncram_7hn1:FIFOram.data_a[3]
data[4] => altsyncram_7hn1:FIFOram.data_a[4]
data[5] => altsyncram_7hn1:FIFOram.data_a[5]
data[6] => altsyncram_7hn1:FIFOram.data_a[6]
data[7] => altsyncram_7hn1:FIFOram.data_a[7]
data[8] => altsyncram_7hn1:FIFOram.data_a[8]
data[9] => altsyncram_7hn1:FIFOram.data_a[9]
data[10] => altsyncram_7hn1:FIFOram.data_a[10]
data[11] => altsyncram_7hn1:FIFOram.data_a[11]
data[12] => altsyncram_7hn1:FIFOram.data_a[12]
data[13] => altsyncram_7hn1:FIFOram.data_a[13]
data[14] => altsyncram_7hn1:FIFOram.data_a[14]
data[15] => altsyncram_7hn1:FIFOram.data_a[15]
data[16] => altsyncram_7hn1:FIFOram.data_a[16]
data[17] => altsyncram_7hn1:FIFOram.data_a[17]
data[18] => altsyncram_7hn1:FIFOram.data_a[18]
data[19] => altsyncram_7hn1:FIFOram.data_a[19]
data[20] => altsyncram_7hn1:FIFOram.data_a[20]
data[21] => altsyncram_7hn1:FIFOram.data_a[21]
data[22] => altsyncram_7hn1:FIFOram.data_a[22]
data[23] => altsyncram_7hn1:FIFOram.data_a[23]
data[24] => altsyncram_7hn1:FIFOram.data_a[24]
data[25] => altsyncram_7hn1:FIFOram.data_a[25]
data[26] => altsyncram_7hn1:FIFOram.data_a[26]
data[27] => altsyncram_7hn1:FIFOram.data_a[27]
data[28] => altsyncram_7hn1:FIFOram.data_a[28]
data[29] => altsyncram_7hn1:FIFOram.data_a[29]
data[30] => altsyncram_7hn1:FIFOram.data_a[30]
data[31] => altsyncram_7hn1:FIFOram.data_a[31]
data[32] => altsyncram_7hn1:FIFOram.data_a[32]
data[33] => altsyncram_7hn1:FIFOram.data_a[33]
data[34] => altsyncram_7hn1:FIFOram.data_a[34]
data[35] => altsyncram_7hn1:FIFOram.data_a[35]
data[36] => altsyncram_7hn1:FIFOram.data_a[36]
data[37] => altsyncram_7hn1:FIFOram.data_a[37]
data[38] => altsyncram_7hn1:FIFOram.data_a[38]
data[39] => altsyncram_7hn1:FIFOram.data_a[39]
data[40] => altsyncram_7hn1:FIFOram.data_a[40]
data[41] => altsyncram_7hn1:FIFOram.data_a[41]
data[42] => altsyncram_7hn1:FIFOram.data_a[42]
data[43] => altsyncram_7hn1:FIFOram.data_a[43]
data[44] => altsyncram_7hn1:FIFOram.data_a[44]
data[45] => altsyncram_7hn1:FIFOram.data_a[45]
data[46] => altsyncram_7hn1:FIFOram.data_a[46]
data[47] => altsyncram_7hn1:FIFOram.data_a[47]
data[48] => altsyncram_7hn1:FIFOram.data_a[48]
data[49] => altsyncram_7hn1:FIFOram.data_a[49]
data[50] => altsyncram_7hn1:FIFOram.data_a[50]
data[51] => altsyncram_7hn1:FIFOram.data_a[51]
data[52] => altsyncram_7hn1:FIFOram.data_a[52]
data[53] => altsyncram_7hn1:FIFOram.data_a[53]
data[54] => altsyncram_7hn1:FIFOram.data_a[54]
data[55] => altsyncram_7hn1:FIFOram.data_a[55]
data[56] => altsyncram_7hn1:FIFOram.data_a[56]
data[57] => altsyncram_7hn1:FIFOram.data_a[57]
data[58] => altsyncram_7hn1:FIFOram.data_a[58]
data[59] => altsyncram_7hn1:FIFOram.data_a[59]
data[60] => altsyncram_7hn1:FIFOram.data_a[60]
data[61] => altsyncram_7hn1:FIFOram.data_a[61]
data[62] => altsyncram_7hn1:FIFOram.data_a[62]
data[63] => altsyncram_7hn1:FIFOram.data_a[63]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7hn1:FIFOram.q_b[0]
q[1] <= altsyncram_7hn1:FIFOram.q_b[1]
q[2] <= altsyncram_7hn1:FIFOram.q_b[2]
q[3] <= altsyncram_7hn1:FIFOram.q_b[3]
q[4] <= altsyncram_7hn1:FIFOram.q_b[4]
q[5] <= altsyncram_7hn1:FIFOram.q_b[5]
q[6] <= altsyncram_7hn1:FIFOram.q_b[6]
q[7] <= altsyncram_7hn1:FIFOram.q_b[7]
q[8] <= altsyncram_7hn1:FIFOram.q_b[8]
q[9] <= altsyncram_7hn1:FIFOram.q_b[9]
q[10] <= altsyncram_7hn1:FIFOram.q_b[10]
q[11] <= altsyncram_7hn1:FIFOram.q_b[11]
q[12] <= altsyncram_7hn1:FIFOram.q_b[12]
q[13] <= altsyncram_7hn1:FIFOram.q_b[13]
q[14] <= altsyncram_7hn1:FIFOram.q_b[14]
q[15] <= altsyncram_7hn1:FIFOram.q_b[15]
q[16] <= altsyncram_7hn1:FIFOram.q_b[16]
q[17] <= altsyncram_7hn1:FIFOram.q_b[17]
q[18] <= altsyncram_7hn1:FIFOram.q_b[18]
q[19] <= altsyncram_7hn1:FIFOram.q_b[19]
q[20] <= altsyncram_7hn1:FIFOram.q_b[20]
q[21] <= altsyncram_7hn1:FIFOram.q_b[21]
q[22] <= altsyncram_7hn1:FIFOram.q_b[22]
q[23] <= altsyncram_7hn1:FIFOram.q_b[23]
q[24] <= altsyncram_7hn1:FIFOram.q_b[24]
q[25] <= altsyncram_7hn1:FIFOram.q_b[25]
q[26] <= altsyncram_7hn1:FIFOram.q_b[26]
q[27] <= altsyncram_7hn1:FIFOram.q_b[27]
q[28] <= altsyncram_7hn1:FIFOram.q_b[28]
q[29] <= altsyncram_7hn1:FIFOram.q_b[29]
q[30] <= altsyncram_7hn1:FIFOram.q_b[30]
q[31] <= altsyncram_7hn1:FIFOram.q_b[31]
q[32] <= altsyncram_7hn1:FIFOram.q_b[32]
q[33] <= altsyncram_7hn1:FIFOram.q_b[33]
q[34] <= altsyncram_7hn1:FIFOram.q_b[34]
q[35] <= altsyncram_7hn1:FIFOram.q_b[35]
q[36] <= altsyncram_7hn1:FIFOram.q_b[36]
q[37] <= altsyncram_7hn1:FIFOram.q_b[37]
q[38] <= altsyncram_7hn1:FIFOram.q_b[38]
q[39] <= altsyncram_7hn1:FIFOram.q_b[39]
q[40] <= altsyncram_7hn1:FIFOram.q_b[40]
q[41] <= altsyncram_7hn1:FIFOram.q_b[41]
q[42] <= altsyncram_7hn1:FIFOram.q_b[42]
q[43] <= altsyncram_7hn1:FIFOram.q_b[43]
q[44] <= altsyncram_7hn1:FIFOram.q_b[44]
q[45] <= altsyncram_7hn1:FIFOram.q_b[45]
q[46] <= altsyncram_7hn1:FIFOram.q_b[46]
q[47] <= altsyncram_7hn1:FIFOram.q_b[47]
q[48] <= altsyncram_7hn1:FIFOram.q_b[48]
q[49] <= altsyncram_7hn1:FIFOram.q_b[49]
q[50] <= altsyncram_7hn1:FIFOram.q_b[50]
q[51] <= altsyncram_7hn1:FIFOram.q_b[51]
q[52] <= altsyncram_7hn1:FIFOram.q_b[52]
q[53] <= altsyncram_7hn1:FIFOram.q_b[53]
q[54] <= altsyncram_7hn1:FIFOram.q_b[54]
q[55] <= altsyncram_7hn1:FIFOram.q_b[55]
q[56] <= altsyncram_7hn1:FIFOram.q_b[56]
q[57] <= altsyncram_7hn1:FIFOram.q_b[57]
q[58] <= altsyncram_7hn1:FIFOram.q_b[58]
q[59] <= altsyncram_7hn1:FIFOram.q_b[59]
q[60] <= altsyncram_7hn1:FIFOram.q_b[60]
q[61] <= altsyncram_7hn1:FIFOram.q_b[61]
q[62] <= altsyncram_7hn1:FIFOram.q_b[62]
q[63] <= altsyncram_7hn1:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector
in_dec_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.dec_pipelined_thread
in_decrement[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.decrement
in_inc_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.inc_pipelined_thread
in_increment[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.increment
out_full[0] <= acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.full
out_throttle[0] <= acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.throttle
clock => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.clock
resetn => acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize
out_iowr_bl_resized_image_o_fifovalid[0] <= st_write:theiowr.o_fifovalid
in_c1_exe7[0] => st_write:theiowr.i_predicate
in_i_data[0] => st_write:theiowr.i_data[0]
in_i_data[1] => st_write:theiowr.i_data[1]
in_i_data[2] => st_write:theiowr.i_data[2]
in_i_data[3] => st_write:theiowr.i_data[3]
in_i_data[4] => st_write:theiowr.i_data[4]
in_i_data[5] => st_write:theiowr.i_data[5]
in_i_data[6] => st_write:theiowr.i_data[6]
in_i_data[7] => st_write:theiowr.i_data[7]
in_i_data[8] => st_write:theiowr.i_data[8]
in_i_data[9] => st_write:theiowr.i_data[9]
in_i_data[10] => st_write:theiowr.i_data[10]
in_i_data[11] => st_write:theiowr.i_data[11]
in_i_data[12] => st_write:theiowr.i_data[12]
in_i_data[13] => st_write:theiowr.i_data[13]
in_i_data[14] => st_write:theiowr.i_data[14]
in_i_data[15] => st_write:theiowr.i_data[15]
in_i_data[16] => st_write:theiowr.i_data[16]
in_i_data[17] => st_write:theiowr.i_data[17]
in_i_data[18] => st_write:theiowr.i_data[18]
in_i_data[19] => st_write:theiowr.i_data[19]
in_i_data[20] => st_write:theiowr.i_data[20]
in_i_data[21] => st_write:theiowr.i_data[21]
in_i_data[22] => st_write:theiowr.i_data[22]
in_i_data[23] => st_write:theiowr.i_data[23]
in_i_data[24] => st_write:theiowr.i_data[24]
in_i_data[25] => st_write:theiowr.i_data[25]
in_i_data[26] => st_write:theiowr.i_data[26]
in_i_data[27] => st_write:theiowr.i_data[27]
in_i_data[28] => st_write:theiowr.i_data[28]
in_i_data[29] => st_write:theiowr.i_data[29]
in_i_data[30] => st_write:theiowr.i_data[30]
in_i_data[31] => st_write:theiowr.i_data[31]
in_i_valid[0] => st_write:theiowr.i_valid
out_o_ack[0] <= st_write:theiowr.o_ack
out_o_valid[0] <= st_write:theiowr.o_valid
in_iowr_bl_resized_image_i_fifoready[0] => st_write:theiowr.i_fifoready
out_iowr_bl_resized_image_o_fifodata[0] <= st_write:theiowr.o_fifodata[0]
out_iowr_bl_resized_image_o_fifodata[1] <= st_write:theiowr.o_fifodata[1]
out_iowr_bl_resized_image_o_fifodata[2] <= st_write:theiowr.o_fifodata[2]
out_iowr_bl_resized_image_o_fifodata[3] <= st_write:theiowr.o_fifodata[3]
out_iowr_bl_resized_image_o_fifodata[4] <= st_write:theiowr.o_fifodata[4]
out_iowr_bl_resized_image_o_fifodata[5] <= st_write:theiowr.o_fifodata[5]
out_iowr_bl_resized_image_o_fifodata[6] <= st_write:theiowr.o_fifodata[6]
out_iowr_bl_resized_image_o_fifodata[7] <= st_write:theiowr.o_fifodata[7]
out_iowr_bl_resized_image_o_fifodata[8] <= st_write:theiowr.o_fifodata[8]
out_iowr_bl_resized_image_o_fifodata[9] <= st_write:theiowr.o_fifodata[9]
out_iowr_bl_resized_image_o_fifodata[10] <= st_write:theiowr.o_fifodata[10]
out_iowr_bl_resized_image_o_fifodata[11] <= st_write:theiowr.o_fifodata[11]
out_iowr_bl_resized_image_o_fifodata[12] <= st_write:theiowr.o_fifodata[12]
out_iowr_bl_resized_image_o_fifodata[13] <= st_write:theiowr.o_fifodata[13]
out_iowr_bl_resized_image_o_fifodata[14] <= st_write:theiowr.o_fifodata[14]
out_iowr_bl_resized_image_o_fifodata[15] <= st_write:theiowr.o_fifodata[15]
out_iowr_bl_resized_image_o_fifodata[16] <= st_write:theiowr.o_fifodata[16]
out_iowr_bl_resized_image_o_fifodata[17] <= st_write:theiowr.o_fifodata[17]
out_iowr_bl_resized_image_o_fifodata[18] <= st_write:theiowr.o_fifodata[18]
out_iowr_bl_resized_image_o_fifodata[19] <= st_write:theiowr.o_fifodata[19]
out_iowr_bl_resized_image_o_fifodata[20] <= st_write:theiowr.o_fifodata[20]
out_iowr_bl_resized_image_o_fifodata[21] <= st_write:theiowr.o_fifodata[21]
out_iowr_bl_resized_image_o_fifodata[22] <= st_write:theiowr.o_fifodata[22]
out_iowr_bl_resized_image_o_fifodata[23] <= st_write:theiowr.o_fifodata[23]
out_iowr_bl_resized_image_o_fifodata[24] <= st_write:theiowr.o_fifodata[24]
out_iowr_bl_resized_image_o_fifodata[25] <= st_write:theiowr.o_fifodata[25]
out_iowr_bl_resized_image_o_fifodata[26] <= st_write:theiowr.o_fifodata[26]
out_iowr_bl_resized_image_o_fifodata[27] <= st_write:theiowr.o_fifodata[27]
out_iowr_bl_resized_image_o_fifodata[28] <= st_write:theiowr.o_fifodata[28]
out_iowr_bl_resized_image_o_fifodata[29] <= st_write:theiowr.o_fifodata[29]
out_iowr_bl_resized_image_o_fifodata[30] <= st_write:theiowr.o_fifodata[30]
out_iowr_bl_resized_image_o_fifodata[31] <= st_write:theiowr.o_fifodata[31]
in_i_stall[0] => st_write:theiowr.i_stall
out_o_stall[0] <= st_write:theiowr.o_stall
clock => st_write:theiowr.clock
resetn => st_write:theiowr.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize|st_write:theiowr
clock => consumed_sidepath.CLK
clock => consumed_downstream.CLK
resetn => consumed_sidepath.ACLR
resetn => consumed_downstream.ACLR
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN0
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_valid => o_valid.IN1
i_valid => o_fifovalid.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => stall_contribution_sidepath.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_startofpacket => o_fifostartofpacket.DATAIN
i_endofpacket => o_fifoendofpacket.DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_ack <= o_ack.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifoready => o_ack.IN1
i_fifoready => stall_contribution_sidepath.IN1
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
o_fifostartofpacket <= i_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_fifoendofpacket <= i_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_b3d1:auto_generated.data[0]
q[0] <= scfifo_b3d1:auto_generated.q[0]
wrreq => scfifo_b3d1:auto_generated.wrreq
rdreq => scfifo_b3d1:auto_generated.rdreq
clock => scfifo_b3d1:auto_generated.clock
aclr => scfifo_b3d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_b3d1:auto_generated.empty
full <= scfifo_b3d1:auto_generated.full
almost_full <= scfifo_b3d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_b3d1:auto_generated.usedw[0]
usedw[1] <= scfifo_b3d1:auto_generated.usedw[1]
usedw[2] <= scfifo_b3d1:auto_generated.usedw[2]
usedw[3] <= scfifo_b3d1:auto_generated.usedw[3]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated
aclr => a_dpfifo_56a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_56a1:dpfifo.clock
data[0] => a_dpfifo_56a1:dpfifo.data[0]
empty <= a_dpfifo_56a1:dpfifo.empty
full <= a_dpfifo_56a1:dpfifo.full
q[0] <= a_dpfifo_56a1:dpfifo.q[0]
rdreq => a_dpfifo_56a1:dpfifo.rreq
usedw[0] <= a_dpfifo_56a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_56a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_56a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_56a1:dpfifo.usedw[3]
wrreq => a_dpfifo_56a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_ldn1:FIFOram.clock0
clock => altsyncram_ldn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ldn1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ldn1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_b3d1:auto_generated.data[0]
q[0] <= scfifo_b3d1:auto_generated.q[0]
wrreq => scfifo_b3d1:auto_generated.wrreq
rdreq => scfifo_b3d1:auto_generated.rdreq
clock => scfifo_b3d1:auto_generated.clock
aclr => scfifo_b3d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_b3d1:auto_generated.empty
full <= scfifo_b3d1:auto_generated.full
almost_full <= scfifo_b3d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_b3d1:auto_generated.usedw[0]
usedw[1] <= scfifo_b3d1:auto_generated.usedw[1]
usedw[2] <= scfifo_b3d1:auto_generated.usedw[2]
usedw[3] <= scfifo_b3d1:auto_generated.usedw[3]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated
aclr => a_dpfifo_56a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_56a1:dpfifo.clock
data[0] => a_dpfifo_56a1:dpfifo.data[0]
empty <= a_dpfifo_56a1:dpfifo.empty
full <= a_dpfifo_56a1:dpfifo.full
q[0] <= a_dpfifo_56a1:dpfifo.q[0]
rdreq => a_dpfifo_56a1:dpfifo.rreq
usedw[0] <= a_dpfifo_56a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_56a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_56a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_56a1:dpfifo.usedw[3]
wrreq => a_dpfifo_56a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_ldn1:FIFOram.clock0
clock => altsyncram_ldn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ldn1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ldn1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x
in_c1_eni2_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_c1_eni2_0[0]
in_c1_eni2_1[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_c1_eni2_1[0]
in_c1_eni2_2[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_c1_eni2_2[0]
in_i_valid[0] => input_accepted_and_q[0].IN1
out_c1_exit789_0[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_0[0]
out_c1_exit789_1[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_1[0]
out_c1_exit789_2[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_2[0]
out_c1_exit789_3[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_3[0]
out_c1_exit789_4[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[0]
out_c1_exit789_4[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[1]
out_c1_exit789_4[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[2]
out_c1_exit789_4[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[3]
out_c1_exit789_4[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[4]
out_c1_exit789_4[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[5]
out_c1_exit789_4[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[6]
out_c1_exit789_4[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[7]
out_c1_exit789_4[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[8]
out_c1_exit789_4[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[9]
out_c1_exit789_4[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[10]
out_c1_exit789_4[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[11]
out_c1_exit789_4[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[12]
out_c1_exit789_4[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[13]
out_c1_exit789_4[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[14]
out_c1_exit789_4[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[15]
out_c1_exit789_4[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[16]
out_c1_exit789_4[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[17]
out_c1_exit789_4[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[18]
out_c1_exit789_4[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[19]
out_c1_exit789_4[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[20]
out_c1_exit789_4[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[21]
out_c1_exit789_4[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[22]
out_c1_exit789_4[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[23]
out_c1_exit789_4[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[24]
out_c1_exit789_4[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[25]
out_c1_exit789_4[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[26]
out_c1_exit789_4[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[27]
out_c1_exit789_4[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[28]
out_c1_exit789_4[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[29]
out_c1_exit789_4[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[30]
out_c1_exit789_4[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_4[31]
out_c1_exit789_5[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[0]
out_c1_exit789_5[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[1]
out_c1_exit789_5[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[2]
out_c1_exit789_5[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[3]
out_c1_exit789_5[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[4]
out_c1_exit789_5[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[5]
out_c1_exit789_5[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[6]
out_c1_exit789_5[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[7]
out_c1_exit789_5[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[8]
out_c1_exit789_5[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[9]
out_c1_exit789_5[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[10]
out_c1_exit789_5[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[11]
out_c1_exit789_5[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[12]
out_c1_exit789_5[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[13]
out_c1_exit789_5[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[14]
out_c1_exit789_5[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[15]
out_c1_exit789_5[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[16]
out_c1_exit789_5[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[17]
out_c1_exit789_5[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[18]
out_c1_exit789_5[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[19]
out_c1_exit789_5[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[20]
out_c1_exit789_5[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[21]
out_c1_exit789_5[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[22]
out_c1_exit789_5[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[23]
out_c1_exit789_5[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[24]
out_c1_exit789_5[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[25]
out_c1_exit789_5[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[26]
out_c1_exit789_5[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[27]
out_c1_exit789_5[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[28]
out_c1_exit789_5[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[29]
out_c1_exit789_5[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[30]
out_c1_exit789_5[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_5[31]
out_c1_exit789_6[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[0]
out_c1_exit789_6[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[1]
out_c1_exit789_6[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[2]
out_c1_exit789_6[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[3]
out_c1_exit789_6[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[4]
out_c1_exit789_6[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[5]
out_c1_exit789_6[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[6]
out_c1_exit789_6[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[7]
out_c1_exit789_6[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[8]
out_c1_exit789_6[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[9]
out_c1_exit789_6[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[10]
out_c1_exit789_6[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[11]
out_c1_exit789_6[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[12]
out_c1_exit789_6[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[13]
out_c1_exit789_6[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[14]
out_c1_exit789_6[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[15]
out_c1_exit789_6[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[16]
out_c1_exit789_6[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[17]
out_c1_exit789_6[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[18]
out_c1_exit789_6[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[19]
out_c1_exit789_6[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[20]
out_c1_exit789_6[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[21]
out_c1_exit789_6[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[22]
out_c1_exit789_6[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[23]
out_c1_exit789_6[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[24]
out_c1_exit789_6[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[25]
out_c1_exit789_6[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[26]
out_c1_exit789_6[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[27]
out_c1_exit789_6[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[28]
out_c1_exit789_6[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[29]
out_c1_exit789_6[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[30]
out_c1_exit789_6[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_6[31]
out_c1_exit789_7[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_7[0]
out_c1_exit789_8[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_data_out_8[0]
out_o_valid[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_valid_out[0]
in_intel_reserved_ffwd_1_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_1_0[31]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0] <= i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0]
in_intel_reserved_ffwd_2_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[0]
in_intel_reserved_ffwd_2_0[1] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[1]
in_intel_reserved_ffwd_2_0[2] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[2]
in_intel_reserved_ffwd_2_0[3] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[3]
in_intel_reserved_ffwd_2_0[4] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[4]
in_intel_reserved_ffwd_2_0[5] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[5]
in_intel_reserved_ffwd_2_0[6] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[6]
in_intel_reserved_ffwd_2_0[7] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[7]
in_intel_reserved_ffwd_2_0[8] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[8]
in_intel_reserved_ffwd_2_0[9] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[9]
in_intel_reserved_ffwd_2_0[10] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[10]
in_intel_reserved_ffwd_2_0[11] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[11]
in_intel_reserved_ffwd_2_0[12] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[12]
in_intel_reserved_ffwd_2_0[13] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[13]
in_intel_reserved_ffwd_2_0[14] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[14]
in_intel_reserved_ffwd_2_0[15] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[15]
in_intel_reserved_ffwd_2_0[16] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[16]
in_intel_reserved_ffwd_2_0[17] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[17]
in_intel_reserved_ffwd_2_0[18] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[18]
in_intel_reserved_ffwd_2_0[19] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[19]
in_intel_reserved_ffwd_2_0[20] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[20]
in_intel_reserved_ffwd_2_0[21] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[21]
in_intel_reserved_ffwd_2_0[22] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[22]
in_intel_reserved_ffwd_2_0[23] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[23]
in_intel_reserved_ffwd_2_0[24] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[24]
in_intel_reserved_ffwd_2_0[25] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[25]
in_intel_reserved_ffwd_2_0[26] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[26]
in_intel_reserved_ffwd_2_0[27] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[27]
in_intel_reserved_ffwd_2_0[28] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[28]
in_intel_reserved_ffwd_2_0[29] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[29]
in_intel_reserved_ffwd_2_0[30] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[30]
in_intel_reserved_ffwd_2_0[31] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_2_0[31]
in_intel_reserved_ffwd_3_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[0]
in_intel_reserved_ffwd_3_0[1] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[1]
in_intel_reserved_ffwd_3_0[2] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[2]
in_intel_reserved_ffwd_3_0[3] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[3]
in_intel_reserved_ffwd_3_0[4] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[4]
in_intel_reserved_ffwd_3_0[5] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[5]
in_intel_reserved_ffwd_3_0[6] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[6]
in_intel_reserved_ffwd_3_0[7] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[7]
in_intel_reserved_ffwd_3_0[8] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[8]
in_intel_reserved_ffwd_3_0[9] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[9]
in_intel_reserved_ffwd_3_0[10] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[10]
in_intel_reserved_ffwd_3_0[11] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[11]
in_intel_reserved_ffwd_3_0[12] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[12]
in_intel_reserved_ffwd_3_0[13] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[13]
in_intel_reserved_ffwd_3_0[14] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[14]
in_intel_reserved_ffwd_3_0[15] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[15]
in_intel_reserved_ffwd_3_0[16] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[16]
in_intel_reserved_ffwd_3_0[17] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[17]
in_intel_reserved_ffwd_3_0[18] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[18]
in_intel_reserved_ffwd_3_0[19] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[19]
in_intel_reserved_ffwd_3_0[20] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[20]
in_intel_reserved_ffwd_3_0[21] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[21]
in_intel_reserved_ffwd_3_0[22] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[22]
in_intel_reserved_ffwd_3_0[23] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[23]
in_intel_reserved_ffwd_3_0[24] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[24]
in_intel_reserved_ffwd_3_0[25] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[25]
in_intel_reserved_ffwd_3_0[26] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[26]
in_intel_reserved_ffwd_3_0[27] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[27]
in_intel_reserved_ffwd_3_0[28] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[28]
in_intel_reserved_ffwd_3_0[29] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[29]
in_intel_reserved_ffwd_3_0[30] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[30]
in_intel_reserved_ffwd_3_0[31] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_3_0[31]
in_intel_reserved_ffwd_4_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_4_0[0]
in_intel_reserved_ffwd_5_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_5_0[0]
in_intel_reserved_ffwd_6_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[0]
in_intel_reserved_ffwd_6_0[1] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[1]
in_intel_reserved_ffwd_6_0[2] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[2]
in_intel_reserved_ffwd_6_0[3] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[3]
in_intel_reserved_ffwd_6_0[4] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[4]
in_intel_reserved_ffwd_6_0[5] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[5]
in_intel_reserved_ffwd_6_0[6] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[6]
in_intel_reserved_ffwd_6_0[7] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[7]
in_intel_reserved_ffwd_6_0[8] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[8]
in_intel_reserved_ffwd_6_0[9] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[9]
in_intel_reserved_ffwd_6_0[10] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[10]
in_intel_reserved_ffwd_6_0[11] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[11]
in_intel_reserved_ffwd_6_0[12] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[12]
in_intel_reserved_ffwd_6_0[13] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[13]
in_intel_reserved_ffwd_6_0[14] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[14]
in_intel_reserved_ffwd_6_0[15] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[15]
in_intel_reserved_ffwd_6_0[16] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[16]
in_intel_reserved_ffwd_6_0[17] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[17]
in_intel_reserved_ffwd_6_0[18] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[18]
in_intel_reserved_ffwd_6_0[19] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[19]
in_intel_reserved_ffwd_6_0[20] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[20]
in_intel_reserved_ffwd_6_0[21] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[21]
in_intel_reserved_ffwd_6_0[22] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[22]
in_intel_reserved_ffwd_6_0[23] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[23]
in_intel_reserved_ffwd_6_0[24] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[24]
in_intel_reserved_ffwd_6_0[25] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[25]
in_intel_reserved_ffwd_6_0[26] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[26]
in_intel_reserved_ffwd_6_0[27] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[27]
in_intel_reserved_ffwd_6_0[28] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[28]
in_intel_reserved_ffwd_6_0[29] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[29]
in_intel_reserved_ffwd_6_0[30] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[30]
in_intel_reserved_ffwd_6_0[31] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[31]
in_intel_reserved_ffwd_6_0[32] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_6_0[32]
in_pipeline_stall_in[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.out_pipeline_valid_out[0]
in_intel_reserved_ffwd_0_0[0] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.in_intel_reserved_ffwd_0_0[31]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0] <= i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0]
in_i_stall[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.clock
clock => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.clock
resetn => i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x.resetn
resetn => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x
in_c1_eni2_0[0] => ~NO_FANOUT~
in_c1_eni2_1[0] => i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize.in_dir[0]
in_c1_eni2_1[0] => dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1.xin[0]
in_c1_eni2_1[0] => i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize.in_dir[0]
in_c1_eni2_2[0] => i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.in_data_in[0]
in_i_valid[0] => dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1.xin[0]
in_i_valid[0] => i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize.in_valid_in[0]
in_i_valid[0] => i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize.in_valid_in[0]
in_i_valid[0] => i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize.in_valid_in[0]
in_intel_reserved_ffwd_0_0[0] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[0] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[1] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[2] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[3] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[4] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[5] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[6] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[7] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[8] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[9] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[10] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[11] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[12] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[13] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[14] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[15] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[16] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[17] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[18] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[19] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[20] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[21] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[22] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[23] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[24] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[25] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[26] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[27] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[28] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[29] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[30] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_0_0[31] => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_1_0[0] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_2_0[0] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[0]
in_intel_reserved_ffwd_2_0[0] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[0]
in_intel_reserved_ffwd_2_0[1] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[1]
in_intel_reserved_ffwd_2_0[1] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[1]
in_intel_reserved_ffwd_2_0[2] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[2]
in_intel_reserved_ffwd_2_0[2] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[2]
in_intel_reserved_ffwd_2_0[3] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[3]
in_intel_reserved_ffwd_2_0[3] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[3]
in_intel_reserved_ffwd_2_0[4] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[4]
in_intel_reserved_ffwd_2_0[4] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[4]
in_intel_reserved_ffwd_2_0[5] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[5]
in_intel_reserved_ffwd_2_0[5] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[5]
in_intel_reserved_ffwd_2_0[6] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[6]
in_intel_reserved_ffwd_2_0[6] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[6]
in_intel_reserved_ffwd_2_0[7] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[7]
in_intel_reserved_ffwd_2_0[7] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[7]
in_intel_reserved_ffwd_2_0[8] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[8]
in_intel_reserved_ffwd_2_0[8] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[8]
in_intel_reserved_ffwd_2_0[9] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[9]
in_intel_reserved_ffwd_2_0[9] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[9]
in_intel_reserved_ffwd_2_0[10] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[10]
in_intel_reserved_ffwd_2_0[10] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[10]
in_intel_reserved_ffwd_2_0[11] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[11]
in_intel_reserved_ffwd_2_0[11] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[11]
in_intel_reserved_ffwd_2_0[12] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[12]
in_intel_reserved_ffwd_2_0[12] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[12]
in_intel_reserved_ffwd_2_0[13] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[13]
in_intel_reserved_ffwd_2_0[13] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[13]
in_intel_reserved_ffwd_2_0[14] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[14]
in_intel_reserved_ffwd_2_0[14] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[14]
in_intel_reserved_ffwd_2_0[15] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[15]
in_intel_reserved_ffwd_2_0[15] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[15]
in_intel_reserved_ffwd_2_0[16] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[16]
in_intel_reserved_ffwd_2_0[16] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[16]
in_intel_reserved_ffwd_2_0[17] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[17]
in_intel_reserved_ffwd_2_0[17] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[17]
in_intel_reserved_ffwd_2_0[18] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[18]
in_intel_reserved_ffwd_2_0[18] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[18]
in_intel_reserved_ffwd_2_0[19] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[19]
in_intel_reserved_ffwd_2_0[19] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[19]
in_intel_reserved_ffwd_2_0[20] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[20]
in_intel_reserved_ffwd_2_0[20] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[20]
in_intel_reserved_ffwd_2_0[21] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[21]
in_intel_reserved_ffwd_2_0[21] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[21]
in_intel_reserved_ffwd_2_0[22] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[22]
in_intel_reserved_ffwd_2_0[22] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[22]
in_intel_reserved_ffwd_2_0[23] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[23]
in_intel_reserved_ffwd_2_0[23] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[23]
in_intel_reserved_ffwd_2_0[24] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[24]
in_intel_reserved_ffwd_2_0[24] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[24]
in_intel_reserved_ffwd_2_0[25] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[25]
in_intel_reserved_ffwd_2_0[25] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[25]
in_intel_reserved_ffwd_2_0[26] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[26]
in_intel_reserved_ffwd_2_0[26] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[26]
in_intel_reserved_ffwd_2_0[27] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[27]
in_intel_reserved_ffwd_2_0[27] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[27]
in_intel_reserved_ffwd_2_0[28] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[28]
in_intel_reserved_ffwd_2_0[28] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[28]
in_intel_reserved_ffwd_2_0[29] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[29]
in_intel_reserved_ffwd_2_0[29] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[29]
in_intel_reserved_ffwd_2_0[30] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[30]
in_intel_reserved_ffwd_2_0[30] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[30]
in_intel_reserved_ffwd_2_0[31] => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.in_intel_reserved_ffwd_2_0[31]
in_intel_reserved_ffwd_2_0[31] => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.in_intel_reserved_ffwd_2_0[31]
in_intel_reserved_ffwd_3_0[0] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[0]
in_intel_reserved_ffwd_3_0[0] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[0]
in_intel_reserved_ffwd_3_0[1] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[1]
in_intel_reserved_ffwd_3_0[1] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[1]
in_intel_reserved_ffwd_3_0[2] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[2]
in_intel_reserved_ffwd_3_0[2] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[2]
in_intel_reserved_ffwd_3_0[3] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[3]
in_intel_reserved_ffwd_3_0[3] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[3]
in_intel_reserved_ffwd_3_0[4] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[4]
in_intel_reserved_ffwd_3_0[4] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[4]
in_intel_reserved_ffwd_3_0[5] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[5]
in_intel_reserved_ffwd_3_0[5] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[5]
in_intel_reserved_ffwd_3_0[6] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[6]
in_intel_reserved_ffwd_3_0[6] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[6]
in_intel_reserved_ffwd_3_0[7] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[7]
in_intel_reserved_ffwd_3_0[7] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[7]
in_intel_reserved_ffwd_3_0[8] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[8]
in_intel_reserved_ffwd_3_0[8] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[8]
in_intel_reserved_ffwd_3_0[9] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[9]
in_intel_reserved_ffwd_3_0[9] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[9]
in_intel_reserved_ffwd_3_0[10] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[10]
in_intel_reserved_ffwd_3_0[10] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[10]
in_intel_reserved_ffwd_3_0[11] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[11]
in_intel_reserved_ffwd_3_0[11] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[11]
in_intel_reserved_ffwd_3_0[12] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[12]
in_intel_reserved_ffwd_3_0[12] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[12]
in_intel_reserved_ffwd_3_0[13] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[13]
in_intel_reserved_ffwd_3_0[13] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[13]
in_intel_reserved_ffwd_3_0[14] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[14]
in_intel_reserved_ffwd_3_0[14] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[14]
in_intel_reserved_ffwd_3_0[15] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[15]
in_intel_reserved_ffwd_3_0[15] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[15]
in_intel_reserved_ffwd_3_0[16] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[16]
in_intel_reserved_ffwd_3_0[16] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[16]
in_intel_reserved_ffwd_3_0[17] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[17]
in_intel_reserved_ffwd_3_0[17] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[17]
in_intel_reserved_ffwd_3_0[18] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[18]
in_intel_reserved_ffwd_3_0[18] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[18]
in_intel_reserved_ffwd_3_0[19] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[19]
in_intel_reserved_ffwd_3_0[19] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[19]
in_intel_reserved_ffwd_3_0[20] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[20]
in_intel_reserved_ffwd_3_0[20] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[20]
in_intel_reserved_ffwd_3_0[21] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[21]
in_intel_reserved_ffwd_3_0[21] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[21]
in_intel_reserved_ffwd_3_0[22] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[22]
in_intel_reserved_ffwd_3_0[22] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[22]
in_intel_reserved_ffwd_3_0[23] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[23]
in_intel_reserved_ffwd_3_0[23] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[23]
in_intel_reserved_ffwd_3_0[24] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[24]
in_intel_reserved_ffwd_3_0[24] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[24]
in_intel_reserved_ffwd_3_0[25] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[25]
in_intel_reserved_ffwd_3_0[25] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[25]
in_intel_reserved_ffwd_3_0[26] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[26]
in_intel_reserved_ffwd_3_0[26] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[26]
in_intel_reserved_ffwd_3_0[27] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[27]
in_intel_reserved_ffwd_3_0[27] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[27]
in_intel_reserved_ffwd_3_0[28] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[28]
in_intel_reserved_ffwd_3_0[28] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[28]
in_intel_reserved_ffwd_3_0[29] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[29]
in_intel_reserved_ffwd_3_0[29] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[29]
in_intel_reserved_ffwd_3_0[30] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[30]
in_intel_reserved_ffwd_3_0[30] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[30]
in_intel_reserved_ffwd_3_0[31] => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.in_intel_reserved_ffwd_3_0[31]
in_intel_reserved_ffwd_3_0[31] => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.in_intel_reserved_ffwd_3_0[31]
in_intel_reserved_ffwd_4_0[0] => i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize.in_intel_reserved_ffwd_4_0[0]
in_intel_reserved_ffwd_4_0[0] => i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize.in_intel_reserved_ffwd_4_0[0]
in_intel_reserved_ffwd_5_0[0] => i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize.in_intel_reserved_ffwd_5_0[0]
in_intel_reserved_ffwd_6_0[0] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[0]
in_intel_reserved_ffwd_6_0[1] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[1]
in_intel_reserved_ffwd_6_0[2] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[2]
in_intel_reserved_ffwd_6_0[3] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[3]
in_intel_reserved_ffwd_6_0[4] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[4]
in_intel_reserved_ffwd_6_0[5] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[5]
in_intel_reserved_ffwd_6_0[6] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[6]
in_intel_reserved_ffwd_6_0[7] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[7]
in_intel_reserved_ffwd_6_0[8] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[8]
in_intel_reserved_ffwd_6_0[9] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[9]
in_intel_reserved_ffwd_6_0[10] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[10]
in_intel_reserved_ffwd_6_0[11] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[11]
in_intel_reserved_ffwd_6_0[12] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[12]
in_intel_reserved_ffwd_6_0[13] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[13]
in_intel_reserved_ffwd_6_0[14] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[14]
in_intel_reserved_ffwd_6_0[15] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[15]
in_intel_reserved_ffwd_6_0[16] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[16]
in_intel_reserved_ffwd_6_0[17] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[17]
in_intel_reserved_ffwd_6_0[18] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[18]
in_intel_reserved_ffwd_6_0[19] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[19]
in_intel_reserved_ffwd_6_0[20] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[20]
in_intel_reserved_ffwd_6_0[21] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[21]
in_intel_reserved_ffwd_6_0[22] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[22]
in_intel_reserved_ffwd_6_0[23] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[23]
in_intel_reserved_ffwd_6_0[24] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[24]
in_intel_reserved_ffwd_6_0[25] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[25]
in_intel_reserved_ffwd_6_0[26] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[26]
in_intel_reserved_ffwd_6_0[27] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[27]
in_intel_reserved_ffwd_6_0[28] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[28]
in_intel_reserved_ffwd_6_0[29] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[29]
in_intel_reserved_ffwd_6_0[30] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[30]
in_intel_reserved_ffwd_6_0[31] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[31]
in_intel_reserved_ffwd_6_0[32] => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.in_intel_reserved_ffwd_6_0[32]
out_c1_exi8_0[0] <= <GND>
out_c1_exi8_1[0] <= dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5.xout[0]
out_c1_exi8_2[0] <= dspba_delay:i_or_cond_resize_delay.xout[0]
out_c1_exi8_3[0] <= i_first_cleanup_xor_or_resize_q.DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_4[0] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[0]
out_c1_exi8_4[1] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[1]
out_c1_exi8_4[2] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[2]
out_c1_exi8_4[3] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[3]
out_c1_exi8_4[4] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[4]
out_c1_exi8_4[5] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[5]
out_c1_exi8_4[6] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[6]
out_c1_exi8_4[7] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[7]
out_c1_exi8_4[8] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[8]
out_c1_exi8_4[9] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[9]
out_c1_exi8_4[10] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[10]
out_c1_exi8_4[11] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[11]
out_c1_exi8_4[12] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[12]
out_c1_exi8_4[13] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[13]
out_c1_exi8_4[14] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[14]
out_c1_exi8_4[15] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[15]
out_c1_exi8_4[16] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[16]
out_c1_exi8_4[17] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[17]
out_c1_exi8_4[18] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[18]
out_c1_exi8_4[19] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[19]
out_c1_exi8_4[20] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[20]
out_c1_exi8_4[21] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[21]
out_c1_exi8_4[22] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[22]
out_c1_exi8_4[23] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[23]
out_c1_exi8_4[24] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[24]
out_c1_exi8_4[25] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[25]
out_c1_exi8_4[26] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[26]
out_c1_exi8_4[27] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[27]
out_c1_exi8_4[28] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[28]
out_c1_exi8_4[29] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[29]
out_c1_exi8_4[30] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[30]
out_c1_exi8_4[31] <= dspba_delay:redist8_i_reduction_resize_1_resize_q_3.xout[31]
out_c1_exi8_5[0] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[0]
out_c1_exi8_5[1] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[1]
out_c1_exi8_5[2] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[2]
out_c1_exi8_5[3] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[3]
out_c1_exi8_5[4] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[4]
out_c1_exi8_5[5] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[5]
out_c1_exi8_5[6] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[6]
out_c1_exi8_5[7] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[7]
out_c1_exi8_5[8] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[8]
out_c1_exi8_5[9] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[9]
out_c1_exi8_5[10] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[10]
out_c1_exi8_5[11] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[11]
out_c1_exi8_5[12] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[12]
out_c1_exi8_5[13] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[13]
out_c1_exi8_5[14] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[14]
out_c1_exi8_5[15] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[15]
out_c1_exi8_5[16] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[16]
out_c1_exi8_5[17] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[17]
out_c1_exi8_5[18] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[18]
out_c1_exi8_5[19] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[19]
out_c1_exi8_5[20] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[20]
out_c1_exi8_5[21] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[21]
out_c1_exi8_5[22] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[22]
out_c1_exi8_5[23] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[23]
out_c1_exi8_5[24] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[24]
out_c1_exi8_5[25] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[25]
out_c1_exi8_5[26] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[26]
out_c1_exi8_5[27] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[27]
out_c1_exi8_5[28] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[28]
out_c1_exi8_5[29] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[29]
out_c1_exi8_5[30] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[30]
out_c1_exi8_5[31] <= dspba_delay:redist5_i_sub31_add28_resize_q_2.xout[31]
out_c1_exi8_6[0] <= i_mul56_resize_s1[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[1] <= i_mul56_resize_s1[1].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[2] <= i_mul56_resize_s1[2].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[3] <= i_mul56_resize_s1[3].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[4] <= i_mul56_resize_s1[4].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[5] <= i_mul56_resize_s1[5].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[6] <= i_mul56_resize_s1[6].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[7] <= i_mul56_resize_s1[7].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[8] <= i_mul56_resize_s1[8].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[9] <= i_mul56_resize_s1[9].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[10] <= i_mul56_resize_s1[10].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[11] <= i_mul56_resize_s1[11].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[12] <= i_mul56_resize_s1[12].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[13] <= i_mul56_resize_s1[13].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[14] <= i_mul56_resize_s1[14].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[15] <= i_mul56_resize_s1[15].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_6[16] <= <GND>
out_c1_exi8_6[17] <= <GND>
out_c1_exi8_6[18] <= <GND>
out_c1_exi8_6[19] <= <GND>
out_c1_exi8_6[20] <= <GND>
out_c1_exi8_6[21] <= <GND>
out_c1_exi8_6[22] <= <GND>
out_c1_exi8_6[23] <= <GND>
out_c1_exi8_6[24] <= <GND>
out_c1_exi8_6[25] <= <GND>
out_c1_exi8_6[26] <= <GND>
out_c1_exi8_6[27] <= <GND>
out_c1_exi8_6[28] <= <GND>
out_c1_exi8_6[29] <= <GND>
out_c1_exi8_6[30] <= <GND>
out_c1_exi8_6[31] <= <GND>
out_c1_exi8_7[0] <= i_first_cleanup_xor770_or_resize_q.DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi8_8[0] <= dspba_delay:i_masked_resize_delay.xout[0]
out_o_valid[0] <= dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5.xout[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_valid_out[0] <= i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.out_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_resize_exiting_stall_out[0] <= i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.out_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.out_pipeline_valid_out[0]
clock => dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1.clk
clock => i_cmp2_resize_o[33].CLK
clock => i_cmp3_resize_o[33].CLK
clock => i_mul56_resize_s1[0].CLK
clock => i_mul56_resize_s1[1].CLK
clock => i_mul56_resize_s1[2].CLK
clock => i_mul56_resize_s1[3].CLK
clock => i_mul56_resize_s1[4].CLK
clock => i_mul56_resize_s1[5].CLK
clock => i_mul56_resize_s1[6].CLK
clock => i_mul56_resize_s1[7].CLK
clock => i_mul56_resize_s1[8].CLK
clock => i_mul56_resize_s1[9].CLK
clock => i_mul56_resize_s1[10].CLK
clock => i_mul56_resize_s1[11].CLK
clock => i_mul56_resize_s1[12].CLK
clock => i_mul56_resize_s1[13].CLK
clock => i_mul56_resize_s1[14].CLK
clock => i_mul56_resize_s1[15].CLK
clock => i_mul56_resize_b0[0].CLK
clock => i_mul56_resize_b0[1].CLK
clock => i_mul56_resize_b0[2].CLK
clock => i_mul56_resize_b0[3].CLK
clock => i_mul56_resize_b0[4].CLK
clock => i_mul56_resize_b0[5].CLK
clock => i_mul56_resize_b0[6].CLK
clock => i_mul56_resize_b0[7].CLK
clock => i_mul56_resize_a0[0].CLK
clock => i_mul56_resize_a0[1].CLK
clock => i_mul56_resize_a0[2].CLK
clock => i_mul56_resize_a0[3].CLK
clock => i_mul56_resize_a0[4].CLK
clock => i_mul56_resize_a0[5].CLK
clock => i_mul56_resize_a0[6].CLK
clock => i_mul56_resize_a0[7].CLK
clock => i_cmp41_resize_o[33].CLK
clock => i_accumrow_0125_replace_phi_resize_q[0].CLK
clock => i_accumrow_0125_replace_phi_resize_q[1].CLK
clock => i_accumrow_0125_replace_phi_resize_q[2].CLK
clock => i_accumrow_0125_replace_phi_resize_q[3].CLK
clock => i_accumrow_0125_replace_phi_resize_q[4].CLK
clock => i_accumrow_0125_replace_phi_resize_q[5].CLK
clock => i_accumrow_0125_replace_phi_resize_q[6].CLK
clock => i_accumrow_0125_replace_phi_resize_q[7].CLK
clock => i_accumrow_0125_replace_phi_resize_q[8].CLK
clock => i_accumrow_0125_replace_phi_resize_q[9].CLK
clock => i_accumrow_0125_replace_phi_resize_q[10].CLK
clock => i_accumrow_0125_replace_phi_resize_q[11].CLK
clock => i_accumrow_0125_replace_phi_resize_q[12].CLK
clock => i_accumrow_0125_replace_phi_resize_q[13].CLK
clock => i_accumrow_0125_replace_phi_resize_q[14].CLK
clock => i_accumrow_0125_replace_phi_resize_q[15].CLK
clock => i_accumrow_0125_replace_phi_resize_q[16].CLK
clock => i_accumrow_0125_replace_phi_resize_q[17].CLK
clock => i_accumrow_0125_replace_phi_resize_q[18].CLK
clock => i_accumrow_0125_replace_phi_resize_q[19].CLK
clock => i_accumrow_0125_replace_phi_resize_q[20].CLK
clock => i_accumrow_0125_replace_phi_resize_q[21].CLK
clock => i_accumrow_0125_replace_phi_resize_q[22].CLK
clock => i_accumrow_0125_replace_phi_resize_q[23].CLK
clock => i_accumrow_0125_replace_phi_resize_q[24].CLK
clock => i_accumrow_0125_replace_phi_resize_q[25].CLK
clock => i_accumrow_0125_replace_phi_resize_q[26].CLK
clock => i_accumrow_0125_replace_phi_resize_q[27].CLK
clock => i_accumrow_0125_replace_phi_resize_q[28].CLK
clock => i_accumrow_0125_replace_phi_resize_q[29].CLK
clock => i_accumrow_0125_replace_phi_resize_q[30].CLK
clock => i_accumrow_0125_replace_phi_resize_q[31].CLK
clock => i_cmp36_resize_o[33].CLK
clock => i_cmp38_resize_o[33].CLK
clock => i_cond_resize_q[0].CLK
clock => i_cond_resize_q[1].CLK
clock => i_cond_resize_q[2].CLK
clock => i_cond_resize_q[3].CLK
clock => i_cond_resize_q[4].CLK
clock => i_cond_resize_q[5].CLK
clock => i_cond_resize_q[6].CLK
clock => i_cond_resize_q[7].CLK
clock => i_cond_resize_q[8].CLK
clock => i_cond_resize_q[9].CLK
clock => i_cond_resize_q[10].CLK
clock => i_cond_resize_q[11].CLK
clock => i_cond_resize_q[12].CLK
clock => i_cond_resize_q[13].CLK
clock => i_cond_resize_q[14].CLK
clock => i_cond_resize_q[15].CLK
clock => i_cond_resize_q[16].CLK
clock => i_cond_resize_q[17].CLK
clock => i_cond_resize_q[18].CLK
clock => i_cond_resize_q[19].CLK
clock => i_cond_resize_q[20].CLK
clock => i_cond_resize_q[21].CLK
clock => i_cond_resize_q[22].CLK
clock => i_cond_resize_q[23].CLK
clock => i_cond_resize_q[24].CLK
clock => i_cond_resize_q[25].CLK
clock => i_cond_resize_q[26].CLK
clock => i_cond_resize_q[27].CLK
clock => i_cond_resize_q[28].CLK
clock => i_cond_resize_q[29].CLK
clock => i_cond_resize_q[30].CLK
clock => i_cond_resize_q[31].CLK
clock => dspba_delay:redist25_sync_in_aunroll_x_in_i_valid_2.clk
clock => dspba_delay:redist26_sync_in_aunroll_x_in_i_valid_3.clk
clock => dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5.clk
clock => i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize.clock
clock => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.clock
clock => i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize.clock
clock => i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize.clock
clock => i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize.clock
clock => i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize.clock
clock => i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize.clock
clock => i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize.clock
clock => i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.clock
clock => dspba_delay:redist17_i_acl_pipeline_keep_going_resize_out_data_out_1.clk
clock => dspba_delay:redist18_i_acl_pipeline_keep_going_resize_out_data_out_2.clk
clock => dspba_delay:redist19_i_acl_pipeline_keep_going_resize_out_data_out_3.clk
clock => i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize.clock
clock => dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1.clk
clock => dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2.clk
clock => dspba_delay:redist23_sync_in_aunroll_x_in_c1_eni2_1_3.clk
clock => i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize.clock
clock => dspba_delay:redist9_i_first_cleanup_resize_q_1.clk
clock => dspba_delay:redist4_i_unnamed_resize116_q_1.clk
clock => dspba_delay:i_masked_resize_delay.clk
clock => dspba_delay:redist2_i_xor_resize_q_2.clk
clock => i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize.clock
clock => i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize.clock
clock => dspba_delay:redist16_i_acl_pop_i32_col_0124_pop24_resize_out_data_out_1.clk
clock => dspba_delay:redist11_i_cmp38_resize_c_3.clk
clock => i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize.clock
clock => i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize.clock
clock => dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1.clk
clock => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.clock
clock => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.clock
clock => i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize.clock
clock => i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize.clock
clock => i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize.clock
clock => i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize.clock
clock => dspba_delay:redist0_x1_uid267_i_cmp160_resize_b_1.clk
clock => dspba_delay:eq1_uid283_i_cmp19_resize_delay.clk
clock => dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1.clk
clock => dspba_delay:eq0_uid280_i_cmp19_resize_delay.clk
clock => dspba_delay:redist3_i_unnamed_resize92_vt_select_0_b_1.clk
clock => dspba_delay:i_tobool34_resize_delay.clk
clock => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.clock
clock => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.clock
clock => i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize.clock
clock => i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize.clock
clock => dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1.clk
clock => dspba_delay:redist12_i_cmp29_resize_c_1.clk
clock => dspba_delay:i_reduction_resize_8_resize_delay.clk
clock => i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize.clock
clock => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.clock
clock => dspba_delay:redist28_bgTrunc_i_sub40_resize_sel_x_b_1.clk
clock => dspba_delay:i_reduction_resize_7_resize_delay.clk
clock => dspba_delay:redist6_i_reduction_resize_7_resize_q_2.clk
clock => dspba_delay:redist7_i_reduction_resize_1_resize_q_1.clk
clock => dspba_delay:redist5_i_sub31_add28_resize_q_2.clk
clock => dspba_delay:redist8_i_reduction_resize_1_resize_q_3.clk
clock => i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize.clock
clock => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.clock
clock => dspba_delay:redist10_i_cmp3_resize_c_3.clk
clock => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.clock
clock => dspba_delay:eq1_uid276_i_cmp162_resize_delay.clk
clock => dspba_delay:eq0_uid273_i_cmp162_resize_delay.clk
clock => dspba_delay:redist13_i_add164_resize_vt_select_0_b_1.clk
clock => i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize.clock
clock => i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize.clock
clock => dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1.clk
clock => dspba_delay:i_or_cond_resize_delay.clk
clock => dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5.clk
resetn => dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1.aclr
resetn => dspba_delay:redist25_sync_in_aunroll_x_in_i_valid_2.aclr
resetn => dspba_delay:redist26_sync_in_aunroll_x_in_i_valid_3.aclr
resetn => dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5.aclr
resetn => i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize.resetn
resetn => i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize.resetn
resetn => i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize.resetn
resetn => i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize.resetn
resetn => i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize.resetn
resetn => i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize.resetn
resetn => i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize.resetn
resetn => i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize.resetn
resetn => i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize.resetn
resetn => dspba_delay:redist17_i_acl_pipeline_keep_going_resize_out_data_out_1.aclr
resetn => dspba_delay:redist18_i_acl_pipeline_keep_going_resize_out_data_out_2.aclr
resetn => dspba_delay:redist19_i_acl_pipeline_keep_going_resize_out_data_out_3.aclr
resetn => i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize.resetn
resetn => dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1.aclr
resetn => dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2.aclr
resetn => dspba_delay:redist23_sync_in_aunroll_x_in_c1_eni2_1_3.aclr
resetn => i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize.resetn
resetn => dspba_delay:redist9_i_first_cleanup_resize_q_1.aclr
resetn => dspba_delay:redist4_i_unnamed_resize116_q_1.aclr
resetn => dspba_delay:i_masked_resize_delay.aclr
resetn => dspba_delay:redist2_i_xor_resize_q_2.aclr
resetn => i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize.resetn
resetn => i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize.resetn
resetn => dspba_delay:redist16_i_acl_pop_i32_col_0124_pop24_resize_out_data_out_1.aclr
resetn => dspba_delay:redist11_i_cmp38_resize_c_3.aclr
resetn => i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize.resetn
resetn => i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize.resetn
resetn => dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1.aclr
resetn => i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize.resetn
resetn => i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize.resetn
resetn => i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize.resetn
resetn => i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize.resetn
resetn => i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize.resetn
resetn => i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize.resetn
resetn => dspba_delay:redist0_x1_uid267_i_cmp160_resize_b_1.aclr
resetn => dspba_delay:eq1_uid283_i_cmp19_resize_delay.aclr
resetn => dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1.aclr
resetn => dspba_delay:eq0_uid280_i_cmp19_resize_delay.aclr
resetn => dspba_delay:redist3_i_unnamed_resize92_vt_select_0_b_1.aclr
resetn => dspba_delay:i_tobool34_resize_delay.aclr
resetn => i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize.resetn
resetn => i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize.resetn
resetn => i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize.resetn
resetn => i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize.resetn
resetn => dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1.aclr
resetn => dspba_delay:redist12_i_cmp29_resize_c_1.aclr
resetn => dspba_delay:i_reduction_resize_8_resize_delay.aclr
resetn => i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize.resetn
resetn => i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize.resetn
resetn => dspba_delay:redist28_bgTrunc_i_sub40_resize_sel_x_b_1.aclr
resetn => dspba_delay:i_reduction_resize_7_resize_delay.aclr
resetn => dspba_delay:redist6_i_reduction_resize_7_resize_q_2.aclr
resetn => dspba_delay:redist7_i_reduction_resize_1_resize_q_1.aclr
resetn => dspba_delay:redist5_i_sub31_add28_resize_q_2.aclr
resetn => dspba_delay:redist8_i_reduction_resize_1_resize_q_3.aclr
resetn => i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize.resetn
resetn => i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize.resetn
resetn => dspba_delay:redist10_i_cmp3_resize_c_3.aclr
resetn => i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize.resetn
resetn => dspba_delay:eq1_uid276_i_cmp162_resize_delay.aclr
resetn => dspba_delay:eq0_uid273_i_cmp162_resize_delay.aclr
resetn => dspba_delay:redist13_i_add164_resize_vt_select_0_b_1.aclr
resetn => i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize.resetn
resetn => i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize.resetn
resetn => dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1.aclr
resetn => dspba_delay:i_or_cond_resize_delay.aclr
resetn => dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5.aclr
resetn => i_mul56_resize_s1[0].ACLR
resetn => i_mul56_resize_s1[1].ACLR
resetn => i_mul56_resize_s1[2].ACLR
resetn => i_mul56_resize_s1[3].ACLR
resetn => i_mul56_resize_s1[4].ACLR
resetn => i_mul56_resize_s1[5].ACLR
resetn => i_mul56_resize_s1[6].ACLR
resetn => i_mul56_resize_s1[7].ACLR
resetn => i_mul56_resize_s1[8].ACLR
resetn => i_mul56_resize_s1[9].ACLR
resetn => i_mul56_resize_s1[10].ACLR
resetn => i_mul56_resize_s1[11].ACLR
resetn => i_mul56_resize_s1[12].ACLR
resetn => i_mul56_resize_s1[13].ACLR
resetn => i_mul56_resize_s1[14].ACLR
resetn => i_mul56_resize_s1[15].ACLR
resetn => i_mul56_resize_b0[0].ACLR
resetn => i_mul56_resize_b0[1].ACLR
resetn => i_mul56_resize_b0[2].ACLR
resetn => i_mul56_resize_b0[3].ACLR
resetn => i_mul56_resize_b0[4].ACLR
resetn => i_mul56_resize_b0[5].ACLR
resetn => i_mul56_resize_b0[6].ACLR
resetn => i_mul56_resize_b0[7].ACLR
resetn => i_mul56_resize_a0[0].ACLR
resetn => i_mul56_resize_a0[1].ACLR
resetn => i_mul56_resize_a0[2].ACLR
resetn => i_mul56_resize_a0[3].ACLR
resetn => i_mul56_resize_a0[4].ACLR
resetn => i_mul56_resize_a0[5].ACLR
resetn => i_mul56_resize_a0[6].ACLR
resetn => i_mul56_resize_a0[7].ACLR
resetn => i_cond_resize_q[0].ACLR
resetn => i_cond_resize_q[1].ACLR
resetn => i_cond_resize_q[2].ACLR
resetn => i_cond_resize_q[3].ACLR
resetn => i_cond_resize_q[4].ACLR
resetn => i_cond_resize_q[5].ACLR
resetn => i_cond_resize_q[6].ACLR
resetn => i_cond_resize_q[7].ACLR
resetn => i_cond_resize_q[8].ACLR
resetn => i_cond_resize_q[9].ACLR
resetn => i_cond_resize_q[10].ACLR
resetn => i_cond_resize_q[11].ACLR
resetn => i_cond_resize_q[12].ACLR
resetn => i_cond_resize_q[13].ACLR
resetn => i_cond_resize_q[14].ACLR
resetn => i_cond_resize_q[15].ACLR
resetn => i_cond_resize_q[16].ACLR
resetn => i_cond_resize_q[17].ACLR
resetn => i_cond_resize_q[18].ACLR
resetn => i_cond_resize_q[19].ACLR
resetn => i_cond_resize_q[20].ACLR
resetn => i_cond_resize_q[21].ACLR
resetn => i_cond_resize_q[22].ACLR
resetn => i_cond_resize_q[23].ACLR
resetn => i_cond_resize_q[24].ACLR
resetn => i_cond_resize_q[25].ACLR
resetn => i_cond_resize_q[26].ACLR
resetn => i_cond_resize_q[27].ACLR
resetn => i_cond_resize_q[28].ACLR
resetn => i_cond_resize_q[29].ACLR
resetn => i_cond_resize_q[30].ACLR
resetn => i_cond_resize_q[31].ACLR
resetn => i_cmp38_resize_o[33].ACLR
resetn => i_cmp36_resize_o[33].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[0].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[1].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[2].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[3].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[4].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[5].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[6].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[7].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[8].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[9].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[10].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[11].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[12].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[13].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[14].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[15].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[16].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[17].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[18].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[19].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[20].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[21].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[22].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[23].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[24].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[25].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[26].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[27].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[28].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[29].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[30].ACLR
resetn => i_accumrow_0125_replace_phi_resize_q[31].ACLR
resetn => i_cmp41_resize_o[33].ACLR
resetn => i_cmp3_resize_o[33].ACLR
resetn => i_cmp2_resize_o[33].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist25_sync_in_aunroll_x_in_i_valid_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist26_sync_in_aunroll_x_in_i_valid_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_5_0[0] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize11_resize115.buffer_out[0]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_5_0[0] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize11_resize115.buffer_in[0]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize11_resize115
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_6_0[0] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[0]
out_dest_data_out_6_0[1] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[1]
out_dest_data_out_6_0[2] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[2]
out_dest_data_out_6_0[3] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[3]
out_dest_data_out_6_0[4] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[4]
out_dest_data_out_6_0[5] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[5]
out_dest_data_out_6_0[6] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[6]
out_dest_data_out_6_0[7] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[7]
out_dest_data_out_6_0[8] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[8]
out_dest_data_out_6_0[9] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[9]
out_dest_data_out_6_0[10] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[10]
out_dest_data_out_6_0[11] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[11]
out_dest_data_out_6_0[12] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[12]
out_dest_data_out_6_0[13] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[13]
out_dest_data_out_6_0[14] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[14]
out_dest_data_out_6_0[15] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[15]
out_dest_data_out_6_0[16] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[16]
out_dest_data_out_6_0[17] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[17]
out_dest_data_out_6_0[18] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[18]
out_dest_data_out_6_0[19] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[19]
out_dest_data_out_6_0[20] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[20]
out_dest_data_out_6_0[21] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[21]
out_dest_data_out_6_0[22] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[22]
out_dest_data_out_6_0[23] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[23]
out_dest_data_out_6_0[24] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[24]
out_dest_data_out_6_0[25] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[25]
out_dest_data_out_6_0[26] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[26]
out_dest_data_out_6_0[27] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[27]
out_dest_data_out_6_0[28] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[28]
out_dest_data_out_6_0[29] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[29]
out_dest_data_out_6_0[30] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[30]
out_dest_data_out_6_0[31] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[31]
out_dest_data_out_6_0[32] <= acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_out[32]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_6_0[0] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[0]
in_intel_reserved_ffwd_6_0[1] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[1]
in_intel_reserved_ffwd_6_0[2] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[2]
in_intel_reserved_ffwd_6_0[3] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[3]
in_intel_reserved_ffwd_6_0[4] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[4]
in_intel_reserved_ffwd_6_0[5] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[5]
in_intel_reserved_ffwd_6_0[6] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[6]
in_intel_reserved_ffwd_6_0[7] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[7]
in_intel_reserved_ffwd_6_0[8] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[8]
in_intel_reserved_ffwd_6_0[9] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[9]
in_intel_reserved_ffwd_6_0[10] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[10]
in_intel_reserved_ffwd_6_0[11] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[11]
in_intel_reserved_ffwd_6_0[12] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[12]
in_intel_reserved_ffwd_6_0[13] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[13]
in_intel_reserved_ffwd_6_0[14] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[14]
in_intel_reserved_ffwd_6_0[15] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[15]
in_intel_reserved_ffwd_6_0[16] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[16]
in_intel_reserved_ffwd_6_0[17] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[17]
in_intel_reserved_ffwd_6_0[18] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[18]
in_intel_reserved_ffwd_6_0[19] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[19]
in_intel_reserved_ffwd_6_0[20] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[20]
in_intel_reserved_ffwd_6_0[21] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[21]
in_intel_reserved_ffwd_6_0[22] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[22]
in_intel_reserved_ffwd_6_0[23] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[23]
in_intel_reserved_ffwd_6_0[24] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[24]
in_intel_reserved_ffwd_6_0[25] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[25]
in_intel_reserved_ffwd_6_0[26] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[26]
in_intel_reserved_ffwd_6_0[27] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[27]
in_intel_reserved_ffwd_6_0[28] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[28]
in_intel_reserved_ffwd_6_0[29] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[29]
in_intel_reserved_ffwd_6_0[30] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[30]
in_intel_reserved_ffwd_6_0[31] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[31]
in_intel_reserved_ffwd_6_0[32] => acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56.buffer_in[32]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_in[32] => buffer_out[32].DATAIN
buffer_in[33] => buffer_out[33].DATAIN
buffer_in[34] => buffer_out[34].DATAIN
buffer_in[35] => buffer_out[35].DATAIN
buffer_in[36] => buffer_out[36].DATAIN
buffer_in[37] => buffer_out[37].DATAIN
buffer_in[38] => buffer_out[38].DATAIN
buffer_in[39] => buffer_out[39].DATAIN
buffer_in[40] => buffer_out[40].DATAIN
buffer_in[41] => buffer_out[41].DATAIN
buffer_in[42] => buffer_out[42].DATAIN
buffer_in[43] => buffer_out[43].DATAIN
buffer_in[44] => buffer_out[44].DATAIN
buffer_in[45] => buffer_out[45].DATAIN
buffer_in[46] => buffer_out[46].DATAIN
buffer_in[47] => buffer_out[47].DATAIN
buffer_in[48] => buffer_out[48].DATAIN
buffer_in[49] => buffer_out[49].DATAIN
buffer_in[50] => buffer_out[50].DATAIN
buffer_in[51] => buffer_out[51].DATAIN
buffer_in[52] => buffer_out[52].DATAIN
buffer_in[53] => buffer_out[53].DATAIN
buffer_in[54] => buffer_out[54].DATAIN
buffer_in[55] => buffer_out[55].DATAIN
buffer_in[56] => buffer_out[56].DATAIN
buffer_in[57] => buffer_out[57].DATAIN
buffer_in[58] => buffer_out[58].DATAIN
buffer_in[59] => buffer_out[59].DATAIN
buffer_in[60] => buffer_out[60].DATAIN
buffer_in[61] => buffer_out[61].DATAIN
buffer_in[62] => buffer_out[62].DATAIN
buffer_in[63] => buffer_out[63].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[32] <= buffer_in[32].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[33] <= buffer_in[33].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[34] <= buffer_in[34].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[35] <= buffer_in[35].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[36] <= buffer_in[36].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[37] <= buffer_in[37].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[38] <= buffer_in[38].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[39] <= buffer_in[39].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[40] <= buffer_in[40].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[41] <= buffer_in[41].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[42] <= buffer_in[42].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[43] <= buffer_in[43].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[44] <= buffer_in[44].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[45] <= buffer_in[45].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[46] <= buffer_in[46].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[47] <= buffer_in[47].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[48] <= buffer_in[48].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[49] <= buffer_in[49].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[50] <= buffer_in[50].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[51] <= buffer_in[51].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[52] <= buffer_in[52].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[53] <= buffer_in[53].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[54] <= buffer_in[54].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[55] <= buffer_in[55].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[56] <= buffer_in[56].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[57] <= buffer_in[57].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[58] <= buffer_in[58].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[59] <= buffer_in[59].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[60] <= buffer_in[60].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[61] <= buffer_in[61].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[62] <= buffer_in[62].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[63] <= buffer_in[63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize
in_data_in[0] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[31]
in_data_in[32] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_in[32]
in_keep_going[0] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.dir
in_valid_in[0] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[31]
out_data_out[32] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.data_out[32]
out_valid_out[0] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.valid_out
in_feedback_stall_in_10[0] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_stall_in
out_feedback_out_10[0] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[0]
out_feedback_out_10[1] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[1]
out_feedback_out_10[2] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[2]
out_feedback_out_10[3] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[3]
out_feedback_out_10[4] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[4]
out_feedback_out_10[5] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[5]
out_feedback_out_10[6] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[6]
out_feedback_out_10[7] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[7]
out_feedback_out_10[8] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[8]
out_feedback_out_10[9] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[9]
out_feedback_out_10[10] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[10]
out_feedback_out_10[11] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[11]
out_feedback_out_10[12] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[12]
out_feedback_out_10[13] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[13]
out_feedback_out_10[14] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[14]
out_feedback_out_10[15] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[15]
out_feedback_out_10[16] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[16]
out_feedback_out_10[17] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[17]
out_feedback_out_10[18] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[18]
out_feedback_out_10[19] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[19]
out_feedback_out_10[20] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[20]
out_feedback_out_10[21] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[21]
out_feedback_out_10[22] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[22]
out_feedback_out_10[23] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[23]
out_feedback_out_10[24] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[24]
out_feedback_out_10[25] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[25]
out_feedback_out_10[26] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[26]
out_feedback_out_10[27] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[27]
out_feedback_out_10[28] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[28]
out_feedback_out_10[29] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[29]
out_feedback_out_10[30] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[30]
out_feedback_out_10[31] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[31]
out_feedback_out_10[32] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[32]
out_feedback_out_10[33] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[33]
out_feedback_out_10[34] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[34]
out_feedback_out_10[35] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[35]
out_feedback_out_10[36] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[36]
out_feedback_out_10[37] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[37]
out_feedback_out_10[38] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[38]
out_feedback_out_10[39] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[39]
out_feedback_out_10[40] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[40]
out_feedback_out_10[41] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[41]
out_feedback_out_10[42] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[42]
out_feedback_out_10[43] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[43]
out_feedback_out_10[44] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[44]
out_feedback_out_10[45] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[45]
out_feedback_out_10[46] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[46]
out_feedback_out_10[47] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[47]
out_feedback_out_10[48] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[48]
out_feedback_out_10[49] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[49]
out_feedback_out_10[50] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[50]
out_feedback_out_10[51] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[51]
out_feedback_out_10[52] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[52]
out_feedback_out_10[53] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[53]
out_feedback_out_10[54] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[54]
out_feedback_out_10[55] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[55]
out_feedback_out_10[56] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[56]
out_feedback_out_10[57] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[57]
out_feedback_out_10[58] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[58]
out_feedback_out_10[59] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[59]
out_feedback_out_10[60] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[60]
out_feedback_out_10[61] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[61]
out_feedback_out_10[62] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[62]
out_feedback_out_10[63] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_out[63]
out_feedback_valid_out_10[0] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.stall_out
clock => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.clock
resetn => acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
data_in[32] => feedback[32].IN1
data_in[33] => feedback[33].IN1
data_in[34] => feedback[34].IN1
data_in[35] => feedback[35].IN1
data_in[36] => feedback[36].IN1
data_in[37] => feedback[37].IN1
data_in[38] => feedback[38].IN1
data_in[39] => feedback[39].IN1
data_in[40] => feedback[40].IN1
data_in[41] => feedback[41].IN1
data_in[42] => feedback[42].IN1
data_in[43] => feedback[43].IN1
data_in[44] => feedback[44].IN1
data_in[45] => feedback[45].IN1
data_in[46] => feedback[46].IN1
data_in[47] => feedback[47].IN1
data_in[48] => feedback[48].IN1
data_in[49] => feedback[49].IN1
data_in[50] => feedback[50].IN1
data_in[51] => feedback[51].IN1
data_in[52] => feedback[52].IN1
data_in[53] => feedback[53].IN1
data_in[54] => feedback[54].IN1
data_in[55] => feedback[55].IN1
data_in[56] => feedback[56].IN1
data_in[57] => feedback[57].IN1
data_in[58] => feedback[58].IN1
data_in[59] => feedback[59].IN1
data_in[60] => feedback[60].IN1
data_in[61] => feedback[61].IN1
data_in[62] => feedback[62].IN1
data_in[63] => feedback[63].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= feedback[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= feedback[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= feedback[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= feedback[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= feedback[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= feedback[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= feedback[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= feedback[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= feedback[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= feedback[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= feedback[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= feedback[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= feedback[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= feedback[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= feedback[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= feedback[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= feedback[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= feedback[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= feedback[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= feedback[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= feedback[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= feedback[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= feedback[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= feedback[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= feedback[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= feedback[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= feedback[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= feedback[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= feedback[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= feedback[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= feedback[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= feedback[63].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_out[32] <= acl_data_fifo:fifo.data_out
feedback_out[33] <= acl_data_fifo:fifo.data_out
feedback_out[34] <= acl_data_fifo:fifo.data_out
feedback_out[35] <= acl_data_fifo:fifo.data_out
feedback_out[36] <= acl_data_fifo:fifo.data_out
feedback_out[37] <= acl_data_fifo:fifo.data_out
feedback_out[38] <= acl_data_fifo:fifo.data_out
feedback_out[39] <= acl_data_fifo:fifo.data_out
feedback_out[40] <= acl_data_fifo:fifo.data_out
feedback_out[41] <= acl_data_fifo:fifo.data_out
feedback_out[42] <= acl_data_fifo:fifo.data_out
feedback_out[43] <= acl_data_fifo:fifo.data_out
feedback_out[44] <= acl_data_fifo:fifo.data_out
feedback_out[45] <= acl_data_fifo:fifo.data_out
feedback_out[46] <= acl_data_fifo:fifo.data_out
feedback_out[47] <= acl_data_fifo:fifo.data_out
feedback_out[48] <= acl_data_fifo:fifo.data_out
feedback_out[49] <= acl_data_fifo:fifo.data_out
feedback_out[50] <= acl_data_fifo:fifo.data_out
feedback_out[51] <= acl_data_fifo:fifo.data_out
feedback_out[52] <= acl_data_fifo:fifo.data_out
feedback_out[53] <= acl_data_fifo:fifo.data_out
feedback_out[54] <= acl_data_fifo:fifo.data_out
feedback_out[55] <= acl_data_fifo:fifo.data_out
feedback_out[56] <= acl_data_fifo:fifo.data_out
feedback_out[57] <= acl_data_fifo:fifo.data_out
feedback_out[58] <= acl_data_fifo:fifo.data_out
feedback_out[59] <= acl_data_fifo:fifo.data_out
feedback_out[60] <= acl_data_fifo:fifo.data_out
feedback_out[61] <= acl_data_fifo:fifo.data_out
feedback_out[62] <= acl_data_fifo:fifo.data_out
feedback_out[63] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_data_NO_SHIFT_REG[8].CLK
clock => r_data_NO_SHIFT_REG[9].CLK
clock => r_data_NO_SHIFT_REG[10].CLK
clock => r_data_NO_SHIFT_REG[11].CLK
clock => r_data_NO_SHIFT_REG[12].CLK
clock => r_data_NO_SHIFT_REG[13].CLK
clock => r_data_NO_SHIFT_REG[14].CLK
clock => r_data_NO_SHIFT_REG[15].CLK
clock => r_data_NO_SHIFT_REG[16].CLK
clock => r_data_NO_SHIFT_REG[17].CLK
clock => r_data_NO_SHIFT_REG[18].CLK
clock => r_data_NO_SHIFT_REG[19].CLK
clock => r_data_NO_SHIFT_REG[20].CLK
clock => r_data_NO_SHIFT_REG[21].CLK
clock => r_data_NO_SHIFT_REG[22].CLK
clock => r_data_NO_SHIFT_REG[23].CLK
clock => r_data_NO_SHIFT_REG[24].CLK
clock => r_data_NO_SHIFT_REG[25].CLK
clock => r_data_NO_SHIFT_REG[26].CLK
clock => r_data_NO_SHIFT_REG[27].CLK
clock => r_data_NO_SHIFT_REG[28].CLK
clock => r_data_NO_SHIFT_REG[29].CLK
clock => r_data_NO_SHIFT_REG[30].CLK
clock => r_data_NO_SHIFT_REG[31].CLK
clock => r_data_NO_SHIFT_REG[32].CLK
clock => r_data_NO_SHIFT_REG[33].CLK
clock => r_data_NO_SHIFT_REG[34].CLK
clock => r_data_NO_SHIFT_REG[35].CLK
clock => r_data_NO_SHIFT_REG[36].CLK
clock => r_data_NO_SHIFT_REG[37].CLK
clock => r_data_NO_SHIFT_REG[38].CLK
clock => r_data_NO_SHIFT_REG[39].CLK
clock => r_data_NO_SHIFT_REG[40].CLK
clock => r_data_NO_SHIFT_REG[41].CLK
clock => r_data_NO_SHIFT_REG[42].CLK
clock => r_data_NO_SHIFT_REG[43].CLK
clock => r_data_NO_SHIFT_REG[44].CLK
clock => r_data_NO_SHIFT_REG[45].CLK
clock => r_data_NO_SHIFT_REG[46].CLK
clock => r_data_NO_SHIFT_REG[47].CLK
clock => r_data_NO_SHIFT_REG[48].CLK
clock => r_data_NO_SHIFT_REG[49].CLK
clock => r_data_NO_SHIFT_REG[50].CLK
clock => r_data_NO_SHIFT_REG[51].CLK
clock => r_data_NO_SHIFT_REG[52].CLK
clock => r_data_NO_SHIFT_REG[53].CLK
clock => r_data_NO_SHIFT_REG[54].CLK
clock => r_data_NO_SHIFT_REG[55].CLK
clock => r_data_NO_SHIFT_REG[56].CLK
clock => r_data_NO_SHIFT_REG[57].CLK
clock => r_data_NO_SHIFT_REG[58].CLK
clock => r_data_NO_SHIFT_REG[59].CLK
clock => r_data_NO_SHIFT_REG[60].CLK
clock => r_data_NO_SHIFT_REG[61].CLK
clock => r_data_NO_SHIFT_REG[62].CLK
clock => r_data_NO_SHIFT_REG[63].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_in[33] => r_data_NO_SHIFT_REG[33].DATAIN
data_in[34] => r_data_NO_SHIFT_REG[34].DATAIN
data_in[35] => r_data_NO_SHIFT_REG[35].DATAIN
data_in[36] => r_data_NO_SHIFT_REG[36].DATAIN
data_in[37] => r_data_NO_SHIFT_REG[37].DATAIN
data_in[38] => r_data_NO_SHIFT_REG[38].DATAIN
data_in[39] => r_data_NO_SHIFT_REG[39].DATAIN
data_in[40] => r_data_NO_SHIFT_REG[40].DATAIN
data_in[41] => r_data_NO_SHIFT_REG[41].DATAIN
data_in[42] => r_data_NO_SHIFT_REG[42].DATAIN
data_in[43] => r_data_NO_SHIFT_REG[43].DATAIN
data_in[44] => r_data_NO_SHIFT_REG[44].DATAIN
data_in[45] => r_data_NO_SHIFT_REG[45].DATAIN
data_in[46] => r_data_NO_SHIFT_REG[46].DATAIN
data_in[47] => r_data_NO_SHIFT_REG[47].DATAIN
data_in[48] => r_data_NO_SHIFT_REG[48].DATAIN
data_in[49] => r_data_NO_SHIFT_REG[49].DATAIN
data_in[50] => r_data_NO_SHIFT_REG[50].DATAIN
data_in[51] => r_data_NO_SHIFT_REG[51].DATAIN
data_in[52] => r_data_NO_SHIFT_REG[52].DATAIN
data_in[53] => r_data_NO_SHIFT_REG[53].DATAIN
data_in[54] => r_data_NO_SHIFT_REG[54].DATAIN
data_in[55] => r_data_NO_SHIFT_REG[55].DATAIN
data_in[56] => r_data_NO_SHIFT_REG[56].DATAIN
data_in[57] => r_data_NO_SHIFT_REG[57].DATAIN
data_in[58] => r_data_NO_SHIFT_REG[58].DATAIN
data_in[59] => r_data_NO_SHIFT_REG[59].DATAIN
data_in[60] => r_data_NO_SHIFT_REG[60].DATAIN
data_in[61] => r_data_NO_SHIFT_REG[61].DATAIN
data_in[62] => r_data_NO_SHIFT_REG[62].DATAIN
data_in[63] => r_data_NO_SHIFT_REG[63].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= r_data_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= r_data_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= r_data_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= r_data_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= r_data_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= r_data_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= r_data_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= r_data_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= r_data_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= r_data_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= r_data_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= r_data_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= r_data_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= r_data_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= r_data_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= r_data_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= r_data_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= r_data_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= r_data_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= r_data_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= r_data_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= r_data_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= r_data_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= r_data_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= r_data_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= r_data_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= r_data_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= r_data_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= r_data_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= r_data_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= r_data_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize
in_data_in[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[31]
in_data_in[32] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_in[32]
in_dir[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.dir
in_predicate[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[31]
out_data_out[32] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.data_out[32]
out_valid_out[0] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.valid_out
in_feedback_in_10[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[0]
in_feedback_in_10[1] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[1]
in_feedback_in_10[2] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[2]
in_feedback_in_10[3] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[3]
in_feedback_in_10[4] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[4]
in_feedback_in_10[5] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[5]
in_feedback_in_10[6] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[6]
in_feedback_in_10[7] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[7]
in_feedback_in_10[8] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[8]
in_feedback_in_10[9] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[9]
in_feedback_in_10[10] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[10]
in_feedback_in_10[11] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[11]
in_feedback_in_10[12] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[12]
in_feedback_in_10[13] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[13]
in_feedback_in_10[14] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[14]
in_feedback_in_10[15] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[15]
in_feedback_in_10[16] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[16]
in_feedback_in_10[17] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[17]
in_feedback_in_10[18] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[18]
in_feedback_in_10[19] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[19]
in_feedback_in_10[20] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[20]
in_feedback_in_10[21] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[21]
in_feedback_in_10[22] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[22]
in_feedback_in_10[23] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[23]
in_feedback_in_10[24] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[24]
in_feedback_in_10[25] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[25]
in_feedback_in_10[26] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[26]
in_feedback_in_10[27] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[27]
in_feedback_in_10[28] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[28]
in_feedback_in_10[29] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[29]
in_feedback_in_10[30] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[30]
in_feedback_in_10[31] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[31]
in_feedback_in_10[32] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[32]
in_feedback_in_10[33] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[33]
in_feedback_in_10[34] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[34]
in_feedback_in_10[35] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[35]
in_feedback_in_10[36] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[36]
in_feedback_in_10[37] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[37]
in_feedback_in_10[38] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[38]
in_feedback_in_10[39] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[39]
in_feedback_in_10[40] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[40]
in_feedback_in_10[41] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[41]
in_feedback_in_10[42] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[42]
in_feedback_in_10[43] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[43]
in_feedback_in_10[44] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[44]
in_feedback_in_10[45] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[45]
in_feedback_in_10[46] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[46]
in_feedback_in_10[47] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[47]
in_feedback_in_10[48] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[48]
in_feedback_in_10[49] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[49]
in_feedback_in_10[50] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[50]
in_feedback_in_10[51] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[51]
in_feedback_in_10[52] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[52]
in_feedback_in_10[53] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[53]
in_feedback_in_10[54] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[54]
in_feedback_in_10[55] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[55]
in_feedback_in_10[56] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[56]
in_feedback_in_10[57] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[57]
in_feedback_in_10[58] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[58]
in_feedback_in_10[59] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[59]
in_feedback_in_10[60] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[60]
in_feedback_in_10[61] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[61]
in_feedback_in_10[62] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[62]
in_feedback_in_10[63] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_in[63]
in_feedback_valid_in_10[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_valid_in
out_feedback_stall_out_10[0] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.stall_out
clock => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.clock
resetn => acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize|acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
data_in[32] => data_out.DATAA
data_in[33] => data_out.DATAA
data_in[34] => data_out.DATAA
data_in[35] => data_out.DATAA
data_in[36] => data_out.DATAA
data_in[37] => data_out.DATAA
data_in[38] => data_out.DATAA
data_in[39] => data_out.DATAA
data_in[40] => data_out.DATAA
data_in[41] => data_out.DATAA
data_in[42] => data_out.DATAA
data_in[43] => data_out.DATAA
data_in[44] => data_out.DATAA
data_in[45] => data_out.DATAA
data_in[46] => data_out.DATAA
data_in[47] => data_out.DATAA
data_in[48] => data_out.DATAA
data_in[49] => data_out.DATAA
data_in[50] => data_out.DATAA
data_in[51] => data_out.DATAA
data_in[52] => data_out.DATAA
data_in[53] => data_out.DATAA
data_in[54] => data_out.DATAA
data_in[55] => data_out.DATAA
data_in[56] => data_out.DATAA
data_in[57] => data_out.DATAA
data_in[58] => data_out.DATAA
data_in[59] => data_out.DATAA
data_in[60] => data_out.DATAA
data_in[61] => data_out.DATAA
data_in[62] => data_out.DATAA
data_in[63] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_in[32] => data_out.DATAB
feedback_in[33] => data_out.DATAB
feedback_in[34] => data_out.DATAB
feedback_in[35] => data_out.DATAB
feedback_in[36] => data_out.DATAB
feedback_in[37] => data_out.DATAB
feedback_in[38] => data_out.DATAB
feedback_in[39] => data_out.DATAB
feedback_in[40] => data_out.DATAB
feedback_in[41] => data_out.DATAB
feedback_in[42] => data_out.DATAB
feedback_in[43] => data_out.DATAB
feedback_in[44] => data_out.DATAB
feedback_in[45] => data_out.DATAB
feedback_in[46] => data_out.DATAB
feedback_in[47] => data_out.DATAB
feedback_in[48] => data_out.DATAB
feedback_in[49] => data_out.DATAB
feedback_in[50] => data_out.DATAB
feedback_in[51] => data_out.DATAB
feedback_in[52] => data_out.DATAB
feedback_in[53] => data_out.DATAB
feedback_in[54] => data_out.DATAB
feedback_in[55] => data_out.DATAB
feedback_in[56] => data_out.DATAB
feedback_in[57] => data_out.DATAB
feedback_in[58] => data_out.DATAB
feedback_in[59] => data_out.DATAB
feedback_in[60] => data_out.DATAB
feedback_in[61] => data_out.DATAB
feedback_in[62] => data_out.DATAB
feedback_in[63] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize
in_data_in[0] => acl_push:thei_acl_push_i1_notexitcond_resize118.data_in[0]
in_first_cleanup[0] => acl_push:thei_acl_push_i1_notexitcond_resize118.dir
in_valid_in[0] => acl_push:thei_acl_push_i1_notexitcond_resize118.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_notexitcond_resize118.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_notexitcond_resize118.valid_out
in_feedback_stall_in_3[0] => acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_stall_in
out_feedback_out_3[0] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[0]
out_feedback_out_3[1] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[1]
out_feedback_out_3[2] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[2]
out_feedback_out_3[3] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[3]
out_feedback_out_3[4] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[4]
out_feedback_out_3[5] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[5]
out_feedback_out_3[6] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[6]
out_feedback_out_3[7] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_out[7]
out_feedback_valid_out_3[0] <= acl_push:thei_acl_push_i1_notexitcond_resize118.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_notexitcond_resize118.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_notexitcond_resize118.stall_out
clock => acl_push:thei_acl_push_i1_notexitcond_resize118.clock
resetn => acl_push:thei_acl_push_i1_notexitcond_resize118.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => wptr_copy[0].CLK
clk => wptr_copy[1].CLK
clk => wptr_copy[2].CLK
clk => wptr_copy[3].CLK
clk => wptr[0].CLK
clk => wptr[1].CLK
clk => wptr[2].CLK
clk => wptr[3].CLK
clk => data[2][0].CLK
clk => data[2][1].CLK
clk => data[2][2].CLK
clk => data[2][3].CLK
clk => data[2][4].CLK
clk => data[2][5].CLK
clk => data[2][6].CLK
clk => data[2][7].CLK
clk => data[1][0].CLK
clk => data[1][1].CLK
clk => data[1][2].CLK
clk => data[1][3].CLK
clk => data[1][4].CLK
clk => data[1][5].CLK
clk => data[1][6].CLK
clk => data[1][7].CLK
clk => data[0][0].CLK
clk => data[0][1].CLK
clk => data[0][2].CLK
clk => data[0][3].CLK
clk => data[0][4].CLK
clk => data[0][5].CLK
clk => data[0][6].CLK
clk => data[0][7].CLK
reset => wptr_copy[0].PRESET
reset => wptr_copy[1].ACLR
reset => wptr_copy[2].ACLR
reset => wptr_copy[3].ACLR
reset => wptr[0].PRESET
reset => wptr[1].ACLR
reset => wptr[2].ACLR
reset => wptr[3].ACLR
reset => data[2][0].ACLR
reset => data[2][1].ACLR
reset => data[2][2].ACLR
reset => data[2][3].ACLR
reset => data[2][4].ACLR
reset => data[2][5].ACLR
reset => data[2][6].ACLR
reset => data[2][7].ACLR
reset => data[1][0].ACLR
reset => data[1][1].ACLR
reset => data[1][2].ACLR
reset => data[1][3].ACLR
reset => data[1][4].ACLR
reset => data[1][5].ACLR
reset => data[1][6].ACLR
reset => data[1][7].ACLR
reset => data[0][0].ACLR
reset => data[0][1].ACLR
reset => data[0][2].ACLR
reset => data[0][3].ACLR
reset => data[0][4].ACLR
reset => data[0][5].ACLR
reset => data[0][6].ACLR
reset => data[0][7].ACLR
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data[2][0].DATAIN
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data[2][1].DATAIN
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data[2][2].DATAIN
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data[2][3].DATAIN
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data[2][4].DATAIN
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data[2][5].DATAIN
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data[2][6].DATAIN
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data[2][7].DATAIN
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize
in_data_in[0] => acl_push:thei_acl_push_i4_initerations_push25_resize50.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i4_initerations_push25_resize50.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i4_initerations_push25_resize50.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i4_initerations_push25_resize50.data_in[3]
in_keep_going[0] => acl_push:thei_acl_push_i4_initerations_push25_resize50.dir
in_valid_in[0] => acl_push:thei_acl_push_i4_initerations_push25_resize50.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.data_out[3]
out_valid_out[0] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.valid_out
in_feedback_stall_in_25[0] => acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_stall_in
out_feedback_out_25[0] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[0]
out_feedback_out_25[1] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[1]
out_feedback_out_25[2] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[2]
out_feedback_out_25[3] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[3]
out_feedback_out_25[4] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[4]
out_feedback_out_25[5] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[5]
out_feedback_out_25[6] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[6]
out_feedback_out_25[7] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_out[7]
out_feedback_valid_out_25[0] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i4_initerations_push25_resize50.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i4_initerations_push25_resize50.stall_out
clock => acl_push:thei_acl_push_i4_initerations_push25_resize50.clock
resetn => acl_push:thei_acl_push_i4_initerations_push25_resize50.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|acl_push:thei_acl_push_i4_initerations_push25_resize50
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|acl_push:thei_acl_push_i4_initerations_push25_resize50|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize
in_data_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_in[3]
in_dir[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.dir
in_predicate[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.data_out[3]
out_valid_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.valid_out
in_feedback_in_25[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[0]
in_feedback_in_25[1] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[1]
in_feedback_in_25[2] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[2]
in_feedback_in_25[3] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[3]
in_feedback_in_25[4] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[4]
in_feedback_in_25[5] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[5]
in_feedback_in_25[6] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[6]
in_feedback_in_25[7] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_in[7]
in_feedback_valid_in_25[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_valid_in
out_feedback_stall_out_25[0] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.stall_out
clock => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.clock
resetn => acl_pop:thei_acl_pop_i4_initerations_pop25_resize47.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize|acl_pop:thei_acl_pop_i4_initerations_pop25_resize47
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize
in_data_in[0] => acl_push:thei_acl_push_i1_lastiniteration_resize54.data_in[0]
in_keep_going[0] => acl_push:thei_acl_push_i1_lastiniteration_resize54.dir
in_valid_in[0] => acl_push:thei_acl_push_i1_lastiniteration_resize54.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.valid_out
in_feedback_stall_in_2[0] => acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_stall_in
out_feedback_out_2[0] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[0]
out_feedback_out_2[1] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[1]
out_feedback_out_2[2] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[2]
out_feedback_out_2[3] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[3]
out_feedback_out_2[4] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[4]
out_feedback_out_2[5] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[5]
out_feedback_out_2[6] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[6]
out_feedback_out_2[7] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_out[7]
out_feedback_valid_out_2[0] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_lastiniteration_resize54.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_resize54.stall_out
clock => acl_push:thei_acl_push_i1_lastiniteration_resize54.clock
resetn => acl_push:thei_acl_push_i1_lastiniteration_resize54.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize
out_exiting_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.exiting_valid_out
in_data_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.data_in
in_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.valid_in
out_data_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.data_out
out_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.stall_in
out_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.stall_out
in_initeration_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.initeration_in
in_initeration_in[1] => ~NO_FANOUT~
in_initeration_in[2] => ~NO_FANOUT~
in_initeration_in[3] => ~NO_FANOUT~
in_initeration_in[4] => ~NO_FANOUT~
in_initeration_in[5] => ~NO_FANOUT~
in_initeration_in[6] => ~NO_FANOUT~
in_initeration_in[7] => ~NO_FANOUT~
in_initeration_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.initeration_valid_in
in_not_exitcond_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.not_exitcond_in
in_not_exitcond_in[1] => ~NO_FANOUT~
in_not_exitcond_in[2] => ~NO_FANOUT~
in_not_exitcond_in[3] => ~NO_FANOUT~
in_not_exitcond_in[4] => ~NO_FANOUT~
in_not_exitcond_in[5] => ~NO_FANOUT~
in_not_exitcond_in[6] => ~NO_FANOUT~
in_not_exitcond_in[7] => ~NO_FANOUT~
in_not_exitcond_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.not_exitcond_valid_in
in_pipeline_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_resize45.pipeline_stall_in
in_pipeline_stall_in[0] => acl_dspba_buffer:thepassthru.buffer_in
out_initeration_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_resize45.pipeline_valid_out
clock => acl_pipeline:thei_acl_pipeline_keep_going_resize45.clock
resetn => acl_pipeline:thei_acl_pipeline_keep_going_resize45.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45
clock => clock.IN3
resetn => resetn.IN3
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_pop:pop1
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_pop:pop2
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist17_i_acl_pipeline_keep_going_resize_out_data_out_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist18_i_acl_pipeline_keep_going_resize_out_data_out_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist19_i_acl_pipeline_keep_going_resize_out_data_out_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize
in_data_in[0] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_in[3]
in_keep_going[0] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.dir
in_valid_in[0] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.data_out[3]
out_valid_out[0] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.valid_out
in_feedback_stall_in_26[0] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_stall_in
out_feedback_out_26[0] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[0]
out_feedback_out_26[1] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[1]
out_feedback_out_26[2] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[2]
out_feedback_out_26[3] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[3]
out_feedback_out_26[4] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[4]
out_feedback_out_26[5] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[5]
out_feedback_out_26[6] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[6]
out_feedback_out_26[7] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_out[7]
out_feedback_valid_out_26[0] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i4_cleanups_push26_resize121.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i4_cleanups_push26_resize121.stall_out
clock => acl_push:thei_acl_push_i4_cleanups_push26_resize121.clock
resetn => acl_push:thei_acl_push_i4_cleanups_push26_resize121.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize|acl_push:thei_acl_push_i4_cleanups_push26_resize121
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize|acl_push:thei_acl_push_i4_cleanups_push26_resize121|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist23_sync_in_aunroll_x_in_c1_eni2_1_3
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize
in_data_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_in[3]
in_dir[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.dir
in_predicate[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.data_out[3]
out_valid_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.valid_out
in_feedback_in_26[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[0]
in_feedback_in_26[1] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[1]
in_feedback_in_26[2] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[2]
in_feedback_in_26[3] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[3]
in_feedback_in_26[4] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[4]
in_feedback_in_26[5] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[5]
in_feedback_in_26[6] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[6]
in_feedback_in_26[7] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_in[7]
in_feedback_valid_in_26[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_valid_in
out_feedback_stall_out_26[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.stall_out
clock => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.clock
resetn => acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize|acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist9_i_first_cleanup_resize_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist4_i_unnamed_resize116_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_masked_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist2_i_xor_resize_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize
in_data_in[0] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.valid_out
in_feedback_stall_in_24[0] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_stall_in
out_feedback_out_24[0] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[0]
out_feedback_out_24[1] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[1]
out_feedback_out_24[2] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[2]
out_feedback_out_24[3] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[3]
out_feedback_out_24[4] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[4]
out_feedback_out_24[5] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[5]
out_feedback_out_24[6] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[6]
out_feedback_out_24[7] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[7]
out_feedback_out_24[8] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[8]
out_feedback_out_24[9] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[9]
out_feedback_out_24[10] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[10]
out_feedback_out_24[11] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[11]
out_feedback_out_24[12] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[12]
out_feedback_out_24[13] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[13]
out_feedback_out_24[14] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[14]
out_feedback_out_24[15] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[15]
out_feedback_out_24[16] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[16]
out_feedback_out_24[17] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[17]
out_feedback_out_24[18] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[18]
out_feedback_out_24[19] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[19]
out_feedback_out_24[20] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[20]
out_feedback_out_24[21] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[21]
out_feedback_out_24[22] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[22]
out_feedback_out_24[23] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[23]
out_feedback_out_24[24] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[24]
out_feedback_out_24[25] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[25]
out_feedback_out_24[26] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[26]
out_feedback_out_24[27] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[27]
out_feedback_out_24[28] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[28]
out_feedback_out_24[29] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[29]
out_feedback_out_24[30] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[30]
out_feedback_out_24[31] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_out[31]
out_feedback_valid_out_24[0] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_col_0124_push24_resize105.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_col_0124_push24_resize105.stall_out
clock => acl_push:thei_acl_push_i32_col_0124_push24_resize105.clock
resetn => acl_push:thei_acl_push_i32_col_0124_push24_resize105.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize
in_data_in[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.valid_out
in_feedback_in_24[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[0]
in_feedback_in_24[1] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[1]
in_feedback_in_24[2] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[2]
in_feedback_in_24[3] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[3]
in_feedback_in_24[4] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[4]
in_feedback_in_24[5] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[5]
in_feedback_in_24[6] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[6]
in_feedback_in_24[7] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[7]
in_feedback_in_24[8] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[8]
in_feedback_in_24[9] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[9]
in_feedback_in_24[10] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[10]
in_feedback_in_24[11] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[11]
in_feedback_in_24[12] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[12]
in_feedback_in_24[13] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[13]
in_feedback_in_24[14] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[14]
in_feedback_in_24[15] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[15]
in_feedback_in_24[16] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[16]
in_feedback_in_24[17] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[17]
in_feedback_in_24[18] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[18]
in_feedback_in_24[19] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[19]
in_feedback_in_24[20] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[20]
in_feedback_in_24[21] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[21]
in_feedback_in_24[22] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[22]
in_feedback_in_24[23] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[23]
in_feedback_in_24[24] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[24]
in_feedback_in_24[25] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[25]
in_feedback_in_24[26] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[26]
in_feedback_in_24[27] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[27]
in_feedback_in_24[28] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[28]
in_feedback_in_24[29] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[29]
in_feedback_in_24[30] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[30]
in_feedback_in_24[31] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_in[31]
in_feedback_valid_in_24[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_valid_in
out_feedback_stall_out_24[0] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.stall_out
clock => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.clock
resetn => acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize|acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist16_i_acl_pop_i32_col_0124_pop24_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist11_i_cmp38_resize_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize
in_data_in[0] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.valid_out
in_feedback_stall_in_19[0] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_stall_in
out_feedback_out_19[0] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[0]
out_feedback_out_19[1] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[1]
out_feedback_out_19[2] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[2]
out_feedback_out_19[3] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[3]
out_feedback_out_19[4] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[4]
out_feedback_out_19[5] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[5]
out_feedback_out_19[6] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[6]
out_feedback_out_19[7] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[7]
out_feedback_out_19[8] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[8]
out_feedback_out_19[9] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[9]
out_feedback_out_19[10] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[10]
out_feedback_out_19[11] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[11]
out_feedback_out_19[12] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[12]
out_feedback_out_19[13] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[13]
out_feedback_out_19[14] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[14]
out_feedback_out_19[15] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[15]
out_feedback_out_19[16] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[16]
out_feedback_out_19[17] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[17]
out_feedback_out_19[18] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[18]
out_feedback_out_19[19] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[19]
out_feedback_out_19[20] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[20]
out_feedback_out_19[21] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[21]
out_feedback_out_19[22] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[22]
out_feedback_out_19[23] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[23]
out_feedback_out_19[24] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[24]
out_feedback_out_19[25] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[25]
out_feedback_out_19[26] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[26]
out_feedback_out_19[27] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[27]
out_feedback_out_19[28] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[28]
out_feedback_out_19[29] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[29]
out_feedback_out_19[30] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[30]
out_feedback_out_19[31] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_out[31]
out_feedback_valid_out_19[0] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_i_0129_push19_resize110.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_i_0129_push19_resize110.stall_out
clock => acl_push:thei_acl_push_i32_i_0129_push19_resize110.clock
resetn => acl_push:thei_acl_push_i32_i_0129_push19_resize110.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize|acl_push:thei_acl_push_i32_i_0129_push19_resize110
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize|acl_push:thei_acl_push_i32_i_0129_push19_resize110|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize
in_data_in[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.valid_out
in_feedback_in_19[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[0]
in_feedback_in_19[1] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[1]
in_feedback_in_19[2] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[2]
in_feedback_in_19[3] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[3]
in_feedback_in_19[4] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[4]
in_feedback_in_19[5] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[5]
in_feedback_in_19[6] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[6]
in_feedback_in_19[7] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[7]
in_feedback_in_19[8] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[8]
in_feedback_in_19[9] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[9]
in_feedback_in_19[10] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[10]
in_feedback_in_19[11] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[11]
in_feedback_in_19[12] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[12]
in_feedback_in_19[13] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[13]
in_feedback_in_19[14] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[14]
in_feedback_in_19[15] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[15]
in_feedback_in_19[16] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[16]
in_feedback_in_19[17] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[17]
in_feedback_in_19[18] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[18]
in_feedback_in_19[19] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[19]
in_feedback_in_19[20] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[20]
in_feedback_in_19[21] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[21]
in_feedback_in_19[22] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[22]
in_feedback_in_19[23] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[23]
in_feedback_in_19[24] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[24]
in_feedback_in_19[25] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[25]
in_feedback_in_19[26] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[26]
in_feedback_in_19[27] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[27]
in_feedback_in_19[28] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[28]
in_feedback_in_19[29] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[29]
in_feedback_in_19[30] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[30]
in_feedback_in_19[31] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_in[31]
in_feedback_valid_in_19[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_valid_in
out_feedback_stall_out_19[0] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.stall_out
clock => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.clock
resetn => acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize|acl_pop:thei_acl_pop_i32_i_0129_pop19_resize95
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_0_0[0] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[0]
out_dest_data_out_0_0[1] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[1]
out_dest_data_out_0_0[2] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[2]
out_dest_data_out_0_0[3] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[3]
out_dest_data_out_0_0[4] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[4]
out_dest_data_out_0_0[5] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[5]
out_dest_data_out_0_0[6] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[6]
out_dest_data_out_0_0[7] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[7]
out_dest_data_out_0_0[8] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[8]
out_dest_data_out_0_0[9] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[9]
out_dest_data_out_0_0[10] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[10]
out_dest_data_out_0_0[11] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[11]
out_dest_data_out_0_0[12] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[12]
out_dest_data_out_0_0[13] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[13]
out_dest_data_out_0_0[14] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[14]
out_dest_data_out_0_0[15] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[15]
out_dest_data_out_0_0[16] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[16]
out_dest_data_out_0_0[17] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[17]
out_dest_data_out_0_0[18] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[18]
out_dest_data_out_0_0[19] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[19]
out_dest_data_out_0_0[20] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[20]
out_dest_data_out_0_0[21] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[21]
out_dest_data_out_0_0[22] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[22]
out_dest_data_out_0_0[23] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[23]
out_dest_data_out_0_0[24] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[24]
out_dest_data_out_0_0[25] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[25]
out_dest_data_out_0_0[26] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[26]
out_dest_data_out_0_0[27] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[27]
out_dest_data_out_0_0[28] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[28]
out_dest_data_out_0_0[29] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[29]
out_dest_data_out_0_0[30] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[30]
out_dest_data_out_0_0[31] <= acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_0_0[0] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[0]
in_intel_reserved_ffwd_0_0[1] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[1]
in_intel_reserved_ffwd_0_0[2] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[2]
in_intel_reserved_ffwd_0_0[3] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[3]
in_intel_reserved_ffwd_0_0[4] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[4]
in_intel_reserved_ffwd_0_0[5] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[5]
in_intel_reserved_ffwd_0_0[6] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[6]
in_intel_reserved_ffwd_0_0[7] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[7]
in_intel_reserved_ffwd_0_0[8] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[8]
in_intel_reserved_ffwd_0_0[9] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[9]
in_intel_reserved_ffwd_0_0[10] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[10]
in_intel_reserved_ffwd_0_0[11] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[11]
in_intel_reserved_ffwd_0_0[12] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[12]
in_intel_reserved_ffwd_0_0[13] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[13]
in_intel_reserved_ffwd_0_0[14] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[14]
in_intel_reserved_ffwd_0_0[15] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[15]
in_intel_reserved_ffwd_0_0[16] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[16]
in_intel_reserved_ffwd_0_0[17] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[17]
in_intel_reserved_ffwd_0_0[18] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[18]
in_intel_reserved_ffwd_0_0[19] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[19]
in_intel_reserved_ffwd_0_0[20] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[20]
in_intel_reserved_ffwd_0_0[21] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[21]
in_intel_reserved_ffwd_0_0[22] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[22]
in_intel_reserved_ffwd_0_0[23] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[23]
in_intel_reserved_ffwd_0_0[24] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[24]
in_intel_reserved_ffwd_0_0[25] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[25]
in_intel_reserved_ffwd_0_0[26] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[26]
in_intel_reserved_ffwd_0_0[27] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[27]
in_intel_reserved_ffwd_0_0[28] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[28]
in_intel_reserved_ffwd_0_0[29] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[29]
in_intel_reserved_ffwd_0_0[30] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[30]
in_intel_reserved_ffwd_0_0[31] => acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize|acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_3_0[0] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[0]
out_dest_data_out_3_0[1] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[1]
out_dest_data_out_3_0[2] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[2]
out_dest_data_out_3_0[3] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[3]
out_dest_data_out_3_0[4] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[4]
out_dest_data_out_3_0[5] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[5]
out_dest_data_out_3_0[6] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[6]
out_dest_data_out_3_0[7] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[7]
out_dest_data_out_3_0[8] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[8]
out_dest_data_out_3_0[9] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[9]
out_dest_data_out_3_0[10] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[10]
out_dest_data_out_3_0[11] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[11]
out_dest_data_out_3_0[12] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[12]
out_dest_data_out_3_0[13] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[13]
out_dest_data_out_3_0[14] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[14]
out_dest_data_out_3_0[15] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[15]
out_dest_data_out_3_0[16] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[16]
out_dest_data_out_3_0[17] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[17]
out_dest_data_out_3_0[18] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[18]
out_dest_data_out_3_0[19] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[19]
out_dest_data_out_3_0[20] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[20]
out_dest_data_out_3_0[21] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[21]
out_dest_data_out_3_0[22] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[22]
out_dest_data_out_3_0[23] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[23]
out_dest_data_out_3_0[24] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[24]
out_dest_data_out_3_0[25] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[25]
out_dest_data_out_3_0[26] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[26]
out_dest_data_out_3_0[27] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[27]
out_dest_data_out_3_0[28] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[28]
out_dest_data_out_3_0[29] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[29]
out_dest_data_out_3_0[30] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[30]
out_dest_data_out_3_0[31] <= acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_3_0[0] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[0]
in_intel_reserved_ffwd_3_0[1] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[1]
in_intel_reserved_ffwd_3_0[2] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[2]
in_intel_reserved_ffwd_3_0[3] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[3]
in_intel_reserved_ffwd_3_0[4] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[4]
in_intel_reserved_ffwd_3_0[5] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[5]
in_intel_reserved_ffwd_3_0[6] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[6]
in_intel_reserved_ffwd_3_0[7] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[7]
in_intel_reserved_ffwd_3_0[8] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[8]
in_intel_reserved_ffwd_3_0[9] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[9]
in_intel_reserved_ffwd_3_0[10] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[10]
in_intel_reserved_ffwd_3_0[11] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[11]
in_intel_reserved_ffwd_3_0[12] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[12]
in_intel_reserved_ffwd_3_0[13] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[13]
in_intel_reserved_ffwd_3_0[14] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[14]
in_intel_reserved_ffwd_3_0[15] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[15]
in_intel_reserved_ffwd_3_0[16] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[16]
in_intel_reserved_ffwd_3_0[17] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[17]
in_intel_reserved_ffwd_3_0[18] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[18]
in_intel_reserved_ffwd_3_0[19] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[19]
in_intel_reserved_ffwd_3_0[20] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[20]
in_intel_reserved_ffwd_3_0[21] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[21]
in_intel_reserved_ffwd_3_0[22] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[22]
in_intel_reserved_ffwd_3_0[23] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[23]
in_intel_reserved_ffwd_3_0[24] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[24]
in_intel_reserved_ffwd_3_0[25] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[25]
in_intel_reserved_ffwd_3_0[26] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[26]
in_intel_reserved_ffwd_3_0[27] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[27]
in_intel_reserved_ffwd_3_0[28] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[28]
in_intel_reserved_ffwd_3_0[29] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[29]
in_intel_reserved_ffwd_3_0[30] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[30]
in_intel_reserved_ffwd_3_0[31] => acl_dspba_buffer:thei_ffwd_dst_sub766_resize60.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize|acl_dspba_buffer:thei_ffwd_dst_sub766_resize60
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize
in_data_in[0] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.valid_out
in_feedback_stall_in_23[0] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_stall_in
out_feedback_out_23[0] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[0]
out_feedback_out_23[1] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[1]
out_feedback_out_23[2] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[2]
out_feedback_out_23[3] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[3]
out_feedback_out_23[4] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[4]
out_feedback_out_23[5] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[5]
out_feedback_out_23[6] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[6]
out_feedback_out_23[7] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[7]
out_feedback_out_23[8] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[8]
out_feedback_out_23[9] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[9]
out_feedback_out_23[10] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[10]
out_feedback_out_23[11] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[11]
out_feedback_out_23[12] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[12]
out_feedback_out_23[13] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[13]
out_feedback_out_23[14] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[14]
out_feedback_out_23[15] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[15]
out_feedback_out_23[16] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[16]
out_feedback_out_23[17] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[17]
out_feedback_out_23[18] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[18]
out_feedback_out_23[19] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[19]
out_feedback_out_23[20] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[20]
out_feedback_out_23[21] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[21]
out_feedback_out_23[22] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[22]
out_feedback_out_23[23] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[23]
out_feedback_out_23[24] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[24]
out_feedback_out_23[25] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[25]
out_feedback_out_23[26] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[26]
out_feedback_out_23[27] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[27]
out_feedback_out_23[28] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[28]
out_feedback_out_23[29] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[29]
out_feedback_out_23[30] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[30]
out_feedback_out_23[31] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_out[31]
out_feedback_valid_out_23[0] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.stall_out
clock => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.clock
resetn => acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize
in_data_in[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.valid_out
in_feedback_in_23[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[0]
in_feedback_in_23[1] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[1]
in_feedback_in_23[2] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[2]
in_feedback_in_23[3] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[3]
in_feedback_in_23[4] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[4]
in_feedback_in_23[5] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[5]
in_feedback_in_23[6] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[6]
in_feedback_in_23[7] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[7]
in_feedback_in_23[8] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[8]
in_feedback_in_23[9] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[9]
in_feedback_in_23[10] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[10]
in_feedback_in_23[11] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[11]
in_feedback_in_23[12] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[12]
in_feedback_in_23[13] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[13]
in_feedback_in_23[14] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[14]
in_feedback_in_23[15] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[15]
in_feedback_in_23[16] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[16]
in_feedback_in_23[17] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[17]
in_feedback_in_23[18] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[18]
in_feedback_in_23[19] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[19]
in_feedback_in_23[20] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[20]
in_feedback_in_23[21] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[21]
in_feedback_in_23[22] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[22]
in_feedback_in_23[23] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[23]
in_feedback_in_23[24] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[24]
in_feedback_in_23[25] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[25]
in_feedback_in_23[26] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[26]
in_feedback_in_23[27] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[27]
in_feedback_in_23[28] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[28]
in_feedback_in_23[29] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[29]
in_feedback_in_23[30] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[30]
in_feedback_in_23[31] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_in[31]
in_feedback_valid_in_23[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_valid_in
out_feedback_stall_out_23[0] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.stall_out
clock => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.clock
resetn => acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize|acl_pop:thei_acl_pop_i32_accumrow_0125_pop23_resize62
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize
in_data_in[0] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_in[7]
in_keep_going[0] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.dir
in_valid_in[0] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.data_out[7]
out_valid_out[0] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.valid_out
in_feedback_stall_in_20[0] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_stall_in
out_feedback_out_20[0] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[0]
out_feedback_out_20[1] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[1]
out_feedback_out_20[2] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[2]
out_feedback_out_20[3] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[3]
out_feedback_out_20[4] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[4]
out_feedback_out_20[5] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[5]
out_feedback_out_20[6] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[6]
out_feedback_out_20[7] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_out[7]
out_feedback_valid_out_20[0] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.stall_out
clock => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.clock
resetn => acl_push:thei_acl_push_i8_write_y_0128_push20_resize87.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|acl_push:thei_acl_push_i8_write_y_0128_push20_resize87
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|acl_push:thei_acl_push_i8_write_y_0128_push20_resize87|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize
in_data_in[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_in[7]
in_dir[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.dir
in_predicate[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.data_out[7]
out_valid_out[0] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.valid_out
in_feedback_in_20[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[0]
in_feedback_in_20[1] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[1]
in_feedback_in_20[2] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[2]
in_feedback_in_20[3] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[3]
in_feedback_in_20[4] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[4]
in_feedback_in_20[5] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[5]
in_feedback_in_20[6] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[6]
in_feedback_in_20[7] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_in[7]
in_feedback_valid_in_20[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_valid_in
out_feedback_stall_out_20[0] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.stall_out
clock => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.clock
resetn => acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize|acl_pop:thei_acl_pop_i8_write_y_0128_pop20_resize85
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist0_x1_uid267_i_cmp160_resize_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid283_i_cmp19_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq0_uid280_i_cmp19_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist3_i_unnamed_resize92_vt_select_0_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_tobool34_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_0_0[0] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[0]
out_dest_data_out_0_0[1] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[1]
out_dest_data_out_0_0[2] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[2]
out_dest_data_out_0_0[3] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[3]
out_dest_data_out_0_0[4] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[4]
out_dest_data_out_0_0[5] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[5]
out_dest_data_out_0_0[6] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[6]
out_dest_data_out_0_0[7] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[7]
out_dest_data_out_0_0[8] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[8]
out_dest_data_out_0_0[9] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[9]
out_dest_data_out_0_0[10] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[10]
out_dest_data_out_0_0[11] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[11]
out_dest_data_out_0_0[12] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[12]
out_dest_data_out_0_0[13] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[13]
out_dest_data_out_0_0[14] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[14]
out_dest_data_out_0_0[15] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[15]
out_dest_data_out_0_0[16] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[16]
out_dest_data_out_0_0[17] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[17]
out_dest_data_out_0_0[18] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[18]
out_dest_data_out_0_0[19] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[19]
out_dest_data_out_0_0[20] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[20]
out_dest_data_out_0_0[21] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[21]
out_dest_data_out_0_0[22] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[22]
out_dest_data_out_0_0[23] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[23]
out_dest_data_out_0_0[24] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[24]
out_dest_data_out_0_0[25] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[25]
out_dest_data_out_0_0[26] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[26]
out_dest_data_out_0_0[27] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[27]
out_dest_data_out_0_0[28] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[28]
out_dest_data_out_0_0[29] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[29]
out_dest_data_out_0_0[30] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[30]
out_dest_data_out_0_0[31] <= acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_0_0[0] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[0]
in_intel_reserved_ffwd_0_0[1] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[1]
in_intel_reserved_ffwd_0_0[2] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[2]
in_intel_reserved_ffwd_0_0[3] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[3]
in_intel_reserved_ffwd_0_0[4] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[4]
in_intel_reserved_ffwd_0_0[5] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[5]
in_intel_reserved_ffwd_0_0[6] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[6]
in_intel_reserved_ffwd_0_0[7] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[7]
in_intel_reserved_ffwd_0_0[8] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[8]
in_intel_reserved_ffwd_0_0[9] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[9]
in_intel_reserved_ffwd_0_0[10] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[10]
in_intel_reserved_ffwd_0_0[11] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[11]
in_intel_reserved_ffwd_0_0[12] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[12]
in_intel_reserved_ffwd_0_0[13] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[13]
in_intel_reserved_ffwd_0_0[14] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[14]
in_intel_reserved_ffwd_0_0[15] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[15]
in_intel_reserved_ffwd_0_0[16] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[16]
in_intel_reserved_ffwd_0_0[17] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[17]
in_intel_reserved_ffwd_0_0[18] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[18]
in_intel_reserved_ffwd_0_0[19] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[19]
in_intel_reserved_ffwd_0_0[20] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[20]
in_intel_reserved_ffwd_0_0[21] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[21]
in_intel_reserved_ffwd_0_0[22] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[22]
in_intel_reserved_ffwd_0_0[23] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[23]
in_intel_reserved_ffwd_0_0[24] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[24]
in_intel_reserved_ffwd_0_0[25] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[25]
in_intel_reserved_ffwd_0_0[26] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[26]
in_intel_reserved_ffwd_0_0[27] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[27]
in_intel_reserved_ffwd_0_0[28] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[28]
in_intel_reserved_ffwd_0_0[29] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[29]
in_intel_reserved_ffwd_0_0[30] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[30]
in_intel_reserved_ffwd_0_0[31] => acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize|acl_dspba_buffer:thei_ffwd_dst_ratio133761_resize89
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_3_0[0] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[0]
out_dest_data_out_3_0[1] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[1]
out_dest_data_out_3_0[2] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[2]
out_dest_data_out_3_0[3] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[3]
out_dest_data_out_3_0[4] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[4]
out_dest_data_out_3_0[5] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[5]
out_dest_data_out_3_0[6] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[6]
out_dest_data_out_3_0[7] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[7]
out_dest_data_out_3_0[8] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[8]
out_dest_data_out_3_0[9] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[9]
out_dest_data_out_3_0[10] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[10]
out_dest_data_out_3_0[11] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[11]
out_dest_data_out_3_0[12] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[12]
out_dest_data_out_3_0[13] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[13]
out_dest_data_out_3_0[14] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[14]
out_dest_data_out_3_0[15] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[15]
out_dest_data_out_3_0[16] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[16]
out_dest_data_out_3_0[17] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[17]
out_dest_data_out_3_0[18] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[18]
out_dest_data_out_3_0[19] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[19]
out_dest_data_out_3_0[20] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[20]
out_dest_data_out_3_0[21] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[21]
out_dest_data_out_3_0[22] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[22]
out_dest_data_out_3_0[23] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[23]
out_dest_data_out_3_0[24] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[24]
out_dest_data_out_3_0[25] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[25]
out_dest_data_out_3_0[26] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[26]
out_dest_data_out_3_0[27] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[27]
out_dest_data_out_3_0[28] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[28]
out_dest_data_out_3_0[29] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[29]
out_dest_data_out_3_0[30] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[30]
out_dest_data_out_3_0[31] <= acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_3_0[0] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[0]
in_intel_reserved_ffwd_3_0[1] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[1]
in_intel_reserved_ffwd_3_0[2] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[2]
in_intel_reserved_ffwd_3_0[3] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[3]
in_intel_reserved_ffwd_3_0[4] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[4]
in_intel_reserved_ffwd_3_0[5] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[5]
in_intel_reserved_ffwd_3_0[6] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[6]
in_intel_reserved_ffwd_3_0[7] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[7]
in_intel_reserved_ffwd_3_0[8] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[8]
in_intel_reserved_ffwd_3_0[9] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[9]
in_intel_reserved_ffwd_3_0[10] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[10]
in_intel_reserved_ffwd_3_0[11] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[11]
in_intel_reserved_ffwd_3_0[12] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[12]
in_intel_reserved_ffwd_3_0[13] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[13]
in_intel_reserved_ffwd_3_0[14] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[14]
in_intel_reserved_ffwd_3_0[15] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[15]
in_intel_reserved_ffwd_3_0[16] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[16]
in_intel_reserved_ffwd_3_0[17] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[17]
in_intel_reserved_ffwd_3_0[18] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[18]
in_intel_reserved_ffwd_3_0[19] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[19]
in_intel_reserved_ffwd_3_0[20] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[20]
in_intel_reserved_ffwd_3_0[21] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[21]
in_intel_reserved_ffwd_3_0[22] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[22]
in_intel_reserved_ffwd_3_0[23] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[23]
in_intel_reserved_ffwd_3_0[24] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[24]
in_intel_reserved_ffwd_3_0[25] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[25]
in_intel_reserved_ffwd_3_0[26] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[26]
in_intel_reserved_ffwd_3_0[27] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[27]
in_intel_reserved_ffwd_3_0[28] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[28]
in_intel_reserved_ffwd_3_0[29] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[29]
in_intel_reserved_ffwd_3_0[30] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[30]
in_intel_reserved_ffwd_3_0[31] => acl_dspba_buffer:thei_ffwd_dst_sub765_resize81.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize|acl_dspba_buffer:thei_ffwd_dst_sub765_resize81
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize
in_data_in[0] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.valid_out
in_feedback_stall_in_22[0] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_stall_in
out_feedback_out_22[0] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[0]
out_feedback_out_22[1] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[1]
out_feedback_out_22[2] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[2]
out_feedback_out_22[3] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[3]
out_feedback_out_22[4] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[4]
out_feedback_out_22[5] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[5]
out_feedback_out_22[6] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[6]
out_feedback_out_22[7] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[7]
out_feedback_out_22[8] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[8]
out_feedback_out_22[9] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[9]
out_feedback_out_22[10] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[10]
out_feedback_out_22[11] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[11]
out_feedback_out_22[12] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[12]
out_feedback_out_22[13] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[13]
out_feedback_out_22[14] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[14]
out_feedback_out_22[15] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[15]
out_feedback_out_22[16] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[16]
out_feedback_out_22[17] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[17]
out_feedback_out_22[18] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[18]
out_feedback_out_22[19] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[19]
out_feedback_out_22[20] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[20]
out_feedback_out_22[21] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[21]
out_feedback_out_22[22] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[22]
out_feedback_out_22[23] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[23]
out_feedback_out_22[24] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[24]
out_feedback_out_22[25] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[25]
out_feedback_out_22[26] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[26]
out_feedback_out_22[27] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[27]
out_feedback_out_22[28] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[28]
out_feedback_out_22[29] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[29]
out_feedback_out_22[30] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[30]
out_feedback_out_22[31] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_out[31]
out_feedback_valid_out_22[0] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.stall_out
clock => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.clock
resetn => acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize
in_data_in[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.valid_out
in_feedback_in_22[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[0]
in_feedback_in_22[1] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[1]
in_feedback_in_22[2] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[2]
in_feedback_in_22[3] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[3]
in_feedback_in_22[4] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[4]
in_feedback_in_22[5] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[5]
in_feedback_in_22[6] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[6]
in_feedback_in_22[7] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[7]
in_feedback_in_22[8] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[8]
in_feedback_in_22[9] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[9]
in_feedback_in_22[10] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[10]
in_feedback_in_22[11] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[11]
in_feedback_in_22[12] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[12]
in_feedback_in_22[13] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[13]
in_feedback_in_22[14] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[14]
in_feedback_in_22[15] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[15]
in_feedback_in_22[16] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[16]
in_feedback_in_22[17] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[17]
in_feedback_in_22[18] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[18]
in_feedback_in_22[19] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[19]
in_feedback_in_22[20] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[20]
in_feedback_in_22[21] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[21]
in_feedback_in_22[22] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[22]
in_feedback_in_22[23] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[23]
in_feedback_in_22[24] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[24]
in_feedback_in_22[25] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[25]
in_feedback_in_22[26] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[26]
in_feedback_in_22[27] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[27]
in_feedback_in_22[28] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[28]
in_feedback_in_22[29] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[29]
in_feedback_in_22[30] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[30]
in_feedback_in_22[31] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_in[31]
in_feedback_valid_in_22[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_valid_in
out_feedback_stall_out_22[0] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.stall_out
clock => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.clock
resetn => acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize|acl_pop:thei_acl_pop_i32_accumcolumn_0126_pop22_resize83
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist12_i_cmp29_resize_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_reduction_resize_8_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_4_0[0] <= acl_dspba_buffer:thei_ffwd_dst_cmp123767_resize102.buffer_out[0]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_4_0[0] => acl_dspba_buffer:thei_ffwd_dst_cmp123767_resize102.buffer_in[0]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize|acl_dspba_buffer:thei_ffwd_dst_cmp123767_resize102
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_2_0[0] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[0]
out_dest_data_out_2_0[1] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[1]
out_dest_data_out_2_0[2] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[2]
out_dest_data_out_2_0[3] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[3]
out_dest_data_out_2_0[4] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[4]
out_dest_data_out_2_0[5] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[5]
out_dest_data_out_2_0[6] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[6]
out_dest_data_out_2_0[7] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[7]
out_dest_data_out_2_0[8] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[8]
out_dest_data_out_2_0[9] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[9]
out_dest_data_out_2_0[10] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[10]
out_dest_data_out_2_0[11] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[11]
out_dest_data_out_2_0[12] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[12]
out_dest_data_out_2_0[13] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[13]
out_dest_data_out_2_0[14] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[14]
out_dest_data_out_2_0[15] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[15]
out_dest_data_out_2_0[16] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[16]
out_dest_data_out_2_0[17] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[17]
out_dest_data_out_2_0[18] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[18]
out_dest_data_out_2_0[19] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[19]
out_dest_data_out_2_0[20] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[20]
out_dest_data_out_2_0[21] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[21]
out_dest_data_out_2_0[22] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[22]
out_dest_data_out_2_0[23] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[23]
out_dest_data_out_2_0[24] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[24]
out_dest_data_out_2_0[25] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[25]
out_dest_data_out_2_0[26] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[26]
out_dest_data_out_2_0[27] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[27]
out_dest_data_out_2_0[28] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[28]
out_dest_data_out_2_0[29] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[29]
out_dest_data_out_2_0[30] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[30]
out_dest_data_out_2_0[31] <= acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_2_0[0] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[0]
in_intel_reserved_ffwd_2_0[1] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[1]
in_intel_reserved_ffwd_2_0[2] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[2]
in_intel_reserved_ffwd_2_0[3] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[3]
in_intel_reserved_ffwd_2_0[4] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[4]
in_intel_reserved_ffwd_2_0[5] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[5]
in_intel_reserved_ffwd_2_0[6] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[6]
in_intel_reserved_ffwd_2_0[7] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[7]
in_intel_reserved_ffwd_2_0[8] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[8]
in_intel_reserved_ffwd_2_0[9] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[9]
in_intel_reserved_ffwd_2_0[10] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[10]
in_intel_reserved_ffwd_2_0[11] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[11]
in_intel_reserved_ffwd_2_0[12] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[12]
in_intel_reserved_ffwd_2_0[13] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[13]
in_intel_reserved_ffwd_2_0[14] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[14]
in_intel_reserved_ffwd_2_0[15] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[15]
in_intel_reserved_ffwd_2_0[16] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[16]
in_intel_reserved_ffwd_2_0[17] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[17]
in_intel_reserved_ffwd_2_0[18] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[18]
in_intel_reserved_ffwd_2_0[19] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[19]
in_intel_reserved_ffwd_2_0[20] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[20]
in_intel_reserved_ffwd_2_0[21] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[21]
in_intel_reserved_ffwd_2_0[22] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[22]
in_intel_reserved_ffwd_2_0[23] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[23]
in_intel_reserved_ffwd_2_0[24] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[24]
in_intel_reserved_ffwd_2_0[25] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[25]
in_intel_reserved_ffwd_2_0[26] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[26]
in_intel_reserved_ffwd_2_0[27] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[27]
in_intel_reserved_ffwd_2_0[28] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[28]
in_intel_reserved_ffwd_2_0[29] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[29]
in_intel_reserved_ffwd_2_0[30] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[30]
in_intel_reserved_ffwd_2_0[31] => acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize|acl_dspba_buffer:thei_ffwd_dst_cols135764_resize99
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist28_bgTrunc_i_sub40_resize_sel_x_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_reduction_resize_7_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist6_i_reduction_resize_7_resize_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist7_i_reduction_resize_1_resize_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist5_i_sub31_add28_resize_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xin[24] => delay_signals[1][24].DATAIN
xin[25] => delay_signals[1][25].DATAIN
xin[26] => delay_signals[1][26].DATAIN
xin[27] => delay_signals[1][27].DATAIN
xin[28] => delay_signals[1][28].DATAIN
xin[29] => delay_signals[1][29].DATAIN
xin[30] => delay_signals[1][30].DATAIN
xin[31] => delay_signals[1][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist8_i_reduction_resize_1_resize_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xin[24] => delay_signals[1][24].DATAIN
xin[25] => delay_signals[1][25].DATAIN
xin[26] => delay_signals[1][26].DATAIN
xin[27] => delay_signals[1][27].DATAIN
xin[28] => delay_signals[1][28].DATAIN
xin[29] => delay_signals[1][29].DATAIN
xin[30] => delay_signals[1][30].DATAIN
xin[31] => delay_signals[1][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_4_0[0] <= acl_dspba_buffer:thei_ffwd_dst_cmp123768_resize74.buffer_out[0]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_4_0[0] => acl_dspba_buffer:thei_ffwd_dst_cmp123768_resize74.buffer_in[0]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize|acl_dspba_buffer:thei_ffwd_dst_cmp123768_resize74
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_2_0[0] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[0]
out_dest_data_out_2_0[1] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[1]
out_dest_data_out_2_0[2] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[2]
out_dest_data_out_2_0[3] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[3]
out_dest_data_out_2_0[4] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[4]
out_dest_data_out_2_0[5] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[5]
out_dest_data_out_2_0[6] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[6]
out_dest_data_out_2_0[7] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[7]
out_dest_data_out_2_0[8] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[8]
out_dest_data_out_2_0[9] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[9]
out_dest_data_out_2_0[10] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[10]
out_dest_data_out_2_0[11] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[11]
out_dest_data_out_2_0[12] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[12]
out_dest_data_out_2_0[13] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[13]
out_dest_data_out_2_0[14] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[14]
out_dest_data_out_2_0[15] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[15]
out_dest_data_out_2_0[16] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[16]
out_dest_data_out_2_0[17] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[17]
out_dest_data_out_2_0[18] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[18]
out_dest_data_out_2_0[19] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[19]
out_dest_data_out_2_0[20] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[20]
out_dest_data_out_2_0[21] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[21]
out_dest_data_out_2_0[22] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[22]
out_dest_data_out_2_0[23] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[23]
out_dest_data_out_2_0[24] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[24]
out_dest_data_out_2_0[25] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[25]
out_dest_data_out_2_0[26] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[26]
out_dest_data_out_2_0[27] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[27]
out_dest_data_out_2_0[28] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[28]
out_dest_data_out_2_0[29] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[29]
out_dest_data_out_2_0[30] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[30]
out_dest_data_out_2_0[31] <= acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_2_0[0] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[0]
in_intel_reserved_ffwd_2_0[1] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[1]
in_intel_reserved_ffwd_2_0[2] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[2]
in_intel_reserved_ffwd_2_0[3] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[3]
in_intel_reserved_ffwd_2_0[4] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[4]
in_intel_reserved_ffwd_2_0[5] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[5]
in_intel_reserved_ffwd_2_0[6] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[6]
in_intel_reserved_ffwd_2_0[7] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[7]
in_intel_reserved_ffwd_2_0[8] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[8]
in_intel_reserved_ffwd_2_0[9] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[9]
in_intel_reserved_ffwd_2_0[10] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[10]
in_intel_reserved_ffwd_2_0[11] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[11]
in_intel_reserved_ffwd_2_0[12] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[12]
in_intel_reserved_ffwd_2_0[13] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[13]
in_intel_reserved_ffwd_2_0[14] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[14]
in_intel_reserved_ffwd_2_0[15] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[15]
in_intel_reserved_ffwd_2_0[16] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[16]
in_intel_reserved_ffwd_2_0[17] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[17]
in_intel_reserved_ffwd_2_0[18] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[18]
in_intel_reserved_ffwd_2_0[19] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[19]
in_intel_reserved_ffwd_2_0[20] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[20]
in_intel_reserved_ffwd_2_0[21] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[21]
in_intel_reserved_ffwd_2_0[22] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[22]
in_intel_reserved_ffwd_2_0[23] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[23]
in_intel_reserved_ffwd_2_0[24] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[24]
in_intel_reserved_ffwd_2_0[25] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[25]
in_intel_reserved_ffwd_2_0[26] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[26]
in_intel_reserved_ffwd_2_0[27] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[27]
in_intel_reserved_ffwd_2_0[28] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[28]
in_intel_reserved_ffwd_2_0[29] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[29]
in_intel_reserved_ffwd_2_0[30] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[30]
in_intel_reserved_ffwd_2_0[31] => acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize|acl_dspba_buffer:thei_ffwd_dst_cols135763_resize69
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist10_i_cmp3_resize_c_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_1_0[0] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[0]
out_dest_data_out_1_0[1] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[1]
out_dest_data_out_1_0[2] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[2]
out_dest_data_out_1_0[3] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[3]
out_dest_data_out_1_0[4] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[4]
out_dest_data_out_1_0[5] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[5]
out_dest_data_out_1_0[6] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[6]
out_dest_data_out_1_0[7] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[7]
out_dest_data_out_1_0[8] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[8]
out_dest_data_out_1_0[9] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[9]
out_dest_data_out_1_0[10] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[10]
out_dest_data_out_1_0[11] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[11]
out_dest_data_out_1_0[12] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[12]
out_dest_data_out_1_0[13] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[13]
out_dest_data_out_1_0[14] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[14]
out_dest_data_out_1_0[15] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[15]
out_dest_data_out_1_0[16] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[16]
out_dest_data_out_1_0[17] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[17]
out_dest_data_out_1_0[18] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[18]
out_dest_data_out_1_0[19] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[19]
out_dest_data_out_1_0[20] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[20]
out_dest_data_out_1_0[21] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[21]
out_dest_data_out_1_0[22] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[22]
out_dest_data_out_1_0[23] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[23]
out_dest_data_out_1_0[24] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[24]
out_dest_data_out_1_0[25] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[25]
out_dest_data_out_1_0[26] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[26]
out_dest_data_out_1_0[27] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[27]
out_dest_data_out_1_0[28] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[28]
out_dest_data_out_1_0[29] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[29]
out_dest_data_out_1_0[30] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[30]
out_dest_data_out_1_0[31] <= acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_1_0[0] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[0]
in_intel_reserved_ffwd_1_0[1] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[1]
in_intel_reserved_ffwd_1_0[2] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[2]
in_intel_reserved_ffwd_1_0[3] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[3]
in_intel_reserved_ffwd_1_0[4] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[4]
in_intel_reserved_ffwd_1_0[5] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[5]
in_intel_reserved_ffwd_1_0[6] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[6]
in_intel_reserved_ffwd_1_0[7] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[7]
in_intel_reserved_ffwd_1_0[8] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[8]
in_intel_reserved_ffwd_1_0[9] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[9]
in_intel_reserved_ffwd_1_0[10] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[10]
in_intel_reserved_ffwd_1_0[11] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[11]
in_intel_reserved_ffwd_1_0[12] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[12]
in_intel_reserved_ffwd_1_0[13] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[13]
in_intel_reserved_ffwd_1_0[14] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[14]
in_intel_reserved_ffwd_1_0[15] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[15]
in_intel_reserved_ffwd_1_0[16] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[16]
in_intel_reserved_ffwd_1_0[17] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[17]
in_intel_reserved_ffwd_1_0[18] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[18]
in_intel_reserved_ffwd_1_0[19] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[19]
in_intel_reserved_ffwd_1_0[20] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[20]
in_intel_reserved_ffwd_1_0[21] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[21]
in_intel_reserved_ffwd_1_0[22] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[22]
in_intel_reserved_ffwd_1_0[23] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[23]
in_intel_reserved_ffwd_1_0[24] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[24]
in_intel_reserved_ffwd_1_0[25] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[25]
in_intel_reserved_ffwd_1_0[26] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[26]
in_intel_reserved_ffwd_1_0[27] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[27]
in_intel_reserved_ffwd_1_0[28] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[28]
in_intel_reserved_ffwd_1_0[29] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[29]
in_intel_reserved_ffwd_1_0[30] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[30]
in_intel_reserved_ffwd_1_0[31] => acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize|acl_dspba_buffer:thei_ffwd_dst_rows134762_resize64
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid276_i_cmp162_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq0_uid273_i_cmp162_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist13_i_add164_resize_vt_select_0_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize
in_data_in[0] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.valid_out
in_feedback_stall_in_21[0] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_stall_in
out_feedback_out_21[0] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[0]
out_feedback_out_21[1] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[1]
out_feedback_out_21[2] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[2]
out_feedback_out_21[3] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[3]
out_feedback_out_21[4] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[4]
out_feedback_out_21[5] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[5]
out_feedback_out_21[6] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[6]
out_feedback_out_21[7] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[7]
out_feedback_out_21[8] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[8]
out_feedback_out_21[9] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[9]
out_feedback_out_21[10] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[10]
out_feedback_out_21[11] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[11]
out_feedback_out_21[12] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[12]
out_feedback_out_21[13] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[13]
out_feedback_out_21[14] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[14]
out_feedback_out_21[15] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[15]
out_feedback_out_21[16] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[16]
out_feedback_out_21[17] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[17]
out_feedback_out_21[18] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[18]
out_feedback_out_21[19] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[19]
out_feedback_out_21[20] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[20]
out_feedback_out_21[21] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[21]
out_feedback_out_21[22] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[22]
out_feedback_out_21[23] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[23]
out_feedback_out_21[24] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[24]
out_feedback_out_21[25] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[25]
out_feedback_out_21[26] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[26]
out_feedback_out_21[27] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[27]
out_feedback_out_21[28] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[28]
out_feedback_out_21[29] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[29]
out_feedback_out_21[30] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[30]
out_feedback_out_21[31] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_out[31]
out_feedback_valid_out_21[0] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_row_0127_push21_resize108.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_row_0127_push21_resize108.stall_out
clock => acl_push:thei_acl_push_i32_row_0127_push21_resize108.clock
resetn => acl_push:thei_acl_push_i32_row_0127_push21_resize108.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize|acl_push:thei_acl_push_i32_row_0127_push21_resize108
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize|acl_push:thei_acl_push_i32_row_0127_push21_resize108|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize
in_data_in[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.valid_out
in_feedback_in_21[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[0]
in_feedback_in_21[1] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[1]
in_feedback_in_21[2] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[2]
in_feedback_in_21[3] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[3]
in_feedback_in_21[4] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[4]
in_feedback_in_21[5] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[5]
in_feedback_in_21[6] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[6]
in_feedback_in_21[7] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[7]
in_feedback_in_21[8] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[8]
in_feedback_in_21[9] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[9]
in_feedback_in_21[10] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[10]
in_feedback_in_21[11] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[11]
in_feedback_in_21[12] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[12]
in_feedback_in_21[13] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[13]
in_feedback_in_21[14] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[14]
in_feedback_in_21[15] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[15]
in_feedback_in_21[16] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[16]
in_feedback_in_21[17] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[17]
in_feedback_in_21[18] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[18]
in_feedback_in_21[19] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[19]
in_feedback_in_21[20] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[20]
in_feedback_in_21[21] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[21]
in_feedback_in_21[22] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[22]
in_feedback_in_21[23] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[23]
in_feedback_in_21[24] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[24]
in_feedback_in_21[25] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[25]
in_feedback_in_21[26] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[26]
in_feedback_in_21[27] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[27]
in_feedback_in_21[28] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[28]
in_feedback_in_21[29] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[29]
in_feedback_in_21[30] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[30]
in_feedback_in_21[31] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_in[31]
in_feedback_valid_in_21[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_valid_in
out_feedback_stall_out_21[0] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.stall_out
clock => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.clock
resetn => acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize|acl_pop:thei_acl_pop_i32_row_0127_pop21_resize66
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_or_cond_resize_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x
in_data_in_0[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_0[0]
in_data_in_1[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_1[0]
in_data_in_2[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_2[0]
in_data_in_3[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_3[0]
in_data_in_4[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[0]
in_data_in_4[1] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[1]
in_data_in_4[2] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[2]
in_data_in_4[3] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[3]
in_data_in_4[4] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[4]
in_data_in_4[5] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[5]
in_data_in_4[6] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[6]
in_data_in_4[7] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[7]
in_data_in_4[8] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[8]
in_data_in_4[9] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[9]
in_data_in_4[10] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[10]
in_data_in_4[11] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[11]
in_data_in_4[12] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[12]
in_data_in_4[13] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[13]
in_data_in_4[14] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[14]
in_data_in_4[15] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[15]
in_data_in_4[16] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[16]
in_data_in_4[17] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[17]
in_data_in_4[18] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[18]
in_data_in_4[19] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[19]
in_data_in_4[20] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[20]
in_data_in_4[21] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[21]
in_data_in_4[22] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[22]
in_data_in_4[23] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[23]
in_data_in_4[24] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[24]
in_data_in_4[25] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[25]
in_data_in_4[26] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[26]
in_data_in_4[27] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[27]
in_data_in_4[28] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[28]
in_data_in_4[29] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[29]
in_data_in_4[30] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[30]
in_data_in_4[31] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_4[31]
in_data_in_5[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[0]
in_data_in_5[1] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[1]
in_data_in_5[2] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[2]
in_data_in_5[3] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[3]
in_data_in_5[4] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[4]
in_data_in_5[5] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[5]
in_data_in_5[6] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[6]
in_data_in_5[7] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[7]
in_data_in_5[8] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[8]
in_data_in_5[9] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[9]
in_data_in_5[10] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[10]
in_data_in_5[11] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[11]
in_data_in_5[12] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[12]
in_data_in_5[13] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[13]
in_data_in_5[14] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[14]
in_data_in_5[15] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[15]
in_data_in_5[16] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[16]
in_data_in_5[17] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[17]
in_data_in_5[18] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[18]
in_data_in_5[19] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[19]
in_data_in_5[20] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[20]
in_data_in_5[21] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[21]
in_data_in_5[22] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[22]
in_data_in_5[23] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[23]
in_data_in_5[24] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[24]
in_data_in_5[25] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[25]
in_data_in_5[26] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[26]
in_data_in_5[27] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[27]
in_data_in_5[28] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[28]
in_data_in_5[29] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[29]
in_data_in_5[30] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[30]
in_data_in_5[31] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_5[31]
in_data_in_6[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[0]
in_data_in_6[1] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[1]
in_data_in_6[2] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[2]
in_data_in_6[3] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[3]
in_data_in_6[4] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[4]
in_data_in_6[5] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[5]
in_data_in_6[6] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[6]
in_data_in_6[7] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[7]
in_data_in_6[8] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[8]
in_data_in_6[9] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[9]
in_data_in_6[10] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[10]
in_data_in_6[11] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[11]
in_data_in_6[12] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[12]
in_data_in_6[13] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[13]
in_data_in_6[14] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[14]
in_data_in_6[15] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[15]
in_data_in_6[16] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[16]
in_data_in_6[17] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[17]
in_data_in_6[18] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[18]
in_data_in_6[19] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[19]
in_data_in_6[20] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[20]
in_data_in_6[21] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[21]
in_data_in_6[22] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[22]
in_data_in_6[23] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[23]
in_data_in_6[24] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[24]
in_data_in_6[25] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[25]
in_data_in_6[26] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[26]
in_data_in_6[27] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[27]
in_data_in_6[28] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[28]
in_data_in_6[29] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[29]
in_data_in_6[30] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[30]
in_data_in_6[31] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_6[31]
in_data_in_7[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_7[0]
in_data_in_8[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_data_in_8[0]
in_input_accepted[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.in_increment[0]
in_valid_in[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_valid_in[0]
out_data_out_0[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_0[0]
out_data_out_1[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_1[0]
out_data_out_2[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_2[0]
out_data_out_3[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_3[0]
out_data_out_4[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[0]
out_data_out_4[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[1]
out_data_out_4[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[2]
out_data_out_4[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[3]
out_data_out_4[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[4]
out_data_out_4[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[5]
out_data_out_4[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[6]
out_data_out_4[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[7]
out_data_out_4[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[8]
out_data_out_4[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[9]
out_data_out_4[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[10]
out_data_out_4[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[11]
out_data_out_4[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[12]
out_data_out_4[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[13]
out_data_out_4[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[14]
out_data_out_4[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[15]
out_data_out_4[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[16]
out_data_out_4[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[17]
out_data_out_4[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[18]
out_data_out_4[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[19]
out_data_out_4[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[20]
out_data_out_4[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[21]
out_data_out_4[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[22]
out_data_out_4[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[23]
out_data_out_4[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[24]
out_data_out_4[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[25]
out_data_out_4[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[26]
out_data_out_4[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[27]
out_data_out_4[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[28]
out_data_out_4[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[29]
out_data_out_4[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[30]
out_data_out_4[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_4[31]
out_data_out_5[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[0]
out_data_out_5[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[1]
out_data_out_5[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[2]
out_data_out_5[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[3]
out_data_out_5[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[4]
out_data_out_5[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[5]
out_data_out_5[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[6]
out_data_out_5[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[7]
out_data_out_5[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[8]
out_data_out_5[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[9]
out_data_out_5[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[10]
out_data_out_5[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[11]
out_data_out_5[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[12]
out_data_out_5[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[13]
out_data_out_5[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[14]
out_data_out_5[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[15]
out_data_out_5[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[16]
out_data_out_5[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[17]
out_data_out_5[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[18]
out_data_out_5[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[19]
out_data_out_5[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[20]
out_data_out_5[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[21]
out_data_out_5[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[22]
out_data_out_5[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[23]
out_data_out_5[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[24]
out_data_out_5[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[25]
out_data_out_5[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[26]
out_data_out_5[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[27]
out_data_out_5[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[28]
out_data_out_5[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[29]
out_data_out_5[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[30]
out_data_out_5[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_5[31]
out_data_out_6[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[0]
out_data_out_6[1] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[1]
out_data_out_6[2] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[2]
out_data_out_6[3] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[3]
out_data_out_6[4] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[4]
out_data_out_6[5] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[5]
out_data_out_6[6] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[6]
out_data_out_6[7] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[7]
out_data_out_6[8] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[8]
out_data_out_6[9] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[9]
out_data_out_6[10] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[10]
out_data_out_6[11] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[11]
out_data_out_6[12] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[12]
out_data_out_6[13] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[13]
out_data_out_6[14] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[14]
out_data_out_6[15] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[15]
out_data_out_6[16] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[16]
out_data_out_6[17] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[17]
out_data_out_6[18] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[18]
out_data_out_6[19] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[19]
out_data_out_6[20] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[20]
out_data_out_6[21] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[21]
out_data_out_6[22] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[22]
out_data_out_6[23] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[23]
out_data_out_6[24] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[24]
out_data_out_6[25] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[25]
out_data_out_6[26] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[26]
out_data_out_6[27] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[27]
out_data_out_6[28] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[28]
out_data_out_6[29] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[29]
out_data_out_6[30] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[30]
out_data_out_6[31] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_6[31]
out_data_out_7[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_7[0]
out_data_out_8[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_data_out_8[0]
out_valid_out[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.out_valid_out[0]
in_stall_in[0] => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.in_stall_in[0]
in_stall_in[0] => output_accepted_and_q[0].IN1
out_stall_entry[0] <= i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.out_full[0]
clock => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.clock
clock => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.clock
resetn => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x.resetn
resetn => i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x
in_data_in_0[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[0]
in_data_in_1[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[8]
in_data_in_2[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[16]
in_data_in_3[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[24]
in_data_in_4[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[32]
in_data_in_4[1] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[33]
in_data_in_4[2] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[34]
in_data_in_4[3] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[35]
in_data_in_4[4] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[36]
in_data_in_4[5] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[37]
in_data_in_4[6] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[38]
in_data_in_4[7] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[39]
in_data_in_4[8] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[40]
in_data_in_4[9] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[41]
in_data_in_4[10] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[42]
in_data_in_4[11] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[43]
in_data_in_4[12] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[44]
in_data_in_4[13] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[45]
in_data_in_4[14] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[46]
in_data_in_4[15] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[47]
in_data_in_4[16] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[48]
in_data_in_4[17] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[49]
in_data_in_4[18] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[50]
in_data_in_4[19] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[51]
in_data_in_4[20] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[52]
in_data_in_4[21] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[53]
in_data_in_4[22] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[54]
in_data_in_4[23] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[55]
in_data_in_4[24] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[56]
in_data_in_4[25] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[57]
in_data_in_4[26] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[58]
in_data_in_4[27] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[59]
in_data_in_4[28] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[60]
in_data_in_4[29] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[61]
in_data_in_4[30] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[62]
in_data_in_4[31] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[63]
in_data_in_5[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[64]
in_data_in_5[1] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[65]
in_data_in_5[2] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[66]
in_data_in_5[3] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[67]
in_data_in_5[4] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[68]
in_data_in_5[5] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[69]
in_data_in_5[6] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[70]
in_data_in_5[7] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[71]
in_data_in_5[8] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[72]
in_data_in_5[9] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[73]
in_data_in_5[10] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[74]
in_data_in_5[11] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[75]
in_data_in_5[12] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[76]
in_data_in_5[13] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[77]
in_data_in_5[14] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[78]
in_data_in_5[15] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[79]
in_data_in_5[16] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[80]
in_data_in_5[17] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[81]
in_data_in_5[18] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[82]
in_data_in_5[19] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[83]
in_data_in_5[20] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[84]
in_data_in_5[21] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[85]
in_data_in_5[22] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[86]
in_data_in_5[23] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[87]
in_data_in_5[24] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[88]
in_data_in_5[25] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[89]
in_data_in_5[26] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[90]
in_data_in_5[27] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[91]
in_data_in_5[28] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[92]
in_data_in_5[29] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[93]
in_data_in_5[30] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[94]
in_data_in_5[31] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[95]
in_data_in_6[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[96]
in_data_in_6[1] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[97]
in_data_in_6[2] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[98]
in_data_in_6[3] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[99]
in_data_in_6[4] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[100]
in_data_in_6[5] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[101]
in_data_in_6[6] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[102]
in_data_in_6[7] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[103]
in_data_in_6[8] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[104]
in_data_in_6[9] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[105]
in_data_in_6[10] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[106]
in_data_in_6[11] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[107]
in_data_in_6[12] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[108]
in_data_in_6[13] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[109]
in_data_in_6[14] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[110]
in_data_in_6[15] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[111]
in_data_in_6[16] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[112]
in_data_in_6[17] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[113]
in_data_in_6[18] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[114]
in_data_in_6[19] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[115]
in_data_in_6[20] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[116]
in_data_in_6[21] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[117]
in_data_in_6[22] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[118]
in_data_in_6[23] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[119]
in_data_in_6[24] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[120]
in_data_in_6[25] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[121]
in_data_in_6[26] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[122]
in_data_in_6[27] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[123]
in_data_in_6[28] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[124]
in_data_in_6[29] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[125]
in_data_in_6[30] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[126]
in_data_in_6[31] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[127]
in_data_in_7[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[128]
in_data_in_8[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_in[136]
in_valid_in[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.valid_in
out_data_out_0[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[0]
out_data_out_1[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[8]
out_data_out_2[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[16]
out_data_out_3[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[24]
out_data_out_4[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[32]
out_data_out_4[1] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[33]
out_data_out_4[2] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[34]
out_data_out_4[3] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[35]
out_data_out_4[4] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[36]
out_data_out_4[5] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[37]
out_data_out_4[6] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[38]
out_data_out_4[7] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[39]
out_data_out_4[8] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[40]
out_data_out_4[9] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[41]
out_data_out_4[10] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[42]
out_data_out_4[11] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[43]
out_data_out_4[12] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[44]
out_data_out_4[13] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[45]
out_data_out_4[14] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[46]
out_data_out_4[15] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[47]
out_data_out_4[16] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[48]
out_data_out_4[17] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[49]
out_data_out_4[18] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[50]
out_data_out_4[19] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[51]
out_data_out_4[20] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[52]
out_data_out_4[21] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[53]
out_data_out_4[22] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[54]
out_data_out_4[23] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[55]
out_data_out_4[24] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[56]
out_data_out_4[25] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[57]
out_data_out_4[26] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[58]
out_data_out_4[27] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[59]
out_data_out_4[28] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[60]
out_data_out_4[29] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[61]
out_data_out_4[30] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[62]
out_data_out_4[31] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[63]
out_data_out_5[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[64]
out_data_out_5[1] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[65]
out_data_out_5[2] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[66]
out_data_out_5[3] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[67]
out_data_out_5[4] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[68]
out_data_out_5[5] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[69]
out_data_out_5[6] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[70]
out_data_out_5[7] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[71]
out_data_out_5[8] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[72]
out_data_out_5[9] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[73]
out_data_out_5[10] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[74]
out_data_out_5[11] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[75]
out_data_out_5[12] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[76]
out_data_out_5[13] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[77]
out_data_out_5[14] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[78]
out_data_out_5[15] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[79]
out_data_out_5[16] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[80]
out_data_out_5[17] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[81]
out_data_out_5[18] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[82]
out_data_out_5[19] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[83]
out_data_out_5[20] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[84]
out_data_out_5[21] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[85]
out_data_out_5[22] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[86]
out_data_out_5[23] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[87]
out_data_out_5[24] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[88]
out_data_out_5[25] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[89]
out_data_out_5[26] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[90]
out_data_out_5[27] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[91]
out_data_out_5[28] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[92]
out_data_out_5[29] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[93]
out_data_out_5[30] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[94]
out_data_out_5[31] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[95]
out_data_out_6[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[96]
out_data_out_6[1] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[97]
out_data_out_6[2] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[98]
out_data_out_6[3] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[99]
out_data_out_6[4] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[100]
out_data_out_6[5] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[101]
out_data_out_6[6] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[102]
out_data_out_6[7] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[103]
out_data_out_6[8] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[104]
out_data_out_6[9] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[105]
out_data_out_6[10] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[106]
out_data_out_6[11] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[107]
out_data_out_6[12] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[108]
out_data_out_6[13] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[109]
out_data_out_6[14] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[110]
out_data_out_6[15] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[111]
out_data_out_6[16] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[112]
out_data_out_6[17] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[113]
out_data_out_6[18] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[114]
out_data_out_6[19] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[115]
out_data_out_6[20] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[116]
out_data_out_6[21] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[117]
out_data_out_6[22] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[118]
out_data_out_6[23] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[119]
out_data_out_6[24] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[120]
out_data_out_6[25] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[121]
out_data_out_6[26] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[122]
out_data_out_6[27] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[123]
out_data_out_6[28] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[124]
out_data_out_6[29] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[125]
out_data_out_6[30] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[126]
out_data_out_6[31] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[127]
out_data_out_7[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[128]
out_data_out_8[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.data_out[136]
out_valid_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.valid_out
in_stall_in[0] => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.stall_in
out_stall_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.stall_out
clock => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.clock
resetn => acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_in[65] => data_in[65].IN1
data_in[66] => data_in[66].IN1
data_in[67] => data_in[67].IN1
data_in[68] => data_in[68].IN1
data_in[69] => data_in[69].IN1
data_in[70] => data_in[70].IN1
data_in[71] => data_in[71].IN1
data_in[72] => data_in[72].IN1
data_in[73] => data_in[73].IN1
data_in[74] => data_in[74].IN1
data_in[75] => data_in[75].IN1
data_in[76] => data_in[76].IN1
data_in[77] => data_in[77].IN1
data_in[78] => data_in[78].IN1
data_in[79] => data_in[79].IN1
data_in[80] => data_in[80].IN1
data_in[81] => data_in[81].IN1
data_in[82] => data_in[82].IN1
data_in[83] => data_in[83].IN1
data_in[84] => data_in[84].IN1
data_in[85] => data_in[85].IN1
data_in[86] => data_in[86].IN1
data_in[87] => data_in[87].IN1
data_in[88] => data_in[88].IN1
data_in[89] => data_in[89].IN1
data_in[90] => data_in[90].IN1
data_in[91] => data_in[91].IN1
data_in[92] => data_in[92].IN1
data_in[93] => data_in[93].IN1
data_in[94] => data_in[94].IN1
data_in[95] => data_in[95].IN1
data_in[96] => data_in[96].IN1
data_in[97] => data_in[97].IN1
data_in[98] => data_in[98].IN1
data_in[99] => data_in[99].IN1
data_in[100] => data_in[100].IN1
data_in[101] => data_in[101].IN1
data_in[102] => data_in[102].IN1
data_in[103] => data_in[103].IN1
data_in[104] => data_in[104].IN1
data_in[105] => data_in[105].IN1
data_in[106] => data_in[106].IN1
data_in[107] => data_in[107].IN1
data_in[108] => data_in[108].IN1
data_in[109] => data_in[109].IN1
data_in[110] => data_in[110].IN1
data_in[111] => data_in[111].IN1
data_in[112] => data_in[112].IN1
data_in[113] => data_in[113].IN1
data_in[114] => data_in[114].IN1
data_in[115] => data_in[115].IN1
data_in[116] => data_in[116].IN1
data_in[117] => data_in[117].IN1
data_in[118] => data_in[118].IN1
data_in[119] => data_in[119].IN1
data_in[120] => data_in[120].IN1
data_in[121] => data_in[121].IN1
data_in[122] => data_in[122].IN1
data_in[123] => data_in[123].IN1
data_in[124] => data_in[124].IN1
data_in[125] => data_in[125].IN1
data_in[126] => data_in[126].IN1
data_in[127] => data_in[127].IN1
data_in[128] => data_in[128].IN1
data_in[129] => data_in[129].IN1
data_in[130] => data_in[130].IN1
data_in[131] => data_in[131].IN1
data_in[132] => data_in[132].IN1
data_in[133] => data_in[133].IN1
data_in[134] => data_in[134].IN1
data_in[135] => data_in[135].IN1
data_in[136] => data_in[136].IN1
data_in[137] => data_in[137].IN1
data_in[138] => data_in[138].IN1
data_in[139] => data_in[139].IN1
data_in[140] => data_in[140].IN1
data_in[141] => data_in[141].IN1
data_in[142] => data_in[142].IN1
data_in[143] => data_in[143].IN1
data_in[144] => data_in[144].IN1
data_in[145] => data_in[145].IN1
data_in[146] => data_in[146].IN1
data_in[147] => data_in[147].IN1
data_in[148] => data_in[148].IN1
data_in[149] => data_in[149].IN1
data_in[150] => data_in[150].IN1
data_in[151] => data_in[151].IN1
data_in[152] => data_in[152].IN1
data_in[153] => data_in[153].IN1
data_in[154] => data_in[154].IN1
data_in[155] => data_in[155].IN1
data_in[156] => data_in[156].IN1
data_in[157] => data_in[157].IN1
data_in[158] => data_in[158].IN1
data_in[159] => data_in[159].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
data_out[35] <= acl_fifo:fifo.data_out
data_out[36] <= acl_fifo:fifo.data_out
data_out[37] <= acl_fifo:fifo.data_out
data_out[38] <= acl_fifo:fifo.data_out
data_out[39] <= acl_fifo:fifo.data_out
data_out[40] <= acl_fifo:fifo.data_out
data_out[41] <= acl_fifo:fifo.data_out
data_out[42] <= acl_fifo:fifo.data_out
data_out[43] <= acl_fifo:fifo.data_out
data_out[44] <= acl_fifo:fifo.data_out
data_out[45] <= acl_fifo:fifo.data_out
data_out[46] <= acl_fifo:fifo.data_out
data_out[47] <= acl_fifo:fifo.data_out
data_out[48] <= acl_fifo:fifo.data_out
data_out[49] <= acl_fifo:fifo.data_out
data_out[50] <= acl_fifo:fifo.data_out
data_out[51] <= acl_fifo:fifo.data_out
data_out[52] <= acl_fifo:fifo.data_out
data_out[53] <= acl_fifo:fifo.data_out
data_out[54] <= acl_fifo:fifo.data_out
data_out[55] <= acl_fifo:fifo.data_out
data_out[56] <= acl_fifo:fifo.data_out
data_out[57] <= acl_fifo:fifo.data_out
data_out[58] <= acl_fifo:fifo.data_out
data_out[59] <= acl_fifo:fifo.data_out
data_out[60] <= acl_fifo:fifo.data_out
data_out[61] <= acl_fifo:fifo.data_out
data_out[62] <= acl_fifo:fifo.data_out
data_out[63] <= acl_fifo:fifo.data_out
data_out[64] <= acl_fifo:fifo.data_out
data_out[65] <= acl_fifo:fifo.data_out
data_out[66] <= acl_fifo:fifo.data_out
data_out[67] <= acl_fifo:fifo.data_out
data_out[68] <= acl_fifo:fifo.data_out
data_out[69] <= acl_fifo:fifo.data_out
data_out[70] <= acl_fifo:fifo.data_out
data_out[71] <= acl_fifo:fifo.data_out
data_out[72] <= acl_fifo:fifo.data_out
data_out[73] <= acl_fifo:fifo.data_out
data_out[74] <= acl_fifo:fifo.data_out
data_out[75] <= acl_fifo:fifo.data_out
data_out[76] <= acl_fifo:fifo.data_out
data_out[77] <= acl_fifo:fifo.data_out
data_out[78] <= acl_fifo:fifo.data_out
data_out[79] <= acl_fifo:fifo.data_out
data_out[80] <= acl_fifo:fifo.data_out
data_out[81] <= acl_fifo:fifo.data_out
data_out[82] <= acl_fifo:fifo.data_out
data_out[83] <= acl_fifo:fifo.data_out
data_out[84] <= acl_fifo:fifo.data_out
data_out[85] <= acl_fifo:fifo.data_out
data_out[86] <= acl_fifo:fifo.data_out
data_out[87] <= acl_fifo:fifo.data_out
data_out[88] <= acl_fifo:fifo.data_out
data_out[89] <= acl_fifo:fifo.data_out
data_out[90] <= acl_fifo:fifo.data_out
data_out[91] <= acl_fifo:fifo.data_out
data_out[92] <= acl_fifo:fifo.data_out
data_out[93] <= acl_fifo:fifo.data_out
data_out[94] <= acl_fifo:fifo.data_out
data_out[95] <= acl_fifo:fifo.data_out
data_out[96] <= acl_fifo:fifo.data_out
data_out[97] <= acl_fifo:fifo.data_out
data_out[98] <= acl_fifo:fifo.data_out
data_out[99] <= acl_fifo:fifo.data_out
data_out[100] <= acl_fifo:fifo.data_out
data_out[101] <= acl_fifo:fifo.data_out
data_out[102] <= acl_fifo:fifo.data_out
data_out[103] <= acl_fifo:fifo.data_out
data_out[104] <= acl_fifo:fifo.data_out
data_out[105] <= acl_fifo:fifo.data_out
data_out[106] <= acl_fifo:fifo.data_out
data_out[107] <= acl_fifo:fifo.data_out
data_out[108] <= acl_fifo:fifo.data_out
data_out[109] <= acl_fifo:fifo.data_out
data_out[110] <= acl_fifo:fifo.data_out
data_out[111] <= acl_fifo:fifo.data_out
data_out[112] <= acl_fifo:fifo.data_out
data_out[113] <= acl_fifo:fifo.data_out
data_out[114] <= acl_fifo:fifo.data_out
data_out[115] <= acl_fifo:fifo.data_out
data_out[116] <= acl_fifo:fifo.data_out
data_out[117] <= acl_fifo:fifo.data_out
data_out[118] <= acl_fifo:fifo.data_out
data_out[119] <= acl_fifo:fifo.data_out
data_out[120] <= acl_fifo:fifo.data_out
data_out[121] <= acl_fifo:fifo.data_out
data_out[122] <= acl_fifo:fifo.data_out
data_out[123] <= acl_fifo:fifo.data_out
data_out[124] <= acl_fifo:fifo.data_out
data_out[125] <= acl_fifo:fifo.data_out
data_out[126] <= acl_fifo:fifo.data_out
data_out[127] <= acl_fifo:fifo.data_out
data_out[128] <= acl_fifo:fifo.data_out
data_out[129] <= acl_fifo:fifo.data_out
data_out[130] <= acl_fifo:fifo.data_out
data_out[131] <= acl_fifo:fifo.data_out
data_out[132] <= acl_fifo:fifo.data_out
data_out[133] <= acl_fifo:fifo.data_out
data_out[134] <= acl_fifo:fifo.data_out
data_out[135] <= acl_fifo:fifo.data_out
data_out[136] <= acl_fifo:fifo.data_out
data_out[137] <= acl_fifo:fifo.data_out
data_out[138] <= acl_fifo:fifo.data_out
data_out[139] <= acl_fifo:fifo.data_out
data_out[140] <= acl_fifo:fifo.data_out
data_out[141] <= acl_fifo:fifo.data_out
data_out[142] <= acl_fifo:fifo.data_out
data_out[143] <= acl_fifo:fifo.data_out
data_out[144] <= acl_fifo:fifo.data_out
data_out[145] <= acl_fifo:fifo.data_out
data_out[146] <= acl_fifo:fifo.data_out
data_out[147] <= acl_fifo:fifo.data_out
data_out[148] <= acl_fifo:fifo.data_out
data_out[149] <= acl_fifo:fifo.data_out
data_out[150] <= acl_fifo:fifo.data_out
data_out[151] <= acl_fifo:fifo.data_out
data_out[152] <= acl_fifo:fifo.data_out
data_out[153] <= acl_fifo:fifo.data_out
data_out[154] <= acl_fifo:fifo.data_out
data_out[155] <= acl_fifo:fifo.data_out
data_out[156] <= acl_fifo:fifo.data_out
data_out[157] <= acl_fifo:fifo.data_out
data_out[158] <= acl_fifo:fifo.data_out
data_out[159] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_in[65] => data_in[65].IN1
data_in[66] => data_in[66].IN1
data_in[67] => data_in[67].IN1
data_in[68] => data_in[68].IN1
data_in[69] => data_in[69].IN1
data_in[70] => data_in[70].IN1
data_in[71] => data_in[71].IN1
data_in[72] => data_in[72].IN1
data_in[73] => data_in[73].IN1
data_in[74] => data_in[74].IN1
data_in[75] => data_in[75].IN1
data_in[76] => data_in[76].IN1
data_in[77] => data_in[77].IN1
data_in[78] => data_in[78].IN1
data_in[79] => data_in[79].IN1
data_in[80] => data_in[80].IN1
data_in[81] => data_in[81].IN1
data_in[82] => data_in[82].IN1
data_in[83] => data_in[83].IN1
data_in[84] => data_in[84].IN1
data_in[85] => data_in[85].IN1
data_in[86] => data_in[86].IN1
data_in[87] => data_in[87].IN1
data_in[88] => data_in[88].IN1
data_in[89] => data_in[89].IN1
data_in[90] => data_in[90].IN1
data_in[91] => data_in[91].IN1
data_in[92] => data_in[92].IN1
data_in[93] => data_in[93].IN1
data_in[94] => data_in[94].IN1
data_in[95] => data_in[95].IN1
data_in[96] => data_in[96].IN1
data_in[97] => data_in[97].IN1
data_in[98] => data_in[98].IN1
data_in[99] => data_in[99].IN1
data_in[100] => data_in[100].IN1
data_in[101] => data_in[101].IN1
data_in[102] => data_in[102].IN1
data_in[103] => data_in[103].IN1
data_in[104] => data_in[104].IN1
data_in[105] => data_in[105].IN1
data_in[106] => data_in[106].IN1
data_in[107] => data_in[107].IN1
data_in[108] => data_in[108].IN1
data_in[109] => data_in[109].IN1
data_in[110] => data_in[110].IN1
data_in[111] => data_in[111].IN1
data_in[112] => data_in[112].IN1
data_in[113] => data_in[113].IN1
data_in[114] => data_in[114].IN1
data_in[115] => data_in[115].IN1
data_in[116] => data_in[116].IN1
data_in[117] => data_in[117].IN1
data_in[118] => data_in[118].IN1
data_in[119] => data_in[119].IN1
data_in[120] => data_in[120].IN1
data_in[121] => data_in[121].IN1
data_in[122] => data_in[122].IN1
data_in[123] => data_in[123].IN1
data_in[124] => data_in[124].IN1
data_in[125] => data_in[125].IN1
data_in[126] => data_in[126].IN1
data_in[127] => data_in[127].IN1
data_in[128] => data_in[128].IN1
data_in[129] => data_in[129].IN1
data_in[130] => data_in[130].IN1
data_in[131] => data_in[131].IN1
data_in[132] => data_in[132].IN1
data_in[133] => data_in[133].IN1
data_in[134] => data_in[134].IN1
data_in[135] => data_in[135].IN1
data_in[136] => data_in[136].IN1
data_in[137] => data_in[137].IN1
data_in[138] => data_in[138].IN1
data_in[139] => data_in[139].IN1
data_in[140] => data_in[140].IN1
data_in[141] => data_in[141].IN1
data_in[142] => data_in[142].IN1
data_in[143] => data_in[143].IN1
data_in[144] => data_in[144].IN1
data_in[145] => data_in[145].IN1
data_in[146] => data_in[146].IN1
data_in[147] => data_in[147].IN1
data_in[148] => data_in[148].IN1
data_in[149] => data_in[149].IN1
data_in[150] => data_in[150].IN1
data_in[151] => data_in[151].IN1
data_in[152] => data_in[152].IN1
data_in[153] => data_in[153].IN1
data_in[154] => data_in[154].IN1
data_in[155] => data_in[155].IN1
data_in[156] => data_in[156].IN1
data_in[157] => data_in[157].IN1
data_in[158] => data_in[158].IN1
data_in[159] => data_in[159].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
data_out[8] <= scfifo:scfifo_component.q
data_out[9] <= scfifo:scfifo_component.q
data_out[10] <= scfifo:scfifo_component.q
data_out[11] <= scfifo:scfifo_component.q
data_out[12] <= scfifo:scfifo_component.q
data_out[13] <= scfifo:scfifo_component.q
data_out[14] <= scfifo:scfifo_component.q
data_out[15] <= scfifo:scfifo_component.q
data_out[16] <= scfifo:scfifo_component.q
data_out[17] <= scfifo:scfifo_component.q
data_out[18] <= scfifo:scfifo_component.q
data_out[19] <= scfifo:scfifo_component.q
data_out[20] <= scfifo:scfifo_component.q
data_out[21] <= scfifo:scfifo_component.q
data_out[22] <= scfifo:scfifo_component.q
data_out[23] <= scfifo:scfifo_component.q
data_out[24] <= scfifo:scfifo_component.q
data_out[25] <= scfifo:scfifo_component.q
data_out[26] <= scfifo:scfifo_component.q
data_out[27] <= scfifo:scfifo_component.q
data_out[28] <= scfifo:scfifo_component.q
data_out[29] <= scfifo:scfifo_component.q
data_out[30] <= scfifo:scfifo_component.q
data_out[31] <= scfifo:scfifo_component.q
data_out[32] <= scfifo:scfifo_component.q
data_out[33] <= scfifo:scfifo_component.q
data_out[34] <= scfifo:scfifo_component.q
data_out[35] <= scfifo:scfifo_component.q
data_out[36] <= scfifo:scfifo_component.q
data_out[37] <= scfifo:scfifo_component.q
data_out[38] <= scfifo:scfifo_component.q
data_out[39] <= scfifo:scfifo_component.q
data_out[40] <= scfifo:scfifo_component.q
data_out[41] <= scfifo:scfifo_component.q
data_out[42] <= scfifo:scfifo_component.q
data_out[43] <= scfifo:scfifo_component.q
data_out[44] <= scfifo:scfifo_component.q
data_out[45] <= scfifo:scfifo_component.q
data_out[46] <= scfifo:scfifo_component.q
data_out[47] <= scfifo:scfifo_component.q
data_out[48] <= scfifo:scfifo_component.q
data_out[49] <= scfifo:scfifo_component.q
data_out[50] <= scfifo:scfifo_component.q
data_out[51] <= scfifo:scfifo_component.q
data_out[52] <= scfifo:scfifo_component.q
data_out[53] <= scfifo:scfifo_component.q
data_out[54] <= scfifo:scfifo_component.q
data_out[55] <= scfifo:scfifo_component.q
data_out[56] <= scfifo:scfifo_component.q
data_out[57] <= scfifo:scfifo_component.q
data_out[58] <= scfifo:scfifo_component.q
data_out[59] <= scfifo:scfifo_component.q
data_out[60] <= scfifo:scfifo_component.q
data_out[61] <= scfifo:scfifo_component.q
data_out[62] <= scfifo:scfifo_component.q
data_out[63] <= scfifo:scfifo_component.q
data_out[64] <= scfifo:scfifo_component.q
data_out[65] <= scfifo:scfifo_component.q
data_out[66] <= scfifo:scfifo_component.q
data_out[67] <= scfifo:scfifo_component.q
data_out[68] <= scfifo:scfifo_component.q
data_out[69] <= scfifo:scfifo_component.q
data_out[70] <= scfifo:scfifo_component.q
data_out[71] <= scfifo:scfifo_component.q
data_out[72] <= scfifo:scfifo_component.q
data_out[73] <= scfifo:scfifo_component.q
data_out[74] <= scfifo:scfifo_component.q
data_out[75] <= scfifo:scfifo_component.q
data_out[76] <= scfifo:scfifo_component.q
data_out[77] <= scfifo:scfifo_component.q
data_out[78] <= scfifo:scfifo_component.q
data_out[79] <= scfifo:scfifo_component.q
data_out[80] <= scfifo:scfifo_component.q
data_out[81] <= scfifo:scfifo_component.q
data_out[82] <= scfifo:scfifo_component.q
data_out[83] <= scfifo:scfifo_component.q
data_out[84] <= scfifo:scfifo_component.q
data_out[85] <= scfifo:scfifo_component.q
data_out[86] <= scfifo:scfifo_component.q
data_out[87] <= scfifo:scfifo_component.q
data_out[88] <= scfifo:scfifo_component.q
data_out[89] <= scfifo:scfifo_component.q
data_out[90] <= scfifo:scfifo_component.q
data_out[91] <= scfifo:scfifo_component.q
data_out[92] <= scfifo:scfifo_component.q
data_out[93] <= scfifo:scfifo_component.q
data_out[94] <= scfifo:scfifo_component.q
data_out[95] <= scfifo:scfifo_component.q
data_out[96] <= scfifo:scfifo_component.q
data_out[97] <= scfifo:scfifo_component.q
data_out[98] <= scfifo:scfifo_component.q
data_out[99] <= scfifo:scfifo_component.q
data_out[100] <= scfifo:scfifo_component.q
data_out[101] <= scfifo:scfifo_component.q
data_out[102] <= scfifo:scfifo_component.q
data_out[103] <= scfifo:scfifo_component.q
data_out[104] <= scfifo:scfifo_component.q
data_out[105] <= scfifo:scfifo_component.q
data_out[106] <= scfifo:scfifo_component.q
data_out[107] <= scfifo:scfifo_component.q
data_out[108] <= scfifo:scfifo_component.q
data_out[109] <= scfifo:scfifo_component.q
data_out[110] <= scfifo:scfifo_component.q
data_out[111] <= scfifo:scfifo_component.q
data_out[112] <= scfifo:scfifo_component.q
data_out[113] <= scfifo:scfifo_component.q
data_out[114] <= scfifo:scfifo_component.q
data_out[115] <= scfifo:scfifo_component.q
data_out[116] <= scfifo:scfifo_component.q
data_out[117] <= scfifo:scfifo_component.q
data_out[118] <= scfifo:scfifo_component.q
data_out[119] <= scfifo:scfifo_component.q
data_out[120] <= scfifo:scfifo_component.q
data_out[121] <= scfifo:scfifo_component.q
data_out[122] <= scfifo:scfifo_component.q
data_out[123] <= scfifo:scfifo_component.q
data_out[124] <= scfifo:scfifo_component.q
data_out[125] <= scfifo:scfifo_component.q
data_out[126] <= scfifo:scfifo_component.q
data_out[127] <= scfifo:scfifo_component.q
data_out[128] <= scfifo:scfifo_component.q
data_out[129] <= scfifo:scfifo_component.q
data_out[130] <= scfifo:scfifo_component.q
data_out[131] <= scfifo:scfifo_component.q
data_out[132] <= scfifo:scfifo_component.q
data_out[133] <= scfifo:scfifo_component.q
data_out[134] <= scfifo:scfifo_component.q
data_out[135] <= scfifo:scfifo_component.q
data_out[136] <= scfifo:scfifo_component.q
data_out[137] <= scfifo:scfifo_component.q
data_out[138] <= scfifo:scfifo_component.q
data_out[139] <= scfifo:scfifo_component.q
data_out[140] <= scfifo:scfifo_component.q
data_out[141] <= scfifo:scfifo_component.q
data_out[142] <= scfifo:scfifo_component.q
data_out[143] <= scfifo:scfifo_component.q
data_out[144] <= scfifo:scfifo_component.q
data_out[145] <= scfifo:scfifo_component.q
data_out[146] <= scfifo:scfifo_component.q
data_out[147] <= scfifo:scfifo_component.q
data_out[148] <= scfifo:scfifo_component.q
data_out[149] <= scfifo:scfifo_component.q
data_out[150] <= scfifo:scfifo_component.q
data_out[151] <= scfifo:scfifo_component.q
data_out[152] <= scfifo:scfifo_component.q
data_out[153] <= scfifo:scfifo_component.q
data_out[154] <= scfifo:scfifo_component.q
data_out[155] <= scfifo:scfifo_component.q
data_out[156] <= scfifo:scfifo_component.q
data_out[157] <= scfifo:scfifo_component.q
data_out[158] <= scfifo:scfifo_component.q
data_out[159] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_i6d1:auto_generated.data[0]
data[1] => scfifo_i6d1:auto_generated.data[1]
data[2] => scfifo_i6d1:auto_generated.data[2]
data[3] => scfifo_i6d1:auto_generated.data[3]
data[4] => scfifo_i6d1:auto_generated.data[4]
data[5] => scfifo_i6d1:auto_generated.data[5]
data[6] => scfifo_i6d1:auto_generated.data[6]
data[7] => scfifo_i6d1:auto_generated.data[7]
data[8] => scfifo_i6d1:auto_generated.data[8]
data[9] => scfifo_i6d1:auto_generated.data[9]
data[10] => scfifo_i6d1:auto_generated.data[10]
data[11] => scfifo_i6d1:auto_generated.data[11]
data[12] => scfifo_i6d1:auto_generated.data[12]
data[13] => scfifo_i6d1:auto_generated.data[13]
data[14] => scfifo_i6d1:auto_generated.data[14]
data[15] => scfifo_i6d1:auto_generated.data[15]
data[16] => scfifo_i6d1:auto_generated.data[16]
data[17] => scfifo_i6d1:auto_generated.data[17]
data[18] => scfifo_i6d1:auto_generated.data[18]
data[19] => scfifo_i6d1:auto_generated.data[19]
data[20] => scfifo_i6d1:auto_generated.data[20]
data[21] => scfifo_i6d1:auto_generated.data[21]
data[22] => scfifo_i6d1:auto_generated.data[22]
data[23] => scfifo_i6d1:auto_generated.data[23]
data[24] => scfifo_i6d1:auto_generated.data[24]
data[25] => scfifo_i6d1:auto_generated.data[25]
data[26] => scfifo_i6d1:auto_generated.data[26]
data[27] => scfifo_i6d1:auto_generated.data[27]
data[28] => scfifo_i6d1:auto_generated.data[28]
data[29] => scfifo_i6d1:auto_generated.data[29]
data[30] => scfifo_i6d1:auto_generated.data[30]
data[31] => scfifo_i6d1:auto_generated.data[31]
data[32] => scfifo_i6d1:auto_generated.data[32]
data[33] => scfifo_i6d1:auto_generated.data[33]
data[34] => scfifo_i6d1:auto_generated.data[34]
data[35] => scfifo_i6d1:auto_generated.data[35]
data[36] => scfifo_i6d1:auto_generated.data[36]
data[37] => scfifo_i6d1:auto_generated.data[37]
data[38] => scfifo_i6d1:auto_generated.data[38]
data[39] => scfifo_i6d1:auto_generated.data[39]
data[40] => scfifo_i6d1:auto_generated.data[40]
data[41] => scfifo_i6d1:auto_generated.data[41]
data[42] => scfifo_i6d1:auto_generated.data[42]
data[43] => scfifo_i6d1:auto_generated.data[43]
data[44] => scfifo_i6d1:auto_generated.data[44]
data[45] => scfifo_i6d1:auto_generated.data[45]
data[46] => scfifo_i6d1:auto_generated.data[46]
data[47] => scfifo_i6d1:auto_generated.data[47]
data[48] => scfifo_i6d1:auto_generated.data[48]
data[49] => scfifo_i6d1:auto_generated.data[49]
data[50] => scfifo_i6d1:auto_generated.data[50]
data[51] => scfifo_i6d1:auto_generated.data[51]
data[52] => scfifo_i6d1:auto_generated.data[52]
data[53] => scfifo_i6d1:auto_generated.data[53]
data[54] => scfifo_i6d1:auto_generated.data[54]
data[55] => scfifo_i6d1:auto_generated.data[55]
data[56] => scfifo_i6d1:auto_generated.data[56]
data[57] => scfifo_i6d1:auto_generated.data[57]
data[58] => scfifo_i6d1:auto_generated.data[58]
data[59] => scfifo_i6d1:auto_generated.data[59]
data[60] => scfifo_i6d1:auto_generated.data[60]
data[61] => scfifo_i6d1:auto_generated.data[61]
data[62] => scfifo_i6d1:auto_generated.data[62]
data[63] => scfifo_i6d1:auto_generated.data[63]
data[64] => scfifo_i6d1:auto_generated.data[64]
data[65] => scfifo_i6d1:auto_generated.data[65]
data[66] => scfifo_i6d1:auto_generated.data[66]
data[67] => scfifo_i6d1:auto_generated.data[67]
data[68] => scfifo_i6d1:auto_generated.data[68]
data[69] => scfifo_i6d1:auto_generated.data[69]
data[70] => scfifo_i6d1:auto_generated.data[70]
data[71] => scfifo_i6d1:auto_generated.data[71]
data[72] => scfifo_i6d1:auto_generated.data[72]
data[73] => scfifo_i6d1:auto_generated.data[73]
data[74] => scfifo_i6d1:auto_generated.data[74]
data[75] => scfifo_i6d1:auto_generated.data[75]
data[76] => scfifo_i6d1:auto_generated.data[76]
data[77] => scfifo_i6d1:auto_generated.data[77]
data[78] => scfifo_i6d1:auto_generated.data[78]
data[79] => scfifo_i6d1:auto_generated.data[79]
data[80] => scfifo_i6d1:auto_generated.data[80]
data[81] => scfifo_i6d1:auto_generated.data[81]
data[82] => scfifo_i6d1:auto_generated.data[82]
data[83] => scfifo_i6d1:auto_generated.data[83]
data[84] => scfifo_i6d1:auto_generated.data[84]
data[85] => scfifo_i6d1:auto_generated.data[85]
data[86] => scfifo_i6d1:auto_generated.data[86]
data[87] => scfifo_i6d1:auto_generated.data[87]
data[88] => scfifo_i6d1:auto_generated.data[88]
data[89] => scfifo_i6d1:auto_generated.data[89]
data[90] => scfifo_i6d1:auto_generated.data[90]
data[91] => scfifo_i6d1:auto_generated.data[91]
data[92] => scfifo_i6d1:auto_generated.data[92]
data[93] => scfifo_i6d1:auto_generated.data[93]
data[94] => scfifo_i6d1:auto_generated.data[94]
data[95] => scfifo_i6d1:auto_generated.data[95]
data[96] => scfifo_i6d1:auto_generated.data[96]
data[97] => scfifo_i6d1:auto_generated.data[97]
data[98] => scfifo_i6d1:auto_generated.data[98]
data[99] => scfifo_i6d1:auto_generated.data[99]
data[100] => scfifo_i6d1:auto_generated.data[100]
data[101] => scfifo_i6d1:auto_generated.data[101]
data[102] => scfifo_i6d1:auto_generated.data[102]
data[103] => scfifo_i6d1:auto_generated.data[103]
data[104] => scfifo_i6d1:auto_generated.data[104]
data[105] => scfifo_i6d1:auto_generated.data[105]
data[106] => scfifo_i6d1:auto_generated.data[106]
data[107] => scfifo_i6d1:auto_generated.data[107]
data[108] => scfifo_i6d1:auto_generated.data[108]
data[109] => scfifo_i6d1:auto_generated.data[109]
data[110] => scfifo_i6d1:auto_generated.data[110]
data[111] => scfifo_i6d1:auto_generated.data[111]
data[112] => scfifo_i6d1:auto_generated.data[112]
data[113] => scfifo_i6d1:auto_generated.data[113]
data[114] => scfifo_i6d1:auto_generated.data[114]
data[115] => scfifo_i6d1:auto_generated.data[115]
data[116] => scfifo_i6d1:auto_generated.data[116]
data[117] => scfifo_i6d1:auto_generated.data[117]
data[118] => scfifo_i6d1:auto_generated.data[118]
data[119] => scfifo_i6d1:auto_generated.data[119]
data[120] => scfifo_i6d1:auto_generated.data[120]
data[121] => scfifo_i6d1:auto_generated.data[121]
data[122] => scfifo_i6d1:auto_generated.data[122]
data[123] => scfifo_i6d1:auto_generated.data[123]
data[124] => scfifo_i6d1:auto_generated.data[124]
data[125] => scfifo_i6d1:auto_generated.data[125]
data[126] => scfifo_i6d1:auto_generated.data[126]
data[127] => scfifo_i6d1:auto_generated.data[127]
data[128] => scfifo_i6d1:auto_generated.data[128]
data[129] => scfifo_i6d1:auto_generated.data[129]
data[130] => scfifo_i6d1:auto_generated.data[130]
data[131] => scfifo_i6d1:auto_generated.data[131]
data[132] => scfifo_i6d1:auto_generated.data[132]
data[133] => scfifo_i6d1:auto_generated.data[133]
data[134] => scfifo_i6d1:auto_generated.data[134]
data[135] => scfifo_i6d1:auto_generated.data[135]
data[136] => scfifo_i6d1:auto_generated.data[136]
data[137] => scfifo_i6d1:auto_generated.data[137]
data[138] => scfifo_i6d1:auto_generated.data[138]
data[139] => scfifo_i6d1:auto_generated.data[139]
data[140] => scfifo_i6d1:auto_generated.data[140]
data[141] => scfifo_i6d1:auto_generated.data[141]
data[142] => scfifo_i6d1:auto_generated.data[142]
data[143] => scfifo_i6d1:auto_generated.data[143]
data[144] => scfifo_i6d1:auto_generated.data[144]
data[145] => scfifo_i6d1:auto_generated.data[145]
data[146] => scfifo_i6d1:auto_generated.data[146]
data[147] => scfifo_i6d1:auto_generated.data[147]
data[148] => scfifo_i6d1:auto_generated.data[148]
data[149] => scfifo_i6d1:auto_generated.data[149]
data[150] => scfifo_i6d1:auto_generated.data[150]
data[151] => scfifo_i6d1:auto_generated.data[151]
data[152] => scfifo_i6d1:auto_generated.data[152]
data[153] => scfifo_i6d1:auto_generated.data[153]
data[154] => scfifo_i6d1:auto_generated.data[154]
data[155] => scfifo_i6d1:auto_generated.data[155]
data[156] => scfifo_i6d1:auto_generated.data[156]
data[157] => scfifo_i6d1:auto_generated.data[157]
data[158] => scfifo_i6d1:auto_generated.data[158]
data[159] => scfifo_i6d1:auto_generated.data[159]
q[0] <= scfifo_i6d1:auto_generated.q[0]
q[1] <= scfifo_i6d1:auto_generated.q[1]
q[2] <= scfifo_i6d1:auto_generated.q[2]
q[3] <= scfifo_i6d1:auto_generated.q[3]
q[4] <= scfifo_i6d1:auto_generated.q[4]
q[5] <= scfifo_i6d1:auto_generated.q[5]
q[6] <= scfifo_i6d1:auto_generated.q[6]
q[7] <= scfifo_i6d1:auto_generated.q[7]
q[8] <= scfifo_i6d1:auto_generated.q[8]
q[9] <= scfifo_i6d1:auto_generated.q[9]
q[10] <= scfifo_i6d1:auto_generated.q[10]
q[11] <= scfifo_i6d1:auto_generated.q[11]
q[12] <= scfifo_i6d1:auto_generated.q[12]
q[13] <= scfifo_i6d1:auto_generated.q[13]
q[14] <= scfifo_i6d1:auto_generated.q[14]
q[15] <= scfifo_i6d1:auto_generated.q[15]
q[16] <= scfifo_i6d1:auto_generated.q[16]
q[17] <= scfifo_i6d1:auto_generated.q[17]
q[18] <= scfifo_i6d1:auto_generated.q[18]
q[19] <= scfifo_i6d1:auto_generated.q[19]
q[20] <= scfifo_i6d1:auto_generated.q[20]
q[21] <= scfifo_i6d1:auto_generated.q[21]
q[22] <= scfifo_i6d1:auto_generated.q[22]
q[23] <= scfifo_i6d1:auto_generated.q[23]
q[24] <= scfifo_i6d1:auto_generated.q[24]
q[25] <= scfifo_i6d1:auto_generated.q[25]
q[26] <= scfifo_i6d1:auto_generated.q[26]
q[27] <= scfifo_i6d1:auto_generated.q[27]
q[28] <= scfifo_i6d1:auto_generated.q[28]
q[29] <= scfifo_i6d1:auto_generated.q[29]
q[30] <= scfifo_i6d1:auto_generated.q[30]
q[31] <= scfifo_i6d1:auto_generated.q[31]
q[32] <= scfifo_i6d1:auto_generated.q[32]
q[33] <= scfifo_i6d1:auto_generated.q[33]
q[34] <= scfifo_i6d1:auto_generated.q[34]
q[35] <= scfifo_i6d1:auto_generated.q[35]
q[36] <= scfifo_i6d1:auto_generated.q[36]
q[37] <= scfifo_i6d1:auto_generated.q[37]
q[38] <= scfifo_i6d1:auto_generated.q[38]
q[39] <= scfifo_i6d1:auto_generated.q[39]
q[40] <= scfifo_i6d1:auto_generated.q[40]
q[41] <= scfifo_i6d1:auto_generated.q[41]
q[42] <= scfifo_i6d1:auto_generated.q[42]
q[43] <= scfifo_i6d1:auto_generated.q[43]
q[44] <= scfifo_i6d1:auto_generated.q[44]
q[45] <= scfifo_i6d1:auto_generated.q[45]
q[46] <= scfifo_i6d1:auto_generated.q[46]
q[47] <= scfifo_i6d1:auto_generated.q[47]
q[48] <= scfifo_i6d1:auto_generated.q[48]
q[49] <= scfifo_i6d1:auto_generated.q[49]
q[50] <= scfifo_i6d1:auto_generated.q[50]
q[51] <= scfifo_i6d1:auto_generated.q[51]
q[52] <= scfifo_i6d1:auto_generated.q[52]
q[53] <= scfifo_i6d1:auto_generated.q[53]
q[54] <= scfifo_i6d1:auto_generated.q[54]
q[55] <= scfifo_i6d1:auto_generated.q[55]
q[56] <= scfifo_i6d1:auto_generated.q[56]
q[57] <= scfifo_i6d1:auto_generated.q[57]
q[58] <= scfifo_i6d1:auto_generated.q[58]
q[59] <= scfifo_i6d1:auto_generated.q[59]
q[60] <= scfifo_i6d1:auto_generated.q[60]
q[61] <= scfifo_i6d1:auto_generated.q[61]
q[62] <= scfifo_i6d1:auto_generated.q[62]
q[63] <= scfifo_i6d1:auto_generated.q[63]
q[64] <= scfifo_i6d1:auto_generated.q[64]
q[65] <= scfifo_i6d1:auto_generated.q[65]
q[66] <= scfifo_i6d1:auto_generated.q[66]
q[67] <= scfifo_i6d1:auto_generated.q[67]
q[68] <= scfifo_i6d1:auto_generated.q[68]
q[69] <= scfifo_i6d1:auto_generated.q[69]
q[70] <= scfifo_i6d1:auto_generated.q[70]
q[71] <= scfifo_i6d1:auto_generated.q[71]
q[72] <= scfifo_i6d1:auto_generated.q[72]
q[73] <= scfifo_i6d1:auto_generated.q[73]
q[74] <= scfifo_i6d1:auto_generated.q[74]
q[75] <= scfifo_i6d1:auto_generated.q[75]
q[76] <= scfifo_i6d1:auto_generated.q[76]
q[77] <= scfifo_i6d1:auto_generated.q[77]
q[78] <= scfifo_i6d1:auto_generated.q[78]
q[79] <= scfifo_i6d1:auto_generated.q[79]
q[80] <= scfifo_i6d1:auto_generated.q[80]
q[81] <= scfifo_i6d1:auto_generated.q[81]
q[82] <= scfifo_i6d1:auto_generated.q[82]
q[83] <= scfifo_i6d1:auto_generated.q[83]
q[84] <= scfifo_i6d1:auto_generated.q[84]
q[85] <= scfifo_i6d1:auto_generated.q[85]
q[86] <= scfifo_i6d1:auto_generated.q[86]
q[87] <= scfifo_i6d1:auto_generated.q[87]
q[88] <= scfifo_i6d1:auto_generated.q[88]
q[89] <= scfifo_i6d1:auto_generated.q[89]
q[90] <= scfifo_i6d1:auto_generated.q[90]
q[91] <= scfifo_i6d1:auto_generated.q[91]
q[92] <= scfifo_i6d1:auto_generated.q[92]
q[93] <= scfifo_i6d1:auto_generated.q[93]
q[94] <= scfifo_i6d1:auto_generated.q[94]
q[95] <= scfifo_i6d1:auto_generated.q[95]
q[96] <= scfifo_i6d1:auto_generated.q[96]
q[97] <= scfifo_i6d1:auto_generated.q[97]
q[98] <= scfifo_i6d1:auto_generated.q[98]
q[99] <= scfifo_i6d1:auto_generated.q[99]
q[100] <= scfifo_i6d1:auto_generated.q[100]
q[101] <= scfifo_i6d1:auto_generated.q[101]
q[102] <= scfifo_i6d1:auto_generated.q[102]
q[103] <= scfifo_i6d1:auto_generated.q[103]
q[104] <= scfifo_i6d1:auto_generated.q[104]
q[105] <= scfifo_i6d1:auto_generated.q[105]
q[106] <= scfifo_i6d1:auto_generated.q[106]
q[107] <= scfifo_i6d1:auto_generated.q[107]
q[108] <= scfifo_i6d1:auto_generated.q[108]
q[109] <= scfifo_i6d1:auto_generated.q[109]
q[110] <= scfifo_i6d1:auto_generated.q[110]
q[111] <= scfifo_i6d1:auto_generated.q[111]
q[112] <= scfifo_i6d1:auto_generated.q[112]
q[113] <= scfifo_i6d1:auto_generated.q[113]
q[114] <= scfifo_i6d1:auto_generated.q[114]
q[115] <= scfifo_i6d1:auto_generated.q[115]
q[116] <= scfifo_i6d1:auto_generated.q[116]
q[117] <= scfifo_i6d1:auto_generated.q[117]
q[118] <= scfifo_i6d1:auto_generated.q[118]
q[119] <= scfifo_i6d1:auto_generated.q[119]
q[120] <= scfifo_i6d1:auto_generated.q[120]
q[121] <= scfifo_i6d1:auto_generated.q[121]
q[122] <= scfifo_i6d1:auto_generated.q[122]
q[123] <= scfifo_i6d1:auto_generated.q[123]
q[124] <= scfifo_i6d1:auto_generated.q[124]
q[125] <= scfifo_i6d1:auto_generated.q[125]
q[126] <= scfifo_i6d1:auto_generated.q[126]
q[127] <= scfifo_i6d1:auto_generated.q[127]
q[128] <= scfifo_i6d1:auto_generated.q[128]
q[129] <= scfifo_i6d1:auto_generated.q[129]
q[130] <= scfifo_i6d1:auto_generated.q[130]
q[131] <= scfifo_i6d1:auto_generated.q[131]
q[132] <= scfifo_i6d1:auto_generated.q[132]
q[133] <= scfifo_i6d1:auto_generated.q[133]
q[134] <= scfifo_i6d1:auto_generated.q[134]
q[135] <= scfifo_i6d1:auto_generated.q[135]
q[136] <= scfifo_i6d1:auto_generated.q[136]
q[137] <= scfifo_i6d1:auto_generated.q[137]
q[138] <= scfifo_i6d1:auto_generated.q[138]
q[139] <= scfifo_i6d1:auto_generated.q[139]
q[140] <= scfifo_i6d1:auto_generated.q[140]
q[141] <= scfifo_i6d1:auto_generated.q[141]
q[142] <= scfifo_i6d1:auto_generated.q[142]
q[143] <= scfifo_i6d1:auto_generated.q[143]
q[144] <= scfifo_i6d1:auto_generated.q[144]
q[145] <= scfifo_i6d1:auto_generated.q[145]
q[146] <= scfifo_i6d1:auto_generated.q[146]
q[147] <= scfifo_i6d1:auto_generated.q[147]
q[148] <= scfifo_i6d1:auto_generated.q[148]
q[149] <= scfifo_i6d1:auto_generated.q[149]
q[150] <= scfifo_i6d1:auto_generated.q[150]
q[151] <= scfifo_i6d1:auto_generated.q[151]
q[152] <= scfifo_i6d1:auto_generated.q[152]
q[153] <= scfifo_i6d1:auto_generated.q[153]
q[154] <= scfifo_i6d1:auto_generated.q[154]
q[155] <= scfifo_i6d1:auto_generated.q[155]
q[156] <= scfifo_i6d1:auto_generated.q[156]
q[157] <= scfifo_i6d1:auto_generated.q[157]
q[158] <= scfifo_i6d1:auto_generated.q[158]
q[159] <= scfifo_i6d1:auto_generated.q[159]
wrreq => scfifo_i6d1:auto_generated.wrreq
rdreq => scfifo_i6d1:auto_generated.rdreq
clock => scfifo_i6d1:auto_generated.clock
aclr => scfifo_i6d1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_i6d1:auto_generated.empty
full <= scfifo_i6d1:auto_generated.full
almost_full <= scfifo_i6d1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_i6d1:auto_generated.usedw[0]
usedw[1] <= scfifo_i6d1:auto_generated.usedw[1]
usedw[2] <= scfifo_i6d1:auto_generated.usedw[2]
usedw[3] <= scfifo_i6d1:auto_generated.usedw[3]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated
aclr => a_dpfifo_c9a1:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_c9a1:dpfifo.clock
data[0] => a_dpfifo_c9a1:dpfifo.data[0]
data[1] => a_dpfifo_c9a1:dpfifo.data[1]
data[2] => a_dpfifo_c9a1:dpfifo.data[2]
data[3] => a_dpfifo_c9a1:dpfifo.data[3]
data[4] => a_dpfifo_c9a1:dpfifo.data[4]
data[5] => a_dpfifo_c9a1:dpfifo.data[5]
data[6] => a_dpfifo_c9a1:dpfifo.data[6]
data[7] => a_dpfifo_c9a1:dpfifo.data[7]
data[8] => a_dpfifo_c9a1:dpfifo.data[8]
data[9] => a_dpfifo_c9a1:dpfifo.data[9]
data[10] => a_dpfifo_c9a1:dpfifo.data[10]
data[11] => a_dpfifo_c9a1:dpfifo.data[11]
data[12] => a_dpfifo_c9a1:dpfifo.data[12]
data[13] => a_dpfifo_c9a1:dpfifo.data[13]
data[14] => a_dpfifo_c9a1:dpfifo.data[14]
data[15] => a_dpfifo_c9a1:dpfifo.data[15]
data[16] => a_dpfifo_c9a1:dpfifo.data[16]
data[17] => a_dpfifo_c9a1:dpfifo.data[17]
data[18] => a_dpfifo_c9a1:dpfifo.data[18]
data[19] => a_dpfifo_c9a1:dpfifo.data[19]
data[20] => a_dpfifo_c9a1:dpfifo.data[20]
data[21] => a_dpfifo_c9a1:dpfifo.data[21]
data[22] => a_dpfifo_c9a1:dpfifo.data[22]
data[23] => a_dpfifo_c9a1:dpfifo.data[23]
data[24] => a_dpfifo_c9a1:dpfifo.data[24]
data[25] => a_dpfifo_c9a1:dpfifo.data[25]
data[26] => a_dpfifo_c9a1:dpfifo.data[26]
data[27] => a_dpfifo_c9a1:dpfifo.data[27]
data[28] => a_dpfifo_c9a1:dpfifo.data[28]
data[29] => a_dpfifo_c9a1:dpfifo.data[29]
data[30] => a_dpfifo_c9a1:dpfifo.data[30]
data[31] => a_dpfifo_c9a1:dpfifo.data[31]
data[32] => a_dpfifo_c9a1:dpfifo.data[32]
data[33] => a_dpfifo_c9a1:dpfifo.data[33]
data[34] => a_dpfifo_c9a1:dpfifo.data[34]
data[35] => a_dpfifo_c9a1:dpfifo.data[35]
data[36] => a_dpfifo_c9a1:dpfifo.data[36]
data[37] => a_dpfifo_c9a1:dpfifo.data[37]
data[38] => a_dpfifo_c9a1:dpfifo.data[38]
data[39] => a_dpfifo_c9a1:dpfifo.data[39]
data[40] => a_dpfifo_c9a1:dpfifo.data[40]
data[41] => a_dpfifo_c9a1:dpfifo.data[41]
data[42] => a_dpfifo_c9a1:dpfifo.data[42]
data[43] => a_dpfifo_c9a1:dpfifo.data[43]
data[44] => a_dpfifo_c9a1:dpfifo.data[44]
data[45] => a_dpfifo_c9a1:dpfifo.data[45]
data[46] => a_dpfifo_c9a1:dpfifo.data[46]
data[47] => a_dpfifo_c9a1:dpfifo.data[47]
data[48] => a_dpfifo_c9a1:dpfifo.data[48]
data[49] => a_dpfifo_c9a1:dpfifo.data[49]
data[50] => a_dpfifo_c9a1:dpfifo.data[50]
data[51] => a_dpfifo_c9a1:dpfifo.data[51]
data[52] => a_dpfifo_c9a1:dpfifo.data[52]
data[53] => a_dpfifo_c9a1:dpfifo.data[53]
data[54] => a_dpfifo_c9a1:dpfifo.data[54]
data[55] => a_dpfifo_c9a1:dpfifo.data[55]
data[56] => a_dpfifo_c9a1:dpfifo.data[56]
data[57] => a_dpfifo_c9a1:dpfifo.data[57]
data[58] => a_dpfifo_c9a1:dpfifo.data[58]
data[59] => a_dpfifo_c9a1:dpfifo.data[59]
data[60] => a_dpfifo_c9a1:dpfifo.data[60]
data[61] => a_dpfifo_c9a1:dpfifo.data[61]
data[62] => a_dpfifo_c9a1:dpfifo.data[62]
data[63] => a_dpfifo_c9a1:dpfifo.data[63]
data[64] => a_dpfifo_c9a1:dpfifo.data[64]
data[65] => a_dpfifo_c9a1:dpfifo.data[65]
data[66] => a_dpfifo_c9a1:dpfifo.data[66]
data[67] => a_dpfifo_c9a1:dpfifo.data[67]
data[68] => a_dpfifo_c9a1:dpfifo.data[68]
data[69] => a_dpfifo_c9a1:dpfifo.data[69]
data[70] => a_dpfifo_c9a1:dpfifo.data[70]
data[71] => a_dpfifo_c9a1:dpfifo.data[71]
data[72] => a_dpfifo_c9a1:dpfifo.data[72]
data[73] => a_dpfifo_c9a1:dpfifo.data[73]
data[74] => a_dpfifo_c9a1:dpfifo.data[74]
data[75] => a_dpfifo_c9a1:dpfifo.data[75]
data[76] => a_dpfifo_c9a1:dpfifo.data[76]
data[77] => a_dpfifo_c9a1:dpfifo.data[77]
data[78] => a_dpfifo_c9a1:dpfifo.data[78]
data[79] => a_dpfifo_c9a1:dpfifo.data[79]
data[80] => a_dpfifo_c9a1:dpfifo.data[80]
data[81] => a_dpfifo_c9a1:dpfifo.data[81]
data[82] => a_dpfifo_c9a1:dpfifo.data[82]
data[83] => a_dpfifo_c9a1:dpfifo.data[83]
data[84] => a_dpfifo_c9a1:dpfifo.data[84]
data[85] => a_dpfifo_c9a1:dpfifo.data[85]
data[86] => a_dpfifo_c9a1:dpfifo.data[86]
data[87] => a_dpfifo_c9a1:dpfifo.data[87]
data[88] => a_dpfifo_c9a1:dpfifo.data[88]
data[89] => a_dpfifo_c9a1:dpfifo.data[89]
data[90] => a_dpfifo_c9a1:dpfifo.data[90]
data[91] => a_dpfifo_c9a1:dpfifo.data[91]
data[92] => a_dpfifo_c9a1:dpfifo.data[92]
data[93] => a_dpfifo_c9a1:dpfifo.data[93]
data[94] => a_dpfifo_c9a1:dpfifo.data[94]
data[95] => a_dpfifo_c9a1:dpfifo.data[95]
data[96] => a_dpfifo_c9a1:dpfifo.data[96]
data[97] => a_dpfifo_c9a1:dpfifo.data[97]
data[98] => a_dpfifo_c9a1:dpfifo.data[98]
data[99] => a_dpfifo_c9a1:dpfifo.data[99]
data[100] => a_dpfifo_c9a1:dpfifo.data[100]
data[101] => a_dpfifo_c9a1:dpfifo.data[101]
data[102] => a_dpfifo_c9a1:dpfifo.data[102]
data[103] => a_dpfifo_c9a1:dpfifo.data[103]
data[104] => a_dpfifo_c9a1:dpfifo.data[104]
data[105] => a_dpfifo_c9a1:dpfifo.data[105]
data[106] => a_dpfifo_c9a1:dpfifo.data[106]
data[107] => a_dpfifo_c9a1:dpfifo.data[107]
data[108] => a_dpfifo_c9a1:dpfifo.data[108]
data[109] => a_dpfifo_c9a1:dpfifo.data[109]
data[110] => a_dpfifo_c9a1:dpfifo.data[110]
data[111] => a_dpfifo_c9a1:dpfifo.data[111]
data[112] => a_dpfifo_c9a1:dpfifo.data[112]
data[113] => a_dpfifo_c9a1:dpfifo.data[113]
data[114] => a_dpfifo_c9a1:dpfifo.data[114]
data[115] => a_dpfifo_c9a1:dpfifo.data[115]
data[116] => a_dpfifo_c9a1:dpfifo.data[116]
data[117] => a_dpfifo_c9a1:dpfifo.data[117]
data[118] => a_dpfifo_c9a1:dpfifo.data[118]
data[119] => a_dpfifo_c9a1:dpfifo.data[119]
data[120] => a_dpfifo_c9a1:dpfifo.data[120]
data[121] => a_dpfifo_c9a1:dpfifo.data[121]
data[122] => a_dpfifo_c9a1:dpfifo.data[122]
data[123] => a_dpfifo_c9a1:dpfifo.data[123]
data[124] => a_dpfifo_c9a1:dpfifo.data[124]
data[125] => a_dpfifo_c9a1:dpfifo.data[125]
data[126] => a_dpfifo_c9a1:dpfifo.data[126]
data[127] => a_dpfifo_c9a1:dpfifo.data[127]
data[128] => a_dpfifo_c9a1:dpfifo.data[128]
data[129] => a_dpfifo_c9a1:dpfifo.data[129]
data[130] => a_dpfifo_c9a1:dpfifo.data[130]
data[131] => a_dpfifo_c9a1:dpfifo.data[131]
data[132] => a_dpfifo_c9a1:dpfifo.data[132]
data[133] => a_dpfifo_c9a1:dpfifo.data[133]
data[134] => a_dpfifo_c9a1:dpfifo.data[134]
data[135] => a_dpfifo_c9a1:dpfifo.data[135]
data[136] => a_dpfifo_c9a1:dpfifo.data[136]
data[137] => a_dpfifo_c9a1:dpfifo.data[137]
data[138] => a_dpfifo_c9a1:dpfifo.data[138]
data[139] => a_dpfifo_c9a1:dpfifo.data[139]
data[140] => a_dpfifo_c9a1:dpfifo.data[140]
data[141] => a_dpfifo_c9a1:dpfifo.data[141]
data[142] => a_dpfifo_c9a1:dpfifo.data[142]
data[143] => a_dpfifo_c9a1:dpfifo.data[143]
data[144] => a_dpfifo_c9a1:dpfifo.data[144]
data[145] => a_dpfifo_c9a1:dpfifo.data[145]
data[146] => a_dpfifo_c9a1:dpfifo.data[146]
data[147] => a_dpfifo_c9a1:dpfifo.data[147]
data[148] => a_dpfifo_c9a1:dpfifo.data[148]
data[149] => a_dpfifo_c9a1:dpfifo.data[149]
data[150] => a_dpfifo_c9a1:dpfifo.data[150]
data[151] => a_dpfifo_c9a1:dpfifo.data[151]
data[152] => a_dpfifo_c9a1:dpfifo.data[152]
data[153] => a_dpfifo_c9a1:dpfifo.data[153]
data[154] => a_dpfifo_c9a1:dpfifo.data[154]
data[155] => a_dpfifo_c9a1:dpfifo.data[155]
data[156] => a_dpfifo_c9a1:dpfifo.data[156]
data[157] => a_dpfifo_c9a1:dpfifo.data[157]
data[158] => a_dpfifo_c9a1:dpfifo.data[158]
data[159] => a_dpfifo_c9a1:dpfifo.data[159]
empty <= a_dpfifo_c9a1:dpfifo.empty
full <= a_dpfifo_c9a1:dpfifo.full
q[0] <= a_dpfifo_c9a1:dpfifo.q[0]
q[1] <= a_dpfifo_c9a1:dpfifo.q[1]
q[2] <= a_dpfifo_c9a1:dpfifo.q[2]
q[3] <= a_dpfifo_c9a1:dpfifo.q[3]
q[4] <= a_dpfifo_c9a1:dpfifo.q[4]
q[5] <= a_dpfifo_c9a1:dpfifo.q[5]
q[6] <= a_dpfifo_c9a1:dpfifo.q[6]
q[7] <= a_dpfifo_c9a1:dpfifo.q[7]
q[8] <= a_dpfifo_c9a1:dpfifo.q[8]
q[9] <= a_dpfifo_c9a1:dpfifo.q[9]
q[10] <= a_dpfifo_c9a1:dpfifo.q[10]
q[11] <= a_dpfifo_c9a1:dpfifo.q[11]
q[12] <= a_dpfifo_c9a1:dpfifo.q[12]
q[13] <= a_dpfifo_c9a1:dpfifo.q[13]
q[14] <= a_dpfifo_c9a1:dpfifo.q[14]
q[15] <= a_dpfifo_c9a1:dpfifo.q[15]
q[16] <= a_dpfifo_c9a1:dpfifo.q[16]
q[17] <= a_dpfifo_c9a1:dpfifo.q[17]
q[18] <= a_dpfifo_c9a1:dpfifo.q[18]
q[19] <= a_dpfifo_c9a1:dpfifo.q[19]
q[20] <= a_dpfifo_c9a1:dpfifo.q[20]
q[21] <= a_dpfifo_c9a1:dpfifo.q[21]
q[22] <= a_dpfifo_c9a1:dpfifo.q[22]
q[23] <= a_dpfifo_c9a1:dpfifo.q[23]
q[24] <= a_dpfifo_c9a1:dpfifo.q[24]
q[25] <= a_dpfifo_c9a1:dpfifo.q[25]
q[26] <= a_dpfifo_c9a1:dpfifo.q[26]
q[27] <= a_dpfifo_c9a1:dpfifo.q[27]
q[28] <= a_dpfifo_c9a1:dpfifo.q[28]
q[29] <= a_dpfifo_c9a1:dpfifo.q[29]
q[30] <= a_dpfifo_c9a1:dpfifo.q[30]
q[31] <= a_dpfifo_c9a1:dpfifo.q[31]
q[32] <= a_dpfifo_c9a1:dpfifo.q[32]
q[33] <= a_dpfifo_c9a1:dpfifo.q[33]
q[34] <= a_dpfifo_c9a1:dpfifo.q[34]
q[35] <= a_dpfifo_c9a1:dpfifo.q[35]
q[36] <= a_dpfifo_c9a1:dpfifo.q[36]
q[37] <= a_dpfifo_c9a1:dpfifo.q[37]
q[38] <= a_dpfifo_c9a1:dpfifo.q[38]
q[39] <= a_dpfifo_c9a1:dpfifo.q[39]
q[40] <= a_dpfifo_c9a1:dpfifo.q[40]
q[41] <= a_dpfifo_c9a1:dpfifo.q[41]
q[42] <= a_dpfifo_c9a1:dpfifo.q[42]
q[43] <= a_dpfifo_c9a1:dpfifo.q[43]
q[44] <= a_dpfifo_c9a1:dpfifo.q[44]
q[45] <= a_dpfifo_c9a1:dpfifo.q[45]
q[46] <= a_dpfifo_c9a1:dpfifo.q[46]
q[47] <= a_dpfifo_c9a1:dpfifo.q[47]
q[48] <= a_dpfifo_c9a1:dpfifo.q[48]
q[49] <= a_dpfifo_c9a1:dpfifo.q[49]
q[50] <= a_dpfifo_c9a1:dpfifo.q[50]
q[51] <= a_dpfifo_c9a1:dpfifo.q[51]
q[52] <= a_dpfifo_c9a1:dpfifo.q[52]
q[53] <= a_dpfifo_c9a1:dpfifo.q[53]
q[54] <= a_dpfifo_c9a1:dpfifo.q[54]
q[55] <= a_dpfifo_c9a1:dpfifo.q[55]
q[56] <= a_dpfifo_c9a1:dpfifo.q[56]
q[57] <= a_dpfifo_c9a1:dpfifo.q[57]
q[58] <= a_dpfifo_c9a1:dpfifo.q[58]
q[59] <= a_dpfifo_c9a1:dpfifo.q[59]
q[60] <= a_dpfifo_c9a1:dpfifo.q[60]
q[61] <= a_dpfifo_c9a1:dpfifo.q[61]
q[62] <= a_dpfifo_c9a1:dpfifo.q[62]
q[63] <= a_dpfifo_c9a1:dpfifo.q[63]
q[64] <= a_dpfifo_c9a1:dpfifo.q[64]
q[65] <= a_dpfifo_c9a1:dpfifo.q[65]
q[66] <= a_dpfifo_c9a1:dpfifo.q[66]
q[67] <= a_dpfifo_c9a1:dpfifo.q[67]
q[68] <= a_dpfifo_c9a1:dpfifo.q[68]
q[69] <= a_dpfifo_c9a1:dpfifo.q[69]
q[70] <= a_dpfifo_c9a1:dpfifo.q[70]
q[71] <= a_dpfifo_c9a1:dpfifo.q[71]
q[72] <= a_dpfifo_c9a1:dpfifo.q[72]
q[73] <= a_dpfifo_c9a1:dpfifo.q[73]
q[74] <= a_dpfifo_c9a1:dpfifo.q[74]
q[75] <= a_dpfifo_c9a1:dpfifo.q[75]
q[76] <= a_dpfifo_c9a1:dpfifo.q[76]
q[77] <= a_dpfifo_c9a1:dpfifo.q[77]
q[78] <= a_dpfifo_c9a1:dpfifo.q[78]
q[79] <= a_dpfifo_c9a1:dpfifo.q[79]
q[80] <= a_dpfifo_c9a1:dpfifo.q[80]
q[81] <= a_dpfifo_c9a1:dpfifo.q[81]
q[82] <= a_dpfifo_c9a1:dpfifo.q[82]
q[83] <= a_dpfifo_c9a1:dpfifo.q[83]
q[84] <= a_dpfifo_c9a1:dpfifo.q[84]
q[85] <= a_dpfifo_c9a1:dpfifo.q[85]
q[86] <= a_dpfifo_c9a1:dpfifo.q[86]
q[87] <= a_dpfifo_c9a1:dpfifo.q[87]
q[88] <= a_dpfifo_c9a1:dpfifo.q[88]
q[89] <= a_dpfifo_c9a1:dpfifo.q[89]
q[90] <= a_dpfifo_c9a1:dpfifo.q[90]
q[91] <= a_dpfifo_c9a1:dpfifo.q[91]
q[92] <= a_dpfifo_c9a1:dpfifo.q[92]
q[93] <= a_dpfifo_c9a1:dpfifo.q[93]
q[94] <= a_dpfifo_c9a1:dpfifo.q[94]
q[95] <= a_dpfifo_c9a1:dpfifo.q[95]
q[96] <= a_dpfifo_c9a1:dpfifo.q[96]
q[97] <= a_dpfifo_c9a1:dpfifo.q[97]
q[98] <= a_dpfifo_c9a1:dpfifo.q[98]
q[99] <= a_dpfifo_c9a1:dpfifo.q[99]
q[100] <= a_dpfifo_c9a1:dpfifo.q[100]
q[101] <= a_dpfifo_c9a1:dpfifo.q[101]
q[102] <= a_dpfifo_c9a1:dpfifo.q[102]
q[103] <= a_dpfifo_c9a1:dpfifo.q[103]
q[104] <= a_dpfifo_c9a1:dpfifo.q[104]
q[105] <= a_dpfifo_c9a1:dpfifo.q[105]
q[106] <= a_dpfifo_c9a1:dpfifo.q[106]
q[107] <= a_dpfifo_c9a1:dpfifo.q[107]
q[108] <= a_dpfifo_c9a1:dpfifo.q[108]
q[109] <= a_dpfifo_c9a1:dpfifo.q[109]
q[110] <= a_dpfifo_c9a1:dpfifo.q[110]
q[111] <= a_dpfifo_c9a1:dpfifo.q[111]
q[112] <= a_dpfifo_c9a1:dpfifo.q[112]
q[113] <= a_dpfifo_c9a1:dpfifo.q[113]
q[114] <= a_dpfifo_c9a1:dpfifo.q[114]
q[115] <= a_dpfifo_c9a1:dpfifo.q[115]
q[116] <= a_dpfifo_c9a1:dpfifo.q[116]
q[117] <= a_dpfifo_c9a1:dpfifo.q[117]
q[118] <= a_dpfifo_c9a1:dpfifo.q[118]
q[119] <= a_dpfifo_c9a1:dpfifo.q[119]
q[120] <= a_dpfifo_c9a1:dpfifo.q[120]
q[121] <= a_dpfifo_c9a1:dpfifo.q[121]
q[122] <= a_dpfifo_c9a1:dpfifo.q[122]
q[123] <= a_dpfifo_c9a1:dpfifo.q[123]
q[124] <= a_dpfifo_c9a1:dpfifo.q[124]
q[125] <= a_dpfifo_c9a1:dpfifo.q[125]
q[126] <= a_dpfifo_c9a1:dpfifo.q[126]
q[127] <= a_dpfifo_c9a1:dpfifo.q[127]
q[128] <= a_dpfifo_c9a1:dpfifo.q[128]
q[129] <= a_dpfifo_c9a1:dpfifo.q[129]
q[130] <= a_dpfifo_c9a1:dpfifo.q[130]
q[131] <= a_dpfifo_c9a1:dpfifo.q[131]
q[132] <= a_dpfifo_c9a1:dpfifo.q[132]
q[133] <= a_dpfifo_c9a1:dpfifo.q[133]
q[134] <= a_dpfifo_c9a1:dpfifo.q[134]
q[135] <= a_dpfifo_c9a1:dpfifo.q[135]
q[136] <= a_dpfifo_c9a1:dpfifo.q[136]
q[137] <= a_dpfifo_c9a1:dpfifo.q[137]
q[138] <= a_dpfifo_c9a1:dpfifo.q[138]
q[139] <= a_dpfifo_c9a1:dpfifo.q[139]
q[140] <= a_dpfifo_c9a1:dpfifo.q[140]
q[141] <= a_dpfifo_c9a1:dpfifo.q[141]
q[142] <= a_dpfifo_c9a1:dpfifo.q[142]
q[143] <= a_dpfifo_c9a1:dpfifo.q[143]
q[144] <= a_dpfifo_c9a1:dpfifo.q[144]
q[145] <= a_dpfifo_c9a1:dpfifo.q[145]
q[146] <= a_dpfifo_c9a1:dpfifo.q[146]
q[147] <= a_dpfifo_c9a1:dpfifo.q[147]
q[148] <= a_dpfifo_c9a1:dpfifo.q[148]
q[149] <= a_dpfifo_c9a1:dpfifo.q[149]
q[150] <= a_dpfifo_c9a1:dpfifo.q[150]
q[151] <= a_dpfifo_c9a1:dpfifo.q[151]
q[152] <= a_dpfifo_c9a1:dpfifo.q[152]
q[153] <= a_dpfifo_c9a1:dpfifo.q[153]
q[154] <= a_dpfifo_c9a1:dpfifo.q[154]
q[155] <= a_dpfifo_c9a1:dpfifo.q[155]
q[156] <= a_dpfifo_c9a1:dpfifo.q[156]
q[157] <= a_dpfifo_c9a1:dpfifo.q[157]
q[158] <= a_dpfifo_c9a1:dpfifo.q[158]
q[159] <= a_dpfifo_c9a1:dpfifo.q[159]
rdreq => a_dpfifo_c9a1:dpfifo.rreq
usedw[0] <= a_dpfifo_c9a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_c9a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_c9a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_c9a1:dpfifo.usedw[3]
wrreq => a_dpfifo_c9a1:dpfifo.wreq


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_1kn1:FIFOram.clock0
clock => altsyncram_1kn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1kn1:FIFOram.data_a[0]
data[1] => altsyncram_1kn1:FIFOram.data_a[1]
data[2] => altsyncram_1kn1:FIFOram.data_a[2]
data[3] => altsyncram_1kn1:FIFOram.data_a[3]
data[4] => altsyncram_1kn1:FIFOram.data_a[4]
data[5] => altsyncram_1kn1:FIFOram.data_a[5]
data[6] => altsyncram_1kn1:FIFOram.data_a[6]
data[7] => altsyncram_1kn1:FIFOram.data_a[7]
data[8] => altsyncram_1kn1:FIFOram.data_a[8]
data[9] => altsyncram_1kn1:FIFOram.data_a[9]
data[10] => altsyncram_1kn1:FIFOram.data_a[10]
data[11] => altsyncram_1kn1:FIFOram.data_a[11]
data[12] => altsyncram_1kn1:FIFOram.data_a[12]
data[13] => altsyncram_1kn1:FIFOram.data_a[13]
data[14] => altsyncram_1kn1:FIFOram.data_a[14]
data[15] => altsyncram_1kn1:FIFOram.data_a[15]
data[16] => altsyncram_1kn1:FIFOram.data_a[16]
data[17] => altsyncram_1kn1:FIFOram.data_a[17]
data[18] => altsyncram_1kn1:FIFOram.data_a[18]
data[19] => altsyncram_1kn1:FIFOram.data_a[19]
data[20] => altsyncram_1kn1:FIFOram.data_a[20]
data[21] => altsyncram_1kn1:FIFOram.data_a[21]
data[22] => altsyncram_1kn1:FIFOram.data_a[22]
data[23] => altsyncram_1kn1:FIFOram.data_a[23]
data[24] => altsyncram_1kn1:FIFOram.data_a[24]
data[25] => altsyncram_1kn1:FIFOram.data_a[25]
data[26] => altsyncram_1kn1:FIFOram.data_a[26]
data[27] => altsyncram_1kn1:FIFOram.data_a[27]
data[28] => altsyncram_1kn1:FIFOram.data_a[28]
data[29] => altsyncram_1kn1:FIFOram.data_a[29]
data[30] => altsyncram_1kn1:FIFOram.data_a[30]
data[31] => altsyncram_1kn1:FIFOram.data_a[31]
data[32] => altsyncram_1kn1:FIFOram.data_a[32]
data[33] => altsyncram_1kn1:FIFOram.data_a[33]
data[34] => altsyncram_1kn1:FIFOram.data_a[34]
data[35] => altsyncram_1kn1:FIFOram.data_a[35]
data[36] => altsyncram_1kn1:FIFOram.data_a[36]
data[37] => altsyncram_1kn1:FIFOram.data_a[37]
data[38] => altsyncram_1kn1:FIFOram.data_a[38]
data[39] => altsyncram_1kn1:FIFOram.data_a[39]
data[40] => altsyncram_1kn1:FIFOram.data_a[40]
data[41] => altsyncram_1kn1:FIFOram.data_a[41]
data[42] => altsyncram_1kn1:FIFOram.data_a[42]
data[43] => altsyncram_1kn1:FIFOram.data_a[43]
data[44] => altsyncram_1kn1:FIFOram.data_a[44]
data[45] => altsyncram_1kn1:FIFOram.data_a[45]
data[46] => altsyncram_1kn1:FIFOram.data_a[46]
data[47] => altsyncram_1kn1:FIFOram.data_a[47]
data[48] => altsyncram_1kn1:FIFOram.data_a[48]
data[49] => altsyncram_1kn1:FIFOram.data_a[49]
data[50] => altsyncram_1kn1:FIFOram.data_a[50]
data[51] => altsyncram_1kn1:FIFOram.data_a[51]
data[52] => altsyncram_1kn1:FIFOram.data_a[52]
data[53] => altsyncram_1kn1:FIFOram.data_a[53]
data[54] => altsyncram_1kn1:FIFOram.data_a[54]
data[55] => altsyncram_1kn1:FIFOram.data_a[55]
data[56] => altsyncram_1kn1:FIFOram.data_a[56]
data[57] => altsyncram_1kn1:FIFOram.data_a[57]
data[58] => altsyncram_1kn1:FIFOram.data_a[58]
data[59] => altsyncram_1kn1:FIFOram.data_a[59]
data[60] => altsyncram_1kn1:FIFOram.data_a[60]
data[61] => altsyncram_1kn1:FIFOram.data_a[61]
data[62] => altsyncram_1kn1:FIFOram.data_a[62]
data[63] => altsyncram_1kn1:FIFOram.data_a[63]
data[64] => altsyncram_1kn1:FIFOram.data_a[64]
data[65] => altsyncram_1kn1:FIFOram.data_a[65]
data[66] => altsyncram_1kn1:FIFOram.data_a[66]
data[67] => altsyncram_1kn1:FIFOram.data_a[67]
data[68] => altsyncram_1kn1:FIFOram.data_a[68]
data[69] => altsyncram_1kn1:FIFOram.data_a[69]
data[70] => altsyncram_1kn1:FIFOram.data_a[70]
data[71] => altsyncram_1kn1:FIFOram.data_a[71]
data[72] => altsyncram_1kn1:FIFOram.data_a[72]
data[73] => altsyncram_1kn1:FIFOram.data_a[73]
data[74] => altsyncram_1kn1:FIFOram.data_a[74]
data[75] => altsyncram_1kn1:FIFOram.data_a[75]
data[76] => altsyncram_1kn1:FIFOram.data_a[76]
data[77] => altsyncram_1kn1:FIFOram.data_a[77]
data[78] => altsyncram_1kn1:FIFOram.data_a[78]
data[79] => altsyncram_1kn1:FIFOram.data_a[79]
data[80] => altsyncram_1kn1:FIFOram.data_a[80]
data[81] => altsyncram_1kn1:FIFOram.data_a[81]
data[82] => altsyncram_1kn1:FIFOram.data_a[82]
data[83] => altsyncram_1kn1:FIFOram.data_a[83]
data[84] => altsyncram_1kn1:FIFOram.data_a[84]
data[85] => altsyncram_1kn1:FIFOram.data_a[85]
data[86] => altsyncram_1kn1:FIFOram.data_a[86]
data[87] => altsyncram_1kn1:FIFOram.data_a[87]
data[88] => altsyncram_1kn1:FIFOram.data_a[88]
data[89] => altsyncram_1kn1:FIFOram.data_a[89]
data[90] => altsyncram_1kn1:FIFOram.data_a[90]
data[91] => altsyncram_1kn1:FIFOram.data_a[91]
data[92] => altsyncram_1kn1:FIFOram.data_a[92]
data[93] => altsyncram_1kn1:FIFOram.data_a[93]
data[94] => altsyncram_1kn1:FIFOram.data_a[94]
data[95] => altsyncram_1kn1:FIFOram.data_a[95]
data[96] => altsyncram_1kn1:FIFOram.data_a[96]
data[97] => altsyncram_1kn1:FIFOram.data_a[97]
data[98] => altsyncram_1kn1:FIFOram.data_a[98]
data[99] => altsyncram_1kn1:FIFOram.data_a[99]
data[100] => altsyncram_1kn1:FIFOram.data_a[100]
data[101] => altsyncram_1kn1:FIFOram.data_a[101]
data[102] => altsyncram_1kn1:FIFOram.data_a[102]
data[103] => altsyncram_1kn1:FIFOram.data_a[103]
data[104] => altsyncram_1kn1:FIFOram.data_a[104]
data[105] => altsyncram_1kn1:FIFOram.data_a[105]
data[106] => altsyncram_1kn1:FIFOram.data_a[106]
data[107] => altsyncram_1kn1:FIFOram.data_a[107]
data[108] => altsyncram_1kn1:FIFOram.data_a[108]
data[109] => altsyncram_1kn1:FIFOram.data_a[109]
data[110] => altsyncram_1kn1:FIFOram.data_a[110]
data[111] => altsyncram_1kn1:FIFOram.data_a[111]
data[112] => altsyncram_1kn1:FIFOram.data_a[112]
data[113] => altsyncram_1kn1:FIFOram.data_a[113]
data[114] => altsyncram_1kn1:FIFOram.data_a[114]
data[115] => altsyncram_1kn1:FIFOram.data_a[115]
data[116] => altsyncram_1kn1:FIFOram.data_a[116]
data[117] => altsyncram_1kn1:FIFOram.data_a[117]
data[118] => altsyncram_1kn1:FIFOram.data_a[118]
data[119] => altsyncram_1kn1:FIFOram.data_a[119]
data[120] => altsyncram_1kn1:FIFOram.data_a[120]
data[121] => altsyncram_1kn1:FIFOram.data_a[121]
data[122] => altsyncram_1kn1:FIFOram.data_a[122]
data[123] => altsyncram_1kn1:FIFOram.data_a[123]
data[124] => altsyncram_1kn1:FIFOram.data_a[124]
data[125] => altsyncram_1kn1:FIFOram.data_a[125]
data[126] => altsyncram_1kn1:FIFOram.data_a[126]
data[127] => altsyncram_1kn1:FIFOram.data_a[127]
data[128] => altsyncram_1kn1:FIFOram.data_a[128]
data[129] => altsyncram_1kn1:FIFOram.data_a[129]
data[130] => altsyncram_1kn1:FIFOram.data_a[130]
data[131] => altsyncram_1kn1:FIFOram.data_a[131]
data[132] => altsyncram_1kn1:FIFOram.data_a[132]
data[133] => altsyncram_1kn1:FIFOram.data_a[133]
data[134] => altsyncram_1kn1:FIFOram.data_a[134]
data[135] => altsyncram_1kn1:FIFOram.data_a[135]
data[136] => altsyncram_1kn1:FIFOram.data_a[136]
data[137] => altsyncram_1kn1:FIFOram.data_a[137]
data[138] => altsyncram_1kn1:FIFOram.data_a[138]
data[139] => altsyncram_1kn1:FIFOram.data_a[139]
data[140] => altsyncram_1kn1:FIFOram.data_a[140]
data[141] => altsyncram_1kn1:FIFOram.data_a[141]
data[142] => altsyncram_1kn1:FIFOram.data_a[142]
data[143] => altsyncram_1kn1:FIFOram.data_a[143]
data[144] => altsyncram_1kn1:FIFOram.data_a[144]
data[145] => altsyncram_1kn1:FIFOram.data_a[145]
data[146] => altsyncram_1kn1:FIFOram.data_a[146]
data[147] => altsyncram_1kn1:FIFOram.data_a[147]
data[148] => altsyncram_1kn1:FIFOram.data_a[148]
data[149] => altsyncram_1kn1:FIFOram.data_a[149]
data[150] => altsyncram_1kn1:FIFOram.data_a[150]
data[151] => altsyncram_1kn1:FIFOram.data_a[151]
data[152] => altsyncram_1kn1:FIFOram.data_a[152]
data[153] => altsyncram_1kn1:FIFOram.data_a[153]
data[154] => altsyncram_1kn1:FIFOram.data_a[154]
data[155] => altsyncram_1kn1:FIFOram.data_a[155]
data[156] => altsyncram_1kn1:FIFOram.data_a[156]
data[157] => altsyncram_1kn1:FIFOram.data_a[157]
data[158] => altsyncram_1kn1:FIFOram.data_a[158]
data[159] => altsyncram_1kn1:FIFOram.data_a[159]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1kn1:FIFOram.q_b[0]
q[1] <= altsyncram_1kn1:FIFOram.q_b[1]
q[2] <= altsyncram_1kn1:FIFOram.q_b[2]
q[3] <= altsyncram_1kn1:FIFOram.q_b[3]
q[4] <= altsyncram_1kn1:FIFOram.q_b[4]
q[5] <= altsyncram_1kn1:FIFOram.q_b[5]
q[6] <= altsyncram_1kn1:FIFOram.q_b[6]
q[7] <= altsyncram_1kn1:FIFOram.q_b[7]
q[8] <= altsyncram_1kn1:FIFOram.q_b[8]
q[9] <= altsyncram_1kn1:FIFOram.q_b[9]
q[10] <= altsyncram_1kn1:FIFOram.q_b[10]
q[11] <= altsyncram_1kn1:FIFOram.q_b[11]
q[12] <= altsyncram_1kn1:FIFOram.q_b[12]
q[13] <= altsyncram_1kn1:FIFOram.q_b[13]
q[14] <= altsyncram_1kn1:FIFOram.q_b[14]
q[15] <= altsyncram_1kn1:FIFOram.q_b[15]
q[16] <= altsyncram_1kn1:FIFOram.q_b[16]
q[17] <= altsyncram_1kn1:FIFOram.q_b[17]
q[18] <= altsyncram_1kn1:FIFOram.q_b[18]
q[19] <= altsyncram_1kn1:FIFOram.q_b[19]
q[20] <= altsyncram_1kn1:FIFOram.q_b[20]
q[21] <= altsyncram_1kn1:FIFOram.q_b[21]
q[22] <= altsyncram_1kn1:FIFOram.q_b[22]
q[23] <= altsyncram_1kn1:FIFOram.q_b[23]
q[24] <= altsyncram_1kn1:FIFOram.q_b[24]
q[25] <= altsyncram_1kn1:FIFOram.q_b[25]
q[26] <= altsyncram_1kn1:FIFOram.q_b[26]
q[27] <= altsyncram_1kn1:FIFOram.q_b[27]
q[28] <= altsyncram_1kn1:FIFOram.q_b[28]
q[29] <= altsyncram_1kn1:FIFOram.q_b[29]
q[30] <= altsyncram_1kn1:FIFOram.q_b[30]
q[31] <= altsyncram_1kn1:FIFOram.q_b[31]
q[32] <= altsyncram_1kn1:FIFOram.q_b[32]
q[33] <= altsyncram_1kn1:FIFOram.q_b[33]
q[34] <= altsyncram_1kn1:FIFOram.q_b[34]
q[35] <= altsyncram_1kn1:FIFOram.q_b[35]
q[36] <= altsyncram_1kn1:FIFOram.q_b[36]
q[37] <= altsyncram_1kn1:FIFOram.q_b[37]
q[38] <= altsyncram_1kn1:FIFOram.q_b[38]
q[39] <= altsyncram_1kn1:FIFOram.q_b[39]
q[40] <= altsyncram_1kn1:FIFOram.q_b[40]
q[41] <= altsyncram_1kn1:FIFOram.q_b[41]
q[42] <= altsyncram_1kn1:FIFOram.q_b[42]
q[43] <= altsyncram_1kn1:FIFOram.q_b[43]
q[44] <= altsyncram_1kn1:FIFOram.q_b[44]
q[45] <= altsyncram_1kn1:FIFOram.q_b[45]
q[46] <= altsyncram_1kn1:FIFOram.q_b[46]
q[47] <= altsyncram_1kn1:FIFOram.q_b[47]
q[48] <= altsyncram_1kn1:FIFOram.q_b[48]
q[49] <= altsyncram_1kn1:FIFOram.q_b[49]
q[50] <= altsyncram_1kn1:FIFOram.q_b[50]
q[51] <= altsyncram_1kn1:FIFOram.q_b[51]
q[52] <= altsyncram_1kn1:FIFOram.q_b[52]
q[53] <= altsyncram_1kn1:FIFOram.q_b[53]
q[54] <= altsyncram_1kn1:FIFOram.q_b[54]
q[55] <= altsyncram_1kn1:FIFOram.q_b[55]
q[56] <= altsyncram_1kn1:FIFOram.q_b[56]
q[57] <= altsyncram_1kn1:FIFOram.q_b[57]
q[58] <= altsyncram_1kn1:FIFOram.q_b[58]
q[59] <= altsyncram_1kn1:FIFOram.q_b[59]
q[60] <= altsyncram_1kn1:FIFOram.q_b[60]
q[61] <= altsyncram_1kn1:FIFOram.q_b[61]
q[62] <= altsyncram_1kn1:FIFOram.q_b[62]
q[63] <= altsyncram_1kn1:FIFOram.q_b[63]
q[64] <= altsyncram_1kn1:FIFOram.q_b[64]
q[65] <= altsyncram_1kn1:FIFOram.q_b[65]
q[66] <= altsyncram_1kn1:FIFOram.q_b[66]
q[67] <= altsyncram_1kn1:FIFOram.q_b[67]
q[68] <= altsyncram_1kn1:FIFOram.q_b[68]
q[69] <= altsyncram_1kn1:FIFOram.q_b[69]
q[70] <= altsyncram_1kn1:FIFOram.q_b[70]
q[71] <= altsyncram_1kn1:FIFOram.q_b[71]
q[72] <= altsyncram_1kn1:FIFOram.q_b[72]
q[73] <= altsyncram_1kn1:FIFOram.q_b[73]
q[74] <= altsyncram_1kn1:FIFOram.q_b[74]
q[75] <= altsyncram_1kn1:FIFOram.q_b[75]
q[76] <= altsyncram_1kn1:FIFOram.q_b[76]
q[77] <= altsyncram_1kn1:FIFOram.q_b[77]
q[78] <= altsyncram_1kn1:FIFOram.q_b[78]
q[79] <= altsyncram_1kn1:FIFOram.q_b[79]
q[80] <= altsyncram_1kn1:FIFOram.q_b[80]
q[81] <= altsyncram_1kn1:FIFOram.q_b[81]
q[82] <= altsyncram_1kn1:FIFOram.q_b[82]
q[83] <= altsyncram_1kn1:FIFOram.q_b[83]
q[84] <= altsyncram_1kn1:FIFOram.q_b[84]
q[85] <= altsyncram_1kn1:FIFOram.q_b[85]
q[86] <= altsyncram_1kn1:FIFOram.q_b[86]
q[87] <= altsyncram_1kn1:FIFOram.q_b[87]
q[88] <= altsyncram_1kn1:FIFOram.q_b[88]
q[89] <= altsyncram_1kn1:FIFOram.q_b[89]
q[90] <= altsyncram_1kn1:FIFOram.q_b[90]
q[91] <= altsyncram_1kn1:FIFOram.q_b[91]
q[92] <= altsyncram_1kn1:FIFOram.q_b[92]
q[93] <= altsyncram_1kn1:FIFOram.q_b[93]
q[94] <= altsyncram_1kn1:FIFOram.q_b[94]
q[95] <= altsyncram_1kn1:FIFOram.q_b[95]
q[96] <= altsyncram_1kn1:FIFOram.q_b[96]
q[97] <= altsyncram_1kn1:FIFOram.q_b[97]
q[98] <= altsyncram_1kn1:FIFOram.q_b[98]
q[99] <= altsyncram_1kn1:FIFOram.q_b[99]
q[100] <= altsyncram_1kn1:FIFOram.q_b[100]
q[101] <= altsyncram_1kn1:FIFOram.q_b[101]
q[102] <= altsyncram_1kn1:FIFOram.q_b[102]
q[103] <= altsyncram_1kn1:FIFOram.q_b[103]
q[104] <= altsyncram_1kn1:FIFOram.q_b[104]
q[105] <= altsyncram_1kn1:FIFOram.q_b[105]
q[106] <= altsyncram_1kn1:FIFOram.q_b[106]
q[107] <= altsyncram_1kn1:FIFOram.q_b[107]
q[108] <= altsyncram_1kn1:FIFOram.q_b[108]
q[109] <= altsyncram_1kn1:FIFOram.q_b[109]
q[110] <= altsyncram_1kn1:FIFOram.q_b[110]
q[111] <= altsyncram_1kn1:FIFOram.q_b[111]
q[112] <= altsyncram_1kn1:FIFOram.q_b[112]
q[113] <= altsyncram_1kn1:FIFOram.q_b[113]
q[114] <= altsyncram_1kn1:FIFOram.q_b[114]
q[115] <= altsyncram_1kn1:FIFOram.q_b[115]
q[116] <= altsyncram_1kn1:FIFOram.q_b[116]
q[117] <= altsyncram_1kn1:FIFOram.q_b[117]
q[118] <= altsyncram_1kn1:FIFOram.q_b[118]
q[119] <= altsyncram_1kn1:FIFOram.q_b[119]
q[120] <= altsyncram_1kn1:FIFOram.q_b[120]
q[121] <= altsyncram_1kn1:FIFOram.q_b[121]
q[122] <= altsyncram_1kn1:FIFOram.q_b[122]
q[123] <= altsyncram_1kn1:FIFOram.q_b[123]
q[124] <= altsyncram_1kn1:FIFOram.q_b[124]
q[125] <= altsyncram_1kn1:FIFOram.q_b[125]
q[126] <= altsyncram_1kn1:FIFOram.q_b[126]
q[127] <= altsyncram_1kn1:FIFOram.q_b[127]
q[128] <= altsyncram_1kn1:FIFOram.q_b[128]
q[129] <= altsyncram_1kn1:FIFOram.q_b[129]
q[130] <= altsyncram_1kn1:FIFOram.q_b[130]
q[131] <= altsyncram_1kn1:FIFOram.q_b[131]
q[132] <= altsyncram_1kn1:FIFOram.q_b[132]
q[133] <= altsyncram_1kn1:FIFOram.q_b[133]
q[134] <= altsyncram_1kn1:FIFOram.q_b[134]
q[135] <= altsyncram_1kn1:FIFOram.q_b[135]
q[136] <= altsyncram_1kn1:FIFOram.q_b[136]
q[137] <= altsyncram_1kn1:FIFOram.q_b[137]
q[138] <= altsyncram_1kn1:FIFOram.q_b[138]
q[139] <= altsyncram_1kn1:FIFOram.q_b[139]
q[140] <= altsyncram_1kn1:FIFOram.q_b[140]
q[141] <= altsyncram_1kn1:FIFOram.q_b[141]
q[142] <= altsyncram_1kn1:FIFOram.q_b[142]
q[143] <= altsyncram_1kn1:FIFOram.q_b[143]
q[144] <= altsyncram_1kn1:FIFOram.q_b[144]
q[145] <= altsyncram_1kn1:FIFOram.q_b[145]
q[146] <= altsyncram_1kn1:FIFOram.q_b[146]
q[147] <= altsyncram_1kn1:FIFOram.q_b[147]
q[148] <= altsyncram_1kn1:FIFOram.q_b[148]
q[149] <= altsyncram_1kn1:FIFOram.q_b[149]
q[150] <= altsyncram_1kn1:FIFOram.q_b[150]
q[151] <= altsyncram_1kn1:FIFOram.q_b[151]
q[152] <= altsyncram_1kn1:FIFOram.q_b[152]
q[153] <= altsyncram_1kn1:FIFOram.q_b[153]
q[154] <= altsyncram_1kn1:FIFOram.q_b[154]
q[155] <= altsyncram_1kn1:FIFOram.q_b[155]
q[156] <= altsyncram_1kn1:FIFOram.q_b[156]
q[157] <= altsyncram_1kn1:FIFOram.q_b[157]
q[158] <= altsyncram_1kn1:FIFOram.q_b[158]
q[159] <= altsyncram_1kn1:FIFOram.q_b[159]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_tg7:usedw_counter.q[0]
usedw[1] <= cntr_tg7:usedw_counter.q[1]
usedw[2] <= cntr_tg7:usedw_counter.q[2]
usedw[3] <= cntr_tg7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[0] => ram_block1a128.PORTBADDR
address_b[0] => ram_block1a129.PORTBADDR
address_b[0] => ram_block1a130.PORTBADDR
address_b[0] => ram_block1a131.PORTBADDR
address_b[0] => ram_block1a132.PORTBADDR
address_b[0] => ram_block1a133.PORTBADDR
address_b[0] => ram_block1a134.PORTBADDR
address_b[0] => ram_block1a135.PORTBADDR
address_b[0] => ram_block1a136.PORTBADDR
address_b[0] => ram_block1a137.PORTBADDR
address_b[0] => ram_block1a138.PORTBADDR
address_b[0] => ram_block1a139.PORTBADDR
address_b[0] => ram_block1a140.PORTBADDR
address_b[0] => ram_block1a141.PORTBADDR
address_b[0] => ram_block1a142.PORTBADDR
address_b[0] => ram_block1a143.PORTBADDR
address_b[0] => ram_block1a144.PORTBADDR
address_b[0] => ram_block1a145.PORTBADDR
address_b[0] => ram_block1a146.PORTBADDR
address_b[0] => ram_block1a147.PORTBADDR
address_b[0] => ram_block1a148.PORTBADDR
address_b[0] => ram_block1a149.PORTBADDR
address_b[0] => ram_block1a150.PORTBADDR
address_b[0] => ram_block1a151.PORTBADDR
address_b[0] => ram_block1a152.PORTBADDR
address_b[0] => ram_block1a153.PORTBADDR
address_b[0] => ram_block1a154.PORTBADDR
address_b[0] => ram_block1a155.PORTBADDR
address_b[0] => ram_block1a156.PORTBADDR
address_b[0] => ram_block1a157.PORTBADDR
address_b[0] => ram_block1a158.PORTBADDR
address_b[0] => ram_block1a159.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[1] => ram_block1a128.PORTBADDR1
address_b[1] => ram_block1a129.PORTBADDR1
address_b[1] => ram_block1a130.PORTBADDR1
address_b[1] => ram_block1a131.PORTBADDR1
address_b[1] => ram_block1a132.PORTBADDR1
address_b[1] => ram_block1a133.PORTBADDR1
address_b[1] => ram_block1a134.PORTBADDR1
address_b[1] => ram_block1a135.PORTBADDR1
address_b[1] => ram_block1a136.PORTBADDR1
address_b[1] => ram_block1a137.PORTBADDR1
address_b[1] => ram_block1a138.PORTBADDR1
address_b[1] => ram_block1a139.PORTBADDR1
address_b[1] => ram_block1a140.PORTBADDR1
address_b[1] => ram_block1a141.PORTBADDR1
address_b[1] => ram_block1a142.PORTBADDR1
address_b[1] => ram_block1a143.PORTBADDR1
address_b[1] => ram_block1a144.PORTBADDR1
address_b[1] => ram_block1a145.PORTBADDR1
address_b[1] => ram_block1a146.PORTBADDR1
address_b[1] => ram_block1a147.PORTBADDR1
address_b[1] => ram_block1a148.PORTBADDR1
address_b[1] => ram_block1a149.PORTBADDR1
address_b[1] => ram_block1a150.PORTBADDR1
address_b[1] => ram_block1a151.PORTBADDR1
address_b[1] => ram_block1a152.PORTBADDR1
address_b[1] => ram_block1a153.PORTBADDR1
address_b[1] => ram_block1a154.PORTBADDR1
address_b[1] => ram_block1a155.PORTBADDR1
address_b[1] => ram_block1a156.PORTBADDR1
address_b[1] => ram_block1a157.PORTBADDR1
address_b[1] => ram_block1a158.PORTBADDR1
address_b[1] => ram_block1a159.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[2] => ram_block1a128.PORTBADDR2
address_b[2] => ram_block1a129.PORTBADDR2
address_b[2] => ram_block1a130.PORTBADDR2
address_b[2] => ram_block1a131.PORTBADDR2
address_b[2] => ram_block1a132.PORTBADDR2
address_b[2] => ram_block1a133.PORTBADDR2
address_b[2] => ram_block1a134.PORTBADDR2
address_b[2] => ram_block1a135.PORTBADDR2
address_b[2] => ram_block1a136.PORTBADDR2
address_b[2] => ram_block1a137.PORTBADDR2
address_b[2] => ram_block1a138.PORTBADDR2
address_b[2] => ram_block1a139.PORTBADDR2
address_b[2] => ram_block1a140.PORTBADDR2
address_b[2] => ram_block1a141.PORTBADDR2
address_b[2] => ram_block1a142.PORTBADDR2
address_b[2] => ram_block1a143.PORTBADDR2
address_b[2] => ram_block1a144.PORTBADDR2
address_b[2] => ram_block1a145.PORTBADDR2
address_b[2] => ram_block1a146.PORTBADDR2
address_b[2] => ram_block1a147.PORTBADDR2
address_b[2] => ram_block1a148.PORTBADDR2
address_b[2] => ram_block1a149.PORTBADDR2
address_b[2] => ram_block1a150.PORTBADDR2
address_b[2] => ram_block1a151.PORTBADDR2
address_b[2] => ram_block1a152.PORTBADDR2
address_b[2] => ram_block1a153.PORTBADDR2
address_b[2] => ram_block1a154.PORTBADDR2
address_b[2] => ram_block1a155.PORTBADDR2
address_b[2] => ram_block1a156.PORTBADDR2
address_b[2] => ram_block1a157.PORTBADDR2
address_b[2] => ram_block1a158.PORTBADDR2
address_b[2] => ram_block1a159.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[3] => ram_block1a128.PORTBADDR3
address_b[3] => ram_block1a129.PORTBADDR3
address_b[3] => ram_block1a130.PORTBADDR3
address_b[3] => ram_block1a131.PORTBADDR3
address_b[3] => ram_block1a132.PORTBADDR3
address_b[3] => ram_block1a133.PORTBADDR3
address_b[3] => ram_block1a134.PORTBADDR3
address_b[3] => ram_block1a135.PORTBADDR3
address_b[3] => ram_block1a136.PORTBADDR3
address_b[3] => ram_block1a137.PORTBADDR3
address_b[3] => ram_block1a138.PORTBADDR3
address_b[3] => ram_block1a139.PORTBADDR3
address_b[3] => ram_block1a140.PORTBADDR3
address_b[3] => ram_block1a141.PORTBADDR3
address_b[3] => ram_block1a142.PORTBADDR3
address_b[3] => ram_block1a143.PORTBADDR3
address_b[3] => ram_block1a144.PORTBADDR3
address_b[3] => ram_block1a145.PORTBADDR3
address_b[3] => ram_block1a146.PORTBADDR3
address_b[3] => ram_block1a147.PORTBADDR3
address_b[3] => ram_block1a148.PORTBADDR3
address_b[3] => ram_block1a149.PORTBADDR3
address_b[3] => ram_block1a150.PORTBADDR3
address_b[3] => ram_block1a151.PORTBADDR3
address_b[3] => ram_block1a152.PORTBADDR3
address_b[3] => ram_block1a153.PORTBADDR3
address_b[3] => ram_block1a154.PORTBADDR3
address_b[3] => ram_block1a155.PORTBADDR3
address_b[3] => ram_block1a156.PORTBADDR3
address_b[3] => ram_block1a157.PORTBADDR3
address_b[3] => ram_block1a158.PORTBADDR3
address_b[3] => ram_block1a159.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clock1 => ram_block1a128.CLK1
clock1 => ram_block1a129.CLK1
clock1 => ram_block1a130.CLK1
clock1 => ram_block1a131.CLK1
clock1 => ram_block1a132.CLK1
clock1 => ram_block1a133.CLK1
clock1 => ram_block1a134.CLK1
clock1 => ram_block1a135.CLK1
clock1 => ram_block1a136.CLK1
clock1 => ram_block1a137.CLK1
clock1 => ram_block1a138.CLK1
clock1 => ram_block1a139.CLK1
clock1 => ram_block1a140.CLK1
clock1 => ram_block1a141.CLK1
clock1 => ram_block1a142.CLK1
clock1 => ram_block1a143.CLK1
clock1 => ram_block1a144.CLK1
clock1 => ram_block1a145.CLK1
clock1 => ram_block1a146.CLK1
clock1 => ram_block1a147.CLK1
clock1 => ram_block1a148.CLK1
clock1 => ram_block1a149.CLK1
clock1 => ram_block1a150.CLK1
clock1 => ram_block1a151.CLK1
clock1 => ram_block1a152.CLK1
clock1 => ram_block1a153.CLK1
clock1 => ram_block1a154.CLK1
clock1 => ram_block1a155.CLK1
clock1 => ram_block1a156.CLK1
clock1 => ram_block1a157.CLK1
clock1 => ram_block1a158.CLK1
clock1 => ram_block1a159.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
clocken1 => ram_block1a104.ENA1
clocken1 => ram_block1a105.ENA1
clocken1 => ram_block1a106.ENA1
clocken1 => ram_block1a107.ENA1
clocken1 => ram_block1a108.ENA1
clocken1 => ram_block1a109.ENA1
clocken1 => ram_block1a110.ENA1
clocken1 => ram_block1a111.ENA1
clocken1 => ram_block1a112.ENA1
clocken1 => ram_block1a113.ENA1
clocken1 => ram_block1a114.ENA1
clocken1 => ram_block1a115.ENA1
clocken1 => ram_block1a116.ENA1
clocken1 => ram_block1a117.ENA1
clocken1 => ram_block1a118.ENA1
clocken1 => ram_block1a119.ENA1
clocken1 => ram_block1a120.ENA1
clocken1 => ram_block1a121.ENA1
clocken1 => ram_block1a122.ENA1
clocken1 => ram_block1a123.ENA1
clocken1 => ram_block1a124.ENA1
clocken1 => ram_block1a125.ENA1
clocken1 => ram_block1a126.ENA1
clocken1 => ram_block1a127.ENA1
clocken1 => ram_block1a128.ENA1
clocken1 => ram_block1a129.ENA1
clocken1 => ram_block1a130.ENA1
clocken1 => ram_block1a131.ENA1
clocken1 => ram_block1a132.ENA1
clocken1 => ram_block1a133.ENA1
clocken1 => ram_block1a134.ENA1
clocken1 => ram_block1a135.ENA1
clocken1 => ram_block1a136.ENA1
clocken1 => ram_block1a137.ENA1
clocken1 => ram_block1a138.ENA1
clocken1 => ram_block1a139.ENA1
clocken1 => ram_block1a140.ENA1
clocken1 => ram_block1a141.ENA1
clocken1 => ram_block1a142.ENA1
clocken1 => ram_block1a143.ENA1
clocken1 => ram_block1a144.ENA1
clocken1 => ram_block1a145.ENA1
clocken1 => ram_block1a146.ENA1
clocken1 => ram_block1a147.ENA1
clocken1 => ram_block1a148.ENA1
clocken1 => ram_block1a149.ENA1
clocken1 => ram_block1a150.ENA1
clocken1 => ram_block1a151.ENA1
clocken1 => ram_block1a152.ENA1
clocken1 => ram_block1a153.ENA1
clocken1 => ram_block1a154.ENA1
clocken1 => ram_block1a155.ENA1
clocken1 => ram_block1a156.ENA1
clocken1 => ram_block1a157.ENA1
clocken1 => ram_block1a158.ENA1
clocken1 => ram_block1a159.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_a[128] => ram_block1a128.PORTADATAIN
data_a[129] => ram_block1a129.PORTADATAIN
data_a[130] => ram_block1a130.PORTADATAIN
data_a[131] => ram_block1a131.PORTADATAIN
data_a[132] => ram_block1a132.PORTADATAIN
data_a[133] => ram_block1a133.PORTADATAIN
data_a[134] => ram_block1a134.PORTADATAIN
data_a[135] => ram_block1a135.PORTADATAIN
data_a[136] => ram_block1a136.PORTADATAIN
data_a[137] => ram_block1a137.PORTADATAIN
data_a[138] => ram_block1a138.PORTADATAIN
data_a[139] => ram_block1a139.PORTADATAIN
data_a[140] => ram_block1a140.PORTADATAIN
data_a[141] => ram_block1a141.PORTADATAIN
data_a[142] => ram_block1a142.PORTADATAIN
data_a[143] => ram_block1a143.PORTADATAIN
data_a[144] => ram_block1a144.PORTADATAIN
data_a[145] => ram_block1a145.PORTADATAIN
data_a[146] => ram_block1a146.PORTADATAIN
data_a[147] => ram_block1a147.PORTADATAIN
data_a[148] => ram_block1a148.PORTADATAIN
data_a[149] => ram_block1a149.PORTADATAIN
data_a[150] => ram_block1a150.PORTADATAIN
data_a[151] => ram_block1a151.PORTADATAIN
data_a[152] => ram_block1a152.PORTADATAIN
data_a[153] => ram_block1a153.PORTADATAIN
data_a[154] => ram_block1a154.PORTADATAIN
data_a[155] => ram_block1a155.PORTADATAIN
data_a[156] => ram_block1a156.PORTADATAIN
data_a[157] => ram_block1a157.PORTADATAIN
data_a[158] => ram_block1a158.PORTADATAIN
data_a[159] => ram_block1a159.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
q_b[128] <= ram_block1a128.PORTBDATAOUT
q_b[129] <= ram_block1a129.PORTBDATAOUT
q_b[130] <= ram_block1a130.PORTBDATAOUT
q_b[131] <= ram_block1a131.PORTBDATAOUT
q_b[132] <= ram_block1a132.PORTBDATAOUT
q_b[133] <= ram_block1a133.PORTBDATAOUT
q_b[134] <= ram_block1a134.PORTBDATAOUT
q_b[135] <= ram_block1a135.PORTBDATAOUT
q_b[136] <= ram_block1a136.PORTBDATAOUT
q_b[137] <= ram_block1a137.PORTBDATAOUT
q_b[138] <= ram_block1a138.PORTBDATAOUT
q_b[139] <= ram_block1a139.PORTBDATAOUT
q_b[140] <= ram_block1a140.PORTBDATAOUT
q_b[141] <= ram_block1a141.PORTBDATAOUT
q_b[142] <= ram_block1a142.PORTBDATAOUT
q_b[143] <= ram_block1a143.PORTBDATAOUT
q_b[144] <= ram_block1a144.PORTBDATAOUT
q_b[145] <= ram_block1a145.PORTBDATAOUT
q_b[146] <= ram_block1a146.PORTBDATAOUT
q_b[147] <= ram_block1a147.PORTBDATAOUT
q_b[148] <= ram_block1a148.PORTBDATAOUT
q_b[149] <= ram_block1a149.PORTBDATAOUT
q_b[150] <= ram_block1a150.PORTBDATAOUT
q_b[151] <= ram_block1a151.PORTBDATAOUT
q_b[152] <= ram_block1a152.PORTBDATAOUT
q_b[153] <= ram_block1a153.PORTBDATAOUT
q_b[154] <= ram_block1a154.PORTBDATAOUT
q_b[155] <= ram_block1a155.PORTBDATAOUT
q_b[156] <= ram_block1a156.PORTBDATAOUT
q_b[157] <= ram_block1a157.PORTBDATAOUT
q_b[158] <= ram_block1a158.PORTBDATAOUT
q_b[159] <= ram_block1a159.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a128.PORTAWE
wren_a => ram_block1a129.PORTAWE
wren_a => ram_block1a130.PORTAWE
wren_a => ram_block1a131.PORTAWE
wren_a => ram_block1a132.PORTAWE
wren_a => ram_block1a133.PORTAWE
wren_a => ram_block1a134.PORTAWE
wren_a => ram_block1a135.PORTAWE
wren_a => ram_block1a136.PORTAWE
wren_a => ram_block1a137.PORTAWE
wren_a => ram_block1a138.PORTAWE
wren_a => ram_block1a139.PORTAWE
wren_a => ram_block1a140.PORTAWE
wren_a => ram_block1a141.PORTAWE
wren_a => ram_block1a142.PORTAWE
wren_a => ram_block1a143.PORTAWE
wren_a => ram_block1a144.PORTAWE
wren_a => ram_block1a145.PORTAWE
wren_a => ram_block1a146.PORTAWE
wren_a => ram_block1a147.PORTAWE
wren_a => ram_block1a148.PORTAWE
wren_a => ram_block1a149.PORTAWE
wren_a => ram_block1a150.PORTAWE
wren_a => ram_block1a151.PORTAWE
wren_a => ram_block1a152.PORTAWE
wren_a => ram_block1a153.PORTAWE
wren_a => ram_block1a154.PORTAWE
wren_a => ram_block1a155.PORTAWE
wren_a => ram_block1a156.PORTAWE
wren_a => ram_block1a157.PORTAWE
wren_a => ram_block1a158.PORTAWE
wren_a => ram_block1a159.PORTAWE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector
in_dec_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.dec_pipelined_thread
in_decrement[0] => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.decrement
in_inc_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.inc_pipelined_thread
in_increment[0] => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.increment
out_full[0] <= acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.full
out_throttle[0] <= acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.throttle
clock => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.clock
resetn => acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize
in_iord_bl_original_image_i_fifovalid[0] => st_read:theiord.i_fifovalid
in_c1_exe3[0] => st_read:theiord.i_predicate
in_i_valid[0] => st_read:theiord.i_valid
out_o_data[0] <= st_read:theiord.o_data[0]
out_o_data[1] <= st_read:theiord.o_data[1]
out_o_data[2] <= st_read:theiord.o_data[2]
out_o_data[3] <= st_read:theiord.o_data[3]
out_o_data[4] <= st_read:theiord.o_data[4]
out_o_data[5] <= st_read:theiord.o_data[5]
out_o_data[6] <= st_read:theiord.o_data[6]
out_o_data[7] <= st_read:theiord.o_data[7]
out_o_data[8] <= st_read:theiord.o_data[8]
out_o_data[9] <= st_read:theiord.o_data[9]
out_o_data[10] <= st_read:theiord.o_data[10]
out_o_data[11] <= st_read:theiord.o_data[11]
out_o_data[12] <= st_read:theiord.o_data[12]
out_o_data[13] <= st_read:theiord.o_data[13]
out_o_data[14] <= st_read:theiord.o_data[14]
out_o_data[15] <= st_read:theiord.o_data[15]
out_o_data[16] <= st_read:theiord.o_data[16]
out_o_data[17] <= st_read:theiord.o_data[17]
out_o_data[18] <= st_read:theiord.o_data[18]
out_o_data[19] <= st_read:theiord.o_data[19]
out_o_data[20] <= st_read:theiord.o_data[20]
out_o_data[21] <= st_read:theiord.o_data[21]
out_o_data[22] <= st_read:theiord.o_data[22]
out_o_data[23] <= st_read:theiord.o_data[23]
out_o_data[24] <= st_read:theiord.o_data[24]
out_o_data[25] <= st_read:theiord.o_data[25]
out_o_data[26] <= st_read:theiord.o_data[26]
out_o_data[27] <= st_read:theiord.o_data[27]
out_o_data[28] <= st_read:theiord.o_data[28]
out_o_data[29] <= st_read:theiord.o_data[29]
out_o_data[30] <= st_read:theiord.o_data[30]
out_o_data[31] <= st_read:theiord.o_data[31]
out_o_valid[0] <= st_read:theiord.o_valid
in_iord_bl_original_image_i_fifodata[0] => st_read:theiord.i_fifodata[0]
in_iord_bl_original_image_i_fifodata[1] => st_read:theiord.i_fifodata[1]
in_iord_bl_original_image_i_fifodata[2] => st_read:theiord.i_fifodata[2]
in_iord_bl_original_image_i_fifodata[3] => st_read:theiord.i_fifodata[3]
in_iord_bl_original_image_i_fifodata[4] => st_read:theiord.i_fifodata[4]
in_iord_bl_original_image_i_fifodata[5] => st_read:theiord.i_fifodata[5]
in_iord_bl_original_image_i_fifodata[6] => st_read:theiord.i_fifodata[6]
in_iord_bl_original_image_i_fifodata[7] => st_read:theiord.i_fifodata[7]
in_iord_bl_original_image_i_fifodata[8] => st_read:theiord.i_fifodata[8]
in_iord_bl_original_image_i_fifodata[9] => st_read:theiord.i_fifodata[9]
in_iord_bl_original_image_i_fifodata[10] => st_read:theiord.i_fifodata[10]
in_iord_bl_original_image_i_fifodata[11] => st_read:theiord.i_fifodata[11]
in_iord_bl_original_image_i_fifodata[12] => st_read:theiord.i_fifodata[12]
in_iord_bl_original_image_i_fifodata[13] => st_read:theiord.i_fifodata[13]
in_iord_bl_original_image_i_fifodata[14] => st_read:theiord.i_fifodata[14]
in_iord_bl_original_image_i_fifodata[15] => st_read:theiord.i_fifodata[15]
in_iord_bl_original_image_i_fifodata[16] => st_read:theiord.i_fifodata[16]
in_iord_bl_original_image_i_fifodata[17] => st_read:theiord.i_fifodata[17]
in_iord_bl_original_image_i_fifodata[18] => st_read:theiord.i_fifodata[18]
in_iord_bl_original_image_i_fifodata[19] => st_read:theiord.i_fifodata[19]
in_iord_bl_original_image_i_fifodata[20] => st_read:theiord.i_fifodata[20]
in_iord_bl_original_image_i_fifodata[21] => st_read:theiord.i_fifodata[21]
in_iord_bl_original_image_i_fifodata[22] => st_read:theiord.i_fifodata[22]
in_iord_bl_original_image_i_fifodata[23] => st_read:theiord.i_fifodata[23]
in_iord_bl_original_image_i_fifodata[24] => st_read:theiord.i_fifodata[24]
in_iord_bl_original_image_i_fifodata[25] => st_read:theiord.i_fifodata[25]
in_iord_bl_original_image_i_fifodata[26] => st_read:theiord.i_fifodata[26]
in_iord_bl_original_image_i_fifodata[27] => st_read:theiord.i_fifodata[27]
in_iord_bl_original_image_i_fifodata[28] => st_read:theiord.i_fifodata[28]
in_iord_bl_original_image_i_fifodata[29] => st_read:theiord.i_fifodata[29]
in_iord_bl_original_image_i_fifodata[30] => st_read:theiord.i_fifodata[30]
in_iord_bl_original_image_i_fifodata[31] => st_read:theiord.i_fifodata[31]
out_iord_bl_original_image_o_fifoready[0] <= st_read:theiord.o_fifoready
in_i_stall[0] => st_read:theiord.i_stall
out_o_stall[0] <= st_read:theiord.o_stall
clock => st_read:theiord.clock
resetn => st_read:theiord.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize|st_read:theiord
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_init => ~NO_FANOUT~
i_predicate => data_downstream.IN0
i_predicate => o_stall.IN0
i_valid => data_downstream.IN1
i_valid => o_stall.IN1
i_valid => initready.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
i_stall => initready.IN1
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_datavalid <= feedback_downstream.DB_MAX_OUTPUT_PORT_TYPE
o_startofpacket <= i_fifostartofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_endofpacket <= i_fifoendofpacket.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifovalid => feedback_downstream.IN1
i_fifovalid => o_stall.IN1
o_fifoready <= initready.DB_MAX_OUTPUT_PORT_TYPE
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
i_fifostartofpacket => o_startofpacket.DATAIN
i_fifoendofpacket => o_endofpacket.DATAIN
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x
in_i_data_0[0] => data_mux_0_x_q.DATAB
in_i_data_0[0] => sr_0_x_q[0].DATAIN
in_i_data_1[0] => data_mux_1_x_q.DATAB
in_i_data_1[0] => sr_1_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_1_x_q[0].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_1_x_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0
in_i_stall[0] => acl_loop_limiter:thelimiter.i_stall
in_i_stall_exit[0] => acl_loop_limiter:thelimiter.i_stall_exit
in_i_valid[0] => acl_loop_limiter:thelimiter.i_valid
in_i_valid_exit[0] => acl_loop_limiter:thelimiter.i_valid_exit
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => acl_loop_limiter:thelimiter.clock
resetn => acl_loop_limiter:thelimiter.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0|acl_loop_limiter:thelimiter
clock => valid_allow[0].CLK
resetn => valid_allow[0].PRESET
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going783_resize_sr:thei_acl_pipeline_keep_going783_resize_sr
in_i_data[0] => data_mux_q.DATAB
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3
out_feedback_out_1[0] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[0]
out_feedback_out_1[1] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[1]
out_feedback_out_1[2] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[2]
out_feedback_out_1[3] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[3]
out_feedback_out_1[4] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[4]
out_feedback_out_1[5] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[5]
out_feedback_out_1[6] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[6]
out_feedback_out_1[7] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_out_1[7]
in_feedback_stall_in_1[0] => bb_resize_B3_stall_region:thebb_resize_B3_stall_region.in_feedback_stall_in_1[0]
out_feedback_valid_out_1[0] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_feedback_valid_out_1[0]
in_iowr_bl_return_i_fifoready[0] => bb_resize_B3_stall_region:thebb_resize_B3_stall_region.in_iowr_bl_return_i_fifoready[0]
in_stall_in_0[0] => resize_B3_branch:theresize_B3_branch.in_stall_in_0[0]
in_valid_in_0[0] => resize_B3_merge:theresize_B3_merge.in_valid_in_0[0]
out_iowr_bl_return_o_fifodata[0] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_iowr_bl_return_o_fifodata[0]
out_iowr_bl_return_o_fifovalid[0] <= bb_resize_B3_stall_region:thebb_resize_B3_stall_region.out_iowr_bl_return_o_fifovalid[0]
out_stall_out_0[0] <= resize_B3_merge:theresize_B3_merge.out_stall_out_0[0]
out_valid_out_0[0] <= resize_B3_branch:theresize_B3_branch.out_valid_out_0[0]
clock => resize_B3_merge:theresize_B3_merge.clock
clock => resize_B3_branch:theresize_B3_branch.clock
clock => bb_resize_B3_stall_region:thebb_resize_B3_stall_region.clock
resetn => resize_B3_merge:theresize_B3_merge.resetn
resetn => resize_B3_branch:theresize_B3_branch.resetn
resetn => bb_resize_B3_stall_region:thebb_resize_B3_stall_region.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|resize_B3_merge:theresize_B3_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|resize_B3_branch:theresize_B3_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region
in_valid_in[0] => i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.in_i_valid[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_valid_out[0]
in_iowr_bl_return_i_fifoready[0] => i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.in_iowr_bl_return_i_fifoready[0]
out_iowr_bl_return_o_fifodata[0] <= i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.out_iowr_bl_return_o_fifodata[0]
out_iowr_bl_return_o_fifovalid[0] <= i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.out_iowr_bl_return_o_fifovalid[0]
out_feedback_out_1[0] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[0]
out_feedback_out_1[1] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[1]
out_feedback_out_1[2] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[2]
out_feedback_out_1[3] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[3]
out_feedback_out_1[4] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[4]
out_feedback_out_1[5] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[5]
out_feedback_out_1[6] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[6]
out_feedback_out_1[7] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_out_1[7]
in_feedback_stall_in_1[0] => i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.in_feedback_stall_in_1[0]
out_feedback_valid_out_1[0] <= i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.out_feedback_valid_out_1[0]
in_stall_in[0] => SE_out_i_acl_push_i1_throttle_push_resize_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.clock
clock => i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.clock
resetn => i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize.resetn
resetn => i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize
out_iowr_bl_return_o_fifovalid[0] <= st_write:theiowr.o_fifovalid
in_i_data[0] => st_write:theiowr.i_data
in_i_valid[0] => st_write:theiowr.i_valid
out_o_ack[0] <= st_write:theiowr.o_ack
out_o_valid[0] <= st_write:theiowr.o_valid
in_iowr_bl_return_i_fifoready[0] => st_write:theiowr.i_fifoready
out_iowr_bl_return_o_fifodata[0] <= st_write:theiowr.o_fifodata
in_i_stall[0] => st_write:theiowr.i_stall
out_o_stall[0] <= st_write:theiowr.o_stall
clock => st_write:theiowr.clock
resetn => st_write:theiowr.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr
clock => consumed_sidepath.CLK
clock => consumed_downstream.CLK
resetn => consumed_sidepath.ACLR
resetn => consumed_downstream.ACLR
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN0
i_data[0] => o_fifodata[0].DATAIN
i_valid => o_valid.IN1
i_valid => o_fifovalid.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => stall_contribution_sidepath.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_startofpacket => o_fifostartofpacket.DATAIN
i_endofpacket => o_fifoendofpacket.DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_ack <= o_ack.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifoready => o_ack.IN1
i_fifoready => stall_contribution_sidepath.IN1
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
o_fifostartofpacket <= i_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_fifoendofpacket <= i_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize
in_data_in[0] => acl_push:thei_acl_push_i1_throttle_push_resize196.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_throttle_push_resize196.valid_in
out_data_out[0] <= i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg.out_data_out[0]
out_valid_out[0] <= i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg.out_valid_out[0]
in_feedback_stall_in_1[0] => acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_stall_in
out_feedback_out_1[0] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[0]
out_feedback_out_1[1] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[1]
out_feedback_out_1[2] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[2]
out_feedback_out_1[3] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[3]
out_feedback_out_1[4] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[4]
out_feedback_out_1[5] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[5]
out_feedback_out_1[6] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[6]
out_feedback_out_1[7] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_out[7]
out_feedback_valid_out_1[0] <= acl_push:thei_acl_push_i1_throttle_push_resize196.feedback_valid_out
in_stall_in[0] => i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg.in_stall_in[0]
out_stall_out[0] <= acl_push:thei_acl_push_i1_throttle_push_resize196.stall_out
clock => acl_push:thei_acl_push_i1_throttle_push_resize196.clock
clock => i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg.clock
resetn => acl_push:thei_acl_push_i1_throttle_push_resize196.resetn
resetn => i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|acl_push:thei_acl_push_i1_throttle_push_resize196
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_out[1] <= acl_token_fifo_counter:fifo.data_out
feedback_out[2] <= acl_token_fifo_counter:fifo.data_out
feedback_out[3] <= acl_token_fifo_counter:fifo.data_out
feedback_out[4] <= acl_token_fifo_counter:fifo.data_out
feedback_out[5] <= acl_token_fifo_counter:fifo.data_out
feedback_out[6] <= acl_token_fifo_counter:fifo.data_out
feedback_out[7] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|acl_push:thei_acl_push_i1_throttle_push_resize196|acl_token_fifo_counter:fifo
clock => token[0].CLK
clock => token[-1].CLK
clock => valid_counter[0].CLK
resetn => token[0].ACLR
resetn => token[-1].ACLR
resetn => valid_counter[0].ACLR
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg
in_data_in[0] => i_acl_push_i1_throttle_push_resize_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_push_i1_throttle_push_resize_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_push_i1_throttle_push_resize_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_push_i1_throttle_push_resize_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_push_i1_throttle_push_resize_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_push_i1_throttle_push_resize_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_push_i1_throttle_push_resize_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_push_i1_throttle_push_resize_reg_data_reg_q[0].CLK
clock => i_acl_push_i1_throttle_push_resize_reg_valid_reg_q[0].CLK
resetn => i_acl_push_i1_throttle_push_resize_reg_data_reg_q[0].ACLR
resetn => i_acl_push_i1_throttle_push_resize_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start
in_feedback_in_1[0] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[0]
in_feedback_in_1[1] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[1]
in_feedback_in_1[2] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[2]
in_feedback_in_1[3] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[3]
in_feedback_in_1[4] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[4]
in_feedback_in_1[5] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[5]
in_feedback_in_1[6] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[6]
in_feedback_in_1[7] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_in_1[7]
out_feedback_stall_out_1[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_feedback_stall_out_1[0]
in_feedback_valid_in_1[0] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_feedback_valid_in_1[0]
in_iord_bl_do_i_fifodata[0] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifodata[1] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[1]
in_iord_bl_do_i_fifodata[2] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[2]
in_iord_bl_do_i_fifodata[3] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[3]
in_iord_bl_do_i_fifodata[4] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[4]
in_iord_bl_do_i_fifodata[5] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[5]
in_iord_bl_do_i_fifodata[6] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[6]
in_iord_bl_do_i_fifodata[7] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[7]
in_iord_bl_do_i_fifodata[8] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[8]
in_iord_bl_do_i_fifodata[9] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[9]
in_iord_bl_do_i_fifodata[10] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[10]
in_iord_bl_do_i_fifodata[11] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[11]
in_iord_bl_do_i_fifodata[12] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[12]
in_iord_bl_do_i_fifodata[13] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[13]
in_iord_bl_do_i_fifodata[14] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[14]
in_iord_bl_do_i_fifodata[15] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[15]
in_iord_bl_do_i_fifodata[16] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[16]
in_iord_bl_do_i_fifodata[17] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[17]
in_iord_bl_do_i_fifodata[18] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[18]
in_iord_bl_do_i_fifodata[19] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[19]
in_iord_bl_do_i_fifodata[20] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[20]
in_iord_bl_do_i_fifodata[21] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[21]
in_iord_bl_do_i_fifodata[22] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[22]
in_iord_bl_do_i_fifodata[23] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[23]
in_iord_bl_do_i_fifodata[24] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[24]
in_iord_bl_do_i_fifodata[25] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[25]
in_iord_bl_do_i_fifodata[26] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[26]
in_iord_bl_do_i_fifodata[27] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[27]
in_iord_bl_do_i_fifodata[28] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[28]
in_iord_bl_do_i_fifodata[29] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[29]
in_iord_bl_do_i_fifodata[30] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[30]
in_iord_bl_do_i_fifodata[31] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[31]
in_iord_bl_do_i_fifodata[32] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[32]
in_iord_bl_do_i_fifodata[33] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[33]
in_iord_bl_do_i_fifodata[34] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[34]
in_iord_bl_do_i_fifodata[35] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[35]
in_iord_bl_do_i_fifodata[36] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[36]
in_iord_bl_do_i_fifodata[37] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[37]
in_iord_bl_do_i_fifodata[38] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[38]
in_iord_bl_do_i_fifodata[39] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[39]
in_iord_bl_do_i_fifodata[40] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[40]
in_iord_bl_do_i_fifodata[41] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[41]
in_iord_bl_do_i_fifodata[42] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[42]
in_iord_bl_do_i_fifodata[43] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[43]
in_iord_bl_do_i_fifodata[44] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[44]
in_iord_bl_do_i_fifodata[45] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[45]
in_iord_bl_do_i_fifodata[46] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[46]
in_iord_bl_do_i_fifodata[47] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[47]
in_iord_bl_do_i_fifodata[48] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[48]
in_iord_bl_do_i_fifodata[49] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[49]
in_iord_bl_do_i_fifodata[50] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[50]
in_iord_bl_do_i_fifodata[51] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[51]
in_iord_bl_do_i_fifodata[52] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[52]
in_iord_bl_do_i_fifodata[53] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[53]
in_iord_bl_do_i_fifodata[54] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[54]
in_iord_bl_do_i_fifodata[55] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[55]
in_iord_bl_do_i_fifodata[56] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[56]
in_iord_bl_do_i_fifodata[57] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[57]
in_iord_bl_do_i_fifodata[58] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[58]
in_iord_bl_do_i_fifodata[59] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[59]
in_iord_bl_do_i_fifodata[60] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[60]
in_iord_bl_do_i_fifodata[61] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[61]
in_iord_bl_do_i_fifodata[62] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[62]
in_iord_bl_do_i_fifodata[63] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[63]
in_iord_bl_do_i_fifodata[64] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[64]
in_iord_bl_do_i_fifodata[65] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[65]
in_iord_bl_do_i_fifodata[66] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[66]
in_iord_bl_do_i_fifodata[67] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[67]
in_iord_bl_do_i_fifodata[68] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[68]
in_iord_bl_do_i_fifodata[69] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[69]
in_iord_bl_do_i_fifodata[70] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[70]
in_iord_bl_do_i_fifodata[71] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[71]
in_iord_bl_do_i_fifodata[72] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[72]
in_iord_bl_do_i_fifodata[73] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[73]
in_iord_bl_do_i_fifodata[74] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[74]
in_iord_bl_do_i_fifodata[75] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[75]
in_iord_bl_do_i_fifodata[76] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[76]
in_iord_bl_do_i_fifodata[77] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[77]
in_iord_bl_do_i_fifodata[78] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[78]
in_iord_bl_do_i_fifodata[79] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[79]
in_iord_bl_do_i_fifodata[80] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[80]
in_iord_bl_do_i_fifodata[81] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[81]
in_iord_bl_do_i_fifodata[82] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[82]
in_iord_bl_do_i_fifodata[83] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[83]
in_iord_bl_do_i_fifodata[84] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[84]
in_iord_bl_do_i_fifodata[85] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[85]
in_iord_bl_do_i_fifodata[86] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[86]
in_iord_bl_do_i_fifodata[87] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[87]
in_iord_bl_do_i_fifodata[88] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[88]
in_iord_bl_do_i_fifodata[89] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[89]
in_iord_bl_do_i_fifodata[90] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[90]
in_iord_bl_do_i_fifodata[91] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[91]
in_iord_bl_do_i_fifodata[92] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[92]
in_iord_bl_do_i_fifodata[93] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[93]
in_iord_bl_do_i_fifodata[94] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[94]
in_iord_bl_do_i_fifodata[95] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifodata[95]
in_iord_bl_do_i_fifovalid[0] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_iord_bl_do_i_fifovalid[0]
in_stall_in_0[0] => resize_B1_start_branch:theresize_B1_start_branch.in_stall_in_0[0]
in_valid_in_0[0] => resize_B1_start_merge:theresize_B1_start_merge.in_valid_in_0[0]
in_valid_in_1[0] => resize_B1_start_merge:theresize_B1_start_merge.in_valid_in_1[0]
out_exiting_stall_out[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0]
out_exiting_valid_out[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0]
out_intel_reserved_ffwd_0_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_0_0[31]
out_intel_reserved_ffwd_1_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_2_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[0]
out_intel_reserved_ffwd_2_0[1] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[1]
out_intel_reserved_ffwd_2_0[2] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[2]
out_intel_reserved_ffwd_2_0[3] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[3]
out_intel_reserved_ffwd_2_0[4] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[4]
out_intel_reserved_ffwd_2_0[5] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[5]
out_intel_reserved_ffwd_2_0[6] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[6]
out_intel_reserved_ffwd_2_0[7] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[7]
out_intel_reserved_ffwd_2_0[8] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[8]
out_intel_reserved_ffwd_2_0[9] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[9]
out_intel_reserved_ffwd_2_0[10] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[10]
out_intel_reserved_ffwd_2_0[11] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[11]
out_intel_reserved_ffwd_2_0[12] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[12]
out_intel_reserved_ffwd_2_0[13] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[13]
out_intel_reserved_ffwd_2_0[14] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[14]
out_intel_reserved_ffwd_2_0[15] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[15]
out_intel_reserved_ffwd_2_0[16] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[16]
out_intel_reserved_ffwd_2_0[17] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[17]
out_intel_reserved_ffwd_2_0[18] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[18]
out_intel_reserved_ffwd_2_0[19] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[19]
out_intel_reserved_ffwd_2_0[20] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[20]
out_intel_reserved_ffwd_2_0[21] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[21]
out_intel_reserved_ffwd_2_0[22] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[22]
out_intel_reserved_ffwd_2_0[23] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[23]
out_intel_reserved_ffwd_2_0[24] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[24]
out_intel_reserved_ffwd_2_0[25] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[25]
out_intel_reserved_ffwd_2_0[26] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[26]
out_intel_reserved_ffwd_2_0[27] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[27]
out_intel_reserved_ffwd_2_0[28] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[28]
out_intel_reserved_ffwd_2_0[29] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[29]
out_intel_reserved_ffwd_2_0[30] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[30]
out_intel_reserved_ffwd_2_0[31] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_2_0[31]
out_intel_reserved_ffwd_3_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[0]
out_intel_reserved_ffwd_3_0[1] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[1]
out_intel_reserved_ffwd_3_0[2] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[2]
out_intel_reserved_ffwd_3_0[3] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[3]
out_intel_reserved_ffwd_3_0[4] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[4]
out_intel_reserved_ffwd_3_0[5] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[5]
out_intel_reserved_ffwd_3_0[6] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[6]
out_intel_reserved_ffwd_3_0[7] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[7]
out_intel_reserved_ffwd_3_0[8] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[8]
out_intel_reserved_ffwd_3_0[9] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[9]
out_intel_reserved_ffwd_3_0[10] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[10]
out_intel_reserved_ffwd_3_0[11] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[11]
out_intel_reserved_ffwd_3_0[12] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[12]
out_intel_reserved_ffwd_3_0[13] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[13]
out_intel_reserved_ffwd_3_0[14] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[14]
out_intel_reserved_ffwd_3_0[15] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[15]
out_intel_reserved_ffwd_3_0[16] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[16]
out_intel_reserved_ffwd_3_0[17] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[17]
out_intel_reserved_ffwd_3_0[18] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[18]
out_intel_reserved_ffwd_3_0[19] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[19]
out_intel_reserved_ffwd_3_0[20] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[20]
out_intel_reserved_ffwd_3_0[21] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[21]
out_intel_reserved_ffwd_3_0[22] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[22]
out_intel_reserved_ffwd_3_0[23] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[23]
out_intel_reserved_ffwd_3_0[24] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[24]
out_intel_reserved_ffwd_3_0[25] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[25]
out_intel_reserved_ffwd_3_0[26] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[26]
out_intel_reserved_ffwd_3_0[27] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[27]
out_intel_reserved_ffwd_3_0[28] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[28]
out_intel_reserved_ffwd_3_0[29] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[29]
out_intel_reserved_ffwd_3_0[30] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[30]
out_intel_reserved_ffwd_3_0[31] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_3_0[31]
out_intel_reserved_ffwd_4_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_4_0[0]
out_intel_reserved_ffwd_5_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_5_0[0]
out_intel_reserved_ffwd_6_0[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[0]
out_intel_reserved_ffwd_6_0[1] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[1]
out_intel_reserved_ffwd_6_0[2] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[2]
out_intel_reserved_ffwd_6_0[3] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[3]
out_intel_reserved_ffwd_6_0[4] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[4]
out_intel_reserved_ffwd_6_0[5] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[5]
out_intel_reserved_ffwd_6_0[6] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[6]
out_intel_reserved_ffwd_6_0[7] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[7]
out_intel_reserved_ffwd_6_0[8] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[8]
out_intel_reserved_ffwd_6_0[9] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[9]
out_intel_reserved_ffwd_6_0[10] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[10]
out_intel_reserved_ffwd_6_0[11] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[11]
out_intel_reserved_ffwd_6_0[12] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[12]
out_intel_reserved_ffwd_6_0[13] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[13]
out_intel_reserved_ffwd_6_0[14] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[14]
out_intel_reserved_ffwd_6_0[15] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[15]
out_intel_reserved_ffwd_6_0[16] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[16]
out_intel_reserved_ffwd_6_0[17] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[17]
out_intel_reserved_ffwd_6_0[18] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[18]
out_intel_reserved_ffwd_6_0[19] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[19]
out_intel_reserved_ffwd_6_0[20] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[20]
out_intel_reserved_ffwd_6_0[21] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[21]
out_intel_reserved_ffwd_6_0[22] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[22]
out_intel_reserved_ffwd_6_0[23] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[23]
out_intel_reserved_ffwd_6_0[24] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[24]
out_intel_reserved_ffwd_6_0[25] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[25]
out_intel_reserved_ffwd_6_0[26] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[26]
out_intel_reserved_ffwd_6_0[27] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[27]
out_intel_reserved_ffwd_6_0[28] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[28]
out_intel_reserved_ffwd_6_0[29] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[29]
out_intel_reserved_ffwd_6_0[30] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[30]
out_intel_reserved_ffwd_6_0[31] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[31]
out_intel_reserved_ffwd_6_0[32] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_intel_reserved_ffwd_6_0[32]
out_iord_bl_do_o_fifoready[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_iord_bl_do_o_fifoready[0]
out_stall_out_0[0] <= resize_B1_start_merge:theresize_B1_start_merge.out_stall_out_0[0]
out_stall_out_1[0] <= resize_B1_start_merge:theresize_B1_start_merge.out_stall_out_1[0]
out_valid_out_0[0] <= resize_B1_start_branch:theresize_B1_start_branch.out_valid_out_0[0]
in_pipeline_stall_in[0] => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.out_pipeline_valid_out[0]
clock => resize_B1_start_merge:theresize_B1_start_merge.clock
clock => resize_B1_start_branch:theresize_B1_start_branch.clock
clock => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.clock
resetn => resize_B1_start_merge:theresize_B1_start_merge.resetn
resetn => resize_B1_start_branch:theresize_B1_start_branch.resetn
resetn => bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|resize_B1_start_merge:theresize_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|resize_B1_start_branch:theresize_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region
out_iord_bl_do_o_fifoready[0] <= i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.out_iord_bl_do_o_fifoready[0]
out_intel_reserved_ffwd_1_0[0] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_1_0[31]
in_valid_in[0] => resize_B1_start_merge_reg:theresize_B1_start_merge_reg.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= SE_out_bubble_out_i_ffwd_src_unnamed_resize9_resize_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[0]
out_intel_reserved_ffwd_2_0[1] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[1]
out_intel_reserved_ffwd_2_0[2] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[2]
out_intel_reserved_ffwd_2_0[3] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[3]
out_intel_reserved_ffwd_2_0[4] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[4]
out_intel_reserved_ffwd_2_0[5] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[5]
out_intel_reserved_ffwd_2_0[6] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[6]
out_intel_reserved_ffwd_2_0[7] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[7]
out_intel_reserved_ffwd_2_0[8] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[8]
out_intel_reserved_ffwd_2_0[9] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[9]
out_intel_reserved_ffwd_2_0[10] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[10]
out_intel_reserved_ffwd_2_0[11] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[11]
out_intel_reserved_ffwd_2_0[12] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[12]
out_intel_reserved_ffwd_2_0[13] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[13]
out_intel_reserved_ffwd_2_0[14] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[14]
out_intel_reserved_ffwd_2_0[15] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[15]
out_intel_reserved_ffwd_2_0[16] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[16]
out_intel_reserved_ffwd_2_0[17] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[17]
out_intel_reserved_ffwd_2_0[18] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[18]
out_intel_reserved_ffwd_2_0[19] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[19]
out_intel_reserved_ffwd_2_0[20] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[20]
out_intel_reserved_ffwd_2_0[21] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[21]
out_intel_reserved_ffwd_2_0[22] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[22]
out_intel_reserved_ffwd_2_0[23] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[23]
out_intel_reserved_ffwd_2_0[24] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[24]
out_intel_reserved_ffwd_2_0[25] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[25]
out_intel_reserved_ffwd_2_0[26] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[26]
out_intel_reserved_ffwd_2_0[27] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[27]
out_intel_reserved_ffwd_2_0[28] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[28]
out_intel_reserved_ffwd_2_0[29] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[29]
out_intel_reserved_ffwd_2_0[30] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[30]
out_intel_reserved_ffwd_2_0[31] <= i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.out_intel_reserved_ffwd_2_0[31]
out_intel_reserved_ffwd_3_0[0] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[0]
out_intel_reserved_ffwd_3_0[1] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[1]
out_intel_reserved_ffwd_3_0[2] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[2]
out_intel_reserved_ffwd_3_0[3] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[3]
out_intel_reserved_ffwd_3_0[4] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[4]
out_intel_reserved_ffwd_3_0[5] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[5]
out_intel_reserved_ffwd_3_0[6] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[6]
out_intel_reserved_ffwd_3_0[7] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[7]
out_intel_reserved_ffwd_3_0[8] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[8]
out_intel_reserved_ffwd_3_0[9] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[9]
out_intel_reserved_ffwd_3_0[10] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[10]
out_intel_reserved_ffwd_3_0[11] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[11]
out_intel_reserved_ffwd_3_0[12] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[12]
out_intel_reserved_ffwd_3_0[13] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[13]
out_intel_reserved_ffwd_3_0[14] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[14]
out_intel_reserved_ffwd_3_0[15] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[15]
out_intel_reserved_ffwd_3_0[16] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[16]
out_intel_reserved_ffwd_3_0[17] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[17]
out_intel_reserved_ffwd_3_0[18] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[18]
out_intel_reserved_ffwd_3_0[19] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[19]
out_intel_reserved_ffwd_3_0[20] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[20]
out_intel_reserved_ffwd_3_0[21] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[21]
out_intel_reserved_ffwd_3_0[22] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[22]
out_intel_reserved_ffwd_3_0[23] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[23]
out_intel_reserved_ffwd_3_0[24] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[24]
out_intel_reserved_ffwd_3_0[25] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[25]
out_intel_reserved_ffwd_3_0[26] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[26]
out_intel_reserved_ffwd_3_0[27] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[27]
out_intel_reserved_ffwd_3_0[28] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[28]
out_intel_reserved_ffwd_3_0[29] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[29]
out_intel_reserved_ffwd_3_0[30] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[30]
out_intel_reserved_ffwd_3_0[31] <= i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.out_intel_reserved_ffwd_3_0[31]
out_intel_reserved_ffwd_4_0[0] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_4_0[0]
out_intel_reserved_ffwd_5_0[0] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_5_0[0]
out_intel_reserved_ffwd_6_0[0] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[0]
out_intel_reserved_ffwd_6_0[1] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[1]
out_intel_reserved_ffwd_6_0[2] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[2]
out_intel_reserved_ffwd_6_0[3] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[3]
out_intel_reserved_ffwd_6_0[4] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[4]
out_intel_reserved_ffwd_6_0[5] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[5]
out_intel_reserved_ffwd_6_0[6] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[6]
out_intel_reserved_ffwd_6_0[7] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[7]
out_intel_reserved_ffwd_6_0[8] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[8]
out_intel_reserved_ffwd_6_0[9] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[9]
out_intel_reserved_ffwd_6_0[10] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[10]
out_intel_reserved_ffwd_6_0[11] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[11]
out_intel_reserved_ffwd_6_0[12] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[12]
out_intel_reserved_ffwd_6_0[13] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[13]
out_intel_reserved_ffwd_6_0[14] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[14]
out_intel_reserved_ffwd_6_0[15] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[15]
out_intel_reserved_ffwd_6_0[16] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[16]
out_intel_reserved_ffwd_6_0[17] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[17]
out_intel_reserved_ffwd_6_0[18] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[18]
out_intel_reserved_ffwd_6_0[19] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[19]
out_intel_reserved_ffwd_6_0[20] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[20]
out_intel_reserved_ffwd_6_0[21] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[21]
out_intel_reserved_ffwd_6_0[22] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[22]
out_intel_reserved_ffwd_6_0[23] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[23]
out_intel_reserved_ffwd_6_0[24] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[24]
out_intel_reserved_ffwd_6_0[25] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[25]
out_intel_reserved_ffwd_6_0[26] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[26]
out_intel_reserved_ffwd_6_0[27] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[27]
out_intel_reserved_ffwd_6_0[28] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[28]
out_intel_reserved_ffwd_6_0[29] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[29]
out_intel_reserved_ffwd_6_0[30] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[30]
out_intel_reserved_ffwd_6_0[31] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[31]
out_intel_reserved_ffwd_6_0[32] <= i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.out_intel_reserved_ffwd_6_0[32]
in_iord_bl_do_i_fifodata[0] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifodata[1] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[1]
in_iord_bl_do_i_fifodata[2] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[2]
in_iord_bl_do_i_fifodata[3] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[3]
in_iord_bl_do_i_fifodata[4] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[4]
in_iord_bl_do_i_fifodata[5] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[5]
in_iord_bl_do_i_fifodata[6] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[6]
in_iord_bl_do_i_fifodata[7] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[7]
in_iord_bl_do_i_fifodata[8] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[8]
in_iord_bl_do_i_fifodata[9] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[9]
in_iord_bl_do_i_fifodata[10] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[10]
in_iord_bl_do_i_fifodata[11] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[11]
in_iord_bl_do_i_fifodata[12] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[12]
in_iord_bl_do_i_fifodata[13] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[13]
in_iord_bl_do_i_fifodata[14] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[14]
in_iord_bl_do_i_fifodata[15] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[15]
in_iord_bl_do_i_fifodata[16] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[16]
in_iord_bl_do_i_fifodata[17] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[17]
in_iord_bl_do_i_fifodata[18] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[18]
in_iord_bl_do_i_fifodata[19] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[19]
in_iord_bl_do_i_fifodata[20] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[20]
in_iord_bl_do_i_fifodata[21] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[21]
in_iord_bl_do_i_fifodata[22] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[22]
in_iord_bl_do_i_fifodata[23] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[23]
in_iord_bl_do_i_fifodata[24] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[24]
in_iord_bl_do_i_fifodata[25] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[25]
in_iord_bl_do_i_fifodata[26] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[26]
in_iord_bl_do_i_fifodata[27] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[27]
in_iord_bl_do_i_fifodata[28] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[28]
in_iord_bl_do_i_fifodata[29] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[29]
in_iord_bl_do_i_fifodata[30] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[30]
in_iord_bl_do_i_fifodata[31] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[31]
in_iord_bl_do_i_fifodata[32] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[32]
in_iord_bl_do_i_fifodata[33] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[33]
in_iord_bl_do_i_fifodata[34] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[34]
in_iord_bl_do_i_fifodata[35] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[35]
in_iord_bl_do_i_fifodata[36] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[36]
in_iord_bl_do_i_fifodata[37] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[37]
in_iord_bl_do_i_fifodata[38] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[38]
in_iord_bl_do_i_fifodata[39] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[39]
in_iord_bl_do_i_fifodata[40] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[40]
in_iord_bl_do_i_fifodata[41] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[41]
in_iord_bl_do_i_fifodata[42] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[42]
in_iord_bl_do_i_fifodata[43] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[43]
in_iord_bl_do_i_fifodata[44] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[44]
in_iord_bl_do_i_fifodata[45] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[45]
in_iord_bl_do_i_fifodata[46] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[46]
in_iord_bl_do_i_fifodata[47] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[47]
in_iord_bl_do_i_fifodata[48] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[48]
in_iord_bl_do_i_fifodata[49] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[49]
in_iord_bl_do_i_fifodata[50] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[50]
in_iord_bl_do_i_fifodata[51] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[51]
in_iord_bl_do_i_fifodata[52] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[52]
in_iord_bl_do_i_fifodata[53] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[53]
in_iord_bl_do_i_fifodata[54] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[54]
in_iord_bl_do_i_fifodata[55] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[55]
in_iord_bl_do_i_fifodata[56] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[56]
in_iord_bl_do_i_fifodata[57] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[57]
in_iord_bl_do_i_fifodata[58] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[58]
in_iord_bl_do_i_fifodata[59] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[59]
in_iord_bl_do_i_fifodata[60] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[60]
in_iord_bl_do_i_fifodata[61] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[61]
in_iord_bl_do_i_fifodata[62] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[62]
in_iord_bl_do_i_fifodata[63] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[63]
in_iord_bl_do_i_fifodata[64] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[64]
in_iord_bl_do_i_fifodata[65] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[65]
in_iord_bl_do_i_fifodata[66] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[66]
in_iord_bl_do_i_fifodata[67] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[67]
in_iord_bl_do_i_fifodata[68] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[68]
in_iord_bl_do_i_fifodata[69] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[69]
in_iord_bl_do_i_fifodata[70] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[70]
in_iord_bl_do_i_fifodata[71] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[71]
in_iord_bl_do_i_fifodata[72] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[72]
in_iord_bl_do_i_fifodata[73] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[73]
in_iord_bl_do_i_fifodata[74] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[74]
in_iord_bl_do_i_fifodata[75] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[75]
in_iord_bl_do_i_fifodata[76] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[76]
in_iord_bl_do_i_fifodata[77] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[77]
in_iord_bl_do_i_fifodata[78] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[78]
in_iord_bl_do_i_fifodata[79] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[79]
in_iord_bl_do_i_fifodata[80] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[80]
in_iord_bl_do_i_fifodata[81] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[81]
in_iord_bl_do_i_fifodata[82] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[82]
in_iord_bl_do_i_fifodata[83] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[83]
in_iord_bl_do_i_fifodata[84] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[84]
in_iord_bl_do_i_fifodata[85] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[85]
in_iord_bl_do_i_fifodata[86] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[86]
in_iord_bl_do_i_fifodata[87] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[87]
in_iord_bl_do_i_fifodata[88] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[88]
in_iord_bl_do_i_fifodata[89] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[89]
in_iord_bl_do_i_fifodata[90] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[90]
in_iord_bl_do_i_fifodata[91] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[91]
in_iord_bl_do_i_fifodata[92] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[92]
in_iord_bl_do_i_fifodata[93] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[93]
in_iord_bl_do_i_fifodata[94] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[94]
in_iord_bl_do_i_fifodata[95] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifodata[95]
in_iord_bl_do_i_fifovalid[0] => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.in_iord_bl_do_i_fifovalid[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0] <= i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0] <= i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0]
in_feedback_in_1[0] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[0]
in_feedback_in_1[1] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[1]
in_feedback_in_1[2] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[2]
in_feedback_in_1[3] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[3]
in_feedback_in_1[4] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[4]
in_feedback_in_1[5] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[5]
in_feedback_in_1[6] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[6]
in_feedback_in_1[7] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_in_1[7]
out_feedback_stall_out_1[0] <= i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.out_feedback_stall_out_1[0]
in_feedback_valid_in_1[0] => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.in_feedback_valid_in_1[0]
in_pipeline_stall_in[0] => i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.out_pipeline_valid_out[0]
out_intel_reserved_ffwd_0_0[0] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.out_intel_reserved_ffwd_0_0[31]
in_stall_in[0] => SE_out_bubble_out_i_ffwd_src_unnamed_resize9_resize_1_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.clock
clock => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg3[0].CLK
clock => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg2[0].CLK
clock => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg1[0].CLK
clock => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg0[0].CLK
clock => SE_out_resize_B1_start_merge_reg_fromReg1[0].CLK
clock => SE_out_resize_B1_start_merge_reg_fromReg0[0].CLK
clock => i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.clock
clock => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg.clock
clock => i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.clock
clock => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize8_resize_1_reg.clock
clock => i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.clock
clock => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize9_resize_1_reg.clock
clock => acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg.clock
clock => i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.clock
clock => resize_B1_start_merge_reg:theresize_B1_start_merge_reg.clock
clock => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.clock
clock => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.clock
resetn => i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x.resetn
resetn => i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize.resetn
resetn => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg.resetn
resetn => i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize.resetn
resetn => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize8_resize_1_reg.resetn
resetn => i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize.resetn
resetn => acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize9_resize_1_reg.resetn
resetn => acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg.resetn
resetn => i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x.resetn
resetn => resize_B1_start_merge_reg:theresize_B1_start_merge_reg.resetn
resetn => i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize.resetn
resetn => i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x.resetn
resetn => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg3[0].ACLR
resetn => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg2[0].ACLR
resetn => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg1[0].ACLR
resetn => SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg0[0].ACLR
resetn => SE_out_resize_B1_start_merge_reg_fromReg1[0].ACLR
resetn => SE_out_resize_B1_start_merge_reg_fromReg0[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x
in_c1_eni1_0[0] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_0[0]
in_c1_eni1_1[0] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[0]
in_c1_eni1_1[1] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[1]
in_c1_eni1_1[2] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[2]
in_c1_eni1_1[3] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[3]
in_c1_eni1_1[4] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[4]
in_c1_eni1_1[5] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[5]
in_c1_eni1_1[6] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[6]
in_c1_eni1_1[7] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[7]
in_c1_eni1_1[8] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[8]
in_c1_eni1_1[9] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[9]
in_c1_eni1_1[10] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[10]
in_c1_eni1_1[11] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[11]
in_c1_eni1_1[12] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[12]
in_c1_eni1_1[13] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[13]
in_c1_eni1_1[14] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[14]
in_c1_eni1_1[15] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[15]
in_c1_eni1_1[16] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[16]
in_c1_eni1_1[17] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[17]
in_c1_eni1_1[18] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[18]
in_c1_eni1_1[19] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[19]
in_c1_eni1_1[20] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[20]
in_c1_eni1_1[21] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[21]
in_c1_eni1_1[22] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[22]
in_c1_eni1_1[23] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[23]
in_c1_eni1_1[24] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[24]
in_c1_eni1_1[25] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[25]
in_c1_eni1_1[26] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[26]
in_c1_eni1_1[27] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[27]
in_c1_eni1_1[28] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[28]
in_c1_eni1_1[29] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[29]
in_c1_eni1_1[30] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[30]
in_c1_eni1_1[31] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_1[31]
in_c1_eni1_2[0] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[0]
in_c1_eni1_2[1] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[1]
in_c1_eni1_2[2] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[2]
in_c1_eni1_2[3] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[3]
in_c1_eni1_2[4] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[4]
in_c1_eni1_2[5] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[5]
in_c1_eni1_2[6] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[6]
in_c1_eni1_2[7] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[7]
in_c1_eni1_2[8] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[8]
in_c1_eni1_2[9] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[9]
in_c1_eni1_2[10] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[10]
in_c1_eni1_2[11] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[11]
in_c1_eni1_2[12] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[12]
in_c1_eni1_2[13] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[13]
in_c1_eni1_2[14] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[14]
in_c1_eni1_2[15] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[15]
in_c1_eni1_2[16] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[16]
in_c1_eni1_2[17] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[17]
in_c1_eni1_2[18] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[18]
in_c1_eni1_2[19] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[19]
in_c1_eni1_2[20] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[20]
in_c1_eni1_2[21] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[21]
in_c1_eni1_2[22] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[22]
in_c1_eni1_2[23] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[23]
in_c1_eni1_2[24] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[24]
in_c1_eni1_2[25] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[25]
in_c1_eni1_2[26] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[26]
in_c1_eni1_2[27] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[27]
in_c1_eni1_2[28] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[28]
in_c1_eni1_2[29] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[29]
in_c1_eni1_2[30] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[30]
in_c1_eni1_2[31] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_2[31]
in_c1_eni1_3[0] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[0]
in_c1_eni1_3[1] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[1]
in_c1_eni1_3[2] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[2]
in_c1_eni1_3[3] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[3]
in_c1_eni1_3[4] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[4]
in_c1_eni1_3[5] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[5]
in_c1_eni1_3[6] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[6]
in_c1_eni1_3[7] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[7]
in_c1_eni1_3[8] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[8]
in_c1_eni1_3[9] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[9]
in_c1_eni1_3[10] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[10]
in_c1_eni1_3[11] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[11]
in_c1_eni1_3[12] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[12]
in_c1_eni1_3[13] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[13]
in_c1_eni1_3[14] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[14]
in_c1_eni1_3[15] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[15]
in_c1_eni1_3[16] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[16]
in_c1_eni1_3[17] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[17]
in_c1_eni1_3[18] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[18]
in_c1_eni1_3[19] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[19]
in_c1_eni1_3[20] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[20]
in_c1_eni1_3[21] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[21]
in_c1_eni1_3[22] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[22]
in_c1_eni1_3[23] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[23]
in_c1_eni1_3[24] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[24]
in_c1_eni1_3[25] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[25]
in_c1_eni1_3[26] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[26]
in_c1_eni1_3[27] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[27]
in_c1_eni1_3[28] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[28]
in_c1_eni1_3[29] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[29]
in_c1_eni1_3[30] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[30]
in_c1_eni1_3[31] => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.in_c1_eni1_3[31]
in_i_valid[0] => input_accepted_and_q[0].IN1
out_c1_exit_0[0] <= i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.out_data_out_0[0]
out_o_valid[0] <= i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.out_valid_out[0]
out_intel_reserved_ffwd_4_0[0] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_4_0[0]
out_intel_reserved_ffwd_5_0[0] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_5_0[0]
out_intel_reserved_ffwd_6_0[0] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[0]
out_intel_reserved_ffwd_6_0[1] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[1]
out_intel_reserved_ffwd_6_0[2] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[2]
out_intel_reserved_ffwd_6_0[3] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[3]
out_intel_reserved_ffwd_6_0[4] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[4]
out_intel_reserved_ffwd_6_0[5] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[5]
out_intel_reserved_ffwd_6_0[6] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[6]
out_intel_reserved_ffwd_6_0[7] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[7]
out_intel_reserved_ffwd_6_0[8] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[8]
out_intel_reserved_ffwd_6_0[9] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[9]
out_intel_reserved_ffwd_6_0[10] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[10]
out_intel_reserved_ffwd_6_0[11] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[11]
out_intel_reserved_ffwd_6_0[12] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[12]
out_intel_reserved_ffwd_6_0[13] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[13]
out_intel_reserved_ffwd_6_0[14] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[14]
out_intel_reserved_ffwd_6_0[15] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[15]
out_intel_reserved_ffwd_6_0[16] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[16]
out_intel_reserved_ffwd_6_0[17] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[17]
out_intel_reserved_ffwd_6_0[18] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[18]
out_intel_reserved_ffwd_6_0[19] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[19]
out_intel_reserved_ffwd_6_0[20] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[20]
out_intel_reserved_ffwd_6_0[21] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[21]
out_intel_reserved_ffwd_6_0[22] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[22]
out_intel_reserved_ffwd_6_0[23] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[23]
out_intel_reserved_ffwd_6_0[24] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[24]
out_intel_reserved_ffwd_6_0[25] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[25]
out_intel_reserved_ffwd_6_0[26] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[26]
out_intel_reserved_ffwd_6_0[27] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[27]
out_intel_reserved_ffwd_6_0[28] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[28]
out_intel_reserved_ffwd_6_0[29] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[29]
out_intel_reserved_ffwd_6_0[30] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[30]
out_intel_reserved_ffwd_6_0[31] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[31]
out_intel_reserved_ffwd_6_0[32] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_6_0[32]
out_intel_reserved_ffwd_1_0[0] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.out_intel_reserved_ffwd_1_0[31]
in_i_stall[0] => i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.clock
clock => i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.clock
resetn => i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x.resetn
resetn => i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x
in_c1_eni1_0[0] => ~NO_FANOUT~
in_c1_eni1_1[0] => ~NO_FANOUT~
in_c1_eni1_1[1] => ~NO_FANOUT~
in_c1_eni1_1[2] => ~NO_FANOUT~
in_c1_eni1_1[3] => ~NO_FANOUT~
in_c1_eni1_1[4] => ~NO_FANOUT~
in_c1_eni1_1[5] => ~NO_FANOUT~
in_c1_eni1_1[6] => ~NO_FANOUT~
in_c1_eni1_1[7] => ~NO_FANOUT~
in_c1_eni1_1[8] => ~NO_FANOUT~
in_c1_eni1_1[9] => ~NO_FANOUT~
in_c1_eni1_1[10] => ~NO_FANOUT~
in_c1_eni1_1[11] => ~NO_FANOUT~
in_c1_eni1_1[12] => ~NO_FANOUT~
in_c1_eni1_1[13] => ~NO_FANOUT~
in_c1_eni1_1[14] => ~NO_FANOUT~
in_c1_eni1_1[15] => ~NO_FANOUT~
in_c1_eni1_1[16] => ~NO_FANOUT~
in_c1_eni1_1[17] => ~NO_FANOUT~
in_c1_eni1_1[18] => ~NO_FANOUT~
in_c1_eni1_1[19] => ~NO_FANOUT~
in_c1_eni1_1[20] => ~NO_FANOUT~
in_c1_eni1_1[21] => ~NO_FANOUT~
in_c1_eni1_1[22] => ~NO_FANOUT~
in_c1_eni1_1[23] => ~NO_FANOUT~
in_c1_eni1_1[24] => ~NO_FANOUT~
in_c1_eni1_1[25] => ~NO_FANOUT~
in_c1_eni1_1[26] => ~NO_FANOUT~
in_c1_eni1_1[27] => ~NO_FANOUT~
in_c1_eni1_1[28] => ~NO_FANOUT~
in_c1_eni1_1[29] => ~NO_FANOUT~
in_c1_eni1_1[30] => ~NO_FANOUT~
in_c1_eni1_1[31] => ~NO_FANOUT~
in_c1_eni1_2[0] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[0]
in_c1_eni1_2[0] => Add3.IN41
in_c1_eni1_2[0] => Add3.IN42
in_c1_eni1_2[0] => Add4.IN42
in_c1_eni1_2[0] => Add4.IN24
in_c1_eni1_2[1] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[1]
in_c1_eni1_2[1] => Add3.IN39
in_c1_eni1_2[1] => Add3.IN40
in_c1_eni1_2[1] => Add4.IN41
in_c1_eni1_2[1] => Add4.IN23
in_c1_eni1_2[2] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[2]
in_c1_eni1_2[2] => Add3.IN37
in_c1_eni1_2[2] => Add3.IN38
in_c1_eni1_2[2] => Add4.IN40
in_c1_eni1_2[2] => Add4.IN22
in_c1_eni1_2[3] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[3]
in_c1_eni1_2[3] => Add3.IN35
in_c1_eni1_2[3] => Add3.IN36
in_c1_eni1_2[3] => Add4.IN39
in_c1_eni1_2[3] => Add4.IN21
in_c1_eni1_2[4] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[4]
in_c1_eni1_2[4] => Add3.IN33
in_c1_eni1_2[4] => Add3.IN34
in_c1_eni1_2[4] => Add4.IN38
in_c1_eni1_2[4] => Add4.IN20
in_c1_eni1_2[5] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[5]
in_c1_eni1_2[5] => Add3.IN31
in_c1_eni1_2[5] => Add3.IN32
in_c1_eni1_2[5] => Add4.IN37
in_c1_eni1_2[5] => Add4.IN19
in_c1_eni1_2[6] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[6]
in_c1_eni1_2[6] => Add3.IN29
in_c1_eni1_2[6] => Add3.IN30
in_c1_eni1_2[6] => Add4.IN36
in_c1_eni1_2[6] => Add4.IN18
in_c1_eni1_2[7] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[7]
in_c1_eni1_2[7] => Add3.IN27
in_c1_eni1_2[7] => Add3.IN28
in_c1_eni1_2[7] => Add4.IN35
in_c1_eni1_2[7] => Add4.IN17
in_c1_eni1_2[8] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[8]
in_c1_eni1_2[8] => Add3.IN25
in_c1_eni1_2[8] => Add3.IN26
in_c1_eni1_2[8] => Add4.IN34
in_c1_eni1_2[8] => Add4.IN16
in_c1_eni1_2[9] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[9]
in_c1_eni1_2[9] => Add3.IN23
in_c1_eni1_2[9] => Add3.IN24
in_c1_eni1_2[9] => Add4.IN33
in_c1_eni1_2[9] => Add4.IN15
in_c1_eni1_2[10] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[10]
in_c1_eni1_2[10] => Add3.IN21
in_c1_eni1_2[10] => Add3.IN22
in_c1_eni1_2[10] => Add4.IN32
in_c1_eni1_2[10] => Add4.IN14
in_c1_eni1_2[11] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[11]
in_c1_eni1_2[11] => Add3.IN19
in_c1_eni1_2[11] => Add3.IN20
in_c1_eni1_2[11] => Add4.IN31
in_c1_eni1_2[11] => Add4.IN13
in_c1_eni1_2[12] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[12]
in_c1_eni1_2[12] => Add3.IN17
in_c1_eni1_2[12] => Add3.IN18
in_c1_eni1_2[12] => Add4.IN30
in_c1_eni1_2[12] => Add4.IN12
in_c1_eni1_2[13] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[13]
in_c1_eni1_2[13] => Add3.IN15
in_c1_eni1_2[13] => Add3.IN16
in_c1_eni1_2[13] => Add4.IN29
in_c1_eni1_2[13] => Add4.IN11
in_c1_eni1_2[14] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[14]
in_c1_eni1_2[14] => Add3.IN13
in_c1_eni1_2[14] => Add3.IN14
in_c1_eni1_2[14] => Add4.IN28
in_c1_eni1_2[14] => Add4.IN10
in_c1_eni1_2[15] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[15]
in_c1_eni1_2[15] => Add3.IN11
in_c1_eni1_2[15] => Add3.IN12
in_c1_eni1_2[15] => Add4.IN27
in_c1_eni1_2[15] => Add4.IN9
in_c1_eni1_2[16] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[16]
in_c1_eni1_2[16] => Add3.IN9
in_c1_eni1_2[16] => Add3.IN10
in_c1_eni1_2[16] => Add4.IN26
in_c1_eni1_2[16] => Add4.IN8
in_c1_eni1_2[17] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[17]
in_c1_eni1_2[17] => Add3.IN7
in_c1_eni1_2[17] => Add3.IN8
in_c1_eni1_2[17] => Add4.IN25
in_c1_eni1_2[17] => Add4.IN7
in_c1_eni1_2[18] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[18]
in_c1_eni1_2[18] => Add0.IN33
in_c1_eni1_2[18] => Add0.IN34
in_c1_eni1_2[18] => Add1.IN34
in_c1_eni1_2[18] => Add1.IN20
in_c1_eni1_2[19] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[19]
in_c1_eni1_2[19] => Add0.IN31
in_c1_eni1_2[19] => Add0.IN32
in_c1_eni1_2[19] => Add1.IN33
in_c1_eni1_2[19] => Add1.IN19
in_c1_eni1_2[20] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[20]
in_c1_eni1_2[20] => Add0.IN29
in_c1_eni1_2[20] => Add0.IN30
in_c1_eni1_2[20] => Add1.IN32
in_c1_eni1_2[20] => Add1.IN18
in_c1_eni1_2[21] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[21]
in_c1_eni1_2[21] => Add0.IN27
in_c1_eni1_2[21] => Add0.IN28
in_c1_eni1_2[21] => Add1.IN31
in_c1_eni1_2[21] => Add1.IN17
in_c1_eni1_2[22] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[22]
in_c1_eni1_2[22] => Add0.IN25
in_c1_eni1_2[22] => Add0.IN26
in_c1_eni1_2[22] => Add1.IN30
in_c1_eni1_2[22] => Add1.IN16
in_c1_eni1_2[23] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[23]
in_c1_eni1_2[23] => Add0.IN23
in_c1_eni1_2[23] => Add0.IN24
in_c1_eni1_2[23] => Add1.IN29
in_c1_eni1_2[23] => Add1.IN15
in_c1_eni1_2[24] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[24]
in_c1_eni1_2[24] => Add0.IN21
in_c1_eni1_2[24] => Add0.IN22
in_c1_eni1_2[24] => Add1.IN28
in_c1_eni1_2[24] => Add1.IN14
in_c1_eni1_2[25] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[25]
in_c1_eni1_2[25] => Add0.IN19
in_c1_eni1_2[25] => Add0.IN20
in_c1_eni1_2[25] => Add1.IN27
in_c1_eni1_2[25] => Add1.IN13
in_c1_eni1_2[26] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[26]
in_c1_eni1_2[26] => Add0.IN17
in_c1_eni1_2[26] => Add0.IN18
in_c1_eni1_2[26] => Add1.IN26
in_c1_eni1_2[26] => Add1.IN12
in_c1_eni1_2[27] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[27]
in_c1_eni1_2[27] => Add0.IN15
in_c1_eni1_2[27] => Add0.IN16
in_c1_eni1_2[27] => Add1.IN25
in_c1_eni1_2[27] => Add1.IN11
in_c1_eni1_2[28] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[28]
in_c1_eni1_2[28] => Add0.IN13
in_c1_eni1_2[28] => Add0.IN14
in_c1_eni1_2[28] => Add1.IN24
in_c1_eni1_2[28] => Add1.IN10
in_c1_eni1_2[29] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[29]
in_c1_eni1_2[29] => Add0.IN11
in_c1_eni1_2[29] => Add0.IN12
in_c1_eni1_2[29] => Add1.IN23
in_c1_eni1_2[29] => Add1.IN9
in_c1_eni1_2[30] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[30]
in_c1_eni1_2[30] => Add0.IN9
in_c1_eni1_2[30] => Add0.IN10
in_c1_eni1_2[30] => Add1.IN22
in_c1_eni1_2[30] => Add1.IN8
in_c1_eni1_2[31] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_src_data_in_1_0[31]
in_c1_eni1_2[31] => Add0.IN7
in_c1_eni1_2[31] => Add0.IN8
in_c1_eni1_2[31] => Add1.IN21
in_c1_eni1_2[31] => Add1.IN7
in_c1_eni1_3[0] => ~NO_FANOUT~
in_c1_eni1_3[1] => ~NO_FANOUT~
in_c1_eni1_3[2] => ~NO_FANOUT~
in_c1_eni1_3[3] => ~NO_FANOUT~
in_c1_eni1_3[4] => ~NO_FANOUT~
in_c1_eni1_3[5] => ~NO_FANOUT~
in_c1_eni1_3[6] => ~NO_FANOUT~
in_c1_eni1_3[7] => ~NO_FANOUT~
in_c1_eni1_3[8] => ~NO_FANOUT~
in_c1_eni1_3[9] => ~NO_FANOUT~
in_c1_eni1_3[10] => ~NO_FANOUT~
in_c1_eni1_3[11] => ~NO_FANOUT~
in_c1_eni1_3[12] => ~NO_FANOUT~
in_c1_eni1_3[13] => ~NO_FANOUT~
in_c1_eni1_3[14] => ~NO_FANOUT~
in_c1_eni1_3[15] => ~NO_FANOUT~
in_c1_eni1_3[16] => ~NO_FANOUT~
in_c1_eni1_3[17] => ~NO_FANOUT~
in_c1_eni1_3[18] => ~NO_FANOUT~
in_c1_eni1_3[19] => ~NO_FANOUT~
in_c1_eni1_3[20] => ~NO_FANOUT~
in_c1_eni1_3[21] => ~NO_FANOUT~
in_c1_eni1_3[22] => ~NO_FANOUT~
in_c1_eni1_3[23] => ~NO_FANOUT~
in_c1_eni1_3[24] => ~NO_FANOUT~
in_c1_eni1_3[25] => ~NO_FANOUT~
in_c1_eni1_3[26] => ~NO_FANOUT~
in_c1_eni1_3[27] => ~NO_FANOUT~
in_c1_eni1_3[28] => ~NO_FANOUT~
in_c1_eni1_3[29] => ~NO_FANOUT~
in_c1_eni1_3[30] => ~NO_FANOUT~
in_c1_eni1_3[31] => ~NO_FANOUT~
in_enable[0] => dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4.ena
in_enable[0] => dspba_delay:redist1_i_mul_resize_vt_select_31_b_1.ena
in_enable[0] => dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1.ena
in_enable[0] => dspba_delay:redist2_i_add1_resize_vt_select_31_b_1.ena
in_enable[0] => i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.in_stall_in[0]
in_enable[0] => i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize.in_stall_in[0]
in_enable[0] => i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize.in_stall_in[0]
in_enable[0] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_stall_in[0]
in_enable[0] => i_mul_resize_im3_add_1_o[16].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[15].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[14].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[13].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[12].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[11].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[10].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[9].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[8].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[7].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[6].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[5].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[4].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[3].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[2].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[1].ENA
in_enable[0] => i_mul_resize_im3_add_1_o[0].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[16].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[15].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[14].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[13].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[12].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[11].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[10].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[9].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[8].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[7].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[6].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[5].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[4].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[3].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[2].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[1].ENA
in_enable[0] => i_mul_resize_im3_sub_3_o[0].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[20].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[19].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[18].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[17].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[16].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[15].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[14].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[13].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[12].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[11].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[10].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[9].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[8].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[7].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[6].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[5].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[4].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[3].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[2].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[1].ENA
in_enable[0] => i_mul_resize_im3_sub_5_o[0].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[20].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[19].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[18].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[17].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[16].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[15].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[14].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[13].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[12].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[11].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[10].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[9].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[8].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[7].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[6].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[5].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[4].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[3].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[2].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[1].ENA
in_enable[0] => i_mul_resize_im0_add_1_o[0].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[20].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[19].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[18].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[17].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[16].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[15].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[14].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[13].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[12].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[11].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[10].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[9].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[8].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[7].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[6].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[5].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[4].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[3].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[2].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[1].ENA
in_enable[0] => i_mul_resize_im0_sub_3_o[0].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[26].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[25].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[24].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[23].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[22].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[21].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[20].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[19].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[18].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[17].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[16].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[15].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[14].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[13].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[12].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[11].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[10].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[9].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[8].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[7].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[6].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[5].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[4].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[3].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[2].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[1].ENA
in_enable[0] => i_mul_resize_im0_sub_5_o[0].ENA
in_i_valid[0] => dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4.xin[0]
in_i_valid[0] => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.in_valid_in[0]
out_intel_reserved_ffwd_1_0[0] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_4_0[0] <= i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize.out_intel_reserved_ffwd_4_0[0]
out_intel_reserved_ffwd_5_0[0] <= i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize.out_intel_reserved_ffwd_5_0[0]
out_intel_reserved_ffwd_6_0[0] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[0]
out_intel_reserved_ffwd_6_0[1] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[1]
out_intel_reserved_ffwd_6_0[2] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[2]
out_intel_reserved_ffwd_6_0[3] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[3]
out_intel_reserved_ffwd_6_0[4] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[4]
out_intel_reserved_ffwd_6_0[5] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[5]
out_intel_reserved_ffwd_6_0[6] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[6]
out_intel_reserved_ffwd_6_0[7] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[7]
out_intel_reserved_ffwd_6_0[8] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[8]
out_intel_reserved_ffwd_6_0[9] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[9]
out_intel_reserved_ffwd_6_0[10] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[10]
out_intel_reserved_ffwd_6_0[11] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[11]
out_intel_reserved_ffwd_6_0[12] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[12]
out_intel_reserved_ffwd_6_0[13] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[13]
out_intel_reserved_ffwd_6_0[14] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[14]
out_intel_reserved_ffwd_6_0[15] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[15]
out_intel_reserved_ffwd_6_0[16] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[16]
out_intel_reserved_ffwd_6_0[17] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[17]
out_intel_reserved_ffwd_6_0[18] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[18]
out_intel_reserved_ffwd_6_0[19] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[19]
out_intel_reserved_ffwd_6_0[20] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[20]
out_intel_reserved_ffwd_6_0[21] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[21]
out_intel_reserved_ffwd_6_0[22] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[22]
out_intel_reserved_ffwd_6_0[23] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[23]
out_intel_reserved_ffwd_6_0[24] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[24]
out_intel_reserved_ffwd_6_0[25] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[25]
out_intel_reserved_ffwd_6_0[26] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[26]
out_intel_reserved_ffwd_6_0[27] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[27]
out_intel_reserved_ffwd_6_0[28] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[28]
out_intel_reserved_ffwd_6_0[29] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[29]
out_intel_reserved_ffwd_6_0[30] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[30]
out_intel_reserved_ffwd_6_0[31] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[31]
out_intel_reserved_ffwd_6_0[32] <= i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.out_intel_reserved_ffwd_6_0[32]
out_o_valid[0] <= dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4.xout[0]
out_unnamed_resize6_0[0] <= <GND>
clock => dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4.clk
clock => i_mul_resize_im0_sub_5_o[0].CLK
clock => i_mul_resize_im0_sub_5_o[1].CLK
clock => i_mul_resize_im0_sub_5_o[2].CLK
clock => i_mul_resize_im0_sub_5_o[3].CLK
clock => i_mul_resize_im0_sub_5_o[4].CLK
clock => i_mul_resize_im0_sub_5_o[5].CLK
clock => i_mul_resize_im0_sub_5_o[6].CLK
clock => i_mul_resize_im0_sub_5_o[7].CLK
clock => i_mul_resize_im0_sub_5_o[8].CLK
clock => i_mul_resize_im0_sub_5_o[9].CLK
clock => i_mul_resize_im0_sub_5_o[10].CLK
clock => i_mul_resize_im0_sub_5_o[11].CLK
clock => i_mul_resize_im0_sub_5_o[12].CLK
clock => i_mul_resize_im0_sub_5_o[13].CLK
clock => i_mul_resize_im0_sub_5_o[14].CLK
clock => i_mul_resize_im0_sub_5_o[15].CLK
clock => i_mul_resize_im0_sub_5_o[16].CLK
clock => i_mul_resize_im0_sub_5_o[17].CLK
clock => i_mul_resize_im0_sub_5_o[18].CLK
clock => i_mul_resize_im0_sub_5_o[19].CLK
clock => i_mul_resize_im0_sub_5_o[20].CLK
clock => i_mul_resize_im0_sub_5_o[21].CLK
clock => i_mul_resize_im0_sub_5_o[22].CLK
clock => i_mul_resize_im0_sub_5_o[23].CLK
clock => i_mul_resize_im0_sub_5_o[24].CLK
clock => i_mul_resize_im0_sub_5_o[25].CLK
clock => i_mul_resize_im0_sub_5_o[26].CLK
clock => i_mul_resize_im0_sub_3_o[0].CLK
clock => i_mul_resize_im0_sub_3_o[1].CLK
clock => i_mul_resize_im0_sub_3_o[2].CLK
clock => i_mul_resize_im0_sub_3_o[3].CLK
clock => i_mul_resize_im0_sub_3_o[4].CLK
clock => i_mul_resize_im0_sub_3_o[5].CLK
clock => i_mul_resize_im0_sub_3_o[6].CLK
clock => i_mul_resize_im0_sub_3_o[7].CLK
clock => i_mul_resize_im0_sub_3_o[8].CLK
clock => i_mul_resize_im0_sub_3_o[9].CLK
clock => i_mul_resize_im0_sub_3_o[10].CLK
clock => i_mul_resize_im0_sub_3_o[11].CLK
clock => i_mul_resize_im0_sub_3_o[12].CLK
clock => i_mul_resize_im0_sub_3_o[13].CLK
clock => i_mul_resize_im0_sub_3_o[14].CLK
clock => i_mul_resize_im0_sub_3_o[15].CLK
clock => i_mul_resize_im0_sub_3_o[16].CLK
clock => i_mul_resize_im0_sub_3_o[17].CLK
clock => i_mul_resize_im0_sub_3_o[18].CLK
clock => i_mul_resize_im0_sub_3_o[19].CLK
clock => i_mul_resize_im0_sub_3_o[20].CLK
clock => i_mul_resize_im0_add_1_o[0].CLK
clock => i_mul_resize_im0_add_1_o[1].CLK
clock => i_mul_resize_im0_add_1_o[2].CLK
clock => i_mul_resize_im0_add_1_o[3].CLK
clock => i_mul_resize_im0_add_1_o[4].CLK
clock => i_mul_resize_im0_add_1_o[5].CLK
clock => i_mul_resize_im0_add_1_o[6].CLK
clock => i_mul_resize_im0_add_1_o[7].CLK
clock => i_mul_resize_im0_add_1_o[8].CLK
clock => i_mul_resize_im0_add_1_o[9].CLK
clock => i_mul_resize_im0_add_1_o[10].CLK
clock => i_mul_resize_im0_add_1_o[11].CLK
clock => i_mul_resize_im0_add_1_o[12].CLK
clock => i_mul_resize_im0_add_1_o[13].CLK
clock => i_mul_resize_im0_add_1_o[14].CLK
clock => i_mul_resize_im0_add_1_o[15].CLK
clock => i_mul_resize_im0_add_1_o[16].CLK
clock => i_mul_resize_im0_add_1_o[17].CLK
clock => i_mul_resize_im0_add_1_o[18].CLK
clock => i_mul_resize_im0_add_1_o[19].CLK
clock => i_mul_resize_im0_add_1_o[20].CLK
clock => i_mul_resize_im3_sub_5_o[0].CLK
clock => i_mul_resize_im3_sub_5_o[1].CLK
clock => i_mul_resize_im3_sub_5_o[2].CLK
clock => i_mul_resize_im3_sub_5_o[3].CLK
clock => i_mul_resize_im3_sub_5_o[4].CLK
clock => i_mul_resize_im3_sub_5_o[5].CLK
clock => i_mul_resize_im3_sub_5_o[6].CLK
clock => i_mul_resize_im3_sub_5_o[7].CLK
clock => i_mul_resize_im3_sub_5_o[8].CLK
clock => i_mul_resize_im3_sub_5_o[9].CLK
clock => i_mul_resize_im3_sub_5_o[10].CLK
clock => i_mul_resize_im3_sub_5_o[11].CLK
clock => i_mul_resize_im3_sub_5_o[12].CLK
clock => i_mul_resize_im3_sub_5_o[13].CLK
clock => i_mul_resize_im3_sub_5_o[14].CLK
clock => i_mul_resize_im3_sub_5_o[15].CLK
clock => i_mul_resize_im3_sub_5_o[16].CLK
clock => i_mul_resize_im3_sub_5_o[17].CLK
clock => i_mul_resize_im3_sub_5_o[18].CLK
clock => i_mul_resize_im3_sub_5_o[19].CLK
clock => i_mul_resize_im3_sub_5_o[20].CLK
clock => i_mul_resize_im3_sub_3_o[0].CLK
clock => i_mul_resize_im3_sub_3_o[1].CLK
clock => i_mul_resize_im3_sub_3_o[2].CLK
clock => i_mul_resize_im3_sub_3_o[3].CLK
clock => i_mul_resize_im3_sub_3_o[4].CLK
clock => i_mul_resize_im3_sub_3_o[5].CLK
clock => i_mul_resize_im3_sub_3_o[6].CLK
clock => i_mul_resize_im3_sub_3_o[7].CLK
clock => i_mul_resize_im3_sub_3_o[8].CLK
clock => i_mul_resize_im3_sub_3_o[9].CLK
clock => i_mul_resize_im3_sub_3_o[10].CLK
clock => i_mul_resize_im3_sub_3_o[11].CLK
clock => i_mul_resize_im3_sub_3_o[12].CLK
clock => i_mul_resize_im3_sub_3_o[13].CLK
clock => i_mul_resize_im3_sub_3_o[14].CLK
clock => i_mul_resize_im3_sub_3_o[15].CLK
clock => i_mul_resize_im3_sub_3_o[16].CLK
clock => i_mul_resize_im3_add_1_o[0].CLK
clock => i_mul_resize_im3_add_1_o[1].CLK
clock => i_mul_resize_im3_add_1_o[2].CLK
clock => i_mul_resize_im3_add_1_o[3].CLK
clock => i_mul_resize_im3_add_1_o[4].CLK
clock => i_mul_resize_im3_add_1_o[5].CLK
clock => i_mul_resize_im3_add_1_o[6].CLK
clock => i_mul_resize_im3_add_1_o[7].CLK
clock => i_mul_resize_im3_add_1_o[8].CLK
clock => i_mul_resize_im3_add_1_o[9].CLK
clock => i_mul_resize_im3_add_1_o[10].CLK
clock => i_mul_resize_im3_add_1_o[11].CLK
clock => i_mul_resize_im3_add_1_o[12].CLK
clock => i_mul_resize_im3_add_1_o[13].CLK
clock => i_mul_resize_im3_add_1_o[14].CLK
clock => i_mul_resize_im3_add_1_o[15].CLK
clock => i_mul_resize_im3_add_1_o[16].CLK
clock => dspba_delay:redist1_i_mul_resize_vt_select_31_b_1.clk
clock => dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1.clk
clock => i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.clock
clock => dspba_delay:redist2_i_add1_resize_vt_select_31_b_1.clk
clock => i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize.clock
clock => i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize.clock
clock => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.clock
resetn => dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4.aclr
resetn => dspba_delay:redist1_i_mul_resize_vt_select_31_b_1.aclr
resetn => dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1.aclr
resetn => i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize.resetn
resetn => dspba_delay:redist2_i_add1_resize_vt_select_31_b_1.aclr
resetn => i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize.resetn
resetn => i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize.resetn
resetn => i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize.resetn
resetn => i_mul_resize_im3_add_1_o[0].ACLR
resetn => i_mul_resize_im3_add_1_o[1].ACLR
resetn => i_mul_resize_im3_add_1_o[2].ACLR
resetn => i_mul_resize_im3_add_1_o[3].ACLR
resetn => i_mul_resize_im3_add_1_o[4].ACLR
resetn => i_mul_resize_im3_add_1_o[5].ACLR
resetn => i_mul_resize_im3_add_1_o[6].ACLR
resetn => i_mul_resize_im3_add_1_o[7].ACLR
resetn => i_mul_resize_im3_add_1_o[8].ACLR
resetn => i_mul_resize_im3_add_1_o[9].ACLR
resetn => i_mul_resize_im3_add_1_o[10].ACLR
resetn => i_mul_resize_im3_add_1_o[11].ACLR
resetn => i_mul_resize_im3_add_1_o[12].ACLR
resetn => i_mul_resize_im3_add_1_o[13].ACLR
resetn => i_mul_resize_im3_add_1_o[14].ACLR
resetn => i_mul_resize_im3_add_1_o[15].ACLR
resetn => i_mul_resize_im3_add_1_o[16].ACLR
resetn => i_mul_resize_im3_sub_3_o[0].ACLR
resetn => i_mul_resize_im3_sub_3_o[1].ACLR
resetn => i_mul_resize_im3_sub_3_o[2].ACLR
resetn => i_mul_resize_im3_sub_3_o[3].ACLR
resetn => i_mul_resize_im3_sub_3_o[4].ACLR
resetn => i_mul_resize_im3_sub_3_o[5].ACLR
resetn => i_mul_resize_im3_sub_3_o[6].ACLR
resetn => i_mul_resize_im3_sub_3_o[7].ACLR
resetn => i_mul_resize_im3_sub_3_o[8].ACLR
resetn => i_mul_resize_im3_sub_3_o[9].ACLR
resetn => i_mul_resize_im3_sub_3_o[10].ACLR
resetn => i_mul_resize_im3_sub_3_o[11].ACLR
resetn => i_mul_resize_im3_sub_3_o[12].ACLR
resetn => i_mul_resize_im3_sub_3_o[13].ACLR
resetn => i_mul_resize_im3_sub_3_o[14].ACLR
resetn => i_mul_resize_im3_sub_3_o[15].ACLR
resetn => i_mul_resize_im3_sub_3_o[16].ACLR
resetn => i_mul_resize_im3_sub_5_o[0].ACLR
resetn => i_mul_resize_im3_sub_5_o[1].ACLR
resetn => i_mul_resize_im3_sub_5_o[2].ACLR
resetn => i_mul_resize_im3_sub_5_o[3].ACLR
resetn => i_mul_resize_im3_sub_5_o[4].ACLR
resetn => i_mul_resize_im3_sub_5_o[5].ACLR
resetn => i_mul_resize_im3_sub_5_o[6].ACLR
resetn => i_mul_resize_im3_sub_5_o[7].ACLR
resetn => i_mul_resize_im3_sub_5_o[8].ACLR
resetn => i_mul_resize_im3_sub_5_o[9].ACLR
resetn => i_mul_resize_im3_sub_5_o[10].ACLR
resetn => i_mul_resize_im3_sub_5_o[11].ACLR
resetn => i_mul_resize_im3_sub_5_o[12].ACLR
resetn => i_mul_resize_im3_sub_5_o[13].ACLR
resetn => i_mul_resize_im3_sub_5_o[14].ACLR
resetn => i_mul_resize_im3_sub_5_o[15].ACLR
resetn => i_mul_resize_im3_sub_5_o[16].ACLR
resetn => i_mul_resize_im3_sub_5_o[17].ACLR
resetn => i_mul_resize_im3_sub_5_o[18].ACLR
resetn => i_mul_resize_im3_sub_5_o[19].ACLR
resetn => i_mul_resize_im3_sub_5_o[20].ACLR
resetn => i_mul_resize_im0_add_1_o[0].ACLR
resetn => i_mul_resize_im0_add_1_o[1].ACLR
resetn => i_mul_resize_im0_add_1_o[2].ACLR
resetn => i_mul_resize_im0_add_1_o[3].ACLR
resetn => i_mul_resize_im0_add_1_o[4].ACLR
resetn => i_mul_resize_im0_add_1_o[5].ACLR
resetn => i_mul_resize_im0_add_1_o[6].ACLR
resetn => i_mul_resize_im0_add_1_o[7].ACLR
resetn => i_mul_resize_im0_add_1_o[8].ACLR
resetn => i_mul_resize_im0_add_1_o[9].ACLR
resetn => i_mul_resize_im0_add_1_o[10].ACLR
resetn => i_mul_resize_im0_add_1_o[11].ACLR
resetn => i_mul_resize_im0_add_1_o[12].ACLR
resetn => i_mul_resize_im0_add_1_o[13].ACLR
resetn => i_mul_resize_im0_add_1_o[14].ACLR
resetn => i_mul_resize_im0_add_1_o[15].ACLR
resetn => i_mul_resize_im0_add_1_o[16].ACLR
resetn => i_mul_resize_im0_add_1_o[17].ACLR
resetn => i_mul_resize_im0_add_1_o[18].ACLR
resetn => i_mul_resize_im0_add_1_o[19].ACLR
resetn => i_mul_resize_im0_add_1_o[20].ACLR
resetn => i_mul_resize_im0_sub_3_o[0].ACLR
resetn => i_mul_resize_im0_sub_3_o[1].ACLR
resetn => i_mul_resize_im0_sub_3_o[2].ACLR
resetn => i_mul_resize_im0_sub_3_o[3].ACLR
resetn => i_mul_resize_im0_sub_3_o[4].ACLR
resetn => i_mul_resize_im0_sub_3_o[5].ACLR
resetn => i_mul_resize_im0_sub_3_o[6].ACLR
resetn => i_mul_resize_im0_sub_3_o[7].ACLR
resetn => i_mul_resize_im0_sub_3_o[8].ACLR
resetn => i_mul_resize_im0_sub_3_o[9].ACLR
resetn => i_mul_resize_im0_sub_3_o[10].ACLR
resetn => i_mul_resize_im0_sub_3_o[11].ACLR
resetn => i_mul_resize_im0_sub_3_o[12].ACLR
resetn => i_mul_resize_im0_sub_3_o[13].ACLR
resetn => i_mul_resize_im0_sub_3_o[14].ACLR
resetn => i_mul_resize_im0_sub_3_o[15].ACLR
resetn => i_mul_resize_im0_sub_3_o[16].ACLR
resetn => i_mul_resize_im0_sub_3_o[17].ACLR
resetn => i_mul_resize_im0_sub_3_o[18].ACLR
resetn => i_mul_resize_im0_sub_3_o[19].ACLR
resetn => i_mul_resize_im0_sub_3_o[20].ACLR
resetn => i_mul_resize_im0_sub_5_o[0].ACLR
resetn => i_mul_resize_im0_sub_5_o[1].ACLR
resetn => i_mul_resize_im0_sub_5_o[2].ACLR
resetn => i_mul_resize_im0_sub_5_o[3].ACLR
resetn => i_mul_resize_im0_sub_5_o[4].ACLR
resetn => i_mul_resize_im0_sub_5_o[5].ACLR
resetn => i_mul_resize_im0_sub_5_o[6].ACLR
resetn => i_mul_resize_im0_sub_5_o[7].ACLR
resetn => i_mul_resize_im0_sub_5_o[8].ACLR
resetn => i_mul_resize_im0_sub_5_o[9].ACLR
resetn => i_mul_resize_im0_sub_5_o[10].ACLR
resetn => i_mul_resize_im0_sub_5_o[11].ACLR
resetn => i_mul_resize_im0_sub_5_o[12].ACLR
resetn => i_mul_resize_im0_sub_5_o[13].ACLR
resetn => i_mul_resize_im0_sub_5_o[14].ACLR
resetn => i_mul_resize_im0_sub_5_o[15].ACLR
resetn => i_mul_resize_im0_sub_5_o[16].ACLR
resetn => i_mul_resize_im0_sub_5_o[17].ACLR
resetn => i_mul_resize_im0_sub_5_o[18].ACLR
resetn => i_mul_resize_im0_sub_5_o[19].ACLR
resetn => i_mul_resize_im0_sub_5_o[20].ACLR
resetn => i_mul_resize_im0_sub_5_o[21].ACLR
resetn => i_mul_resize_im0_sub_5_o[22].ACLR
resetn => i_mul_resize_im0_sub_5_o[23].ACLR
resetn => i_mul_resize_im0_sub_5_o[24].ACLR
resetn => i_mul_resize_im0_sub_5_o[25].ACLR
resetn => i_mul_resize_im0_sub_5_o[26].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist1_i_mul_resize_vt_select_31_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.enable_in
in_src_data_in_6_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[0]
in_src_data_in_6_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[1]
in_src_data_in_6_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[2]
in_src_data_in_6_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[3]
in_src_data_in_6_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[4]
in_src_data_in_6_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[5]
in_src_data_in_6_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[6]
in_src_data_in_6_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[7]
in_src_data_in_6_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[8]
in_src_data_in_6_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[9]
in_src_data_in_6_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[10]
in_src_data_in_6_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[11]
in_src_data_in_6_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[12]
in_src_data_in_6_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[13]
in_src_data_in_6_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[14]
in_src_data_in_6_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[15]
in_src_data_in_6_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[16]
in_src_data_in_6_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[17]
in_src_data_in_6_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[18]
in_src_data_in_6_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[19]
in_src_data_in_6_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[20]
in_src_data_in_6_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[21]
in_src_data_in_6_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[22]
in_src_data_in_6_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[23]
in_src_data_in_6_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[24]
in_src_data_in_6_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[25]
in_src_data_in_6_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[26]
in_src_data_in_6_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[27]
in_src_data_in_6_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[28]
in_src_data_in_6_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[29]
in_src_data_in_6_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[30]
in_src_data_in_6_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[31]
in_src_data_in_6_0[32] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_in[32]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_6_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[0]
out_intel_reserved_ffwd_6_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[1]
out_intel_reserved_ffwd_6_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[2]
out_intel_reserved_ffwd_6_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[3]
out_intel_reserved_ffwd_6_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[4]
out_intel_reserved_ffwd_6_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[5]
out_intel_reserved_ffwd_6_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[6]
out_intel_reserved_ffwd_6_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[7]
out_intel_reserved_ffwd_6_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[8]
out_intel_reserved_ffwd_6_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[9]
out_intel_reserved_ffwd_6_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[10]
out_intel_reserved_ffwd_6_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[11]
out_intel_reserved_ffwd_6_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[12]
out_intel_reserved_ffwd_6_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[13]
out_intel_reserved_ffwd_6_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[14]
out_intel_reserved_ffwd_6_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[15]
out_intel_reserved_ffwd_6_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[16]
out_intel_reserved_ffwd_6_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[17]
out_intel_reserved_ffwd_6_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[18]
out_intel_reserved_ffwd_6_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[19]
out_intel_reserved_ffwd_6_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[20]
out_intel_reserved_ffwd_6_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[21]
out_intel_reserved_ffwd_6_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[22]
out_intel_reserved_ffwd_6_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[23]
out_intel_reserved_ffwd_6_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[24]
out_intel_reserved_ffwd_6_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[25]
out_intel_reserved_ffwd_6_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[26]
out_intel_reserved_ffwd_6_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[27]
out_intel_reserved_ffwd_6_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[28]
out_intel_reserved_ffwd_6_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[29]
out_intel_reserved_ffwd_6_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[30]
out_intel_reserved_ffwd_6_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[31]
out_intel_reserved_ffwd_6_0[32] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.source_out[32]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist2_i_add1_resize_vt_select_31_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.enable_in
in_src_data_in_5_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.source_in[0]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_5_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.source_out[0]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.enable_in
in_src_data_in_4_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.source_in[0]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_4_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.source_out[0]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.enable_in
in_src_data_in_1_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[0]
in_src_data_in_1_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[1]
in_src_data_in_1_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[2]
in_src_data_in_1_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[3]
in_src_data_in_1_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[4]
in_src_data_in_1_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[5]
in_src_data_in_1_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[6]
in_src_data_in_1_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[7]
in_src_data_in_1_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[8]
in_src_data_in_1_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[9]
in_src_data_in_1_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[10]
in_src_data_in_1_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[11]
in_src_data_in_1_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[12]
in_src_data_in_1_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[13]
in_src_data_in_1_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[14]
in_src_data_in_1_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[15]
in_src_data_in_1_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[16]
in_src_data_in_1_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[17]
in_src_data_in_1_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[18]
in_src_data_in_1_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[19]
in_src_data_in_1_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[20]
in_src_data_in_1_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[21]
in_src_data_in_1_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[22]
in_src_data_in_1_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[23]
in_src_data_in_1_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[24]
in_src_data_in_1_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[25]
in_src_data_in_1_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[26]
in_src_data_in_1_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[27]
in_src_data_in_1_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[28]
in_src_data_in_1_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[29]
in_src_data_in_1_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[30]
in_src_data_in_1_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_in[31]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[0]
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[1]
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[2]
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[3]
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[4]
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[5]
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[6]
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[7]
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[8]
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[9]
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[10]
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[11]
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[12]
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[13]
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[14]
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[15]
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[16]
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[17]
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[18]
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[19]
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[20]
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[21]
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[22]
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[23]
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[24]
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[25]
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[26]
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[27]
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[28]
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[29]
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[30]
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.source_out[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x
in_data_in_0[0] => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.data_in[0]
in_input_accepted[0] => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.input_accepted
in_valid_in[0] => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.valid_in
out_data_out_0[0] <= acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.data_out[0]
out_enable[0] <= acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.enable
out_valid_mask[0] <= acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.valid_out
in_stall_in[0] => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.stall_in
out_stall_entry[0] <= acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.stall_entry
clock => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.clock
resetn => acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31
clock => threads_count[0].CLK
clock => IIschedcount[0].CLK
resetn => threads_count[0].ACLR
resetn => IIschedcount[0].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.enable_in
in_src_data_in_0_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[0]
in_src_data_in_0_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[1]
in_src_data_in_0_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[2]
in_src_data_in_0_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[3]
in_src_data_in_0_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[4]
in_src_data_in_0_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[5]
in_src_data_in_0_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[6]
in_src_data_in_0_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[7]
in_src_data_in_0_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[8]
in_src_data_in_0_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[9]
in_src_data_in_0_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[10]
in_src_data_in_0_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[11]
in_src_data_in_0_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[12]
in_src_data_in_0_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[13]
in_src_data_in_0_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[14]
in_src_data_in_0_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[15]
in_src_data_in_0_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[16]
in_src_data_in_0_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[17]
in_src_data_in_0_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[18]
in_src_data_in_0_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[19]
in_src_data_in_0_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[20]
in_src_data_in_0_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[21]
in_src_data_in_0_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[22]
in_src_data_in_0_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[23]
in_src_data_in_0_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[24]
in_src_data_in_0_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[25]
in_src_data_in_0_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[26]
in_src_data_in_0_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[27]
in_src_data_in_0_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[28]
in_src_data_in_0_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[29]
in_src_data_in_0_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[30]
in_src_data_in_0_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_in[31]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[0]
out_intel_reserved_ffwd_0_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[1]
out_intel_reserved_ffwd_0_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[2]
out_intel_reserved_ffwd_0_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[3]
out_intel_reserved_ffwd_0_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[4]
out_intel_reserved_ffwd_0_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[5]
out_intel_reserved_ffwd_0_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[6]
out_intel_reserved_ffwd_0_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[7]
out_intel_reserved_ffwd_0_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[8]
out_intel_reserved_ffwd_0_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[9]
out_intel_reserved_ffwd_0_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[10]
out_intel_reserved_ffwd_0_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[11]
out_intel_reserved_ffwd_0_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[12]
out_intel_reserved_ffwd_0_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[13]
out_intel_reserved_ffwd_0_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[14]
out_intel_reserved_ffwd_0_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[15]
out_intel_reserved_ffwd_0_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[16]
out_intel_reserved_ffwd_0_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[17]
out_intel_reserved_ffwd_0_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[18]
out_intel_reserved_ffwd_0_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[19]
out_intel_reserved_ffwd_0_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[20]
out_intel_reserved_ffwd_0_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[21]
out_intel_reserved_ffwd_0_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[22]
out_intel_reserved_ffwd_0_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[23]
out_intel_reserved_ffwd_0_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[24]
out_intel_reserved_ffwd_0_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[25]
out_intel_reserved_ffwd_0_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[26]
out_intel_reserved_ffwd_0_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[27]
out_intel_reserved_ffwd_0_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[28]
out_intel_reserved_ffwd_0_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[29]
out_intel_reserved_ffwd_0_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[30]
out_intel_reserved_ffwd_0_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.source_out[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg
clock => gen_depth_small.occ[0].CLK
clock => gen_depth_small.occ[1].CLK
clock => gen_depth_small.occ[2].CLK
clock => gen_depth_small.occ[3].CLK
clock => gen_depth_small.occ[4].CLK
resetn => gen_depth_small.occ[0].ACLR
resetn => gen_depth_small.occ[1].ACLR
resetn => gen_depth_small.occ[2].ACLR
resetn => gen_depth_small.occ[3].ACLR
resetn => gen_depth_small.occ[4].ACLR
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.enable_in
in_src_data_in_2_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[0]
in_src_data_in_2_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[1]
in_src_data_in_2_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[2]
in_src_data_in_2_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[3]
in_src_data_in_2_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[4]
in_src_data_in_2_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[5]
in_src_data_in_2_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[6]
in_src_data_in_2_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[7]
in_src_data_in_2_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[8]
in_src_data_in_2_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[9]
in_src_data_in_2_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[10]
in_src_data_in_2_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[11]
in_src_data_in_2_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[12]
in_src_data_in_2_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[13]
in_src_data_in_2_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[14]
in_src_data_in_2_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[15]
in_src_data_in_2_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[16]
in_src_data_in_2_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[17]
in_src_data_in_2_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[18]
in_src_data_in_2_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[19]
in_src_data_in_2_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[20]
in_src_data_in_2_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[21]
in_src_data_in_2_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[22]
in_src_data_in_2_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[23]
in_src_data_in_2_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[24]
in_src_data_in_2_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[25]
in_src_data_in_2_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[26]
in_src_data_in_2_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[27]
in_src_data_in_2_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[28]
in_src_data_in_2_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[29]
in_src_data_in_2_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[30]
in_src_data_in_2_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_in[31]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[0]
out_intel_reserved_ffwd_2_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[1]
out_intel_reserved_ffwd_2_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[2]
out_intel_reserved_ffwd_2_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[3]
out_intel_reserved_ffwd_2_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[4]
out_intel_reserved_ffwd_2_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[5]
out_intel_reserved_ffwd_2_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[6]
out_intel_reserved_ffwd_2_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[7]
out_intel_reserved_ffwd_2_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[8]
out_intel_reserved_ffwd_2_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[9]
out_intel_reserved_ffwd_2_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[10]
out_intel_reserved_ffwd_2_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[11]
out_intel_reserved_ffwd_2_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[12]
out_intel_reserved_ffwd_2_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[13]
out_intel_reserved_ffwd_2_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[14]
out_intel_reserved_ffwd_2_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[15]
out_intel_reserved_ffwd_2_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[16]
out_intel_reserved_ffwd_2_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[17]
out_intel_reserved_ffwd_2_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[18]
out_intel_reserved_ffwd_2_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[19]
out_intel_reserved_ffwd_2_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[20]
out_intel_reserved_ffwd_2_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[21]
out_intel_reserved_ffwd_2_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[22]
out_intel_reserved_ffwd_2_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[23]
out_intel_reserved_ffwd_2_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[24]
out_intel_reserved_ffwd_2_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[25]
out_intel_reserved_ffwd_2_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[26]
out_intel_reserved_ffwd_2_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[27]
out_intel_reserved_ffwd_2_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[28]
out_intel_reserved_ffwd_2_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[29]
out_intel_reserved_ffwd_2_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[30]
out_intel_reserved_ffwd_2_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.source_out[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize8_resize_1_reg
clock => gen_depth_small.occ[0].CLK
clock => gen_depth_small.occ[1].CLK
clock => gen_depth_small.occ[2].CLK
clock => gen_depth_small.occ[3].CLK
clock => gen_depth_small.occ[4].CLK
resetn => gen_depth_small.occ[0].ACLR
resetn => gen_depth_small.occ[1].ACLR
resetn => gen_depth_small.occ[2].ACLR
resetn => gen_depth_small.occ[3].ACLR
resetn => gen_depth_small.occ[4].ACLR
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.enable_in
in_src_data_in_3_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[0]
in_src_data_in_3_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[1]
in_src_data_in_3_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[2]
in_src_data_in_3_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[3]
in_src_data_in_3_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[4]
in_src_data_in_3_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[5]
in_src_data_in_3_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[6]
in_src_data_in_3_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[7]
in_src_data_in_3_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[8]
in_src_data_in_3_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[9]
in_src_data_in_3_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[10]
in_src_data_in_3_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[11]
in_src_data_in_3_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[12]
in_src_data_in_3_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[13]
in_src_data_in_3_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[14]
in_src_data_in_3_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[15]
in_src_data_in_3_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[16]
in_src_data_in_3_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[17]
in_src_data_in_3_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[18]
in_src_data_in_3_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[19]
in_src_data_in_3_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[20]
in_src_data_in_3_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[21]
in_src_data_in_3_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[22]
in_src_data_in_3_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[23]
in_src_data_in_3_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[24]
in_src_data_in_3_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[25]
in_src_data_in_3_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[26]
in_src_data_in_3_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[27]
in_src_data_in_3_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[28]
in_src_data_in_3_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[29]
in_src_data_in_3_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[30]
in_src_data_in_3_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_in[31]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_3_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[0]
out_intel_reserved_ffwd_3_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[1]
out_intel_reserved_ffwd_3_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[2]
out_intel_reserved_ffwd_3_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[3]
out_intel_reserved_ffwd_3_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[4]
out_intel_reserved_ffwd_3_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[5]
out_intel_reserved_ffwd_3_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[6]
out_intel_reserved_ffwd_3_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[7]
out_intel_reserved_ffwd_3_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[8]
out_intel_reserved_ffwd_3_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[9]
out_intel_reserved_ffwd_3_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[10]
out_intel_reserved_ffwd_3_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[11]
out_intel_reserved_ffwd_3_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[12]
out_intel_reserved_ffwd_3_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[13]
out_intel_reserved_ffwd_3_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[14]
out_intel_reserved_ffwd_3_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[15]
out_intel_reserved_ffwd_3_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[16]
out_intel_reserved_ffwd_3_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[17]
out_intel_reserved_ffwd_3_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[18]
out_intel_reserved_ffwd_3_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[19]
out_intel_reserved_ffwd_3_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[20]
out_intel_reserved_ffwd_3_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[21]
out_intel_reserved_ffwd_3_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[22]
out_intel_reserved_ffwd_3_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[23]
out_intel_reserved_ffwd_3_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[24]
out_intel_reserved_ffwd_3_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[25]
out_intel_reserved_ffwd_3_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[26]
out_intel_reserved_ffwd_3_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[27]
out_intel_reserved_ffwd_3_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[28]
out_intel_reserved_ffwd_3_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[29]
out_intel_reserved_ffwd_3_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[30]
out_intel_reserved_ffwd_3_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.source_out[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize9_resize_1_reg
clock => gen_depth_small.occ[0].CLK
clock => gen_depth_small.occ[1].CLK
clock => gen_depth_small.occ[2].CLK
clock => gen_depth_small.occ[3].CLK
clock => gen_depth_small.occ[4].CLK
resetn => gen_depth_small.occ[0].ACLR
resetn => gen_depth_small.occ[1].ACLR
resetn => gen_depth_small.occ[2].ACLR
resetn => gen_depth_small.occ[3].ACLR
resetn => gen_depth_small.occ[4].ACLR
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg
clock => gen_depth_large.approx_full.CLK
clock => valid_out~reg0.CLK
clock => gen_depth_large.cnt_at_target.CLK
clock => gen_depth_large.cnt[0].CLK
clock => gen_depth_large.cnt[1].CLK
clock => gen_depth_large.cnt_up[0].CLK
clock => gen_depth_large.cnt_up[1].CLK
clock => gen_depth_large.aux.CLK
clock => gen_depth_large.flip_aux.CLK
clock => gen_depth_large.lo_prev[0].CLK
clock => gen_depth_large.lo_prev[1].CLK
clock => gen_depth_large.lo[0].CLK
clock => gen_depth_large.lo[1].CLK
resetn => gen_depth_large.approx_full.ACLR
resetn => valid_out~reg0.ACLR
resetn => gen_depth_large.cnt_at_target.ACLR
resetn => gen_depth_large.cnt[0].ACLR
resetn => gen_depth_large.cnt[1].ACLR
resetn => gen_depth_large.cnt_up[0].ACLR
resetn => gen_depth_large.cnt_up[1].ACLR
resetn => gen_depth_large.aux.ACLR
resetn => gen_depth_large.flip_aux.ACLR
resetn => gen_depth_large.lo_prev[0].ACLR
resetn => gen_depth_large.lo_prev[1].ACLR
resetn => gen_depth_large.lo[0].ACLR
resetn => gen_depth_large.lo[1].ACLR
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x
in_i_valid[0] => input_accepted_and_q[0].IN1
in_unnamed_resize0_0[0] => ~NO_FANOUT~
out_c0_exit_0[0] <= i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.out_data_out_0[0]
out_c0_exit_1[0] <= i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.out_data_out_1[0]
out_o_valid[0] <= i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.out_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0] <= i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0]
in_pipeline_stall_in[0] => i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.out_pipeline_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0] <= i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0]
in_i_stall[0] => i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.clock
clock => i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.clock
resetn => i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x
out_c0_exi1_0[0] <= <GND>
out_c0_exi1_1[0] <= i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize.out_data_out[0]
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_valid_out[0] <= i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.out_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going783_resize_exiting_stall_out[0] <= i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.out_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.out_pipeline_valid_out[0]
in_enable[0] => i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.in_stall_in[0]
in_enable[0] => i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize.in_stall_in[0]
in_i_valid[0] => i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.in_valid_in[0]
in_i_valid[0] => i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize.in_valid_in[0]
in_i_valid[0] => out_o_valid[0].DATAIN
clock => i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.clock
clock => i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize.clock
resetn => i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize.resetn
resetn => i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize
out_exiting_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.exiting_valid_out
in_data_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.data_in
in_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.valid_in
out_data_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.data_out
out_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.stall_in
out_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.stall_out
in_initeration_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.initeration_in
in_initeration_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.initeration_valid_in
in_not_exitcond_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.not_exitcond_in
in_not_exitcond_in[1] => ~NO_FANOUT~
in_not_exitcond_in[2] => ~NO_FANOUT~
in_not_exitcond_in[3] => ~NO_FANOUT~
in_not_exitcond_in[4] => ~NO_FANOUT~
in_not_exitcond_in[5] => ~NO_FANOUT~
in_not_exitcond_in[6] => ~NO_FANOUT~
in_not_exitcond_in[7] => ~NO_FANOUT~
in_not_exitcond_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.not_exitcond_valid_in
in_pipeline_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.pipeline_stall_in
in_pipeline_stall_in[0] => acl_dspba_buffer:thepassthru.buffer_in
out_initeration_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going783_resize7.pipeline_valid_out
clock => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.clock
resetn => acl_pipeline:thei_acl_pipeline_keep_going783_resize7.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize|acl_pipeline:thei_acl_pipeline_keep_going783_resize7
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize|acl_pipeline:thei_acl_pipeline_keep_going783_resize7|acl_staging_reg:asr
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize
in_data_in[0] => acl_push:thei_acl_push_i1_notexitcond784_resize9.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_notexitcond784_resize9.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.valid_out
in_feedback_stall_in_9[0] => acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_stall_in
out_feedback_out_9[0] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[0]
out_feedback_out_9[1] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[1]
out_feedback_out_9[2] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[2]
out_feedback_out_9[3] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[3]
out_feedback_out_9[4] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[4]
out_feedback_out_9[5] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[5]
out_feedback_out_9[6] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[6]
out_feedback_out_9[7] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_out[7]
out_feedback_valid_out_9[0] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_notexitcond784_resize9.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_notexitcond784_resize9.stall_out
clock => acl_push:thei_acl_push_i1_notexitcond784_resize9.clock
resetn => acl_push:thei_acl_push_i1_notexitcond784_resize9.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize|acl_push:thei_acl_push_i1_notexitcond784_resize9
clock => consumed_upstream.CLK
clock => consumed_downstream.CLK
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
data_in[1] => feedback_out[1].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => feedback_out[2].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => feedback_out[3].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => feedback_out[4].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => feedback_out[5].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => feedback_out[6].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => feedback_out[7].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_upstream.ENA
stall_in => consumed_downstream.ENA
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x
in_data_in_0[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.data_in[0]
in_data_in_1[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.data_in[8]
in_input_accepted[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.input_accepted
in_valid_in[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.valid_in
out_data_out_0[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.data_out[0]
out_data_out_1[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.data_out[8]
out_enable[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.enable
out_valid_mask[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.valid_out
in_stall_in[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.stall_in
out_stall_entry[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.stall_entry
clock => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.clock
resetn => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11
clock => threads_count[0].CLK
clock => IIschedcount[0].CLK
resetn => threads_count[0].ACLR
resetn => IIschedcount[0].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|resize_B1_start_merge_reg:theresize_B1_start_merge_reg
in_data_in[0] => resize_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => resize_B1_start_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= resize_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= resize_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => resize_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_resize_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= resize_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => resize_B1_start_merge_reg_data_reg_q[0].CLK
clock => resize_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => resize_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => resize_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize
in_data_in[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.data_in[0]
in_dir[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.dir
in_predicate[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.valid_in
out_data_out[0] <= i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg.out_data_out[0]
out_valid_out[0] <= i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg.out_valid_out[0]
in_feedback_in_1[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[0]
in_feedback_in_1[1] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[1]
in_feedback_in_1[2] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[2]
in_feedback_in_1[3] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[3]
in_feedback_in_1[4] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[4]
in_feedback_in_1[5] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[5]
in_feedback_in_1[6] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[6]
in_feedback_in_1[7] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_in[7]
in_feedback_valid_in_1[0] => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_valid_in
out_feedback_stall_out_1[0] <= acl_pop:thei_acl_pop_i1_throttle_pop_resize13.feedback_stall_out
in_stall_in[0] => i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg.in_stall_in[0]
out_stall_out[0] <= acl_pop:thei_acl_pop_i1_throttle_pop_resize13.stall_out
clock => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.clock
clock => i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg.clock
resetn => acl_pop:thei_acl_pop_i1_throttle_pop_resize13.resetn
resetn => i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize|acl_pop:thei_acl_pop_i1_throttle_pop_resize13
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize|i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg
in_data_in[0] => i_acl_pop_i1_throttle_pop_resize_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_pop_i1_throttle_pop_resize_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_pop_i1_throttle_pop_resize_reg_data_reg_q[0].CLK
clock => i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_q[0].CLK
resetn => i_acl_pop_i1_throttle_pop_resize_reg_data_reg_q[0].ACLR
resetn => i_acl_pop_i1_throttle_pop_resize_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x
out_o_data_0[0] <= st_read:theiord.o_data[0]
out_o_data_0[1] <= st_read:theiord.o_data[1]
out_o_data_0[2] <= st_read:theiord.o_data[2]
out_o_data_0[3] <= st_read:theiord.o_data[3]
out_o_data_0[4] <= st_read:theiord.o_data[4]
out_o_data_0[5] <= st_read:theiord.o_data[5]
out_o_data_0[6] <= st_read:theiord.o_data[6]
out_o_data_0[7] <= st_read:theiord.o_data[7]
out_o_data_0[8] <= st_read:theiord.o_data[8]
out_o_data_0[9] <= st_read:theiord.o_data[9]
out_o_data_0[10] <= st_read:theiord.o_data[10]
out_o_data_0[11] <= st_read:theiord.o_data[11]
out_o_data_0[12] <= st_read:theiord.o_data[12]
out_o_data_0[13] <= st_read:theiord.o_data[13]
out_o_data_0[14] <= st_read:theiord.o_data[14]
out_o_data_0[15] <= st_read:theiord.o_data[15]
out_o_data_0[16] <= st_read:theiord.o_data[16]
out_o_data_0[17] <= st_read:theiord.o_data[17]
out_o_data_0[18] <= st_read:theiord.o_data[18]
out_o_data_0[19] <= st_read:theiord.o_data[19]
out_o_data_0[20] <= st_read:theiord.o_data[20]
out_o_data_0[21] <= st_read:theiord.o_data[21]
out_o_data_0[22] <= st_read:theiord.o_data[22]
out_o_data_0[23] <= st_read:theiord.o_data[23]
out_o_data_0[24] <= st_read:theiord.o_data[24]
out_o_data_0[25] <= st_read:theiord.o_data[25]
out_o_data_0[26] <= st_read:theiord.o_data[26]
out_o_data_0[27] <= st_read:theiord.o_data[27]
out_o_data_0[28] <= st_read:theiord.o_data[28]
out_o_data_0[29] <= st_read:theiord.o_data[29]
out_o_data_0[30] <= st_read:theiord.o_data[30]
out_o_data_0[31] <= st_read:theiord.o_data[31]
out_o_data_1[0] <= st_read:theiord.o_data[32]
out_o_data_1[1] <= st_read:theiord.o_data[33]
out_o_data_1[2] <= st_read:theiord.o_data[34]
out_o_data_1[3] <= st_read:theiord.o_data[35]
out_o_data_1[4] <= st_read:theiord.o_data[36]
out_o_data_1[5] <= st_read:theiord.o_data[37]
out_o_data_1[6] <= st_read:theiord.o_data[38]
out_o_data_1[7] <= st_read:theiord.o_data[39]
out_o_data_1[8] <= st_read:theiord.o_data[40]
out_o_data_1[9] <= st_read:theiord.o_data[41]
out_o_data_1[10] <= st_read:theiord.o_data[42]
out_o_data_1[11] <= st_read:theiord.o_data[43]
out_o_data_1[12] <= st_read:theiord.o_data[44]
out_o_data_1[13] <= st_read:theiord.o_data[45]
out_o_data_1[14] <= st_read:theiord.o_data[46]
out_o_data_1[15] <= st_read:theiord.o_data[47]
out_o_data_1[16] <= st_read:theiord.o_data[48]
out_o_data_1[17] <= st_read:theiord.o_data[49]
out_o_data_1[18] <= st_read:theiord.o_data[50]
out_o_data_1[19] <= st_read:theiord.o_data[51]
out_o_data_1[20] <= st_read:theiord.o_data[52]
out_o_data_1[21] <= st_read:theiord.o_data[53]
out_o_data_1[22] <= st_read:theiord.o_data[54]
out_o_data_1[23] <= st_read:theiord.o_data[55]
out_o_data_1[24] <= st_read:theiord.o_data[56]
out_o_data_1[25] <= st_read:theiord.o_data[57]
out_o_data_1[26] <= st_read:theiord.o_data[58]
out_o_data_1[27] <= st_read:theiord.o_data[59]
out_o_data_1[28] <= st_read:theiord.o_data[60]
out_o_data_1[29] <= st_read:theiord.o_data[61]
out_o_data_1[30] <= st_read:theiord.o_data[62]
out_o_data_1[31] <= st_read:theiord.o_data[63]
out_o_data_2[0] <= st_read:theiord.o_data[64]
out_o_data_2[1] <= st_read:theiord.o_data[65]
out_o_data_2[2] <= st_read:theiord.o_data[66]
out_o_data_2[3] <= st_read:theiord.o_data[67]
out_o_data_2[4] <= st_read:theiord.o_data[68]
out_o_data_2[5] <= st_read:theiord.o_data[69]
out_o_data_2[6] <= st_read:theiord.o_data[70]
out_o_data_2[7] <= st_read:theiord.o_data[71]
out_o_data_2[8] <= st_read:theiord.o_data[72]
out_o_data_2[9] <= st_read:theiord.o_data[73]
out_o_data_2[10] <= st_read:theiord.o_data[74]
out_o_data_2[11] <= st_read:theiord.o_data[75]
out_o_data_2[12] <= st_read:theiord.o_data[76]
out_o_data_2[13] <= st_read:theiord.o_data[77]
out_o_data_2[14] <= st_read:theiord.o_data[78]
out_o_data_2[15] <= st_read:theiord.o_data[79]
out_o_data_2[16] <= st_read:theiord.o_data[80]
out_o_data_2[17] <= st_read:theiord.o_data[81]
out_o_data_2[18] <= st_read:theiord.o_data[82]
out_o_data_2[19] <= st_read:theiord.o_data[83]
out_o_data_2[20] <= st_read:theiord.o_data[84]
out_o_data_2[21] <= st_read:theiord.o_data[85]
out_o_data_2[22] <= st_read:theiord.o_data[86]
out_o_data_2[23] <= st_read:theiord.o_data[87]
out_o_data_2[24] <= st_read:theiord.o_data[88]
out_o_data_2[25] <= st_read:theiord.o_data[89]
out_o_data_2[26] <= st_read:theiord.o_data[90]
out_o_data_2[27] <= st_read:theiord.o_data[91]
out_o_data_2[28] <= st_read:theiord.o_data[92]
out_o_data_2[29] <= st_read:theiord.o_data[93]
out_o_data_2[30] <= st_read:theiord.o_data[94]
out_o_data_2[31] <= st_read:theiord.o_data[95]
out_o_valid[0] <= st_read:theiord.o_valid
in_iord_bl_do_i_fifovalid[0] => st_read:theiord.i_fifovalid
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => st_read:theiord.i_valid
in_iord_bl_do_i_fifodata[0] => st_read:theiord.i_fifodata[0]
in_iord_bl_do_i_fifodata[1] => st_read:theiord.i_fifodata[1]
in_iord_bl_do_i_fifodata[2] => st_read:theiord.i_fifodata[2]
in_iord_bl_do_i_fifodata[3] => st_read:theiord.i_fifodata[3]
in_iord_bl_do_i_fifodata[4] => st_read:theiord.i_fifodata[4]
in_iord_bl_do_i_fifodata[5] => st_read:theiord.i_fifodata[5]
in_iord_bl_do_i_fifodata[6] => st_read:theiord.i_fifodata[6]
in_iord_bl_do_i_fifodata[7] => st_read:theiord.i_fifodata[7]
in_iord_bl_do_i_fifodata[8] => st_read:theiord.i_fifodata[8]
in_iord_bl_do_i_fifodata[9] => st_read:theiord.i_fifodata[9]
in_iord_bl_do_i_fifodata[10] => st_read:theiord.i_fifodata[10]
in_iord_bl_do_i_fifodata[11] => st_read:theiord.i_fifodata[11]
in_iord_bl_do_i_fifodata[12] => st_read:theiord.i_fifodata[12]
in_iord_bl_do_i_fifodata[13] => st_read:theiord.i_fifodata[13]
in_iord_bl_do_i_fifodata[14] => st_read:theiord.i_fifodata[14]
in_iord_bl_do_i_fifodata[15] => st_read:theiord.i_fifodata[15]
in_iord_bl_do_i_fifodata[16] => st_read:theiord.i_fifodata[16]
in_iord_bl_do_i_fifodata[17] => st_read:theiord.i_fifodata[17]
in_iord_bl_do_i_fifodata[18] => st_read:theiord.i_fifodata[18]
in_iord_bl_do_i_fifodata[19] => st_read:theiord.i_fifodata[19]
in_iord_bl_do_i_fifodata[20] => st_read:theiord.i_fifodata[20]
in_iord_bl_do_i_fifodata[21] => st_read:theiord.i_fifodata[21]
in_iord_bl_do_i_fifodata[22] => st_read:theiord.i_fifodata[22]
in_iord_bl_do_i_fifodata[23] => st_read:theiord.i_fifodata[23]
in_iord_bl_do_i_fifodata[24] => st_read:theiord.i_fifodata[24]
in_iord_bl_do_i_fifodata[25] => st_read:theiord.i_fifodata[25]
in_iord_bl_do_i_fifodata[26] => st_read:theiord.i_fifodata[26]
in_iord_bl_do_i_fifodata[27] => st_read:theiord.i_fifodata[27]
in_iord_bl_do_i_fifodata[28] => st_read:theiord.i_fifodata[28]
in_iord_bl_do_i_fifodata[29] => st_read:theiord.i_fifodata[29]
in_iord_bl_do_i_fifodata[30] => st_read:theiord.i_fifodata[30]
in_iord_bl_do_i_fifodata[31] => st_read:theiord.i_fifodata[31]
in_iord_bl_do_i_fifodata[32] => st_read:theiord.i_fifodata[32]
in_iord_bl_do_i_fifodata[33] => st_read:theiord.i_fifodata[33]
in_iord_bl_do_i_fifodata[34] => st_read:theiord.i_fifodata[34]
in_iord_bl_do_i_fifodata[35] => st_read:theiord.i_fifodata[35]
in_iord_bl_do_i_fifodata[36] => st_read:theiord.i_fifodata[36]
in_iord_bl_do_i_fifodata[37] => st_read:theiord.i_fifodata[37]
in_iord_bl_do_i_fifodata[38] => st_read:theiord.i_fifodata[38]
in_iord_bl_do_i_fifodata[39] => st_read:theiord.i_fifodata[39]
in_iord_bl_do_i_fifodata[40] => st_read:theiord.i_fifodata[40]
in_iord_bl_do_i_fifodata[41] => st_read:theiord.i_fifodata[41]
in_iord_bl_do_i_fifodata[42] => st_read:theiord.i_fifodata[42]
in_iord_bl_do_i_fifodata[43] => st_read:theiord.i_fifodata[43]
in_iord_bl_do_i_fifodata[44] => st_read:theiord.i_fifodata[44]
in_iord_bl_do_i_fifodata[45] => st_read:theiord.i_fifodata[45]
in_iord_bl_do_i_fifodata[46] => st_read:theiord.i_fifodata[46]
in_iord_bl_do_i_fifodata[47] => st_read:theiord.i_fifodata[47]
in_iord_bl_do_i_fifodata[48] => st_read:theiord.i_fifodata[48]
in_iord_bl_do_i_fifodata[49] => st_read:theiord.i_fifodata[49]
in_iord_bl_do_i_fifodata[50] => st_read:theiord.i_fifodata[50]
in_iord_bl_do_i_fifodata[51] => st_read:theiord.i_fifodata[51]
in_iord_bl_do_i_fifodata[52] => st_read:theiord.i_fifodata[52]
in_iord_bl_do_i_fifodata[53] => st_read:theiord.i_fifodata[53]
in_iord_bl_do_i_fifodata[54] => st_read:theiord.i_fifodata[54]
in_iord_bl_do_i_fifodata[55] => st_read:theiord.i_fifodata[55]
in_iord_bl_do_i_fifodata[56] => st_read:theiord.i_fifodata[56]
in_iord_bl_do_i_fifodata[57] => st_read:theiord.i_fifodata[57]
in_iord_bl_do_i_fifodata[58] => st_read:theiord.i_fifodata[58]
in_iord_bl_do_i_fifodata[59] => st_read:theiord.i_fifodata[59]
in_iord_bl_do_i_fifodata[60] => st_read:theiord.i_fifodata[60]
in_iord_bl_do_i_fifodata[61] => st_read:theiord.i_fifodata[61]
in_iord_bl_do_i_fifodata[62] => st_read:theiord.i_fifodata[62]
in_iord_bl_do_i_fifodata[63] => st_read:theiord.i_fifodata[63]
in_iord_bl_do_i_fifodata[64] => st_read:theiord.i_fifodata[64]
in_iord_bl_do_i_fifodata[65] => st_read:theiord.i_fifodata[65]
in_iord_bl_do_i_fifodata[66] => st_read:theiord.i_fifodata[66]
in_iord_bl_do_i_fifodata[67] => st_read:theiord.i_fifodata[67]
in_iord_bl_do_i_fifodata[68] => st_read:theiord.i_fifodata[68]
in_iord_bl_do_i_fifodata[69] => st_read:theiord.i_fifodata[69]
in_iord_bl_do_i_fifodata[70] => st_read:theiord.i_fifodata[70]
in_iord_bl_do_i_fifodata[71] => st_read:theiord.i_fifodata[71]
in_iord_bl_do_i_fifodata[72] => st_read:theiord.i_fifodata[72]
in_iord_bl_do_i_fifodata[73] => st_read:theiord.i_fifodata[73]
in_iord_bl_do_i_fifodata[74] => st_read:theiord.i_fifodata[74]
in_iord_bl_do_i_fifodata[75] => st_read:theiord.i_fifodata[75]
in_iord_bl_do_i_fifodata[76] => st_read:theiord.i_fifodata[76]
in_iord_bl_do_i_fifodata[77] => st_read:theiord.i_fifodata[77]
in_iord_bl_do_i_fifodata[78] => st_read:theiord.i_fifodata[78]
in_iord_bl_do_i_fifodata[79] => st_read:theiord.i_fifodata[79]
in_iord_bl_do_i_fifodata[80] => st_read:theiord.i_fifodata[80]
in_iord_bl_do_i_fifodata[81] => st_read:theiord.i_fifodata[81]
in_iord_bl_do_i_fifodata[82] => st_read:theiord.i_fifodata[82]
in_iord_bl_do_i_fifodata[83] => st_read:theiord.i_fifodata[83]
in_iord_bl_do_i_fifodata[84] => st_read:theiord.i_fifodata[84]
in_iord_bl_do_i_fifodata[85] => st_read:theiord.i_fifodata[85]
in_iord_bl_do_i_fifodata[86] => st_read:theiord.i_fifodata[86]
in_iord_bl_do_i_fifodata[87] => st_read:theiord.i_fifodata[87]
in_iord_bl_do_i_fifodata[88] => st_read:theiord.i_fifodata[88]
in_iord_bl_do_i_fifodata[89] => st_read:theiord.i_fifodata[89]
in_iord_bl_do_i_fifodata[90] => st_read:theiord.i_fifodata[90]
in_iord_bl_do_i_fifodata[91] => st_read:theiord.i_fifodata[91]
in_iord_bl_do_i_fifodata[92] => st_read:theiord.i_fifodata[92]
in_iord_bl_do_i_fifodata[93] => st_read:theiord.i_fifodata[93]
in_iord_bl_do_i_fifodata[94] => st_read:theiord.i_fifodata[94]
in_iord_bl_do_i_fifodata[95] => st_read:theiord.i_fifodata[95]
out_iord_bl_do_o_fifoready[0] <= st_read:theiord.o_fifoready
in_i_stall[0] => st_read:theiord.i_stall
out_o_stall[0] <= st_read:theiord.o_stall
clock => st_read:theiord.clock
resetn => st_read:theiord.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x|st_read:theiord
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_init => ~NO_FANOUT~
i_predicate => data_downstream.IN0
i_predicate => o_stall.IN0
i_valid => data_downstream.IN1
i_valid => o_stall.IN1
i_valid => initready.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
i_stall => initready.IN1
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= i_fifodata[34].DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= i_fifodata[35].DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= i_fifodata[36].DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= i_fifodata[37].DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= i_fifodata[38].DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= i_fifodata[39].DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= i_fifodata[40].DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= i_fifodata[41].DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= i_fifodata[42].DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= i_fifodata[43].DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= i_fifodata[44].DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= i_fifodata[45].DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= i_fifodata[46].DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= i_fifodata[47].DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= i_fifodata[48].DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= i_fifodata[49].DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= i_fifodata[50].DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= i_fifodata[51].DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= i_fifodata[52].DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= i_fifodata[53].DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= i_fifodata[54].DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= i_fifodata[55].DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= i_fifodata[56].DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= i_fifodata[57].DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= i_fifodata[58].DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= i_fifodata[59].DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= i_fifodata[60].DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= i_fifodata[61].DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= i_fifodata[62].DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= i_fifodata[63].DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= i_fifodata[64].DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= i_fifodata[65].DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= i_fifodata[66].DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= i_fifodata[67].DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= i_fifodata[68].DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= i_fifodata[69].DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= i_fifodata[70].DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= i_fifodata[71].DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= i_fifodata[72].DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= i_fifodata[73].DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= i_fifodata[74].DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= i_fifodata[75].DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= i_fifodata[76].DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= i_fifodata[77].DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= i_fifodata[78].DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= i_fifodata[79].DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= i_fifodata[80].DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= i_fifodata[81].DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= i_fifodata[82].DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= i_fifodata[83].DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= i_fifodata[84].DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= i_fifodata[85].DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= i_fifodata[86].DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= i_fifodata[87].DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= i_fifodata[88].DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= i_fifodata[89].DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= i_fifodata[90].DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= i_fifodata[91].DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= i_fifodata[92].DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= i_fifodata[93].DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= i_fifodata[94].DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= i_fifodata[95].DB_MAX_OUTPUT_PORT_TYPE
o_datavalid <= feedback_downstream.DB_MAX_OUTPUT_PORT_TYPE
o_startofpacket <= i_fifostartofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_endofpacket <= i_fifoendofpacket.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
i_fifodata[34] => o_data[34].DATAIN
i_fifodata[35] => o_data[35].DATAIN
i_fifodata[36] => o_data[36].DATAIN
i_fifodata[37] => o_data[37].DATAIN
i_fifodata[38] => o_data[38].DATAIN
i_fifodata[39] => o_data[39].DATAIN
i_fifodata[40] => o_data[40].DATAIN
i_fifodata[41] => o_data[41].DATAIN
i_fifodata[42] => o_data[42].DATAIN
i_fifodata[43] => o_data[43].DATAIN
i_fifodata[44] => o_data[44].DATAIN
i_fifodata[45] => o_data[45].DATAIN
i_fifodata[46] => o_data[46].DATAIN
i_fifodata[47] => o_data[47].DATAIN
i_fifodata[48] => o_data[48].DATAIN
i_fifodata[49] => o_data[49].DATAIN
i_fifodata[50] => o_data[50].DATAIN
i_fifodata[51] => o_data[51].DATAIN
i_fifodata[52] => o_data[52].DATAIN
i_fifodata[53] => o_data[53].DATAIN
i_fifodata[54] => o_data[54].DATAIN
i_fifodata[55] => o_data[55].DATAIN
i_fifodata[56] => o_data[56].DATAIN
i_fifodata[57] => o_data[57].DATAIN
i_fifodata[58] => o_data[58].DATAIN
i_fifodata[59] => o_data[59].DATAIN
i_fifodata[60] => o_data[60].DATAIN
i_fifodata[61] => o_data[61].DATAIN
i_fifodata[62] => o_data[62].DATAIN
i_fifodata[63] => o_data[63].DATAIN
i_fifodata[64] => o_data[64].DATAIN
i_fifodata[65] => o_data[65].DATAIN
i_fifodata[66] => o_data[66].DATAIN
i_fifodata[67] => o_data[67].DATAIN
i_fifodata[68] => o_data[68].DATAIN
i_fifodata[69] => o_data[69].DATAIN
i_fifodata[70] => o_data[70].DATAIN
i_fifodata[71] => o_data[71].DATAIN
i_fifodata[72] => o_data[72].DATAIN
i_fifodata[73] => o_data[73].DATAIN
i_fifodata[74] => o_data[74].DATAIN
i_fifodata[75] => o_data[75].DATAIN
i_fifodata[76] => o_data[76].DATAIN
i_fifodata[77] => o_data[77].DATAIN
i_fifodata[78] => o_data[78].DATAIN
i_fifodata[79] => o_data[79].DATAIN
i_fifodata[80] => o_data[80].DATAIN
i_fifodata[81] => o_data[81].DATAIN
i_fifodata[82] => o_data[82].DATAIN
i_fifodata[83] => o_data[83].DATAIN
i_fifodata[84] => o_data[84].DATAIN
i_fifodata[85] => o_data[85].DATAIN
i_fifodata[86] => o_data[86].DATAIN
i_fifodata[87] => o_data[87].DATAIN
i_fifodata[88] => o_data[88].DATAIN
i_fifodata[89] => o_data[89].DATAIN
i_fifodata[90] => o_data[90].DATAIN
i_fifodata[91] => o_data[91].DATAIN
i_fifodata[92] => o_data[92].DATAIN
i_fifodata[93] => o_data[93].DATAIN
i_fifodata[94] => o_data[94].DATAIN
i_fifodata[95] => o_data[95].DATAIN
i_fifovalid => feedback_downstream.IN1
i_fifovalid => o_stall.IN1
o_fifoready <= initready.DB_MAX_OUTPUT_PORT_TYPE
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
i_fifostartofpacket => o_startofpacket.DATAIN
i_fifoendofpacket => o_endofpacket.DATAIN
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce
in_stall_in_0[0] => resize_B0_runOnce_branch:theresize_B0_runOnce_branch.in_stall_in_0[0]
in_valid_in_0[0] => resize_B0_runOnce_merge:theresize_B0_runOnce_merge.in_valid_in_0[0]
out_stall_out_0[0] <= resize_B0_runOnce_merge:theresize_B0_runOnce_merge.out_stall_out_0[0]
out_valid_out_0[0] <= resize_B0_runOnce_branch:theresize_B0_runOnce_branch.out_valid_out_0[0]
clock => resize_B0_runOnce_branch:theresize_B0_runOnce_branch.clock
clock => bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region.clock
clock => resize_B0_runOnce_merge:theresize_B0_runOnce_merge.clock
resetn => resize_B0_runOnce_branch:theresize_B0_runOnce_branch.resetn
resetn => bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region.resetn
resetn => resize_B0_runOnce_merge:theresize_B0_runOnce_merge.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|resize_B0_runOnce_branch:theresize_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region
in_valid_in[0] => resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize.out_valid_out[0]
in_stall_in[0] => SE_out_i_acl_pop_i1_wt_limpop_resize_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg.clock
clock => SE_out_resize_B0_runOnce_merge_reg_fromReg1[0].CLK
clock => SE_out_resize_B0_runOnce_merge_reg_fromReg0[0].CLK
clock => i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize.clock
clock => i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize.clock
resetn => resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg.resetn
resetn => i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize.resetn
resetn => i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize.resetn
resetn => SE_out_resize_B0_runOnce_merge_reg_fromReg1[0].ACLR
resetn => SE_out_resize_B0_runOnce_merge_reg_fromReg0[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg
in_data_in[0] => resize_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => resize_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= resize_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= resize_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => resize_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_resize_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= resize_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => resize_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => resize_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => resize_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => resize_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize
in_data_in[0] => acl_push:thei_acl_push_i1_wt_limpush_resize3.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_wt_limpush_resize3.valid_in
out_data_out[0] <= i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg.out_data_out[0]
out_valid_out[0] <= i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg.out_valid_out[0]
in_feedback_stall_in_0[0] => acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_stall_in
out_feedback_out_0[0] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[0]
out_feedback_out_0[1] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[1]
out_feedback_out_0[2] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[2]
out_feedback_out_0[3] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[3]
out_feedback_out_0[4] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[4]
out_feedback_out_0[5] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[5]
out_feedback_out_0[6] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[6]
out_feedback_out_0[7] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_out[7]
out_feedback_valid_out_0[0] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.feedback_valid_out
in_stall_in[0] => i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg.in_stall_in[0]
out_stall_out[0] <= acl_push:thei_acl_push_i1_wt_limpush_resize3.stall_out
clock => acl_push:thei_acl_push_i1_wt_limpush_resize3.clock
clock => i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg.clock
resetn => acl_push:thei_acl_push_i1_wt_limpush_resize3.resetn
resetn => i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize|acl_push:thei_acl_push_i1_wt_limpush_resize3
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_out[1] <= acl_token_fifo_counter:fifo.data_out
feedback_out[2] <= acl_token_fifo_counter:fifo.data_out
feedback_out[3] <= acl_token_fifo_counter:fifo.data_out
feedback_out[4] <= acl_token_fifo_counter:fifo.data_out
feedback_out[5] <= acl_token_fifo_counter:fifo.data_out
feedback_out[6] <= acl_token_fifo_counter:fifo.data_out
feedback_out[7] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize|acl_push:thei_acl_push_i1_wt_limpush_resize3|acl_token_fifo_counter:fifo
clock => token[0].CLK
clock => token[-1].CLK
clock => valid_counter[0].CLK
resetn => token[0].ACLR
resetn => token[-1].ACLR
resetn => valid_counter[0].ACLR
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize|i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg
in_data_in[0] => i_acl_push_i1_wt_limpush_resize_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_push_i1_wt_limpush_resize_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_push_i1_wt_limpush_resize_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_push_i1_wt_limpush_resize_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_push_i1_wt_limpush_resize_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_push_i1_wt_limpush_resize_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_push_i1_wt_limpush_resize_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_push_i1_wt_limpush_resize_reg_data_reg_q[0].CLK
clock => i_acl_push_i1_wt_limpush_resize_reg_valid_reg_q[0].CLK
resetn => i_acl_push_i1_wt_limpush_resize_reg_data_reg_q[0].ACLR
resetn => i_acl_push_i1_wt_limpush_resize_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize
in_data_in[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.data_in[0]
in_dir[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.dir
in_predicate[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.valid_in
out_data_out[0] <= i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg.out_data_out[0]
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg.out_valid_out[0]
in_feedback_in_0[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[0]
in_feedback_in_0[1] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[1]
in_feedback_in_0[2] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[2]
in_feedback_in_0[3] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[3]
in_feedback_in_0[4] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[4]
in_feedback_in_0[5] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[5]
in_feedback_in_0[6] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[6]
in_feedback_in_0[7] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_in[7]
in_feedback_valid_in_0[0] => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_valid_in
out_feedback_stall_out_0[0] <= acl_pop:thei_acl_pop_i1_wt_limpop_resize1.feedback_stall_out
in_stall_in[0] => i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg.in_stall_in[0]
out_stall_out[0] <= acl_pop:thei_acl_pop_i1_wt_limpop_resize1.stall_out
clock => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.clock
clock => i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg.clock
resetn => acl_pop:thei_acl_pop_i1_wt_limpop_resize1.resetn
resetn => i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg.resetn


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize|acl_pop:thei_acl_pop_i1_wt_limpop_resize1
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize|i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg
in_data_in[0] => i_acl_pop_i1_wt_limpop_resize_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_pop_i1_wt_limpop_resize_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_pop_i1_wt_limpop_resize_reg_data_reg_q[0].CLK
clock => i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_q[0].CLK
resetn => i_acl_pop_i1_wt_limpop_resize_reg_data_reg_q[0].ACLR
resetn => i_acl_pop_i1_wt_limpop_resize_reg_valid_reg_q[0].ACLR


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B0_runOnce:thebb_resize_B0_runOnce|resize_B0_runOnce_merge:theresize_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


