ModuleName Big_storeBCD
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 40
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 224 ,Y1: 192 ,X2: 256 ,Y2: 192
End
Branches
End
Wire Name: b8
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 488 ,Y1: 160 ,X2: 504 ,Y2: 160
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1216 ,Y1: 256 ,X2: 1232 ,Y2: 256
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 240 ,X2: 1232 ,Y2: 240
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 224 ,X2: 1232 ,Y2: 224
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 208 ,X2: 1232 ,Y2: 208
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 192 ,X2: 1232 ,Y2: 192
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 176 ,X2: 1232 ,Y2: 176
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 160 ,X2: 1232 ,Y2: 160
End
Branches
End
Wire Name: b16
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1216 ,Y1: 144 ,X2: 1232 ,Y2: 144
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 888 ,Y1: 280 ,X2: 904 ,Y2: 280
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 952 ,Y1: 176 ,X2: 1000 ,Y2: 176
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 960 ,Y1: 144 ,X2: 1000 ,Y2: 144
Edge X1: 960 ,Y1: 144 ,X2: 960 ,Y2: 192
Edge X1: 952 ,Y1: 192 ,X2: 960 ,Y2: 192
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 160 ,X2: 1000 ,Y2: 160
Edge X1: 968 ,Y1: 160 ,X2: 968 ,Y2: 208
Edge X1: 952 ,Y1: 208 ,X2: 968 ,Y2: 208
End
Branches
End
Wire Name: b20
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 32 ,Y1: 192 ,X2: 40 ,Y2: 192
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 176 ,X2: 688 ,Y2: 176
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 184 ,X2: 600 ,Y2: 184
Edge X1: 544 ,Y1: 152 ,X2: 544 ,Y2: 184
Edge X1: 544 ,Y1: 136 ,X2: 544 ,Y2: 152
Edge X1: 544 ,Y1: 152 ,X2: 600 ,Y2: 152
Edge X1: 504 ,Y1: 136 ,X2: 544 ,Y2: 136
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 144 ,X2: 688 ,Y2: 144
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 192 ,X2: 560 ,Y2: 192
Edge X1: 560 ,Y1: 168 ,X2: 560 ,Y2: 192
Edge X1: 560 ,Y1: 136 ,X2: 560 ,Y2: 168
Edge X1: 560 ,Y1: 168 ,X2: 600 ,Y2: 168
Edge X1: 560 ,Y1: 136 ,X2: 600 ,Y2: 136
End
Branches
End
Wire Name: b24
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 488 ,Y1: 176 ,X2: 512 ,Y2: 176
Edge X1: 512 ,Y1: 176 ,X2: 512 ,Y2: 224
Edge X1: 512 ,Y1: 224 ,X2: 688 ,Y2: 224
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 208 ,X2: 488 ,Y2: 312
Edge X1: 488 ,Y1: 312 ,X2: 688 ,Y2: 312
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 176 ,X2: 256 ,Y2: 176
Edge X1: 248 ,Y1: 176 ,X2: 248 ,Y2: 336
Edge X1: 184 ,Y1: 336 ,X2: 248 ,Y2: 336
Edge X1: 248 ,Y1: 336 ,X2: 672 ,Y2: 336
Edge X1: 672 ,Y1: 296 ,X2: 672 ,Y2: 336
Edge X1: 672 ,Y1: 336 ,X2: 984 ,Y2: 336
Edge X1: 672 ,Y1: 192 ,X2: 672 ,Y2: 296
Edge X1: 672 ,Y1: 296 ,X2: 688 ,Y2: 296
Edge X1: 672 ,Y1: 192 ,X2: 688 ,Y2: 192
Edge X1: 984 ,Y1: 192 ,X2: 984 ,Y2: 336
Edge X1: 984 ,Y1: 192 ,X2: 1000 ,Y2: 192
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 680 ,Y1: 280 ,X2: 680 ,Y2: 360
Edge X1: 680 ,Y1: 208 ,X2: 680 ,Y2: 280
Edge X1: 680 ,Y1: 280 ,X2: 688 ,Y2: 280
Edge X1: 680 ,Y1: 360 ,X2: 992 ,Y2: 360
Edge X1: 240 ,Y1: 360 ,X2: 680 ,Y2: 360
Edge X1: 992 ,Y1: 208 ,X2: 992 ,Y2: 360
Edge X1: 992 ,Y1: 208 ,X2: 1000 ,Y2: 208
Edge X1: 240 ,Y1: 160 ,X2: 240 ,Y2: 360
Edge X1: 184 ,Y1: 360 ,X2: 240 ,Y2: 360
Edge X1: 240 ,Y1: 160 ,X2: 256 ,Y2: 160
Edge X1: 680 ,Y1: 208 ,X2: 688 ,Y2: 208
End
Branches
End
End
Ports
Port Left: 32 Top: 192 ,Orientation: 0
Portname: row ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 504 Top: 160 ,Orientation: 0
Portname: col ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 1232 Top: 144 ,Orientation: 0
Portname: BCD0 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 160 ,Orientation: 0
Portname: BCD1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 176 ,Orientation: 0
Portname: BCD2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 192 ,Orientation: 0
Portname: BCD3 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 208 ,Orientation: 0
Portname: BCD4 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 224 ,Orientation: 0
Portname: BCD5 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1232 Top: 240 ,Orientation: 0
Portname: BCD6 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 904 Top: 280 ,Orientation: 0
Portname: Sig_ifNeg ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1232 Top: 256 ,Orientation: 0
Portname: Sig_isFull ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 688 Top: 144 ,Orientation: 0
Portname: Sig_CE ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 504 Top: 136 ,Orientation: 0
Portname: Sig_doN ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 336 ,Orientation: 0
Portname: clk ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 360 ,Orientation: 0
Portname: rst ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 64 Top: 184
Name: s0
LibraryName: (NoLibraryName)
IpName: noOverlap
SymbolParameters
End
Symbol Left: 712 Top: 168
Name: s2
LibraryName: (NoLibraryName)
IpName: numToBCD
SymbolParameters
End
Symbol Left: 712 Top: 272
Name: s3
LibraryName: (NoLibraryName)
IpName: ifNeg
SymbolParameters
End
Symbol Left: 1024 Top: 136
Name: s4
LibraryName: (NoLibraryName)
IpName: BCD6R_Shifter
SymbolParameters
End
Symbol Left: 280 Top: 152
Name: s5
LibraryName: (NoLibraryName)
IpName: Keypad_in
SymbolParameters
End
Symbol Left: 600 Top: 128
Name: s6
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 600 Top: 160
Name: s7
LibraryName: gtlib
IpName: GT_AND_NOT
SymbolParameters
End
End
Texts
Text Left: 368 Top: 80
Text:
same as operator_in
,Width: 101 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
Text Left: 368 Top: 96
Text:
if high, don't erase and give signal
,Width: 166 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
Text Left: 368 Top: 112
Text:
if low, erase num and don;t give signal
,Width: 186 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
End
Links
End
