--- verilog_synth
+++ uhdm_synth
@@ -18,6 +18,7 @@
 (* src = "dut.sv:1.51-1.52" *)
 output q;
 wire q;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-11.16" *)
 \$_SDFF_NN0_  q_reg /* _0_ */ (
 .C(clk),
