module xor_gate(input a,b,output y);
assign y = a^b;
endmodule

testbench
module xor_gate_tb;
reg a,b;
wire y;
xor_gate(.a(a),.b(b));
initial begin
$dumpfile("waves.vcd");
$dumpvars();
$display("a=%b,b=%b,y=%b");
end
initial begin
#10 a=0;b=0;
#10 a=0;b=1;
#10 a=1;b=1;
#10 a=1;b=0;
$finish
end
endmodule
