INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Tue Jul 23 16:14:28 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 fork1/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb2/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.481ns (13.616%)  route 3.052ns (86.384%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 5.325 - 4.000 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=649, unset)          1.338     1.338    fork1/generateBlocks[1].regblock/clk
    SLICE_X5Y103         FDPE                                         r  fork1/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDPE (Prop_fdpe_C_Q)         0.223     1.561 r  fork1/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=5, routed)           0.700     2.261    tehb16/reg_value_5
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.043     2.304 r  tehb16/full_reg_i_2__6/O
                         net (fo=8, routed)           0.300     2.604    control_merge7/fork_C1/generateBlocks[0].regblock/validArray_reg[0]_1
    SLICE_X6Y105         LUT6 (Prop_lut6_I5_O)        0.043     2.647 f  control_merge7/fork_C1/generateBlocks[0].regblock/full_reg_i_3__2/O
                         net (fo=8, routed)           0.278     2.925    control_merge7/fork_C1/generateBlocks[0].regblock/full_reg_reg_0
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.043     2.968 f  control_merge7/fork_C1/generateBlocks[0].regblock/Tail[1]_i_2/O
                         net (fo=24, routed)          0.479     3.446    control_merge7/fork_C1/generateBlocks[1].regblock/reg_value_reg_11
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.043     3.489 r  control_merge7/fork_C1/generateBlocks[1].regblock/full_reg_i_3__8/O
                         net (fo=8, routed)           0.498     3.987    mux9/tehb1/data_reg_reg[5]_1
    SLICE_X7Y97          LUT5 (Prop_lut5_I3_O)        0.043     4.030 r  mux9/tehb1/data_reg[3]_i_1__2/O
                         net (fo=2, routed)           0.428     4.458    mux11/tehb1/data_reg_reg[5]_0[3]
    SLICE_X11Y96         LUT3 (Prop_lut3_I2_O)        0.043     4.501 r  mux11/tehb1/q2_reg_i_4/O
                         net (fo=2, routed)           0.370     4.871    oehb2/D[3]
    SLICE_X10Y96         FDCE                                         r  oehb2/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=649, unset)          1.325     5.325    oehb2/clk
    SLICE_X10Y96         FDCE                                         r  oehb2/data_reg_reg[3]/C
                         clock pessimism              0.013     5.338    
                         clock uncertainty           -0.035     5.303    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)       -0.002     5.301    oehb2/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.301    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  0.430    




