Classic Timing Analyzer report for fpga
Wed May 15 15:39:44 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'rvs_input'
  8. Clock Setup: 'spd_input'
  9. tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                           ; To                                                                              ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 24.000 ns                                      ; state[2]                                                                       ; left_out[6]                                                                     ; clk        ; --        ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 30.96 MHz ( period = 32.300 ns )               ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk       ; 0            ;
; Clock Setup: 'spd_input'     ; N/A   ; None          ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; delay[24]                                                                      ; delay[24]                                                                       ; spd_input  ; spd_input ; 0            ;
; Clock Setup: 'rvs_input'     ; N/A   ; None          ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; reverse_state                                                                  ; reverse_state                                                                   ; rvs_input  ; rvs_input ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                ;                                                                                 ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rvs_input       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; spd_input       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                            ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 28.200 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 28.100 ns               ;
; N/A                                     ; 31.25 MHz ( period = 32.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 31.25 MHz ( period = 32.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 31.25 MHz ( period = 32.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 31.25 MHz ( period = 32.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 31.25 MHz ( period = 32.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 27.900 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 27.800 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 25.700 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 25.700 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 25.700 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 25.700 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 25.700 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 25.600 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 25.500 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 25.200 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 25.000 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] ; clk        ; clk      ; None                        ; None                      ; 24.800 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[23] ; clk        ; clk      ; None                        ; None                      ; 24.800 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 24.800 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 24.800 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[25] ; clk        ; clk      ; None                        ; None                      ; 24.800 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.700 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; clk        ; clk      ; None                        ; None                      ; 24.600 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; state[2]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; state[2]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; state[2]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; state[1]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; state[1]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; state[1]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; state[0]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; state[0]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; state[0]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.400 ns               ;
; N/A                                     ; 35.59 MHz ( period = 28.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; state[2]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.100 ns               ;
; N/A                                     ; 35.59 MHz ( period = 28.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; state[1]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.100 ns               ;
; N/A                                     ; 35.59 MHz ( period = 28.100 ns )                    ; lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; state[0]                                                                        ; clk        ; clk      ; None                        ; None                      ; 24.100 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                 ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rvs_input'                                                                                                                                                                            ;
+-------+------------------------------------------------+---------------+---------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; reverse_state ; reverse_state ; rvs_input  ; rvs_input ; None                        ; None                      ; 2.200 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'spd_input'                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; delay[24] ; delay[24] ; spd_input  ; spd_input ; None                        ; None                      ; 2.200 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+----------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To           ; From Clock ;
+-------+--------------+------------+----------+--------------+------------+
; N/A   ; None         ; 24.000 ns  ; state[1] ; right_out[3] ; clk        ;
; N/A   ; None         ; 24.000 ns  ; state[2] ; left_out[6]  ; clk        ;
; N/A   ; None         ; 23.900 ns  ; state[1] ; right_out[1] ; clk        ;
; N/A   ; None         ; 23.900 ns  ; state[2] ; left_out[5]  ; clk        ;
; N/A   ; None         ; 23.700 ns  ; state[2] ; right_out[3] ; clk        ;
; N/A   ; None         ; 23.700 ns  ; state[1] ; left_out[6]  ; clk        ;
; N/A   ; None         ; 23.600 ns  ; state[2] ; right_out[1] ; clk        ;
; N/A   ; None         ; 23.600 ns  ; state[1] ; left_out[5]  ; clk        ;
; N/A   ; None         ; 23.200 ns  ; state[0] ; left_out[5]  ; clk        ;
; N/A   ; None         ; 22.300 ns  ; state[1] ; left_out[4]  ; clk        ;
; N/A   ; None         ; 22.000 ns  ; state[2] ; left_out[4]  ; clk        ;
; N/A   ; None         ; 20.900 ns  ; state[2] ; right_out[6] ; clk        ;
; N/A   ; None         ; 20.900 ns  ; state[0] ; right_out[6] ; clk        ;
; N/A   ; None         ; 20.900 ns  ; state[1] ; right_out[2] ; clk        ;
; N/A   ; None         ; 20.900 ns  ; state[0] ; right_out[2] ; clk        ;
; N/A   ; None         ; 20.600 ns  ; state[1] ; right_out[6] ; clk        ;
; N/A   ; None         ; 20.600 ns  ; state[2] ; right_out[2] ; clk        ;
; N/A   ; None         ; 19.300 ns  ; state[1] ; left_out[3]  ; clk        ;
; N/A   ; None         ; 19.300 ns  ; state[0] ; left_out[3]  ; clk        ;
; N/A   ; None         ; 19.000 ns  ; state[2] ; left_out[3]  ; clk        ;
+-------+--------------+------------+----------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed May 15 15:39:44 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "rvs_input" is an undefined clock
    Info: Assuming node "spd_input" is an undefined clock
Info: Clock "clk" has Internal fmax of 30.96 MHz between source register "lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]" and destination register "lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]" (period= 32.3 ns)
    Info: + Longest register to register delay is 28.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_G31; Fanout = 4; REG Node = 'lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]'
        Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC6_G27; Fanout = 1; COMB Node = 'LessThan0~22'
        Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 7.900 ns; Loc. = LC1_G27; Fanout = 1; COMB Node = 'LessThan0~46'
        Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.900 ns; Loc. = LC2_G27; Fanout = 1; COMB Node = 'LessThan0~28'
        Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 15.000 ns; Loc. = LC7_G28; Fanout = 1; COMB Node = 'LessThan0~10'
        Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 17.900 ns; Loc. = LC2_G28; Fanout = 4; COMB Node = 'LessThan0~27'
        Info: 7: + IC(2.700 ns) + CELL(2.400 ns) = 23.000 ns; Loc. = LC1_G29; Fanout = 26; COMB Node = 'LessThan0~27_wirecell'
        Info: 8: + IC(3.300 ns) + CELL(2.000 ns) = 28.300 ns; Loc. = LC4_G35; Fanout = 5; REG Node = 'lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]'
        Info: Total cell delay = 15.900 ns ( 56.18 % )
        Info: Total interconnect delay = 12.400 ns ( 43.82 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 29; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_G35; Fanout = 5; REG Node = 'lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
        Info: - Longest clock path from clock "clk" to source register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 29; CLK Node = 'clk'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_G31; Fanout = 4; REG Node = 'lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Micro setup delay of destination is 2.600 ns
Info: Clock "rvs_input" Internal fmax is restricted to 125.0 MHz between source register "reverse_state" and destination register "reverse_state"
    Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D43; Fanout = 4; REG Node = 'reverse_state'
            Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC1_D43; Fanout = 4; REG Node = 'reverse_state'
            Info: Total cell delay = 1.700 ns ( 77.27 % )
            Info: Total interconnect delay = 0.500 ns ( 22.73 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "rvs_input" to destination register is 13.200 ns
                Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; CLK Node = 'rvs_input'
                Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 13.200 ns; Loc. = LC1_D43; Fanout = 4; REG Node = 'reverse_state'
                Info: Total cell delay = 10.300 ns ( 78.03 % )
                Info: Total interconnect delay = 2.900 ns ( 21.97 % )
            Info: - Longest clock path from clock "rvs_input" to source register is 13.200 ns
                Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; CLK Node = 'rvs_input'
                Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 13.200 ns; Loc. = LC1_D43; Fanout = 4; REG Node = 'reverse_state'
                Info: Total cell delay = 10.300 ns ( 78.03 % )
                Info: Total interconnect delay = 2.900 ns ( 21.97 % )
        Info: + Micro clock to output delay of source is 1.400 ns
        Info: + Micro setup delay of destination is 2.600 ns
Info: Clock "spd_input" Internal fmax is restricted to 125.0 MHz between source register "delay[24]" and destination register "delay[24]"
    Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D34; Fanout = 4; REG Node = 'delay[24]'
            Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC1_D34; Fanout = 4; REG Node = 'delay[24]'
            Info: Total cell delay = 1.700 ns ( 77.27 % )
            Info: Total interconnect delay = 0.500 ns ( 22.73 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "spd_input" to destination register is 13.700 ns
                Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'spd_input'
                Info: 2: + IC(3.400 ns) + CELL(0.000 ns) = 13.700 ns; Loc. = LC1_D34; Fanout = 4; REG Node = 'delay[24]'
                Info: Total cell delay = 10.300 ns ( 75.18 % )
                Info: Total interconnect delay = 3.400 ns ( 24.82 % )
            Info: - Longest clock path from clock "spd_input" to source register is 13.700 ns
                Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'spd_input'
                Info: 2: + IC(3.400 ns) + CELL(0.000 ns) = 13.700 ns; Loc. = LC1_D34; Fanout = 4; REG Node = 'delay[24]'
                Info: Total cell delay = 10.300 ns ( 75.18 % )
                Info: Total interconnect delay = 3.400 ns ( 24.82 % )
        Info: + Micro clock to output delay of source is 1.400 ns
        Info: + Micro setup delay of destination is 2.600 ns
Info: tco from clock "clk" to destination pin "right_out[3]" through register "state[1]" is 24.000 ns
    Info: + Longest clock path from clock "clk" to source register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 29; CLK Node = 'clk'
        Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C27; Fanout = 10; REG Node = 'state[1]'
        Info: Total cell delay = 2.900 ns ( 41.43 % )
        Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Longest register to pin delay is 15.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C27; Fanout = 10; REG Node = 'state[1]'
        Info: 2: + IC(3.800 ns) + CELL(2.700 ns) = 6.500 ns; Loc. = LC7_C44; Fanout = 1; COMB Node = 'Mux5~3'
        Info: 3: + IC(4.100 ns) + CELL(5.000 ns) = 15.600 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'right_out[3]'
        Info: Total cell delay = 7.700 ns ( 49.36 % )
        Info: Total interconnect delay = 7.900 ns ( 50.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed May 15 15:39:44 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


