Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 29 23:50:39 2021
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: clk20kHz/new_clk_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clk381Hz/new_clk_reg/Q (HIGH)

 There are 855 register/latch pins with no clock driven by root clock pin: clk50Hz/new_clk_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk6p25mHz/new_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3096 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.547        0.000                      0                 4312        0.066        0.000                      0                 4312        4.500        0.000                       0                  2526  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.547        0.000                      0                 4312        0.066        0.000                      0                 4312        4.500        0.000                       0                  2526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.481ns (41.333%)  route 4.941ns (58.667%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.645 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           1.048    11.692    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.301    11.993 r  snake_game/logic/randX[6]_i_14/O
                         net (fo=1, routed)           0.670    12.664    snake_game/logic/randX[6]_i_14_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.788 r  snake_game/logic/randX[6]_i_4/O
                         net (fo=2, routed)           0.655    13.443    snake_game/logic/randX[6]_i_4_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.567 r  snake_game/logic/randX[6]_i_1/O
                         net (fo=1, routed)           0.000    13.567    snake_game/logic/randX0[6]
    SLICE_X65Y90         FDRE                                         r  snake_game/logic/randX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  snake_game/logic/randX_reg[6]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.029    15.114    snake_game/logic/randX_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 snake_game/logic/apple_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 1.262ns (15.727%)  route 6.763ns (84.273%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.620     5.141    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  snake_game/logic/apple_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  snake_game/logic/apple_reg/Q
                         net (fo=1, routed)           0.426     6.085    snake_game/logic/apple
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.209 f  snake_game/logic/oled_data[15]_i_16/O
                         net (fo=27, routed)          1.910     8.119    snake_game/logic/oled_data1
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     8.243 r  snake_game/logic/oled_data[10]_i_51/O
                         net (fo=1, routed)           1.237     9.480    snake_game/logic/oled_data[10]_i_51_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.604 r  snake_game/logic/oled_data[10]_i_28/O
                         net (fo=1, routed)           1.224    10.829    snake_game/logic/oled_data[10]_i_28_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.953 r  snake_game/logic/oled_data[10]_i_12/O
                         net (fo=1, routed)           1.272    12.225    snake_game/logic/snake_data[10]
    SLICE_X34Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.349 r  snake_game/logic/oled_data[10]_i_5__1/O
                         net (fo=3, routed)           0.693    13.041    oled_volume_intensity/peak_value/game_over_reg_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.165 r  oled_volume_intensity/peak_value/oled_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.165    oled_volume_intensity_n_37
    SLICE_X33Y55         FDRE                                         r  oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  oled_data_reg[9]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.031    14.958    oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 3.481ns (43.131%)  route 4.590ns (56.869%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.645 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           1.048    11.692    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.301    11.993 r  snake_game/logic/randX[6]_i_14/O
                         net (fo=1, routed)           0.670    12.664    snake_game/logic/randX[6]_i_14_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.788 r  snake_game/logic/randX[6]_i_4/O
                         net (fo=2, routed)           0.304    13.092    snake_game/logic/randX[6]_i_4_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.216 r  snake_game/logic/randX[5]_i_1/O
                         net (fo=1, routed)           0.000    13.216    snake_game/logic/randX0[5]
    SLICE_X65Y89         FDRE                                         r  snake_game/logic/randX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  snake_game/logic/randX_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.031    15.116    snake_game/logic/randX_reg[5]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 snake_game/logic/apple_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.262ns (15.948%)  route 6.651ns (84.052%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.620     5.141    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  snake_game/logic/apple_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  snake_game/logic/apple_reg/Q
                         net (fo=1, routed)           0.426     6.085    snake_game/logic/apple
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.209 f  snake_game/logic/oled_data[15]_i_16/O
                         net (fo=27, routed)          1.910     8.119    snake_game/logic/oled_data1
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     8.243 r  snake_game/logic/oled_data[10]_i_51/O
                         net (fo=1, routed)           1.237     9.480    snake_game/logic/oled_data[10]_i_51_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.604 r  snake_game/logic/oled_data[10]_i_28/O
                         net (fo=1, routed)           1.224    10.829    snake_game/logic/oled_data[10]_i_28_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.953 r  snake_game/logic/oled_data[10]_i_12/O
                         net (fo=1, routed)           1.272    12.225    snake_game/logic/snake_data[10]
    SLICE_X34Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.349 r  snake_game/logic/oled_data[10]_i_5__1/O
                         net (fo=3, routed)           0.581    12.930    oled_display/game_over_reg_1
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.054 r  oled_display/oled_data[10]_i_1__6/O
                         net (fo=1, routed)           0.000    13.054    oled_display_n_1284
    SLICE_X35Y55         FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.434    14.775    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.031    14.957    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 snake_game/logic/apple_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 1.262ns (16.213%)  route 6.522ns (83.787%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.620     5.141    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  snake_game/logic/apple_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  snake_game/logic/apple_reg/Q
                         net (fo=1, routed)           0.426     6.085    snake_game/logic/apple
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.209 f  snake_game/logic/oled_data[15]_i_16/O
                         net (fo=27, routed)          1.910     8.119    snake_game/logic/oled_data1
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     8.243 r  snake_game/logic/oled_data[10]_i_51/O
                         net (fo=1, routed)           1.237     9.480    snake_game/logic/oled_data[10]_i_51_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.604 r  snake_game/logic/oled_data[10]_i_28/O
                         net (fo=1, routed)           1.224    10.829    snake_game/logic/oled_data[10]_i_28_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I3_O)        0.124    10.953 r  snake_game/logic/oled_data[10]_i_12/O
                         net (fo=1, routed)           1.272    12.225    snake_game/logic/snake_data[10]
    SLICE_X34Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.349 r  snake_game/logic/oled_data[10]_i_5__1/O
                         net (fo=3, routed)           0.452    12.801    oled_display/game_over_reg_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.925 r  oled_display/oled_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.925    oled_display_n_1285
    SLICE_X33Y58         FDRE                                         r  oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.434    14.775    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  oled_data_reg[5]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.029    14.955    oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 3.428ns (44.816%)  route 4.221ns (55.184%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.710 r  snake_game/logic/randX_reg[5]_i_3/O[3]
                         net (fo=8, routed)           1.044    11.754    snake_game/logic/randX_reg[5]_i_3_n_4
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.307    12.061 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.609    12.670    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.794 r  snake_game/logic/randX[0]_i_1/O
                         net (fo=1, routed)           0.000    12.794    snake_game/logic/randX1[0]
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.029    15.139    snake_game/logic/randX_reg[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.428ns (44.882%)  route 4.210ns (55.118%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.710 r  snake_game/logic/randX_reg[5]_i_3/O[3]
                         net (fo=8, routed)           1.044    11.754    snake_game/logic/randX_reg[5]_i_3_n_4
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.307    12.061 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.598    12.659    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.124    12.783 r  snake_game/logic/randX[2]_i_1/O
                         net (fo=1, routed)           0.000    12.783    snake_game/logic/randX0[2]
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.031    15.141    snake_game/logic/randX_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 3.454ns (45.003%)  route 4.221ns (54.997%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.710 r  snake_game/logic/randX_reg[5]_i_3/O[3]
                         net (fo=8, routed)           1.044    11.754    snake_game/logic/randX_reg[5]_i_3_n_4
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.307    12.061 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.609    12.670    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X62Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.820 r  snake_game/logic/randX[1]_i_1/O
                         net (fo=1, routed)           0.000    12.820    snake_game/logic/randX0[1]
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.075    15.185    snake_game/logic/randX_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 3.454ns (45.069%)  route 4.210ns (54.931%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.624     5.145    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.907     6.471    snake_game/logic/randX[3]
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.296     6.767 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.490     7.257    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.642 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.642    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.864 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.585     8.449    snake_game_n_433
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     9.175 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.586     9.761    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    10.067 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.067    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.710 r  snake_game/logic/randX_reg[5]_i_3/O[3]
                         net (fo=8, routed)           1.044    11.754    snake_game/logic/randX_reg[5]_i_3_n_4
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.307    12.061 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.598    12.659    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.150    12.809 r  snake_game/logic/randX[3]_i_1/O
                         net (fo=1, routed)           0.000    12.809    snake_game/logic/randX0[3]
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.507    14.848    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  snake_game/logic/randX_reg[3]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.075    15.185    snake_game/logic/randX_reg[3]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 snake_game/logic/snakeBody_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.138ns (15.279%)  route 6.310ns (84.721%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.616     5.137    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  snake_game/logic/snakeBody_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  snake_game/logic/snakeBody_reg[0]/Q
                         net (fo=26, routed)          2.769     8.424    snake_game/logic/snakeBody_reg_n_0_[0]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.548 r  snake_game/logic/game_over_i_27/O
                         net (fo=1, routed)           1.216     9.764    snake_game/logic/game_over_i_27_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.888 r  snake_game/logic/game_over_i_7/O
                         net (fo=1, routed)           1.608    11.496    snake_game/logic/game_over_i_7_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.124    11.620 r  snake_game/logic/game_over_i_3/O
                         net (fo=2, routed)           0.562    12.183    snake_game/logic/game_over_i_3_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    12.307 r  snake_game/logic/game_over_i_2/O
                         net (fo=1, routed)           0.154    12.461    snake_game/logic/game_over3_out
    SLICE_X53Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.585 r  snake_game/logic/game_over_i_1/O
                         net (fo=1, routed)           0.000    12.585    snake_game/logic/game_over_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  snake_game/logic/game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        1.435    14.776    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  snake_game/logic/game_over_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    15.028    snake_game/logic/game_over_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  2.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 led_intensity/LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.390%)  route 0.243ns (56.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.561     1.444    led_intensity/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  led_intensity/LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  led_intensity/LED_reg[10]/Q
                         net (fo=1, routed)           0.243     1.828    led_intensity/led_volume[10]
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  led_intensity/led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.873    p_1_in[10]
    SLICE_X39Y48         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.807    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk50Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    clk50Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk50Hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk50Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    clk50Hz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk50Hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk50Hz/count_reg[24]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk50Hz/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    clk50Hz/count_reg[28]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  clk50Hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.830     1.958    clk50Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk50Hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk50Hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[118][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[119][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.499%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.643     1.527    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y102        FDSE                                         r  snake_game/logic/snakeY_reg[118][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDSE (Prop_fdse_C_Q)         0.164     1.691 r  snake_game/logic/snakeY_reg[118][5]/Q
                         net (fo=21, routed)          0.251     1.942    snake_game/logic/snakeY_reg[118]_53[5]
    SLICE_X38Y104        FDSE                                         r  snake_game/logic/snakeY_reg[119][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.916     2.044    snake_game/logic/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y104        FDSE                                         r  snake_game/logic/snakeY_reg[119][5]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X38Y104        FDSE (Hold_fdse_C_D)         0.052     1.842    snake_game/logic/snakeY_reg[119][5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_2048_game/peak_value/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_2048_game/peak_value/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    game_2048_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  game_2048_game/peak_value/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  game_2048_game/peak_value/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    game_2048_game/peak_value/counter_reg_n_0_[20]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  game_2048_game/peak_value/counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.866    game_2048_game/peak_value/counter1_carry__3_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  game_2048_game/peak_value/counter1_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.920    game_2048_game/peak_value/data0[21]
    SLICE_X43Y50         FDRE                                         r  game_2048_game/peak_value/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.832     1.959    game_2048_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  game_2048_game/peak_value/counter_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    game_2048_game/peak_value/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 snake_game/peak_value/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/peak_value/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.567     1.450    snake_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  snake_game/peak_value/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  snake_game/peak_value/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.711    snake_game/peak_value/counter[8]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  snake_game/peak_value/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    snake_game/peak_value/counter1_carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  snake_game/peak_value/counter1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.926    snake_game/peak_value/data0[9]
    SLICE_X53Y50         FDRE                                         r  snake_game/peak_value/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.835     1.963    snake_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  snake_game/peak_value/counter_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    snake_game/peak_value/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk20kHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    clk20kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk20kHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20kHz/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk20kHz/count_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20kHz/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20kHz/count_reg[24]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk20kHz/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk20kHz/count_reg[28]_i_1__1_n_7
    SLICE_X37Y50         FDRE                                         r  clk20kHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.830     1.958    clk20kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk20kHz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20kHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 game_2048_game/peak_value/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_2048_game/peak_value/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    game_2048_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  game_2048_game/peak_value/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  game_2048_game/peak_value/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    game_2048_game/peak_value/counter_reg_n_0_[20]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  game_2048_game/peak_value/counter1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.866    game_2048_game/peak_value/counter1_carry__3_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  game_2048_game/peak_value/counter1_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.931    game_2048_game/peak_value/data0[23]
    SLICE_X43Y50         FDRE                                         r  game_2048_game/peak_value/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.832     1.959    game_2048_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  game_2048_game/peak_value/counter_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    game_2048_game/peak_value/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk6p25mHz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mHz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.346%)  route 0.129ns (26.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    clk6p25mHz/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk6p25mHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25mHz/count_reg[7]/Q
                         net (fo=3, routed)           0.128     1.716    clk6p25mHz/count_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  clk6p25mHz/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.877    clk6p25mHz/count_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.931 r  clk6p25mHz/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    clk6p25mHz/count_reg[8]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  clk6p25mHz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.832     1.959    clk6p25mHz/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk6p25mHz/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25mHz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk50Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.564     1.447    clk50Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  clk50Hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk50Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    clk50Hz/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk50Hz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk50Hz/count_reg[24]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk50Hz/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.960    clk50Hz/count_reg[28]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  clk50Hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.830     1.958    clk50Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  clk50Hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk50Hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 snake_game/peak_value/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/peak_value/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.567     1.450    snake_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  snake_game/peak_value/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  snake_game/peak_value/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.711    snake_game/peak_value/counter[8]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  snake_game/peak_value/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    snake_game/peak_value/counter1_carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  snake_game/peak_value/counter1_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.937    snake_game/peak_value/data0[11]
    SLICE_X53Y50         FDRE                                         r  snake_game/peak_value/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2525, routed)        0.835     1.963    snake_game/peak_value/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  snake_game/peak_value/counter_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    snake_game/peak_value/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104   audio_capture/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  game_2048_game/logic/eight_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y115  game_2048_game/logic/eight_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   game_2048_game/logic/eight_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   game_2048_game/logic/eight_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   game_2048_game/logic/fiveonetwo_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   game_2048_game/logic/fiveonetwo_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  game_2048_game/logic/four_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  game_2048_game/logic/four_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  game_2048_game/logic/four_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   game_2048_game/logic/sixfour_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   an_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   an_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   an_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   audio_capture/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106   audio_capture/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106   audio_capture/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   audio_capture/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   audio_capture/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y104   snake_game/logic/snake_show_reg[112]/C



