// Seed: 4017477597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  assign module_1.id_2 = 0;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    output tri1 _id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    output supply0 id_4
    , id_6
);
  always @(-1 or posedge (1 && -1 == 1'd0 + id_6)) id_6 = id_1;
  assign id_4 = 1'b0;
  wire id_7;
  logic [-1 : id_0] id_8 = -1 - id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
