	component todsync_sample_plllock_split is
		generic (
			SIGNAL_WIDTH : integer := 1
		);
		port (
			conduit_in     : in  std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0) := (others => 'X'); -- lock
			conduit_out_1  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_2  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_3  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_4  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_5  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_6  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_7  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_8  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_9  : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_10 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_11 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_12 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_13 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_14 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_15 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_16 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_17 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_18 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_19 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0);                    -- lock
			conduit_out_20 : out std_logic_vector((((SIGNAL_WIDTH-1)-0)+1)-1 downto 0)                     -- lock
		);
	end component todsync_sample_plllock_split;

