

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Mon Oct 20 22:46:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    57868|  10.000 ns|  0.579 ms|    2|  57869|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_bf16_to_float_fu_231                                  |bf16_to_float                                  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_stage_2_store_fu_269  |activation_accelerator_Pipeline_stage_2_store  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_float_safe_softmax3_fu_308                            |float_safe_softmax3                            |     8710|     8710|  87.100 us|  87.100 us|   8710|   8710|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load0_fu_360  |activation_accelerator_Pipeline_stage_0_load0  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 13 21 10 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 11 
11 --> 12 
12 --> 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln1350 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [activation_accelerator.cpp:1350]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_10, void @empty_9, void @empty_12, i32 64, i32 16, i32 256, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_1, void @empty_9, void @empty_12, i32 64, i32 16, i32 256, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_3, void @empty_9, void @empty_12, i32 64, i32 16, i32 256, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_14, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_15, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 42 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 43 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 44 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 45 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 46 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 47 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 48 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 49 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 50 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 51 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 52 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 53 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 54 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 55 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 56 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 57 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 58 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 59 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 60 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:1361]   --->   Operation 61 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (0.44ns)   --->   "%switch_ln1363 = switch i32 %stage_read, void %if.end37, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1363]   --->   Operation 62 'switch' 'switch_ln1363' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1421]   --->   Operation 63 'partselect' 'trunc_ln4' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.99ns)   --->   "%icmp_ln1384 = icmp_eq  i32 %config_r_read, i32 1" [activation_accelerator.cpp:1384]   --->   Operation 64 'icmp' 'icmp_ln1384' <Predicate = (stage_read == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1384 = br i1 %icmp_ln1384, void %if.end21, void %if.then19" [activation_accelerator.cpp:1384]   --->   Operation 65 'br' 'br_ln1384' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln1385 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0" [activation_accelerator.cpp:1385]   --->   Operation 66 'call' 'call_ln1385' <Predicate = (stage_read == 1 & icmp_ln1384)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1365]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1421 = sext i63 %trunc_ln4" [activation_accelerator.cpp:1421]   --->   Operation 68 'sext' 'sext_ln1421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1421" [activation_accelerator.cpp:1421]   --->   Operation 69 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (7.30ns)   --->   "%empty_41 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1421]   --->   Operation 70 'writereq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln1421 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1421]   --->   Operation 71 'call' 'call_ln1421' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln1421 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1421]   --->   Operation 72 'call' 'call_ln1421' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [5/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1425]   --->   Operation 73 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [4/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1425]   --->   Operation 74 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [3/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1425]   --->   Operation 75 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [2/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1425]   --->   Operation 76 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:1425]   --->   Operation 77 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1425 = br void %if.end37" [activation_accelerator.cpp:1425]   --->   Operation 78 'br' 'br_ln1425' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln1385 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0" [activation_accelerator.cpp:1385]   --->   Operation 79 'call' 'call_ln1385' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln1386 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1386]   --->   Operation 80 'call' 'call_ln1386' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln1386 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1386]   --->   Operation 81 'call' 'call_ln1386' <Predicate = (icmp_ln1384)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1391 = br void %if.end21" [activation_accelerator.cpp:1391]   --->   Operation 82 'br' 'br_ln1391' <Predicate = (icmp_ln1384)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln1419 = br void %if.end37" [activation_accelerator.cpp:1419]   --->   Operation 83 'br' 'br_ln1419' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 7.30>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1365 = sext i63 %trunc_ln" [activation_accelerator.cpp:1365]   --->   Operation 84 'sext' 'sext_ln1365' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1365" [activation_accelerator.cpp:1365]   --->   Operation 85 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 87 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 3> <Delay = 7.30>
ST_15 : Operation 88 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 89 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 90 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 91 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 92 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1365]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln1365 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1365]   --->   Operation 93 'call' 'call_ln1365' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln1365 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1365]   --->   Operation 94 'call' 'call_ln1365' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 95 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln1425 = ret" [activation_accelerator.cpp:1425]   --->   Operation 96 'ret' 'ret_ln1425' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1350 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
config_r_read        (read         ) [ 0000000000000000000000]
stage_read           (read         ) [ 0111111111111111111111]
out_r_read           (read         ) [ 0000000000000000000000]
in0_read             (read         ) [ 0000000000000000000000]
x                    (alloca       ) [ 0000000000111000000000]
x_1                  (alloca       ) [ 0000000000111000000000]
x_2                  (alloca       ) [ 0000000000111000000000]
x_3                  (alloca       ) [ 0000000000111000000000]
x_4                  (alloca       ) [ 0000000000111000000000]
x_5                  (alloca       ) [ 0000000000111000000000]
x_6                  (alloca       ) [ 0000000000111000000000]
x_7                  (alloca       ) [ 0000000000111000000000]
x_8                  (alloca       ) [ 0000000000111000000000]
x_9                  (alloca       ) [ 0000000000111000000000]
x_10                 (alloca       ) [ 0000000000111000000000]
x_11                 (alloca       ) [ 0000000000111000000000]
x_12                 (alloca       ) [ 0000000000111000000000]
x_13                 (alloca       ) [ 0000000000111000000000]
x_14                 (alloca       ) [ 0000000000111000000000]
x_15                 (alloca       ) [ 0000000000111000000000]
switch_ln1363        (switch       ) [ 0000000000000000000000]
trunc_ln4            (partselect   ) [ 0011100000000000000000]
icmp_ln1384          (icmp         ) [ 0100000000111000000000]
br_ln1384            (br           ) [ 0000000000000000000000]
trunc_ln             (partselect   ) [ 0011111111111111111111]
sext_ln1421          (sext         ) [ 0000000000000000000000]
gmem2_addr           (getelementptr) [ 0001111111000000000000]
empty_41             (writereq     ) [ 0000000000000000000000]
call_ln1421          (call         ) [ 0000000000000000000000]
empty_42             (writeresp    ) [ 0000000000000000000000]
br_ln1425            (br           ) [ 0000000000000000000000]
call_ln1385          (call         ) [ 0000000000000000000000]
call_ln1386          (call         ) [ 0000000000000000000000]
br_ln1391            (br           ) [ 0000000000000000000000]
br_ln1419            (br           ) [ 0000000000000000000000]
sext_ln1365          (sext         ) [ 0000000000000000000000]
gmem0_addr           (getelementptr) [ 0000000000000011111100]
empty                (readreq      ) [ 0000000000000000000000]
call_ln1365          (call         ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
ret_ln1425           (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16_to_float"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_2_store"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load0"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="x_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_1_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_2_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_3_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_4_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_5_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_6_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_7_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_8_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_9_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_10_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_11_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_12_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_13_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_14_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_15_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="config_r_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="stage_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_r_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="in0_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_41/2 empty_42/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="17" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_bf16_to_float_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="32" slack="0"/>
<pin id="236" dir="0" index="4" bw="32" slack="0"/>
<pin id="237" dir="0" index="5" bw="32" slack="0"/>
<pin id="238" dir="0" index="6" bw="32" slack="0"/>
<pin id="239" dir="0" index="7" bw="32" slack="0"/>
<pin id="240" dir="0" index="8" bw="32" slack="0"/>
<pin id="241" dir="0" index="9" bw="32" slack="0"/>
<pin id="242" dir="0" index="10" bw="32" slack="0"/>
<pin id="243" dir="0" index="11" bw="32" slack="0"/>
<pin id="244" dir="0" index="12" bw="32" slack="0"/>
<pin id="245" dir="0" index="13" bw="32" slack="0"/>
<pin id="246" dir="0" index="14" bw="32" slack="0"/>
<pin id="247" dir="0" index="15" bw="32" slack="0"/>
<pin id="248" dir="0" index="16" bw="32" slack="0"/>
<pin id="249" dir="0" index="17" bw="16" slack="0"/>
<pin id="250" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1385/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_activation_accelerator_Pipeline_stage_2_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="63" slack="2"/>
<pin id="273" dir="0" index="3" bw="16" slack="0"/>
<pin id="274" dir="0" index="4" bw="16" slack="0"/>
<pin id="275" dir="0" index="5" bw="16" slack="0"/>
<pin id="276" dir="0" index="6" bw="16" slack="0"/>
<pin id="277" dir="0" index="7" bw="16" slack="0"/>
<pin id="278" dir="0" index="8" bw="16" slack="0"/>
<pin id="279" dir="0" index="9" bw="16" slack="0"/>
<pin id="280" dir="0" index="10" bw="16" slack="0"/>
<pin id="281" dir="0" index="11" bw="16" slack="0"/>
<pin id="282" dir="0" index="12" bw="16" slack="0"/>
<pin id="283" dir="0" index="13" bw="16" slack="0"/>
<pin id="284" dir="0" index="14" bw="16" slack="0"/>
<pin id="285" dir="0" index="15" bw="16" slack="0"/>
<pin id="286" dir="0" index="16" bw="16" slack="0"/>
<pin id="287" dir="0" index="17" bw="16" slack="0"/>
<pin id="288" dir="0" index="18" bw="16" slack="0"/>
<pin id="289" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1421/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_float_safe_softmax3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="17" bw="16" slack="0"/>
<pin id="327" dir="0" index="18" bw="16" slack="0"/>
<pin id="328" dir="0" index="19" bw="16" slack="0"/>
<pin id="329" dir="0" index="20" bw="16" slack="0"/>
<pin id="330" dir="0" index="21" bw="16" slack="0"/>
<pin id="331" dir="0" index="22" bw="16" slack="0"/>
<pin id="332" dir="0" index="23" bw="16" slack="0"/>
<pin id="333" dir="0" index="24" bw="16" slack="0"/>
<pin id="334" dir="0" index="25" bw="16" slack="0"/>
<pin id="335" dir="0" index="26" bw="16" slack="0"/>
<pin id="336" dir="0" index="27" bw="16" slack="0"/>
<pin id="337" dir="0" index="28" bw="16" slack="0"/>
<pin id="338" dir="0" index="29" bw="16" slack="0"/>
<pin id="339" dir="0" index="30" bw="16" slack="0"/>
<pin id="340" dir="0" index="31" bw="16" slack="0"/>
<pin id="341" dir="0" index="32" bw="16" slack="0"/>
<pin id="342" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1386/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load0_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="63" slack="8"/>
<pin id="364" dir="0" index="3" bw="16" slack="0"/>
<pin id="365" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1365/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="63" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln1384_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1384/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="63" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln1421_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="63" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1421/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="gmem2_addr_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="63" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln1365_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="63" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1365/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="gmem0_addr_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="63" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/13 "/>
</bind>
</comp>

<comp id="415" class="1005" name="stage_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="9"/>
<pin id="417" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln4_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="63" slack="1"/>
<pin id="421" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln1384_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="3"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1384 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="63" slack="1"/>
<pin id="431" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="435" class="1005" name="gmem2_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="3"/>
<pin id="437" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="gmem0_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="104" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="104" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="104" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="104" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="104" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="104" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="104" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="104" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="104" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="104" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="104" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="100" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="102" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="102" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="120" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="229"><net_src comp="124" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="251"><net_src comp="114" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="252"><net_src comp="128" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="253"><net_src comp="132" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="254"><net_src comp="136" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="255"><net_src comp="140" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="256"><net_src comp="144" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="257"><net_src comp="148" pin="1"/><net_sink comp="231" pin=6"/></net>

<net id="258"><net_src comp="152" pin="1"/><net_sink comp="231" pin=7"/></net>

<net id="259"><net_src comp="156" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="260"><net_src comp="160" pin="1"/><net_sink comp="231" pin=9"/></net>

<net id="261"><net_src comp="164" pin="1"/><net_sink comp="231" pin=10"/></net>

<net id="262"><net_src comp="168" pin="1"/><net_sink comp="231" pin=11"/></net>

<net id="263"><net_src comp="172" pin="1"/><net_sink comp="231" pin=12"/></net>

<net id="264"><net_src comp="176" pin="1"/><net_sink comp="231" pin=13"/></net>

<net id="265"><net_src comp="180" pin="1"/><net_sink comp="231" pin=14"/></net>

<net id="266"><net_src comp="184" pin="1"/><net_sink comp="231" pin=15"/></net>

<net id="267"><net_src comp="188" pin="1"/><net_sink comp="231" pin=16"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="231" pin=17"/></net>

<net id="290"><net_src comp="118" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="269" pin=17"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="269" pin=18"/></net>

<net id="343"><net_src comp="122" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="308" pin=17"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="308" pin=18"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="308" pin=19"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="308" pin=20"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="308" pin=21"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="308" pin=22"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="308" pin=23"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="308" pin=24"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="308" pin=25"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="308" pin=26"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="308" pin=27"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="308" pin=28"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="308" pin=29"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="308" pin=30"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="308" pin=31"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="308" pin=32"/></net>

<net id="366"><net_src comp="126" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="0" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="375"><net_src comp="110" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="204" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="106" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="112" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="383"><net_src comp="192" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="106" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="110" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="210" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="106" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="112" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="408" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="418"><net_src comp="198" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="369" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="428"><net_src comp="379" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="385" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="438"><net_src comp="398" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="443"><net_src comp="408" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {20 21 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {11 12 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {13 14 15 16 17 18 19 20 21 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
  - Chain level:
	State 1
		br_ln1384 : 1
		call_ln1385 : 1
	State 2
		gmem2_addr : 1
		empty_41 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		gmem0_addr : 1
		empty : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_bf16_to_float_fu_231                 |    0    |    0    |  0.427  |    48   |    45   |
|   call   | grp_activation_accelerator_Pipeline_stage_2_store_fu_269 |    0    |    0    |  6.832  |   245   |   245   |
|          |              grp_float_safe_softmax3_fu_308              |    32   |   288   | 44.9905 |  25289  |  53157  |
|          | grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 |    0    |    0    |    0    |    65   |    36   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln1384_fu_379                    |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 config_r_read_read_fu_192                |    0    |    0    |    0    |    0    |    0    |
|   read   |                  stage_read_read_fu_198                  |    0    |    0    |    0    |    0    |    0    |
|          |                  out_r_read_read_fu_204                  |    0    |    0    |    0    |    0    |    0    |
|          |                   in0_read_read_fu_210                   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_216                   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_224                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                     trunc_ln4_fu_369                     |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_385                     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|   sext   |                    sext_ln1421_fu_395                    |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1365_fu_405                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                          |    32   |   288   | 52.2495 |  25647  |  53503  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    4   |    0   |    0   |    0   |
|                                    buf0                                   |   46   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    4   |    0   |    0   |    0   |
|                                     x                                     |    8   |    0   |    0   |    0   |
|                                    x_1                                    |    8   |    0   |    0   |    0   |
|                                    x_10                                   |    8   |    0   |    0   |    0   |
|                                    x_11                                   |    8   |    0   |    0   |    0   |
|                                    x_12                                   |    8   |    0   |    0   |    0   |
|                                    x_13                                   |    8   |    0   |    0   |    0   |
|                                    x_14                                   |    8   |    0   |    0   |    0   |
|                                    x_15                                   |    8   |    0   |    0   |    0   |
|                                    x_2                                    |    8   |    0   |    0   |    0   |
|                                    x_3                                    |    8   |    0   |    0   |    0   |
|                                    x_4                                    |    8   |    0   |    0   |    0   |
|                                    x_5                                    |    8   |    0   |    0   |    0   |
|                                    x_6                                    |    8   |    0   |    0   |    0   |
|                                    x_7                                    |    8   |    0   |    0   |    0   |
|                                    x_8                                    |    8   |    0   |    0   |    0   |
|                                    x_9                                    |    8   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   238  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| gmem0_addr_reg_440|   16   |
| gmem2_addr_reg_435|   16   |
|icmp_ln1384_reg_425|    1   |
| stage_read_reg_415|   32   |
| trunc_ln4_reg_419 |   63   |
|  trunc_ln_reg_429 |   63   |
+-------------------+--------+
|       Total       |   191  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_216 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_224  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  1.281  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |   288  |   52   |  25647 |  53503 |    -   |
|   Memory  |   238  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   191  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   270  |   288  |   53   |  25838 |  53521 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
