
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1074768294                       # Number of ticks simulated
final_tick                               400276909722                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208143                       # Simulator instruction rate (inst/s)
host_op_rate                                   274765                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  38513                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345476                       # Number of bytes of host memory used
host_seconds                                 27906.62                       # Real time elapsed on the host
sim_insts                                  5808557234                       # Number of instructions simulated
sim_ops                                    7667772931                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        18688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        11904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        64384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        19328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        64128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::total               249216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           93                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          501                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1947                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             953                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  953                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2858290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17387934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1310050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11075876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1548241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     59905005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3096481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19531652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2977386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17983411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1548241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     59666814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3215577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13576880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3096481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     13100498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               231878816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2858290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1310050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1548241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3096481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2977386                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1548241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3215577                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3096481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19650747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         113497952                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              113497952                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         113497952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2858290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17387934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1310050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11075876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1548241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     59905005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3096481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19531652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2977386                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17983411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1548241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     59666814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3215577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13576880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3096481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     13100498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              345376768                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          209845                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171766                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22184                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86304                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79690                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21218                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1030                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2005753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199130                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             209845                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       100908                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          63930                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         61506                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125060                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2370710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.976103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2108637     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27815      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32502      1.37%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17736      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           19736      0.83%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7527      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20765      0.88%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124239      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2370710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081418                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465251                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1988565                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        79339                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259584                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2241                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         40977                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463069                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2187                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         40977                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1992346                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          15948                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53928                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258077                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1460734                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1919                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031945                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6799825                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6799825                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328839                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            27374                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1824                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15806                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1456643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367186                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1930                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       468221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2370710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1795683     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230455      9.72%     85.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124622      5.26%     90.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86174      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75138      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38457      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9629      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6062      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4490      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2370710                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1312     43.65%     55.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1348     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144690     83.73%     83.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21346      1.56%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126294      9.24%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74690      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367186                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530455                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3006                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5110017                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1657334                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370192                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3499                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27240                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2442                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         40977                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11187                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1220                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457040                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140121                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25051                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345628                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118614                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21557                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193252                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187651                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74638                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.522091                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342755                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342658                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799238                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2093154                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520938                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381834                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230154                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22120                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2329733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1828406     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232614      9.98%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97405      4.18%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58682      2.52%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        39993      1.72%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26366      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13827      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10865      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21575      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2329733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21575                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3765188                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955082                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 206673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.577378                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.577378                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068269                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1865550                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364187                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2577375                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          233837                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       194901                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22951                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        89350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83696                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           24714                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2025788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1281596                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             233837                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       108410                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               266319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          64895                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         62622                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           127479                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2396493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.657804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.036410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2130174     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           16202      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20056      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           32616      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13393      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           17810      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           20303      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9691      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          136248      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2396493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090727                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.497249                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2013904                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        75873                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           264969                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         41581                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35277                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1566109                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         41581                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2016387                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           6238                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        63543                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           262616                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6121                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1555717                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2173323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7229506                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7229506                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1782879                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          390444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22080                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       146893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        75048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17126                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1516748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1443731                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       205935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       432778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2396493                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.325230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1786315     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       277164     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       114024      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        64085      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        86036      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27312      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        26473      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        13950      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2396493                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9956     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1376     10.89%     89.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1298     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1216934     84.29%     84.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19525      1.35%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       132363      9.17%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74732      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1443731                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.560156                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12630                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008748                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5298313                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1723054                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1403474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1456361                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31043                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1379                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         41581                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4747                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1517113                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       146893                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        75048                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26303                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1416602                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       129712                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        27129                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              204423                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          199641                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549630                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1403489                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1403474                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           840777                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2259524                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544536                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1037016                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1277939                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       239182                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2354912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1813134     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       275081     11.68%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        99840      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        49454      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45011      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19124      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        18993      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9006      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25269      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2354912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1037016                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1277939                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                189519                       # Number of memory references committed
system.switch_cpus1.commit.loads               115850                       # Number of loads committed
system.switch_cpus1.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            185184                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1150636                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26402                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25269                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3846764                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3075824                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 180882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1037016                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1277939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1037016                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.485376                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.485376                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402354                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402354                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6371173                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1963614                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1445841                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          201791                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       164497                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21323                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82227                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77045                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20227                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1963090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1194597                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             201791                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        97272                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               245179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          66599                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         57329                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           122501                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2310100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.628850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.996081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2064921     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12858      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20635      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           31150      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12797      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           14971      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           15847      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11364      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          125557      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2310100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078293                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463492                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1938628                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        82474                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           243424                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1396                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44177                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32791                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1448803                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44177                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1943546                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          38978                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        28199                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           240034                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        15157                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1445922                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          743                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2666                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         7737                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1197                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1979153                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6741816                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6741816                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1633404                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          345665                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          309                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            44157                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       146266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        80809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3953                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15673                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1440987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          310                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1346234                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2112                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       219942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       504521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2310100                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.266688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1736301     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       232790     10.08%     85.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       128748      5.57%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        84506      3.66%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        76967      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        23698      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17392      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5864      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3834      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2310100                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            402     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1453     42.75%     54.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1544     45.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1108683     82.35%     82.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        24801      1.84%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       133285      9.90%     94.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        79316      5.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1346234                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.522326                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3399                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002525                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5008078                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1661302                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1321364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1349633                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         6345                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        30543                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         5042                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1054                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44177                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28252                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1441297                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       146266                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        80809                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          160                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24744                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1326459                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       126332                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19774                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              205499                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          179923                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             79167                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.514653                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1321486                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1321364                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           782609                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1985028                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512677                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394256                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       978963                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1193702                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       248745                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21727                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2265923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.526806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1782292     78.66%     78.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       230389     10.17%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95566      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48677      2.15%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36672      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20884      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12860      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10782      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27801      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2265923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       978963                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1193702                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                191475                       # Number of memory references committed
system.switch_cpus2.commit.loads               115715                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165675                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1079296                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23275                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27801                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3680569                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2929147                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 267283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             978963                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1193702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       978963                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.632769                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.632769                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.379828                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.379828                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6021245                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1806158                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1372392                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195076                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175333                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17068                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       131942                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128326                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10634                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          530                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2067243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1111203                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195076                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       138960                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56798                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         30118                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126415                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2383761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2136990     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38394      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18343      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37868      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10561      0.44%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35461      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5139      0.22%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8526      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92479      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2383761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075688                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431136                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2022616                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        75523                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246095                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39249                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17254                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1233857                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39249                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2027806                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          48351                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13054                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           241887                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13411                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1231165                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           990                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        11671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1605149                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5565220                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5565220                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1263726                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          341413                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26178                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          316                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7403                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1222645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1132397                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1147                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       246249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       519188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2383761                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.475046                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.085417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1887172     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       153603      6.44%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       168826      7.08%     92.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98314      4.12%     96.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48618      2.04%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12599      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13976      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          347      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          306      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2383761                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1916     57.64%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           790     23.77%     81.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          618     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       882757     77.95%     77.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8187      0.72%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208579     18.42%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32800      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1132397                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439359                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3324                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002935                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4653026                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1469078                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1100926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1135721                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          930                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51180                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1281                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39249                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          26938                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1725                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1222814                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33268                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        18000                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1117056                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205412                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15341                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238188                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170108                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32776                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.433407                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1101290                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1100926                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668693                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1424710                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427149                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469354                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       872394                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       974230                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       248626                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16775                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2344512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.415536                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.287236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1986007     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138052      5.89%     90.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91334      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28015      1.19%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49145      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8789      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5739      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4942      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32489      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2344512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       872394                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        974230                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211645                       # Number of memory references committed
system.switch_cpus3.commit.loads               179658                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150336                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           848722                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32489                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3534866                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2485000                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 193622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             872394                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               974230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       872394                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.954380                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.954380                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.338481                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.338481                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5202892                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1427688                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1320557                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          195119                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       175300                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17105                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       132265                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          128441                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10646                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2068589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1111077                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             195119                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       139087                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               246959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          56826                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         29664                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           126492                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2384832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2137873     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           38528      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18372      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           37950      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           10606      0.44%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           35454      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5098      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8420      0.35%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           92531      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2384832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075704                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.431087                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2022179                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76853                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246283                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          273                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39241                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17330                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1233863                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39241                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2027563                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          48944                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13343                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           241966                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13772                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1231177                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           980                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        12044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1605450                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5564960                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5564960                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1264108                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          341332                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            26471                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       230443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        33255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          310                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         7413                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1222643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1132007                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1162                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       245866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       519809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2384832                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.474669                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.084311                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1887897     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       154086      6.46%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       168854      7.08%     92.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98238      4.12%     96.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        48684      2.04%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        12606      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        13833      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          337      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2384832                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1934     58.10%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           778     23.37%     81.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          617     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       882672     77.97%     77.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         8187      0.72%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       208283     18.40%     97.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        32791      2.90%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1132007                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.439208                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3329                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002941                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4653337                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1468694                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1100611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1135336                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          838                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        50682                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1268                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39241                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          26616                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1754                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1222812                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       230443                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        33255                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        18034                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1116620                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       205169                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        15387                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              237937                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          170082                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             32768                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.433238                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1100940                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1100611                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           668332                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1423612                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.427027                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.469462                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       872715                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       974551                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       248299                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16813                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2345591                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.415482                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.286920                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1986814     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       138304      5.90%     90.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91301      3.89%     94.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        27996      1.19%     95.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        49239      2.10%     97.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         8805      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5709      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4962      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        32461      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2345591                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       872715                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        974551                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                211744                       # Number of memory references committed
system.switch_cpus4.commit.loads               179757                       # Number of loads committed
system.switch_cpus4.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            150385                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           848994                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        32461                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3535967                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2484982                       # The number of ROB writes
system.switch_cpus4.timesIdled                  47495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 192551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             872715                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               974551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       872715                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.953293                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.953293                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.338605                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.338605                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5200620                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1427276                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1320286                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          202030                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       164630                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21315                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83111                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           77264                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20162                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          922                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1962240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1195406                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             202030                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        97426                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               245458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          66495                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         59256                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122469                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2311355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.996045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2065897     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12940      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20641      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31182      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12945      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15088      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15683      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11237      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          125742      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2311355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078386                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463806                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1938094                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        84082                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           243665                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1437                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44076                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32894                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1449756                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1071                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44076                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1942862                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          41318                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        27889                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           240448                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14753                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1446735                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          606                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2727                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7597                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1034                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1980047                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6745400                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6745400                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1634538                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          345487                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          310                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            43184                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       146544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        80870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4005                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16440                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1441828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1347293                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2165                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       220037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       504434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2311355                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582902                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266046                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1736681     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       233173     10.09%     85.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       129250      5.59%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84459      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77141      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23744      1.03%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17197      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5903      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3807      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2311355                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            380     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1452     42.78%     53.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1562     46.02%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1109486     82.35%     82.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24833      1.84%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       133428      9.90%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        79397      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1347293                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.522737                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3394                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002519                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5011499                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1662242                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1322437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1350687                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6400                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30760                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5065                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1059                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44076                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          30429                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1740                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1442139                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           45                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       146544                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        80870                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          161                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11583                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24730                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1327547                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       126365                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19745                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              205611                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          180093                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             79246                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515076                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1322554                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1322437                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           783036                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1986477                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.513093                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394183                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       979623                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1194516                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       248725                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21721                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2267279                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526850                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377298                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1782923     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       230892     10.18%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95748      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48782      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36660      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20858      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12913      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10650      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27853      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2267279                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       979623                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1194516                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                191589                       # Number of memory references committed
system.switch_cpus5.commit.loads               115784                       # Number of loads committed
system.switch_cpus5.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165787                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1080033                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23293                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27853                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3682667                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2930586                       # The number of ROB writes
system.switch_cpus5.timesIdled                  34975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 266028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             979623                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1194516                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       979623                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.630995                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.630995                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.380084                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.380084                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6025691                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1807627                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1373275                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          213112                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174482                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22618                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        86501                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81582                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21497                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1038                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2046366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1192693                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             213112                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       103079                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          62651                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         42707                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           126758                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2376348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.963920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2128825     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11374      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17914      0.75%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           24023      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           25553      1.08%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           21556      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           11420      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           18205      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          117478      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2376348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082685                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462753                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2025734                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        63777                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246931                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          355                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39544                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34793                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1461713                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39544                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2031645                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          12814                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        38013                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           241392                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12931                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1460463                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1597                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2038662                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6790104                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6790104                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1734369                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          304281                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            40567                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       137506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          811                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17798                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1457676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1374241                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          295                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       179943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       435302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2376348                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578300                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270667                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1795427     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       238476     10.04%     85.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121105      5.10%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        91493      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        71795      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        28685      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18434      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         9597      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1336      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2376348                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            287     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           907     37.14%     48.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1248     51.11%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1156343     84.14%     84.14% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20404      1.48%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       124458      9.06%     94.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72866      5.30%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1374241                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533192                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2442                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001777                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5127567                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1637986                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1351485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1376683                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2708                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        24732                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1501                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39544                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10061                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1146                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1458032                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       137506                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73260                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25743                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1353619                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116995                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20622                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              189842                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          191820                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72847                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525191                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1351569                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1351485                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           776642                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2093372                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524363                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371000                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1011185                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1244353                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       213683                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22678                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2336804                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.532502                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379224                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1825761     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       253552     10.85%     88.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        95736      4.10%     93.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45283      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38434      1.64%     96.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        22300      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        19503      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8654      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        27581      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2336804                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1011185                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1244353                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                184532                       # Number of memory references committed
system.switch_cpus6.commit.loads               112773                       # Number of loads committed
system.switch_cpus6.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            179389                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1121192                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25634                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        27581                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3767246                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2955634                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 201035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1011185                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1244353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1011185                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548874                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548874                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392330                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392330                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6090015                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1884455                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1354462                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2577383                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          213590                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       174876                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22469                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86614                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           81818                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21602                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1027                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2046574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1195230                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             213590                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       103420                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               248208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          62319                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         41949                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           126717                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2376299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.965623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2128091     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11443      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18055      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24135      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25558      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21644      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11518      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18124      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          117731      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2376299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082871                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463738                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2025914                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        63072                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           247587                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39360                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34855                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1464753                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39360                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2031852                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12240                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        37831                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           242035                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12972                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1463488                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1594                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2043149                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6804897                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6804897                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1739989                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          303142                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          181                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40687                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       137776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        73487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          800                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17919                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1460694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1377203                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       179349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       435698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2376299                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579558                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271526                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1794066     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       239070     10.06%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       121318      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        91651      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        71960      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28847      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18508      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9611      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1268      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2376299                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            292     11.93%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           907     37.07%     49.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1248     51.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1158614     84.13%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20467      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       124844      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        73107      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1377203                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534342                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2447                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001777                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5133444                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1640411                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1354692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1379650                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2792                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24628                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1484                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39360                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9516                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1143                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1461050                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       137776                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        73487                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12345                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25567                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1356811                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       117364                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20392                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              190451                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          192366                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             73087                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526430                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1354769                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1354692                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           778286                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2097996                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525608                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370966                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1014473                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1248437                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       212608                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22529                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2336939                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534219                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381245                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1824227     78.06%     78.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       254226     10.88%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96291      4.12%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45427      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38636      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22245      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19445      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8627      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27815      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2336939                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1014473                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1248437                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                185151                       # Number of memory references committed
system.switch_cpus7.commit.loads               113148                       # Number of loads committed
system.switch_cpus7.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            180015                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1124852                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25723                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27815                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3770156                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2961468                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 201084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1014473                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1248437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1014473                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.540613                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.540613                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393606                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393606                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6104728                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1888811                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1357525                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           344                       # number of misc regfile writes
system.l2.replacements                           1950                       # number of replacements
system.l2.tagsinuse                      32751.511985                       # Cycle average of tags in use
system.l2.total_refs                           746336                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34704                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.505763                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2029.219854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.251736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     82.128442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.765018                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     44.352724                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.641199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    226.379744                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.863227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     94.239889                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     21.991804                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     86.231248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.636334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    220.966114                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.633531                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     51.948915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     14.586753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     50.768443                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3521.256541                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2213.866527                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4774.990276                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4428.124283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4439.151930                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4763.990002                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2781.375452                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2807.151998                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.061927                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001354                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.006909                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000671                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002632                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006743                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001585                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000445                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001549                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.107460                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.067562                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.145721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.135136                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.135472                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.145385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.084881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.085667                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999497                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          430                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          273                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          286                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3314                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1728                       # number of Writeback hits
system.l2.Writeback_hits::total                  1728                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          289                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3329                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          433                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          273                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          608                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          407                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          417                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          609                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          287                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          289                       # number of overall hits
system.l2.overall_hits::total                    3329                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          145                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           93                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          164                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          447                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1841                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 106                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           93                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1947                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          146                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           93                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          503                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          164                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          151                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          501                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          110                       # number of overall misses
system.l2.overall_misses::total                  1947                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3600561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21807619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1634605                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14078109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1947609                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     67742941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3744781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     24754742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3793555                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     22985293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2033230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     67502095                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4031603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     17099082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4089852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     16575210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       277420887                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       140404                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      7721968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      8022779                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15885151                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3600561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     21948023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1634605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14078109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1947609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     75464909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3744781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     24754742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3793555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     22985293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2033230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     75524874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4031603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     17099082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4089852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     16575210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        293306038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3600561                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     21948023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1634605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14078109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1947609                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     75464909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3744781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     24754742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3793555                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     22985293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2033230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     75524874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4031603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     17099082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4089852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     16575210                       # number of overall miss cycles
system.l2.overall_miss_latency::total       293306038                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1056                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5155                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1728                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1728                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               121                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5276                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5276                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.252174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.426415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.288732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.267257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.423295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.286432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.277778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.357129                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876033                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.252159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.254098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.452745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.287215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.265845                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.451351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.284289                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.275689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369030                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.252159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.254098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.452745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.287215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.265845                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.451351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.284289                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.275689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369030                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150023.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150397.372414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148600.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151377.516129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149816.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149873.763274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 144030.038462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150943.548780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151742.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152220.483444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156402.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151011.398210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149318.629630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149991.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       157302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150683.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150690.324280                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       140404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 151411.137255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 148569.981481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149859.915094                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150023.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150328.924658                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148600.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151377.516129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149816.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150029.640159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 144030.038462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150943.548780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151742.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152220.483444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156402.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150748.251497                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149318.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149991.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       157302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150683.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150645.114535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150023.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150328.924658                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148600.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151377.516129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149816.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150029.640159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 144030.038462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150943.548780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151742.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152220.483444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156402.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150748.251497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149318.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149991.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       157302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150683.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150645.114535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  953                       # number of writebacks
system.l2.writebacks::total                       953                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1841                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            106                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1947                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2200143                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     13359222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       994203                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8664058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1190625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     41423010                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2230782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     15200665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2341049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     14191166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1274967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     41478693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2458922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     10456761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2580101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10168885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    170213252                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        81773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      4748642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      4878025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9708440                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2200143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     13440995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       994203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8664058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1190625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     46171652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2230782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     15200665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2341049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     14191166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1274967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     46356718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2458922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     10456761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2580101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10168885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    179921692                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2200143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     13440995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       994203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8664058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1190625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     46171652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2230782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     15200665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2341049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     14191166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1274967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     46356718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2458922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     10456761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2580101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10168885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    179921692                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.426415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.288732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.267257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.423295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.286432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.277778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.357129                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876033                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.252159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.254098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.452745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.287215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.265845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.451351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.284289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.275689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369030                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.252159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.254098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.452745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.287215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.265845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.451351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.284289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.275689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.369030                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91672.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92132.565517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90382.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93161.913978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91586.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91643.827434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 85799.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92686.981707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93641.960000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93981.231788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98074.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92793.496644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91071.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91725.973684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 99234.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92444.409091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92456.953829                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        81773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 93110.627451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 90333.796296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91589.056604                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91672.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92061.609589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90382.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93161.913978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91586.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91792.548708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 85799.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92686.981707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93641.960000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93981.231788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98074.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92528.379242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91071.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91725.973684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 99234.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92444.409091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92409.703133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91672.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92061.609589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90382.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93161.913978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91586.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91792.548708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 85799.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92686.981707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93641.960000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93981.231788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98074.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92528.379242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91071.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91725.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 99234.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92444.409091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92409.703133                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.213483                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132990                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.248521                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.213483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038804                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811240                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125028                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125028                       # number of overall hits
system.cpu0.icache.overall_hits::total         125028                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4808254                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4808254                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4808254                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4808254                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4808254                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4808254                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125060                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125060                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150257.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150257.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150257.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150257.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150257.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150257.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3902104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3902104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3902104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3902104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3902104                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3902104                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156084.160000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156084.160000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156084.160000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156084.160000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156084.160000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156084.160000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203491                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141561.067066                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   182.635482                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    73.364518                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.713420                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.286580                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86766                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72632                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          176                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159398                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159398                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159398                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159398                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1929                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1929                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           64                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1993                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1993                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1993                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1993                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    220653577                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    220653577                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7231841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7231841                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    227885418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    227885418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    227885418                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    227885418                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161391                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161391                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161391                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161391                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021749                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021749                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012349                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012349                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012349                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012349                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114387.546397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114387.546397                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 112997.515625                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 112997.515625                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114342.909182                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114342.909182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114342.909182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114342.909182                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu0.dcache.writebacks::total              225                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1414                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1414                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     51968072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51968072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       341004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       341004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     52309076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52309076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     52309076                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52309076                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003588                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90379.255652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90379.255652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        85251                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        85251                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90343.827288                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90343.827288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90343.827288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90343.827288                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               465.764400                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753003717                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1615887.804721                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.764400                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017251                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.746417                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       127465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         127465                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       127465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          127465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       127465                       # number of overall hits
system.cpu1.icache.overall_hits::total         127465                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2159753                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2159753                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2159753                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2159753                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2159753                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2159753                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       127479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       127479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       127479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       127479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       127479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       127479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000110                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154268.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154268.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154268.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154268.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154268.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154268.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1752399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1752399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1752399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1752399                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1752399                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       159309                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       159309                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       159309                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       159309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       159309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       159309                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   366                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               109335226                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              175780.106109                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   129.487821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   126.512179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.505812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.494188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        99670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          99670                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        73314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         73314                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          178                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       172984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          172984                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       172984                       # number of overall hits
system.cpu1.dcache.overall_hits::total         172984                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          944                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          944                       # number of overall misses
system.cpu1.dcache.overall_misses::total          944                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     95297486                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     95297486                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     95297486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     95297486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     95297486                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     95297486                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       100614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       100614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       173928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       173928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       173928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       173928                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009382                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005428                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100950.726695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100950.726695                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100950.726695                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100950.726695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100950.726695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100950.726695                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu1.dcache.writebacks::total               77                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          578                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          578                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          366                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     32990610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     32990610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     32990610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     32990610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     32990610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32990610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90138.278689                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90138.278689                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90138.278689                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90138.278689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90138.278689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90138.278689                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.640494                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753314331                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1497642.805169                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.640494                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020257                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805514                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       122487                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         122487                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       122487                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          122487                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       122487                       # number of overall hits
system.cpu2.icache.overall_hits::total         122487                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2280771                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2280771                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2280771                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2280771                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2280771                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2280771                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       122501                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       122501                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       122501                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       122501                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       122501                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       122501                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162912.214286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162912.214286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162912.214286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162912.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162912.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162912.214286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2059471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2059471                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2059471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2059471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2059471                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2059471                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158420.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158420.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158420.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158420.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158420.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158420.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1110                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125534164                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1366                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              91899.095168                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   194.757828                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    61.242172                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.760773                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.239227                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        92839                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          92839                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        74977                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         74977                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          156                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       167816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          167816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       167816                       # number of overall hits
system.cpu2.dcache.overall_hits::total         167816                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2460                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2460                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          384                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2844                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2844                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2844                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2844                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    305052986                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    305052986                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     68688666                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     68688666                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    373741652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    373741652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    373741652                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    373741652                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        95299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        95299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       170660                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       170660                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       170660                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       170660                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025813                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025813                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005095                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016665                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016665                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016665                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016665                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124005.278862                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124005.278862                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 178876.734375                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178876.734375                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 131414.082982                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131414.082982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 131414.082982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131414.082982                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          561                       # number of writebacks
system.cpu2.dcache.writebacks::total              561                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1400                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1400                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          333                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          333                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1733                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1733                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1060                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1111                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1111                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1111                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1111                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    113622862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    113622862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8223017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8223017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121845879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121845879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121845879                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121845879                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011123                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000677                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000677                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006510                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006510                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006510                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006510                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107191.379245                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107191.379245                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 161235.627451                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 161235.627451                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 109672.258326                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109672.258326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 109672.258326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109672.258326                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.862233                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646509944                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1169095.739602                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.746749                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115484                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038056                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841531                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879587                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126383                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126383                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126383                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126383                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126383                       # number of overall hits
system.cpu3.icache.overall_hits::total         126383                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4665858                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4665858                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4665858                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4665858                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4665858                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4665858                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126415                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126415                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126415                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126415                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 145808.062500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 145808.062500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 145808.062500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 145808.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 145808.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 145808.062500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4043546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4043546                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4043546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4043546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4043546                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4043546                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 149760.962963                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 149760.962963                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 149760.962963                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 149760.962963                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 149760.962963                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 149760.962963                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   571                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270625                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   827                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182914.903265                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.528856                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.471144                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.591910                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.408090                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189043                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189043                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       220854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          220854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       220854                       # number of overall hits
system.cpu3.dcache.overall_hits::total         220854                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1899                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1899                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1914                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1914                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1914                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1914                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    190833354                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    190833354                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1294323                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1294323                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    192127677                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    192127677                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    192127677                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    192127677                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       190942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       190942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       222768                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       222768                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       222768                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       222768                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009945                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009945                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008592                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008592                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008592                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008592                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100491.497630                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100491.497630                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86288.200000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86288.200000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100380.186520                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100380.186520                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100380.186520                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100380.186520                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu3.dcache.writebacks::total               62                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1331                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1331                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1343                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1343                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1343                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1343                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          568                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          571                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          571                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     53292301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     53292301                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       200681                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       200681                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     53492982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     53492982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     53492982                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     53492982                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002563                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002563                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002563                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002563                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93824.473592                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93824.473592                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66893.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66893.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93682.980736                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93682.980736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93682.980736                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93682.980736                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               547.990837                       # Cycle average of tags in use
system.cpu4.icache.total_refs               646510022                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1171213.807971                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    22.875322                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.115516                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.036659                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841531                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.878190                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       126461                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         126461                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       126461                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          126461                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       126461                       # number of overall hits
system.cpu4.icache.overall_hits::total         126461                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           31                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           31                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           31                       # number of overall misses
system.cpu4.icache.overall_misses::total           31                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4753475                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4753475                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4753475                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4753475                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4753475                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4753475                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       126492                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       126492                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       126492                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       126492                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       126492                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       126492                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153337.903226                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153337.903226                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153337.903226                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153337.903226                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153337.903226                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153337.903226                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4120348                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4120348                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4120348                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4120348                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4120348                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4120348                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158474.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158474.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158474.923077                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158474.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158474.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158474.923077                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   568                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151270546                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   824                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              183580.759709                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   151.706602                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   104.293398                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.592604                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.407396                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       188964                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         188964                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        31811                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           81                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           77                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       220775                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          220775                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       220775                       # number of overall hits
system.cpu4.dcache.overall_hits::total         220775                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1847                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1847                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1862                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1862                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1862                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1862                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    183359779                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    183359779                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1214692                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1214692                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    184574471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    184574471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    184574471                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    184574471                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       190811                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       190811                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       222637                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       222637                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       222637                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       222637                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009680                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009680                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000471                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008363                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008363                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008363                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008363                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 99274.379534                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 99274.379534                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80979.466667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80979.466667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 99126.998389                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 99126.998389                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 99126.998389                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 99126.998389                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu4.dcache.writebacks::total               61                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1282                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1282                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1294                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1294                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1294                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1294                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          565                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          565                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          568                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     52333790                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     52333790                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     52526090                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     52526090                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     52526090                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     52526090                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002551                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002551                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92626.176991                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92626.176991                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92475.510563                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92475.510563                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92475.510563                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92475.510563                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               502.635628                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753314299                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1497642.741551                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.635628                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020249                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.805506                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122455                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122455                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122455                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122455                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122455                       # number of overall hits
system.cpu5.icache.overall_hits::total         122455                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2394720                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2394720                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2394720                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2394720                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2394720                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2394720                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122469                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122469                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122469                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122469                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122469                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122469                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 171051.428571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 171051.428571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 171051.428571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 171051.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 171051.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 171051.428571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2143074                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2143074                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2143074                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2143074                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2143074                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2143074                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164851.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164851.846154                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164851.846154                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164851.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164851.846154                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164851.846154                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1110                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125534092                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1366                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              91899.042460                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   193.768660                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    62.231340                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.756909                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.243091                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        92727                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          92727                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75016                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75016                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          157                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          150                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       167743                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          167743                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       167743                       # number of overall hits
system.cpu5.dcache.overall_hits::total         167743                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2526                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2526                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          390                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2916                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2916                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2916                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2916                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    311463727                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    311463727                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     69885576                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69885576                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    381349303                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    381349303                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    381349303                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    381349303                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        95253                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        95253                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        75406                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        75406                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       170659                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       170659                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       170659                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       170659                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026519                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026519                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005172                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005172                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017087                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017087                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017087                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017087                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 123303.138163                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 123303.138163                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 179193.784615                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 179193.784615                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 130778.224623                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 130778.224623                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 130778.224623                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 130778.224623                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          565                       # number of writebacks
system.cpu5.dcache.writebacks::total              565                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1470                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          336                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          336                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1806                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1806                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1806                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1806                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1056                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           54                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1110                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1110                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1110                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    113413217                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    113413217                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8523689                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8523689                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    121936906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    121936906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    121936906                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    121936906                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011086                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011086                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000716                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006504                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006504                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006504                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006504                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107398.879735                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 107398.879735                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 157846.092593                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 157846.092593                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 109853.068468                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 109853.068468                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 109853.068468                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 109853.068468                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.707848                       # Cycle average of tags in use
system.cpu6.icache.total_refs               749560668                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1490180.254473                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.707848                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023570                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.784788                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       126725                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         126725                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       126725                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          126725                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       126725                       # number of overall hits
system.cpu6.icache.overall_hits::total         126725                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.cpu6.icache.overall_misses::total           33                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5072170                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5072170                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5072170                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5072170                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5072170                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5072170                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       126758                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       126758                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       126758                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       126758                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       126758                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       126758                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000260                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000260                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153702.121212                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153702.121212                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153702.121212                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153702.121212                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153702.121212                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153702.121212                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4380213                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4380213                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4380213                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4380213                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4380213                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4380213                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156436.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156436.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156436.178571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156436.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156436.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156436.178571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   401                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               113237254                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              172355.028919                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   139.044325                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   116.955675                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.543142                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.456858                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        85976                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          85976                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71410                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71410                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          173                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          172                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       157386                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          157386                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       157386                       # number of overall hits
system.cpu6.dcache.overall_hits::total         157386                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1263                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1263                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1278                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1278                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1278                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1278                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    141769157                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    141769157                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1198475                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1198475                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    142967632                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    142967632                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    142967632                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    142967632                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        87239                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        87239                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71425                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71425                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       158664                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       158664                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       158664                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       158664                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014477                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014477                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000210                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000210                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008055                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008055                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008055                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008055                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112247.946952                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112247.946952                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79898.333333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79898.333333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111868.256651                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111868.256651                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111868.256651                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111868.256651                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu6.dcache.writebacks::total               89                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          865                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          865                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          877                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          877                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          877                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          877                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          398                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          401                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          401                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     36981544                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     36981544                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     37173844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     37173844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     37173844                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     37173844                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002527                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002527                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92918.452261                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92918.452261                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92702.852868                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92702.852868                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92702.852868                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92702.852868                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.741525                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749560627                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1490180.172962                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.741525                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023624                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784842                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       126684                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         126684                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       126684                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          126684                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       126684                       # number of overall hits
system.cpu7.icache.overall_hits::total         126684                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.cpu7.icache.overall_misses::total           33                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5207287                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5207287                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5207287                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5207287                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5207287                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5207287                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       126717                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       126717                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       126717                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       126717                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       126717                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       126717                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000260                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000260                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157796.575758                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157796.575758                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157796.575758                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157796.575758                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157796.575758                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157796.575758                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4538595                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4538595                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4538595                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4538595                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4538595                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4538595                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162092.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162092.678571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162092.678571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162092.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162092.678571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162092.678571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   399                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113237700                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   655                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172881.984733                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   139.091917                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   116.908083                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.543328                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.456672                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        86180                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          86180                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71652                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71652                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          173                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          172                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       157832                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          157832                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       157832                       # number of overall hits
system.cpu7.dcache.overall_hits::total         157832                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1250                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1250                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1266                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1266                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1266                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1266                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    139326997                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    139326997                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1241352                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1241352                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    140568349                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    140568349                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    140568349                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    140568349                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        87430                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        87430                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        71668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        71668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       159098                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       159098                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       159098                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       159098                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014297                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014297                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000223                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.007957                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.007957                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.007957                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.007957                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111461.597600                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111461.597600                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77584.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77584.500000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111033.451027                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111033.451027                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111033.451027                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111033.451027                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.dcache.writebacks::total               88                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          854                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          854                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          867                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          867                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          867                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          867                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          396                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          399                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          399                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     36584743                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     36584743                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192442                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192442                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     36777185                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     36777185                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     36777185                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     36777185                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004529                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004529                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002508                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002508                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002508                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002508                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92385.714646                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92385.714646                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64147.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64147.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92173.395990                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92173.395990                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92173.395990                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92173.395990                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
