
<!DOCTYPE html>
<html lang="zh-CN">
<head>
 <meta name="viewport" content="width=device-width, initial-scale=1" />
<meta HTTP-EQUIV="pragma" CONTENT="no-cache"> 
<meta HTTP-EQUIV="Cache-Control" CONTENT="no-cache, must-revalidate"> 
<meta HTTP-EQUIV="expires" CONTENT="0"> 
<title>Verilog99题——12-21题 | 1/2顶点</title>	

<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<script type="text/javascript">
function getCSS()
{
        datetoday = new Date();
        timenow=datetoday.getTime();
        datetoday.setTime(timenow);
        thehour = datetoday.getHours();

        if (thehour<8)

            display = "https://halftop.github.io/media/css/night.css";

       else if (thehour>20)

            display = "https://halftop.github.io/media/css/night.css";   

        else if (thehour>8)
           
            display = "https://halftop.github.io/media/css/day.css";

        else if (thehour<20)

            display = "https://halftop.github.io/media/css/day.css";
      

var css = '<';
        css+='link rel="stylesheet" href='+display+' \/';
        css+='>';
        document.write(css);
}
</script>
<link href="https://fonts.googleapis.com/css?family=Dancing+Script|Noto+Sans+SC:300|Montserrat&display=swap" rel="stylesheet">
<link href="https://at.alicdn.com/t/font_1306644_jwtuc2zzbrd.css" rel="stylesheet" />
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<script type='text/javascript' src='https://halftop.github.io/media/scripts/script.js'></script>
<link href="https://cdn.bootcss.com/animate.css/3.5.2/animate.min.css" rel="stylesheet" />
  <script src="https://cdn.bootcss.com/wow/1.1.2/wow.min.js"></script>
  <script src="https://cdn.bootcss.com/highlight.js/9.15.8/highlight.min.js"></script>
  <script>hljs.initHighlightingOnLoad();</script>
  <script>wow=new WOW({boxClass:'wow',animateClass:'animated',offset:0,mobile:true,live:true});wow.init();</script>

<script type="text/javascript">
window.onload=getCSS();
</script>


 	
</head>
<body class="post-template-default single single-post postid-70 single-format-standard">
    <div id="wrapper">
        
			
		<header id="header" class="site-header" 
		
		>
			<div class="site-branding">
									<h1 class="site-title"><a href="https://halftop.github.io" rel="home">1/2顶点</a></h1>
										
					<h2 class="site-description">    有输入有输出，才是正确的学习方式    </h2>
										
							</div>
			<nav id="nav-wrapper">
				<div class="container">
					<div class="nav-toggle">
						<div class="bars">
							<div class="bar"></div>
							<div class="bar"></div>
							<div class="bar"></div>
						</div>
					</div>
					<div class="clear"></div>
					<ul id="" class="dove">
		 
     			
<li>
	 
	<a  href="/"> 首页</a></li>
	
    
     			
<li>
	 
	<a  href="/archives"> 归档</a></li>
	
    
     			
<li>
	 
	<a  href="/tags"> 标签</a></li>
	
    
     			
<li>
	 
	<a  href="/post/about"> 关于</a></li>
	
    

</ul>
</li>		
		
</ul>				</div>
			</nav>
						<div class="jingge">

			
<a  href="https://halftop.github.io/atom.xml" target="_blank" ><i class="iconfont icon-rss"></i></a>
 
    

    
			
<a  href="https://github.com/halftop" target="_blank" ><i class="iconfont icon-github"></i></a>
 
    

    

    

    

    

    

    

    

    

    
        </header>

		<div id="content" class="container">
			<div class="row">
	<div class="col-md-8 site-main">
				
<article id="post-70" class="post-70 post type-post status-publish format-standard hentry category-5 tag-10 tag-9 tag-11">

	
	                      
		<div class="entry-content">
			<h1 class="wow swing entry-title">Verilog99题——12-21题</h1>
<div class="entry-meta">
<div class="wow bounce">
	<i class="iconfont icon-rili"> <time class="lately-a" datetime="2019-04-02 16:31:20" itemprop="datePublished" pubdate="">2019-04-02</time></i>
	          </div>
			
</span>
													 
		</div>
                  
			<div class="wow slideInLeft entry-summary song">
				<h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；<br>
8-21题是组合逻辑相关；<br>
这篇把剩下的组合逻辑相关的题目全部写完。</p>
 <!-- more --> 
<p><ul class="markdownIt-TOC">
<li>
<ul>
<li><a href="#%E5%89%8D%E8%A8%80">前言</a>
<ul>
<li><a href="#%E9%A2%98%E7%9B%AE012">题目012</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0">verilog描述</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF%E5%8F%8A%E7%94%B5%E8%B7%AF%E5%9B%BE">思路及电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE013">题目013</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-2">verilog描述</a></li>
<li><a href="#%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE">门级电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE014">题目014</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-3">verilog描述</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF%E5%8F%8A%E7%94%B5%E8%B7%AF%E5%9B%BE-2">思路及电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE015">题目015</a>
<ul>
<li><a href="#%E6%80%9D%E8%B7%AF">思路</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-4">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE016">题目016</a>
<ul>
<li><a href="#%E6%B3%A8%E6%84%8F">注意</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-5">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE017">题目017</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-6">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE018">题目018</a>
<ul>
<li><a href="#%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86">基础知识</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF-2">思路</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-7">verilog描述</a></li>
<li><a href="#testbench">testbench</a></li>
<li><a href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C">仿真结果</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE019">题目019</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-8">verilog描述</a></li>
<li><a href="#%E6%B3%A8%E6%84%8F-2">注意</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE020">题目020</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-9">verilog描述</a></li>
<li><a href="#%E9%99%84%E5%8A%A0%E9%A2%98">附加题</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE021">题目021</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-10">verilog描述</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</p>
<h3 id="题目012">题目012</h3>
<p><strong>012.设计1bit全加器，采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述">verilog描述</h4>
<pre><code class="language-v">module full_adder(
	input	a,b,cin,
	output	out,cout
);

assign {cout,out} = a + b + cin;

//assign out = a^b^cin;
//assign cout = a&amp;b|b&amp;cin|a&amp;cin;

endmodule
</code></pre>
<h4 id="思路及电路图">思路及电路图</h4>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1ced1dd7bf.png" alt="思路及电路图" title="思路及电路图" width="500
    ">
</center>
<h3 id="题目013">题目013</h3>
<p><strong>013.设计2-4译码器。采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述-2">verilog描述</h4>
<pre><code class="language-v">module decoder2_4(
	input		[1:0]	a,
	output	reg	[3:0]	b
);
always @ (*)
	case(a)
		2'b00:b=4'b1110;
		2'b01:b=4'b1101;
		2'b10:b=4'b1011;
		2'b11:b=4'b0111;
		default:b=4'b1111;
	endcase
endmodule
</code></pre>
<h4 id="门级电路图">门级电路图</h4>
<p>电路图在下面，因为反相器、与非门和或非门是cmos集成电路的基本单元，所以选择了这样的实现形式。</p>
<figure class="half">
	<img src="https://i.loli.net/2019/04/25/5cc1cef303097.png" alt="卡诺图化简" title="卡诺图化简" width="220">
	<img src="https://i.loli.net/2019/04/25/5cc1cefe5b34f.jpg" alt="2-4译码器门级电路图" title="2-4译码器门级电路图">
</figure>
<h3 id="题目014">题目014</h3>
<p><strong>014.设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述-3">verilog描述</h4>
<pre><code class="language-v">module BCD_Decoder(
	input		[3:0]	A,
	//output	reg	[9:0]	Y_L
	output		[9:0]	Y_L
);

always @ (*)
	case(A)
		4'd0:Y_L=10'b11_1111_1110;
		4'd1:Y_L=10'b11_1111_1101;
		4'd2:Y_L=10'b11_1111_1011;
		4'd3:Y_L=10'b11_1111_0111;
		4'd4:Y_L=10'b11_1110_1111;
		4'd5:Y_L=10'b11_1101_1111;
		4'd6:Y_L=10'b11_1011_1111;
		4'd7:Y_L=10'b11_0111_1111;
		4'd8:Y_L=10'b10_1111_1111;
		4'd9:Y_L=10'b01_1111_1111;
		default:Y_L=10'b11_1111_1111;
	endcase
/*
assign Y_L[0] = ~(~A[3] &amp; ~A[2] &amp; ~A[1] &amp; ~A[0]);
assign Y_L[1] = ~(~A[3] &amp; ~A[2] &amp; ~A[1] &amp; A[0]);
assign Y_L[2] = ~(~A[3] &amp; ~A[2] &amp; A[1]  &amp; ~A[0]);
assign Y_L[3] = ~(~A[3] &amp; ~A[2] &amp; A[1]  &amp; A[0]);
assign Y_L[4] = ~(~A[3] &amp; A[2]  &amp; ~A[1] &amp; ~A[0]);
assign Y_L[5] = ~(~A[3] &amp; A[2]  &amp; ~A[1] &amp; A[0]);
assign Y_L[6] = ~(~A[3] &amp; A[2]  &amp; A[1]  &amp; ~A[0]);
assign Y_L[7] = ~(~A[3] &amp; A[2]  &amp; A[1]  &amp; A[0]);
assign Y_L[8] = ~(A[3]  &amp; ~A[2] &amp; ~A[1] &amp; ~A[0]);
assign Y_L[9] = ~(A[3]  &amp; ~A[2] &amp; ~A[1] &amp; A[0]);
*/
endmodule
</code></pre>
<h4 id="思路及电路图-2">思路及电路图</h4>
<figure class="third">
    <img src="https://i.loli.net/2019/04/25/5cc1cf28606f4.png" alt="BCD译码器功能表" title="BCD译码器功能表">
    <img src="https://i.loli.net/2019/04/25/5cc1cf9069464.jpg" alt="门级电路图" title="门级电路图">
    <img src="https://i.loli.net/2019/04/25/5cc1cf4c6a932.png" alt="Vivado综合的门级电路图" title="Vivado综合的门级电路图">
</figure>
<h3 id="题目015">题目015</h3>
<p><strong>用verilog设计8bit奇偶校验电路。</strong></p>
<h4 id="思路">思路</h4>
<p>这道题照抄答案：</p>
<ol>
<li>奇校验的含义：原数和校验位中共有奇数个1</li>
<li>偶校验的含义：原数和校验位中共有偶数个1</li>
<li>logic[7:0] data；则data自异或的结果为：若data中有奇数个1，则^data = 1；若data中有偶数个1，则^data = 0。对于这一点，可以这么理解：若有奇数个1，则有奇数个0，所以<code>^data = （奇数个1逐位异或的结果） ^ （奇数个0逐位异或的结果） = 1 ^ 0 = 1</code>；若有偶数个1，则有偶数个0，所以<code>^data = （偶数个1逐位异或的结果） ^ （偶数个0逐位异或的结果） = 0 ^ 0 =0</code>。</li>
</ol>
<h4 id="verilog描述-4">verilog描述</h4>
<pre><code class="language-v">module odd_even_check(
	input [7:0] din;
	output 		dout_even;
	output 		dout_odd;
);

assign dout_odd = ^din;        //奇校验位
assign dout_even = ~dout_odd;    //偶校验位

endmodule
</code></pre>
<h3 id="题目016">题目016</h3>
<p><strong>用verilog描述一个多路复用器，输入的通道数目N，每一路的位宽为M。</strong></p>
<h4 id="注意">注意</h4>
<p>Verilog不允许在端口定义二维数组。</p>
<h4 id="verilog描述-5">verilog描述</h4>
<p>思路大概就是这样，但是这个仿真没做通，还不确定是否正确。</p>
<pre><code class="language-v">module test
#(
	parameter N	= 8,
	parameter M	= 8
)
(
	input	[N*M-1:0]	i_data,
	input	[clogb2(N):0]	i_sel,
	output	[M-1:0]	o_data
);

assign o_data = i_data[(M*i_sel)+:M];

function integer clogb2 (input integer depth);
	begin
		for(clogb2=0; depth&gt;0; clogb2=clogb2+1)
		depth = depth &gt;&gt; 1;
	end
endfunction
endmodule
</code></pre>
<h3 id="题目017">题目017</h3>
<p>第十七题.用Verilog实现 <code>z = abs(x - y)</code></p>
<ol>
<li>x和y是8bit无符号数</li>
<li>x和y是8bit有符号数(2补码)</li>
</ol>
<h4 id="verilog描述-6">verilog描述</h4>
<p>无符号数：</p>
<pre><code class="language-v">module abs(
    input   [7:0]   i_x,
    input   [7:0]   i_y,
    output [7:0]   o_z
    );

assign  o_z= (i_x &gt; i_y) ? (i_x - i_y) : (i_y - i_x);

endmodule
</code></pre>
<p>有符号数：这里有大神提了问题——两个减法器的mux，和一个减法一个abs，哪个逻辑面积更小？可以用工具跑跑看。（待解决）</p>
<ol>
<li>两个减法器的mux:</li>
</ol>
<pre><code class="language-v">module abs(
    input  signed [7:0]   i_x,
    input  signed [7:0]   i_y,
    output        [8:0]   o_z
    );

wire   signed [8:0]   z_r;
assign  z_r = (i_x &gt; i_y) ? (i_x - i_y) : (i_y - i_x);

assign  o_z = z_r;

endmodule
</code></pre>
<ol start="2">
<li>一个减法器、一个abs：若有符号数为负数则有<code>|A|=~A+1</code></li>
</ol>
<pre><code class="language-v">module abs(
    input  signed [7:0]   i_x,
    input  signed [7:0]   i_y,
    output        [8:0]   o_z
    );

wire   signed [8:0]   dout_r;
assign  dout_r = i_x - i_y;

assign  o_z = (dout_r[8] == 1'b1)? (~dout_r + 1'b1):dout_r;

endmodule
</code></pre>
<h3 id="题目018">题目018</h3>
<p><strong>018.用Verilog实现取整函数（ceil、floor、round）。以5bit为例，小数部分1位，取整后保留4bit。</strong></p>
<blockquote>
<p>wire [4:0] data;<br>
wire [3:0] data_ceil;<br>
wire [3:0] data_floor;<br>
wire [3:0] data_round;</p>
</blockquote>
<h4 id="基础知识">基础知识</h4>
<p>floor(x)，表示不超过x的整数中最大的一个。朝负无穷方向取整。<br>
ceil(x)，表示不小于x的整数中最小的一个。朝正无穷方向取整。<br>
round(x)四舍五入到最近的整数。</p>
<h4 id="思路-2">思路</h4>
<p>data为有符号数（2补码），只有1bit的小数位，精度有限，所以假设data都是小数，例如整数部分是7，则data只能表示大于7.5或小于7.5的小数，不表示整数7。<br>
floor——非负取整即可，负数取整减一；<br>
ceil——正数，取整+1，非正数取整即可；<br>
round——小数位为1，取整+1；小数位为0，取整即可。</p>
<h4 id="verilog描述-7">verilog描述</h4>
<pre><code class="language-v">module test18(
    input   [4:0] data      ,
    output  [3:0] data_ceil ,
    output  [3:0] data_floor,
    output  [3:0] data_round
    );
    assign data_ceil = data[4] == 1'b0 ? {1'b0,data[3:1]+1'b1} : data[4:1];
    assign data_floor = data[4] == 1'b0 ? data[4:1] : data[4:1]-1'b1;
    assign data_round = data[0] == 1'b0 ? data[4:1] : data[4:1]+1'b1;
endmodule
</code></pre>
<h4 id="testbench">testbench</h4>
<pre><code class="language-v">module tb18(    );

reg             [4:0] data      ;
wire            [3:0] data_ceil ;
wire            [3:0] data_floor;
wire            [3:0] data_round;

reg signed [3:0] data_int = -4'sd8;
reg              data_dec = 1'b1;

initial
fork
  repeat(15) #20 data_int = data_int + 2'sd1;
  repeat(30) #10 data_dec = ~ data_dec;
join

always @ (*) data = {data_int,data_dec};

test18 int_get(
  .data        ( data      ),
  .data_ceil   ( data_ceil ),
  .data_floor  ( data_floor),
  .data_round  ( data_round)
);

endmodule
</code></pre>
<h4 id="仿真结果">仿真结果</h4>
<p>仿真结果见图，其中有两处溢出，分别在data_floor最左和data_ceil最右。本题限定条件下无法解决（增加位宽即可）。</p>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1cfc7986c1.jpg" alt="仿真结果" title="仿真结果">
</center>
<h3 id="题目019">题目019</h3>
<p>第十九题.用verilog实现乘法<code>y = a * b</code><br>
a和b都是8bit，考虑三种情况：</p>
<ol>
<li>都是无符号数</li>
<li>都是有符号数</li>
<li>a是有符号数，b是无符号数</li>
</ol>
<h4 id="verilog描述-8">verilog描述</h4>
<pre><code class="language-v">//1)
module test19(
    input       [ 7:0]  i_a     ,
    input       [ 7:0]  i_b     ,
    output      [15:0]  o_y
    );

    assign o_y = i_a * i_b;
endmodule
</code></pre>
<pre><code class="language-v">//2)
module test19(
    input    signed   [ 7:0]  i_a     ,
    input    signed   [ 7:0]  i_b     ,
    output   signed   [14:0]  o_y
    );

    assign o_y = i_a * i_b;
endmodule
</code></pre>
<pre><code class="language-v">//3)
module test19(
    input    signed   [ 7:0]  i_a     ,
    input             [ 7:0]  i_b     ,
    output   signed   [15:0]  o_y
    );
    wire    signed  [8:0]   b_r;
    assign b_r = {1'b0,i_b};

    assign o_y = i_a * b_r;
endmodule
</code></pre>
<h4 id="注意-2">注意</h4>
<p>第3小问若直接用<code>$signed()</code>机制（即<code>assign o_y = i_a * $signed(i_b);</code>）的话，计算结果并不同，比如：a为127，b为255，y=127*255=32385；使用<code>$signed()</code>的话，<code>y=127*$signed(255)=127*(-1)=-127</code>。要注意两者的区别。可以按照如下方法：</p>
<pre><code class="language-v"> module test19(
    input    signed   [ 7:0]  i_a     ,
    input             [ 7:0]  i_b     ,
    output   signed   [15:0]  o_y
    );
    assign o_y = i_a * $signed({1'b0,i_b});
endmodule
</code></pre>
<h3 id="题目020">题目020</h3>
<p><strong>020.输入一个8bit数，统计其中1的个数。</strong></p>
<h4 id="verilog描述-9">verilog描述</h4>
<pre><code class="language-v">module test_20(
	input 	[7:0]	i_data,
	output	[2:0]	o_count
);
assign o_count = ( ( (i_data[0] + i_data[1]) + (i_data[2] + i_data[3]) ) + ( (i_data[4] +  i_data[5]) + (i_data[6] + i_data[7]) ) );

endmodule
</code></pre>
<h4 id="附加题">附加题</h4>
<p><strong>本题至少使用多少个1bit全加器</strong></p>
<p>下图使用八个1来说明。</p>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1d0100827f.png" alt="全加器计数" title="全加器计数" width="300">
</center>
<h3 id="题目021">题目021</h3>
<p><strong>021.求三个数的最大值：</strong></p>
<blockquote>
<p>y = max(a,b,c)<br>
wire [3:0] a,b,c;</p>
</blockquote>
<h4 id="verilog描述-10">verilog描述</h4>
<pre><code class="language-v">module test21(
    input   signed [3:0] a,b,c,
    output  reg [3:0] max
    );
    always @ (*) begin
        if (a &gt;= b &amp;&amp; a &gt;= c)
            max = a;
        else if (b &gt;= a &amp;&amp; b &gt;= c)
            max = b;
        else if (c &gt;= b &amp;&amp; c &gt;= a)
            max = c;
        else
            max = max;
    end
endmodule
</code></pre>

							</div>
	<div class="wow bounceInDown vt-post-tags">
 
				<a href="https://halftop.github.io/tag/DztcUtg4_" rel="tag">Verilog99题</a>	
				 
				<a href="https://halftop.github.io/tag/9rG5j0Nww" rel="tag">FPGA</a>	
				 
				<a href="https://halftop.github.io/tag/ADa051R6R" rel="tag">Verilog HDL</a>	
				 
				<a href="https://halftop.github.io/tag/bwS6E4Jqc" rel="tag">学习笔记</a>	
				 
					</div>						
<nav class="navigation3 post-navigation3" role="navigation">
		
		<div class="nav-links3">
      
		<div class="wow bounceInLeft nav-previous3"><a href="https://halftop.github.io/post/verilog-day1" rel="prev"> Verilog没有葵花宝典——day1（进制与编码）</a></div>
		 
		 
		<div class="wow bounceInRight nav-next3"><a href="https://halftop.github.io/post/verilog99_10" rel="next"> verilog99题——10题</a></div>
		
		</div>
	</nav>
	<div class="wow rollIn author-info" style="visibility: visible; animation-name: rollIn;">
	<div class="author-avatar pull-left"><img src="https://halftop.github.io/images/avatar.png" ></div>
 
	<div class="author-description"><div class="author-title"><div class="author-link" rel="author">halftop</div></div>


	<p class="author-bio">即将入行的IC设计工程师</p></div></div>
	
		</div>
		
 
		
</article>

<div id="marlin_lite_about_widget-2" class="wow bounceInUp widget marlin_lite_about_widget" data-wow-delay="0.1s">
		
        
          
            <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css">
<script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>

<div id="gitalk-container"></div>

<script>

  var gitalk = new Gitalk({
    clientID: '42b8247150af6c920554',
    clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
    repo: 'halftop.github.io',
    owner: 'halftop',
    admin: ['halftop'],
    id: (location.pathname).substring(0, 49),      // Ensure uniqueness and length less than 50
    distractionFreeMode: false  // Facebook-like distraction free mode
  })

  gitalk.render('gitalk-container')

</script>

          
          
        
		<script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
<script src='https://halftop.github.io/media/scripts/Valine.min.js'></script>

<div class="comment"></div>
<script>
        new Valine({
            // AV 对象来自上面引入av-min.js(老司机们不要开车➳♡゛扎心了老铁)
            av: AV, 
            el: '.comment',
            lang: 'zh-cn',
            
            
      emoticon_list: ["吐.png","喷血.png","狂汗.png","不说话.png","汗.png","坐等.png","献花.png","不高兴.png","中刀.png","害羞.png","皱眉.png","小眼睛.png","中指.png","尴尬.png","瞅你.png","想一想.png","中枪.png","得意.png","肿包.png","扇耳光.png","亲亲.png","惊喜.png","脸红.png","无所谓.png","便便.png","愤怒.png","蜡烛.png","献黄瓜.png","内伤.png","投降.png","观察.png","看不见.png","击掌.png","抠鼻.png","邪恶.png","看热闹.png","口水.png","抽烟.png","锁眉.png","装大款.png","吐舌.png","无奈.png","长草.png","赞一个.png","呲牙.png","无语.png","阴暗.png","不出所料.png","咽气.png","期待.png","高兴.png","吐血倒地.png","哭泣.png","欢呼.png","黑线.png","喜极而泣.png","喷水.png","深思.png","鼓掌.png","暗地观察.png"],
     	
      	
          
        });
    </script> 


   
  
 

		</div>

			</div>
			


<div class="tocc col l3 hide-on-med-and-down">
	
        <div class="toc-widget">
			
            <div class="toc-title"></div>
			
            <div id="toc-content">
			
			
			</div>
        </div>
    </div>


<script src="https://cdnjs.cloudflare.com/ajax/libs/tocbot/4.5.0/tocbot.min.js"></script>
<script>
    $(function () {
        tocbot.init({
            tocSelector: '#toc-content',
            contentSelector: '.entry-summary',
            headingsOffset: -($(window).height() * 0.4 - 45),
            // headingsOffset: -205,
            headingSelector: 'h2, h3, h4'
        });

        // modify the toc link href to support Chinese.
        let i = 0;
        let tocHeading = 'toc-heading-';
        $('#toc-content a').each(function () {
            $(this).attr('href', '#' + tocHeading + (++i));
        });

        // modify the heading title id to support Chinese.
        i = 0;
        $('.entry-summary').children('h2, h3, h4').each(function () {
            $(this).attr('id', tocHeading + (++i));
        });

        // Set scroll toc fixed.
        let tocHeight = parseInt($(window).height() * 0.4 - 64);
        let $tocWidget = $('.toc-widget');
        $(window).scroll(function () {
            let scroll = $(window).scrollTop();
            /* add post toc fixed. */
            if (scroll > tocHeight) {
                $tocWidget.addClass('toc-fixed');
            } else {
                $tocWidget.removeClass('toc-fixed');
            }
        });
    });
</script>										 

 
       


			</div>
		</div>

		
		 	<footer id="colophon" class="site-footer">

			<div class="container">
	
				<div class="copyright"><center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center><br>Theme:   <a href="https://github.com/alterfang/gridea-theme-pan" target="_blank" title="Pan"><span>Pan</span></a>. Powered by <a href="https://gridea.dev/" target="_blank" title="Gridea"><span>Gridea</span></a></div>		
			</div>
		
		</footer>

</div>

<script src="https://cdn.bootcss.com/fitvids/1.2.0/jquery.fitvids.min.js"></script>
<script type='text/javascript' src='https://halftop.github.io/media/scripts/marlin-scripts.js'></script>
 <script src="//tokinx.github.io/lately/lately.min.js"></script>
  <script>jQuery(document).ready(function(){$.lately({'target':'.lately-a,.lately-b,.lately-c'})});</script>
  <style type="text/css">a.back_to_top {
    text-decoration: none;
    position: fixed;
    bottom: 40px;
    right: 30px;
    background: #f0f0f0;
    height: 40px;
    width: 40px;
    border-radius: 50%;
    line-height: 36px;
    font-size: 18px;
    text-align: center;
    transition-duration: .5s;
    transition-propety: background-color;
    display: none;
}

a.back_to_top span {
    color: #888;
}

a.back_to_top:hover {
    cursor: pointer;
    background: #dfdfdf;
}

a.back_to_top:hover span {
    color: #555;
}

@media print, screen and (max-width: 580px) {
    .back_to_top {
        display: none !important;
    }
}



</style><a id="back_to_top" href="#" class="back_to_top"><span><i class="iconfont icon-xiangshang"></i></span>
</a>


<script>$(document).ready((function(_this) {
  return function() {
    var bt;
    bt = $('#back_to_top');
    if ($(document).width() > 480) {
      $(window).scroll(function() {
        var st;
        st = $(window).scrollTop();
        if (st > 30) {
          return bt.css('display', 'block');
        } else {
          return bt.css('display', 'none');
        }
      });
      return bt.click(function() {
        $('body,html').animate({
          scrollTop: 0
        }, 800);
        return false;
      });
    }
  };
})(this));
</script>

		<script data-no-instant>
    (function ($) {
        $.extend({
            adamsOverload: function () {
                $('.navigation:eq(0)').remove();
                $("").attr("rel" , "external");
                $("a[rel='external'],a[rel='external nofollow']").attr("target","_blank");
                $("a.vi").attr("rel" , "");
                $.viewImage({
                    'target'  : 'img',
                    'exclude' : '.vsmile-icons img,.gallery img',
                    'delay'   : 300
                });
                $.lately({
                    'target' : '.commentmetadata a,.infos time,.post-list time'
                });
                prettyPrint();
                
                $('ul.links li a').each(function(){
                    if($(this).parent().find('.bg').length==0){
                        $(this).parent().append('<!---<div class="bg" style="background-image:url(https://c3.glgoo.top/s2/favicons?domain='+$(this).attr("href")+')"></div>--->')
                    }
                });
            }
        });
    })(jQuery);
    jQuery.adamsOverload();
</script>

</body>
</html>
