<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Port 'array_sum/length_r' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="array_sum" solutionName="solution1" date="2016-04-07T14:50:34.421-0700" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'array_sum/length' to 'array_sum/length_r' to avoid the conflict with HDL keywords or other object names." projectName="array_sum" solutionName="solution1" date="2016-04-07T14:50:34.278-0700" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'array_sum/array' to 'array_sum/array_r' to avoid the conflict with HDL keywords or other object names." projectName="array_sum" solutionName="solution1" date="2016-04-07T14:50:34.274-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
