## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyA7
## FPGA:          Xilinx Artix 7
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## PMOD JC
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:						14
##	VCCO:						3.3V (VCC3V3)
##	Location:				JC
## -----------------------------------------------------------------------------

## {IN}			JC.1
set_property PACKAGE_PIN  U12        [ get_ports ArtyA7_PMOD_PortC[1] ] 
## {IN}			JC.2                                        
set_property PACKAGE_PIN  V12        [ get_ports ArtyA7_PMOD_PortC[2] ] 
## {IN}			JC.3                                        
set_property PACKAGE_PIN  V10        [ get_ports ArtyA7_PMOD_PortC[3] ] 
## {IN}			JC.4                                        
set_property PACKAGE_PIN  V11        [ get_ports ArtyA7_PMOD_PortC[4] ] 
## {IN}			JC.7                                        
set_property PACKAGE_PIN  U14        [ get_ports ArtyA7_PMOD_PortC[5] ] 
## {IN}			JC.8                                        
set_property PACKAGE_PIN  V14        [ get_ports ArtyA7_PMOD_PortC[6] ] 
## {IN}			JC.9                                        
set_property PACKAGE_PIN  T13        [ get_ports ArtyA7_PMOD_PortC[7] ] 
## {IN}			JC.10                                        
set_property PACKAGE_PIN  U13        [ get_ports ArtyA7_PMOD_PortC[8] ] 
