##   0:00:00  Solver: yices
##   0:00:00  Checking cover reachability in step 0..
##   0:00:01  Checking cover reachability in step 1..
##   0:00:02  Checking cover reachability in step 2..
##   0:00:03  Checking cover reachability in step 3..
##   0:00:03  Reached cover statement at _load_trmax_ in step 3.
##   0:00:03  Writing trace to VCD file: engine_0/trace0.vcd
##   0:00:03  Writing trace to Verilog testbench: engine_0/trace0_tb.v
##   0:00:03  Writing trace to constraints file: engine_0/trace0.smtc
##   0:00:03  Checking cover reachability in step 3..
##   0:00:04  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
##   0:00:04  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
##   0:00:04  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
##   0:00:04  Reached cover statement at register_rw.v:44.20-45.26 in step 3.
##   0:00:04  Writing trace to VCD file: engine_0/trace1.vcd
##   0:00:04  Writing trace to Verilog testbench: engine_0/trace1_tb.v
##   0:00:04  Writing trace to constraints file: engine_0/trace1.smtc
##   0:00:04  Checking cover reachability in step 3..
##   0:00:05  Checking cover reachability in step 4..
##   0:00:06  Checking cover reachability in step 5..
##   0:00:07  Checking cover reachability in step 6..
##   0:00:07  Reached cover statement at _load_trmax_ in step 6.
##   0:00:08  Writing trace to VCD file: engine_0/trace2.vcd
##   0:00:08  Writing trace to Verilog testbench: engine_0/trace2_tb.v
##   0:00:08  Writing trace to constraints file: engine_0/trace2.smtc
##   0:00:08  Checking cover reachability in step 6..
##   0:00:09  Reached cover statement at _load_tcsh_ in step 6.
##   0:00:09  Writing trace to VCD file: engine_0/trace3.vcd
##   0:00:09  Writing trace to Verilog testbench: engine_0/trace3_tb.v
##   0:00:10  Writing trace to constraints file: engine_0/trace3.smtc
##   0:00:10  Checking cover reachability in step 6..
##   0:00:10  Reached cover statement at _load_latency_ in step 6.
##   0:00:10  Writing trace to VCD file: engine_0/trace4.vcd
##   0:00:11  Writing trace to Verilog testbench: engine_0/trace4_tb.v
##   0:00:11  Writing trace to constraints file: engine_0/trace4.smtc
##   0:00:11  Checking cover reachability in step 6..
##   0:00:12  Reached cover statement at _load_post_ in step 6.
##   0:00:12  Writing trace to VCD file: engine_0/trace5.vcd
##   0:00:12  Writing trace to Verilog testbench: engine_0/trace5_tb.v
##   0:00:12  Writing trace to constraints file: engine_0/trace5.smtc
##   0:00:13  Checking cover reachability in step 6..
##   0:00:13  Reached cover statement at _load_tpre_ in step 6.
##   0:00:14  Writing trace to VCD file: engine_0/trace6.vcd
##   0:00:14  Writing trace to Verilog testbench: engine_0/trace6_tb.v
##   0:00:14  Writing trace to constraints file: engine_0/trace6.smtc
##   0:00:14  Checking cover reachability in step 6..
##   0:00:16  Checking cover reachability in step 7..
##   0:00:16  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
##   0:00:17  Writing trace to VCD file: engine_0/trace7.vcd
##   0:00:17  Writing trace to Verilog testbench: engine_0/trace7_tb.v
##   0:00:17  Writing trace to constraints file: engine_0/trace7.smtc
##   0:00:17  Checking cover reachability in step 7..
##   0:00:18  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
##   0:00:18  Writing trace to VCD file: engine_0/trace8.vcd
##   0:00:18  Writing trace to Verilog testbench: engine_0/trace8_tb.v
##   0:00:19  Writing trace to constraints file: engine_0/trace8.smtc
##   0:00:19  Checking cover reachability in step 7..
##   0:00:19  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
##   0:00:20  Writing trace to VCD file: engine_0/trace9.vcd
##   0:00:20  Writing trace to Verilog testbench: engine_0/trace9_tb.v
##   0:00:20  Writing trace to constraints file: engine_0/trace9.smtc
##   0:00:20  Checking cover reachability in step 7..
##   0:00:21  Reached cover statement at register_rw.v:47.20-48.62 in step 7.
##   0:00:21  Writing trace to VCD file: engine_0/trace10.vcd
##   0:00:22  Writing trace to Verilog testbench: engine_0/trace10_tb.v
##   0:00:22  Writing trace to constraints file: engine_0/trace10.smtc
##   0:00:22  Checking cover reachability in step 7..
##   0:00:23  Checking cover reachability in step 8..
##   0:00:24  Checking cover reachability in step 9..
##   0:00:25  Checking cover reachability in step 10..
##   0:00:26  Checking cover reachability in step 11..
##   0:00:27  Checking cover reachability in step 12..
##   0:00:28  Reached cover statement at _load_fixed_ in step 12.
##   0:00:28  Writing trace to VCD file: engine_0/trace11.vcd
##   0:00:29  Writing trace to Verilog testbench: engine_0/trace11_tb.v
##   0:00:29  Writing trace to constraints file: engine_0/trace11.smtc
##   0:00:29  Checking cover reachability in step 12..
##   0:00:30  Reached cover statement at _load_fixed_double_ in step 12.
##   0:00:30  Writing trace to VCD file: engine_0/trace12.vcd
##   0:00:31  Writing trace to Verilog testbench: engine_0/trace12_tb.v
##   0:00:31  Writing trace to constraints file: engine_0/trace12.smtc
##   0:00:31  Checking cover reachability in step 12..
##   0:00:31  Reached cover statement at _load_tcsh_ in step 12.
##   0:00:32  Writing trace to VCD file: engine_0/trace13.vcd
##   0:00:32  Writing trace to Verilog testbench: engine_0/trace13_tb.v
##   0:00:32  Writing trace to constraints file: engine_0/trace13.smtc
##   0:00:33  Checking cover reachability in step 12..
##   0:00:33  Reached cover statement at _load_tpre_ in step 12.
##   0:00:34  Writing trace to VCD file: engine_0/trace14.vcd
##   0:00:34  Writing trace to Verilog testbench: engine_0/trace14_tb.v
##   0:00:34  Writing trace to constraints file: engine_0/trace14.smtc
##   0:00:34  Checking cover reachability in step 12..
##   0:00:35  Reached cover statement at _load_post_ in step 12.
##   0:00:35  Writing trace to VCD file: engine_0/trace15.vcd
##   0:00:36  Writing trace to Verilog testbench: engine_0/trace15_tb.v
##   0:00:36  Writing trace to constraints file: engine_0/trace15.smtc
##   0:00:36  Checking cover reachability in step 12..
##   0:00:37  Reached cover statement at _load_tacc_ in step 12.
##   0:00:37  Writing trace to VCD file: engine_0/trace16.vcd
##   0:00:38  Writing trace to Verilog testbench: engine_0/trace16_tb.v
##   0:00:38  Writing trace to constraints file: engine_0/trace16.smtc
##   0:00:38  Checking cover reachability in step 12..
##   0:00:39  Reached cover statement at _load_tacc_ in step 12.
##   0:00:39  Writing trace to VCD file: engine_0/trace17.vcd
##   0:00:39  Writing trace to Verilog testbench: engine_0/trace17_tb.v
##   0:00:40  Writing trace to constraints file: engine_0/trace17.smtc
##   0:00:40  Checking cover reachability in step 12..
##   0:00:41  Checking cover reachability in step 13..
##   0:00:42  Checking cover reachability in step 14..
##   0:00:43  Reached cover statement at _read_trmax_ in step 14.
##   0:00:43  Writing trace to VCD file: engine_0/trace18.vcd
##   0:00:44  Writing trace to Verilog testbench: engine_0/trace18_tb.v
##   0:00:44  Writing trace to constraints file: engine_0/trace18.smtc
##   0:00:44  Checking cover reachability in step 14..
##   0:00:45  Reached cover statement at _read_latency_ in step 14.
##   0:00:45  Writing trace to VCD file: engine_0/trace19.vcd
##   0:00:46  Writing trace to Verilog testbench: engine_0/trace19_tb.v
##   0:00:46  Writing trace to constraints file: engine_0/trace19.smtc
##   0:00:46  Checking cover reachability in step 14..
##   0:00:47  Reached cover statement at _read_tpre_tpost_ in step 14.
##   0:00:47  Writing trace to VCD file: engine_0/trace20.vcd
##   0:00:48  Writing trace to Verilog testbench: engine_0/trace20_tb.v
##   0:00:48  Writing trace to constraints file: engine_0/trace20.smtc
##   0:00:48  Checking cover reachability in step 14..
##   0:00:49  Reached cover statement at _read_tcsh_ in step 14.
##   0:00:49  Writing trace to VCD file: engine_0/trace21.vcd
##   0:00:50  Writing trace to Verilog testbench: engine_0/trace21_tb.v
##   0:00:50  Writing trace to constraints file: engine_0/trace21.smtc
##   0:00:50  Checking cover reachability in step 14..
##   0:00:51  Checking cover reachability in step 15..
##   0:00:52  Checking cover reachability in step 16..
##   0:00:53  Checking cover reachability in step 17..
##   0:00:55  Checking cover reachability in step 18..
##   0:00:56  Checking cover reachability in step 19..
##   0:00:57  Checking cover reachability in step 20..
##   0:00:59  Checking cover reachability in step 21..
##   0:01:00  Checking cover reachability in step 22..
##   0:01:01  Checking cover reachability in step 23..
##   0:01:03  Checking cover reachability in step 24..
##   0:01:04  Checking cover reachability in step 25..
##   0:01:06  Checking cover reachability in step 26..
##   0:01:07  Checking cover reachability in step 27..
##   0:01:09  Checking cover reachability in step 28..
##   0:01:11  Checking cover reachability in step 29..
##   0:01:12  Checking cover reachability in step 30..
##   0:01:14  Checking cover reachability in step 31..
##   0:01:16  Checking cover reachability in step 32..
##   0:01:18  Checking cover reachability in step 33..
##   0:01:20  Checking cover reachability in step 34..
##   0:01:22  Checking cover reachability in step 35..
##   0:01:24  Checking cover reachability in step 36..
##   0:01:26  Checking cover reachability in step 37..
##   0:01:28  Checking cover reachability in step 38..
##   0:01:31  Reached cover statement at _tx_hreg_ in step 38.
##   0:01:32  Writing trace to VCD file: engine_0/trace22.vcd
##   0:01:33  Writing trace to Verilog testbench: engine_0/trace22_tb.v
##   0:01:33  Writing trace to constraints file: engine_0/trace22.smtc
##   0:01:33  Checking cover reachability in step 38..
##   0:01:35  Reached cover statement at _tx_hreg_tpre0_tpost0_ in step 38.
##   0:01:35  Reached cover statement at _tx_hreg_ in step 38.
##   0:01:36  Writing trace to VCD file: engine_0/trace23.vcd
##   0:01:37  Writing trace to Verilog testbench: engine_0/trace23_tb.v
##   0:01:38  Writing trace to constraints file: engine_0/trace23.smtc
##   0:01:38  Checking cover reachability in step 38..
##   0:01:41  Checking cover reachability in step 39..
##   0:01:43  Checking cover reachability in step 40..
##   0:01:46  Checking cover reachability in step 41..
##   0:01:48  Checking cover reachability in step 42..
##   0:01:52  Checking cover reachability in step 43..
##   0:01:54  Checking cover reachability in step 44..
##   0:01:59  Checking cover reachability in step 45..
##   0:02:01  Checking cover reachability in step 46..
##   0:02:03  Reached cover statement at _tx_hmem_ in step 46.
##   0:02:05  Writing trace to VCD file: engine_0/trace24.vcd
##   0:02:06  Writing trace to Verilog testbench: engine_0/trace24_tb.v
##   0:02:06  Writing trace to constraints file: engine_0/trace24.smtc
##   0:02:06  Checking cover reachability in step 46..
##   0:02:13  Checking cover reachability in step 47..
##   0:02:15  Checking cover reachability in step 48..
##   0:02:18  Reached cover statement at _rx_hmem_ in step 48.
##   0:02:20  Writing trace to VCD file: engine_0/trace25.vcd
##   0:02:21  Writing trace to Verilog testbench: engine_0/trace25_tb.v
##   0:02:21  Writing trace to constraints file: engine_0/trace25.smtc
##   0:02:21  Checking cover reachability in step 48..
##   0:02:29  Checking cover reachability in step 49..
##   0:02:32  Checking cover reachability in step 50..
##   0:02:41  Checking cover reachability in step 51..
##   0:02:44  Checking cover reachability in step 52..
##   0:02:53  Reached cover statement at _rx_hreg_ in step 52.
##   0:02:54  Writing trace to VCD file: engine_0/trace26.vcd
##   0:02:56  Writing trace to Verilog testbench: engine_0/trace26_tb.v
##   0:02:56  Writing trace to constraints file: engine_0/trace26.smtc
##   0:02:56  Checking cover reachability in step 52..
##   0:02:59  Reached cover statement at _rx_hreg_fixedlatency_ in step 52.
##   0:03:00  Writing trace to VCD file: engine_0/trace27.vcd
##   0:03:02  Writing trace to Verilog testbench: engine_0/trace27_tb.v
##   0:03:02  Writing trace to constraints file: engine_0/trace27.smtc
##   0:03:03  Checking cover reachability in step 52..
##   0:03:05  Reached cover statement at _rx_hreg_tacc4_ in step 52.
##   0:03:07  Writing trace to VCD file: engine_0/trace28.vcd
##   0:03:08  Writing trace to Verilog testbench: engine_0/trace28_tb.v
##   0:03:09  Writing trace to constraints file: engine_0/trace28.smtc
##   0:03:09  Checking cover reachability in step 52..
##   0:03:21  Checking cover reachability in step 53..
##   0:03:24  Checking cover reachability in step 54..
##   0:03:30  Reached cover statement at _tx_hreg_tcsh_ in step 54.
##   0:03:32  Writing trace to VCD file: engine_0/trace29.vcd
##   0:03:34  Writing trace to Verilog testbench: engine_0/trace29_tb.v
##   0:03:34  Writing trace to constraints file: engine_0/trace29.smtc
##   0:03:34  Checking cover reachability in step 54..
##   0:03:48  Reached cover statement at _tx_hreg_tpre3_tpost5 in step 54.
##   0:03:49  Writing trace to VCD file: engine_0/trace30.vcd
##   0:03:51  Writing trace to Verilog testbench: engine_0/trace30_tb.v
##   0:03:52  Writing trace to constraints file: engine_0/trace30.smtc
##   0:03:52  Checking cover reachability in step 54..
##   0:04:06  Checking cover reachability in step 55..
##   0:04:09  Checking cover reachability in step 56..
##   0:04:17  Reached cover statement at _rx_hmem_tacc4_ in step 56.
##   0:04:19  Writing trace to VCD file: engine_0/trace31.vcd
##   0:04:21  Writing trace to Verilog testbench: engine_0/trace31_tb.v
##   0:04:21  Writing trace to constraints file: engine_0/trace31.smtc
##   0:04:21  Checking cover reachability in step 56..
##   0:04:41  Checking cover reachability in step 57..
##   0:04:43  Checking cover reachability in step 58..
##   0:05:03  Checking cover reachability in step 59..
##   0:05:05  Checking cover reachability in step 60..
##   0:05:25  Checking cover reachability in step 61..
##   0:05:27  Checking cover reachability in step 62..
##   0:05:52  Checking cover reachability in step 63..
##   0:05:54  Checking cover reachability in step 64..
##   0:06:16  Reached cover statement at _tx_hmem_tacc4_tpre2_tpost3_ in step 64.
##   0:06:18  Writing trace to VCD file: engine_0/trace32.vcd
##   0:06:20  Writing trace to Verilog testbench: engine_0/trace32_tb.v
##   0:06:20  Writing trace to constraints file: engine_0/trace32.smtc
##   0:06:20  Checking cover reachability in step 64..
##   0:06:51  Checking cover reachability in step 65..
##   0:06:53  Checking cover reachability in step 66..
##   0:07:13  Reached cover statement at _rx_hreg_tacc4_tpre2_tpost5_ in step 66.
##   0:07:15  Writing trace to VCD file: engine_0/trace33.vcd
##   0:07:17  Writing trace to Verilog testbench: engine_0/trace33_tb.v
##   0:07:17  Writing trace to constraints file: engine_0/trace33.smtc
##   0:07:18  Checking cover reachability in step 66..
##   0:07:49  Checking cover reachability in step 67..
##   0:07:52  Checking cover reachability in step 68..
##   0:08:08  Reached cover statement at _rx_hreg_tacc4x2_ in step 68.
##   0:08:10  Writing trace to VCD file: engine_0/trace34.vcd
##   0:08:12  Writing trace to Verilog testbench: engine_0/trace34_tb.v
##   0:08:12  Writing trace to constraints file: engine_0/trace34.smtc
##   0:08:13  Checking cover reachability in step 68..
##   0:08:15  Reached cover statement at _rx_hreg_fixeddoublelatency_ in step 68.
##   0:08:17  Writing trace to VCD file: engine_0/trace35.vcd
##   0:08:19  Writing trace to Verilog testbench: engine_0/trace35_tb.v
##   0:08:19  Writing trace to constraints file: engine_0/trace35.smtc
##   0:08:19  Checking cover reachability in step 68..
##   0:08:45  Reached cover statement at _tx_hmem_fixedlatency_ in step 68.
##   0:08:47  Writing trace to VCD file: engine_0/trace36.vcd
##   0:08:49  Writing trace to Verilog testbench: engine_0/trace36_tb.v
##   0:08:49  Writing trace to constraints file: engine_0/trace36.smtc
##   0:08:49  Checking cover reachability in step 68..
##   0:09:15  Reached cover statement at _rx_hmem_trmax4_ in step 68.
##   0:09:17  Writing trace to VCD file: engine_0/trace37.vcd
##   0:09:19  Writing trace to Verilog testbench: engine_0/trace37_tb.v
##   0:09:19  Writing trace to constraints file: engine_0/trace37.smtc
##   0:09:19  Checking cover reachability in step 68..
##   0:09:53  Reached cover statement at _read_status_ in step 68.
##   0:09:55  Writing trace to VCD file: engine_0/trace38.vcd
##   0:09:57  Writing trace to Verilog testbench: engine_0/trace38_tb.v
##   0:09:58  Writing trace to constraints file: engine_0/trace38.smtc
##   0:09:58  Checking cover reachability in step 68..
##   0:10:23  Checking cover reachability in step 69..
##   0:10:27  Checking cover reachability in step 70..
##   0:10:51  Checking cover reachability in step 71..
##   0:10:54  Checking cover reachability in step 72..
##   0:11:23  Reached cover statement at _rx_hmem_ in step 72.
##   0:11:25  Writing trace to VCD file: engine_0/trace39.vcd
##   0:11:27  Writing trace to Verilog testbench: engine_0/trace39_tb.v
##   0:11:27  Writing trace to constraints file: engine_0/trace39.smtc
##   0:11:27  Checking cover reachability in step 72..
##   0:11:56  Checking cover reachability in step 73..
##   0:11:59  Checking cover reachability in step 74..
##   0:12:26  Reached cover statement at _rx_hmem_fixedlatency_ in step 74.
##   0:12:28  Writing trace to VCD file: engine_0/trace40.vcd
##   0:12:30  Writing trace to Verilog testbench: engine_0/trace40_tb.v
##   0:12:31  Writing trace to constraints file: engine_0/trace40.smtc
##   0:12:31  Checking cover reachability in step 74..
##   0:13:00  Checking cover reachability in step 75..
##   0:13:03  Checking cover reachability in step 76..
##   0:13:34  Reached cover statement at _tx_hmem_ in step 76.
##   0:13:37  Writing trace to VCD file: engine_0/trace41.vcd
##   0:13:39  Writing trace to Verilog testbench: engine_0/trace41_tb.v
##   0:13:40  Writing trace to constraints file: engine_0/trace41.smtc
##   0:13:40  Checking cover reachability in step 76..
##   0:13:57  Checking cover reachability in step 77..
##   0:14:00  Checking cover reachability in step 78..
##   0:14:28  Checking cover reachability in step 79..
##   0:14:31  Checking cover reachability in step 80..
##   0:15:00  Checking cover reachability in step 81..
##   0:15:03  Checking cover reachability in step 82..
##   0:15:26  Reached cover statement at _rx_hmem_fixeddoublelatency_ in step 82.
##   0:15:29  Writing trace to VCD file: engine_0/trace42.vcd
##   0:15:31  Writing trace to Verilog testbench: engine_0/trace42_tb.v
##   0:15:31  Writing trace to constraints file: engine_0/trace42.smtc
##   0:15:32  Checking cover reachability in step 82..
##   0:16:03  Checking cover reachability in step 83..
##   0:16:07  Checking cover reachability in step 84..
##   0:16:32  Reached cover statement at _rx_hreg_timeout in step 84.
##   0:16:34  Writing trace to VCD file: engine_0/trace43.vcd
##   0:16:37  Writing trace to Verilog testbench: engine_0/trace43_tb.v
##   0:16:37  Writing trace to constraints file: engine_0/trace43.smtc
##   0:16:37  Checking cover reachability in step 84..
##   0:16:46  Checking cover reachability in step 85..
##   0:16:50  Checking cover reachability in step 86..
##   0:16:59  Checking cover reachability in step 87..
##   0:17:03  Checking cover reachability in step 88..
##   0:17:13  Checking cover reachability in step 89..
##   0:17:17  Checking cover reachability in step 90..
##   0:17:29  Reached cover statement at _rx_hmem_tacc5x2_tpre2_tpost3_ in step 90.
##   0:17:31  Writing trace to VCD file: engine_0/trace44.vcd
##   0:17:34  Writing trace to Verilog testbench: engine_0/trace44_tb.v
##   0:17:34  Writing trace to constraints file: engine_0/trace44.smtc
##   0:17:34  Checking cover reachability in step 90..
##   0:17:42  Checking cover reachability in step 91..
##   0:17:46  Checking cover reachability in step 92..
##   0:17:53  Checking cover reachability in step 93..
##   0:17:56  Checking cover reachability in step 94..
##   0:18:04  Checking cover reachability in step 95..
##   0:18:08  Checking cover reachability in step 96..
##   0:18:17  Checking cover reachability in step 97..
##   0:18:20  Checking cover reachability in step 98..
##   0:18:29  Reached cover statement at _tx_hreg_tpre15_tpost15 in step 98.
##   0:18:32  Writing trace to VCD file: engine_0/trace45.vcd
##   0:18:35  Writing trace to Verilog testbench: engine_0/trace45_tb.v
##   0:18:35  Writing trace to constraints file: engine_0/trace45.smtc
##   0:18:35  Checking cover reachability in step 98..
##   0:18:43  Checking cover reachability in step 99..
##   0:18:47  Checking cover reachability in step 100..
##   0:18:54  Checking cover reachability in step 101..
##   0:18:58  Checking cover reachability in step 102..
##   0:19:06  Checking cover reachability in step 103..
##   0:19:10  Checking cover reachability in step 104..
##   0:19:18  Checking cover reachability in step 105..
##   0:19:22  Checking cover reachability in step 106..
##   0:19:30  Checking cover reachability in step 107..
##   0:19:34  Checking cover reachability in step 108..
##   0:19:43  Checking cover reachability in step 109..
##   0:19:48  Checking cover reachability in step 110..
##   0:19:57  Checking cover reachability in step 111..
##   0:20:02  Checking cover reachability in step 112..
##   0:20:13  Checking cover reachability in step 113..
##   0:20:17  Checking cover reachability in step 114..
##   0:20:27  Checking cover reachability in step 115..
##   0:20:31  Checking cover reachability in step 116..
##   0:20:45  Checking cover reachability in step 117..
##   0:20:50  Checking cover reachability in step 118..
##   0:21:00  Checking cover reachability in step 119..
##   0:21:05  Checking cover reachability in step 120..
##   0:21:16  Checking cover reachability in step 121..
##   0:21:21  Checking cover reachability in step 122..
##   0:21:32  Checking cover reachability in step 123..
##   0:21:37  Checking cover reachability in step 124..
##   0:21:49  Checking cover reachability in step 125..
##   0:21:55  Checking cover reachability in step 126..
##   0:22:11  Reached cover statement at _rx_hmem_trmax20_ in step 126.
##   0:22:14  Writing trace to VCD file: engine_0/trace46.vcd
##   0:22:18  Writing trace to Verilog testbench: engine_0/trace46_tb.v
##   0:22:19  Writing trace to constraints file: engine_0/trace46.smtc
##   0:22:19  Checking cover reachability in step 126..
##   0:22:31  Checking cover reachability in step 127..
##   0:22:36  Checking cover reachability in step 128..
##   0:22:51  Checking cover reachability in step 129..
##   0:22:56  Checking cover reachability in step 130..
##   0:23:12  Reached cover statement at _tx_hmem_tacc4x2_tpre15_tpost15_ in step 130.
##   0:23:16  Writing trace to VCD file: engine_0/trace47.vcd
##   0:23:20  Writing trace to Verilog testbench: engine_0/trace47_tb.v
##   0:23:20  Writing trace to constraints file: engine_0/trace47.smtc
##   0:23:20  Checking cover reachability in step 130..
##   0:23:31  Checking cover reachability in step 131..
##   0:23:36  Checking cover reachability in step 132..
##   0:23:48  Checking cover reachability in step 133..
##   0:23:53  Checking cover reachability in step 134..
##   0:24:04  Checking cover reachability in step 135..
##   0:24:08  Checking cover reachability in step 136..
##   0:24:22  Checking cover reachability in step 137..
##   0:24:27  Checking cover reachability in step 138..
##   0:24:40  Checking cover reachability in step 139..
##   0:24:45  Checking cover reachability in step 140..
##   0:24:57  Checking cover reachability in step 141..
##   0:25:02  Checking cover reachability in step 142..
##   0:25:17  Checking cover reachability in step 143..
##   0:25:22  Checking cover reachability in step 144..
##   0:25:37  Checking cover reachability in step 145..
##   0:25:42  Checking cover reachability in step 146..
##   0:25:56  Checking cover reachability in step 147..
##   0:26:01  Checking cover reachability in step 148..
##   0:26:16  Checking cover reachability in step 149..
##   0:26:21  Checking cover reachability in step 150..
##   0:26:35  Checking cover reachability in step 151..
##   0:26:41  Checking cover reachability in step 152..
##   0:26:55  Checking cover reachability in step 153..
##   0:27:00  Checking cover reachability in step 154..
##   0:27:15  Checking cover reachability in step 155..
##   0:27:20  Checking cover reachability in step 156..
##   0:27:36  Checking cover reachability in step 157..
##   0:27:42  Checking cover reachability in step 158..
##   0:27:56  Checking cover reachability in step 159..
##   0:28:02  Checking cover reachability in step 160..
##   0:28:18  Checking cover reachability in step 161..
##   0:28:25  Checking cover reachability in step 162..
##   0:28:44  Checking cover reachability in step 163..
##   0:28:50  Checking cover reachability in step 164..
##   0:29:12  Checking cover reachability in step 165..
##   0:29:18  Checking cover reachability in step 166..
##   0:29:37  Checking cover reachability in step 167..
##   0:29:43  Checking cover reachability in step 168..
##   0:30:03  Checking cover reachability in step 169..
##   0:30:10  Checking cover reachability in step 170..
##   0:30:28  Checking cover reachability in step 171..
##   0:30:35  Checking cover reachability in step 172..
##   0:30:53  Reached cover statement at _tx_hmem_fixeddoublelatency_ in step 172.
##   0:30:57  Writing trace to VCD file: engine_0/trace48.vcd
##   0:31:02  Writing trace to Verilog testbench: engine_0/trace48_tb.v
##   0:31:03  Writing trace to constraints file: engine_0/trace48.smtc
##   0:31:03  Checking cover reachability in step 172..
##   0:31:15  Checking cover reachability in step 173..
##   0:31:21  Checking cover reachability in step 174..
##   0:31:34  Checking cover reachability in step 175..
##   0:31:40  Checking cover reachability in step 176..
##   0:31:53  Checking cover reachability in step 177..
##   0:31:59  Checking cover reachability in step 178..
##   0:32:11  Checking cover reachability in step 179..
##   0:32:18  Checking cover reachability in step 180..
##   0:32:29  Checking cover reachability in step 181..
##   0:32:35  Checking cover reachability in step 182..
##   0:32:47  Checking cover reachability in step 183..
##   0:32:54  Checking cover reachability in step 184..
##   0:33:09  Checking cover reachability in step 185..
##   0:33:16  Checking cover reachability in step 186..
##   0:33:28  Checking cover reachability in step 187..
##   0:33:35  Checking cover reachability in step 188..
##   0:33:50  Checking cover reachability in step 189..
##   0:33:56  Checking cover reachability in step 190..
##   0:34:14  Checking cover reachability in step 191..
##   0:34:20  Checking cover reachability in step 192..
##   0:34:36  Reached cover statement at _rx_hreg_trmax_ in step 192.
##   0:34:42  Writing trace to VCD file: engine_0/trace49.vcd
##   0:34:47  Writing trace to Verilog testbench: engine_0/trace49_tb.v
##   0:34:48  Writing trace to constraints file: engine_0/trace49.smtc
##   0:34:49  Status: passed
