#Mon Oct 16 21:19:49 MDT 2017
com.xilinx.sdk.linkgen.prefs.space_invaders\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.space_invaders\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.space_invaders\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.space_invaders\:.data=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
