<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TaskAB.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALMControlUnit_Moore_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALM_TopModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALM_TopModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALM_TopModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALM_TopModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALM_TopModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALM_TopModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALM_TopModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALM_TopModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALM_TopModule_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALM_TopModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALM_TopModule_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALM_TopModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALM_TopModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALM_TopModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="R_Register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="R_Register.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="R_Register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_Register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_modle_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_FSM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bram_FSM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bram_FSM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_FSM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_Top2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bram_Top2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bram_Top2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1657481829" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1657481829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660945260" xil_pn:in_ck="4035946786348961210" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1660945260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="Top_modle.vhd"/>
      <outfile xil_pn:name="bram_FSM.vhd"/>
      <outfile xil_pn:name="clock_div_model.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1660941234" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5482548863297280105" xil_pn:start_ts="1660941234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1660941234" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3943813317672706599" xil_pn:start_ts="1660941234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1660941234" xil_pn:in_ck="6114246044764250438" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4464243865233461442" xil_pn:start_ts="1660941234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/mbram_model.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mbram_model.v"/>
    </transform>
    <transform xil_pn:end_ts="1660941234" xil_pn:in_ck="-1877584507427661108" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1660941234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="Top_modle.vhd"/>
      <outfile xil_pn:name="bram_FSM.vhd"/>
      <outfile xil_pn:name="clock_div_model.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mbram_model.v"/>
    </transform>
    <transform xil_pn:end_ts="1660941636" xil_pn:in_ck="-1877584507427661108" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1138337799082440570" xil_pn:start_ts="1660941635">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1660938143" xil_pn:in_ck="4550337993115006999" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5414103260608448119" xil_pn:start_ts="1660938142">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="ALM_TopModule_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3032749833926618890" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660941186" xil_pn:in_ck="6114246044764250438" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4464243865233461442" xil_pn:start_ts="1660941186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/mbram_model.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mbram_model.v"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:in_ck="-1144065333584796555" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7396487652544144972" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:in_ck="-1144065333584796555" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1657493463" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="852784573084743692" xil_pn:start_ts="1657493463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1660941192" xil_pn:in_ck="-1877584507427661108" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7061379530533364433" xil_pn:start_ts="1660941186">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALM_TopModule.lso"/>
      <outfile xil_pn:name="ALM_TopModule.ngc"/>
      <outfile xil_pn:name="ALM_TopModule.prj"/>
      <outfile xil_pn:name="ALM_TopModule.syr"/>
      <outfile xil_pn:name="ALM_TopModule.xst"/>
      <outfile xil_pn:name="ALM_TopModule_stx_beh.prj"/>
      <outfile xil_pn:name="ALM_TopModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
