Timing Analyzer report for FSM
Sun Apr 18 20:58:07 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FSM                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; FSM.out.sdc   ; OK     ; Sun Apr 18 20:58:01 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 39.71 MHz ; 39.71 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 62.75 MHz ; 62.75 MHz       ; CLOCK_50                                             ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.629 ; 0.000         ;
; CLOCK_50                                             ; 4.065 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.358 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.406 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.674  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.752 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.629 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.833      ;
; 3.724 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.738      ;
; 3.800 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.662      ;
; 3.899 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.563      ;
; 3.918 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.544      ;
; 4.082 ; module_display1:vga_module|display_unit:D1|up[9]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.379      ;
; 4.106 ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.355      ;
; 4.114 ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.347      ;
; 4.123 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.339      ;
; 4.145 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.317      ;
; 4.205 ; module_display1:vga_module|display_unit:D1|up[21] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.256      ;
; 4.211 ; module_display1:vga_module|display_unit:D1|up[11] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.250      ;
; 4.213 ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.248      ;
; 4.218 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.244      ;
; 4.267 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.195      ;
; 4.267 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.195      ;
; 4.294 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.168      ;
; 4.362 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.100      ;
; 4.362 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.100      ;
; 4.378 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.084      ;
; 4.379 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.083      ;
; 4.393 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.069      ;
; 4.396 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.065      ;
; 4.412 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.050      ;
; 4.414 ; module_display1:vga_module|display_unit:D1|up[16] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 9.047      ;
; 4.438 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.024      ;
; 4.438 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 9.024      ;
; 4.473 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.989      ;
; 4.478 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.984      ;
; 4.495 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.966      ;
; 4.496 ; module_display1:vga_module|display_unit:D1|up[14] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.965      ;
; 4.525 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.936      ;
; 4.537 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.925      ;
; 4.537 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.925      ;
; 4.544 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.918      ;
; 4.549 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.913      ;
; 4.553 ; module_display1:vga_module|display_unit:D1|up[19] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.908      ;
; 4.556 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.906      ;
; 4.556 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.906      ;
; 4.575 ; module_display1:vga_module|display_unit:D1|up[25] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.886      ;
; 4.576 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.885      ;
; 4.594 ; module_display1:vga_module|display_unit:D1|up[15] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.867      ;
; 4.600 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.861      ;
; 4.608 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.853      ;
; 4.639 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.823      ;
; 4.639 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.823      ;
; 4.648 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.814      ;
; 4.667 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.795      ;
; 4.699 ; module_display1:vga_module|display_unit:D1|up[21] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.762      ;
; 4.701 ; module_display1:vga_module|display_unit:D1|up[20] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.760      ;
; 4.705 ; module_display1:vga_module|display_unit:D1|up[11] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.756      ;
; 4.707 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.754      ;
; 4.715 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.747      ;
; 4.719 ; module_display1:vga_module|display_unit:D1|up[10] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.742      ;
; 4.720 ; module_display1:vga_module|display_unit:D1|up[9]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.741      ;
; 4.720 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.741      ;
; 4.741 ; module_display1:vga_module|display_unit:D1|up[27] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.720      ;
; 4.744 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.717      ;
; 4.744 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.717      ;
; 4.752 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.709      ;
; 4.752 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.709      ;
; 4.756 ; module_display1:vga_module|display_unit:D1|up[28] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.705      ;
; 4.783 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.679      ;
; 4.783 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.679      ;
; 4.798 ; module_display1:vga_module|display_unit:D1|up[30] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.663      ;
; 4.814 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.648      ;
; 4.831 ; module_display1:vga_module|display_unit:D1|up[9]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.630      ;
; 4.833 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.629      ;
; 4.834 ; module_display1:vga_module|display_unit:D1|up[13] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.627      ;
; 4.843 ; module_display1:vga_module|display_unit:D1|up[21] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.618      ;
; 4.843 ; module_display1:vga_module|display_unit:D1|up[21] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.618      ;
; 4.849 ; module_display1:vga_module|display_unit:D1|up[11] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.612      ;
; 4.849 ; module_display1:vga_module|display_unit:D1|up[11] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.612      ;
; 4.851 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.610      ;
; 4.851 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.610      ;
; 4.852 ; module_display1:vga_module|display_unit:D1|up[17] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.609      ;
; 4.855 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.606      ;
; 4.863 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.598      ;
; 4.873 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.589      ;
; 4.890 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.571      ;
; 4.894 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.568      ;
; 4.908 ; module_display1:vga_module|display_unit:D1|up[16] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.553      ;
; 4.910 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.552      ;
; 4.918 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.544      ;
; 4.938 ; module_display1:vga_module|display_unit:D1|up[8]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.523      ;
; 4.954 ; module_display1:vga_module|display_unit:D1|up[21] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.507      ;
; 4.960 ; module_display1:vga_module|display_unit:D1|up[11] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.501      ;
; 4.962 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.499      ;
; 4.967 ; module_display1:vga_module|display_unit:D1|up[12] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.494      ;
; 4.972 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.490      ;
; 4.989 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.472      ;
; 4.990 ; module_display1:vga_module|display_unit:D1|up[14] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.471      ;
; 4.997 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.464      ;
; 5.005 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.457      ;
; 5.013 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.449      ;
; 5.017 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.445      ;
; 5.017 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.538     ; 8.445      ;
; 5.019 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.442      ;
; 5.021 ; module_display1:vga_module|display_unit:D1|up[29] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.440      ;
; 5.029 ; module_display1:vga_module|display_unit:D1|up[22] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.539     ; 8.432      ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.861     ;
; 4.084 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.842     ;
; 4.086 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.840     ;
; 4.105 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.821     ;
; 4.159 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.775     ;
; 4.179 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.755     ;
; 4.180 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.754     ;
; 4.200 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.734     ;
; 4.214 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.711     ;
; 4.222 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.704     ;
; 4.235 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.690     ;
; 4.243 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.683     ;
; 4.352 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.574     ;
; 4.353 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.573     ;
; 4.353 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.573     ;
; 4.354 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.572     ;
; 4.359 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.566     ;
; 4.371 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.555     ;
; 4.372 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.554     ;
; 4.372 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.554     ;
; 4.373 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.553     ;
; 4.380 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.545     ;
; 4.446 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.488     ;
; 4.447 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.487     ;
; 4.447 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.487     ;
; 4.448 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.486     ;
; 4.451 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.473     ;
; 4.452 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.472     ;
; 4.452 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.472     ;
; 4.453 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.471     ;
; 4.456 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.468     ;
; 4.456 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.468     ;
; 4.464 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.460     ;
; 4.465 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.459     ;
; 4.466 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.468     ;
; 4.467 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.467     ;
; 4.467 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.467     ;
; 4.468 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.466     ;
; 4.468 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.456     ;
; 4.468 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.458     ;
; 4.470 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.454     ;
; 4.471 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.453     ;
; 4.471 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.453     ;
; 4.472 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.452     ;
; 4.475 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.449     ;
; 4.475 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.449     ;
; 4.479 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.445     ;
; 4.479 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.445     ;
; 4.483 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.441     ;
; 4.484 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.440     ;
; 4.487 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.437     ;
; 4.489 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.437     ;
; 4.495 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[19] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.440     ;
; 4.496 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.438     ;
; 4.498 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.417     ;
; 4.498 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.426     ;
; 4.498 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.426     ;
; 4.499 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.416     ;
; 4.500 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.415     ;
; 4.501 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.424     ;
; 4.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.423     ;
; 4.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.423     ;
; 4.503 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.412     ;
; 4.503 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 15.422     ;
; 4.509 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.417     ;
; 4.510 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.416     ;
; 4.510 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.416     ;
; 4.511 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 15.415     ;
; 4.516 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[19] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.419     ;
; 4.516 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.408     ;
; 4.516 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.408     ;
; 4.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.417     ;
; 4.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.398     ;
; 4.518 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.406     ;
; 4.518 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.397     ;
; 4.519 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.396     ;
; 4.522 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 15.393     ;
; 4.535 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.389     ;
; 4.535 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.389     ;
; 4.537 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 15.387     ;
; 4.543 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 15.376     ;
; 4.545 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.387     ;
; 4.545 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 15.374     ;
; 4.546 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.386     ;
; 4.546 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.386     ;
; 4.547 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.385     ;
; 4.550 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.382     ;
; 4.550 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.382     ;
; 4.558 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.374     ;
; 4.559 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.373     ;
; 4.562 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.370     ;
; 4.562 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 15.357     ;
; 4.564 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 15.355     ;
; 4.565 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.367     ;
; 4.566 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.366     ;
; 4.566 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.366     ;
; 4.567 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.365     ;
; 4.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.362     ;
; 4.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.362     ;
; 4.573 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 15.359     ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.373 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.595      ;
; 0.391 ; present_state.COMPUTE                                                             ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.615      ;
; 0.399 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.624      ;
; 0.409 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.628      ;
; 0.414 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.633      ;
; 0.430 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.649      ;
; 0.430 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.649      ;
; 0.431 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.650      ;
; 0.431 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.650      ;
; 0.434 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.653      ;
; 0.434 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.653      ;
; 0.434 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.653      ;
; 0.499 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[0][2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.720      ;
; 0.501 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.720      ;
; 0.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.721      ;
; 0.505 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.724      ;
; 0.507 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.726      ;
; 0.509 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.728      ;
; 0.511 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.730      ;
; 0.515 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.734      ;
; 0.527 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.746      ;
; 0.532 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.752      ;
; 0.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.754      ;
; 0.538 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.758      ;
; 0.539 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.759      ;
; 0.542 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.762      ;
; 0.556 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.561 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.575 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.579 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.798      ;
; 0.583 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.803      ;
; 0.589 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.808      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.406 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.624      ;
; 0.570 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.582 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.613 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.831      ;
; 0.747 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.965      ;
; 0.765 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.982      ;
; 0.792 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.010      ;
; 0.805 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.023      ;
; 0.842 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.845 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.859 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.870 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.880 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.882 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.100      ;
; 0.887 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.915 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.133      ;
; 0.946 ; module_display1:vga_module|vga_controller:V1|k[15]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.952 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.955 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.956 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.959 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.972 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.190      ;
; 0.973 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.974 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.975 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.981 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.992 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.210      ;
; 0.994 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 1.011 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.228      ;
; 1.067 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.068 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.069 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.070 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.288      ;
; 1.076 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.294      ;
; 1.079 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.297      ;
; 1.083 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.085 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.087 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.103 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.322      ;
; 1.106 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.324      ;
; 1.139 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.357      ;
; 1.162 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.380      ;
; 1.166 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.384      ;
; 1.166 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.384      ;
; 1.179 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.397      ;
; 1.179 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.397      ;
; 1.181 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.399      ;
; 1.210 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.428      ;
; 1.215 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.433      ;
; 1.216 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.434      ;
; 1.248 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.466      ;
; 1.250 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.468      ;
; 1.261 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.479      ;
; 1.261 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.480      ;
; 1.263 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.480      ;
; 1.264 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.482      ;
; 1.277 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.495      ;
; 1.278 ; module_display1:vga_module|vga_controller:V1|k[13]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.497      ;
; 1.282 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.500      ;
; 1.291 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.508      ;
; 1.325 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.562      ;
; 1.328 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.340 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.558      ;
; 1.356 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.574      ;
; 1.357 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.575      ;
; 1.360 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.578      ;
; 1.362 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.579      ;
; 1.365 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.583      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 44.07 MHz ; 44.07 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 70.46 MHz ; 70.46 MHz       ; CLOCK_50                                             ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.406 ; 0.000         ;
; CLOCK_50                                             ; 5.808 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.365 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.697  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.746 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 5.406 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.710      ;
; 5.494 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.622      ;
; 5.495 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.621      ;
; 5.588 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.528      ;
; 5.624 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.492      ;
; 5.767 ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.348      ;
; 5.802 ; module_display1:vga_module|display_unit:D1|up[9]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.313      ;
; 5.807 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.309      ;
; 5.841 ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.274      ;
; 5.860 ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.255      ;
; 5.877 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.239      ;
; 5.895 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.221      ;
; 5.903 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.213      ;
; 5.917 ; module_display1:vga_module|display_unit:D1|up[11] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.198      ;
; 5.918 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.198      ;
; 5.918 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.198      ;
; 5.933 ; module_display1:vga_module|display_unit:D1|up[21] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.182      ;
; 5.996 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.120      ;
; 5.996 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.120      ;
; 6.003 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.113      ;
; 6.006 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.110      ;
; 6.006 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.110      ;
; 6.007 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.109      ;
; 6.007 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.109      ;
; 6.032 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.084      ;
; 6.034 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.081      ;
; 6.089 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.027      ;
; 6.091 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.025      ;
; 6.092 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.024      ;
; 6.095 ; module_display1:vga_module|display_unit:D1|up[16] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 8.020      ;
; 6.100 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.016      ;
; 6.100 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 8.016      ;
; 6.127 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.988      ;
; 6.136 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.980      ;
; 6.136 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.980      ;
; 6.152 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.963      ;
; 6.161 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.955      ;
; 6.163 ; module_display1:vga_module|display_unit:D1|up[14] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.952      ;
; 6.175 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.940      ;
; 6.185 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.931      ;
; 6.189 ; module_display1:vga_module|display_unit:D1|up[19] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.926      ;
; 6.195 ; module_display1:vga_module|display_unit:D1|up[25] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.920      ;
; 6.198 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.917      ;
; 6.221 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.895      ;
; 6.240 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.875      ;
; 6.249 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.867      ;
; 6.250 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.866      ;
; 6.255 ; module_display1:vga_module|display_unit:D1|up[15] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.860      ;
; 6.268 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.847      ;
; 6.278 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.838      ;
; 6.279 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.836      ;
; 6.279 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.836      ;
; 6.310 ; module_display1:vga_module|display_unit:D1|up[9]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.805      ;
; 6.310 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.805      ;
; 6.313 ; module_display1:vga_module|display_unit:D1|up[11] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.802      ;
; 6.319 ; module_display1:vga_module|display_unit:D1|up[10] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.796      ;
; 6.332 ; module_display1:vga_module|display_unit:D1|up[21] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.783      ;
; 6.343 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.773      ;
; 6.348 ; module_display1:vga_module|display_unit:D1|up[20] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.767      ;
; 6.350 ; module_display1:vga_module|display_unit:D1|up[27] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.765      ;
; 6.352 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.763      ;
; 6.352 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.763      ;
; 6.359 ; module_display1:vga_module|display_unit:D1|up[28] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.756      ;
; 6.364 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.751      ;
; 6.372 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.743      ;
; 6.372 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.743      ;
; 6.379 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.737      ;
; 6.389 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.727      ;
; 6.389 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.727      ;
; 6.395 ; module_display1:vga_module|display_unit:D1|up[30] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.720      ;
; 6.401 ; module_display1:vga_module|display_unit:D1|up[9]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.714      ;
; 6.404 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.712      ;
; 6.404 ; module_display1:vga_module|display_unit:D1|up[13] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.711      ;
; 6.425 ; module_display1:vga_module|display_unit:D1|up[11] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.690      ;
; 6.425 ; module_display1:vga_module|display_unit:D1|up[11] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.690      ;
; 6.436 ; module_display1:vga_module|display_unit:D1|up[17] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.679      ;
; 6.438 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.677      ;
; 6.442 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.673      ;
; 6.444 ; module_display1:vga_module|display_unit:D1|up[21] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.671      ;
; 6.444 ; module_display1:vga_module|display_unit:D1|up[21] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.671      ;
; 6.445 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.671      ;
; 6.457 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.658      ;
; 6.474 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.642      ;
; 6.480 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.636      ;
; 6.497 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.619      ;
; 6.503 ; module_display1:vga_module|display_unit:D1|up[16] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.612      ;
; 6.508 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.608      ;
; 6.508 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.608      ;
; 6.514 ; module_display1:vga_module|display_unit:D1|up[12] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.601      ;
; 6.520 ; module_display1:vga_module|display_unit:D1|up[8]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.595      ;
; 6.521 ; module_display1:vga_module|display_unit:D1|up[11] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.594      ;
; 6.522 ; module_display1:vga_module|display_unit:D1|up[22] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.593      ;
; 6.530 ; module_display1:vga_module|display_unit:D1|up[21] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.585      ;
; 6.533 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.583      ;
; 6.534 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.884     ; 7.582      ;
; 6.535 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.580      ;
; 6.546 ; module_display1:vga_module|display_unit:D1|up[31] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.569      ;
; 6.546 ; module_display1:vga_module|display_unit:D1|up[31] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.569      ;
; 6.559 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.556      ;
; 6.560 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.885     ; 7.555      ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.808 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 14.127     ;
; 5.817 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 14.117     ;
; 5.823 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 14.112     ;
; 5.832 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 14.102     ;
; 5.869 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.072     ;
; 5.884 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.057     ;
; 5.918 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 14.017     ;
; 5.927 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.014     ;
; 5.933 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 14.002     ;
; 5.941 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.995     ;
; 5.942 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.999     ;
; 5.956 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.980     ;
; 6.024 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.911     ;
; 6.039 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.896     ;
; 6.059 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.876     ;
; 6.059 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.876     ;
; 6.060 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.875     ;
; 6.061 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.874     ;
; 6.068 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.866     ;
; 6.068 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.866     ;
; 6.069 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.865     ;
; 6.070 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.864     ;
; 6.120 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.821     ;
; 6.120 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.821     ;
; 6.121 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.820     ;
; 6.122 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.819     ;
; 6.139 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.795     ;
; 6.154 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.780     ;
; 6.155 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.778     ;
; 6.155 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.778     ;
; 6.155 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.778     ;
; 6.155 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.786     ;
; 6.156 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.777     ;
; 6.159 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.774     ;
; 6.160 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.773     ;
; 6.164 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.768     ;
; 6.164 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.768     ;
; 6.164 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.768     ;
; 6.165 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.767     ;
; 6.168 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.764     ;
; 6.169 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.766     ;
; 6.169 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.766     ;
; 6.169 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.763     ;
; 6.170 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.765     ;
; 6.170 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.771     ;
; 6.171 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.764     ;
; 6.172 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.762     ;
; 6.173 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.761     ;
; 6.175 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[19] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.767     ;
; 6.178 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.763     ;
; 6.178 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.763     ;
; 6.179 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.755     ;
; 6.179 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.762     ;
; 6.180 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 13.754     ;
; 6.180 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.761     ;
; 6.181 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.752     ;
; 6.182 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.751     ;
; 6.188 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.745     ;
; 6.189 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.744     ;
; 6.190 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[19] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.752     ;
; 6.192 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.744     ;
; 6.192 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.744     ;
; 6.193 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.743     ;
; 6.194 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.742     ;
; 6.216 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.723     ;
; 6.216 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.723     ;
; 6.216 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.723     ;
; 6.217 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.716     ;
; 6.217 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.716     ;
; 6.217 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.722     ;
; 6.219 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.714     ;
; 6.219 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.714     ;
; 6.220 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.719     ;
; 6.221 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.718     ;
; 6.226 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.706     ;
; 6.226 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.706     ;
; 6.228 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.704     ;
; 6.228 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 13.704     ;
; 6.233 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.707     ;
; 6.234 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.689     ;
; 6.234 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.706     ;
; 6.235 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.688     ;
; 6.236 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.687     ;
; 6.239 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.684     ;
; 6.240 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.700     ;
; 6.241 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.699     ;
; 6.243 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 13.679     ;
; 6.244 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 13.678     ;
; 6.245 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 13.677     ;
; 6.248 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 13.674     ;
; 6.265 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.668     ;
; 6.265 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.668     ;
; 6.265 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.668     ;
; 6.266 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.667     ;
; 6.269 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.664     ;
; 6.270 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.663     ;
; 6.274 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.665     ;
; 6.274 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.665     ;
; 6.274 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.665     ;
; 6.275 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 13.660     ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.338 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.349 ; present_state.COMPUTE                                                             ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.548      ;
; 0.356 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.562      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.564      ;
; 0.367 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.565      ;
; 0.368 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.567      ;
; 0.368 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.567      ;
; 0.370 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.569      ;
; 0.375 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.574      ;
; 0.384 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.583      ;
; 0.385 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.584      ;
; 0.386 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.585      ;
; 0.386 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.585      ;
; 0.388 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.587      ;
; 0.388 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.587      ;
; 0.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.593      ;
; 0.449 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[0][2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.456 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.654      ;
; 0.457 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.656      ;
; 0.458 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.657      ;
; 0.461 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.660      ;
; 0.470 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.669      ;
; 0.471 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.476 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.675      ;
; 0.478 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.677      ;
; 0.487 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.686      ;
; 0.488 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.687      ;
; 0.500 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.523 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.532 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.731      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.365 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.511 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.550 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.672 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.870      ;
; 0.710 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.907      ;
; 0.718 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.917      ;
; 0.731 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.929      ;
; 0.751 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.755 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.762 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.766 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.772 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.780 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.783 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.981      ;
; 0.790 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.988      ;
; 0.801 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.999      ;
; 0.825 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.023      ;
; 0.840 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.845 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.848 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.851 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.855 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.861 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.865 ; module_display1:vga_module|vga_controller:V1|k[15]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.063      ;
; 0.868 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.879 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.077      ;
; 0.886 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.084      ;
; 0.923 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.120      ;
; 0.940 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.944 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.945 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.947 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.146      ;
; 0.948 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.146      ;
; 0.951 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.954 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.152      ;
; 0.957 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.960 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.158      ;
; 0.964 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.969 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.168      ;
; 0.982 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.180      ;
; 1.002 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.201      ;
; 1.025 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.223      ;
; 1.036 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.037 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.235      ;
; 1.038 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.236      ;
; 1.039 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.237      ;
; 1.043 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.242      ;
; 1.048 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.246      ;
; 1.071 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.269      ;
; 1.111 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.309      ;
; 1.114 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.312      ;
; 1.114 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.312      ;
; 1.116 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.314      ;
; 1.123 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.321      ;
; 1.133 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.332      ;
; 1.134 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.334      ;
; 1.145 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.343      ;
; 1.150 ; module_display1:vga_module|vga_controller:V1|k[13]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.350      ;
; 1.151 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.349      ;
; 1.165 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.362      ;
; 1.181 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.378      ;
; 1.190 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.193 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.196 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.394      ;
; 1.206 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.404      ;
; 1.212 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.409      ;
; 1.215 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.215 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.413      ;
; 1.221 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.419      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.653  ; 0.000         ;
; CLOCK_50                                             ; 10.862 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.213 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.440  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.782 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 9.653  ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 6.031      ;
; 9.699  ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.985      ;
; 9.745  ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.939      ;
; 9.802  ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.882      ;
; 9.804  ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.880      ;
; 9.915  ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.769      ;
; 9.921  ; module_display1:vga_module|display_unit:D1|up[9]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.763      ;
; 9.923  ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.761      ;
; 9.925  ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.759      ;
; 9.965  ; module_display1:vga_module|display_unit:D1|up[21] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.719      ;
; 9.981  ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.703      ;
; 9.988  ; module_display1:vga_module|display_unit:D1|up[11] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.696      ;
; 10.070 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.614      ;
; 10.078 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.606      ;
; 10.084 ; module_display1:vga_module|display_unit:D1|up[16] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.600      ;
; 10.090 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.594      ;
; 10.127 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.557      ;
; 10.130 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.554      ;
; 10.136 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.548      ;
; 10.142 ; module_display1:vga_module|display_unit:D1|up[14] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.542      ;
; 10.155 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.529      ;
; 10.162 ; module_display1:vga_module|display_unit:D1|up[19] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.522      ;
; 10.166 ; module_display1:vga_module|display_unit:D1|up[25] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.518      ;
; 10.182 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.502      ;
; 10.185 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.499      ;
; 10.185 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.499      ;
; 10.193 ; module_display1:vga_module|display_unit:D1|up[15] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.491      ;
; 10.231 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.453      ;
; 10.231 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.453      ;
; 10.239 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.445      ;
; 10.241 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.443      ;
; 10.245 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.439      ;
; 10.250 ; module_display1:vga_module|display_unit:D1|up[20] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.434      ;
; 10.271 ; module_display1:vga_module|display_unit:D1|up[10] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.413      ;
; 10.274 ; module_display1:vga_module|display_unit:D1|up[27] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.410      ;
; 10.277 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.407      ;
; 10.277 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.407      ;
; 10.284 ; module_display1:vga_module|display_unit:D1|up[28] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.400      ;
; 10.291 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.393      ;
; 10.316 ; module_display1:vga_module|display_unit:D1|up[17] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.368      ;
; 10.316 ; module_display1:vga_module|display_unit:D1|up[30] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.368      ;
; 10.319 ; module_display1:vga_module|display_unit:D1|up[13] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.365      ;
; 10.334 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.350      ;
; 10.334 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.350      ;
; 10.336 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.348      ;
; 10.336 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.348      ;
; 10.337 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.347      ;
; 10.338 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.346      ;
; 10.352 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.332      ;
; 10.358 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.326      ;
; 10.360 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.324      ;
; 10.362 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.322      ;
; 10.384 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.300      ;
; 10.391 ; module_display1:vga_module|display_unit:D1|up[8]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.293      ;
; 10.394 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.290      ;
; 10.395 ; module_display1:vga_module|display_unit:D1|up[12] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.289      ;
; 10.396 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.288      ;
; 10.402 ; module_display1:vga_module|display_unit:D1|up[21] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.282      ;
; 10.418 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.266      ;
; 10.425 ; module_display1:vga_module|display_unit:D1|up[11] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.259      ;
; 10.430 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.254      ;
; 10.447 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.237      ;
; 10.447 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.237      ;
; 10.453 ; module_display1:vga_module|display_unit:D1|up[9]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.231      ;
; 10.453 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.231      ;
; 10.455 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.229      ;
; 10.455 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.229      ;
; 10.457 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.227      ;
; 10.457 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.227      ;
; 10.487 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.197      ;
; 10.489 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.195      ;
; 10.497 ; module_display1:vga_module|display_unit:D1|up[21] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.187      ;
; 10.497 ; module_display1:vga_module|display_unit:D1|up[21] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.187      ;
; 10.507 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.177      ;
; 10.507 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.177      ;
; 10.509 ; module_display1:vga_module|display_unit:D1|up[24] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.175      ;
; 10.513 ; module_display1:vga_module|display_unit:D1|up[9]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.171      ;
; 10.513 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.171      ;
; 10.513 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.171      ;
; 10.515 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.169      ;
; 10.515 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.169      ;
; 10.517 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.167      ;
; 10.520 ; module_display1:vga_module|display_unit:D1|up[11] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.164      ;
; 10.520 ; module_display1:vga_module|display_unit:D1|up[11] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.164      ;
; 10.521 ; module_display1:vga_module|display_unit:D1|up[16] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.163      ;
; 10.557 ; module_display1:vga_module|display_unit:D1|up[21] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.127      ;
; 10.564 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.120      ;
; 10.565 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.119      ;
; 10.567 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.117      ;
; 10.573 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.111      ;
; 10.579 ; module_display1:vga_module|display_unit:D1|up[14] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.105      ;
; 10.580 ; module_display1:vga_module|display_unit:D1|up[11] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.104      ;
; 10.592 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.092      ;
; 10.592 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.092      ;
; 10.599 ; module_display1:vga_module|display_unit:D1|up[19] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.085      ;
; 10.600 ; module_display1:vga_module|display_unit:D1|up[29] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.084      ;
; 10.602 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.082      ;
; 10.602 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.082      ;
; 10.603 ; module_display1:vga_module|display_unit:D1|up[25] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.081      ;
; 10.606 ; module_display1:vga_module|display_unit:D1|up[9]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.316     ; 5.078      ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.862 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.087      ;
; 10.874 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.075      ;
; 10.908 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.041      ;
; 10.920 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.029      ;
; 10.941 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 9.010      ;
; 10.949 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.999      ;
; 10.953 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.998      ;
; 10.961 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.987      ;
; 10.976 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.976      ;
; 10.980 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.968      ;
; 10.988 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.964      ;
; 10.992 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.956      ;
; 11.027 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.922      ;
; 11.027 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.922      ;
; 11.028 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.921      ;
; 11.028 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.921      ;
; 11.040 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.906      ;
; 11.041 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.905      ;
; 11.042 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.904      ;
; 11.043 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.903      ;
; 11.043 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.903      ;
; 11.044 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.902      ;
; 11.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.874      ;
; 11.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.874      ;
; 11.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.874      ;
; 11.065 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.874      ;
; 11.073 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.876      ;
; 11.073 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.876      ;
; 11.074 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.875      ;
; 11.074 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.875      ;
; 11.079 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.869      ;
; 11.079 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.869      ;
; 11.081 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.865      ;
; 11.082 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.864      ;
; 11.084 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.862      ;
; 11.086 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.862      ;
; 11.086 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.862      ;
; 11.086 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.860      ;
; 11.087 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.859      ;
; 11.088 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.858      ;
; 11.089 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.857      ;
; 11.089 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.857      ;
; 11.090 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.856      ;
; 11.101 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.840      ;
; 11.102 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.839      ;
; 11.102 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.846      ;
; 11.106 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.845      ;
; 11.106 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.845      ;
; 11.107 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.844      ;
; 11.107 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.844      ;
; 11.111 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.837      ;
; 11.111 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.828      ;
; 11.111 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.828      ;
; 11.111 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.828      ;
; 11.111 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.828      ;
; 11.114 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.834      ;
; 11.114 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.834      ;
; 11.115 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.833      ;
; 11.115 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.833      ;
; 11.119 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.829      ;
; 11.120 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.828      ;
; 11.121 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.827      ;
; 11.122 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.826      ;
; 11.122 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.826      ;
; 11.123 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.825      ;
; 11.123 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.825      ;
; 11.125 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.823      ;
; 11.125 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.823      ;
; 11.127 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.818      ;
; 11.127 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.819      ;
; 11.128 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.821      ;
; 11.128 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.817      ;
; 11.128 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.818      ;
; 11.129 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.816      ;
; 11.130 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.815      ;
; 11.130 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.815      ;
; 11.130 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.816      ;
; 11.131 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[3]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.814      ;
; 11.132 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.816      ;
; 11.132 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.816      ;
; 11.139 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.807      ;
; 11.140 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.806      ;
; 11.140 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.809      ;
; 11.141 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.805      ;
; 11.141 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.805      ;
; 11.141 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.811      ;
; 11.141 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.811      ;
; 11.142 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.810      ;
; 11.142 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.810      ;
; 11.144 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.797      ;
; 11.144 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.797      ;
; 11.144 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.797      ;
; 11.144 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.797      ;
; 11.145 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.803      ;
; 11.145 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.803      ;
; 11.146 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.802      ;
; 11.146 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.802      ;
; 11.147 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.794      ;
; 11.148 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 8.793      ;
; 11.148 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 8.800      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.205 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; present_state.COMPUTE                                                             ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.335      ;
; 0.218 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.338      ;
; 0.227 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.347      ;
; 0.227 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.228 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.349      ;
; 0.232 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.352      ;
; 0.263 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[14]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[0][2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.397      ;
; 0.286 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.406      ;
; 0.289 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[28]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.307 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.314 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.437      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.213 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.305 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.331 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.399 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.517      ;
; 0.406 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.416 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.536      ;
; 0.427 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.454 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.464 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.471 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.473 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.478 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.493 ; module_display1:vga_module|vga_controller:V1|k[15]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.494 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
; 0.517 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.520 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.530 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.536 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.655      ;
; 0.544 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.580 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.589 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.597 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.609 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.728      ;
; 0.613 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.622 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.741      ;
; 0.628 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.747      ;
; 0.634 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.753      ;
; 0.642 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.649 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.650 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.652 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.662 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.780      ;
; 0.671 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.790      ;
; 0.673 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.674 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.793      ;
; 0.676 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.676 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.681 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.799      ;
; 0.683 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.802      ;
; 0.687 ; module_display1:vga_module|vga_controller:V1|k[13]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.692 ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.811      ;
; 0.693 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.728 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.846      ;
; 0.729 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.732 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.851      ;
; 0.736 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.855      ;
; 0.738 ; module_display1:vga_module|vga_controller:V1|k[12]    ; module_display1:vga_module|vga_controller:V1|k[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.739 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.858      ;
; 0.740 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.859      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 3.629 ; 0.186 ; N/A      ; N/A     ; 9.440               ;
;  CLOCK_50                                             ; 4.065 ; 0.186 ; N/A      ; N/A     ; 9.440               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.629 ; 0.213 ; N/A      ; N/A     ; 19.746              ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 155597113 ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 726928    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 155597113 ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 726928    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 18 20:57:58 2021
Info: Command: quartus_sta FSM -c FSM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FSM.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.629               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.065               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.406               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.674               0.000 CLOCK_50 
    Info (332119):    19.752               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.406               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.808               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
    Info (332119):     0.365               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.697               0.000 CLOCK_50 
    Info (332119):    19.746               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.653               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.862               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.213               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.440               0.000 CLOCK_50 
    Info (332119):    19.782               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Sun Apr 18 20:58:07 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


