==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo -fifo_depth 1024 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1024.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_compile -enable_auto_rewind=false 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:13; Allocated memory: 0.344 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 641.906 MB.
INFO: [HLS 200-10] Analyzing design file 'streaming_bitmap_constructor.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:354:17)
WARNING: [HLS 207-5292] unused parameter 'z_plane_buffer' (streaming_bitmap_constructor.cpp:355:16)
WARNING: [HLS 207-5292] unused parameter 'early_trigger_out' (streaming_bitmap_constructor.cpp:356:38)
WARNING: [HLS 207-5292] unused parameter 'retained_blocks_out' (streaming_bitmap_constructor.cpp:357:37)
WARNING: [HLS 207-5292] unused parameter 'retained_block_count' (streaming_bitmap_constructor.cpp:358:18)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (streaming_bitmap_constructor.cpp:359:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:360:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:361:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (streaming_bitmap_constructor.cpp:362:19)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:363:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:364:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:365:17)
WARNING: [HLS 207-5292] unused parameter 'l3_write_pos' (streaming_bitmap_constructor.cpp:366:18)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:367:18)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:368:18)
WARNING: [HLS 207-5292] unused parameter 'l0_write_pos' (streaming_bitmap_constructor.cpp:369:18)
WARNING: [HLS 207-5292] unused parameter 'feature_data_out' (streaming_bitmap_constructor.cpp:370:29)
WARNING: [HLS 207-5292] unused parameter 'write_addr_out' (streaming_bitmap_constructor.cpp:371:31)
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:378:17)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:379:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:380:17)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:381:19)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:382:18)
WARNING: [HLS 207-5292] unused parameter 'l3_block_idx' (streaming_bitmap_constructor.cpp:389:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:390:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:391:17)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:392:19)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:393:18)
INFO: [HLS 200-10] Analyzing design file 'morton_reorder_buffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (morton_reorder_buffer.cpp:24:23)
INFO: [HLS 200-10] Analyzing design file 'dynamic_access.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (dynamic_access.cpp:171:9)
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (systolic_array.cpp:299:9)
WARNING: [HLS 207-5569] unexpected pragma parameter 'impl' (systolic_array.cpp:299:54)
WARNING: [HLS 207-5292] unused parameter 'voxel_idx' (systolic_array.cpp:60:69)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (systolic_array.cpp:596:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (systolic_array.cpp:597:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (systolic_array.cpp:598:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (systolic_array.cpp:599:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (systolic_array.cpp:600:23)
INFO: [HLS 200-10] Analyzing design file 'complete_pipeline.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (complete_pipeline.cpp:778:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file complete_pipeline.cpp
WARNING: [HLS 207-5292] unused parameter 'access_pointers' (complete_pipeline.cpp:21:24)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (complete_pipeline.cpp:843:23)
INFO: [HLS 200-10] Analyzing design file 'ocnn6_net.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:158:30)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (ocnn6_net.cpp:264:35)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (ocnn6_net.cpp:214:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (ocnn6_net.cpp:214:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:433:34)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:434:17)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (ocnn6_net.cpp:430:9)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file ocnn6_net.cpp
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (ocnn6_net.cpp:296:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (ocnn6_net.cpp:297:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (ocnn6_net.cpp:298:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (ocnn6_net.cpp:299:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (ocnn6_net.cpp:300:23)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (ocnn6_net.cpp:421:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (ocnn6_net.cpp:422:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (ocnn6_net.cpp:423:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (ocnn6_net.cpp:424:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (ocnn6_net.cpp:425:23)
WARNING: [HLS 207-5292] unused parameter 'feature_dram_write' (ocnn6_net.cpp:427:18)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (ocnn6_net.cpp:548:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (ocnn6_net.cpp:549:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (ocnn6_net.cpp:550:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (ocnn6_net.cpp:551:19)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (ocnn6_net.cpp:585:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (ocnn6_net.cpp:586:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (ocnn6_net.cpp:587:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (ocnn6_net.cpp:588:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (ocnn6_net.cpp:589:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.67 seconds. CPU system time: 1.76 seconds. Elapsed time: 11.48 seconds; current allocated memory: 651.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 33,263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 3,613,406 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,589,496 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,561,554 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,561,554 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,738,932 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,567,904 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,574,866 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,585,082 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,338,583 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,296,587 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,296,581 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,377,643 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,326,183 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,554,957 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,541,330 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-275] In 'NEIGHBOR_CONVOLUTION', Pragma conflict happens on 'PIPELINE' and 'UNROLL_OFF' pragmas: Pipeline requires unrolling all sub loops (ocnn6_net.cpp:475:9)
INFO: [HLS 214-131] Inlining function 'set_bit(ap_uint<512>*, int, ap_uint<1>)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:278:13)
INFO: [HLS 214-131] Inlining function 'initialize_streaming_pointers(StreamingPointers&)' into 'ocnn6_logical_bitmap_reconstruction_with_access_pointers(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, StreamingPointers&)' (ocnn6_net.cpp:310:2)
INFO: [HLS 214-131] Inlining function 'ZLayerMultiplicationArray::reset()' into 'ZBufferConvolutionEngine::initialize_z_buffer(float (*) [32][32], float*)' (systolic_array.cpp:364:19)
INFO: [HLS 214-131] Inlining function 'extract_morton_address(ap_uint<60>)' into 'morton_to_dram_address(ap_uint<60>, ap_uint<32>)' (./octree_master.h:272:23)
INFO: [HLS 214-131] Inlining function 'morton_to_dram_address(ap_uint<60>, ap_uint<32>)' into 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)' (ocnn6_net.cpp:498:26)
INFO: [HLS 214-131] Inlining function 'ZBufferConvolutionEngine::find_neighbor_direct(ap_uint<32>, ap_uint<32>, ap_uint<32>, int, int, int, ap_uint<32>&, ap_uint<60>&)' into 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)' (ocnn6_net.cpp:488:54)
INFO: [HLS 214-131] Inlining function 'morton_decode(ap_uint<60>, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)' (ocnn6_net.cpp:452:9)
INFO: [HLS 214-377] Adding 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine' into disaggregation list because there's array-partition pragma applied on the struct field (ocnn6_net.cpp:515:53)
INFO: [HLS 214-377] Adding 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine' into disaggregation list because there's array-partition pragma applied on the struct field (ocnn6_net.cpp:437:27)
INFO: [HLS 214-210] Disaggregating variable 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine' (ocnn6_net.cpp:433:0)
INFO: [HLS 214-210] Disaggregating variable 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays)' (ocnn6_net.cpp:433:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_232_6' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:232:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_7' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:237:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_3' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:179:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_4' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:186:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_2' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:137:27)
INFO: [HLS 214-291] Loop 'PLACE_FEATURES' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:624:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_181_1' is marked as complete unroll implied by the pipeline pragma (./octree_master.h:181:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_460_1' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:460:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_468_2' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:468:20)
INFO: [HLS 214-291] Loop 'NEIGHBOR_CONVOLUTION' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:475:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_504_4' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:504:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_496_3' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:496:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_524_5' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:524:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_6' is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:531:27)
INFO: [HLS 214-291] Loop 'APPLY_RELU' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:309:5)
INFO: [HLS 214-291] Loop 'PER_CHANNEL_CONVOLUTION' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:288:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_292_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:292:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_295_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:295:20)
INFO: [HLS 214-291] Loop 'INIT_BIAS' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:279:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_329_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:329:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:248:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:252:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_14' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:216:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_15' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:222:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_16' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:224:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_245_17' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:245:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_9' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:169:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_10' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:176:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_178_11' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:178:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_12' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:180:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_13' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:203:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_6' (ocnn6_net.cpp:232:27) in function 'ocnn6_net_8_layer_pipeline' completely with a factor of 3 (ocnn6_net.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_7' (ocnn6_net.cpp:237:27) in function 'ocnn6_net_8_layer_pipeline' completely with a factor of 29 (ocnn6_net.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_3' (ocnn6_net.cpp:179:27) in function 'ocnn6_net_8_layer_pipeline' completely with a factor of 3 (ocnn6_net.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (ocnn6_net.cpp:186:27) in function 'ocnn6_net_8_layer_pipeline' completely with a factor of 29 (ocnn6_net.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_2' (ocnn6_net.cpp:137:27) in function 'ocnn6_net_8_layer_pipeline' completely with a factor of 3 (ocnn6_net.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'PLACE_FEATURES' (ocnn6_net.cpp:624:25) in function 'ocnn6_final_layer_output_reconstruction_streaming' completely with a factor of 40 (ocnn6_net.cpp:591:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_1' (./octree_master.h:181:23) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 20 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_460_1' (ocnn6_net.cpp:460:20) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_468_2' (ocnn6_net.cpp:468:20) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'NEIGHBOR_CONVOLUTION' (ocnn6_net.cpp:475:9) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 27 (ocnn6_net.cpp:428:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'NEIGHBOR_CONVOLUTION' (ocnn6_net.cpp:475:9) in function 'ocnn6_streaming_layer_pipeline' has been removed because the loop is unrolled completely (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_524_5' (ocnn6_net.cpp:524:31) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_496_3' (ocnn6_net.cpp:496:35) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_4' (ocnn6_net.cpp:504:35) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_6' (ocnn6_net.cpp:531:27) in function 'ocnn6_streaming_layer_pipeline' completely with a factor of 32 (ocnn6_net.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'APPLY_RELU' (systolic_array.cpp:309:5) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' completely with a factor of 32 (systolic_array.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'PER_CHANNEL_CONVOLUTION' (systolic_array.cpp:288:5) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' completely with a factor of 32 (systolic_array.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_1' (systolic_array.cpp:292:27) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' completely with a factor of 32 (systolic_array.cpp:267:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_292_1' (systolic_array.cpp:292:27) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' has been removed because the loop is unrolled completely (systolic_array.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_295_2' (systolic_array.cpp:295:20) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' completely with a factor of 3 (systolic_array.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_BIAS' (systolic_array.cpp:279:5) in function 'FullZLayerMultiplicationArray::compute_single_voxel_parallel' completely with a factor of 32 (systolic_array.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_OCCUPANCY_MAPS' (systolic_array.cpp:369:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 3 (systolic_array.cpp:321:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_377_3' (systolic_array.cpp:377:27) in function 'ZBufferConvolutionEngine::initialize_z_buffer': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_3' (systolic_array.cpp:377:27) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 8 (systolic_array.cpp:321:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_379_4' (systolic_array.cpp:379:20) in function 'ZBufferConvolutionEngine::initialize_z_buffer': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_379_4' (systolic_array.cpp:379:20) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 8 (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_Z_MULT_ARRAYS' (systolic_array.cpp:361:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 3 (systolic_array.cpp:321:0)
INFO: [HLS 214-188] Unrolling loop 'RESET_MULT_ARRAY' (systolic_array.cpp:79:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' partially with a factor of 2 (systolic_array.cpp:321:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_83_1' (systolic_array.cpp:83:26) in function 'ZBufferConvolutionEngine::initialize_z_buffer' partially with a factor of 4 (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_FULL_Z_MULT_ARRAYS' (systolic_array.cpp:353:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 3 (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_BIAS' (systolic_array.cpp:337:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 32 (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_329_2' (systolic_array.cpp:329:20) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 32 (systolic_array.cpp:321:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_1' (systolic_array.cpp:248:20) in function 'FullZLayerMultiplicationArray::reset' completely with a factor of 8 (systolic_array.cpp:237:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_248_1' (systolic_array.cpp:248:20) in function 'FullZLayerMultiplicationArray::reset' has been removed because the loop is unrolled completely (systolic_array.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (systolic_array.cpp:252:31) in function 'FullZLayerMultiplicationArray::reset' completely with a factor of 32 (systolic_array.cpp:237:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_14' (streaming_bitmap_constructor.cpp:216:21) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_17' (streaming_bitmap_constructor.cpp:245:36) in function 'streaming_bitmap_constructor' completely with a factor of 4 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_15' (streaming_bitmap_constructor.cpp:222:32) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_16' (streaming_bitmap_constructor.cpp:224:36) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_9' (streaming_bitmap_constructor.cpp:169:20) in function 'streaming_bitmap_constructor' completely with a factor of 4 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_13' (streaming_bitmap_constructor.cpp:203:36) in function 'streaming_bitmap_constructor' completely with a factor of 8 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_10' (streaming_bitmap_constructor.cpp:176:32) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_11' (streaming_bitmap_constructor.cpp:178:36) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_12' (streaming_bitmap_constructor.cpp:180:40) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
WARNING: [HLS 214-450] Ignore address on register port 'L0_bitmap_pruned' (./octree_master.h:151:34)
WARNING: [HLS 214-450] Ignore address on register port 'L1_bitmap_pruned' (./octree_master.h:151:34)
WARNING: [HLS 214-450] Ignore address on register port 'L2_bitmap_pruned' (./octree_master.h:151:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.z_mult_arrays.active' (systolic_array.cpp:82:12)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.z_mult_arrays.accumulator' (systolic_array.cpp:86:20)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.mult_units': Cyclic partitioning with factor 4 on dimension 2. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator': Cyclic partitioning with factor 8 on dimension 4. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active': Complete partitioning on dimension 2. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE15l0_block_buffer': Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:93:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE15l1_block_buffer': Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:94:0)
INFO: [HLS 214-248] Applying array_partition to 'output_features': Complete partitioning on dimension 1. (ocnn6_net.cpp:466:15)
INFO: [HLS 214-248] Applying array_partition to 'neighbor_features': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'neighbor_contribution': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'layer_streams': Complete partitioning on dimension 1. (ocnn6_net.cpp:348:25)
INFO: [HLS 214-248] Applying array_partition to 'layer_streams': Complete partitioning on dimension 1. (ocnn6_net.cpp:169:28)
INFO: [HLS 214-248] Applying array_partition to 'layer_pipeline_streams': Complete partitioning on dimension 1. (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_data_stream' with compact=bit mode in 1085-bits (ocnn6_net.cpp:101:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'retained_blocks_stream' with compact=bit mode in 132-bits (ocnn6_net.cpp:103:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'early_trigger_stream' with compact=bit mode in 125-bits (ocnn6_net.cpp:104:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'initial_stream' with compact=bit mode in 1085-bits (ocnn6_net.cpp:221:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_0' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_1' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_2' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_3' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_4' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_5' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_6' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_7' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_8' with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_streams_0' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_1' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_2' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_3' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_4' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_5' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_6' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_7' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_streams_8' with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_0' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_1' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_2' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_3' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_4' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_5' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_6' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'layer_pipeline_streams_7' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer_pipeline_streams_8' with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_voxel_stream' with compact=bit mode in 1085-bits (ocnn6_net.cpp:52:0)
INFO: [HLS 214-241] Aggregating maxi variable 'pruned_feature_dram_read' with compact=none mode in 32-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_83_1> at systolic_array.cpp:83:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_3> at streaming_bitmap_constructor.cpp:113:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_6> at streaming_bitmap_constructor.cpp:120:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_126_8> at streaming_bitmap_constructor.cpp:126:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_260_19> at streaming_bitmap_constructor.cpp:260:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_275_20> at streaming_bitmap_constructor.cpp:275:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_209_5> at ocnn6_net.cpp:209:23 
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.occupied' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices' dimension 2 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices' dimension 3 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.morton_codes' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.z_layer' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.loaded' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.total_voxels' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_weights' dimension 3 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_bias' dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_0)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_1)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_2)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_3)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_4)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_5)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_6)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.accumulator_7)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_0)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_1)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_2)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_3)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_4)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_5)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_6)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.full_z_mult_arrays.active_7)' due to pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.feature_indices)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.feature_indices)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.feature_indices)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.loaded)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.morton_codes)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.occupied)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.total_voxels)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.occupancy_maps.z_layer)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.stored_bias)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'ocnn6_streaming_layer_pipeline(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, float*, float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*)::layer_conv_engine (.stored_weights)' due to pipeline pragma (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_weights': Complete partitioning on dimension 3. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_bias': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.z_layer': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.total_voxels': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.occupied': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.morton_codes': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.loaded': Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (ocnn6_net.cpp:433:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_7': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_6': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_5': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_4': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_3': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_2': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_1': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_0': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_7': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_6': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_5': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_4': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_3': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_2': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_1': Complete partitioning on dimension 4.
INFO: [HLS 214-248] Applying array_partition to '_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_0': Complete partitioning on dimension 4.
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:499:48)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst reads of length 27648 and bit width 32 in loop 'STORE_WEIGHTS'(systolic_array.cpp:324:5) has been inferred on bundle 'gmem_weights8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)
INFO: [HLS 214-115] Multiple burst reads of length 29 and bit width 32 has been inferred on bundle 'gmem_bias8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle 'gmem_weights8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_bias8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)
INFO: [HLS 214-115] Multiple burst writes of length 10485760 and bit width 32 in loop 'INIT_FULL_OUTPUT'(ocnn6_net.cpp:600:23) has been inferred on bundle 'gmem_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:600:23)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 32 has been inferred on bundle 'gmem_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:626:14)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:143:9)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'INIT_FIRST_STREAM'(ocnn6_net.cpp:174:21) has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:174:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:234:40)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_131_1_proc' (ocnn6_net.cpp:131:23) to a process function for dataflow in function 'ocnn6_net_8_layer_pipeline' (ocnn6_net.cpp:131:23)
INFO: [HLS 214-455] Changing loop 'Loop_INIT_FIRST_STREAM_proc' (ocnn6_net.cpp:174:21) to a process function for dataflow in function 'ocnn6_net_8_layer_pipeline' (ocnn6_net.cpp:174:21)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_209_5_proc' (ocnn6_net.cpp:209:23) to a process function for dataflow in function 'ocnn6_net_8_layer_pipeline' (ocnn6_net.cpp:209:23)
INFO: [HLS 214-455] Changing loop 'Loop_INIT_PIPELINE_STREAM_proc' (ocnn6_net.cpp:226:5) to a process function for dataflow in function 'ocnn6_net_8_layer_pipeline' (ocnn6_net.cpp:226:5)
INFO: [HLS 214-455] Changing loop 'ocnn6_streaming_layer_pipeline_Loop_STREAMING_VOXEL_PROCESSING_proc' (ocnn6_net.cpp:445:5) to a process function for dataflow in function 'ocnn6_streaming_layer_pipeline' (ocnn6_net.cpp:445:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 58.24 seconds. CPU system time: 0.86 seconds. Elapsed time: 60.06 seconds; current allocated memory: 751.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 751.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 818.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./octree_master.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 878.031 MB.
WARNING: [XFORM 203-731] Internal stream variable 'retained_blocks_stream' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'early_trigger_stream' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'layer_streams_0.i.i' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.1' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.27'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.2' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.28'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.3' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.29'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.4' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.30'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.5' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.31'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.6' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.32'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_streaming_layer_pipeline.7' (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 'ocnn6_streaming_layer_pipeline_Block_entry_proc.33'
	 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ocnn6_net_8_layer_pipeline' (ocnn6_net.cpp:18:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'Block_entry_proc'
	 'pipeline_bitmap_stage'
	 'Loop_VITIS_LOOP_131_1_proc'
	 'Block_entry_proc.24'
	 'Loop_VITIS_LOOP_209_5_proc'
	 'Block_entry_proc.25'
	 'ocnn6_final_layer_output_reconstruction_streaming'.
INFO: [XFORM 203-11] Balancing expressions in function 'streaming_bitmap_constructor' (streaming_bitmap_constructor.cpp:98:5)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.63 seconds; current allocated memory: 959.781 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_2'(streaming_bitmap_constructor.cpp:112:31) and 'VITIS_LOOP_113_3'(streaming_bitmap_constructor.cpp:113:35) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_1'(streaming_bitmap_constructor.cpp:111:27) and 'VITIS_LOOP_112_2'(streaming_bitmap_constructor.cpp:112:31) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_5'(streaming_bitmap_constructor.cpp:119:31) and 'VITIS_LOOP_120_6'(streaming_bitmap_constructor.cpp:120:35) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_4'(streaming_bitmap_constructor.cpp:118:27) and 'VITIS_LOOP_119_5'(streaming_bitmap_constructor.cpp:119:31) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_125_7'(streaming_bitmap_constructor.cpp:125:27) and 'VITIS_LOOP_126_8'(streaming_bitmap_constructor.cpp:126:31) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_258_18'(streaming_bitmap_constructor.cpp:258:24) and 'VITIS_LOOP_260_19'(streaming_bitmap_constructor.cpp:260:28) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_2' (streaming_bitmap_constructor.cpp:112:31) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (streaming_bitmap_constructor.cpp:111:27) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_5' (streaming_bitmap_constructor.cpp:119:31) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_4' (streaming_bitmap_constructor.cpp:118:27) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_7' (streaming_bitmap_constructor.cpp:125:27) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_258_18' (streaming_bitmap_constructor.cpp:258:24) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:324:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer'.
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1450] Process Block_entry_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process pipeline_bitmap_stage has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_131_1_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process Block_entry_proc.25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.31 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.48 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ocnn6_net_8_layer_pipeline' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.24' to 'Block_entry_proc_24'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.27' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_27'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.8' to 'initialize_z_buffer_8'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.9' to 'compute_single_voxel_parallel_9'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.1' to 'ocnn6_streaming_layer_pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.28' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_28'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.10' to 'initialize_z_buffer_10'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.11' to 'compute_single_voxel_parallel_11'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.2' to 'ocnn6_streaming_layer_pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.29' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_29'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.12' to 'initialize_z_buffer_12'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.13' to 'compute_single_voxel_parallel_13'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.3' to 'ocnn6_streaming_layer_pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.30' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_30'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.14' to 'initialize_z_buffer_14'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.15' to 'compute_single_voxel_parallel_15'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.4' to 'ocnn6_streaming_layer_pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.31' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_31'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.16' to 'initialize_z_buffer_16'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.17' to 'compute_single_voxel_parallel_17'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.5' to 'ocnn6_streaming_layer_pipeline_5'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.32' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_32'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.6' to 'ocnn6_streaming_layer_pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline_Block_entry_proc.33' to 'ocnn6_streaming_layer_pipeline_Block_entry_proc_33'.
WARNING: [SYN 201-103] Legalizing function name 'initialize_z_buffer.18' to 'initialize_z_buffer_18'.
WARNING: [SYN 201-103] Legalizing function name 'compute_single_voxel_parallel.19' to 'compute_single_voxel_parallel_19'.
WARNING: [SYN 201-103] Legalizing function name 'ocnn6_streaming_layer_pipeline.7' to 'ocnn6_streaming_layer_pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.25' to 'Block_entry_proc_25'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.05 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_4_VITIS_LOOP_119_5_VITIS_LOOP_120_6'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_7_VITIS_LOOP_126_8'.
INFO: [SCHED 204-61] Pipelining loop 'VOXEL_PROCESSING'.
INFO: [SCHED 204-61] Pipelining loop 'L0_TO_L1_PRUNING'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L0_TO_L1_PRUNING'): Unable to schedule 'load' operation 1 bit ('voxel_bit', streaming_bitmap_constructor.cpp:188->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2'.
INFO: [SCHED 204-61] Pipelining loop 'L1_TO_L2_PRUNING'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L1_TO_L2_PRUNING'): Unable to schedule 'load' operation 1 bit ('l1_bit', streaming_bitmap_constructor.cpp:232->ocnn6_net.cpp:154) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_18_VITIS_LOOP_260_19'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_4_VITIS_LOOP_119_5_VITIS_LOOP_120_6'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7_VITIS_LOOP_126_8'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VOXEL_PROCESSING'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 16, Depth = 17, loop 'L0_TO_L1_PRUNING'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 10, loop 'L1_TO_L2_PRUNING'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_258_18_VITIS_LOOP_260_19'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_275_20'
WARNING: [HLS 200-871] Estimated clock period (7.995 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'streaming_bitmap_constructor' consists of the following:
	'load' operation 32 bit ('bit_idx') on static variable 'l0_write_pos' [667]  (0.000 ns)
	'sub' operation 9 bit ('sub_ln150_59', ./octree_master.h:150->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) [671]  (0.715 ns)
	'sub' operation 10 bit ('sub_ln150_60', ./octree_master.h:150->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) [673]  (0.715 ns)
	'select' operation 10 bit ('bit_offset', ./octree_master.h:150->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) [674]  (0.303 ns)
	multiplexor before 'phi' operation 512 bit ('L0_bitmap_4', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) with incoming values : ('L0_bitmap_0_load', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_41', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_68', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_92', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_117', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) [751]  (0.387 ns)
	'phi' operation 512 bit ('L0_bitmap_4', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) with incoming values : ('L0_bitmap_0_load', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_41', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_68', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_92', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) ('tmp_117', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) [751]  (0.000 ns)
	'store' operation 0 bit ('L0_bitmap_0_write_ln151', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154) of variable 'L0_bitmap_4', ./octree_master.h:151->streaming_bitmap_constructor.cpp:205->ocnn6_net.cpp:154 on local variable 'L0_bitmap_0' [752]  (0.387 ns)
	blocking operation 5.488 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_131_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_131_1_proc' (loop 'VITIS_LOOP_131_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_read_addr_write_ln143', ocnn6_net.cpp:143) on port 'gmem_read' (ocnn6_net.cpp:143) and bus write operation ('gmem_read_addr_write_ln143', ocnn6_net.cpp:143) on port 'gmem_read' (ocnn6_net.cpp:143).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_131_1_proc' (loop 'VITIS_LOOP_131_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_read_addr_write_ln143', ocnn6_net.cpp:143) on port 'gmem_read' (ocnn6_net.cpp:143) and bus write operation ('gmem_read_addr_write_ln143', ocnn6_net.cpp:143) on port 'gmem_read' (ocnn6_net.cpp:143).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_209_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RESET_SPATIAL_COVERAGE'.
WARNING: [HLS 200-885] The II Violation in module 'reset' (loop 'RESET_SPATIAL_COVERAGE'): Unable to schedule 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_97_write_ln255', systolic_array.cpp:255) of constant 0 on array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95'.
WARNING: [HLS 200-885] The II Violation in module 'reset' (loop 'RESET_SPATIAL_COVERAGE'): Unable to schedule 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_99_write_ln255', systolic_array.cpp:255) of constant 0 on array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95'.
WARNING: [HLS 200-885] The II Violation in module 'reset' (loop 'RESET_SPATIAL_COVERAGE'): Unable to schedule 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_101_write_ln255', systolic_array.cpp:255) of constant 0 on array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'RESET_SPATIAL_COVERAGE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_728', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332) and bus read operation ('empty_697', systolic_array.cpp:332) on port 'gmem_weights1' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_633_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_633_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_173', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel' (function 'compute_single_voxel_parallel'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights1_addr_read_1023') on port 'gmem_weights1' and bus read operation ('gmem_weights1_addr_read') on port 'gmem_weights1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 169.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 169.57 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.21 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.889 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.896 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.897 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_8' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) and bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.9'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_297_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_297_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_5', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_9' (function 'compute_single_voxel_parallel.9'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights2_addr_read_1023') on port 'gmem_weights2' and bus read operation ('gmem_weights2_addr_read') on port 'gmem_weights2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.9': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 168.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 168.44 seconds; current allocated memory: 1.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.85 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.9' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 2.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_10' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_663', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332) and bus read operation ('empty_632', systolic_array.cpp:332) on port 'gmem_weights3' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.11'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_577_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_577_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_145', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_11' (function 'compute_single_voxel_parallel.11'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights3_addr_read_1023') on port 'gmem_weights3' and bus read operation ('gmem_weights3_addr_read') on port 'gmem_weights3'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.11': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 167.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.59 seconds; current allocated memory: 2.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.79 seconds; current allocated memory: 2.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.11' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_12' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_598', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332) and bus read operation ('empty_567', systolic_array.cpp:332) on port 'gmem_weights7' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.13'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_521_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_521_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_117', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_13' (function 'compute_single_voxel_parallel.13'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights7_addr_read_1023') on port 'gmem_weights7' and bus read operation ('gmem_weights7_addr_read') on port 'gmem_weights7'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.13': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 167.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.92 seconds; current allocated memory: 2.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.92 seconds; current allocated memory: 2.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.13' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_14' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_533', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332) and bus read operation ('empty_502', systolic_array.cpp:332) on port 'gmem_weights5' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.15'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_465_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_465_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_89', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_15' (function 'compute_single_voxel_parallel.15'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights5_addr_read_1023') on port 'gmem_weights5' and bus read operation ('gmem_weights5_addr_read') on port 'gmem_weights5'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.15': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 166.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 166.9 seconds; current allocated memory: 2.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.82 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.15' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.548 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_16' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_468', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332) and bus read operation ('empty_437', systolic_array.cpp:332) on port 'gmem_weights6' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.17'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_409_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_409_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_61', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_17' (function 'compute_single_voxel_parallel.17'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights6_addr_read_1023') on port 'gmem_weights6' and bus read operation ('gmem_weights6_addr_read') on port 'gmem_weights6'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.17': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 162.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 162.23 seconds; current allocated memory: 2.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.89 seconds; current allocated memory: 2.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.17' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.13' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'.
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
WARNING: [HLS 200-880] The II Violation in module 'initialize_z_buffer_18' (loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation ('empty_403', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332) and bus read operation ('empty_372', systolic_array.cpp:332) on port 'gmem_weights8' (systolic_array.cpp:332).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'STORE_WEIGHTS_VITIS_LOOP_326_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_single_voxel_parallel_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_single_voxel_parallel.19'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_353_write_ln304', systolic_array.cpp:304) of variable 'local_sum', systolic_array.cpp:301 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1' and 'store' operation 0 bit ('ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_353_write_ln282', systolic_array.cpp:282) of variable 'bitcast_ln282_33', systolic_array.cpp:282 on array 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
WARNING: [HLS 200-880] The II Violation in module 'compute_single_voxel_parallel_19' (function 'compute_single_voxel_parallel.19'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem_weights8_addr_read_1023') on port 'gmem_weights8' and bus read operation ('gmem_weights8_addr_read') on port 'gmem_weights8'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'compute_single_voxel_parallel.19': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 167.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.71 seconds; current allocated memory: 2.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.18 seconds; current allocated memory: 2.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'STREAMING_VOXEL_PROCESSING': contains subfunction 'compute_single_voxel_parallel.19' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.897 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_streaming_layer_pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_assembly_line_8_layers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_FIRST_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'Block_entry_proc_25' (loop 'INIT_FIRST_STREAM'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_2', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) and bus read operation ('initial_voxel.features', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222).
WARNING: [HLS 200-880] The II Violation in module 'Block_entry_proc_25' (loop 'INIT_FIRST_STREAM'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_2', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) and bus read operation ('initial_voxel.features', ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:182->ocnn6_net.cpp:174->ocnn6_net.cpp:170->ocnn6_net.cpp:174->ocnn6_net.cpp:222).
INFO: [SCHED 204-61] Pipelining loop 'INIT_PIPELINE_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'Block_entry_proc_25' (loop 'INIT_PIPELINE_STREAM'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_1_read_2', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) and bus read operation ('initial_voxel.features', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222).
WARNING: [HLS 200-880] The II Violation in module 'Block_entry_proc_25' (loop 'INIT_PIPELINE_STREAM'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_1_read_2', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) and bus read operation ('initial_voxel.features', ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222) on port 'gmem_read' (ocnn6_net.cpp:234->ocnn6_net.cpp:226->ocnn6_net.cpp:174->ocnn6_net.cpp:222).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'INIT_FIRST_STREAM'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 13, loop 'INIT_PIPELINE_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_final_layer_output_reconstruction_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_FULL_OUTPUT'.
INFO: [SCHED 204-61] Pipelining loop 'RECONSTRUCT_FROM_STREAM'.
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
WARNING: [HLS 200-880] The II Violation in module 'ocnn6_final_layer_output_reconstruction_streaming' (loop 'RECONSTRUCT_FROM_STREAM'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626) and bus write operation ('gmem_output_addr_1_write_ln626', ocnn6_net.cpp:626) on port 'gmem_output' (ocnn6_net.cpp:626).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INIT_FULL_OUTPUT'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 41, loop 'RECONSTRUCT_FROM_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ocnn6_net_8_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ocnn6_final_layer_output_reconstruction_streaming_U0 (from entry_proc_U0 to ocnn6_final_layer_output_reconstruction_streaming_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'initialized' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l2_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'voxel_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'retained_block_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l0_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l1_write_pos' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2_RAM_1P_BRAM_1R1W' to 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streabkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1_RAM_1P_BRAM_1R1W' to 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streacud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_RAM_1P_BRAM_1R1W' to 'streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streadEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1ns_512_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_64ns_64ns_32ns_1ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor'.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streabkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streadEe' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_l2_temp_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_bitmap_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_131_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_131_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_209_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_209_5_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.25 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.34 seconds; current allocated memory: 3.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.09 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 13.76 seconds; current allocated memory: 3.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_1'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.69 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.78 seconds; current allocated memory: 4.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.13 seconds; current allocated memory: 4.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_2'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.48 seconds; current allocated memory: 4.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.23 seconds; current allocated memory: 4.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_3'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.18 seconds; current allocated memory: 4.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.98 seconds. CPU system time: 0.13 seconds. Elapsed time: 14.11 seconds; current allocated memory: 5.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.26 seconds; current allocated memory: 5.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x2' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_4'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.26 seconds; current allocated memory: 5.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.84 seconds. CPU system time: 0.15 seconds. Elapsed time: 13.99 seconds; current allocated memory: 5.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.31 seconds; current allocated memory: 5.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x3' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_5'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.37 seconds; current allocated memory: 5.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.53 seconds; current allocated memory: 6.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 6.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x4' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_6'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.26 seconds; current allocated memory: 6.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_proc_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_proc_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 6.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 6.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_single_voxel_parallel_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_single_voxel_parallel_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.88 seconds; current allocated memory: 6.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.23 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.4 seconds; current allocated memory: 6.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_streaming_layer_pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x5' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_streaming_layer_pipeline_7'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.42 seconds; current allocated memory: 6.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_assembly_line_8_layers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'engine_initialized' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flofYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flog8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flohbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flojbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flokbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flolbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flomb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flopcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_florcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flosc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flotde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flovdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flowdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flozec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_RAM_AUTO_1R1W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_RAM_AUTO_0R0W' to 'ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobLp' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_assembly_line_8_layers'.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floeOg' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floCeG' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floKfY' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_1_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_2_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_3_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_4_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_5_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_6_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_streams_7_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.81 seconds; current allocated memory: 6.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w1085_d1024_A' is changed to 'fifo_w1085_d1024_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_25'.
INFO: [RTMG 210-285] Implementing FIFO 'initial_stream_i_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.63 seconds; current allocated memory: 6.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_final_layer_output_reconstruction_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_final_layer_output_reconstruction_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.48 seconds; current allocated memory: 6.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ocnn6_net_8_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_weights8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_bias8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_read' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/gmem_write' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/input_voxel_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/final_output_full_cubic' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv4_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv5_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv6_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/fc1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/fc2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv3_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv4_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv5_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/conv6_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/fc1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/fc2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/pruned_feature_dram_read' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/pruned_feature_dram_write' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/L3_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/L2_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/L1_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/L0_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/bitmap_info' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ocnn6_net_8_layer_pipeline/total_processed_voxels' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ocnn6_net_8_layer_pipeline' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'final_output_full_cubic', 'conv1_weights', 'conv2_weights', 'conv3_weights', 'conv4_weights', 'conv5_weights', 'conv6_weights', 'fc1_weights', 'fc2_weights', 'conv1_bias', 'conv2_bias', 'conv3_bias', 'conv4_bias', 'conv5_bias', 'conv6_bias', 'fc1_bias', 'fc2_bias', 'pruned_feature_dram_read', 'pruned_feature_dram_write', 'bitmap_info', 'total_processed_voxels' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d1024_A' is changed to 'fifo_w64_d1024_A_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1085_d1024_A' is changed to 'fifo_w1085_d1024_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ocnn6_net_8_layer_pipeline'.
INFO: [RTMG 210-285] Implementing FIFO 'final_output_full_cubic_c_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x6)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pruned_feature_dram_read_c_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x6)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_data_stream_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'write_addr_stream_U(ocnn6_net_8_layer_pipeline_fifo_w60_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pruned_voxel_count_0_loc_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'wide_trip_count_loc_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_U(ocnn6_net_8_layer_pipeline_fifo_w34_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pruned_voxel_count_0_reload_loc_c1_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'current_morton_list_U(ocnn6_net_8_layer_pipeline_fifo_w9_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pruned_voxel_count_0_reload_loc_c_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer_pipeline_streams_8_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_131_1_proc_U0_U(ocnn6_net_8_layer_pipeline_start_for_Loop_VITIS_LOOP_131_1_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ocnn6_final_layer_output_reconstruction_streaming_U0_U(ocnn6_net_8_layer_pipeline_start_for_ocnn6_final_layer_output_reconstruction_streaming_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_entry_proc_24_U0_U(ocnn6_net_8_layer_pipeline_start_for_Block_entry_proc_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_209_5_proc_U0_U(ocnn6_net_8_layer_pipeline_start_for_Loop_VITIS_LOOP_209_5_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.56 seconds; current allocated memory: 6.476 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.31 seconds; current allocated memory: 6.755 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.78 seconds. CPU system time: 0.14 seconds. Elapsed time: 21.91 seconds; current allocated memory: 7.247 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ocnn6_net_8_layer_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for ocnn6_net_8_layer_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.08 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:25:56; Allocated memory: 6.621 GB.
