$date
	Sun Oct 23 04:05:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#333058
b1111 &
b1111 %
1$
b1111 !
1"
#333059
0"
#333062
b101110 &
b101110 %
#333066
b10111 &
b10111 %
#333070
b1000110 &
b1000110 %
#333074
b100011 &
b100011 %
#333078
b1101010 &
b1101010 %
#333082
b110101 &
b110101 %
#333086
b10100000 &
b10100000 %
#333090
b1010000 &
b1010000 %
#333094
b101000 &
b101000 %
#333098
b10100 &
b10100 %
#333102
b1010 &
b1010 %
#333106
b101 &
b101 %
#333110
b10000 &
b10000 %
#333114
b1000 &
b1000 %
#333118
b100 &
b100 %
#333122
b10 &
b10 %
#333126
b1 &
1#
b1 %
#333130
b0 &
b0 %
0#
0$
#1378356
b1101 !
1"
#1378358
b1101 &
b1101 %
1$
#1378359
0"
#1378362
b101000 &
b101000 %
#1378366
b10100 &
b10100 %
#1378370
b1010 &
b1010 %
#1378374
b101 &
b101 %
#1378378
b10000 &
b10000 %
#1378382
b1000 &
b1000 %
#1378386
b100 &
b100 %
#1378390
b10 &
b10 %
#1378394
b1 &
b1 %
1#
#1378398
b0 &
0#
b0 %
0$
#2335458
b10000 &
b10000 %
1$
b10000 !
1"
#2335459
0"
#2335462
b1000 &
b1000 %
#2335466
b100 &
b100 %
#2335470
b10 &
b10 %
#2335474
b1 &
b1 %
1#
#2335478
b0 &
0#
b0 %
0$
#4500012
