/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CAN */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CAN_RX__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set CAN_RX__0__MASK, 0x01
.set CAN_RX__0__PC, CYREG_PRT3_PC0
.set CAN_RX__0__PORT, 3
.set CAN_RX__0__SHIFT, 0
.set CAN_RX__AG, CYREG_PRT3_AG
.set CAN_RX__AMUX, CYREG_PRT3_AMUX
.set CAN_RX__BIE, CYREG_PRT3_BIE
.set CAN_RX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CAN_RX__BYP, CYREG_PRT3_BYP
.set CAN_RX__CTL, CYREG_PRT3_CTL
.set CAN_RX__DM0, CYREG_PRT3_DM0
.set CAN_RX__DM1, CYREG_PRT3_DM1
.set CAN_RX__DM2, CYREG_PRT3_DM2
.set CAN_RX__DR, CYREG_PRT3_DR
.set CAN_RX__INP_DIS, CYREG_PRT3_INP_DIS
.set CAN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CAN_RX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CAN_RX__LCD_EN, CYREG_PRT3_LCD_EN
.set CAN_RX__MASK, 0x01
.set CAN_RX__PORT, 3
.set CAN_RX__PRT, CYREG_PRT3_PRT
.set CAN_RX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CAN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CAN_RX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CAN_RX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CAN_RX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CAN_RX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CAN_RX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CAN_RX__PS, CYREG_PRT3_PS
.set CAN_RX__SHIFT, 0
.set CAN_RX__SLW, CYREG_PRT3_SLW
.set CAN_TX__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set CAN_TX__0__MASK, 0x02
.set CAN_TX__0__PC, CYREG_PRT3_PC1
.set CAN_TX__0__PORT, 3
.set CAN_TX__0__SHIFT, 1
.set CAN_TX__AG, CYREG_PRT3_AG
.set CAN_TX__AMUX, CYREG_PRT3_AMUX
.set CAN_TX__BIE, CYREG_PRT3_BIE
.set CAN_TX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CAN_TX__BYP, CYREG_PRT3_BYP
.set CAN_TX__CTL, CYREG_PRT3_CTL
.set CAN_TX__DM0, CYREG_PRT3_DM0
.set CAN_TX__DM1, CYREG_PRT3_DM1
.set CAN_TX__DM2, CYREG_PRT3_DM2
.set CAN_TX__DR, CYREG_PRT3_DR
.set CAN_TX__INP_DIS, CYREG_PRT3_INP_DIS
.set CAN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CAN_TX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CAN_TX__LCD_EN, CYREG_PRT3_LCD_EN
.set CAN_TX__MASK, 0x02
.set CAN_TX__PORT, 3
.set CAN_TX__PRT, CYREG_PRT3_PRT
.set CAN_TX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CAN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CAN_TX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CAN_TX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CAN_TX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CAN_TX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CAN_TX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CAN_TX__PS, CYREG_PRT3_PS
.set CAN_TX__SHIFT, 1
.set CAN_TX__SLW, CYREG_PRT3_SLW

/* seg_A */
.set seg_A__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set seg_A__0__MASK, 0x80
.set seg_A__0__PC, CYREG_PRT1_PC7
.set seg_A__0__PORT, 1
.set seg_A__0__SHIFT, 7
.set seg_A__AG, CYREG_PRT1_AG
.set seg_A__AMUX, CYREG_PRT1_AMUX
.set seg_A__BIE, CYREG_PRT1_BIE
.set seg_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_A__BYP, CYREG_PRT1_BYP
.set seg_A__CTL, CYREG_PRT1_CTL
.set seg_A__DM0, CYREG_PRT1_DM0
.set seg_A__DM1, CYREG_PRT1_DM1
.set seg_A__DM2, CYREG_PRT1_DM2
.set seg_A__DR, CYREG_PRT1_DR
.set seg_A__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_A__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_A__MASK, 0x80
.set seg_A__PORT, 1
.set seg_A__PRT, CYREG_PRT1_PRT
.set seg_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_A__PS, CYREG_PRT1_PS
.set seg_A__SHIFT, 7
.set seg_A__SLW, CYREG_PRT1_SLW

/* seg_B */
.set seg_B__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set seg_B__0__MASK, 0x40
.set seg_B__0__PC, CYREG_PRT1_PC6
.set seg_B__0__PORT, 1
.set seg_B__0__SHIFT, 6
.set seg_B__AG, CYREG_PRT1_AG
.set seg_B__AMUX, CYREG_PRT1_AMUX
.set seg_B__BIE, CYREG_PRT1_BIE
.set seg_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_B__BYP, CYREG_PRT1_BYP
.set seg_B__CTL, CYREG_PRT1_CTL
.set seg_B__DM0, CYREG_PRT1_DM0
.set seg_B__DM1, CYREG_PRT1_DM1
.set seg_B__DM2, CYREG_PRT1_DM2
.set seg_B__DR, CYREG_PRT1_DR
.set seg_B__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_B__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_B__MASK, 0x40
.set seg_B__PORT, 1
.set seg_B__PRT, CYREG_PRT1_PRT
.set seg_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_B__PS, CYREG_PRT1_PS
.set seg_B__SHIFT, 6
.set seg_B__SLW, CYREG_PRT1_SLW

/* seg_C */
.set seg_C__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set seg_C__0__MASK, 0x20
.set seg_C__0__PC, CYREG_PRT1_PC5
.set seg_C__0__PORT, 1
.set seg_C__0__SHIFT, 5
.set seg_C__AG, CYREG_PRT1_AG
.set seg_C__AMUX, CYREG_PRT1_AMUX
.set seg_C__BIE, CYREG_PRT1_BIE
.set seg_C__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_C__BYP, CYREG_PRT1_BYP
.set seg_C__CTL, CYREG_PRT1_CTL
.set seg_C__DM0, CYREG_PRT1_DM0
.set seg_C__DM1, CYREG_PRT1_DM1
.set seg_C__DM2, CYREG_PRT1_DM2
.set seg_C__DR, CYREG_PRT1_DR
.set seg_C__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_C__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_C__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_C__MASK, 0x20
.set seg_C__PORT, 1
.set seg_C__PRT, CYREG_PRT1_PRT
.set seg_C__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_C__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_C__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_C__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_C__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_C__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_C__PS, CYREG_PRT1_PS
.set seg_C__SHIFT, 5
.set seg_C__SLW, CYREG_PRT1_SLW

/* seg_D */
.set seg_D__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set seg_D__0__MASK, 0x10
.set seg_D__0__PC, CYREG_PRT1_PC4
.set seg_D__0__PORT, 1
.set seg_D__0__SHIFT, 4
.set seg_D__AG, CYREG_PRT1_AG
.set seg_D__AMUX, CYREG_PRT1_AMUX
.set seg_D__BIE, CYREG_PRT1_BIE
.set seg_D__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_D__BYP, CYREG_PRT1_BYP
.set seg_D__CTL, CYREG_PRT1_CTL
.set seg_D__DM0, CYREG_PRT1_DM0
.set seg_D__DM1, CYREG_PRT1_DM1
.set seg_D__DM2, CYREG_PRT1_DM2
.set seg_D__DR, CYREG_PRT1_DR
.set seg_D__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_D__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_D__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_D__MASK, 0x10
.set seg_D__PORT, 1
.set seg_D__PRT, CYREG_PRT1_PRT
.set seg_D__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_D__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_D__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_D__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_D__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_D__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_D__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_D__PS, CYREG_PRT1_PS
.set seg_D__SHIFT, 4
.set seg_D__SLW, CYREG_PRT1_SLW

/* seg_E */
.set seg_E__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set seg_E__0__MASK, 0x08
.set seg_E__0__PC, CYREG_PRT1_PC3
.set seg_E__0__PORT, 1
.set seg_E__0__SHIFT, 3
.set seg_E__AG, CYREG_PRT1_AG
.set seg_E__AMUX, CYREG_PRT1_AMUX
.set seg_E__BIE, CYREG_PRT1_BIE
.set seg_E__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_E__BYP, CYREG_PRT1_BYP
.set seg_E__CTL, CYREG_PRT1_CTL
.set seg_E__DM0, CYREG_PRT1_DM0
.set seg_E__DM1, CYREG_PRT1_DM1
.set seg_E__DM2, CYREG_PRT1_DM2
.set seg_E__DR, CYREG_PRT1_DR
.set seg_E__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_E__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_E__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_E__MASK, 0x08
.set seg_E__PORT, 1
.set seg_E__PRT, CYREG_PRT1_PRT
.set seg_E__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_E__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_E__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_E__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_E__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_E__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_E__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_E__PS, CYREG_PRT1_PS
.set seg_E__SHIFT, 3
.set seg_E__SLW, CYREG_PRT1_SLW

/* seg_F */
.set seg_F__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set seg_F__0__MASK, 0x04
.set seg_F__0__PC, CYREG_PRT1_PC2
.set seg_F__0__PORT, 1
.set seg_F__0__SHIFT, 2
.set seg_F__AG, CYREG_PRT1_AG
.set seg_F__AMUX, CYREG_PRT1_AMUX
.set seg_F__BIE, CYREG_PRT1_BIE
.set seg_F__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_F__BYP, CYREG_PRT1_BYP
.set seg_F__CTL, CYREG_PRT1_CTL
.set seg_F__DM0, CYREG_PRT1_DM0
.set seg_F__DM1, CYREG_PRT1_DM1
.set seg_F__DM2, CYREG_PRT1_DM2
.set seg_F__DR, CYREG_PRT1_DR
.set seg_F__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_F__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_F__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_F__MASK, 0x04
.set seg_F__PORT, 1
.set seg_F__PRT, CYREG_PRT1_PRT
.set seg_F__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_F__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_F__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_F__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_F__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_F__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_F__PS, CYREG_PRT1_PS
.set seg_F__SHIFT, 2
.set seg_F__SLW, CYREG_PRT1_SLW

/* seg_G */
.set seg_G__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set seg_G__0__MASK, 0x02
.set seg_G__0__PC, CYREG_PRT1_PC1
.set seg_G__0__PORT, 1
.set seg_G__0__SHIFT, 1
.set seg_G__AG, CYREG_PRT1_AG
.set seg_G__AMUX, CYREG_PRT1_AMUX
.set seg_G__BIE, CYREG_PRT1_BIE
.set seg_G__BIT_MASK, CYREG_PRT1_BIT_MASK
.set seg_G__BYP, CYREG_PRT1_BYP
.set seg_G__CTL, CYREG_PRT1_CTL
.set seg_G__DM0, CYREG_PRT1_DM0
.set seg_G__DM1, CYREG_PRT1_DM1
.set seg_G__DM2, CYREG_PRT1_DM2
.set seg_G__DR, CYREG_PRT1_DR
.set seg_G__INP_DIS, CYREG_PRT1_INP_DIS
.set seg_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set seg_G__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set seg_G__LCD_EN, CYREG_PRT1_LCD_EN
.set seg_G__MASK, 0x02
.set seg_G__PORT, 1
.set seg_G__PRT, CYREG_PRT1_PRT
.set seg_G__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set seg_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set seg_G__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set seg_G__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set seg_G__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set seg_G__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set seg_G__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set seg_G__PS, CYREG_PRT1_PS
.set seg_G__SHIFT, 1
.set seg_G__SLW, CYREG_PRT1_SLW

/* TFT_CS */
.set TFT_CS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set TFT_CS__0__MASK, 0x08
.set TFT_CS__0__PC, CYREG_PRT3_PC3
.set TFT_CS__0__PORT, 3
.set TFT_CS__0__SHIFT, 3
.set TFT_CS__AG, CYREG_PRT3_AG
.set TFT_CS__AMUX, CYREG_PRT3_AMUX
.set TFT_CS__BIE, CYREG_PRT3_BIE
.set TFT_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TFT_CS__BYP, CYREG_PRT3_BYP
.set TFT_CS__CTL, CYREG_PRT3_CTL
.set TFT_CS__DM0, CYREG_PRT3_DM0
.set TFT_CS__DM1, CYREG_PRT3_DM1
.set TFT_CS__DM2, CYREG_PRT3_DM2
.set TFT_CS__DR, CYREG_PRT3_DR
.set TFT_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set TFT_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TFT_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TFT_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set TFT_CS__MASK, 0x08
.set TFT_CS__PORT, 3
.set TFT_CS__PRT, CYREG_PRT3_PRT
.set TFT_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TFT_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TFT_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TFT_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TFT_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TFT_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TFT_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TFT_CS__PS, CYREG_PRT3_PS
.set TFT_CS__SHIFT, 3
.set TFT_CS__SLW, CYREG_PRT3_SLW

/* TFT_DC */
.set TFT_DC__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set TFT_DC__0__MASK, 0x08
.set TFT_DC__0__PC, CYREG_PRT12_PC3
.set TFT_DC__0__PORT, 12
.set TFT_DC__0__SHIFT, 3
.set TFT_DC__AG, CYREG_PRT12_AG
.set TFT_DC__BIE, CYREG_PRT12_BIE
.set TFT_DC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_DC__BYP, CYREG_PRT12_BYP
.set TFT_DC__DM0, CYREG_PRT12_DM0
.set TFT_DC__DM1, CYREG_PRT12_DM1
.set TFT_DC__DM2, CYREG_PRT12_DM2
.set TFT_DC__DR, CYREG_PRT12_DR
.set TFT_DC__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_DC__MASK, 0x08
.set TFT_DC__PORT, 12
.set TFT_DC__PRT, CYREG_PRT12_PRT
.set TFT_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_DC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_DC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_DC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_DC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_DC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_DC__PS, CYREG_PRT12_PS
.set TFT_DC__SHIFT, 3
.set TFT_DC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_DC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_DC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_DC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_DC__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* TFT_LED */
.set TFT_LED__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set TFT_LED__0__MASK, 0x04
.set TFT_LED__0__PC, CYREG_PRT12_PC2
.set TFT_LED__0__PORT, 12
.set TFT_LED__0__SHIFT, 2
.set TFT_LED__AG, CYREG_PRT12_AG
.set TFT_LED__BIE, CYREG_PRT12_BIE
.set TFT_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TFT_LED__BYP, CYREG_PRT12_BYP
.set TFT_LED__DM0, CYREG_PRT12_DM0
.set TFT_LED__DM1, CYREG_PRT12_DM1
.set TFT_LED__DM2, CYREG_PRT12_DM2
.set TFT_LED__DR, CYREG_PRT12_DR
.set TFT_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set TFT_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TFT_LED__MASK, 0x04
.set TFT_LED__PORT, 12
.set TFT_LED__PRT, CYREG_PRT12_PRT
.set TFT_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TFT_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TFT_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TFT_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TFT_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TFT_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TFT_LED__PS, CYREG_PRT12_PS
.set TFT_LED__SHIFT, 2
.set TFT_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TFT_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TFT_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TFT_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TFT_LED__SLW, CYREG_PRT12_SLW

/* TFT_RES */
.set TFT_RES__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set TFT_RES__0__MASK, 0x10
.set TFT_RES__0__PC, CYREG_PRT3_PC4
.set TFT_RES__0__PORT, 3
.set TFT_RES__0__SHIFT, 4
.set TFT_RES__AG, CYREG_PRT3_AG
.set TFT_RES__AMUX, CYREG_PRT3_AMUX
.set TFT_RES__BIE, CYREG_PRT3_BIE
.set TFT_RES__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TFT_RES__BYP, CYREG_PRT3_BYP
.set TFT_RES__CTL, CYREG_PRT3_CTL
.set TFT_RES__DM0, CYREG_PRT3_DM0
.set TFT_RES__DM1, CYREG_PRT3_DM1
.set TFT_RES__DM2, CYREG_PRT3_DM2
.set TFT_RES__DR, CYREG_PRT3_DR
.set TFT_RES__INP_DIS, CYREG_PRT3_INP_DIS
.set TFT_RES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TFT_RES__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TFT_RES__LCD_EN, CYREG_PRT3_LCD_EN
.set TFT_RES__MASK, 0x10
.set TFT_RES__PORT, 3
.set TFT_RES__PRT, CYREG_PRT3_PRT
.set TFT_RES__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TFT_RES__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TFT_RES__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TFT_RES__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TFT_RES__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TFT_RES__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TFT_RES__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TFT_RES__PS, CYREG_PRT3_PS
.set TFT_RES__SHIFT, 4
.set TFT_RES__SLW, CYREG_PRT3_SLW

/* TFT_SPI */
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set TFT_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set TFT_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set TFT_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TFT_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set TFT_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set TFT_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set TFT_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set TFT_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TFT_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set TFT_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set TFT_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TFT_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set TFT_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set TFT_SPI_BSPIM_RxStsReg__4__POS, 4
.set TFT_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set TFT_SPI_BSPIM_RxStsReg__5__POS, 5
.set TFT_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set TFT_SPI_BSPIM_RxStsReg__6__POS, 6
.set TFT_SPI_BSPIM_RxStsReg__MASK, 0x70
.set TFT_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set TFT_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TFT_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set TFT_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set TFT_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set TFT_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set TFT_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set TFT_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set TFT_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set TFT_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set TFT_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set TFT_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set TFT_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set TFT_SPI_BSPIM_TxStsReg__0__POS, 0
.set TFT_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set TFT_SPI_BSPIM_TxStsReg__1__POS, 1
.set TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set TFT_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set TFT_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set TFT_SPI_BSPIM_TxStsReg__2__POS, 2
.set TFT_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set TFT_SPI_BSPIM_TxStsReg__3__POS, 3
.set TFT_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set TFT_SPI_BSPIM_TxStsReg__4__POS, 4
.set TFT_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set TFT_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set TFT_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set TFT_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set TFT_SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set TFT_SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set TFT_SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set TFT_SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set TFT_SPI_IntClock__INDEX, 0x00
.set TFT_SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set TFT_SPI_IntClock__PM_ACT_MSK, 0x01
.set TFT_SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set TFT_SPI_IntClock__PM_STBY_MSK, 0x01

/* UART_RX */
.set UART_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set UART_RX__0__MASK, 0x40
.set UART_RX__0__PC, CYREG_PRT12_PC6
.set UART_RX__0__PORT, 12
.set UART_RX__0__SHIFT, 6
.set UART_RX__AG, CYREG_PRT12_AG
.set UART_RX__BIE, CYREG_PRT12_BIE
.set UART_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_RX__BYP, CYREG_PRT12_BYP
.set UART_RX__DM0, CYREG_PRT12_DM0
.set UART_RX__DM1, CYREG_PRT12_DM1
.set UART_RX__DM2, CYREG_PRT12_DM2
.set UART_RX__DR, CYREG_PRT12_DR
.set UART_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_RX__MASK, 0x40
.set UART_RX__PORT, 12
.set UART_RX__PRT, CYREG_PRT12_PRT
.set UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_RX__PS, CYREG_PRT12_PS
.set UART_RX__SHIFT, 6
.set UART_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_RX__SLW, CYREG_PRT12_SLW

/* UART_TX */
.set UART_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_TX__0__MASK, 0x80
.set UART_TX__0__PC, CYREG_PRT12_PC7
.set UART_TX__0__PORT, 12
.set UART_TX__0__SHIFT, 7
.set UART_TX__AG, CYREG_PRT12_AG
.set UART_TX__BIE, CYREG_PRT12_BIE
.set UART_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_TX__BYP, CYREG_PRT12_BYP
.set UART_TX__DM0, CYREG_PRT12_DM0
.set UART_TX__DM1, CYREG_PRT12_DM1
.set UART_TX__DM2, CYREG_PRT12_DM2
.set UART_TX__DR, CYREG_PRT12_DR
.set UART_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_TX__MASK, 0x80
.set UART_TX__PORT, 12
.set UART_TX__PRT, CYREG_PRT12_PRT
.set UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_TX__PS, CYREG_PRT12_PS
.set UART_TX__SHIFT, 7
.set UART_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_TX__SLW, CYREG_PRT12_SLW

/* BUTTON_1 */
.set BUTTON_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set BUTTON_1__0__MASK, 0x08
.set BUTTON_1__0__PC, CYREG_PRT0_PC3
.set BUTTON_1__0__PORT, 0
.set BUTTON_1__0__SHIFT, 3
.set BUTTON_1__AG, CYREG_PRT0_AG
.set BUTTON_1__AMUX, CYREG_PRT0_AMUX
.set BUTTON_1__BIE, CYREG_PRT0_BIE
.set BUTTON_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_1__BYP, CYREG_PRT0_BYP
.set BUTTON_1__CTL, CYREG_PRT0_CTL
.set BUTTON_1__DM0, CYREG_PRT0_DM0
.set BUTTON_1__DM1, CYREG_PRT0_DM1
.set BUTTON_1__DM2, CYREG_PRT0_DM2
.set BUTTON_1__DR, CYREG_PRT0_DR
.set BUTTON_1__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_1__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_1__MASK, 0x08
.set BUTTON_1__PORT, 0
.set BUTTON_1__PRT, CYREG_PRT0_PRT
.set BUTTON_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_1__PS, CYREG_PRT0_PS
.set BUTTON_1__SHIFT, 3
.set BUTTON_1__SLW, CYREG_PRT0_SLW

/* BUTTON_2 */
.set BUTTON_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set BUTTON_2__0__MASK, 0x10
.set BUTTON_2__0__PC, CYREG_PRT0_PC4
.set BUTTON_2__0__PORT, 0
.set BUTTON_2__0__SHIFT, 4
.set BUTTON_2__AG, CYREG_PRT0_AG
.set BUTTON_2__AMUX, CYREG_PRT0_AMUX
.set BUTTON_2__BIE, CYREG_PRT0_BIE
.set BUTTON_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_2__BYP, CYREG_PRT0_BYP
.set BUTTON_2__CTL, CYREG_PRT0_CTL
.set BUTTON_2__DM0, CYREG_PRT0_DM0
.set BUTTON_2__DM1, CYREG_PRT0_DM1
.set BUTTON_2__DM2, CYREG_PRT0_DM2
.set BUTTON_2__DR, CYREG_PRT0_DR
.set BUTTON_2__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_2__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_2__MASK, 0x10
.set BUTTON_2__PORT, 0
.set BUTTON_2__PRT, CYREG_PRT0_PRT
.set BUTTON_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_2__PS, CYREG_PRT0_PS
.set BUTTON_2__SHIFT, 4
.set BUTTON_2__SLW, CYREG_PRT0_SLW

/* BUTTON_3 */
.set BUTTON_3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set BUTTON_3__0__MASK, 0x20
.set BUTTON_3__0__PC, CYREG_PRT0_PC5
.set BUTTON_3__0__PORT, 0
.set BUTTON_3__0__SHIFT, 5
.set BUTTON_3__AG, CYREG_PRT0_AG
.set BUTTON_3__AMUX, CYREG_PRT0_AMUX
.set BUTTON_3__BIE, CYREG_PRT0_BIE
.set BUTTON_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BUTTON_3__BYP, CYREG_PRT0_BYP
.set BUTTON_3__CTL, CYREG_PRT0_CTL
.set BUTTON_3__DM0, CYREG_PRT0_DM0
.set BUTTON_3__DM1, CYREG_PRT0_DM1
.set BUTTON_3__DM2, CYREG_PRT0_DM2
.set BUTTON_3__DR, CYREG_PRT0_DR
.set BUTTON_3__INP_DIS, CYREG_PRT0_INP_DIS
.set BUTTON_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BUTTON_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BUTTON_3__LCD_EN, CYREG_PRT0_LCD_EN
.set BUTTON_3__MASK, 0x20
.set BUTTON_3__PORT, 0
.set BUTTON_3__PRT, CYREG_PRT0_PRT
.set BUTTON_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BUTTON_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BUTTON_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BUTTON_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BUTTON_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BUTTON_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BUTTON_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BUTTON_3__PS, CYREG_PRT0_PS
.set BUTTON_3__SHIFT, 5
.set BUTTON_3__SLW, CYREG_PRT0_SLW

/* BUTTON_4 */
.set BUTTON_4__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set BUTTON_4__0__MASK, 0x04
.set BUTTON_4__0__PC, CYREG_PRT3_PC2
.set BUTTON_4__0__PORT, 3
.set BUTTON_4__0__SHIFT, 2
.set BUTTON_4__AG, CYREG_PRT3_AG
.set BUTTON_4__AMUX, CYREG_PRT3_AMUX
.set BUTTON_4__BIE, CYREG_PRT3_BIE
.set BUTTON_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BUTTON_4__BYP, CYREG_PRT3_BYP
.set BUTTON_4__CTL, CYREG_PRT3_CTL
.set BUTTON_4__DM0, CYREG_PRT3_DM0
.set BUTTON_4__DM1, CYREG_PRT3_DM1
.set BUTTON_4__DM2, CYREG_PRT3_DM2
.set BUTTON_4__DR, CYREG_PRT3_DR
.set BUTTON_4__INP_DIS, CYREG_PRT3_INP_DIS
.set BUTTON_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BUTTON_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BUTTON_4__LCD_EN, CYREG_PRT3_LCD_EN
.set BUTTON_4__MASK, 0x04
.set BUTTON_4__PORT, 3
.set BUTTON_4__PRT, CYREG_PRT3_PRT
.set BUTTON_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BUTTON_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BUTTON_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BUTTON_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BUTTON_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BUTTON_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BUTTON_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BUTTON_4__PS, CYREG_PRT3_PS
.set BUTTON_4__SHIFT, 2
.set BUTTON_4__SLW, CYREG_PRT3_SLW

/* SEVEN_DP */
.set SEVEN_DP__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set SEVEN_DP__0__MASK, 0x01
.set SEVEN_DP__0__PC, CYREG_PRT1_PC0
.set SEVEN_DP__0__PORT, 1
.set SEVEN_DP__0__SHIFT, 0
.set SEVEN_DP__AG, CYREG_PRT1_AG
.set SEVEN_DP__AMUX, CYREG_PRT1_AMUX
.set SEVEN_DP__BIE, CYREG_PRT1_BIE
.set SEVEN_DP__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SEVEN_DP__BYP, CYREG_PRT1_BYP
.set SEVEN_DP__CTL, CYREG_PRT1_CTL
.set SEVEN_DP__DM0, CYREG_PRT1_DM0
.set SEVEN_DP__DM1, CYREG_PRT1_DM1
.set SEVEN_DP__DM2, CYREG_PRT1_DM2
.set SEVEN_DP__DR, CYREG_PRT1_DR
.set SEVEN_DP__INP_DIS, CYREG_PRT1_INP_DIS
.set SEVEN_DP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SEVEN_DP__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SEVEN_DP__LCD_EN, CYREG_PRT1_LCD_EN
.set SEVEN_DP__MASK, 0x01
.set SEVEN_DP__PORT, 1
.set SEVEN_DP__PRT, CYREG_PRT1_PRT
.set SEVEN_DP__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SEVEN_DP__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SEVEN_DP__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SEVEN_DP__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SEVEN_DP__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SEVEN_DP__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SEVEN_DP__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SEVEN_DP__PS, CYREG_PRT1_PS
.set SEVEN_DP__SHIFT, 0
.set SEVEN_DP__SLW, CYREG_PRT1_SLW

/* UART_LOG */
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_LOG_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_LOG_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_LOG_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_LOG_IntClock__INDEX, 0x03
.set UART_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_LOG_IntClock__PM_ACT_MSK, 0x08
.set UART_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_LOG_IntClock__PM_STBY_MSK, 0x08

/* wTFT_SCL */
.set wTFT_SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set wTFT_SCL__0__MASK, 0x10
.set wTFT_SCL__0__PC, CYREG_PRT12_PC4
.set wTFT_SCL__0__PORT, 12
.set wTFT_SCL__0__SHIFT, 4
.set wTFT_SCL__AG, CYREG_PRT12_AG
.set wTFT_SCL__BIE, CYREG_PRT12_BIE
.set wTFT_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set wTFT_SCL__BYP, CYREG_PRT12_BYP
.set wTFT_SCL__DM0, CYREG_PRT12_DM0
.set wTFT_SCL__DM1, CYREG_PRT12_DM1
.set wTFT_SCL__DM2, CYREG_PRT12_DM2
.set wTFT_SCL__DR, CYREG_PRT12_DR
.set wTFT_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set wTFT_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set wTFT_SCL__MASK, 0x10
.set wTFT_SCL__PORT, 12
.set wTFT_SCL__PRT, CYREG_PRT12_PRT
.set wTFT_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set wTFT_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set wTFT_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set wTFT_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set wTFT_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set wTFT_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set wTFT_SCL__PS, CYREG_PRT12_PS
.set wTFT_SCL__SHIFT, 4
.set wTFT_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set wTFT_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set wTFT_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set wTFT_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set wTFT_SCL__SLW, CYREG_PRT12_SLW

/* wTFT_SDA */
.set wTFT_SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set wTFT_SDA__0__MASK, 0x20
.set wTFT_SDA__0__PC, CYREG_PRT12_PC5
.set wTFT_SDA__0__PORT, 12
.set wTFT_SDA__0__SHIFT, 5
.set wTFT_SDA__AG, CYREG_PRT12_AG
.set wTFT_SDA__BIE, CYREG_PRT12_BIE
.set wTFT_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set wTFT_SDA__BYP, CYREG_PRT12_BYP
.set wTFT_SDA__DM0, CYREG_PRT12_DM0
.set wTFT_SDA__DM1, CYREG_PRT12_DM1
.set wTFT_SDA__DM2, CYREG_PRT12_DM2
.set wTFT_SDA__DR, CYREG_PRT12_DR
.set wTFT_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set wTFT_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set wTFT_SDA__MASK, 0x20
.set wTFT_SDA__PORT, 12
.set wTFT_SDA__PRT, CYREG_PRT12_PRT
.set wTFT_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set wTFT_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set wTFT_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set wTFT_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set wTFT_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set wTFT_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set wTFT_SDA__PS, CYREG_PRT12_PS
.set wTFT_SDA__SHIFT, 5
.set wTFT_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set wTFT_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set wTFT_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set wTFT_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set wTFT_SDA__SLW, CYREG_PRT12_SLW

/* SEVEN_reg */
.set SEVEN_reg_Sync_ctrl_reg__0__MASK, 0x01
.set SEVEN_reg_Sync_ctrl_reg__0__POS, 0
.set SEVEN_reg_Sync_ctrl_reg__1__MASK, 0x02
.set SEVEN_reg_Sync_ctrl_reg__1__POS, 1
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set SEVEN_reg_Sync_ctrl_reg__2__MASK, 0x04
.set SEVEN_reg_Sync_ctrl_reg__2__POS, 2
.set SEVEN_reg_Sync_ctrl_reg__3__MASK, 0x08
.set SEVEN_reg_Sync_ctrl_reg__3__POS, 3
.set SEVEN_reg_Sync_ctrl_reg__4__MASK, 0x10
.set SEVEN_reg_Sync_ctrl_reg__4__POS, 4
.set SEVEN_reg_Sync_ctrl_reg__5__MASK, 0x20
.set SEVEN_reg_Sync_ctrl_reg__5__POS, 5
.set SEVEN_reg_Sync_ctrl_reg__6__MASK, 0x40
.set SEVEN_reg_Sync_ctrl_reg__6__POS, 6
.set SEVEN_reg_Sync_ctrl_reg__7__MASK, 0x80
.set SEVEN_reg_Sync_ctrl_reg__7__POS, 7
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set SEVEN_reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set SEVEN_reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set SEVEN_reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set SEVEN_reg_Sync_ctrl_reg__MASK, 0xFF
.set SEVEN_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SEVEN_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set SEVEN_reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* isr_Button */
.set isr_Button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Button__INTC_MASK, 0x02
.set isr_Button__INTC_NUMBER, 1
.set isr_Button__INTC_PRIOR_NUM, 7
.set isr_Button__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SEVEN_SELECT */
.set SEVEN_SELECT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SEVEN_SELECT__0__MASK, 0x20
.set SEVEN_SELECT__0__PC, CYREG_PRT3_PC5
.set SEVEN_SELECT__0__PORT, 3
.set SEVEN_SELECT__0__SHIFT, 5
.set SEVEN_SELECT__AG, CYREG_PRT3_AG
.set SEVEN_SELECT__AMUX, CYREG_PRT3_AMUX
.set SEVEN_SELECT__BIE, CYREG_PRT3_BIE
.set SEVEN_SELECT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SEVEN_SELECT__BYP, CYREG_PRT3_BYP
.set SEVEN_SELECT__CTL, CYREG_PRT3_CTL
.set SEVEN_SELECT__DM0, CYREG_PRT3_DM0
.set SEVEN_SELECT__DM1, CYREG_PRT3_DM1
.set SEVEN_SELECT__DM2, CYREG_PRT3_DM2
.set SEVEN_SELECT__DR, CYREG_PRT3_DR
.set SEVEN_SELECT__INP_DIS, CYREG_PRT3_INP_DIS
.set SEVEN_SELECT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SEVEN_SELECT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SEVEN_SELECT__LCD_EN, CYREG_PRT3_LCD_EN
.set SEVEN_SELECT__MASK, 0x20
.set SEVEN_SELECT__PORT, 3
.set SEVEN_SELECT__PRT, CYREG_PRT3_PRT
.set SEVEN_SELECT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SEVEN_SELECT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SEVEN_SELECT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SEVEN_SELECT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SEVEN_SELECT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SEVEN_SELECT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SEVEN_SELECT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SEVEN_SELECT__PS, CYREG_PRT3_PS
.set SEVEN_SELECT__SHIFT, 5
.set SEVEN_SELECT__SLW, CYREG_PRT3_SLW

/* TFT_BackLight */
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set TFT_BackLight_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set TFT_BackLight_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set TFT_BackLight_PWMUDB_genblk8_stsreg__0__POS, 0
.set TFT_BackLight_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set TFT_BackLight_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set TFT_BackLight_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set TFT_BackLight_PWMUDB_genblk8_stsreg__2__POS, 2
.set TFT_BackLight_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set TFT_BackLight_PWMUDB_genblk8_stsreg__3__POS, 3
.set TFT_BackLight_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set TFT_BackLight_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set TFT_BackLight_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set TFT_BackLight_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1

/* JOYSTICK_ADC_X */
.set JOYSTICK_ADC_X__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set JOYSTICK_ADC_X__0__MASK, 0x01
.set JOYSTICK_ADC_X__0__PC, CYREG_PRT0_PC0
.set JOYSTICK_ADC_X__0__PORT, 0
.set JOYSTICK_ADC_X__0__SHIFT, 0
.set JOYSTICK_ADC_X__AG, CYREG_PRT0_AG
.set JOYSTICK_ADC_X__AMUX, CYREG_PRT0_AMUX
.set JOYSTICK_ADC_X__BIE, CYREG_PRT0_BIE
.set JOYSTICK_ADC_X__BIT_MASK, CYREG_PRT0_BIT_MASK
.set JOYSTICK_ADC_X__BYP, CYREG_PRT0_BYP
.set JOYSTICK_ADC_X__CTL, CYREG_PRT0_CTL
.set JOYSTICK_ADC_X__DM0, CYREG_PRT0_DM0
.set JOYSTICK_ADC_X__DM1, CYREG_PRT0_DM1
.set JOYSTICK_ADC_X__DM2, CYREG_PRT0_DM2
.set JOYSTICK_ADC_X__DR, CYREG_PRT0_DR
.set JOYSTICK_ADC_X__INP_DIS, CYREG_PRT0_INP_DIS
.set JOYSTICK_ADC_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set JOYSTICK_ADC_X__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set JOYSTICK_ADC_X__LCD_EN, CYREG_PRT0_LCD_EN
.set JOYSTICK_ADC_X__MASK, 0x01
.set JOYSTICK_ADC_X__PORT, 0
.set JOYSTICK_ADC_X__PRT, CYREG_PRT0_PRT
.set JOYSTICK_ADC_X__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set JOYSTICK_ADC_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set JOYSTICK_ADC_X__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set JOYSTICK_ADC_X__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set JOYSTICK_ADC_X__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set JOYSTICK_ADC_X__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set JOYSTICK_ADC_X__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set JOYSTICK_ADC_X__PS, CYREG_PRT0_PS
.set JOYSTICK_ADC_X__SHIFT, 0
.set JOYSTICK_ADC_X__SLW, CYREG_PRT0_SLW

/* JOYSTICK_ADC_Y */
.set JOYSTICK_ADC_Y__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set JOYSTICK_ADC_Y__0__MASK, 0x02
.set JOYSTICK_ADC_Y__0__PC, CYREG_PRT0_PC1
.set JOYSTICK_ADC_Y__0__PORT, 0
.set JOYSTICK_ADC_Y__0__SHIFT, 1
.set JOYSTICK_ADC_Y__AG, CYREG_PRT0_AG
.set JOYSTICK_ADC_Y__AMUX, CYREG_PRT0_AMUX
.set JOYSTICK_ADC_Y__BIE, CYREG_PRT0_BIE
.set JOYSTICK_ADC_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set JOYSTICK_ADC_Y__BYP, CYREG_PRT0_BYP
.set JOYSTICK_ADC_Y__CTL, CYREG_PRT0_CTL
.set JOYSTICK_ADC_Y__DM0, CYREG_PRT0_DM0
.set JOYSTICK_ADC_Y__DM1, CYREG_PRT0_DM1
.set JOYSTICK_ADC_Y__DM2, CYREG_PRT0_DM2
.set JOYSTICK_ADC_Y__DR, CYREG_PRT0_DR
.set JOYSTICK_ADC_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set JOYSTICK_ADC_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set JOYSTICK_ADC_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set JOYSTICK_ADC_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set JOYSTICK_ADC_Y__MASK, 0x02
.set JOYSTICK_ADC_Y__PORT, 0
.set JOYSTICK_ADC_Y__PRT, CYREG_PRT0_PRT
.set JOYSTICK_ADC_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set JOYSTICK_ADC_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set JOYSTICK_ADC_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set JOYSTICK_ADC_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set JOYSTICK_ADC_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set JOYSTICK_ADC_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set JOYSTICK_ADC_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set JOYSTICK_ADC_Y__PS, CYREG_PRT0_PS
.set JOYSTICK_ADC_Y__SHIFT, 1
.set JOYSTICK_ADC_Y__SLW, CYREG_PRT0_SLW

/* JOYSTICK_ADC_XY */
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__0__POS, 0
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__1__POS, 1
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB11_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__MASK, 0x03
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__0__POS, 0
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__MASK, 0x01
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB06_MSK
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set JOYSTICK_ADC_XY_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB06_ST
.set JOYSTICK_ADC_XY_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JOYSTICK_ADC_XY_FinalBuf__DRQ_NUMBER, 0
.set JOYSTICK_ADC_XY_FinalBuf__NUMBEROF_TDS, 0
.set JOYSTICK_ADC_XY_FinalBuf__PRIORITY, 2
.set JOYSTICK_ADC_XY_FinalBuf__TERMIN_EN, 0
.set JOYSTICK_ADC_XY_FinalBuf__TERMIN_SEL, 0
.set JOYSTICK_ADC_XY_FinalBuf__TERMOUT0_EN, 1
.set JOYSTICK_ADC_XY_FinalBuf__TERMOUT0_SEL, 0
.set JOYSTICK_ADC_XY_FinalBuf__TERMOUT1_EN, 0
.set JOYSTICK_ADC_XY_FinalBuf__TERMOUT1_SEL, 0
.set JOYSTICK_ADC_XY_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set JOYSTICK_ADC_XY_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set JOYSTICK_ADC_XY_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set JOYSTICK_ADC_XY_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set JOYSTICK_ADC_XY_IntClock__INDEX, 0x02
.set JOYSTICK_ADC_XY_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set JOYSTICK_ADC_XY_IntClock__PM_ACT_MSK, 0x04
.set JOYSTICK_ADC_XY_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set JOYSTICK_ADC_XY_IntClock__PM_STBY_MSK, 0x04
.set JOYSTICK_ADC_XY_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set JOYSTICK_ADC_XY_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set JOYSTICK_ADC_XY_IRQ__INTC_MASK, 0x01
.set JOYSTICK_ADC_XY_IRQ__INTC_NUMBER, 0
.set JOYSTICK_ADC_XY_IRQ__INTC_PRIOR_NUM, 7
.set JOYSTICK_ADC_XY_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set JOYSTICK_ADC_XY_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set JOYSTICK_ADC_XY_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set JOYSTICK_ADC_XY_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set JOYSTICK_ADC_XY_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JOYSTICK_ADC_XY_TempBuf__DRQ_NUMBER, 1
.set JOYSTICK_ADC_XY_TempBuf__NUMBEROF_TDS, 0
.set JOYSTICK_ADC_XY_TempBuf__PRIORITY, 2
.set JOYSTICK_ADC_XY_TempBuf__TERMIN_EN, 0
.set JOYSTICK_ADC_XY_TempBuf__TERMIN_SEL, 0
.set JOYSTICK_ADC_XY_TempBuf__TERMOUT0_EN, 1
.set JOYSTICK_ADC_XY_TempBuf__TERMOUT0_SEL, 1
.set JOYSTICK_ADC_XY_TempBuf__TERMOUT1_EN, 0
.set JOYSTICK_ADC_XY_TempBuf__TERMOUT1_SEL, 0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
