Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 22 02:26:19 2025
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file board_top_timing_summary_routed.rpt -rpx board_top_timing_summary_routed.rpx
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2524 register/latch pins with no clock driven by root clock pin: ena (HIGH)

 There are 2524 register/latch pins with no clock driven by root clock pin: clk_div_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_inst/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.860        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            85.860        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.860ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 4.095ns (46.507%)  route 4.710ns (53.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.697     5.299    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X2Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDPE (Prop_fdpe_C_Q)         0.518     5.817 r  seg7x16_inst/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           4.710    10.527    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.104 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.104    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                 85.860    

Slack (MET) :             86.411ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 4.017ns (48.681%)  route 4.234ns (51.319%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.700     5.302    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X3Y132         FDPE                                         r  seg7x16_inst/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDPE (Prop_fdpe_C_Q)         0.456     5.758 r  seg7x16_inst/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           4.234     9.993    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.553 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.553    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                 86.411    

Slack (MET) :             87.141ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 4.011ns (53.308%)  route 3.514ns (46.692%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.696     5.298    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X4Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDPE (Prop_fdpe_C_Q)         0.456     5.754 r  seg7x16_inst/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           3.514     9.268    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.823 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.823    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                 87.141    

Slack (MET) :             87.305ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 4.052ns (55.066%)  route 3.306ns (44.934%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.700     5.302    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X2Y132         FDPE                                         r  seg7x16_inst/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDPE (Prop_fdpe_C_Q)         0.518     5.820 r  seg7x16_inst/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           3.306     9.126    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.660 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.660    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 87.305    

Slack (MET) :             87.492ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 4.055ns (56.558%)  route 3.115ns (43.442%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.700     5.302    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X2Y132         FDPE                                         r  seg7x16_inst/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDPE (Prop_fdpe_C_Q)         0.518     5.820 r  seg7x16_inst/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           3.115     8.935    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.472 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.472    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                 87.492    

Slack (MET) :             87.949ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 4.011ns (59.721%)  route 2.705ns (40.279%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.697     5.299    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X2Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDPE (Prop_fdpe_C_Q)         0.518     5.817 r  seg7x16_inst/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.705     8.523    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.016 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.016    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 87.949    

Slack (MET) :             88.419ns  (required time - arrival time)
  Source:                 seg7x16_inst/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 4.006ns (64.129%)  route 2.241ns (35.871%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.696     5.298    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X3Y129         FDPE                                         r  seg7x16_inst/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_fdpe_C_Q)         0.456     5.754 r  seg7x16_inst/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.241     7.995    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.546 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.546    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                 88.419    

Slack (MET) :             95.773ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.058ns (24.777%)  route 3.212ns (75.223%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 105.003 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610     5.212    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  seg7x16_inst/i_data_store_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.456     5.668 r  seg7x16_inst/i_data_store_reg[10]/Q
                         net (fo=7, routed)           1.691     7.360    seg7x16_inst/i_data_store[10]
    SLICE_X5Y133         LUT4 (Prop_lut4_I3_O)        0.152     7.512 r  seg7x16_inst/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.716     8.228    seg7x16_inst/o_seg_r[5]_i_8_n_0
    SLICE_X5Y132         LUT6 (Prop_lut6_I5_O)        0.326     8.554 r  seg7x16_inst/o_seg_r[5]_i_4/O
                         net (fo=1, routed)           0.805     9.358    seg7x16_inst/o_seg_r[5]_i_4_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I2_O)        0.124     9.482 r  seg7x16_inst/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.482    seg7x16_inst/p_1_in[5]
    SLICE_X3Y132         FDPE                                         r  seg7x16_inst/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.581   105.003    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X3Y132         FDPE                                         r  seg7x16_inst/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.262    
                         clock uncertainty           -0.035   105.227    
    SLICE_X3Y132         FDPE (Setup_fdpe_C_D)        0.029   105.256    seg7x16_inst/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 95.773    

Slack (MET) :             96.127ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.024ns (25.873%)  route 2.934ns (74.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 105.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.220    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  seg7x16_inst/i_data_store_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDCE (Prop_fdce_C_Q)         0.456     5.676 r  seg7x16_inst/i_data_store_reg[3]/Q
                         net (fo=7, routed)           1.080     6.756    seg7x16_inst/i_data_store[3]
    SLICE_X3Y124         LUT4 (Prop_lut4_I3_O)        0.118     6.874 r  seg7x16_inst/o_seg_r[0]_i_9/O
                         net (fo=1, routed)           1.336     8.210    seg7x16_inst/o_seg_r[0]_i_9_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I5_O)        0.326     8.536 r  seg7x16_inst/o_seg_r[0]_i_5/O
                         net (fo=1, routed)           0.518     9.054    seg7x16_inst/o_seg_r[0]_i_5_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  seg7x16_inst/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.178    seg7x16_inst/p_1_in[0]
    SLICE_X2Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.578   105.000    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X2Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.259    
                         clock uncertainty           -0.035   105.224    
    SLICE_X2Y130         FDPE (Setup_fdpe_C_D)        0.081   105.305    seg7x16_inst/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.305    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 96.127    

Slack (MET) :             96.220ns  (required time - arrival time)
  Source:                 seg7x16_inst/i_data_store_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_inst/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.198%)  route 2.902ns (77.802%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 104.998 - 100.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.698     5.300    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X3Y131         FDCE                                         r  seg7x16_inst/i_data_store_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.456     5.756 r  seg7x16_inst/i_data_store_reg[14]/Q
                         net (fo=7, routed)           1.156     6.912    seg7x16_inst/i_data_store[14]
    SLICE_X3Y133         LUT4 (Prop_lut4_I1_O)        0.124     7.036 r  seg7x16_inst/o_seg_r[1]_i_6/O
                         net (fo=1, routed)           0.805     7.841    seg7x16_inst/o_seg_r[1]_i_6_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  seg7x16_inst/o_seg_r[1]_i_2/O
                         net (fo=1, routed)           0.941     8.906    seg7x16_inst/o_seg_r[1]_i_2_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.124     9.030 r  seg7x16_inst/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.030    seg7x16_inst/p_1_in[1]
    SLICE_X4Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.576   104.998    seg7x16_inst/clk_IBUF_BUFG
    SLICE_X4Y130         FDPE                                         r  seg7x16_inst/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.257    
                         clock uncertainty           -0.035   105.222    
    SLICE_X4Y130         FDPE (Setup_fdpe_C_D)        0.029   105.251    seg7x16_inst/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.251    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 96.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    clk_div_reg_n_0_[11]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_div_reg[8]_i_1_n_4
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.734    clk_div_reg_n_0_[15]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_reg[12]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_reg[19]/Q
                         net (fo=1, routed)           0.108     1.734    clk_div_reg_n_0_[19]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_reg[16]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    clk_div_reg_n_0_[3]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_div_reg[0]_i_1_n_4
    SLICE_X51Y90         FDRE                                         r  clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  clk_div_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    clk_div_reg_n_0_[7]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_div_reg[4]_i_1_n_4
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_reg[12]/Q
                         net (fo=1, routed)           0.105     1.731    clk_div_reg_n_0_[12]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_div_reg[12]_i_1_n_7
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  clk_div_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_reg[16]/Q
                         net (fo=1, routed)           0.105     1.731    clk_div_reg_n_0_[16]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_div_reg[16]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_div_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    clk_div_reg_n_0_[4]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    clk_div_reg[4]_i_1_n_7
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  clk_div_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.730    clk_div_reg_n_0_[8]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    clk_div_reg[8]_i_1_n_7
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[10]/Q
                         net (fo=1, routed)           0.109     1.734    clk_div_reg_n_0_[10]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    clk_div_reg[8]_i_1_n_5
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clk_div_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y90    clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_div_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y133    seg7x16_inst/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y90    clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_div_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_div_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_div_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_div_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_div_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_div_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_div_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clk_div_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X11Y131   seg7x16_inst/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y136    seg7x16_inst/i_data_store_reg[18]/C



