# generated on Thu Oct 16 20:38:41 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.148  |  2.909  |   N/A   |  0.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1121   |  1108   |   380   |    6    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 82.773%
------------------------------------------------------------
