     Lattice Mapping Report File for Design Module 'es4finalproj_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.1.217.3
Mapped on: Sun Dec  4 17:50:34 2022

Design Information
------------------

Command line:   map -i es4finalproj_impl_1_syn.udb -o
     es4finalproj_impl_1_map.udb -mp es4finalproj_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  20 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            31 out of  5280 (1%)
      Number of logic LUT4s:               9
      Number of ripple logic:             11 (22 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 11 out of 39 (28%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net CLK: 11 loads, 11 rising, 0 falling (Driver: Pin HSOSC_instance/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net NES_instance.NEScount[10]: 3 loads
      Net NES_instance.NEScount[3]: 3 loads
      Net NES_instance.NEScount[4]: 3 loads
      Net NES_instance.NEScount[5]: 3 loads
      Net NES_instance.NEScount[6]: 3 loads
      Net NES_instance.NEScount[7]: 3 loads
      Net VCC_net: 3 loads
      Net NES_instance.n212: 2 loads
      Net NES_instance.n214: 2 loads
      Net NES_instance.n287: 2 loads



                                    Page 1








   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'data' does not connect to anything.
WARNING - map: Top module port 'pll_in_clock' does not connect to anything.
WARNING - map: Top module port 'data' does not connect to anything.
WARNING - map: Top module port 'pll_in_clock' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| continCLK           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_outcore_o       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            HSOSC_instance
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     CLK
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: HSOSC_instance
         Type: HFOSC

                                    Page 2






Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 57 MB





















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
