"M1" ((("PRIMLIB" "nedia" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")) (("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"V4" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"M3" ((("PRIMLIB" "nedia" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"I0" ((("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX1" "verilogams" "verilogams") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"V3" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"I7" ((("Stimulator_Model" "Digital_Stimulus_ST_V2" "functional" "functional") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"R8" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"I10" ((("Stimulator_Model" "Current_Mirror" "verilogams" "verilogams") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX1" "verilogams" "verilogams") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"I3" ((("Stimulator_Model" "Current_Source" "verilogams" "verilogams") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"R9" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"V2" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"V6" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"I1" ((("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"R2" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"V1" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"M0" ((("PRIMLIB" "ped" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")) (("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"R0" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")) (("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"I4" ((("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"I2" ((("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"M2" ((("PRIMLIB" "ped" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"M13" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"R1" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"V0" ((("analogLib" "vpwl" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"I9" ((("analogLib" "idc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"V11" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_HBridge_V2" "schematic" "schematic")))
"R3" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
