Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d34c120a08a420cb87682dc9c766ca6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_TB_behav xil_defaultlib.uart_top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 16 into 'wCarries' is out of bounds [C:/Users/hugof/Documents/KU Leuven/FIIW/BAC3/Complex Digital Design/Lab3/lab3/lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(N_ITERATIONS=32)
Compiling module xil_defaultlib.uart_top(CLK_FREQ=100,BAUD_RATE=...
Compiling module xil_defaultlib.uart_top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top_TB_behav
