<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p758" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_758{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_758{left:629px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_758{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_758{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_758{left:329px;bottom:937px;letter-spacing:0.14px;word-spacing:0.61px;}
#t6_758{left:400px;bottom:937px;}
#t7_758{left:406px;bottom:937px;letter-spacing:0.12px;}
#t8_758{left:440px;bottom:937px;letter-spacing:0.17px;word-spacing:-0.03px;}
#t9_758{left:96px;bottom:892px;letter-spacing:-0.09px;}
#ta_758{left:157px;bottom:892px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_758{left:96px;bottom:857px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_758{left:96px;bottom:835px;letter-spacing:0.1px;word-spacing:-0.71px;}
#td_758{left:96px;bottom:814px;letter-spacing:0.14px;word-spacing:-0.41px;}
#te_758{left:654px;bottom:814px;}
#tf_758{left:660px;bottom:814px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tg_758{left:96px;bottom:792px;letter-spacing:0.09px;word-spacing:-0.37px;}
#th_758{left:301px;bottom:328px;letter-spacing:0.16px;word-spacing:0.48px;}
#ti_758{left:372px;bottom:328px;}
#tj_758{left:378px;bottom:328px;letter-spacing:0.12px;}
#tk_758{left:412px;bottom:328px;letter-spacing:0.19px;word-spacing:-0.05px;}
#tl_758{left:96px;bottom:282px;letter-spacing:-0.09px;}
#tm_758{left:157px;bottom:282px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tn_758{left:96px;bottom:247px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_758{left:96px;bottom:226px;letter-spacing:0.09px;word-spacing:-0.48px;}
#tp_758{left:96px;bottom:204px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_758{left:556px;bottom:204px;letter-spacing:0.02px;word-spacing:-0.33px;}
#tr_758{left:777px;bottom:204px;letter-spacing:0.11px;word-spacing:-0.73px;}
#ts_758{left:96px;bottom:183px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_758{left:336px;bottom:183px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_758{left:433px;bottom:183px;letter-spacing:0.08px;}
#tv_758{left:463px;bottom:183px;letter-spacing:0.01px;word-spacing:-0.31px;}
#tw_758{left:543px;bottom:183px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tx_758{left:96px;bottom:161px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ty_758{left:96px;bottom:126px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tz_758{left:534px;bottom:126px;}
#t10_758{left:540px;bottom:126px;letter-spacing:0.13px;}
#t11_758{left:101px;bottom:1027px;letter-spacing:-0.13px;}
#t12_758{left:777px;bottom:1027px;}
#t13_758{left:801px;bottom:1027px;}
#t14_758{left:824px;bottom:1027px;}
#t15_758{left:116.3px;bottom:985.5px;letter-spacing:-0.16px;}
#t16_758{left:124px;bottom:993px;}
#t17_758{left:325px;bottom:993px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_758{left:751px;bottom:993px;}
#t19_758{left:789.2px;bottom:988.9px;letter-spacing:-0.17px;}
#t1a_758{left:812.4px;bottom:988.9px;letter-spacing:-0.17px;}
#t1b_758{left:835.6px;bottom:988.9px;letter-spacing:-0.17px;}
#t1c_758{left:101px;bottom:759px;letter-spacing:-0.13px;}
#t1d_758{left:820px;bottom:759px;letter-spacing:-0.13px;}
#t1e_758{left:442px;bottom:725px;letter-spacing:-0.12px;}
#t1f_758{left:101px;bottom:672px;letter-spacing:-0.13px;}
#t1g_758{left:449px;bottom:672px;letter-spacing:-0.13px;}
#t1h_758{left:472px;bottom:672px;letter-spacing:-0.13px;}
#t1i_758{left:542px;bottom:672px;letter-spacing:-0.13px;}
#t1j_758{left:565px;bottom:672px;letter-spacing:-0.67px;}
#t1k_758{left:638px;bottom:672px;}
#t1l_758{left:661px;bottom:672px;}
#t1m_758{left:731px;bottom:672px;}
#t1n_758{left:754px;bottom:672px;}
#t1o_758{left:824px;bottom:672px;}
#t1p_758{left:256px;bottom:632px;letter-spacing:-0.12px;}
#t1q_758{left:486px;bottom:640px;letter-spacing:-0.13px;}
#t1r_758{left:487px;bottom:623px;letter-spacing:-0.15px;}
#t1s_758{left:581px;bottom:632px;letter-spacing:-0.12px;}
#t1t_758{left:666px;bottom:640px;letter-spacing:-0.12px;}
#t1u_758{left:682px;bottom:623px;letter-spacing:-0.16px;}
#t1v_758{left:767px;bottom:632px;letter-spacing:-0.12px;}
#t1w_758{left:96px;bottom:565px;letter-spacing:-0.12px;}
#t1x_758{left:164px;bottom:565px;letter-spacing:-0.15px;}
#t1y_758{left:299px;bottom:565px;letter-spacing:-0.11px;}
#t1z_758{left:574px;bottom:565px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_758{left:96px;bottom:545px;letter-spacing:-0.13px;}
#t21_758{left:164px;bottom:545px;letter-spacing:-0.12px;}
#t22_758{left:574px;bottom:545px;letter-spacing:-0.18px;}
#t23_758{left:96px;bottom:500px;letter-spacing:-0.13px;}
#t24_758{left:164px;bottom:500px;letter-spacing:-0.13px;}
#t25_758{left:299px;bottom:526px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t26_758{left:299px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t27_758{left:299px;bottom:492px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t28_758{left:299px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t29_758{left:574px;bottom:500px;letter-spacing:-0.19px;}
#t2a_758{left:96px;bottom:455px;letter-spacing:-0.28px;}
#t2b_758{left:164px;bottom:455px;letter-spacing:-0.12px;}
#t2c_758{left:574px;bottom:455px;letter-spacing:-0.18px;}
#t2d_758{left:96px;bottom:410px;letter-spacing:-0.14px;}
#t2e_758{left:164px;bottom:410px;letter-spacing:-0.14px;}
#t2f_758{left:299px;bottom:435px;letter-spacing:-0.1px;word-spacing:-0.34px;}
#t2g_758{left:299px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.26px;}
#t2h_758{left:299px;bottom:402px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t2i_758{left:299px;bottom:385px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t2j_758{left:574px;bottom:410px;letter-spacing:-0.19px;}
#t2k_758{left:96px;bottom:365px;letter-spacing:-0.14px;}
#t2l_758{left:164px;bottom:365px;letter-spacing:-0.12px;}
#t2m_758{left:574px;bottom:365px;letter-spacing:-0.18px;}
#t2n_758{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_758{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_758{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_758{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_758{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_758{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_758{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s7_758{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_758{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_758{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_758{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_758{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_758{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts758" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg758Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg758" style="-webkit-user-select: none;"><object width="935" height="1210" data="758/758.svg" type="image/svg+xml" id="pdf758" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_758" class="t s1_758">303 </span><span id="t2_758" class="t s2_758">Machine Check Architecture </span>
<span id="t3_758" class="t s1_758">AMD64 Technology </span><span id="t4_758" class="t s1_758">24593—Rev. 3.41—June 2023 </span>
<span id="t5_758" class="t s3_758">Figure 9</span><span id="t6_758" class="t s4_758">-</span><span id="t7_758" class="t s3_758">3. </span><span id="t8_758" class="t s3_758">MCG_CTL Register </span>
<span id="t9_758" class="t s5_758">9.3.1.4 </span><span id="ta_758" class="t s5_758">Machine-Check Exception Configuration Register </span>
<span id="tb_758" class="t s6_758">In addition to the standard Machine Check exception (#MC) signaling, certain machine check events </span>
<span id="tc_758" class="t s6_758">can raise an interrupt via the APIC LVT mechanism. Configuration of these interrupts are provided, in </span>
<span id="td_758" class="t s6_758">part, in register MCA_INTR_CFG located at MSR C000_0410, see Figure 9</span><span id="te_758" class="t s7_758">-</span><span id="tf_758" class="t s6_758">4. See Section 16.4 </span>
<span id="tg_758" class="t s6_758">“Local Interrupts” on page 627 for details on configuring LVT entries. </span>
<span id="th_758" class="t s3_758">Figure 9</span><span id="ti_758" class="t s4_758">-</span><span id="tj_758" class="t s3_758">4. </span><span id="tk_758" class="t s3_758">MCA_INTR_CFG Register </span>
<span id="tl_758" class="t s5_758">9.3.1.5 </span><span id="tm_758" class="t s5_758">CPU Watchdog Timer Register </span>
<span id="tn_758" class="t s6_758">The CPU watchdog timer is used to generate a machine check condition when an instruction does not </span>
<span id="to_758" class="t s6_758">complete within a time period specified by the CPU Watchdog Timer register. The timer restarts the </span>
<span id="tp_758" class="t s6_758">count each time an instruction completes, when enabled by the </span><span id="tq_758" class="t s8_758">CPU Watchdog Timer Enable </span><span id="tr_758" class="t s6_758">bit. The </span>
<span id="ts_758" class="t s6_758">time period is determined by the </span><span id="tt_758" class="t s8_758">Count Select </span><span id="tu_758" class="t s6_758">and </span><span id="tv_758" class="t s8_758">Time Base </span><span id="tw_758" class="t s6_758">fields. The timer does not count during </span>
<span id="tx_758" class="t s6_758">halt or stop-grant. </span>
<span id="ty_758" class="t s6_758">The format of the CPU watchdog timer is shown in Figure 9</span><span id="tz_758" class="t s7_758">-</span><span id="t10_758" class="t s6_758">5. </span>
<span id="t11_758" class="t s9_758">63 </span><span id="t12_758" class="t s9_758">2 </span><span id="t13_758" class="t s9_758">1 </span><span id="t14_758" class="t s9_758">0 </span>
<span id="t15_758" class="t m0_758 s9_758">EN63 </span>
<span id="t16_758" class="t s9_758">… </span><span id="t17_758" class="t s9_758">Error-Reporting Register-Bank Enable Bits </span><span id="t18_758" class="t s9_758">… </span>
<span id="t19_758" class="t m0_758 s9_758">EN2 </span>
<span id="t1a_758" class="t m0_758 s9_758">EN1 </span>
<span id="t1b_758" class="t m0_758 s9_758">EN0 </span>
<span id="t1c_758" class="t s9_758">63 </span><span id="t1d_758" class="t s9_758">32 </span>
<span id="t1e_758" class="t s9_758">Reserved </span>
<span id="t1f_758" class="t s9_758">31 </span><span id="t1g_758" class="t s9_758">16 </span><span id="t1h_758" class="t s9_758">15 </span><span id="t1i_758" class="t s9_758">12 </span><span id="t1j_758" class="t s9_758">11 </span><span id="t1k_758" class="t s9_758">8 </span><span id="t1l_758" class="t s9_758">7 </span><span id="t1m_758" class="t s9_758">4 </span><span id="t1n_758" class="t s9_758">3 </span><span id="t1o_758" class="t s9_758">0 </span>
<span id="t1p_758" class="t s9_758">Reserved </span>
<span id="t1q_758" class="t s9_758">Threshold </span>
<span id="t1r_758" class="t s9_758">LvtOffset </span>
<span id="t1s_758" class="t s9_758">Reserved </span>
<span id="t1t_758" class="t s9_758">DeferredLvt </span>
<span id="t1u_758" class="t s9_758">Offset </span>
<span id="t1v_758" class="t s9_758">Reserved </span>
<span id="t1w_758" class="t sa_758">Bits </span><span id="t1x_758" class="t sa_758">Mnemonic </span><span id="t1y_758" class="t sa_758">Description </span><span id="t1z_758" class="t sa_758">Access type </span>
<span id="t20_758" class="t s9_758">63:16 </span><span id="t21_758" class="t s9_758">Reserved </span><span id="t22_758" class="t s9_758">RAZ </span>
<span id="t23_758" class="t s9_758">15:12 </span><span id="t24_758" class="t s9_758">ThresholdLvtOffset </span>
<span id="t25_758" class="t s9_758">For error thresholding interrupts, specifies the </span>
<span id="t26_758" class="t s9_758">address of the LVT entry in the APIC registers as </span>
<span id="t27_758" class="t s9_758">follows: LVT address = (ThresholdLvtOffset &lt; &lt; </span>
<span id="t28_758" class="t s9_758">4) + 500h (see APIC[530:500]). </span>
<span id="t29_758" class="t s9_758">R/W </span>
<span id="t2a_758" class="t s9_758">11:8 </span><span id="t2b_758" class="t s9_758">Reserved </span><span id="t2c_758" class="t s9_758">RAZ </span>
<span id="t2d_758" class="t s9_758">7:4 </span><span id="t2e_758" class="t s9_758">DeferredLvtOffset </span>
<span id="t2f_758" class="t s9_758">For deferred error interrupts, specifies the address </span>
<span id="t2g_758" class="t s9_758">of the LVT entry in the APIC registers as follows: </span>
<span id="t2h_758" class="t s9_758">LVT address = (DeferredLvtOffset &lt; &lt; 4) + 500h </span>
<span id="t2i_758" class="t s9_758">(see APIC[530:500]). </span>
<span id="t2j_758" class="t s9_758">R/W </span>
<span id="t2k_758" class="t s9_758">3:0 </span><span id="t2l_758" class="t s9_758">Reserved </span><span id="t2m_758" class="t s9_758">RAZ </span>
<span id="t2n_758" class="t sb_758">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
