// Seed: 4030273211
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    input supply0 id_10,
    output wor id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    output uwire id_4,
    output wor id_5,
    output uwire id_6,
    input uwire id_7,
    output wand id_8,
    input supply0 id_9,
    output supply0 id_10,
    inout supply1 id_11,
    input tri id_12,
    output supply0 id_13,
    output tri0 id_14,
    output tri id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri id_18,
    output supply1 id_19,
    output tri id_20,
    output tri1 id_21,
    input tri id_22,
    input wire id_23,
    input tri1 id_24,
    input uwire id_25,
    input tri0 id_26,
    output tri1 id_27,
    input tri0 id_28,
    output tri0 id_29,
    output supply1 id_30
);
  assign id_15 = 1;
  assign id_15 = 1;
  module_0(
      id_25,
      id_1,
      id_11,
      id_11,
      id_24,
      id_22,
      id_25,
      id_28,
      id_23,
      id_22,
      id_25,
      id_11,
      id_25,
      id_22,
      id_16
  );
endmodule
