0.6
2016.4
Jan 23 2017
19:19:20
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1550562876,verilog,,,,dist_mem_gen_0,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v,1548748432,verilog,,,,dist_mem_gen_1,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd,1550566793,vhdl,,,,cpu,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd,1550566863,vhdl,,,,main,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd,1549963210,vhdl,,,,debounce,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd,1550567646,vhdl,,,,display_interface,,,,,,,,
/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd,1549961604,vhdl,,,,clock_generator,,,,,,,,
