{"vcs1":{"timestamp_begin":1751059508.650184062, "rt":0.32, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1751059509.047823622, "rt":0.21, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1751059509.309159524, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751059508.334337115}
{"VCS_COMP_START_TIME": 1751059508.334337115}
{"VCS_COMP_END_TIME": 1751059509.676818408}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2855455}}
{"stitch_vcselab": {"peak_mem": 2855495}}
