/* Native PsyQ/SPU adapter: menu3/E3 and startupFF1F attribute masks. */
#include "ff_audio.h"
#include "audio/spu_core.h"
#include <stdio.h>
#include <stdlib.h>
#include "platform/win/windows_compat.h"
static CRITICAL_SECTION audio_lock;
static int lock_initialized;
uint16 ff_spu_common_state[5];
uint16 ff_spu_reverb_registers[32];
uint16 ff_spu_reverb_state[3];
uint16 ff_spu_reverb_channels_state[2];
static uint32 ff_spu_dma_state[5]; /* transfer units, DPCR, MADR, BCR, CHCR */

static uint16 slus_spu_control(void)
{
    uint32 p = ff_u32(0x80030294) + 0x1aa;
    return (p & 0x1fffffffu) == 0x1f801daa ? ff_spu_common_state[4] : (uint16)ff_s16(p);
}

static void slus_spu_control_write(uint16 value)
{
    uint32 p = ff_u32(0x80030294) + 0x1aa;
    if ((p & 0x1fffffffu) == 0x1f801daa)
        ff_spu_common_state[4] = value;
    else
        ff_w16(p, value);
}

GDB_CALL uint32 FUN_SLUS_8001CF10(uint32 entry_v0, FF_SLUS_SERVICE service)
{
    FF_FUNCTION_MARKER(0x8001cf10u, "SLUS_004.33");
    uint32 attempts = 0, callback;
    (void)entry_v0; /* SKIP delay: synchronous native DMA. */
    slus_spu_control_write(slus_spu_control() & 0xffcf);
    while ((slus_spu_control() & 0x30) && attempts < 0xf01)
        ++attempts;
    callback = ff_u32(0x800302cc);
    if (callback)
        return service(callback, 0xf0000000u, 0, 0, 0, 0);
    return service(0x8001783c, 0xf0000009u, 0x20, 0, 0, 0); /* DeliverEvent, not a fabricated callback result. */
}

static void slus_spu_upload(uint32 source, uint32 bytes, uint32 target)
{
    uint32 chunk;
    if (!lock_initialized)
    {
        InitializeCriticalSection(&audio_lock);
        lock_initialized = 1;
        spu_core_init();
    }
    EnterCriticalSection(&audio_lock);
    source &= 0x1fffff;
    target &= 0x7ffff;
    while (bytes)
    {
        chunk = bytes;
        if (chunk > 0x200000 - source)
            chunk = 0x200000 - source;
        if (chunk > 0x80000 - target)
            chunk = 0x80000 - target;
        if (!spu_core_upload(target, ff_ptr(source, chunk), chunk))
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
        source = (source + chunk) & 0x1fffff;
        target = (target + chunk) & 0x7ffff;
        bytes -= chunk;
    }
    ff_spu_dma_state[0] = target >> 3;
    LeaveCriticalSection(&audio_lock);
}

static void spu_dma_word(uint32 index, uint32 address, uint32 expected, uint32 value)
{
    if ((address & 0x1fffffffu) == expected)
        ff_spu_dma_state[index] = value;
    else
        ff_w32(address, value);
}

GDB_CALL uint32 FUN_SLUS_8001D30C(uint32 source, uint32 bytes, uint32 entry_v0)
{
    FF_FUNCTION_MARKER(0x8001d30cu, "SLUS_004.33");
    uint32 base = ff_u32(0x80030294), units = (uint16)ff_s16(0x800302ac), shift, address, value, blocks, remaining, chunk, i, position;
    if (!entry_v0)
    {
        shift = ff_u32(0x800302bc) & 31;
        units = (units << shift) >> shift;
        ff_w16(0x800302ac, (uint16)units);
        address = base + 0x1a6;
        if ((address & 0x1fffffffu) == 0x1f801da6)
            ff_spu_dma_state[0] = units;
        else
            ff_w16(address, (uint16)units);
        ff_w32(0x800302e4, 0);
        slus_spu_control_write((slus_spu_control() & 0xffcf) | 0x20);
        address = ff_u32(0x800302a8);
        value = (address & 0x1fffffffu) == 0x1f8010f0 ? ff_spu_dma_state[1] : ff_u32(address);
        spu_dma_word(1, address, 0x1f8010f0, (value & 0xf0ffffffu) | 0x20000000u);
        blocks = (bytes >> 6) + ((bytes & 63) != 0);
        ff_w32(0x800302e8, source);
        ff_w32(0x800302ec, blocks);
        spu_dma_word(2, ff_u32(0x80030298), 0x1f8010c0, source);
        spu_dma_word(3, ff_u32(0x8003029c), 0x1f8010c4, (blocks << 16) | 16);
        address = ff_u32(0x800302a0);
        spu_dma_word(4, address, 0x1f8010c8, 0x01000201);
        if ((address & 0x1fffffffu) == 0x1f8010c8)
        {
            slus_spu_upload(source & 0x1ffffc, (blocks & 65535) * 64, (units << 3) & 0x7ffff);
            ff_spu_dma_state[4] &= ~0x01000000u;
        }
    }
    else
    {
        address = base + 0x1a6;
        if ((address & 0x1fffffffu) == 0x1f801da6)
            ff_spu_dma_state[0] = units;
        else
            ff_w16(address, (uint16)units);
        remaining = bytes;
        position = (units << 3) & 0x7ffff;
        while (remaining)
        {
            chunk = remaining < 64 ? remaining : 64;
            for (i = 0; i < chunk; i += 2)
            {
                value = (uint16)ff_s16(source + i);
                if (((base + 0x1a8) & 0x1fffffffu) != 0x1f801da8)
                    ff_w16(base + 0x1a8, (uint16)value);
            }
            if (((base + 0x1a8) & 0x1fffffffu) == 0x1f801da8)
                slus_spu_upload(source, (chunk + 1) & ~1u, position);
            source += (chunk + 1) & ~1u;
            position = (position + ((chunk + 1) & ~1u)) & 0x7ffff;
            remaining -= chunk;
            slus_spu_control_write((slus_spu_control() & 0xffcf) | 0x10);
        }
        slus_spu_control_write(slus_spu_control() & 0xffcf);
    }
    return bytes; /* No SpuWrite cap in this split entry. */
}

static uint32 spu_dma_read_entry(uint32 destination, uint32 address_units, uint32 blocks, uint32 entry_v0, uint32 globals)
{
    uint32 address, value, remaining, source, chunk, target;
    address = entry_v0 + 0x1a6;
    if ((address & 0x1fffffffu) == 0x1f801da6)
        ff_spu_dma_state[0] = (uint16)address_units;
    else
        ff_w16(address, (uint16)address_units);
    /* SKIP7744C delays have no externally visible effect with synchronous DMA. */
    address = ff_u32(globals) + 0x1aa;
    if ((address & 0x1fffffffu) == 0x1f801daa)
        ff_spu_common_state[4] |= 0x30;
    else
        ff_w16(address, (uint16)ff_s16(address) | 0x30);
    address = ff_u32(globals + 20);
    value = (address & 0x1fffffffu) == 0x1f8010f0 ? ff_spu_dma_state[1] : ff_u32(address);
    spu_dma_word(1, address, 0x1f8010f0, (value & 0xf0ffffffu) | 0x22000000u);
    spu_dma_word(2, ff_u32(globals + 4), 0x1f8010c0, destination);
    spu_dma_word(3, ff_u32(globals + 8), 0x1f8010c4, (blocks << 16) | 16);
    address = ff_u32(globals + 12);
    ff_w32(globals + 80, 1);
    spu_dma_word(4, address, 0x1f8010c8, 0x01000200);
    if ((address & 0x1fffffffu) == 0x1f8010c8)
    {
        /* CHCR bit0=0 is SPU-to-main-RAM. This is SpuRead, not an upload. */
        source = (ff_spu_dma_state[0] << 3) & 0x7ffff;
        target = ff_spu_dma_state[2] & 0x1ffffc;
        remaining = (ff_spu_dma_state[3] >> 16) * (ff_spu_dma_state[3] & 65535u) * 4;
        if (!lock_initialized)
        {
            InitializeCriticalSection(&audio_lock);
            lock_initialized = 1;
            spu_core_init();
        }
        EnterCriticalSection(&audio_lock);
        while (remaining)
        {
            chunk = remaining;
            if (chunk > 0x80000 - source)
                chunk = 0x80000 - source;
            if (chunk > 0x200000 - target)
                chunk = 0x200000 - target;
            if (!spu_core_download(source, ff_ptr(target, chunk), chunk))
                ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
            source = (source + chunk) & 0x7ffff;
            target = (target + chunk) & 0x1fffff;
            remaining -= chunk;
        }
        ff_spu_dma_state[0] = source >> 3;
        ff_spu_dma_state[4] &= ~0x01000000u;
        LeaveCriticalSection(&audio_lock);
    }
    return 1;
}

GDB_CALL uint32 FUN_80076E38(uint32 destination, uint32 address_units, uint32 blocks, uint32 entry_v0)
{
    FF_FUNCTION_MARKER(0x80076e38u, "GAME.EXE");
    return spu_dma_read_entry(destination, address_units, blocks, entry_v0, 0x8008cf90);
}

GDB_CALL uint32 FUN_SLUS_8001CFD0(uint32 destination, uint32 address_units, uint32 blocks, uint32 entry_v0)
{
    FF_FUNCTION_MARKER(0x8001cfd0u, "SLUS_004.33");
    /* Manual semantic peer of GAME76E38: relocated globals, two rather than
  * four delay calls. Synchronous boundary shares data/register operations. */
    return spu_dma_read_entry(destination, address_units, blocks, entry_v0, 0x80030294);
}

/* 786F8/7871C immediate register path; deferred queue mode remains WIP. */
uint32 ff_spu_reverb_channels(sint32 enabled, uint32 mask)
{
    uint16 low = (uint16)mask, high = (uint16)((mask >> 16) & 255);
    if (ff_u32(0x8008cf88) & 1)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    if (enabled == 1)
    {
        ff_spu_reverb_channels_state[0] |= low;
        ff_spu_reverb_channels_state[1] |= high;
    }
    else if (enabled == 0)
    {
        ff_spu_reverb_channels_state[0] &= (uint16)~low;
        ff_spu_reverb_channels_state[1] &= (uint16)~high;
    }
    return ff_spu_reverb_channels_state[0] | ((uint32)(ff_spu_reverb_channels_state[1] & 255) << 16);
}

/* 77CC8 presets without echo/delay arithmetic or work-area clear flag. */
sint32 ff_spu_reverb_attributes(uint32 a)
{
    uint32 values[5];
    memcpy(values, ff_ptr(a, 20), 20);
    return ff_spu_reverb_attributes_host(values);
}

sint32 ff_spu_reverb_attributes_host(const uint32 a[5])
{
    uint32 mask = a[0], change = !mask || (mask & 1), mode = ff_u32(0x8008cb40), control;
    if (change)
    {
        mode = a[1];
        if ((mode & ~0x100u) >= 10)
            return -1;
        if (mode & 0x100u)
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__); /* WIP78924 clear-work-area path. */
        if (ff_spu_reverb_conflict(ff_u32(0x8008cff8 + 4 * mode)))
            return -1;
        if (mode == 7 || mode == 8)
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__); /* WIP echo/delay presets. */
        ff_w32(0x8008cb40, mode);
        ff_w32(0x8008cb38, ff_u32(0x8008cff8 + 4 * mode));
        ff_w32(0x8008cb48, 0);
        ff_w32(0x8008cb4c, 0);
    }
    if (!mask || (mask & 8))
    {
        if (mode == 7 || mode == 8)
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
        ff_w32(0x8008cb48, 0);
    }
    if (!mask || (mask & 16))
    {
        if (mode == 7 || mode == 8)
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
        ff_w32(0x8008cb4c, 0);
    }
    if (change)
    {
        control = ff_spu_common_state[4];
        ff_spu_common_state[4] &= 0xff7f;
        ff_spu_reverb_state[0] = ff_spu_reverb_state[1] = 0;
        ff_w16(0x8008cb44, 0);
        ff_w16(0x8008cb46, 0);
        ff_spu_reverb_register_write(0x8008d048 + 68 * mode);
        ff_spu_reverb_state[2] = (uint16)ff_u32(0x8008cb38);
        ff_spu_common_state[4] = (uint16)control;
    }
    else
    {
        if (mask & 2)
        {
            ff_spu_reverb_state[0] = (uint16)a[2];
            ff_w16(0x8008cb44, ff_spu_reverb_state[0]);
        }
        if (mask & 4)
        {
            ff_spu_reverb_state[1] = (uint16)(a[2] >> 16);
            ff_w16(0x8008cb46, ff_spu_reverb_state[1]);
        }
    }
    return 0;
}

/* 781D8: mask0 writes every word; all other masks select individual words. */
uint32 ff_spu_reverb_register_write(uint32 a)
{
    uint32 mask = ff_u32(a), i;
    for (i = 0; i < 32; i++)
        if (!mask || (mask & (1u << i)))
            ff_spu_reverb_registers[i] = (uint16)ff_s16(a + 4 + 2 * i);
    /* The final two branches determine v0, regardless of earlier writes. */
    if (!mask || (mask & 0x80000000u))
        return ff_spu_reverb_registers[31];
    if (mask & 0x40000000u)
        return ff_spu_reverb_registers[30];
    return 0;
}

/* 77C3C checks whether any allocated range overlaps the proposed work area. */
sint32 ff_spu_reverb_conflict(uint32 units)
{
    uint32 address = units << (ff_u32(0x8008cfb8) & 31), table = ff_u32(0x8008cff4), record, start;
    if (!table)
        return 0;
    for (;; table += 8)
    {
        record = ff_u32(table);
        if (record & 0x80000000u)
            continue;
        if (record & 0x40000000u)
            return 0;
        start = record & 0x0fffffffu;
        if (start >= address || address < start + ff_u32(table + 4))
            return 1;
    }
}

sint32 ff_spu_reverb_reserve(sint32 enabled)
{
    uint32 result = enabled && !ff_spu_reverb_conflict(ff_u32(0x8008cb38));
    ff_w32(0x8008cb34, result);
    return (sint32)result;
}

sint32 ff_spu_reverb_enable(sint32 enabled)
{
    uint32 result;
    if (enabled != 0 && enabled != 1)
        return (sint32)ff_u32(0x8008cb30);
    result = enabled && (ff_u32(0x8008cb34) == 1 || !ff_spu_reverb_conflict(ff_u32(0x8008cb38)));
    ff_w32(0x8008cb30, result);
    ff_spu_common_state[4] = (ff_spu_common_state[4] & 0xff7f) | (result ? 0x80 : 0);
    return (sint32)result;
}

/* 7676C/7678C mode0 and76900 reset. Host scheduling replaces BIOS event
 * installation and MMIO waits; reverb processing remains WIP. */
uint32 ff_spu_reset_startup(void)
{
    static const uint32 clear[] = {0x8008cfac, 0x8008cfb0, 0x8008cfc8, 0x8008cfcc, 0x8008cb30, 0x8008cb34, 0x8008cb40, 0x8008cb44, 0x8008cb48, 0x8008cb4c, 0x8008cfec, 0x8008cff0, 0x8008cff4, 0x8008cb2c, 0x8008cb28, 0x8008cb54, 0x8008cb50, 0x8008cf88};
    uint32 i;
    SPU_voice_registers r;
    if (!lock_initialized)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    for (i = 0; i < sizeof(clear) / sizeof(clear[0]); i++)
        ff_w32(clear[i], 0);
    ff_w16(0x8008cfa8, 0x200);
    ff_w32(0x8008cfb4, 2);
    ff_w32(0x8008cfb8, 3);
    ff_w32(0x8008cfbc, 8);
    ff_w32(0x8008cfc0, 7);
    ff_w32(0x8008cfc4, 1);
    for (i = 0; i < 10; i++)
        ff_w16(0x800adbc8 + 2 * i, 0);
    for (i = 0; i < 24; i++)
        ff_w16(0x8008cb58 + 2 * i, 0xc000);
    ff_w32(0x8008cb38, ff_u32(0x8008cff8));
    ff_spu_reverb_state[0] = ff_spu_reverb_state[1] = 0;
    ff_spu_reverb_state[2] = (uint16)ff_u32(0x8008cff8);
    ff_spu_reverb_channels_state[0] = ff_spu_reverb_channels_state[1] = 0;
    EnterCriticalSection(&audio_lock);
    if (!spu_core_upload(0x1000, ff_ptr(0x8008cfd0, 16), 16))
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    for (i = 0; i < 24; i++)
    {
        spu_core_get_voice_registers(i, &r);
        r.volume_left = r.volume_right = 0;
        r.pitch = 0x3fff;
        r.start_address = 0x200;
        r.adsr1 = r.adsr2 = 0;
        spu_core_set_voice_registers(i, &r);
    }
    spu_core_key_on(0xffffff);
    spu_core_key_off(0xffffff);
    spu_core_set_master_volume(0, 0);
    ff_spu_common_state[0] = ff_spu_common_state[1] = 0;
    ff_spu_common_state[2] = ff_spu_common_state[3] = 0;
    ff_spu_common_state[4] = 0xc000;
    LeaveCriticalSection(&audio_lock);
    /* 7726C returns the guest register address, not the written value. */
    return ff_u32(0x8008cf90) + 0x1a2;
}

sint32 ff_spu_common_startup(uint32 a)
{
    uint32 values[10];
    memcpy(values, ff_ptr(a, 40), 40);
    return ff_spu_common_startup_host(values);
}

void ff_spu_cd_volume_host(sint16 left, sint16 right)
{
    /* SLUS1C618 mode0 -> SpuSetCommonAttr maskC0. WIP CD input has no PCM;
  * retain the upper-clamped, wrapped signed volume conversion. */
    if (left >= 128)
        left = 127;
    if (right >= 128)
        right = 127;
    if (!lock_initialized)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    EnterCriticalSection(&audio_lock);
    ff_spu_common_state[2] = (uint16)((sint32)left * 258);
    ff_spu_common_state[3] = (uint16)((sint32)right * 258);
    LeaveCriticalSection(&audio_lock);
}

sint32 ff_spu_common_startup_host(const uint32 a[10])
{
    if (a[0] != 0x2c3 || !lock_initialized)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    EnterCriticalSection(&audio_lock);
    ff_spu_common_state[0] = (uint16)a[1] & 0x7fff;
    ff_spu_common_state[1] = (uint16)(a[1] >> 16) & 0x7fff;
    ff_spu_common_state[2] = (uint16)a[4];
    ff_spu_common_state[3] = (uint16)(a[4] >> 16);
    ff_spu_common_state[4] = (ff_spu_common_state[4] & 0xfffe) | (a[6] ? 1 : 0);
    spu_core_set_master_volume((sint16)ff_spu_common_state[0], (sint16)ff_spu_common_state[1]);
    /* WIP CD input has no decoded PCM; retain its volumes/control for startup. */
    LeaveCriticalSection(&audio_lock);
    return 0;
}

/* SDK774D0 CPU allocation-table initialization; no SPU register access. */
sint32 ff_spu_transfer_mode(sint32 mode)
{
    uint32 result = mode == 1;
    ff_w32(0x8008cb2c, (uint32)mode);
    ff_w32(0x8008cfac, result);
    return (sint32)result;
}

sint32 ff_spu_allocation_init(sint32 entries, uint32 table)
{
    if (entries <= 0)
        return 0;
    ff_w32(table, 0x40001010);
    ff_w32(0x8008cff4, table);
    ff_w32(0x8008cff0, 0);
    ff_w32(0x8008cfec, (uint32)entries);
    ff_w32(table + 4, (0x10000u << (ff_u32(0x8008cfb8) & 31)) - 0x1010);
    return entries;
}

/* First allocation after774D0, the path used by56CCC. General free-list
 * reuse/coalescing and zero/exact-exhaustion allocations remain WIP. */
sint32 ff_spu_allocate_startup(uint32 bytes)
{
    uint32 table = ff_u32(0x8008cff4), free_bytes = ff_u32(table + 4), reserve = 0, size;
    if (ff_u32(0x8008cfb8) != 3 || ff_u32(0x8008cfc0) != 7 || ff_u32(0x8008cff0) || ff_u32(table) != 0x40001010)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    if (ff_u32(0x8008cb34))
        reserve = (0x10000u - ff_u32(0x8008cb38)) << 3;
    /* The SDK tests bytes & ~mask before adding mask, then clears low bits. */
    size = ((bytes & ~7u) ? bytes + 7u : bytes) & ~7u;
    if ((sint32)ff_u32(0x8008cfec) <= 0 || size > free_bytes - reserve)
        return -1;
    if (!size || size >= free_bytes)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    ff_w32(table + 8, (0x1010 + size) | 0x40000000);
    ff_w32(table + 12, free_bytes - size);
    ff_w32(0x8008cff0, 1);
    ff_w32(table + 4, size);
    ff_w32(table, 0x1010);
    /* 777EC leaves these two nonempty records unchanged. */
    return (sint32)ff_u32(table);
}

/* SDK GAME:800798B0: integer table conversion, MIPS shift counts modulo 32. */
GDB_CALL uint16 ff_note_to_pitch(sint32 base, uint16 fine, sint32 note, uint16 note_fine)
{
    sint32 fraction = ((uint32)fine + note_fine) >> 3, carry = 0, semitones, octave, shift, index;
    uint32 pitch;
    while (fraction >= 16)
    {
        fraction -= 16;
        ++carry;
    }
    semitones = (sint16)((uint32)carry + (uint32)note + 60u - (uint32)base);
    octave = semitones / 12;
    index = (sint16)(semitones - 12 * octave) * 16 + fraction;
    pitch = (uint16)ff_s16(0x8008d2f0u + (uint32)index * 2u);
    shift = (sint16)(octave - 5);
    if (shift > 0)
        pitch <<= ((uint32)shift & 31);
    else if (shift < 0)
        pitch >>= ((0u - (uint32)shift) & 31);
    return (uint16)pitch;
}

static sint32 key(sint32 enabled, uint32 channels)
{
    uint32 mask = channels & 0xffffffu, active = ff_u32(0x8008cb28);
    /* Deferred SDK event mode is not used in the captured menu. */
    if (ff_u32(0x8008cf88) & 1)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    EnterCriticalSection(&audio_lock);
    if (enabled == 1)
    {
        spu_core_key_on(mask);
        active |= mask;
    }
    else if (!enabled)
    {
        spu_core_key_off(mask);
        active &= ~mask;
    }
    else
    {
        LeaveCriticalSection(&audio_lock);
        return 1;
    }
    ff_w32(0x8008cb28, active);
    LeaveCriticalSection(&audio_lock);
    return (sint32)active;
}

static sint32 attributes(uint32 a)
{
    uint32 mask = ff_u32(a + 4), voices = ff_u32(a);
    int i;
    if (mask != 3 && mask != 0x20 && mask != 0xe3 && mask != 0xff1f)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    /* Startup uses fixed volume, not hardware volume sweeps. */
    if (mask == 0xff1f && (ff_s16(a + 12) || ff_s16(a + 14)))
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    EnterCriticalSection(&audio_lock);
    for (i = 0; i < 24; i++)
        if (voices & (1u << i))
        {
            SPU_voice_registers r;
            spu_core_get_voice_registers(i, &r);
            if (mask & 1)
                r.volume_left = (sint16)((uint16)ff_s16(a + 8) & 0x7fff);
            if (mask & 2)
                r.volume_right = (sint16)((uint16)ff_s16(a + 10) & 0x7fff);
            if (mask == 0x20)
            {
                /* 79254:79348..79390 uses the cached sample note; it does not
    * overwrite volume, ADSR, sample address or the sample-note cache. */
                uint16 sample_note = (uint16)ff_s16(0x8008cb58 + 2u * i), note = (uint16)ff_s16(a + 22);
                r.pitch = ff_note_to_pitch(sample_note >> 8, sample_note & 255, note >> 8, note & 255);
            }
            if (mask == 0xff1f)
            {
                uint32 ar = (uint16)ff_s16(a + 48), dr = (uint16)ff_s16(a + 50), sr = (uint16)ff_s16(a + 52);
                uint32 rr = (uint16)ff_s16(a + 54), sl = (uint16)ff_s16(a + 56), sm = ff_u32(a + 40), sbits;
                if (ar > 127)
                    ar = 127;
                if (dr > 15)
                    dr = 15;
                if (sr > 127)
                    sr = 127;
                if (rr > 31)
                    rr = 31;
                if (sl > 15)
                    sl = 15;
                sbits = sm == 1 ? 0 : sm == 5 ? 512 : sm == 7 ? 768 : 256;
                r.pitch = (uint16)ff_s16(a + 20);
                r.adsr1 = (uint16)(((ar | (ff_u32(a + 36) == 5 ? 128 : 0)) << 8) | (dr << 4) | sl);
                r.adsr2 = (uint16)(((sr | sbits) << 6) | rr | (ff_u32(a + 44) == 7 ? 32 : 0));
            }
            if (mask == 0xe3)
            {
                uint16 sample_note = (uint16)ff_s16(a + 24), note = (uint16)ff_s16(a + 22);
                uint32 address = ff_u32(a + 28);
                ff_w16(0x8008cb58 + 2u * i, sample_note);
                r.pitch = ff_note_to_pitch(sample_note >> 8, sample_note & 255, note >> 8, note & 255);
                if (ff_u32(0x8008cfb4))
                {
                    uint32 alignment = ff_u32(0x8008cfbc);
                    if (!alignment)
                        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
                    if (address % alignment)
                        address = (address + alignment) & ~ff_u32(0x8008cfc0);
                }
                r.start_address = (uint16)(address >> (ff_u32(0x8008cfb8) & 31));
            }
            spu_core_set_voice_registers(i, &r);
        }
    LeaveCriticalSection(&audio_lock);
    return 0;
}

static sint32 key_on_attributes(uint32 a)
{
    attributes(a);
    return key(1, ff_u32(a));
}

/* Empty host core for original-resource startup; CPU SDK initialization is
 * the caller's responsibility. No RAM or voice-register fixture is read. */
void ff_audio_init_empty(void)
{
    memset(ff_spu_dma_state, 0, sizeof(ff_spu_dma_state));
    if (!lock_initialized)
    {
        InitializeCriticalSection(&audio_lock);
        lock_initialized = 1;
    }
    EnterCriticalSection(&audio_lock);
    spu_core_init();
    LeaveCriticalSection(&audio_lock);
    ff_spu_common_state[0] = ff_spu_common_state[1] = 0x3fff;
    ff_spu_common_state[2] = ff_spu_common_state[3] = ff_spu_common_state[4] = 0;
    memset(ff_spu_reverb_registers, 0, sizeof(ff_spu_reverb_registers));
    memset(ff_spu_reverb_state, 0, sizeof(ff_spu_reverb_state));
    memset(ff_spu_reverb_channels_state, 0, sizeof(ff_spu_reverb_channels_state));
    ff_services.spu_key = key;
    ff_services.spu_voice_attributes = attributes;
    ff_services.spu_key_on_attributes = key_on_attributes;
    ff_services.play_effect = FUN_80056670;
}

uint32 ff_spu_transfer_address(uint32 address)
{
    uint32 alignment, units;
    if (address - 0x1010u > 0x7efe8u)
        return 0;
    if (ff_u32(0x8008cfb4))
    {
        alignment = ff_u32(0x8008cfbc);
        if (!alignment)
            ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
        if (address % alignment)
            address = (address + alignment) & ~ff_u32(0x8008cfc0);
    }
    units = (address >> (ff_u32(0x8008cfb8) & 31)) & 65535;
    ff_w16(0x8008cfa8, (uint16)units);
    return units;
}

uint32 ff_spu_transfer_write(uint32 source, uint32 bytes)
{
    uint32 address = (uint32)(uint16)ff_s16(0x8008cfa8) << (ff_u32(0x8008cfb8) & 31);
    if (bytes > 0x7eff0)
        bytes = 0x7eff0;
    if (!lock_initialized)
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    EnterCriticalSection(&audio_lock);
    if (!spu_core_upload(address, ff_ptr(source, bytes), bytes))
        ff_wip_stop(__FUNCTION__, __FILE__, __LINE__);
    LeaveCriticalSection(&audio_lock);
    if (!ff_u32(0x8008cfc8))
        ff_w32(0x8008cfc4, 0);
    return bytes;
}

void ff_spu_transfer_wait(void)
{
    /* Synchronous host upload replaces the original completion-event wait. */
    if (ff_u32(0x8008cb2c) != 1 && ff_u32(0x8008cfc4) != 1)
        ff_w32(0x8008cfc4, 1);
}

sint32 ff_audio_init(void)
{
    static uint8 sample_ram[0x80000];
    uint16 regs[194];
    FILE *f;
    int i;
    if (!lock_initialized)
    {
        InitializeCriticalSection(&audio_lock);
        lock_initialized = 1;
    }
    f = fopen("FF-menu.spu", "rb");
    if (!f)
        return 0;
    if (fread(sample_ram, 1, sizeof(sample_ram), f) != sizeof(sample_ram))
    {
        fclose(f);
        return 0;
    }
    fclose(f);
    f = fopen("FF-menu.spu-regs", "rb");
    if (!f)
        return 0;
    if (fread(regs, 1, sizeof(regs), f) != sizeof(regs))
    {
        fclose(f);
        return 0;
    }
    fclose(f);
    spu_core_init();
    spu_core_upload(0, sample_ram, sizeof(sample_ram));
    spu_core_set_master_volume((sint16)regs[0], (sint16)regs[1]);
    for (i = 0; i < 24; i++)
    {
        uint16 *v = regs + 2 + i * 8;
        SPU_voice_registers r;
        r.volume_left = (sint16)v[0];
        r.volume_right = (sint16)v[1];
        r.pitch = v[2];
        r.start_address = v[3];
        r.adsr1 = v[4];
        r.adsr2 = v[5];
        r.repeat_address = v[7];
        spu_core_set_voice_registers(i, &r);
    }
    ff_services.spu_key = key;
    ff_services.spu_voice_attributes = attributes;
    ff_services.spu_key_on_attributes = key_on_attributes;
    ff_services.play_effect = FUN_80056670;
    return 1;
}

void ff_audio_render(sint16 *stereo, uint32 frames)
{
    EnterCriticalSection(&audio_lock);
    spu_core_render(stereo, frames);
    LeaveCriticalSection(&audio_lock);
}

#include "diagnostic_state.h"

int ff_audio_state_io(FILE *f, int load)
{
    int result;
    if (!lock_initialized)
        return 0;
    EnterCriticalSection(&audio_lock);
    result = FF_STATE(f, ff_spu_common_state, load) && FF_STATE(f, ff_spu_reverb_registers, load) && FF_STATE(f, ff_spu_reverb_state, load) && FF_STATE(f, ff_spu_reverb_channels_state, load) && FF_STATE(f, ff_spu_dma_state, load) && spu_core_state_io(f, load);
    LeaveCriticalSection(&audio_lock);
    return result;
}
