{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1493776118709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RAM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"RAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493776118715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493776118752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493776118753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493776118753 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493776118813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493776118962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493776118962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493776118962 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493776118962 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493776118964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493776118964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493776118964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493776118964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493776118964 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493776118964 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493776118965 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[3\] " "Pin w_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[3] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 10 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[16\] " "Pin data\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[16] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[17\] " "Pin data\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[17] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[18\] " "Pin data\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[18] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[19\] " "Pin data\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[19] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[20\] " "Pin data\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[20] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[21\] " "Pin data\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[21] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[22\] " "Pin data\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[22] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[23\] " "Pin data\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[23] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[24\] " "Pin data\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[24] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[25\] " "Pin data\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[25] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[26\] " "Pin data\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[26] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[27\] " "Pin data\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[27] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[28\] " "Pin data\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[28] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[29\] " "Pin data\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[29] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[30\] " "Pin data\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[30] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[31\] " "Pin data\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[31] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[32\] " "Pin data\[32\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[32] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[33\] " "Pin data\[33\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[33] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[34\] " "Pin data\[34\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[34] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[35\] " "Pin data\[35\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[35] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[36\] " "Pin data\[36\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[36] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[37\] " "Pin data\[37\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[37] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[38\] " "Pin data\[38\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[38] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[39\] " "Pin data\[39\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[39] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[40\] " "Pin data\[40\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[40] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[41\] " "Pin data\[41\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[41] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[42\] " "Pin data\[42\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[42] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[43\] " "Pin data\[43\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[43] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[44\] " "Pin data\[44\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[44] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[45\] " "Pin data\[45\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[45] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[46\] " "Pin data\[46\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[46] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[47\] " "Pin data\[47\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[47] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[48\] " "Pin data\[48\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[48] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[49\] " "Pin data\[49\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[49] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[50\] " "Pin data\[50\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[50] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[51\] " "Pin data\[51\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[51] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[52\] " "Pin data\[52\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[52] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[53\] " "Pin data\[53\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[53] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[54\] " "Pin data\[54\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[54] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[55\] " "Pin data\[55\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[55] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[56\] " "Pin data\[56\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[56] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[57\] " "Pin data\[57\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[57] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[58\] " "Pin data\[58\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[58] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[59\] " "Pin data\[59\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[59] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[60\] " "Pin data\[60\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[60] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[61\] " "Pin data\[61\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[61] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[62\] " "Pin data\[62\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[62] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[63\] " "Pin data\[63\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[63] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 57 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Pin din\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_clk " "Pin w_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_clk } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 2 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[2\] " "Pin w_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[2] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 10 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[0\] " "Pin w_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[0] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 10 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[1\] " "Pin w_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[1] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 10 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Pin din\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Pin din\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Pin din\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Pin din\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Pin din\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Pin din\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Pin din\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493776119235 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1493776119235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RAM.sdc " "Synopsys Design Constraints File file not found: 'RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493776119518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493776119518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493776119520 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1493776119520 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493776119520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node w_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493776119553 ""}  } { { "../design/RAM.v" "" { Text "E:/Verilog/Project/RAM/design/RAM.v" 2 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493776119553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493776119864 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493776119864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493776119864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493776119865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493776119865 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493776119865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493776119866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493776119866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493776119877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1493776119878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493776119878 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 2.5V 12 64 0 " "Number of I/O pins in group: 76 (unused VREF, 2.5V VCCIO, 12 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1493776119880 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1493776119880 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493776119880 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493776119881 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1493776119881 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493776119881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493776119955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493776120537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493776120581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493776120611 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493776120856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493776120856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493776121142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/Verilog/Project/RAM/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493776121554 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493776121554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493776121580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493776121580 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1493776121580 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493776121580 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1493776121601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493776121657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493776121837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493776121885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493776122118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493776122493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Verilog/Project/RAM/quartus_prj/output_files/RAM.fit.smsg " "Generated suppressed messages file E:/Verilog/Project/RAM/quartus_prj/output_files/RAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493776122806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493776123063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 09:48:43 2017 " "Processing ended: Wed May 03 09:48:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493776123063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493776123063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493776123063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493776123063 ""}
