// Seed: 3622835849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd59
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_5
  );
  input wire _id_2;
  inout wire id_1;
  integer id_6;
  wire [1 : id_2] id_7;
  id_8 :
  assert property (@(posedge -1 & 1) 1)
  else $clog2(43);
  ;
  assign id_8 = 1;
endmodule
