<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluadder64.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluadder64.v</a>
time_elapsed: 0.093s
ram usage: 11664 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluadder64.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluadder64.v:53</a>: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;cin&#39; generates 1 bits.
                                                                                                        : ... In instance sparc_exu_aluadder64
   assign      {cout32, adder_out[31:0]} = rs1_data[31:0]+rs2_data[31:0]+
                                                                        ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluadder64.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluadder64.v:56</a>: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;cout32&#39; generates 1 bits.
                                                                                                        : ... In instance sparc_exu_aluadder64
               + rs2_data[63:32] + cout32;
                                 ^

</pre>
</body>