// Seed: 1237711436
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri0 id_4
);
  logic id_6;
  xor primCall (id_3, id_4, id_6);
  module_0 modCall_1 (id_6);
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4
);
  logic id_6;
  nor primCall (id_2, id_1, id_4, id_6, id_0);
  module_0 modCall_1 (id_6);
endmodule
module module_3 (
    input wand id_0
);
  wire id_2, id_3;
  module_0 modCall_1 (id_3);
endmodule
