============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 20 2024  07:39:44 pm
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock RX_CLK)                launch                                      0 R 
U0_UART_RX
  U0_stp_chk
    stp_err_reg/CK                                        100    +0       0 R 
    stp_err_reg/Q             DFFRX4             2 100.3  180  +180     180 R 
  U0_stp_chk/stp_err 
  U0_uart_fsm/stp_err 
    g2131__7098/A                                                +0     180   
    g2131__7098/Y             NOR3XL             1   0.0   35   +70     250 F 
  U0_uart_fsm/data_valid 
U0_UART_RX/data_valid 
RX_OUT_V                 <<<  interconnect                 35    +0     250 F 
                              out port                           +0     250 F 
(constraint.sdc_line_45)      ext delay                       +1000    1250 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock RX_CLK)                capture                                 10000 R 
                              uncertainty                       -10    9990 R 
------------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :    8740ps 
Start-point  : U0_UART_RX/U0_stp_chk/stp_err_reg/CK
End-point    : RX_OUT_V

