#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fba15d04c60 .scope module, "fn_mux_tb" "fn_mux_tb" 2 13;
 .timescale -9 -11;
v0x7fba15d17020_0 .var "aa", 0 0;
v0x7fba15d170c0_0 .var "bb", 0 0;
v0x7fba15d17170_0 .var "sel", 0 0;
v0x7fba15d17240_0 .net "yy", 0 0, L_0x7fba15d17490;  1 drivers
S_0x7fba15d06b20 .scope module, "fn_mux" "fn_mux" 2 17, 2 4 0, S_0x7fba15d04c60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 1 "Y";
L_0x7fba15d172f0 .functor XOR 1, v0x7fba15d17020_0, v0x7fba15d170c0_0, C4<0>, C4<0>;
L_0x7fba15d17420 .functor AND 1, v0x7fba15d17020_0, v0x7fba15d170c0_0, C4<1>, C4<1>;
v0x7fba15d06c90_0 .net "A", 0 0, v0x7fba15d17020_0;  1 drivers
v0x7fba15d16c50_0 .net "B", 0 0, v0x7fba15d170c0_0;  1 drivers
v0x7fba15d16cf0_0 .net "SEL", 0 0, v0x7fba15d17170_0;  1 drivers
v0x7fba15d16da0_0 .net "Y", 0 0, L_0x7fba15d17490;  alias, 1 drivers
v0x7fba15d16e40_0 .net *"_ivl_0", 0 0, L_0x7fba15d172f0;  1 drivers
v0x7fba15d16f30_0 .net *"_ivl_2", 0 0, L_0x7fba15d17420;  1 drivers
L_0x7fba15d17490 .functor MUXZ 1, L_0x7fba15d17420, L_0x7fba15d172f0, v0x7fba15d17170_0, C4<>;
    .scope S_0x7fba15d04c60;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d17020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d170c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d17170_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d17020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d170c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d17170_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d17020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d170c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d17170_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d17020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d170c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d17170_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d17020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba15d170c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba15d17170_0, 0;
    %delay 1000, 0;
    %vpi_call 2 26 "$stop" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fba15d04c60;
T_1 ;
    %vpi_call 2 30 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/aiken/Documents/Verilog_Projects/fn_mux/fn_mux1.v";
