#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 15 01:46:56 2024
# Process ID: 43114
# Current directory: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/vivado.jou
# Running On        :archlinux
# Platform          :Arch
# Operating System  :Arch Linux
# Processor Detail  :AMD Ryzen 5 5600U with Radeon Graphics
# CPU Frequency     :3174.055 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16075 MB
# Swap memory       :4294 MB
# Total Virtual     :20370 MB
# Available Virtual :12830 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SOCExtraFeatures/SoCStatistics/SoCStatistics/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1804.457 ; gain = 0.000 ; free physical = 1087 ; free virtual = 10999
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.855 ; gain = 0.000 ; free physical = 309 ; free virtual = 9943
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2712.855 ; gain = 1303.492 ; free physical = 309 ; free virtual = 9943
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2712.855 ; gain = 0.000 ; free physical = 323 ; free virtual = 9954

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2712.855 ; gain = 0.000 ; free physical = 317 ; free virtual = 9950

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9775

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9775
Phase 1 Initialization | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9775

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9775

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9774
Phase 2 Timer Update And Timing Data Collection | Checksum: 12fe61c14

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 146 ; free virtual = 9774

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 84 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 189648971

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 226 ; free virtual = 9854
Retarget | Checksum: 189648971
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 4 Constant propagation | Checksum: f0b473c6

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9853
Constant propagation | Checksum: f0b473c6
INFO: [Opt 31-389] Phase Constant propagation created 247 cells and removed 674 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 174266be4

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Sweep | Checksum: 174266be4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 174266be4

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
BUFG optimization | Checksum: 174266be4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 174266be4

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Shift Register Optimization | Checksum: 174266be4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ee6e0a4c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Post Processing Netlist | Checksum: ee6e0a4c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20f13481d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20f13481d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Phase 9 Finalization | Checksum: 20f13481d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              88  |                                             27  |
|  Constant propagation         |             247  |             674  |                                             27  |
|  Sweep                        |               0  |             251  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20f13481d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2865.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 9852

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 19d9850bb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 222 ; free virtual = 9775
Ending Power Optimization Task | Checksum: 19d9850bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3172.516 ; gain = 306.906 ; free physical = 222 ; free virtual = 9774

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d9850bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 221 ; free virtual = 9774

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 221 ; free virtual = 9774
Ending Netlist Obfuscation Task | Checksum: 15dcfde76

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 221 ; free virtual = 9774
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 194 ; free virtual = 9741
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 194 ; free virtual = 9741
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 194 ; free virtual = 9741
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 192 ; free virtual = 9737
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 192 ; free virtual = 9737
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 189 ; free virtual = 9733
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 189 ; free virtual = 9733
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 202 ; free virtual = 9720
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12e0bea78

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 202 ; free virtual = 9720
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 202 ; free virtual = 9720

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab480c24

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 180 ; free virtual = 9699

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1854bc431

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 372 ; free virtual = 10275

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1854bc431

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 374 ; free virtual = 10283
Phase 1 Placer Initialization | Checksum: 1854bc431

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 374 ; free virtual = 10288

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11fbb0795

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 419 ; free virtual = 10366

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ff22ebe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 464 ; free virtual = 10427

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ff22ebe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 461 ; free virtual = 10427

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16d42b515

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 357 ; free virtual = 10368

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 303 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 103 nets or LUTs. Breaked 0 LUT, combined 103 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 359 ; free virtual = 10324

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            103  |                   103  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            103  |                   103  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 116226a01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 352 ; free virtual = 10317
Phase 2.4 Global Placement Core | Checksum: 14bca482b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 353 ; free virtual = 10225
Phase 2 Global Placement | Checksum: 14bca482b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 353 ; free virtual = 10224

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 141c9a486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 354 ; free virtual = 10144

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2010662b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 399 ; free virtual = 10153

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d736be05

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 396 ; free virtual = 10153

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17d1d70f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 369 ; free virtual = 10126

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14d2aff38

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 374 ; free virtual = 10155

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f6a5f83b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 314 ; free virtual = 10095

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 207c97923

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 294 ; free virtual = 10077

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 181aaa60d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 294 ; free virtual = 10077
Phase 3 Detail Placement | Checksum: 181aaa60d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 294 ; free virtual = 10076

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dcd24f05

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.498 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1143b577e

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 209 ; free virtual = 9999
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14ae4d577

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 209 ; free virtual = 9997
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dcd24f05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 209 ; free virtual = 9998

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.541. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10fa0ddb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 203 ; free virtual = 9991

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 203 ; free virtual = 9990
Phase 4.1 Post Commit Optimization | Checksum: 10fa0ddb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 203 ; free virtual = 9990

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10fa0ddb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 199 ; free virtual = 9985

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10fa0ddb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9994
Phase 4.3 Placer Reporting | Checksum: 10fa0ddb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9994

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9994

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9994
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ad3ab6b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9993
Ending Placer Task | Checksum: 8204719c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9993
85 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 206 ; free virtual = 9993
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 183 ; free virtual = 9971
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 152 ; free virtual = 9971
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 148 ; free virtual = 9970
Wrote PlaceDB: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 154 ; free virtual = 9981
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 154 ; free virtual = 9981
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 153 ; free virtual = 9981
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 153 ; free virtual = 9982
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 153 ; free virtual = 9983
Write Physdb Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 153 ; free virtual = 9983
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 171 ; free virtual = 10149
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.541 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 170 ; free virtual = 10155
Wrote PlaceDB: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 152 ; free virtual = 10168
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 152 ; free virtual = 10168
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 150 ; free virtual = 10170
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 150 ; free virtual = 10172
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 146 ; free virtual = 10170
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 146 ; free virtual = 10170
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e123b05 ConstDB: 0 ShapeSum: 4df8c3a7 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: db8be92d | NumContArr: f7b0b19f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3588e9006

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 151 ; free virtual = 9625

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3588e9006

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 9620

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3588e9006

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 9620
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2362eeefd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 456 ; free virtual = 9660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.807  | TNS=0.000  | WHS=-0.317 | THS=-106.798|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5376
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5376
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d871c7f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 427 ; free virtual = 9622

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d871c7f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 427 ; free virtual = 9622

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d4f928ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 414 ; free virtual = 9604
Phase 4 Initial Routing | Checksum: 2d4f928ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 414 ; free virtual = 9604

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 378
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21051816f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 385 ; free virtual = 9531

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2300e6fe8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 345 ; free virtual = 9394
Phase 5 Rip-up And Reroute | Checksum: 2300e6fe8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 344 ; free virtual = 9393

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2300e6fe8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 344 ; free virtual = 9392

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2300e6fe8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 344 ; free virtual = 9392
Phase 6 Delay and Skew Optimization | Checksum: 2300e6fe8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 344 ; free virtual = 9391

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.589  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c82c2acd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 343 ; free virtual = 9375
Phase 7 Post Hold Fix | Checksum: 1c82c2acd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 343 ; free virtual = 9374

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.91369 %
  Global Horizontal Routing Utilization  = 1 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c82c2acd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 338 ; free virtual = 9358

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c82c2acd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 332 ; free virtual = 9342

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 212080914

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 323 ; free virtual = 9246

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 212080914

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 324 ; free virtual = 9246

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.589  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 212080914

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 324 ; free virtual = 9244
Total Elapsed time in route_design: 17.6 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 162f15b0f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 318 ; free virtual = 9232
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 162f15b0f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 364 ; free virtual = 9277

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3172.516 ; gain = 0.000 ; free physical = 364 ; free virtual = 9282
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 301 ; free virtual = 9153
Wrote PlaceDB: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 278 ; free virtual = 9134
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 278 ; free virtual = 9134
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 252 ; free virtual = 9109
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 249 ; free virtual = 9107
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 247 ; free virtual = 9106
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3246.531 ; gain = 0.000 ; free physical = 245 ; free virtual = 9104
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 01:48:01 2024...
