IDRViewer.config = {"pagecount":5066,"title":"Intel® 64 and IA-32 Architectures Software Developer’s Manual, Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4","author":"Intel Corporation","subject":"","keywords":"","creator":"FrameMaker 16","producer":"Acrobat Distiller 23.0 (Windows)","creationdate":"D:20230622082626Z","moddate":"D:20230622094346-07'00'","trapped":"","fileName":"Intel® 64 and IA-32 Architectures Developer's Manual.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4","page":1,"zoom":"XYZ 68 849 null","children":[{"title":"Volume 1: Basic Architecture","page":3,"zoom":"XYZ 68 823 null","children":[{"title":"Chapter 1 About This Manual","page":27,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":27,"zoom":"XYZ 68 630 null"},{"title":"1.2 Overview of Volume 1: Basic Architecture","page":30,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":32,"zoom":"XYZ 68 1034 null","children":[{"title":"1.3.1 Bit and Byte Order","page":32,"zoom":"XYZ 68 928 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":32,"zoom":"XYZ 68 514 null","children":[{"title":"1.3.2.1 Instruction Operands","page":33,"zoom":"XYZ 70 986 null"}]},{"title":"1.3.3 Hexadecimal and Binary Numbers","page":33,"zoom":"XYZ 70 577 null"},{"title":"1.3.4 Segmented Addressing","page":33,"zoom":"XYZ 70 403 null"},{"title":"1.3.5 A New Syntax for CPUID, CR, and MSR Values","page":34,"zoom":"XYZ 68 1008 null"},{"title":"1.3.6 Exceptions","page":34,"zoom":"XYZ 68 204 null"}]},{"title":"1.4 Related Literature","page":35,"zoom":"XYZ 70 915 null"}]},{"title":"Chapter 2 Intel® 64 and IA-32 Architectures","page":37,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Brief History of Intel® 64 and IA-32 Architecture","page":37,"zoom":"XYZ 68 1009 null","children":[{"title":"2.1.1 16-bit Processors and Segmentation (1978)","page":37,"zoom":"XYZ 68 870 null"},{"title":"2.1.2 The Intel® 286 Processor (1982)","page":37,"zoom":"XYZ 68 679 null"},{"title":"2.1.3 The Intel386™ Processor (1985)","page":37,"zoom":"XYZ 68 478 null"},{"title":"2.1.4 The Intel486™ Processor (1989)","page":37,"zoom":"XYZ 68 212 null"},{"title":"2.1.5 The Intel® Pentium® Processor (1993)","page":38,"zoom":"XYZ 68 970 null"},{"title":"2.1.6 The P6 Family of Processors (1995-1999)","page":38,"zoom":"XYZ 68 582 null"},{"title":"2.1.7 The Intel® Pentium® 4 Processor Family (2000-2006)","page":39,"zoom":"XYZ 70 999 null"},{"title":"2.1.8 The Intel® Xeon® Processor (2001- 2007)","page":39,"zoom":"XYZ 70 776 null"},{"title":"2.1.9 The Intel® Pentium® M Processor (2003-2006)","page":39,"zoom":"XYZ 70 452 null"},{"title":"2.1.10 The Intel® Pentium® Processor Extreme Edition (2005)","page":40,"zoom":"XYZ 68 1109 null"},{"title":"2.1.11 The Intel® Core™ Duo and Intel® Core™ Solo Processors (2006-2007)","page":40,"zoom":"XYZ 68 831 null"},{"title":"2.1.12 The Intel® Xeon® Processor 5100, 5300 Series and Intel® Core™ 2 Processor Family (2006)","page":40,"zoom":"XYZ 68 534 null"},{"title":"2.1.13 The Intel® Xeon® Processor 5200, 5400, 7400 Series and Intel® Core™ 2 Processor Family (2007)","page":40,"zoom":"XYZ 68 207 null"},{"title":"2.1.14 The Intel Atom® Processor Family (2008)","page":41,"zoom":"XYZ 70 895 null"},{"title":"2.1.15 The Intel Atom® Processor Family Based on Silvermont Microarchitecture (2013)","page":41,"zoom":"XYZ 70 591 null"},{"title":"2.1.16 The Intel® Core™ i7 Processor Family (2008)","page":41,"zoom":"XYZ 70 475 null"},{"title":"2.1.17 The Intel® Xeon® Processor 7500 Series (2010)","page":41,"zoom":"XYZ 70 175 null"},{"title":"2.1.18 2010 Intel® Core™ Processor Family (2010)","page":42,"zoom":"XYZ 68 970 null"},{"title":"2.1.19 The Intel® Xeon® Processor 5600 Series (2010)","page":42,"zoom":"XYZ 68 756 null"},{"title":"2.1.20 The Second Generation Intel® Core™ Processor Family (2011)","page":42,"zoom":"XYZ 68 565 null"},{"title":"2.1.21 The Third Generation Intel® Core™ Processor Family (2012)","page":42,"zoom":"XYZ 68 261 null"},{"title":"2.1.22 The Fourth Generation Intel® Core™ Processor Family (2013)","page":43,"zoom":"XYZ 70 1109 null"}]},{"title":"2.2 More on SPECIFIC advances","page":43,"zoom":"XYZ 70 1005 null","children":[{"title":"2.2.1 P6 Family Microarchitecture","page":43,"zoom":"XYZ 70 916 null"},{"title":"2.2.2 Intel NetBurst® Microarchitecture","page":44,"zoom":"XYZ 68 774 null","children":[{"title":"2.2.2.1 The Front End Pipeline","page":45,"zoom":"XYZ 70 394 null"},{"title":"2.2.2.2 Out-Of-Order Execution Core","page":46,"zoom":"XYZ 68 912 null"},{"title":"2.2.2.3 Retirement Unit","page":46,"zoom":"XYZ 68 730 null"}]},{"title":"2.2.3 Intel® Core™ Microarchitecture","page":46,"zoom":"XYZ 68 540 null","children":[{"title":"2.2.3.1 The Front End","page":47,"zoom":"XYZ 70 313 null"},{"title":"2.2.3.2 Execution Core","page":48,"zoom":"XYZ 68 959 null"}]},{"title":"2.2.4 Intel Atom® Microarchitecture","page":48,"zoom":"XYZ 68 663 null"},{"title":"2.2.5 Nehalem Microarchitecture","page":49,"zoom":"XYZ 70 1109 null"},{"title":"2.2.6 Sandy Bridge Microarchitecture","page":49,"zoom":"XYZ 70 559 null"},{"title":"2.2.7 SIMD Instructions","page":50,"zoom":"XYZ 68 828 null"},{"title":"2.2.8 Intel® Hyper-Threading Technology","page":52,"zoom":"XYZ 68 430 null","children":[{"title":"2.2.8.1 Some Implementation Notes","page":53,"zoom":"XYZ 70 524 null"}]},{"title":"2.2.9 Multi-Core Technology","page":54,"zoom":"XYZ 68 1109 null"},{"title":"2.2.10 Intel® 64 Architecture","page":56,"zoom":"XYZ 68 1109 null"},{"title":"2.2.11 Intel® Virtualization Technology (Intel® VT)","page":56,"zoom":"XYZ 68 725 null"}]},{"title":"2.3 Intel® 64 and IA-32 processor generations","page":56,"zoom":"XYZ 68 436 null"},{"title":"2.4 Planned Removal of Intel® Instruction Set Architecture and Features from Upcoming Products","page":64,"zoom":"XYZ 68 829 null"},{"title":"2.5 Intel® Instruction Set Architecture and Features Removed","page":64,"zoom":"XYZ 68 598 null"}]},{"title":"Chapter 3 Basic Execution Environment","page":65,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Modes of Operation","page":65,"zoom":"XYZ 68 909 null","children":[{"title":"3.1.1 Intel® 64 Architecture","page":65,"zoom":"XYZ 68 510 null"}]},{"title":"3.2 Overview of the Basic Execution Environment","page":66,"zoom":"XYZ 68 921 null","children":[{"title":"3.2.1 64-Bit Mode Execution Environment","page":69,"zoom":"XYZ 70 1109 null"}]},{"title":"3.3 Memory Organization","page":70,"zoom":"XYZ 68 252 null","children":[{"title":"3.3.1 IA-32 Memory Models","page":71,"zoom":"XYZ 70 971 null"},{"title":"3.3.2 Paging and Virtual Memory","page":72,"zoom":"XYZ 68 566 null"},{"title":"3.3.3 Memory Organization in 64-Bit Mode","page":72,"zoom":"XYZ 68 247 null"},{"title":"3.3.4 Modes of Operation vs. Memory Model","page":73,"zoom":"XYZ 70 1109 null"},{"title":"3.3.5 32-Bit and 16-Bit Address and Operand Sizes","page":73,"zoom":"XYZ 70 660 null"},{"title":"3.3.6 Extended Physical Addressing in Protected Mode","page":73,"zoom":"XYZ 70 328 null"},{"title":"3.3.7 Address Calculations in 64-Bit Mode","page":74,"zoom":"XYZ 68 1109 null","children":[{"title":"3.3.7.1 Canonical Addressing","page":74,"zoom":"XYZ 68 562 null"}]}]},{"title":"3.4 Basic Program Execution Registers","page":74,"zoom":"XYZ 68 194 null","children":[{"title":"3.4.1 General-Purpose Registers","page":75,"zoom":"XYZ 70 953 null","children":[{"title":"3.4.1.1 General-Purpose Registers in 64-Bit Mode","page":76,"zoom":"XYZ 68 498 null"}]},{"title":"3.4.2 Segment Registers","page":77,"zoom":"XYZ 70 586 null","children":[{"title":"3.4.2.1 Segment Registers in 64-Bit Mode","page":79,"zoom":"XYZ 70 945 null"}]},{"title":"3.4.3 EFLAGS Register","page":79,"zoom":"XYZ 70 715 null","children":[{"title":"3.4.3.1 Status Flags","page":80,"zoom":"XYZ 68 495 null"},{"title":"3.4.3.2 DF Flag","page":81,"zoom":"XYZ 70 861 null"},{"title":"3.4.3.3 System Flags and IOPL Field","page":81,"zoom":"XYZ 70 713 null"},{"title":"3.4.3.4 RFLAGS Register in 64-Bit Mode","page":82,"zoom":"XYZ 68 1045 null"}]}]},{"title":"3.5 Instruction Pointer","page":82,"zoom":"XYZ 68 942 null","children":[{"title":"3.5.1 Instruction Pointer in 64-Bit Mode","page":82,"zoom":"XYZ 68 653 null"}]},{"title":"3.6 Operand-Size and Address-Size Attributes","page":82,"zoom":"XYZ 68 533 null","children":[{"title":"3.6.1 Operand Size and Address Size in 64-Bit Mode","page":83,"zoom":"XYZ 70 857 null"}]},{"title":"3.7 Operand Addressing","page":83,"zoom":"XYZ 70 275 null","children":[{"title":"3.7.1 Immediate Operands","page":84,"zoom":"XYZ 68 986 null"},{"title":"3.7.2 Register Operands","page":84,"zoom":"XYZ 68 782 null","children":[{"title":"3.7.2.1 Register Operands in 64-Bit Mode","page":85,"zoom":"XYZ 70 1109 null"}]},{"title":"3.7.3 Memory Operands","page":85,"zoom":"XYZ 70 679 null","children":[{"title":"3.7.3.1 Memory Operands in 64-Bit Mode","page":85,"zoom":"XYZ 70 444 null"}]},{"title":"3.7.4 Specifying a Segment Selector","page":85,"zoom":"XYZ 70 242 null","children":[{"title":"3.7.4.1 Segmentation in 64-Bit Mode","page":86,"zoom":"XYZ 68 496 null"}]},{"title":"3.7.5 Specifying an Offset","page":86,"zoom":"XYZ 68 307 null","children":[{"title":"3.7.5.1 Specifying an Offset in 64-Bit Mode","page":88,"zoom":"XYZ 68 1109 null"}]},{"title":"3.7.6 Assembler and Compiler Addressing Modes","page":88,"zoom":"XYZ 68 797 null"},{"title":"3.7.7 I/O Port Addressing","page":88,"zoom":"XYZ 68 664 null"}]}]},{"title":"Chapter 4 Data Types","page":89,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Fundamental Data Types","page":89,"zoom":"XYZ 68 925 null","children":[{"title":"4.1.1 Alignment of Words, Doublewords, Quadwords, and Double Quadwords","page":90,"zoom":"XYZ 68 638 null"}]},{"title":"4.2 Numeric Data Types","page":90,"zoom":"XYZ 68 359 null","children":[{"title":"4.2.1 Integers","page":91,"zoom":"XYZ 70 404 null","children":[{"title":"4.2.1.1 Unsigned Integers","page":91,"zoom":"XYZ 70 195 null"},{"title":"4.2.1.2 Signed Integers","page":92,"zoom":"XYZ 68 1045 null"}]},{"title":"4.2.2 Floating-Point Data Types","page":92,"zoom":"XYZ 68 371 null"}]},{"title":"4.3 Pointer Data Types","page":94,"zoom":"XYZ 68 533 null","children":[{"title":"4.3.1 Pointer Data Types in 64-Bit Mode","page":95,"zoom":"XYZ 70 1109 null"}]},{"title":"4.4 Bit Field Data Type","page":95,"zoom":"XYZ 70 469 null"},{"title":"4.5 String Data Types","page":96,"zoom":"XYZ 68 1110 null"},{"title":"4.6 Packed SIMD Data Types","page":96,"zoom":"XYZ 68 983 null","children":[{"title":"4.6.1 64-Bit SIMD Packed Data Types","page":96,"zoom":"XYZ 68 844 null"},{"title":"4.6.2 128-Bit Packed SIMD Data Types","page":96,"zoom":"XYZ 68 284 null"}]},{"title":"4.7 BCD and Packed BCD Integers","page":97,"zoom":"XYZ 70 375 null"},{"title":"4.8 Real Numbers and Floating-Point Formats","page":99,"zoom":"XYZ 70 834 null","children":[{"title":"4.8.1 Real Number System","page":99,"zoom":"XYZ 70 678 null"},{"title":"4.8.2 Floating-Point Format","page":99,"zoom":"XYZ 70 487 null","children":[{"title":"4.8.2.1 Normalized Numbers","page":101,"zoom":"XYZ 70 1109 null"},{"title":"4.8.2.2 Biased Exponent","page":101,"zoom":"XYZ 70 895 null"}]},{"title":"4.8.3 Real Number and Non-number Encodings","page":101,"zoom":"XYZ 70 705 null","children":[{"title":"4.8.3.1 Signed Zeros","page":102,"zoom":"XYZ 68 608 null"},{"title":"4.8.3.2 Normalized and Denormalized Finite Numbers","page":102,"zoom":"XYZ 68 482 null"},{"title":"4.8.3.3 Signed Infinities","page":103,"zoom":"XYZ 70 652 null"},{"title":"4.8.3.4 NaNs","page":103,"zoom":"XYZ 70 395 null"},{"title":"4.8.3.5 Operating on SNaNs and QNaNs","page":104,"zoom":"XYZ 68 1109 null"},{"title":"4.8.3.6 Using SNaNs and QNaNs in Applications","page":104,"zoom":"XYZ 68 200 null"},{"title":"4.8.3.7 QNaN Floating-Point Indefinite","page":105,"zoom":"XYZ 70 736 null"},{"title":"4.8.3.8 Half Precision Floating-Point Operation","page":105,"zoom":"XYZ 70 612 null"}]},{"title":"4.8.4 Rounding","page":105,"zoom":"XYZ 70 389 null","children":[{"title":"4.8.4.1 Rounding Control (RC) Fields","page":106,"zoom":"XYZ 68 511 null"},{"title":"4.8.4.2 Truncation with Intel® SSE, SSE2, and AVX Conversion Instructions","page":106,"zoom":"XYZ 68 300 null"}]}]},{"title":"4.9 Overview of Floating-Point Exceptions","page":107,"zoom":"XYZ 70 1110 null","children":[{"title":"4.9.1 Floating-Point Exception Conditions","page":108,"zoom":"XYZ 68 922 null","children":[{"title":"4.9.1.1 Invalid Operation Exception (#I)","page":108,"zoom":"XYZ 68 795 null"},{"title":"4.9.1.2 Denormal Operand Exception (#D)","page":108,"zoom":"XYZ 68 464 null"},{"title":"4.9.1.3 Divide-By-Zero Exception (#Z)","page":109,"zoom":"XYZ 70 1109 null"},{"title":"4.9.1.4 Numeric Overflow Exception (#O)","page":109,"zoom":"XYZ 70 850 null"},{"title":"4.9.1.5 Numeric Underflow Exception (#U)","page":110,"zoom":"XYZ 68 1015 null"},{"title":"4.9.1.6 Inexact-Result (Precision) Exception (#P)","page":110,"zoom":"XYZ 68 224 null"}]},{"title":"4.9.2 Floating-Point Exception Priority","page":111,"zoom":"XYZ 70 585 null"},{"title":"4.9.3 Typical Actions of a Floating-Point Exception Handler","page":112,"zoom":"XYZ 68 971 null"}]}]},{"title":"Chapter 5 Instruction Set Summary","page":113,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 General-Purpose Instructions","page":117,"zoom":"XYZ 70 447 null","children":[{"title":"5.1.1 Data Transfer Instructions","page":117,"zoom":"XYZ 70 194 null"},{"title":"5.1.2 Binary Arithmetic Instructions","page":118,"zoom":"XYZ 68 375 null"},{"title":"5.1.3 Decimal Arithmetic Instructions","page":119,"zoom":"XYZ 70 970 null"},{"title":"5.1.4 Logical Instructions","page":119,"zoom":"XYZ 70 759 null"},{"title":"5.1.5 Shift and Rotate Instructions","page":119,"zoom":"XYZ 70 574 null"},{"title":"5.1.6 Bit and Byte Instructions","page":119,"zoom":"XYZ 70 299 null"},{"title":"5.1.7 Control Transfer Instructions","page":120,"zoom":"XYZ 68 615 null"},{"title":"5.1.8 String Instructions","page":121,"zoom":"XYZ 70 777 null"},{"title":"5.1.9 I/O Instructions","page":121,"zoom":"XYZ 70 310 null"},{"title":"5.1.10 Enter and Leave Instructions","page":122,"zoom":"XYZ 68 1055 null"},{"title":"5.1.11 Flag Control (EFLAG) Instructions","page":122,"zoom":"XYZ 68 930 null"},{"title":"5.1.12 Segment Register Instructions","page":122,"zoom":"XYZ 68 612 null"},{"title":"5.1.13 Miscellaneous Instructions","page":122,"zoom":"XYZ 68 423 null"},{"title":"5.1.14 User Mode Extended Sate Save/Restore Instructions","page":123,"zoom":"XYZ 70 1000 null"},{"title":"5.1.15 Random Number Generator Instructions","page":123,"zoom":"XYZ 70 835 null"},{"title":"5.1.16 BMI1 and BMI2 Instructions","page":123,"zoom":"XYZ 70 734 null","children":[{"title":"5.1.16.1 Detection of VEX-Encoded GPR Instructions, LZCNT, TZCNT, and PREFETCHW","page":123,"zoom":"XYZ 70 362 null"}]}]},{"title":"5.2 x87 FPU Instructions","page":124,"zoom":"XYZ 68 1110 null","children":[{"title":"5.2.1 x87 FPU Data Transfer Instructions","page":124,"zoom":"XYZ 68 947 null"},{"title":"5.2.2 x87 FPU Basic Arithmetic Instructions","page":124,"zoom":"XYZ 68 484 null"},{"title":"5.2.3 x87 FPU Comparison Instructions","page":125,"zoom":"XYZ 70 799 null"},{"title":"5.2.4 x87 FPU Transcendental Instructions","page":125,"zoom":"XYZ 70 417 null"},{"title":"5.2.5 x87 FPU Load Constants Instructions","page":126,"zoom":"XYZ 68 1109 null"},{"title":"5.2.6 x87 FPU Control Instructions","page":126,"zoom":"XYZ 68 876 null"}]},{"title":"5.3 x87 FPU AND SIMD State Management Instructions","page":126,"zoom":"XYZ 68 391 null"},{"title":"5.4 MMX Instructions","page":127,"zoom":"XYZ 70 1110 null","children":[{"title":"5.4.1 MMX Data Transfer Instructions","page":127,"zoom":"XYZ 70 780 null"},{"title":"5.4.2 MMX Conversion Instructions","page":127,"zoom":"XYZ 70 640 null"},{"title":"5.4.3 MMX Packed Arithmetic Instructions","page":127,"zoom":"XYZ 70 365 null"},{"title":"5.4.4 MMX Comparison Instructions","page":128,"zoom":"XYZ 68 916 null"},{"title":"5.4.5 MMX Logical Instructions","page":128,"zoom":"XYZ 68 713 null"},{"title":"5.4.6 MMX Shift and Rotate Instructions","page":128,"zoom":"XYZ 68 550 null"},{"title":"5.4.7 MMX State Management Instructions","page":128,"zoom":"XYZ 68 279 null"}]},{"title":"5.5 Intel® SSE Instructions","page":129,"zoom":"XYZ 70 1110 null","children":[{"title":"5.5.1 Intel® SSE SIMD Single Precision Floating-Point Instructions","page":129,"zoom":"XYZ 70 756 null","children":[{"title":"5.5.1.1 Intel® SSE Data Transfer Instructions","page":129,"zoom":"XYZ 70 646 null"},{"title":"5.5.1.2 Intel® SSE Packed Arithmetic Instructions","page":129,"zoom":"XYZ 70 267 null"},{"title":"5.5.1.3 Intel® SSE Comparison Instructions","page":130,"zoom":"XYZ 68 783 null"},{"title":"5.5.1.4 Intel® SSE Logical Instructions","page":130,"zoom":"XYZ 68 591 null"},{"title":"5.5.1.5 Intel® SSE Shuffle and Unpack Instructions","page":130,"zoom":"XYZ 68 414 null"},{"title":"5.5.1.6 Intel® SSE Conversion Instructions","page":130,"zoom":"XYZ 68 226 null"}]},{"title":"5.5.2 Intel® SSE MXCSR State Management Instructions","page":131,"zoom":"XYZ 70 957 null"},{"title":"5.5.3 Intel® SSE 64-Bit SIMD Integer Instructions","page":131,"zoom":"XYZ 70 815 null"},{"title":"5.5.4 Intel® SSE Cacheability Control, Prefetch, and Instruction Ordering Instructions","page":131,"zoom":"XYZ 70 443 null"}]},{"title":"5.6 Intel® SSE2 Instructions","page":131,"zoom":"XYZ 70 181 null","children":[{"title":"5.6.1 Intel® SSE2 Packed and Scalar Double Precision Floating-Point Instructions","page":132,"zoom":"XYZ 68 806 null","children":[{"title":"5.6.1.1 Intel® SSE2 Data Movement Instructions","page":132,"zoom":"XYZ 68 696 null"},{"title":"5.6.1.2 Intel® SSE2 Packed Arithmetic Instructions","page":132,"zoom":"XYZ 68 394 null"},{"title":"5.6.1.3 Intel® SSE2 Logical Instructions","page":133,"zoom":"XYZ 70 997 null"},{"title":"5.6.1.4 Intel® SSE2 Compare Instructions","page":133,"zoom":"XYZ 70 821 null"},{"title":"5.6.1.5 Intel® SSE2 Shuffle and Unpack Instructions","page":133,"zoom":"XYZ 70 611 null"},{"title":"5.6.1.6 Intel® SSE2 Conversion Instructions","page":133,"zoom":"XYZ 70 423 null"}]},{"title":"5.6.2 Intel® SSE2 Packed Single Precision Floating-Point Instructions","page":134,"zoom":"XYZ 68 881 null"},{"title":"5.6.3 Intel® SSE2 128-Bit SIMD Integer Instructions","page":134,"zoom":"XYZ 68 684 null"},{"title":"5.6.4 Intel® SSE2 Cacheability Control and Ordering Instructions","page":134,"zoom":"XYZ 68 285 null"}]},{"title":"5.7 Intel® SSE3 Instructions","page":135,"zoom":"XYZ 70 970 null","children":[{"title":"5.7.1 Intel® SSE3 x87-FP Integer Conversion Instruction","page":135,"zoom":"XYZ 70 611 null"},{"title":"5.7.2 Intel® SSE3 Specialized 128-bit Unaligned Data Load Instruction","page":135,"zoom":"XYZ 70 514 null"},{"title":"5.7.3 Intel® SSE3 SIMD Floating-Point Packed ADD/SUB Instructions","page":135,"zoom":"XYZ 70 435 null"},{"title":"5.7.4 Intel® SSE3 SIMD Floating-Point Horizontal ADD/SUB Instructions","page":135,"zoom":"XYZ 70 300 null"},{"title":"5.7.5 Intel® SSE3 SIMD Floating-Point LOAD/MOVE/DUPLICATE Instructions","page":136,"zoom":"XYZ 68 895 null"},{"title":"5.7.6 Intel® SSE3 Agent Synchronization Instructions","page":136,"zoom":"XYZ 68 739 null"}]},{"title":"5.8 Supplemental Streaming SIMD Extensions 3 (SSSE3) Instructions","page":136,"zoom":"XYZ 68 617 null","children":[{"title":"5.8.1 Horizontal Addition/Subtraction","page":136,"zoom":"XYZ 68 235 null"},{"title":"5.8.2 Packed Absolute Values","page":137,"zoom":"XYZ 70 823 null"},{"title":"5.8.3 Multiply and Add Packed Signed and Unsigned Bytes","page":137,"zoom":"XYZ 70 701 null"},{"title":"5.8.4 Packed Multiply High with Round and Scale","page":137,"zoom":"XYZ 70 571 null"},{"title":"5.8.5 Packed Shuffle Bytes","page":137,"zoom":"XYZ 70 391 null"},{"title":"5.8.6 Packed Sign","page":137,"zoom":"XYZ 70 261 null"},{"title":"5.8.7 Packed Align Right","page":138,"zoom":"XYZ 68 1109 null"}]},{"title":"5.9 Intel® SSE4 Instructions","page":138,"zoom":"XYZ 68 974 null"},{"title":"5.10 Intel® SSE4.1 Instructions","page":138,"zoom":"XYZ 68 380 null","children":[{"title":"5.10.1 Dword Multiply Instructions","page":138,"zoom":"XYZ 68 242 null"},{"title":"5.10.2 Floating-Point Dot Product Instructions","page":139,"zoom":"XYZ 70 1109 null"},{"title":"5.10.3 Streaming Load Hint Instruction","page":139,"zoom":"XYZ 70 1008 null"},{"title":"5.10.4 Packed Blending Instructions","page":139,"zoom":"XYZ 70 861 null"},{"title":"5.10.5 Packed Integer MIN/MAX Instructions","page":139,"zoom":"XYZ 70 540 null"},{"title":"5.10.6 Floating-Point Round Instructions with Selectable Rounding Mode","page":139,"zoom":"XYZ 70 311 null"},{"title":"5.10.7 Insertion and Extractions from XMM Registers","page":140,"zoom":"XYZ 68 1109 null"},{"title":"5.10.8 Packed Integer Format Conversions","page":140,"zoom":"XYZ 68 724 null"},{"title":"5.10.9 Improved Sums of Absolute Differences (SAD) for 4-Byte Blocks","page":140,"zoom":"XYZ 68 207 null"},{"title":"5.10.10 Horizontal Search","page":141,"zoom":"XYZ 70 1109 null"},{"title":"5.10.11 Packed Test","page":141,"zoom":"XYZ 70 996 null"},{"title":"5.10.12 Packed Qword Equality Comparisons","page":141,"zoom":"XYZ 70 883 null"},{"title":"5.10.13 Dword Packing With Unsigned Saturation","page":141,"zoom":"XYZ 70 803 null"}]},{"title":"5.11 Intel® SSE4.2 Instruction Set","page":141,"zoom":"XYZ 70 719 null","children":[{"title":"5.11.1 String and Text Processing Instructions","page":141,"zoom":"XYZ 70 542 null"},{"title":"5.11.2 Packed Comparison SIMD integer Instruction","page":141,"zoom":"XYZ 70 398 null"}]},{"title":"5.12 Intel® AES-NI and PCLMULQDQ","page":141,"zoom":"XYZ 70 314 null"},{"title":"5.13 Intel® Advanced Vector Extensions (Intel® AVX)","page":142,"zoom":"XYZ 68 1029 null"},{"title":"5.14 16-bit Floating-Point Conversion","page":142,"zoom":"XYZ 68 579 null"},{"title":"5.15 Fused-Multiply-ADD (FMA)","page":142,"zoom":"XYZ 68 300 null"},{"title":"5.16 Intel® Advanced Vector Extensions 2 (Intel® AVX2)","page":143,"zoom":"XYZ 70 1110 null"},{"title":"5.17 Intel® Transactional Synchronization Extensions (Intel® TSX)","page":143,"zoom":"XYZ 70 898 null"},{"title":"5.18 Intel® SHA Extensions","page":143,"zoom":"XYZ 70 658 null"},{"title":"5.19 Intel® Advanced Vector Extensions 512 (Intel® AVX-512)","page":143,"zoom":"XYZ 70 366 null"},{"title":"5.20 System Instructions","page":148,"zoom":"XYZ 68 366 null"},{"title":"5.21 64-Bit Mode Instructions","page":149,"zoom":"XYZ 70 242 null"},{"title":"5.22 Virtual-Machine Extensions","page":150,"zoom":"XYZ 68 922 null"},{"title":"5.23 Safer Mode Extensions","page":150,"zoom":"XYZ 68 184 null"},{"title":"5.24 Intel® Memory Protection Extensions","page":151,"zoom":"XYZ 70 867 null"},{"title":"5.25 Intel® Software Guard Extensions","page":151,"zoom":"XYZ 70 553 null"},{"title":"5.26 Shadow Stack Management Instructions","page":152,"zoom":"XYZ 68 936 null"},{"title":"5.27 Control Transfer Terminating Instructions","page":152,"zoom":"XYZ 68 655 null"},{"title":"5.28 Intel® AMX Instructions","page":152,"zoom":"XYZ 68 543 null"},{"title":"5.29 User Interrupt Instructions","page":152,"zoom":"XYZ 68 218 null"},{"title":"5.30 Enqueue Store Instructions","page":153,"zoom":"XYZ 70 1029 null"}]},{"title":"Chapter 6 Procedure Calls, Interrupts, and Exceptions","page":155,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Procedure Call Types","page":155,"zoom":"XYZ 68 925 null"},{"title":"6.2 Stacks","page":155,"zoom":"XYZ 68 612 null","children":[{"title":"6.2.1 Setting Up a Stack","page":156,"zoom":"XYZ 68 531 null"},{"title":"6.2.2 Stack Alignment","page":156,"zoom":"XYZ 68 284 null"},{"title":"6.2.3 Address-Size Attributes for Stack Accesses","page":157,"zoom":"XYZ 70 964 null"},{"title":"6.2.4 Procedure Linking Information","page":157,"zoom":"XYZ 70 705 null","children":[{"title":"6.2.4.1 Stack-Frame Base Pointer","page":157,"zoom":"XYZ 70 595 null"},{"title":"6.2.4.2 Return Instruction Pointer","page":157,"zoom":"XYZ 70 380 null"}]},{"title":"6.2.5 Stack Behavior in 64-Bit Mode","page":158,"zoom":"XYZ 68 1038 null"}]},{"title":"6.3 Shadow Stacks","page":158,"zoom":"XYZ 68 818 null"},{"title":"6.4 Calling Procedures Using CALL and RET","page":158,"zoom":"XYZ 68 484 null","children":[{"title":"6.4.1 Near CALL and RET Operation","page":158,"zoom":"XYZ 68 236 null"},{"title":"6.4.2 Far CALL and RET Operation","page":159,"zoom":"XYZ 70 872 null"},{"title":"6.4.3 Parameter Passing","page":161,"zoom":"XYZ 70 1109 null","children":[{"title":"6.4.3.1 Passing Parameters Through the General-Purpose Registers","page":161,"zoom":"XYZ 70 1015 null"},{"title":"6.4.3.2 Passing Parameters on the Stack","page":161,"zoom":"XYZ 70 892 null"},{"title":"6.4.3.3 Passing Parameters in an Argument List","page":161,"zoom":"XYZ 70 759 null"}]},{"title":"6.4.4 Saving Procedure State Information","page":161,"zoom":"XYZ 70 627 null"},{"title":"6.4.5 Calls to Other Privilege Levels","page":161,"zoom":"XYZ 70 287 null"},{"title":"6.4.6 CALL and RET Operation Between Privilege Levels","page":162,"zoom":"XYZ 68 229 null"},{"title":"6.4.7 Branch Functions in 64-Bit Mode","page":166,"zoom":"XYZ 68 1109 null"}]},{"title":"6.5 Interrupts and Exceptions","page":166,"zoom":"XYZ 68 352 null","children":[{"title":"6.5.1 Call and Return Operation for Interrupt or Exception Handling Procedures","page":167,"zoom":"XYZ 70 718 null"},{"title":"6.5.2 Calls to Interrupt or Exception Handler Tasks","page":172,"zoom":"XYZ 68 718 null"},{"title":"6.5.3 Interrupt and Exception Handling in Real-Address Mode","page":172,"zoom":"XYZ 68 493 null"},{"title":"6.5.4 INT n, INTO, INT3, INT1, and BOUND Instructions","page":172,"zoom":"XYZ 68 270 null"},{"title":"6.5.5 Handling Floating-Point Exceptions","page":173,"zoom":"XYZ 70 825 null"},{"title":"6.5.6 Interrupt and Exception Behavior in 64-Bit Mode","page":173,"zoom":"XYZ 70 491 null"}]},{"title":"6.6 Procedure Calls for Block-Structured Languages","page":174,"zoom":"XYZ 68 1110 null","children":[{"title":"6.6.1 ENTER Instruction","page":174,"zoom":"XYZ 68 884 null"},{"title":"6.6.2 LEAVE Instruction","page":178,"zoom":"XYZ 68 475 null"}]}]},{"title":"Chapter 7 Programming With General-Purpose Instructions","page":179,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Programming environment for GP Instructions","page":179,"zoom":"XYZ 68 734 null"},{"title":"7.2 Programming Environment for GP Instructions in 64-Bit Mode","page":179,"zoom":"XYZ 68 276 null"},{"title":"7.3 Summary of GP Instructions","page":180,"zoom":"XYZ 68 678 null","children":[{"title":"7.3.1 Data Transfer Instructions","page":180,"zoom":"XYZ 68 233 null","children":[{"title":"7.3.1.1 General Data Movement Instructions","page":181,"zoom":"XYZ 70 1015 null"},{"title":"7.3.1.2 Exchange Instructions","page":182,"zoom":"XYZ 68 1109 null"},{"title":"7.3.1.3 Exchange Instructions in 64-Bit Mode","page":183,"zoom":"XYZ 70 786 null"},{"title":"7.3.1.4 Stack Manipulation Instructions","page":183,"zoom":"XYZ 70 696 null"},{"title":"7.3.1.5 Stack Manipulation Instructions in 64-Bit Mode","page":185,"zoom":"XYZ 70 783 null"},{"title":"7.3.1.6 Type Conversion Instructions","page":185,"zoom":"XYZ 70 660 null"},{"title":"7.3.1.7 Type Conversion Instructions in 64-Bit Mode","page":186,"zoom":"XYZ 68 986 null"}]},{"title":"7.3.2 Binary Arithmetic Instructions","page":186,"zoom":"XYZ 68 889 null","children":[{"title":"7.3.2.1 Addition and Subtraction Instructions","page":186,"zoom":"XYZ 68 681 null"},{"title":"7.3.2.2 Increment and Decrement Instructions","page":186,"zoom":"XYZ 68 458 null"},{"title":"7.3.2.3 Increment and Decrement Instructions in 64-Bit Mode","page":186,"zoom":"XYZ 68 368 null"},{"title":"7.3.2.4 Comparison and Sign Change Instructions","page":186,"zoom":"XYZ 68 259 null"},{"title":"7.3.2.5 Multiplication and Division Instructions","page":187,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3.3 Decimal Arithmetic Instructions","page":187,"zoom":"XYZ 70 829 null","children":[{"title":"7.3.3.1 Packed BCD Adjustment Instructions","page":187,"zoom":"XYZ 70 569 null"},{"title":"7.3.3.2 Unpacked BCD Adjustment Instructions","page":187,"zoom":"XYZ 70 337 null"}]},{"title":"7.3.4 Decimal Arithmetic Instructions in 64-Bit Mode","page":188,"zoom":"XYZ 68 872 null"},{"title":"7.3.5 Logical Instructions","page":188,"zoom":"XYZ 68 789 null"},{"title":"7.3.6 Shift and Rotate Instructions","page":188,"zoom":"XYZ 68 673 null","children":[{"title":"7.3.6.1 Shift Instructions","page":188,"zoom":"XYZ 68 511 null"},{"title":"7.3.6.2 Double-Shift Instructions","page":190,"zoom":"XYZ 68 727 null"},{"title":"7.3.6.3 Rotate Instructions","page":191,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3.7 Bit and Byte Instructions","page":191,"zoom":"XYZ 70 319 null","children":[{"title":"7.3.7.1 Bit Test and Modify Instructions","page":192,"zoom":"XYZ 68 1109 null"},{"title":"7.3.7.2 Bit Scan Instructions","page":192,"zoom":"XYZ 68 835 null"},{"title":"7.3.7.3 Byte Set on Condition Instructions","page":192,"zoom":"XYZ 68 695 null"},{"title":"7.3.7.4 Test Instruction","page":192,"zoom":"XYZ 68 528 null"}]},{"title":"7.3.8 Control Transfer Instructions","page":192,"zoom":"XYZ 68 415 null","children":[{"title":"7.3.8.1 Unconditional Transfer Instructions","page":192,"zoom":"XYZ 68 212 null"},{"title":"7.3.8.2 Conditional Transfer Instructions","page":193,"zoom":"XYZ 70 284 null"},{"title":"7.3.8.3 Control Transfer Instructions in 64-Bit Mode","page":195,"zoom":"XYZ 70 637 null"},{"title":"7.3.8.4 Software Interrupt Instructions","page":195,"zoom":"XYZ 70 331 null"},{"title":"7.3.8.5 Software Interrupt Instructions in 64-bit Mode and Compatibility Mode","page":196,"zoom":"XYZ 68 912 null"}]},{"title":"7.3.9 String Operations","page":196,"zoom":"XYZ 68 791 null","children":[{"title":"7.3.9.1 String Instructions","page":196,"zoom":"XYZ 68 647 null"},{"title":"7.3.9.2 Repeated String Operations","page":197,"zoom":"XYZ 70 912 null"},{"title":"7.3.9.3 Fast-String Operation","page":197,"zoom":"XYZ 70 545 null"},{"title":"7.3.9.4 String Operations in 64-Bit Mode","page":198,"zoom":"XYZ 68 844 null"}]},{"title":"7.3.10 I/O Instructions","page":198,"zoom":"XYZ 68 603 null"},{"title":"7.3.11 I/O Instructions in 64-Bit Mode","page":198,"zoom":"XYZ 68 314 null"},{"title":"7.3.12 Enter and Leave Instructions","page":199,"zoom":"XYZ 70 1109 null"},{"title":"7.3.13 Flag Control (EFLAG) Instructions","page":199,"zoom":"XYZ 70 993 null","children":[{"title":"7.3.13.1 Carry and Direction Flag Instructions","page":199,"zoom":"XYZ 70 814 null"},{"title":"7.3.13.2 EFLAGS Transfer Instructions","page":199,"zoom":"XYZ 70 615 null"},{"title":"7.3.13.3 Interrupt Flag Instructions","page":200,"zoom":"XYZ 68 986 null"}]},{"title":"7.3.14 Flag Control (RFLAG) Instructions in 64-Bit Mode","page":200,"zoom":"XYZ 68 814 null"},{"title":"7.3.15 Segment Register Instructions","page":200,"zoom":"XYZ 68 673 null","children":[{"title":"7.3.15.1 Segment-Register Load and Store Instructions","page":200,"zoom":"XYZ 68 432 null"},{"title":"7.3.15.2 Far Control Transfer Instructions","page":200,"zoom":"XYZ 68 249 null"},{"title":"7.3.15.3 Software Interrupt Instructions","page":201,"zoom":"XYZ 70 1045 null"},{"title":"7.3.15.4 Load Far Pointer Instructions","page":201,"zoom":"XYZ 70 921 null"}]},{"title":"7.3.16 Miscellaneous Instructions","page":201,"zoom":"XYZ 70 773 null","children":[{"title":"7.3.16.1 Address Computation Instruction","page":201,"zoom":"XYZ 70 588 null"},{"title":"7.3.16.2 Table Lookup Instructions","page":201,"zoom":"XYZ 70 447 null"},{"title":"7.3.16.3 Processor Identification Instruction","page":201,"zoom":"XYZ 70 288 null"},{"title":"7.3.16.4 No-Operation and Undefined Instructions","page":201,"zoom":"XYZ 70 198 null"}]},{"title":"7.3.17 Random Number Generator Instructions","page":202,"zoom":"XYZ 68 1038 null","children":[{"title":"7.3.17.1 RDRAND","page":202,"zoom":"XYZ 68 947 null"},{"title":"7.3.17.2 RDSEED","page":202,"zoom":"XYZ 68 184 null"}]}]}]},{"title":"Chapter 8 Programming with the x87 FPU","page":205,"zoom":"XYZ 68 1110 null","children":[{"title":"8.1 x87 FPU Execution Environment","page":205,"zoom":"XYZ 68 715 null","children":[{"title":"8.1.1 x87 FPU in 64-Bit Mode and Compatibility Mode","page":205,"zoom":"XYZ 68 331 null"},{"title":"8.1.2 x87 FPU Data Registers","page":205,"zoom":"XYZ 68 232 null","children":[{"title":"8.1.2.1 Parameter Passing With the x87 FPU Register Stack","page":207,"zoom":"XYZ 70 278 null"}]},{"title":"8.1.3 x87 FPU Status Register","page":208,"zoom":"XYZ 68 1008 null","children":[{"title":"8.1.3.1 Top of Stack (TOP) Pointer","page":208,"zoom":"XYZ 68 459 null"},{"title":"8.1.3.2 Condition Code Flags","page":208,"zoom":"XYZ 68 334 null"},{"title":"8.1.3.3 x87 FPU Floating-Point Exception Flags","page":209,"zoom":"XYZ 70 912 null"},{"title":"8.1.3.4 Stack Fault Flag","page":210,"zoom":"XYZ 68 954 null"}]},{"title":"8.1.4 Branching and Conditional Moves on Condition Codes","page":210,"zoom":"XYZ 68 740 null"},{"title":"8.1.5 x87 FPU Control Word","page":211,"zoom":"XYZ 70 930 null","children":[{"title":"8.1.5.1 x87 FPU Floating-Point Exception Mask Bits","page":211,"zoom":"XYZ 70 368 null"},{"title":"8.1.5.2 Precision Control Field","page":211,"zoom":"XYZ 70 261 null"},{"title":"8.1.5.3 Rounding Control Field","page":212,"zoom":"XYZ 68 770 null"}]},{"title":"8.1.6 Infinity Control Flag","page":212,"zoom":"XYZ 68 655 null"},{"title":"8.1.7 x87 FPU Tag Word","page":212,"zoom":"XYZ 68 539 null"},{"title":"8.1.8 x87 FPU Instruction and Data (Operand) Pointers","page":213,"zoom":"XYZ 70 831 null"},{"title":"8.1.9 Last Instruction Opcode","page":214,"zoom":"XYZ 68 597 null","children":[{"title":"8.1.9.1 Fopcode Compatibility Sub-mode","page":214,"zoom":"XYZ 68 453 null"}]},{"title":"8.1.10 Saving the x87 FPU State with FSTENV/FNSTENV and FSAVE/FNSAVE","page":215,"zoom":"XYZ 70 722 null"},{"title":"8.1.11 Saving the x87 FPU State with FXSAVE","page":216,"zoom":"XYZ 68 261 null"}]},{"title":"8.2 x87 FPU Data Types","page":217,"zoom":"XYZ 70 1110 null","children":[{"title":"8.2.1 Indefinites","page":218,"zoom":"XYZ 68 1109 null"},{"title":"8.2.2 Unsupported Double Extended Precision Floating-Point Encodings and Pseudo- Denormals","page":218,"zoom":"XYZ 68 797 null"}]},{"title":"8.3 x87 FPU Instruction Set","page":219,"zoom":"XYZ 70 779 null","children":[{"title":"8.3.1 Escape (ESC) Instructions","page":219,"zoom":"XYZ 70 470 null"},{"title":"8.3.2 x87 FPU Instruction Operands","page":219,"zoom":"XYZ 70 354 null"},{"title":"8.3.3 Data Transfer Instructions","page":219,"zoom":"XYZ 70 172 null"},{"title":"8.3.4 Load Constant Instructions","page":221,"zoom":"XYZ 70 829 null"},{"title":"8.3.5 Basic Arithmetic Instructions","page":221,"zoom":"XYZ 70 473 null"},{"title":"8.3.6 Comparison and Classification Instructions","page":222,"zoom":"XYZ 68 322 null","children":[{"title":"8.3.6.1 Branching on the x87 FPU Condition Codes","page":224,"zoom":"XYZ 68 994 null"}]},{"title":"8.3.7 Trigonometric Instructions","page":224,"zoom":"XYZ 68 420 null"},{"title":"8.3.8 Approximation of Pi","page":225,"zoom":"XYZ 70 997 null"},{"title":"8.3.9 Logarithmic, Exponential, and Scale","page":225,"zoom":"XYZ 70 548 null"},{"title":"8.3.10 Transcendental Instruction Accuracy","page":225,"zoom":"XYZ 70 194 null"},{"title":"8.3.11 x87 FPU Control Instructions","page":227,"zoom":"XYZ 70 889 null"},{"title":"8.3.12 Waiting vs. Non-waiting Instructions","page":228,"zoom":"XYZ 68 1109 null"},{"title":"8.3.13 Unsupported x87 FPU Instructions","page":228,"zoom":"XYZ 68 768 null"}]},{"title":"8.4 x87 FPU Floating-Point Exception Handling","page":228,"zoom":"XYZ 68 647 null","children":[{"title":"8.4.1 Arithmetic vs. Non-arithmetic Instructions","page":229,"zoom":"XYZ 70 1038 null"}]},{"title":"8.5 x87 FPU Floating-Point Exception Conditions","page":230,"zoom":"XYZ 68 982 null","children":[{"title":"8.5.1 Invalid Operation Exception","page":230,"zoom":"XYZ 68 802 null","children":[{"title":"8.5.1.1 Stack Overflow or Underflow Exception (#IS)","page":230,"zoom":"XYZ 68 537 null"},{"title":"8.5.1.2 Invalid Arithmetic Operand Exception (#IA)","page":231,"zoom":"XYZ 70 970 null"}]},{"title":"8.5.2 Denormal Operand Exception (#D)","page":232,"zoom":"XYZ 68 1038 null"},{"title":"8.5.3 Divide-By-Zero Exception (#Z)","page":232,"zoom":"XYZ 68 644 null"},{"title":"8.5.4 Numeric Overflow Exception (#O)","page":232,"zoom":"XYZ 68 279 null"},{"title":"8.5.5 Numeric Underflow Exception (#U)","page":233,"zoom":"XYZ 70 543 null"},{"title":"8.5.6 Inexact-Result (Precision) Exception (#P)","page":234,"zoom":"XYZ 68 808 null"}]},{"title":"8.6 x87 FPU Exception Synchronization","page":234,"zoom":"XYZ 68 216 null"},{"title":"8.7 Handling x87 FPU Exceptions in Software","page":235,"zoom":"XYZ 70 233 null","children":[{"title":"8.7.1 Native Mode","page":236,"zoom":"XYZ 68 1109 null"},{"title":"8.7.2 MS-DOS* Compatibility Sub-mode","page":236,"zoom":"XYZ 68 815 null"},{"title":"8.7.3 Handling x87 FPU Exceptions in Software","page":237,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 9 Programming with Intel® MMX™ Technology","page":239,"zoom":"XYZ 68 1110 null","children":[{"title":"9.1 Overview of MMX Technology","page":239,"zoom":"XYZ 68 884 null"},{"title":"9.2 The MMX Technology Programming Environment","page":239,"zoom":"XYZ 68 293 null","children":[{"title":"9.2.1 MMX Technology in 64-Bit Mode and Compatibility Mode","page":240,"zoom":"XYZ 68 711 null"},{"title":"9.2.2 MMX Registers","page":240,"zoom":"XYZ 68 612 null"},{"title":"9.2.3 MMX Data Types","page":241,"zoom":"XYZ 70 710 null"},{"title":"9.2.4 Memory Data Formats","page":241,"zoom":"XYZ 70 252 null"},{"title":"9.2.5 Single Instruction, Multiple Data (SIMD) Execution Model","page":242,"zoom":"XYZ 68 1109 null"}]},{"title":"9.3 Saturation and Wraparound Modes","page":242,"zoom":"XYZ 68 562 null"},{"title":"9.4 MMX Instructions","page":243,"zoom":"XYZ 70 794 null","children":[{"title":"9.4.1 Data Transfer Instructions","page":244,"zoom":"XYZ 68 366 null"},{"title":"9.4.2 Arithmetic Instructions","page":244,"zoom":"XYZ 68 226 null"},{"title":"9.4.3 Comparison Instructions","page":245,"zoom":"XYZ 70 756 null"},{"title":"9.4.4 Conversion Instructions","page":245,"zoom":"XYZ 70 565 null"},{"title":"9.4.5 Unpack Instructions","page":245,"zoom":"XYZ 70 407 null"},{"title":"9.4.6 Logical Instructions","page":245,"zoom":"XYZ 70 241 null"},{"title":"9.4.7 Shift Instructions","page":246,"zoom":"XYZ 68 1109 null"},{"title":"9.4.8 EMMS Instruction","page":246,"zoom":"XYZ 68 893 null"}]},{"title":"9.5 Compatibility with x87 FPU Architecture","page":246,"zoom":"XYZ 68 756 null","children":[{"title":"9.5.1 MMX Instructions and the x87 FPU Tag Word","page":246,"zoom":"XYZ 68 575 null"}]},{"title":"9.6 WRITING APPLICATIONS WITH MMX CODE","page":246,"zoom":"XYZ 68 414 null","children":[{"title":"9.6.1 Checking for MMX Technology Support","page":246,"zoom":"XYZ 68 325 null"},{"title":"9.6.2 Transitions Between x87 FPU and MMX Code","page":247,"zoom":"XYZ 70 880 null"},{"title":"9.6.3 Using the EMMS Instruction","page":247,"zoom":"XYZ 70 328 null"},{"title":"9.6.4 Mixing MMX and x87 FPU Instructions","page":248,"zoom":"XYZ 68 957 null"},{"title":"9.6.5 Interfacing with MMX Code","page":248,"zoom":"XYZ 68 716 null"},{"title":"9.6.6 Using MMX Code in a Multitasking Operating System Environment","page":248,"zoom":"XYZ 68 430 null"},{"title":"9.6.7 Exception Handling in MMX Code","page":249,"zoom":"XYZ 70 1109 null"},{"title":"9.6.8 Register Mapping","page":249,"zoom":"XYZ 70 893 null"},{"title":"9.6.9 Effect of Instruction Prefixes on MMX Instructions","page":249,"zoom":"XYZ 70 777 null"}]}]},{"title":"Chapter 10 Programming with Intel® Streaming SIMD Extensions (Intel® SSE)","page":251,"zoom":"XYZ 68 1110 null","children":[{"title":"10.1 Overview of Intel® SSE","page":251,"zoom":"XYZ 68 843 null"},{"title":"10.2 Intel® SSE Programming Environment","page":252,"zoom":"XYZ 68 783 null","children":[{"title":"10.2.1 Intel® SSE in 64-Bit Mode and Compatibility Mode","page":253,"zoom":"XYZ 70 1015 null"},{"title":"10.2.2 XMM Registers","page":253,"zoom":"XYZ 70 858 null"},{"title":"10.2.3 MXCSR Control and Status Register","page":253,"zoom":"XYZ 70 227 null","children":[{"title":"10.2.3.1 SIMD Floating-Point Mask and Flag Bits","page":254,"zoom":"XYZ 68 565 null"},{"title":"10.2.3.2 SIMD Floating-Point Rounding Control Field","page":254,"zoom":"XYZ 68 300 null"},{"title":"10.2.3.3 Flush-To-Zero","page":254,"zoom":"XYZ 68 192 null"},{"title":"10.2.3.4 Denormals-Are-Zeros","page":255,"zoom":"XYZ 70 898 null"}]},{"title":"10.2.4 Compatibility of Intel® SSE with Intel® SSE2 and SSE3, MMX, and the x87 FPU","page":255,"zoom":"XYZ 70 452 null"}]},{"title":"10.3 Intel® SSE Data Types","page":255,"zoom":"XYZ 70 213 null"},{"title":"10.4 Intel® SSE Instruction Set","page":256,"zoom":"XYZ 68 682 null","children":[{"title":"10.4.1 Intel® SSE Packed and Scalar Floating-Point Instructions","page":256,"zoom":"XYZ 68 479 null","children":[{"title":"10.4.1.1 Intel® SSE Data Movement Instructions","page":257,"zoom":"XYZ 70 430 null"},{"title":"10.4.1.2 Intel® SSE Arithmetic Instructions","page":258,"zoom":"XYZ 68 854 null"}]},{"title":"10.4.2 Intel® SSE Logical Instructions","page":259,"zoom":"XYZ 70 905 null","children":[{"title":"10.4.2.1 Intel® SSE Comparison Instructions","page":259,"zoom":"XYZ 70 647 null"},{"title":"10.4.2.2 Intel® SSE Shuffle and Unpack Instructions","page":259,"zoom":"XYZ 70 282 null"}]},{"title":"10.4.3 Intel® SSE Conversion Instructions","page":261,"zoom":"XYZ 70 1109 null"},{"title":"10.4.4 Intel® SSE 64-Bit SIMD Integer Instructions","page":261,"zoom":"XYZ 70 676 null"},{"title":"10.4.5 MXCSR State Management Instructions","page":262,"zoom":"XYZ 68 922 null"},{"title":"10.4.6 Cacheability Control, Prefetch, and Memory Ordering Instructions","page":262,"zoom":"XYZ 68 806 null","children":[{"title":"10.4.6.1 Cacheability Control Instructions","page":262,"zoom":"XYZ 68 679 null"},{"title":"10.4.6.2 Caching of Temporal vs. Non-Temporal Data","page":262,"zoom":"XYZ 68 415 null"},{"title":"10.4.6.3 PREFETCHh Instructions","page":263,"zoom":"XYZ 70 575 null"},{"title":"10.4.6.4 SFENCE Instruction","page":264,"zoom":"XYZ 68 880 null"}]}]},{"title":"10.5 FXSAVE and FXRSTOR Instructions","page":264,"zoom":"XYZ 68 727 null","children":[{"title":"10.5.1 FXSAVE Area","page":264,"zoom":"XYZ 68 302 null","children":[{"title":"10.5.1.1 x87 State","page":265,"zoom":"XYZ 70 226 null"},{"title":"10.5.1.2 SSE State","page":266,"zoom":"XYZ 68 575 null"}]},{"title":"10.5.2 Operation of FXSAVE","page":266,"zoom":"XYZ 68 250 null"},{"title":"10.5.3 Operation of FXRSTOR","page":267,"zoom":"XYZ 70 1109 null"}]},{"title":"10.6 Handling Intel® SSE Instruction Exceptions","page":267,"zoom":"XYZ 70 954 null"},{"title":"10.7 Writing Applications with Intel® SSE","page":267,"zoom":"XYZ 70 828 null"}]},{"title":"Chapter 11 Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2)","page":269,"zoom":"XYZ 68 1110 null","children":[{"title":"11.1 Overview of Intel® SSE2","page":269,"zoom":"XYZ 68 864 null"},{"title":"11.2 Intel® SSE2 Programming Environment","page":270,"zoom":"XYZ 68 747 null","children":[{"title":"11.2.1 Intel® SSE2 in 64-Bit Mode and Compatibility Mode","page":271,"zoom":"XYZ 70 869 null"},{"title":"11.2.2 Compatibility of Intel® SSE2 with Intel® SSE, MMX Technology, and x87 FPU Programming Environment","page":271,"zoom":"XYZ 70 704 null"},{"title":"11.2.3 Denormals-Are-Zeros Flag","page":271,"zoom":"XYZ 70 450 null"}]},{"title":"11.3 Intel® SSE2 Data Types","page":271,"zoom":"XYZ 70 346 null"},{"title":"11.4 Intel® SSE2 Instructions","page":272,"zoom":"XYZ 68 569 null","children":[{"title":"11.4.1 Packed and Scalar Double Precision Floating-Point Instructions","page":272,"zoom":"XYZ 68 366 null","children":[{"title":"11.4.1.1 Data Movement Instructions","page":273,"zoom":"XYZ 70 294 null"},{"title":"11.4.1.2 Intel® SSE2 Arithmetic Instructions","page":274,"zoom":"XYZ 68 762 null"},{"title":"11.4.1.3 Intel® SSE2 Logical Instructions","page":275,"zoom":"XYZ 70 1028 null"},{"title":"11.4.1.4 Intel® SSE2 Comparison Instructions","page":275,"zoom":"XYZ 70 773 null"},{"title":"11.4.1.5 Intel® SSE2 Shuffle and Unpack Instructions","page":275,"zoom":"XYZ 70 406 null"},{"title":"11.4.1.6 Intel® SSE2 Conversion Instructions","page":277,"zoom":"XYZ 70 1109 null"}]},{"title":"11.4.2 Intel® SSE2 64-Bit and 128-Bit SIMD Integer Instructions","page":279,"zoom":"XYZ 70 1109 null"},{"title":"11.4.3 128-Bit SIMD Integer Instruction Extensions","page":279,"zoom":"XYZ 70 223 null"},{"title":"11.4.4 Cacheability Control and Memory Ordering Instructions","page":280,"zoom":"XYZ 68 1038 null","children":[{"title":"11.4.4.1 FLUSH Cache Line","page":280,"zoom":"XYZ 68 945 null"},{"title":"11.4.4.2 Cacheability Control Instructions","page":280,"zoom":"XYZ 68 744 null"},{"title":"11.4.4.3 Memory Ordering Instructions","page":280,"zoom":"XYZ 68 436 null"},{"title":"11.4.4.4 Pause","page":280,"zoom":"XYZ 68 213 null"}]},{"title":"11.4.5 Branch Hints","page":281,"zoom":"XYZ 70 1038 null"}]},{"title":"11.5 Intel® SSE, SSE2, and SSE3 Exceptions","page":281,"zoom":"XYZ 70 901 null","children":[{"title":"11.5.1 SIMD Floating-Point Exceptions","page":281,"zoom":"XYZ 70 566 null"},{"title":"11.5.2 SIMD Floating-Point Exception Conditions","page":282,"zoom":"XYZ 68 896 null","children":[{"title":"11.5.2.1 Invalid Operation Exception (#I)","page":282,"zoom":"XYZ 68 762 null"},{"title":"11.5.2.2 Denormal-Operand Exception (#D)","page":283,"zoom":"XYZ 70 777 null"},{"title":"11.5.2.3 Divide-By-Zero Exception (#Z)","page":283,"zoom":"XYZ 70 462 null"},{"title":"11.5.2.4 Numeric Overflow Exception (#O)","page":283,"zoom":"XYZ 70 213 null"},{"title":"11.5.2.5 Numeric Underflow Exception (#U)","page":284,"zoom":"XYZ 68 962 null"},{"title":"11.5.2.6 Inexact-Result (Precision) Exception (#P)","page":284,"zoom":"XYZ 68 563 null"}]},{"title":"11.5.3 Generating SIMD Floating-Point Exceptions","page":284,"zoom":"XYZ 68 291 null","children":[{"title":"11.5.3.1 Handling Masked Exceptions","page":285,"zoom":"XYZ 70 1028 null"},{"title":"11.5.3.2 Handling Unmasked Exceptions","page":286,"zoom":"XYZ 68 1045 null"},{"title":"11.5.3.3 Handling Combinations of Masked and Unmasked Exceptions","page":286,"zoom":"XYZ 68 531 null"}]},{"title":"11.5.4 Handling SIMD Floating-Point Exceptions in Software","page":286,"zoom":"XYZ 68 400 null"},{"title":"11.5.5 Interaction of SIMD and x87 FPU Floating-Point Exceptions","page":286,"zoom":"XYZ 68 284 null"}]},{"title":"11.6 Writing Applications with Intel® SSE and SSE2","page":287,"zoom":"XYZ 70 675 null","children":[{"title":"11.6.1 General Guidelines for Using Intel® SSE and SSE2","page":287,"zoom":"XYZ 70 495 null"},{"title":"11.6.2 Checking for Intel® SSE and SSE2 Support","page":287,"zoom":"XYZ 70 247 null"},{"title":"11.6.3 Checking for the DAZ Flag in the MXCSR Register","page":288,"zoom":"XYZ 68 881 null"},{"title":"11.6.4 Initialization of Intel® SSE and SSE2","page":288,"zoom":"XYZ 68 476 null"},{"title":"11.6.5 Saving and Restoring the SSE/SSE2 State","page":289,"zoom":"XYZ 70 1109 null"},{"title":"11.6.6 Guidelines for Writing to the MXCSR Register","page":289,"zoom":"XYZ 70 797 null"},{"title":"11.6.7 Interaction of Intel® SSE and SSE2 Instructions with x87 FPU and MMX Instructions","page":290,"zoom":"XYZ 68 1109 null"},{"title":"11.6.8 Compatibility of SIMD and x87 FPU Floating-Point Data Types","page":290,"zoom":"XYZ 68 696 null"},{"title":"11.6.9 Mixing Packed and Scalar Floating-Point and 128-Bit SIMD Integer Instructions and Data","page":290,"zoom":"XYZ 68 496 null"},{"title":"11.6.10 Interfacing with Intel® SSE and SSE2 Procedures and Functions","page":291,"zoom":"XYZ 70 592 null","children":[{"title":"11.6.10.1 Passing Parameters in XMM Registers","page":291,"zoom":"XYZ 70 482 null"},{"title":"11.6.10.2 Saving XMM Register State on a Procedure or Function Call","page":291,"zoom":"XYZ 70 392 null"},{"title":"11.6.10.3 Caller-Save Recommendation for Procedure and Function Calls","page":292,"zoom":"XYZ 68 970 null"}]},{"title":"11.6.11 Updating Existing MMX Technology Routines Using 128-Bit SIMD Integer Instructions","page":292,"zoom":"XYZ 68 705 null"},{"title":"11.6.12 Branching on Arithmetic Operations","page":292,"zoom":"XYZ 68 310 null"},{"title":"11.6.13 Cacheability Hint Instructions","page":293,"zoom":"XYZ 70 1038 null"},{"title":"11.6.14 Effect of Instruction Prefixes on Intel® SSE and SSE2 Instructions","page":293,"zoom":"XYZ 70 462 null"}]}]},{"title":"Chapter 12 Programming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI","page":295,"zoom":"XYZ 68 1110 null","children":[{"title":"12.1 Programming Environment and Data types","page":295,"zoom":"XYZ 68 860 null","children":[{"title":"12.1.1 Intel® SSE3, SSSE3, and Intel® SSE4 in 64-Bit Mode and Compatibility Mode","page":295,"zoom":"XYZ 68 621 null"},{"title":"12.1.2 Compatibility of Intel® SSE3 and SSSE3 with MMX Technology, the x87 FPU Environment, and Intel® SSE and SSE2","page":295,"zoom":"XYZ 68 440 null"},{"title":"12.1.3 Horizontal and Asymmetric Processing","page":295,"zoom":"XYZ 68 261 null"}]},{"title":"12.2 Overview of Intel® SSE3 Instructions","page":296,"zoom":"XYZ 68 427 null"},{"title":"12.3 Intel® SSE3 Instructions","page":296,"zoom":"XYZ 68 215 null","children":[{"title":"12.3.1 x87 FPU Instruction for Integer Conversion","page":297,"zoom":"XYZ 70 863 null"},{"title":"12.3.2 SIMD Integer Instruction for Specialized 128-bit Unaligned Data Load","page":297,"zoom":"XYZ 70 689 null"},{"title":"12.3.3 SIMD Floating-Point Instructions That Enhance LOAD/MOVE/DUPLICATE Performance","page":297,"zoom":"XYZ 70 514 null"},{"title":"12.3.4 SIMD Floating-Point Instructions Provide Packed Addition/Subtraction","page":298,"zoom":"XYZ 68 1109 null"},{"title":"12.3.5 SIMD Floating-Point Instructions Provide Horizontal Addition/Subtraction","page":298,"zoom":"XYZ 68 759 null"},{"title":"12.3.6 Two Thread Synchronization Instructions","page":299,"zoom":"XYZ 70 909 null"}]},{"title":"12.4 Writing Applications with Intel® SSE3","page":299,"zoom":"XYZ 70 747 null","children":[{"title":"12.4.1 Guidelines for Using Intel® SSE3","page":299,"zoom":"XYZ 70 641 null"},{"title":"12.4.2 Checking for Intel® SSE3 Support","page":299,"zoom":"XYZ 70 432 null"},{"title":"12.4.3 Enable FTZ and DAZ for SIMD Floating-Point Computation","page":300,"zoom":"XYZ 68 1014 null"},{"title":"12.4.4 Programming Intel® SSE3 with Intel® SSE and SSE2","page":300,"zoom":"XYZ 68 840 null"}]},{"title":"12.5 Overview of SSSE3 Instructions","page":300,"zoom":"XYZ 68 661 null"},{"title":"12.6 SSSE3 Instructions","page":300,"zoom":"XYZ 68 432 null","children":[{"title":"12.6.1 Horizontal Addition/Subtraction","page":301,"zoom":"XYZ 70 1109 null"},{"title":"12.6.2 Packed Absolute Values","page":301,"zoom":"XYZ 70 253 null"},{"title":"12.6.3 Multiply and Add Packed Signed and Unsigned Bytes","page":302,"zoom":"XYZ 68 1032 null"},{"title":"12.6.4 Packed Multiply High with Round and Scale","page":302,"zoom":"XYZ 68 843 null"},{"title":"12.6.5 Packed Shuffle Bytes","page":302,"zoom":"XYZ 68 637 null"},{"title":"12.6.6 Packed Sign","page":302,"zoom":"XYZ 68 464 null"},{"title":"12.6.7 Packed Align Right","page":302,"zoom":"XYZ 68 308 null"}]},{"title":"12.7 Writing Applications with SSSE3 Extensions","page":303,"zoom":"XYZ 70 1110 null","children":[{"title":"12.7.1 Guidelines for Using SSSE3","page":303,"zoom":"XYZ 70 1005 null"},{"title":"12.7.2 Checking for SSSE3 Support","page":303,"zoom":"XYZ 70 820 null"}]},{"title":"12.8 Intel® SSE3, SSSE3, And Intel® SSE4 Exceptions","page":303,"zoom":"XYZ 70 693 null","children":[{"title":"12.8.1 Device Not Available (DNA) Exceptions","page":303,"zoom":"XYZ 70 488 null"},{"title":"12.8.2 Numeric Error flag and IGNNE#","page":303,"zoom":"XYZ 70 239 null"},{"title":"12.8.3 Emulation","page":304,"zoom":"XYZ 68 1038 null"},{"title":"12.8.4 IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions","page":304,"zoom":"XYZ 68 905 null"}]},{"title":"12.9 Intel® SSE4 Overview","page":304,"zoom":"XYZ 68 212 null"},{"title":"12.10 Intel® SSE4.1 Instruction Set","page":305,"zoom":"XYZ 70 624 null","children":[{"title":"12.10.1 Dword Multiply Instructions","page":305,"zoom":"XYZ 70 560 null"},{"title":"12.10.2 Floating-Point Dot Product Instructions","page":305,"zoom":"XYZ 70 242 null"},{"title":"12.10.3 Streaming Load Hint Instruction","page":306,"zoom":"XYZ 68 1109 null"},{"title":"12.10.4 Packed Blending Instructions","page":308,"zoom":"XYZ 68 1109 null"},{"title":"12.10.5 Packed Integer MIN/MAX Instructions","page":308,"zoom":"XYZ 68 612 null"},{"title":"12.10.6 Floating-Point Round Instructions with Selectable Rounding Mode","page":308,"zoom":"XYZ 68 258 null"},{"title":"12.10.7 Insertion and Extractions from XMM Registers","page":309,"zoom":"XYZ 70 980 null"},{"title":"12.10.8 Packed Integer Format Conversions","page":309,"zoom":"XYZ 70 690 null"},{"title":"12.10.9 Improved Sums of Absolute Differences (SAD) for 4-Byte Blocks","page":310,"zoom":"XYZ 68 915 null"},{"title":"12.10.10 Horizontal Search","page":310,"zoom":"XYZ 68 308 null"},{"title":"12.10.11 Packed Test","page":311,"zoom":"XYZ 70 1109 null"},{"title":"12.10.12 Packed Qword Equality Comparisons","page":311,"zoom":"XYZ 70 935 null"},{"title":"12.10.13 Dword Packing With Unsigned Saturation","page":311,"zoom":"XYZ 70 835 null"}]},{"title":"12.11 Intel® SSE4.2 Instruction Set","page":311,"zoom":"XYZ 70 531 null","children":[{"title":"12.11.1 String and Text Processing Instructions","page":311,"zoom":"XYZ 70 392 null","children":[{"title":"12.11.1.1 Memory Operand Alignment","page":312,"zoom":"XYZ 68 588 null"}]},{"title":"12.11.2 Packed Comparison SIMD Integer Instruction","page":312,"zoom":"XYZ 68 456 null"}]},{"title":"12.12 Writing Applications with Intel® SSE4 Extensions","page":312,"zoom":"XYZ 68 352 null","children":[{"title":"12.12.1 Guidelines for Using Intel® SSE4 Extensions","page":312,"zoom":"XYZ 68 288 null"},{"title":"12.12.2 Checking for Intel® SSE4.1 Support","page":313,"zoom":"XYZ 70 1109 null"},{"title":"12.12.3 Checking for Intel® SSE4.2 Support","page":313,"zoom":"XYZ 70 968 null"}]},{"title":"12.13 Intel® AES-NI Overview","page":313,"zoom":"XYZ 70 728 null","children":[{"title":"12.13.1 Little-Endian Architecture and Big-Endian Specification (FIPS 197)","page":313,"zoom":"XYZ 70 200 null","children":[{"title":"12.13.1.1 AES Data Structure in Intel® 64 Architecture","page":314,"zoom":"XYZ 68 806 null"}]},{"title":"12.13.2 AES Transformations and Functions","page":315,"zoom":"XYZ 70 770 null"},{"title":"12.13.3 PCLMULQDQ","page":318,"zoom":"XYZ 68 595 null"},{"title":"12.13.4 Checking for Intel® AES-NI Support","page":318,"zoom":"XYZ 68 404 null"}]}]},{"title":"Chapter 13 Managing State Using the XSAVE Feature Set","page":319,"zoom":"XYZ 68 1110 null","children":[{"title":"13.1 XSAVE-Supported Features and State-Component Bitmaps","page":319,"zoom":"XYZ 68 543 null"},{"title":"13.2 Enumeration of CPU Support for XSAVE Instructions and XSAVE- Supported Features","page":321,"zoom":"XYZ 70 783 null"},{"title":"13.3 Enabling the XSAVE Feature Set and XSAVE-Enabled Features","page":323,"zoom":"XYZ 70 1110 null"},{"title":"13.4 XSAVE Area","page":325,"zoom":"XYZ 70 522 null","children":[{"title":"13.4.1 Legacy Region of an XSAVE Area","page":326,"zoom":"XYZ 68 1109 null"},{"title":"13.4.2 XSAVE Header","page":327,"zoom":"XYZ 70 1109 null"},{"title":"13.4.3 Extended Region of an XSAVE Area","page":327,"zoom":"XYZ 70 759 null"}]},{"title":"13.5 XSAVE-Managed State","page":328,"zoom":"XYZ 68 1110 null","children":[{"title":"13.5.1 x87 State","page":328,"zoom":"XYZ 68 964 null"},{"title":"13.5.2 SSE State","page":329,"zoom":"XYZ 70 1109 null"},{"title":"13.5.3 AVX State","page":329,"zoom":"XYZ 70 713 null"},{"title":"13.5.4 MPX State","page":329,"zoom":"XYZ 70 281 null"},{"title":"13.5.5 AVX-512 State","page":330,"zoom":"XYZ 68 750 null"},{"title":"13.5.6 PT State","page":331,"zoom":"XYZ 70 930 null"},{"title":"13.5.7 PKRU State","page":331,"zoom":"XYZ 70 447 null"},{"title":"13.5.8 PASID State","page":332,"zoom":"XYZ 68 1005 null"},{"title":"13.5.9 CET State","page":332,"zoom":"XYZ 68 739 null"},{"title":"13.5.10 HDC State","page":332,"zoom":"XYZ 68 310 null"},{"title":"13.5.11 UINTR State","page":333,"zoom":"XYZ 70 1005 null"},{"title":"13.5.12 LBR State","page":334,"zoom":"XYZ 68 884 null"},{"title":"13.5.13 HWP State","page":335,"zoom":"XYZ 70 1109 null"},{"title":"13.5.14 AMX State","page":335,"zoom":"XYZ 70 860 null"}]},{"title":"13.6 Processor Tracking of XSAVE-Managed State","page":336,"zoom":"XYZ 68 1110 null"},{"title":"13.7 Operation of XSAVE","page":337,"zoom":"XYZ 70 731 null"},{"title":"13.8 Operation of XRSTOR","page":338,"zoom":"XYZ 68 976 null","children":[{"title":"13.8.1 Standard Form of XRSTOR","page":338,"zoom":"XYZ 68 661 null"},{"title":"13.8.2 Compacted Form of XRSTOR","page":339,"zoom":"XYZ 70 1038 null"},{"title":"13.8.3 XRSTOR and the Init and Modified Optimizations","page":339,"zoom":"XYZ 70 539 null"}]},{"title":"13.9 Operation of XSAVEOPT","page":340,"zoom":"XYZ 68 925 null"},{"title":"13.10 Operation of XSAVEC","page":341,"zoom":"XYZ 70 601 null"},{"title":"13.11 Operation of XSAVES","page":342,"zoom":"XYZ 68 689 null"},{"title":"13.12 Operation of XRSTORS","page":343,"zoom":"XYZ 70 585 null"},{"title":"13.13 Memory Accesses by the XSAVE Feature Set","page":345,"zoom":"XYZ 70 1110 null"},{"title":"13.14 Extended Feature Disable (XFD)","page":345,"zoom":"XYZ 70 734 null"}]},{"title":"Chapter 14 Programming with Intel® AVX, FMA, and Intel® AVX2","page":347,"zoom":"XYZ 68 1110 null","children":[{"title":"14.1 Intel® AVX Overview","page":347,"zoom":"XYZ 68 786 null","children":[{"title":"14.1.1 256-Bit Wide SIMD Register Support","page":347,"zoom":"XYZ 68 435 null"},{"title":"14.1.2 Instruction Syntax Enhancements","page":348,"zoom":"XYZ 68 739 null"},{"title":"14.1.3 VEX Prefix Instruction Encoding Support","page":348,"zoom":"XYZ 68 249 null"}]},{"title":"14.2 Functional Overview","page":349,"zoom":"XYZ 70 847 null","children":[{"title":"14.2.1 256-bit Floating-Point Arithmetic Processing Enhancements","page":355,"zoom":"XYZ 70 964 null"},{"title":"14.2.2 256-bit Non-Arithmetic Instruction Enhancements","page":355,"zoom":"XYZ 70 440 null"},{"title":"14.2.3 Arithmetic Primitives for 128-bit Vector and Scalar processing","page":357,"zoom":"XYZ 70 733 null"},{"title":"14.2.4 Non-Arithmetic Primitives for 128-bit Vector and Scalar Processing","page":359,"zoom":"XYZ 70 808 null"}]},{"title":"14.3 Detection of Intel® AVX Instructions","page":361,"zoom":"XYZ 70 747 null","children":[{"title":"14.3.1 Detection of VEX-Encoded AES and VPCLMULQDQ","page":363,"zoom":"XYZ 70 1109 null"}]},{"title":"14.4 Half Precision Floating-Point Conversion","page":364,"zoom":"XYZ 68 1110 null","children":[{"title":"14.4.1 Detection of F16C Instructions","page":366,"zoom":"XYZ 68 1109 null"}]},{"title":"14.5 Fused-Multiply-ADD (FMA) Extensions","page":367,"zoom":"XYZ 70 1110 null","children":[{"title":"14.5.1 FMA Instruction Operand Order and Arithmetic Behavior","page":368,"zoom":"XYZ 68 947 null"},{"title":"14.5.2 Fused-Multiply-ADD (FMA) Numeric Behavior","page":368,"zoom":"XYZ 68 380 null"},{"title":"14.5.3 Detection of FMA","page":370,"zoom":"XYZ 68 218 null"}]},{"title":"14.6 Overview of Intel® Advanced Vector Extensions 2 (Intel® AVX2)","page":371,"zoom":"XYZ 70 569 null","children":[{"title":"14.6.1 AVX2 and 256-bit Vector Integer Processing","page":371,"zoom":"XYZ 70 409 null"}]},{"title":"14.7 Promoted Vector Integer Instructions in Intel® AVX2","page":372,"zoom":"XYZ 68 1051 null","children":[{"title":"14.7.1 Detection of Intel® AVX2","page":377,"zoom":"XYZ 70 458 null"}]},{"title":"14.8 Accessing YMM Registers","page":378,"zoom":"XYZ 68 684 null"},{"title":"14.9 Memory alignment","page":378,"zoom":"XYZ 68 493 null"},{"title":"14.10 SIMD Floating-Point Exceptions","page":380,"zoom":"XYZ 68 737 null"},{"title":"14.11 Emulation","page":380,"zoom":"XYZ 68 392 null"},{"title":"14.12 Writing Intel® AVX floating-point exception handlers","page":380,"zoom":"XYZ 68 227 null"},{"title":"14.13 General Purpose Instruction Set Enhancements","page":381,"zoom":"XYZ 70 970 null"}]},{"title":"Chapter 15 Programming with Intel® AVX-512","page":383,"zoom":"XYZ 68 1110 null","children":[{"title":"15.1 Overview","page":383,"zoom":"XYZ 68 1009 null","children":[{"title":"15.1.1 512-Bit Wide SIMD Register Support","page":383,"zoom":"XYZ 68 551 null"},{"title":"15.1.2 32 SIMD Register Support","page":383,"zoom":"XYZ 68 436 null"},{"title":"15.1.3 Eight Opmask Register Support","page":383,"zoom":"XYZ 68 339 null"},{"title":"15.1.4 Instruction Syntax Enhancement","page":384,"zoom":"XYZ 68 744 null"},{"title":"15.1.5 EVEX Instruction Encoding Support","page":385,"zoom":"XYZ 70 1005 null"}]},{"title":"15.2 Detection of AVX-512 Foundation Instructions","page":385,"zoom":"XYZ 70 484 null","children":[{"title":"15.2.1 Additional 512-bit Instruction Extensions of the Intel AVX-512 Family","page":386,"zoom":"XYZ 68 528 null"},{"title":"15.2.2 Detection of AVX512-FP16 Instructions","page":387,"zoom":"XYZ 70 302 null"}]},{"title":"15.3 Detection of 512-bit Instruction Groups of Intel® AVX-512 Family","page":388,"zoom":"XYZ 68 1110 null"},{"title":"15.4 Detection of Intel® AVX-512 Instruction Groups Operating at 256 and 128-bit Vector Lengths","page":389,"zoom":"XYZ 70 1110 null"},{"title":"15.5 Accessing XMM, YMM, AND ZMM Registers","page":390,"zoom":"XYZ 68 875 null"},{"title":"15.6 Enhanced Vector Programming Environment Using EVEX Encoding","page":390,"zoom":"XYZ 68 557 null","children":[{"title":"15.6.1 OPMASK Register to Predicate Vector Data Processing","page":391,"zoom":"XYZ 70 1109 null","children":[{"title":"15.6.1.1 Opmask Register K0","page":391,"zoom":"XYZ 70 220 null"},{"title":"15.6.1.2 Example of Opmask Usages","page":392,"zoom":"XYZ 68 1005 null"}]},{"title":"15.6.2 OpMask Instructions","page":393,"zoom":"XYZ 70 901 null"},{"title":"15.6.3 Broadcast","page":393,"zoom":"XYZ 70 611 null"},{"title":"15.6.4 Static Rounding Mode and Suppress All Exceptions","page":394,"zoom":"XYZ 68 1038 null"},{"title":"15.6.5 Compressed Disp8*N Encoding","page":395,"zoom":"XYZ 70 786 null"}]},{"title":"15.7 Memory Alignment","page":395,"zoom":"XYZ 70 236 null"},{"title":"15.8 SIMD Floating-Point Exceptions","page":396,"zoom":"XYZ 68 238 null"},{"title":"15.9 Instruction Exception Specification","page":397,"zoom":"XYZ 70 1110 null"},{"title":"15.10 Emulation","page":397,"zoom":"XYZ 70 968 null"},{"title":"15.11 Writing floating-point exception handlers","page":397,"zoom":"XYZ 70 803 null"}]},{"title":"Chapter 16 Programming with Intel® Transactional Synchronization Extensions","page":399,"zoom":"XYZ 68 1110 null","children":[{"title":"16.1 Overview","page":399,"zoom":"XYZ 68 985 null"},{"title":"16.2 Intel® Transactional Synchronization Extensions","page":399,"zoom":"XYZ 68 646 null","children":[{"title":"16.2.1 HLE Software Interface","page":400,"zoom":"XYZ 68 676 null"},{"title":"16.2.2 RTM Software Interface","page":401,"zoom":"XYZ 70 948 null"}]},{"title":"16.3 Intel® TSX Application Programming Model","page":401,"zoom":"XYZ 70 511 null","children":[{"title":"16.3.1 Detection of Transactional Synchronization Support","page":401,"zoom":"XYZ 70 447 null","children":[{"title":"16.3.1.1 Detection of HLE Support","page":401,"zoom":"XYZ 70 395 null"},{"title":"16.3.1.2 Detection of RTM Support","page":401,"zoom":"XYZ 70 290 null"},{"title":"16.3.1.3 Detection of XTEST Instruction","page":402,"zoom":"XYZ 68 1109 null"},{"title":"16.3.1.4 Detection of Intel® TSX Suspend Load Address Tracking","page":402,"zoom":"XYZ 68 1002 null"}]},{"title":"16.3.2 Querying Transactional Execution Status","page":402,"zoom":"XYZ 68 855 null"},{"title":"16.3.3 Requirements for HLE Locks","page":402,"zoom":"XYZ 68 740 null"},{"title":"16.3.4 Transactional Nesting","page":402,"zoom":"XYZ 68 406 null","children":[{"title":"16.3.4.1 HLE Nesting and Elision","page":402,"zoom":"XYZ 68 281 null"},{"title":"16.3.4.2 RTM Nesting","page":403,"zoom":"XYZ 70 870 null"},{"title":"16.3.4.3 Nesting HLE and RTM","page":403,"zoom":"XYZ 70 731 null"}]},{"title":"16.3.5 RTM Abort Status Definition","page":403,"zoom":"XYZ 70 551 null"},{"title":"16.3.6 RTM Memory Ordering","page":404,"zoom":"XYZ 68 1038 null"},{"title":"16.3.7 RTM-Enabled Debugger Support","page":404,"zoom":"XYZ 68 884 null"},{"title":"16.3.8 Intel® TSX Suspend/Resume Load Address Tracking Support","page":404,"zoom":"XYZ 68 629 null"},{"title":"16.3.9 Programming Considerations","page":404,"zoom":"XYZ 68 247 null","children":[{"title":"16.3.9.1 Instruction Based Considerations","page":405,"zoom":"XYZ 70 1045 null"},{"title":"16.3.9.2 Runtime Considerations","page":406,"zoom":"XYZ 68 1109 null"}]}]}]},{"title":"Chapter 17 Control-flow Enforcement Technology (CET)","page":407,"zoom":"XYZ 68 1110 null","children":[{"title":"17.1 Introduction","page":407,"zoom":"XYZ 68 1009 null","children":[{"title":"17.1.1 Shadow Stack","page":407,"zoom":"XYZ 68 641 null"},{"title":"17.1.2 Indirect Branch Tracking","page":407,"zoom":"XYZ 68 285 null"},{"title":"17.1.3 Speculative Behavior when CET is Enabled","page":408,"zoom":"XYZ 68 1038 null"}]},{"title":"17.2 Shadow Stacks","page":408,"zoom":"XYZ 68 611 null","children":[{"title":"17.2.1 Shadow Stack Pointer and its Operand and Address Size Attributes","page":408,"zoom":"XYZ 68 389 null"},{"title":"17.2.2 Terminology","page":408,"zoom":"XYZ 68 232 null"},{"title":"17.2.3 Supervisor Shadow Stack Token","page":409,"zoom":"XYZ 70 271 null"},{"title":"17.2.4 Shadow Stack Usage on Task Switch","page":411,"zoom":"XYZ 70 997 null"},{"title":"17.2.5 Switching Shadow Stacks","page":411,"zoom":"XYZ 70 646 null"},{"title":"17.2.6 Constraining Execution at Targets of RET","page":413,"zoom":"XYZ 70 1109 null"}]},{"title":"17.3 Indirect Branch Tracking","page":413,"zoom":"XYZ 70 954 null","children":[{"title":"17.3.1 No-track Prefix for Near Indirect CALL/JMP","page":414,"zoom":"XYZ 68 591 null"},{"title":"17.3.2 Terminology","page":415,"zoom":"XYZ 70 1109 null"},{"title":"17.3.3 Indirect Branch Tracking","page":416,"zoom":"XYZ 68 1109 null","children":[{"title":"17.3.3.1 Control Transfers between CPL 3 and CPL < 3","page":416,"zoom":"XYZ 68 965 null"},{"title":"17.3.3.2 Control Transfers within CPL 3 or CPL < 3","page":416,"zoom":"XYZ 68 340 null"}]},{"title":"17.3.4 Indirect Branch Tracking State Machine","page":417,"zoom":"XYZ 70 991 null"},{"title":"17.3.5 INT3 Treatment","page":418,"zoom":"XYZ 68 1109 null"},{"title":"17.3.6 Legacy Compatibility Treatment","page":418,"zoom":"XYZ 68 935 null","children":[{"title":"17.3.6.1 Legacy Code Page Bitmap Format","page":419,"zoom":"XYZ 70 750 null"}]},{"title":"17.3.7 Other Considerations","page":419,"zoom":"XYZ 70 548 null","children":[{"title":"17.3.7.1 Intel® Transactional Synchronization Extensions (Intel® TSX) Interactions","page":419,"zoom":"XYZ 70 498 null"},{"title":"17.3.7.2 #CP(ENDBRANCH) Priority w.r.t #NM and #UD","page":419,"zoom":"XYZ 70 348 null"},{"title":"17.3.7.3 #CP(ENDBRANCH) Priority w.r.t #BP and #DB","page":419,"zoom":"XYZ 70 258 null"}]},{"title":"17.3.8 Constraining Speculation after Missing ENDBRANCH","page":420,"zoom":"XYZ 68 980 null"}]},{"title":"17.4 Intel® Trusted Execution Technology (Intel® TXT) Interactions","page":420,"zoom":"XYZ 68 693 null"}]},{"title":"Chapter 18 Programming with Intel® Advanced Matrix Extensions","page":421,"zoom":"XYZ 68 1110 null","children":[{"title":"18.1 Introduction","page":421,"zoom":"XYZ 68 1009 null","children":[{"title":"18.1.1 Tile Architecture Details","page":423,"zoom":"XYZ 70 505 null"},{"title":"18.1.2 TMUL Architecture Details","page":424,"zoom":"XYZ 68 1109 null"},{"title":"18.1.3 Handling of Tile Row and Column Limits","page":424,"zoom":"XYZ 68 194 null"},{"title":"18.1.4 Exceptions and Interrupts","page":425,"zoom":"XYZ 70 965 null"}]},{"title":"18.2 Recommendations for System Software","page":425,"zoom":"XYZ 70 773 null"},{"title":"18.3 Implementation Parameters","page":425,"zoom":"XYZ 70 313 null"},{"title":"18.4 Helper Functions","page":426,"zoom":"XYZ 68 742 null"}]},{"title":"Chapter 19 Input/Output","page":429,"zoom":"XYZ 68 1110 null","children":[{"title":"19.1 I/O Port Addressing","page":429,"zoom":"XYZ 68 782 null"},{"title":"19.2 I/O Port Hardware","page":429,"zoom":"XYZ 68 476 null"},{"title":"19.3 I/O Address Space","page":429,"zoom":"XYZ 68 299 null","children":[{"title":"19.3.1 Memory-Mapped I/O","page":430,"zoom":"XYZ 68 905 null"}]},{"title":"19.4 I/O Instructions","page":431,"zoom":"XYZ 70 1000 null"},{"title":"19.5 Protected-Mode I/O","page":431,"zoom":"XYZ 70 562 null","children":[{"title":"19.5.1 I/O Privilege Level","page":431,"zoom":"XYZ 70 270 null"},{"title":"19.5.2 I/O Permission Bit Map","page":432,"zoom":"XYZ 68 780 null"}]},{"title":"19.6 Ordering I/O","page":433,"zoom":"XYZ 70 884 null"}]},{"title":"Chapter 20 Processor Identification and Feature Determination","page":435,"zoom":"XYZ 68 1110 null","children":[{"title":"20.1 Using the CPUID Instruction","page":435,"zoom":"XYZ 68 942 null","children":[{"title":"20.1.1 Notes on Where to Start","page":435,"zoom":"XYZ 68 637 null"},{"title":"20.1.2 Identification of Earlier IA-32 Processors","page":435,"zoom":"XYZ 68 464 null"}]}]},{"title":"Appendix A EFLAGS Cross-Reference","page":437,"zoom":"XYZ 68 1110 null","children":[{"title":"A.1 EFLAGS and Instructions","page":437,"zoom":"XYZ 68 1009 null"}]},{"title":"Appendix B EFLAGS Condition Codes","page":441,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 Condition Codes","page":441,"zoom":"XYZ 68 1009 null"}]},{"title":"Appendix C Floating-Point Exceptions Summary","page":443,"zoom":"XYZ 68 1110 null","children":[{"title":"C.1 Overview","page":443,"zoom":"XYZ 68 1009 null"},{"title":"C.2 x87 FPU Instructions","page":443,"zoom":"XYZ 68 342 null"},{"title":"C.3 Intel® SSE Instructions","page":445,"zoom":"XYZ 70 488 null"},{"title":"C.4 Intel® SSE2 Instructions","page":447,"zoom":"XYZ 70 855 null"},{"title":"C.5 Intel® SSE3 Instructions","page":449,"zoom":"XYZ 70 707 null"},{"title":"C.6 SSSE3 Instructions","page":449,"zoom":"XYZ 70 284 null"},{"title":"C.7 Intel® SSE4 Instructions","page":449,"zoom":"XYZ 70 190 null"}]},{"title":"Appendix D Guidelines for Writing SIMD Floating-Point Exception Handlers","page":451,"zoom":"XYZ 68 1110 null","children":[{"title":"D.1 Two Options for Handling Floating-Point Exceptions","page":451,"zoom":"XYZ 68 785 null"},{"title":"D.2 Software Exception Handling","page":451,"zoom":"XYZ 68 511 null"},{"title":"D.3 Exception Synchronization","page":453,"zoom":"XYZ 70 1110 null"},{"title":"D.4 SIMD Floating-Point Exceptions and the IEEE Standard 754","page":453,"zoom":"XYZ 70 950 null","children":[{"title":"D.4.1 Floating-Point Emulation","page":453,"zoom":"XYZ 70 618 null"},{"title":"D.4.2 Intel® SSE, SSE2, and SSE3 Response To Floating-Point Exceptions","page":454,"zoom":"XYZ 68 187 null","children":[{"title":"D.4.2.1 Numeric Exceptions","page":455,"zoom":"XYZ 70 1011 null"},{"title":"D.4.2.2 Results of Operations with NaN Operands or a NaN Result for Intel® SSE, SSE2, and SSE3 Numeric Instructions","page":455,"zoom":"XYZ 70 812 null"},{"title":"D.4.2.3 Condition Codes, Exception Flags, and Response for Masked and Unmasked Numeric Exceptions","page":459,"zoom":"XYZ 70 1109 null"}]},{"title":"D.4.3 Example SIMD Floating-Point Emulation Implementation","page":465,"zoom":"XYZ 70 284 null"}]}]},{"title":"Appendix E Intel® Memory Protection Extensions","page":475,"zoom":"XYZ 68 1110 null","children":[{"title":"E.1 Intel® Memory Protection Extensions (Intel® MPX)","page":475,"zoom":"XYZ 68 935 null"},{"title":"E.2 Introduction","page":475,"zoom":"XYZ 68 740 null"},{"title":"E.3 Intel MPX Programming Environment","page":476,"zoom":"XYZ 68 1110 null","children":[{"title":"E.3.1 Detection and Enumeration of Intel MPX Interfaces","page":476,"zoom":"XYZ 68 889 null"},{"title":"E.3.2 Bounds Registers","page":476,"zoom":"XYZ 68 206 null"},{"title":"E.3.3 Configuration and Status Registers","page":477,"zoom":"XYZ 70 748 null"},{"title":"E.3.4 Read and Write of IA32_BNDCFGS","page":478,"zoom":"XYZ 68 458 null"}]},{"title":"E.4 Intel MPX Instruction Summary","page":478,"zoom":"XYZ 68 265 null","children":[{"title":"E.4.1 Instruction Encoding","page":479,"zoom":"XYZ 70 742 null"},{"title":"E.4.2 Usage and Examples","page":479,"zoom":"XYZ 70 531 null"},{"title":"E.4.3 Loading and Storing Bounds in Memory","page":480,"zoom":"XYZ 68 499 null","children":[{"title":"E.4.3.1 BNDLDX and BNDSTX in 64-Bit Mode","page":481,"zoom":"XYZ 70 655 null"},{"title":"E.4.3.2 BNDLDX and BNDSTX Outside 64-Bit Mode","page":482,"zoom":"XYZ 68 513 null"}]}]},{"title":"E.5 Interactions with Intel MPX","page":483,"zoom":"XYZ 70 288 null","children":[{"title":"E.5.1 Intel MPX and Operating Modes","page":483,"zoom":"XYZ 70 226 null"},{"title":"E.5.2 Intel® MPX Support for Pointer Operations with Branching","page":484,"zoom":"XYZ 68 711 null"},{"title":"E.5.3 CALL, RET, JMP, and All Jcc","page":484,"zoom":"XYZ 68 459 null"},{"title":"E.5.4 BOUND Instruction and Intel MPX","page":485,"zoom":"XYZ 70 782 null"},{"title":"E.5.5 Programming Considerations","page":485,"zoom":"XYZ 70 556 null"},{"title":"E.5.6 Intel MPX and System Management Mode","page":485,"zoom":"XYZ 70 441 null"},{"title":"E.5.7 Support of Intel MPX in VMCS","page":485,"zoom":"XYZ 70 236 null"},{"title":"E.5.8 Support of Intel MPX in Intel TSX","page":486,"zoom":"XYZ 68 1005 null"}]}]}]},{"title":"Volume 2 (2A, 2B, 2C, & 2D): Instruction Set Reference, A-Z","page":487,"zoom":"XYZ 68 849 null","children":[{"title":"Chapter 1 About This Manual","page":515,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":515,"zoom":"XYZ 68 630 null"},{"title":"1.2 Overview of Volume 2A, 2B, 2C, and 2D: Instruction Set Reference","page":518,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":519,"zoom":"XYZ 70 653 null","children":[{"title":"1.3.1 Bit and Byte Order","page":519,"zoom":"XYZ 70 548 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":520,"zoom":"XYZ 68 1109 null"},{"title":"1.3.3 Instruction Operands","page":520,"zoom":"XYZ 68 739 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":520,"zoom":"XYZ 68 328 null"},{"title":"1.3.5 Segmented Addressing","page":521,"zoom":"XYZ 70 1109 null"},{"title":"1.3.6 Exceptions","page":521,"zoom":"XYZ 70 744 null"},{"title":"1.3.7 A New Syntax for CPUID, CR, and MSR Values","page":521,"zoom":"XYZ 70 501 null"}]},{"title":"1.4 Related Literature","page":522,"zoom":"XYZ 68 389 null"}]},{"title":"Chapter 2 Instruction Format","page":525,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Instruction Format for Protected Mode, real-address Mode, and virtual-8086 mode","page":525,"zoom":"XYZ 68 925 null","children":[{"title":"2.1.1 Instruction Prefixes","page":525,"zoom":"XYZ 68 414 null"},{"title":"2.1.2 Opcodes","page":527,"zoom":"XYZ 70 1109 null"},{"title":"2.1.3 ModR/M and SIB Bytes","page":527,"zoom":"XYZ 70 713 null"},{"title":"2.1.4 Displacement and Immediate Bytes","page":527,"zoom":"XYZ 70 369 null"},{"title":"2.1.5 Addressing-Mode Encoding of ModR/M and SIB Bytes","page":528,"zoom":"XYZ 68 1109 null"}]},{"title":"2.2 IA-32e Mode","page":531,"zoom":"XYZ 70 342 null","children":[{"title":"2.2.1 REX Prefixes","page":531,"zoom":"XYZ 70 194 null","children":[{"title":"2.2.1.1 Encoding","page":532,"zoom":"XYZ 68 673 null"},{"title":"2.2.1.2 More on REX Prefix Fields","page":532,"zoom":"XYZ 68 462 null"},{"title":"2.2.1.3 Displacement","page":535,"zoom":"XYZ 70 682 null"},{"title":"2.2.1.4 Direct Memory-Offset MOVs","page":535,"zoom":"XYZ 70 595 null"},{"title":"2.2.1.5 Immediates","page":535,"zoom":"XYZ 70 326 null"},{"title":"2.2.1.6 RIP-Relative Addressing","page":536,"zoom":"XYZ 68 1109 null"},{"title":"2.2.1.7 Default 64-Bit Operand Size","page":536,"zoom":"XYZ 68 469 null"}]},{"title":"2.2.2 Additional Encodings for Control and Debug Registers","page":536,"zoom":"XYZ 68 328 null"}]},{"title":"2.3 Intel® Advanced Vector Extensions (Intel® AVX)","page":537,"zoom":"XYZ 70 1110 null","children":[{"title":"2.3.1 Instruction Format","page":537,"zoom":"XYZ 70 941 null"},{"title":"2.3.2 VEX and the LOCK prefix","page":537,"zoom":"XYZ 70 351 null"},{"title":"2.3.3 VEX and the 66H, F2H, and F3H prefixes","page":537,"zoom":"XYZ 70 270 null"},{"title":"2.3.4 VEX and the REX prefix","page":537,"zoom":"XYZ 70 190 null"},{"title":"2.3.5 The VEX Prefix","page":538,"zoom":"XYZ 68 1109 null","children":[{"title":"2.3.5.1 VEX Byte 0, bits[7:0]","page":539,"zoom":"XYZ 70 278 null"},{"title":"2.3.5.2 VEX Byte 1, bit [7] - ‘R’","page":539,"zoom":"XYZ 70 190 null"},{"title":"2.3.5.3 3-byte VEX byte 1, bit[6] - ‘X’","page":540,"zoom":"XYZ 68 1002 null"},{"title":"2.3.5.4 3-byte VEX byte 1, bit[5] - ‘B’","page":540,"zoom":"XYZ 68 872 null"},{"title":"2.3.5.5 3-byte VEX byte 2, bit[7] - ‘W’","page":540,"zoom":"XYZ 68 740 null"},{"title":"2.3.5.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- ‘vvvv’ the Source or Dest Register Specifier","page":540,"zoom":"XYZ 68 469 null"}]},{"title":"2.3.6 Instruction Operand Encoding and VEX.vvvv, ModR/M","page":541,"zoom":"XYZ 70 566 null","children":[{"title":"2.3.6.1 3-byte VEX byte 1, bits[4:0] - “m-mmmm”","page":542,"zoom":"XYZ 68 728 null"},{"title":"2.3.6.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- “L”","page":542,"zoom":"XYZ 68 417 null"},{"title":"2.3.6.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- “pp”","page":543,"zoom":"XYZ 70 993 null"}]},{"title":"2.3.7 The Opcode Byte","page":543,"zoom":"XYZ 70 731 null"},{"title":"2.3.8 The ModR/M, SIB, and Displacement Bytes","page":543,"zoom":"XYZ 70 635 null"},{"title":"2.3.9 The Third Source Operand (Immediate Byte)","page":543,"zoom":"XYZ 70 554 null"},{"title":"2.3.10 Intel® AVX Instructions and the Upper 128-bits of YMM registers","page":543,"zoom":"XYZ 70 458 null","children":[{"title":"2.3.10.1 Vector Length Transition and Programming Considerations","page":543,"zoom":"XYZ 70 369 null"}]},{"title":"2.3.11 Intel® AVX Instruction Length","page":544,"zoom":"XYZ 68 832 null"},{"title":"2.3.12 Vector SIB (VSIB) Memory Addressing","page":544,"zoom":"XYZ 68 719 null","children":[{"title":"2.3.12.1 64-bit Mode VSIB Memory Addressing","page":545,"zoom":"XYZ 70 357 null"}]}]},{"title":"2.4 Intel® Advanced Matrix Extensions (Intel® AMX)","page":545,"zoom":"XYZ 70 220 null"},{"title":"2.5 Intel® AVX and Intel® SSE Instruction Exception Classification","page":546,"zoom":"XYZ 68 747 null","children":[{"title":"2.5.1 Exceptions Type 1 (Aligned Memory Reference)","page":551,"zoom":"XYZ 70 1109 null"},{"title":"2.5.2 Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)","page":552,"zoom":"XYZ 68 1109 null"},{"title":"2.5.3 Exceptions Type 3 (<16 Byte Memory Argument)","page":553,"zoom":"XYZ 70 1109 null"},{"title":"2.5.4 Exceptions Type 4 (>=16 Byte Mem Arg, No Alignment, No Floating-point Exceptions)","page":554,"zoom":"XYZ 68 1109 null"},{"title":"2.5.5 Exceptions Type 5 (<16 Byte Mem Arg and No FP Exceptions)","page":555,"zoom":"XYZ 70 1109 null"},{"title":"2.5.6 Exceptions Type 6 (VEX-Encoded Instructions without Legacy SSE Analogues)","page":556,"zoom":"XYZ 68 1109 null"},{"title":"2.5.7 Exceptions Type 7 (No FP Exceptions, No Memory Arg)","page":557,"zoom":"XYZ 70 1109 null"},{"title":"2.5.8 Exceptions Type 8 (AVX and No Memory Argument)","page":557,"zoom":"XYZ 70 655 null"},{"title":"2.5.9 Exceptions Type 11 (VEX-only, Mem Arg, No AC, Floating-point Exceptions)","page":558,"zoom":"XYZ 68 1109 null"},{"title":"2.5.10 Exceptions Type 12 (VEX-only, VSIB Mem Arg, No AC, No Floating-point Exceptions)","page":559,"zoom":"XYZ 70 1109 null"}]},{"title":"2.6 VEX Encoding Support for GPR Instructions","page":559,"zoom":"XYZ 70 389 null","children":[{"title":"2.6.1 Exceptions Type 13 (VEX-Encoded GPR Instructions)","page":560,"zoom":"XYZ 68 1012 null"}]},{"title":"2.7 Intel® AVX-512 Encoding","page":560,"zoom":"XYZ 68 216 null","children":[{"title":"2.7.1 Instruction Format and EVEX","page":561,"zoom":"XYZ 70 823 null"},{"title":"2.7.2 Register Specifier Encoding and EVEX","page":563,"zoom":"XYZ 70 835 null"},{"title":"2.7.3 Opmask Register Encoding","page":564,"zoom":"XYZ 68 1109 null"},{"title":"2.7.4 Masking Support in EVEX","page":564,"zoom":"XYZ 68 660 null"},{"title":"2.7.5 Compressed Displacement (disp8*N) Support in EVEX","page":565,"zoom":"XYZ 70 1109 null"},{"title":"2.7.6 EVEX Encoding of Broadcast/Rounding/SAE Support","page":566,"zoom":"XYZ 68 957 null"},{"title":"2.7.7 Embedded Broadcast Support in EVEX","page":566,"zoom":"XYZ 68 776 null"},{"title":"2.7.8 Static Rounding Support in EVEX","page":566,"zoom":"XYZ 68 556 null"},{"title":"2.7.9 SAE Support in EVEX","page":566,"zoom":"XYZ 68 426 null"},{"title":"2.7.10 Vector Length Orthogonality","page":566,"zoom":"XYZ 68 296 null"},{"title":"2.7.11 #UD Equations for EVEX","page":567,"zoom":"XYZ 70 840 null","children":[{"title":"2.7.11.1 State Dependent #UD","page":567,"zoom":"XYZ 70 750 null"},{"title":"2.7.11.2 Opcode Independent #UD","page":567,"zoom":"XYZ 70 415 null"},{"title":"2.7.11.3 Opcode Dependent #UD","page":568,"zoom":"XYZ 68 1109 null"}]},{"title":"2.7.12 Device Not Available","page":569,"zoom":"XYZ 70 786 null"},{"title":"2.7.13 Scalar Instructions","page":569,"zoom":"XYZ 70 690 null"}]},{"title":"2.8 Exception Classifications of EVEX-Encoded instructions","page":569,"zoom":"XYZ 70 588 null","children":[{"title":"2.8.1 Exceptions Type E1 and E1NF of EVEX-Encoded Instructions","page":573,"zoom":"XYZ 70 1109 null"},{"title":"2.8.2 Exceptions Type E2 of EVEX-Encoded Instructions","page":575,"zoom":"XYZ 70 1109 null"},{"title":"2.8.3 Exceptions Type E3 and E3NF of EVEX-Encoded Instructions","page":576,"zoom":"XYZ 68 1109 null"},{"title":"2.8.4 Exceptions Type E4 and E4NF of EVEX-Encoded Instructions","page":578,"zoom":"XYZ 68 1109 null"},{"title":"2.8.5 Exceptions Type E5 and E5NF","page":580,"zoom":"XYZ 68 1109 null"},{"title":"2.8.6 Exceptions Type E6 and E6NF","page":582,"zoom":"XYZ 68 1109 null"},{"title":"2.8.7 Exceptions Type E7NM","page":584,"zoom":"XYZ 68 1109 null"},{"title":"2.8.8 Exceptions Type E9 and E9NF","page":585,"zoom":"XYZ 70 1109 null"},{"title":"2.8.9 Exceptions Type E10 and E10NF","page":587,"zoom":"XYZ 70 1109 null"},{"title":"2.8.10 Exceptions Type E11 (EVEX-only, Mem Arg, No AC, Floating-point Exceptions)","page":589,"zoom":"XYZ 70 1109 null"},{"title":"2.8.11 Exceptions Type E12 and E12NP (VSIB Mem Arg, No AC, No Floating-point Exceptions)","page":590,"zoom":"XYZ 68 1109 null"}]},{"title":"2.9 Exception Classifications of Opmask instructions, Type K20 and Type K21","page":592,"zoom":"XYZ 68 1110 null","children":[{"title":"2.9.1 Exceptions Type K20","page":592,"zoom":"XYZ 68 999 null"},{"title":"2.9.2 Exceptions Type K21","page":593,"zoom":"XYZ 70 1109 null"}]},{"title":"2.10 Intel® AMX Instruction Exception Classes","page":594,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 3 Instruction Set Reference, A-L","page":597,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Interpreting the Instruction Reference Pages","page":597,"zoom":"XYZ 68 800 null","children":[{"title":"3.1.1 Instruction Format","page":597,"zoom":"XYZ 68 695 null","children":[{"title":"3.1.1.1 Opcode Column in the Instruction Summary Table (Instructions without VEX Prefix)","page":598,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.2 Opcode Column in the Instruction Summary Table (Instructions with VEX prefix)","page":599,"zoom":"XYZ 70 704 null"},{"title":"3.1.1.3 Instruction Column in the Opcode Summary Table","page":601,"zoom":"XYZ 70 812 null"},{"title":"3.1.1.4 Operand Encoding Column in the Instruction Summary Table","page":604,"zoom":"XYZ 68 608 null"},{"title":"3.1.1.5 64/32-bit Mode Column in the Instruction Summary Table","page":604,"zoom":"XYZ 68 270 null"},{"title":"3.1.1.6 CPUID Support Column in the Instruction Summary Table","page":605,"zoom":"XYZ 70 820 null"},{"title":"3.1.1.7 Description Column in the Instruction Summary Table","page":605,"zoom":"XYZ 70 718 null"},{"title":"3.1.1.8 Description Section","page":605,"zoom":"XYZ 70 643 null"},{"title":"3.1.1.9 Operation Section","page":605,"zoom":"XYZ 70 420 null"},{"title":"3.1.1.10 Intel® C/C++ Compiler Intrinsics Equivalents Section","page":608,"zoom":"XYZ 68 501 null"},{"title":"3.1.1.11 Flags Affected Section","page":610,"zoom":"XYZ 68 436 null"},{"title":"3.1.1.12 FPU Flags Affected Section","page":610,"zoom":"XYZ 68 279 null"},{"title":"3.1.1.13 Protected Mode Exceptions Section","page":610,"zoom":"XYZ 68 187 null"},{"title":"3.1.1.14 Real-Address Mode Exceptions Section","page":611,"zoom":"XYZ 70 271 null"},{"title":"3.1.1.15 Virtual-8086 Mode Exceptions Section","page":611,"zoom":"XYZ 70 181 null"},{"title":"3.1.1.16 Floating-Point Exceptions Section","page":612,"zoom":"XYZ 68 1109 null"},{"title":"3.1.1.17 SIMD Floating-Point Exceptions Section","page":612,"zoom":"XYZ 68 704 null"},{"title":"3.1.1.18 Compatibility Mode Exceptions Section","page":612,"zoom":"XYZ 68 346 null"},{"title":"3.1.1.19 64-Bit Mode Exceptions Section","page":612,"zoom":"XYZ 68 271 null"}]}]},{"title":"3.2 Intel® AMX Considerations","page":612,"zoom":"XYZ 68 186 null","children":[{"title":"3.2.1 Implementation Parameters","page":613,"zoom":"XYZ 70 1109 null"},{"title":"3.2.2 Helper Functions","page":613,"zoom":"XYZ 70 727 null"}]},{"title":"3.3 Instructions (A-L)","page":614,"zoom":"XYZ 68 918 null","children":[{"title":"AAA—ASCII Adjust After Addition","page":615,"zoom":"XYZ 70 1109 null"},{"title":"AAD—ASCII Adjust AX Before Division","page":617,"zoom":"XYZ 70 1109 null"},{"title":"AAM—ASCII Adjust AX After Multiply","page":619,"zoom":"XYZ 70 1109 null"},{"title":"AAS—ASCII Adjust AL After Subtraction","page":621,"zoom":"XYZ 70 1109 null"},{"title":"ADC—Add With Carry","page":623,"zoom":"XYZ 70 1109 null"},{"title":"ADCX—Unsigned Integer Addition of Two Operands With Carry Flag","page":626,"zoom":"XYZ 68 1109 null"},{"title":"ADD—Add","page":628,"zoom":"XYZ 68 1109 null"},{"title":"ADDPD—Add Packed Double Precision Floating-Point Values","page":630,"zoom":"XYZ 68 1109 null"},{"title":"ADDPS—Add Packed Single Precision Floating-Point Values","page":633,"zoom":"XYZ 70 1109 null"},{"title":"ADDSD—Add Scalar Double Precision Floating-Point Values","page":636,"zoom":"XYZ 68 1109 null"},{"title":"ADDSS—Add Scalar Single Precision Floating-Point Values","page":638,"zoom":"XYZ 68 1109 null"},{"title":"ADDSUBPD—Packed Double Precision Floating-Point Add/Subtract","page":640,"zoom":"XYZ 68 1109 null"},{"title":"ADDSUBPS—Packed Single Precision Floating-Point Add/Subtract","page":642,"zoom":"XYZ 68 1109 null"},{"title":"ADOX — Unsigned Integer Addition of Two Operands With Overflow Flag","page":645,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC—Perform One Round of an AES Decryption Flow","page":647,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC128KL—Perform Ten Rounds of AES Decryption Flow With Key Locker Using 128-Bit Key","page":649,"zoom":"XYZ 70 1109 null"},{"title":"AESDEC256KL—Perform 14 Rounds of AES Decryption Flow With Key Locker Using 256-Bit Key","page":651,"zoom":"XYZ 70 1109 null"},{"title":"AESDECLAST—Perform Last Round of an AES Decryption Flow","page":653,"zoom":"XYZ 70 1109 null"},{"title":"AESDECWIDE128KL—Perform Ten Rounds of AES Decryption Flow With Key Locker on 8 Blocks Using 128-Bit Key","page":655,"zoom":"XYZ 70 1109 null"},{"title":"AESDECWIDE256KL—Perform 14 Rounds of AES Decryption Flow With Key Locker on 8 Blocks Using 256-Bit Key","page":657,"zoom":"XYZ 70 1109 null"},{"title":"AESENC—Perform One Round of an AES Encryption Flow","page":659,"zoom":"XYZ 70 1109 null"},{"title":"AESENC128KL—Perform Ten Rounds of AES Encryption Flow With Key Locker Using 128-Bit Key","page":661,"zoom":"XYZ 70 1109 null"},{"title":"AESENC256KL—Perform 14 Rounds of AES Encryption Flow With Key Locker Using 256-Bit Key","page":663,"zoom":"XYZ 70 1109 null"},{"title":"AESENCLAST—Perform Last Round of an AES Encryption Flow","page":665,"zoom":"XYZ 70 1109 null"},{"title":"AESENCWIDE128KL—Perform Ten Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 128-Bit Key","page":667,"zoom":"XYZ 70 1109 null"},{"title":"AESENCWIDE256KL—Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 256-Bit Key","page":669,"zoom":"XYZ 70 1109 null"},{"title":"AESIMC—Perform the AES InvMixColumn Transformation","page":671,"zoom":"XYZ 70 1109 null"},{"title":"AESKEYGENASSIST—AES Round Key Generation Assist","page":672,"zoom":"XYZ 68 1109 null"},{"title":"AND—Logical AND","page":674,"zoom":"XYZ 68 1109 null"},{"title":"ANDN—Logical AND NOT","page":676,"zoom":"XYZ 68 1109 null"},{"title":"ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values","page":677,"zoom":"XYZ 70 1109 null"},{"title":"ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values","page":680,"zoom":"XYZ 68 1109 null"},{"title":"ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values","page":683,"zoom":"XYZ 70 1109 null"},{"title":"ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values","page":686,"zoom":"XYZ 68 1109 null"},{"title":"ARPL—Adjust RPL Field of Segment Selector","page":689,"zoom":"XYZ 70 1109 null"},{"title":"BEXTR—Bit Field Extract","page":691,"zoom":"XYZ 70 1109 null"},{"title":"BLENDPD—Blend Packed Double Precision Floating-Point Values","page":692,"zoom":"XYZ 68 1109 null"},{"title":"BLENDPS—Blend Packed Single Precision Floating-Point Values","page":694,"zoom":"XYZ 68 1109 null"},{"title":"BLENDVPD—Variable Blend Packed Double Precision Floating-Point Values","page":696,"zoom":"XYZ 68 1109 null"},{"title":"BLENDVPS—Variable Blend Packed Single Precision Floating-Point Values","page":698,"zoom":"XYZ 68 1109 null"},{"title":"BLSI—Extract Lowest Set Isolated Bit","page":701,"zoom":"XYZ 70 1109 null"},{"title":"BLSMSK—Get Mask Up to Lowest Set Bit","page":702,"zoom":"XYZ 68 1109 null"},{"title":"BLSR—Reset Lowest Set Bit","page":703,"zoom":"XYZ 70 1109 null"},{"title":"BNDCL—Check Lower Bound","page":704,"zoom":"XYZ 68 1109 null"},{"title":"BNDCU/BNDCN—Check Upper Bound","page":706,"zoom":"XYZ 68 1109 null"},{"title":"BNDLDX—Load Extended Bounds Using Address Translation","page":708,"zoom":"XYZ 68 1109 null"},{"title":"BNDMK—Make Bounds","page":711,"zoom":"XYZ 70 1109 null"},{"title":"BNDMOV—Move Bounds","page":713,"zoom":"XYZ 70 1109 null"},{"title":"BNDSTX—Store Extended Bounds Using Address Translation","page":716,"zoom":"XYZ 68 1109 null"},{"title":"BOUND—Check Array Index Against Bounds","page":719,"zoom":"XYZ 70 1109 null"},{"title":"BSF—Bit Scan Forward","page":721,"zoom":"XYZ 70 1109 null"},{"title":"BSR—Bit Scan Reverse","page":723,"zoom":"XYZ 70 1109 null"},{"title":"BSWAP—Byte Swap","page":725,"zoom":"XYZ 70 1109 null"},{"title":"BT—Bit Test","page":726,"zoom":"XYZ 68 1109 null"},{"title":"BTC—Bit Test and Complement","page":728,"zoom":"XYZ 68 1109 null"},{"title":"BTR—Bit Test and Reset","page":730,"zoom":"XYZ 68 1109 null"},{"title":"BTS—Bit Test and Set","page":732,"zoom":"XYZ 68 1109 null"},{"title":"BZHI—Zero High Bits Starting with Specified Bit Position","page":734,"zoom":"XYZ 68 1109 null"},{"title":"CALL—Call Procedure","page":735,"zoom":"XYZ 70 1109 null"},{"title":"CBW/CWDE/CDQE—Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword","page":752,"zoom":"XYZ 68 1109 null"},{"title":"CLAC—Clear AC Flag in EFLAGS Register","page":753,"zoom":"XYZ 70 1109 null"},{"title":"CLC—Clear Carry Flag","page":754,"zoom":"XYZ 68 1109 null"},{"title":"CLD—Clear Direction Flag","page":755,"zoom":"XYZ 70 1109 null"},{"title":"CLDEMOTE—Cache Line Demote","page":756,"zoom":"XYZ 68 1109 null"},{"title":"CLFLUSH—Flush Cache Line","page":758,"zoom":"XYZ 68 1109 null"},{"title":"CLFLUSHOPT—Flush Cache Line Optimized","page":760,"zoom":"XYZ 68 1109 null"},{"title":"CLI—Clear Interrupt Flag","page":762,"zoom":"XYZ 68 1109 null"},{"title":"CLRSSBSY—Clear Busy Flag in a Supervisor Shadow Stack Token","page":764,"zoom":"XYZ 68 1109 null"},{"title":"CLTS—Clear Task-Switched Flag in CR0","page":766,"zoom":"XYZ 68 1109 null"},{"title":"CLUI—Clear User Interrupt Flag","page":767,"zoom":"XYZ 70 1109 null"},{"title":"CLWB—Cache Line Write Back","page":768,"zoom":"XYZ 68 1109 null"},{"title":"CMC—Complement Carry Flag","page":770,"zoom":"XYZ 68 1109 null"},{"title":"CMOVcc—Conditional Move","page":771,"zoom":"XYZ 70 1109 null"},{"title":"CMP—Compare Two Operands","page":775,"zoom":"XYZ 70 1109 null"},{"title":"CMPPD—Compare Packed Double Precision Floating-Point Values","page":777,"zoom":"XYZ 70 1109 null"},{"title":"CMPPS—Compare Packed Single Precision Floating-Point Values","page":784,"zoom":"XYZ 68 1109 null"},{"title":"CMPS/CMPSB/CMPSW/CMPSD/CMPSQ—Compare String Operands","page":791,"zoom":"XYZ 70 1109 null"},{"title":"CMPSD—Compare Scalar Double Precision Floating-Point Value","page":795,"zoom":"XYZ 70 1109 null"},{"title":"CMPSS—Compare Scalar Single Precision Floating-Point Value","page":799,"zoom":"XYZ 70 1109 null"},{"title":"CMPXCHG—Compare and Exchange","page":804,"zoom":"XYZ 68 1109 null"},{"title":"CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes","page":806,"zoom":"XYZ 68 1109 null"},{"title":"COMISD—Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS","page":809,"zoom":"XYZ 70 1109 null"},{"title":"COMISS—Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS","page":811,"zoom":"XYZ 70 1109 null"},{"title":"CPUID—CPU Identification","page":813,"zoom":"XYZ 70 1109 null","children":[{"title":"Basic CPUID Information","page":814,"zoom":"XYZ 157 1038 null","children":[{"title":"0H","page":814,"zoom":"XYZ 70 1014 null"},{"title":"01H","page":814,"zoom":"XYZ 70 916 null"},{"title":"02H","page":814,"zoom":"XYZ 70 653 null"},{"title":"03H","page":814,"zoom":"XYZ 70 556 null"}]},{"title":"Deterministic Cache Parameters Leaf (Initial EAX Value = 04H)","page":814,"zoom":"XYZ 157 339 null"},{"title":"MONITOR/MWAIT Leaf (Initial EAX Value = 05H)","page":815,"zoom":"XYZ 158 426 null"},{"title":"Thermal and Power Management Leaf (Initial EAX Value = 06H)","page":816,"zoom":"XYZ 157 980 null"},{"title":"Structured Extended Feature Flags Enumeration Leaf (Initial EAX Value = 07H, ECX = 0)","page":817,"zoom":"XYZ 158 829 null"},{"title":"Direct Cache Access Information Leaf (Initial EAX Value = 09H)","page":820,"zoom":"XYZ 157 320 null"},{"title":"Architectural Performance Monitoring Leaf (Initial EAX Value = 0AH)","page":821,"zoom":"XYZ 158 1041 null"},{"title":"Extended Topology Enumeration Leaf (Initial EAX Value = 0BH)","page":821,"zoom":"XYZ 158 600 null"},{"title":"Processor Extended State Enumeration Main Leaf (Initial EAX Value = 0DH, ECX = 0)","page":822,"zoom":"XYZ 157 620 null"},{"title":"Intel® Resource Director Technology (Intel® RDT) Monitoring Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 0)","page":824,"zoom":"XYZ 157 1017 null"},{"title":"Intel® Resource Director Technology (Intel® RDT) Allocation Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = 0)","page":824,"zoom":"XYZ 157 562 null"},{"title":"Intel® SGX Capability Enumeration Leaf, Sub-leaf 0 (Initial EAX Value = 12H, ECX = 0)","page":825,"zoom":"XYZ 158 472 null"},{"title":"Intel® Processor Trace Enumeration Main Leaf (Initial EAX Value = 14H, ECX = 0)","page":826,"zoom":"XYZ 157 224 null"},{"title":"Time Stamp Counter and Nominal Core Crystal Clock Information Leaf (Initial EAX Value = 15H)","page":827,"zoom":"XYZ 158 385 null"},{"title":"Processor Frequency Information Leaf (Initial EAX Value = 16H)","page":828,"zoom":"XYZ 157 1041 null"},{"title":"System-On-Chip Vendor Attribute Enumeration Main Leaf (Initial EAX Value = 17H, ECX = 0)","page":828,"zoom":"XYZ 157 693 null"},{"title":"Deterministic Address Translation Parameters Main Leaf (Initial EAX Value = 18H, ECX = 0)","page":829,"zoom":"XYZ 158 875 null"},{"title":"Key Locker Leaf (Initial EAX Value = 19H)","page":830,"zoom":"XYZ 157 412 null"},{"title":"Native Model ID Enumeration Leaf (Initial EAX Value = 1AH, ECX = 0)","page":831,"zoom":"XYZ 158 1017 null"},{"title":"PCONFIG Information Sub-leaf (Initial EAX Value = 1BH, ECX ≥ 0)","page":831,"zoom":"XYZ 158 624 null"},{"title":"Last Branch Records Information Leaf (Initial EAX Value = 1CH, ECX = 0)","page":831,"zoom":"XYZ 158 534 null"},{"title":"Tile Information Main Leaf (Initial EAX Value = 1DH, ECX = 0)","page":832,"zoom":"XYZ 157 1017 null"},{"title":"TMUL Information Main Leaf (Initial EAX Value = 1EH, ECX = 0)","page":832,"zoom":"XYZ 157 658 null"},{"title":"V2 Extended Topology Enumeration Leaf (Initial EAX Value = 1FH)","page":832,"zoom":"XYZ 157 458 null"},{"title":"Processor History Reset Sub-leaf (Initial EAX Value = 20H, ECX = 0)","page":833,"zoom":"XYZ 158 377 null"},{"title":"Unimplemented CPUID Leaf Functions","page":834,"zoom":"XYZ 157 1041 null","children":[{"title":"21H","page":834,"zoom":"XYZ 70 1017 null"},{"title":"40000000H - 4FFFFFFFH","page":834,"zoom":"XYZ 70 942 null"}]},{"title":"Extended Function CPUID Information","page":834,"zoom":"XYZ 157 880 null","children":[{"title":"80000000H","page":834,"zoom":"XYZ 70 855 null"},{"title":"80000001H","page":834,"zoom":"XYZ 70 757 null"},{"title":"80000002H","page":834,"zoom":"XYZ 70 325 null"},{"title":"80000003H","page":834,"zoom":"XYZ 70 250 null"},{"title":"80000004H","page":835,"zoom":"XYZ 71 1041 null"},{"title":"80000005H","page":835,"zoom":"XYZ 71 967 null"},{"title":"80000006H","page":835,"zoom":"XYZ 71 892 null"},{"title":"80000007H","page":835,"zoom":"XYZ 71 548 null"},{"title":"80000008H","page":835,"zoom":"XYZ 71 440 null"}]}]},{"title":"CRC32—Accumulate CRC32 Value","page":858,"zoom":"XYZ 68 1109 null"},{"title":"CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double Precision Floating-Point Values","page":861,"zoom":"XYZ 70 1109 null"},{"title":"CVTDQ2PS—Convert Packed Doubleword Integers to Packed Single Precision Floating-Point Values","page":865,"zoom":"XYZ 70 1109 null"},{"title":"CVTPD2DQ—Convert Packed Double Precision Floating-Point Values to Packed Doubleword Integers","page":868,"zoom":"XYZ 68 1109 null"},{"title":"CVTPD2PI—Convert Packed Double Precision Floating-Point Values to Packed Dword Integers","page":872,"zoom":"XYZ 68 1109 null"},{"title":"CVTPD2PS—Convert Packed Double Precision Floating-Point Values to Packed Single Precision Floating-Point Values","page":873,"zoom":"XYZ 70 1109 null"},{"title":"CVTPI2PD—Convert Packed Dword Integers to Packed Double Precision Floating-Point Values","page":877,"zoom":"XYZ 70 1109 null"},{"title":"CVTPI2PS—Convert Packed Dword Integers to Packed Single Precision Floating-Point Values","page":878,"zoom":"XYZ 68 1109 null"},{"title":"CVTPS2DQ—Convert Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":879,"zoom":"XYZ 70 1109 null"},{"title":"CVTPS2PD—Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values","page":882,"zoom":"XYZ 68 1109 null"},{"title":"CVTPS2PI—Convert Packed Single Precision Floating-Point Values to Packed Dword Integers","page":885,"zoom":"XYZ 70 1109 null"},{"title":"CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Doubleword Integer","page":886,"zoom":"XYZ 68 1109 null"},{"title":"CVTSD2SS—Convert Scalar Double Precision Floating-Point Value to Scalar Single Precision Floating-Point Value","page":888,"zoom":"XYZ 68 1109 null"},{"title":"CVTSI2SD—Convert Doubleword Integer to Scalar Double Precision Floating-Point Value","page":890,"zoom":"XYZ 68 1109 null"},{"title":"CVTSI2SS—Convert Doubleword Integer to Scalar Single Precision Floating-Point Value","page":892,"zoom":"XYZ 68 1109 null"},{"title":"CVTSS2SD—Convert Scalar Single Precision Floating-Point Value to Scalar Double Precision Floating-Point Value","page":894,"zoom":"XYZ 68 1109 null"},{"title":"CVTSS2SI—Convert Scalar Single Precision Floating-Point Value to Doubleword Integer","page":896,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPD2DQ—Convert with Truncation Packed Double Precision Floating-Point Values to Packed Doubleword Integers","page":898,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPD2PI—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Dword Integers","page":902,"zoom":"XYZ 68 1109 null"},{"title":"CVTTPS2DQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values","page":903,"zoom":"XYZ 70 1109 null"},{"title":"CVTTPS2PI—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Dword Integers","page":906,"zoom":"XYZ 68 1109 null"},{"title":"CVTTSD2SI—Convert With Truncation Scalar Double Precision Floating-Point Value to Signed Integer","page":907,"zoom":"XYZ 70 1109 null"},{"title":"CVTTSS2SI—Convert With Truncation Scalar Single Precision Floating-Point Value to Integer","page":909,"zoom":"XYZ 70 1109 null"},{"title":"CWD/CDQ/CQO—Convert Word to Doubleword/Convert Doubleword to Quadword","page":911,"zoom":"XYZ 70 1109 null"},{"title":"DAA—Decimal Adjust AL After Addition","page":912,"zoom":"XYZ 68 1109 null"},{"title":"DAS—Decimal Adjust AL After Subtraction","page":914,"zoom":"XYZ 68 1109 null"},{"title":"DEC—Decrement by 1","page":916,"zoom":"XYZ 68 1109 null"},{"title":"DIV—Unsigned Divide","page":918,"zoom":"XYZ 68 1109 null"},{"title":"DIVPD—Divide Packed Double Precision Floating-Point Values","page":921,"zoom":"XYZ 70 1109 null"},{"title":"DIVPS—Divide Packed Single Precision Floating-Point Values","page":924,"zoom":"XYZ 68 1109 null"},{"title":"DIVSD—Divide Scalar Double Precision Floating-Point Value","page":927,"zoom":"XYZ 70 1109 null"},{"title":"DIVSS—Divide Scalar Single Precision Floating-Point Values","page":929,"zoom":"XYZ 70 1109 null"},{"title":"DPPD—Dot Product of Packed Double Precision Floating-Point Values","page":931,"zoom":"XYZ 70 1109 null"},{"title":"DPPS—Dot Product of Packed Single Precision Floating-Point Values","page":933,"zoom":"XYZ 70 1109 null"},{"title":"EMMS—Empty MMX Technology State","page":936,"zoom":"XYZ 68 1109 null"},{"title":"ENCODEKEY128—Encode 128-Bit Key With Key Locker","page":937,"zoom":"XYZ 70 1109 null"},{"title":"ENCODEKEY256—Encode 256-Bit Key With Key Locker","page":939,"zoom":"XYZ 70 1109 null"},{"title":"ENDBR32—Terminate an Indirect Branch in 32-bit and Compatibility Mode","page":941,"zoom":"XYZ 70 1109 null"},{"title":"ENDBR64—Terminate an Indirect Branch in 64-bit Mode","page":942,"zoom":"XYZ 68 1109 null"},{"title":"ENTER—Make Stack Frame for Procedure Parameters","page":943,"zoom":"XYZ 70 1109 null"},{"title":"ENQCMD—Enqueue Command","page":946,"zoom":"XYZ 68 1109 null"},{"title":"ENQCMDS—Enqueue Command Supervisor","page":949,"zoom":"XYZ 70 1109 null"},{"title":"EXTRACTPS—Extract Packed Floating-Point Values","page":952,"zoom":"XYZ 68 1109 null"},{"title":"F2XM1—Compute 2x–1","page":954,"zoom":"XYZ 68 1109 null"},{"title":"FABS—Absolute Value","page":956,"zoom":"XYZ 68 1109 null"},{"title":"FADD/FADDP/FIADD—Add","page":957,"zoom":"XYZ 70 1109 null"},{"title":"FBLD—Load Binary Coded Decimal","page":960,"zoom":"XYZ 68 1109 null"},{"title":"FBSTP—Store BCD Integer and Pop","page":962,"zoom":"XYZ 68 1109 null"},{"title":"FCHS—Change Sign","page":964,"zoom":"XYZ 68 1109 null"},{"title":"FCLEX/FNCLEX—Clear Exceptions","page":966,"zoom":"XYZ 68 1109 null"},{"title":"FCMOVcc—Floating-Point Conditional Move","page":968,"zoom":"XYZ 68 1109 null"},{"title":"FCOM/FCOMP/FCOMPP—Compare Floating-Point Values","page":970,"zoom":"XYZ 68 1109 null"},{"title":"FCOMI/FCOMIP/ FUCOMI/FUCOMIP—Compare Floating-Point Values and Set EFLAGS","page":973,"zoom":"XYZ 70 1109 null"},{"title":"FCOS—Cosine","page":976,"zoom":"XYZ 68 1109 null"},{"title":"FDECSTP—Decrement Stack-Top Pointer","page":978,"zoom":"XYZ 68 1109 null"},{"title":"FDIV/FDIVP/FIDIV—Divide","page":979,"zoom":"XYZ 70 1109 null"},{"title":"FDIVR/FDIVRP/FIDIVR—Reverse Divide","page":982,"zoom":"XYZ 68 1109 null"},{"title":"FFREE—Free Floating-Point Register","page":985,"zoom":"XYZ 70 1109 null"},{"title":"FICOM/FICOMP—Compare Integer","page":986,"zoom":"XYZ 68 1109 null"},{"title":"FILD—Load Integer","page":988,"zoom":"XYZ 68 1109 null"},{"title":"FINCSTP—Increment Stack-Top Pointer","page":990,"zoom":"XYZ 68 1109 null"},{"title":"FINIT/FNINIT—Initialize Floating-Point Unit","page":991,"zoom":"XYZ 70 1109 null"},{"title":"FIST/FISTP—Store Integer","page":993,"zoom":"XYZ 70 1109 null"},{"title":"FISTTP—Store Integer With Truncation","page":996,"zoom":"XYZ 68 1109 null"},{"title":"FLD—Load Floating-Point Value","page":998,"zoom":"XYZ 68 1109 null"},{"title":"FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ—Load Constant","page":1000,"zoom":"XYZ 68 1109 null"},{"title":"FLDCW—Load x87 FPU Control Word","page":1002,"zoom":"XYZ 68 1109 null"},{"title":"FLDENV—Load x87 FPU Environment","page":1004,"zoom":"XYZ 68 1109 null"},{"title":"FMUL/FMULP/FIMUL—Multiply","page":1006,"zoom":"XYZ 68 1109 null"},{"title":"FNOP—No Operation","page":1009,"zoom":"XYZ 70 1109 null"},{"title":"FPATAN—Partial Arctangent","page":1010,"zoom":"XYZ 68 1109 null"},{"title":"FPREM—Partial Remainder","page":1012,"zoom":"XYZ 68 1109 null"},{"title":"FPREM1—Partial Remainder","page":1014,"zoom":"XYZ 68 1109 null"},{"title":"FPTAN—Partial Tangent","page":1016,"zoom":"XYZ 68 1109 null"},{"title":"FRNDINT—Round to Integer","page":1018,"zoom":"XYZ 68 1109 null"},{"title":"FRSTOR—Restore x87 FPU State","page":1019,"zoom":"XYZ 70 1109 null"},{"title":"FSAVE/FNSAVE—Store x87 FPU State","page":1021,"zoom":"XYZ 70 1109 null"},{"title":"FSCALE—Scale","page":1024,"zoom":"XYZ 68 1109 null"},{"title":"FSIN—Sine","page":1026,"zoom":"XYZ 68 1109 null"},{"title":"FSINCOS—Sine and Cosine","page":1028,"zoom":"XYZ 68 1109 null"},{"title":"FSQRT—Square Root","page":1030,"zoom":"XYZ 68 1109 null"},{"title":"FST/FSTP—Store Floating-Point Value","page":1032,"zoom":"XYZ 68 1109 null"},{"title":"FSTCW/FNSTCW—Store x87 FPU Control Word","page":1034,"zoom":"XYZ 68 1109 null"},{"title":"FSTENV/FNSTENV—Store x87 FPU Environment","page":1036,"zoom":"XYZ 68 1109 null"},{"title":"FSTSW/FNSTSW—Store x87 FPU Status Word","page":1038,"zoom":"XYZ 68 1109 null"},{"title":"FSUB/FSUBP/FISUB—Subtract","page":1040,"zoom":"XYZ 68 1109 null"},{"title":"FSUBR/FSUBRP/FISUBR—Reverse Subtract","page":1043,"zoom":"XYZ 70 1109 null"},{"title":"FTST—TEST","page":1046,"zoom":"XYZ 68 1109 null"},{"title":"FUCOM/FUCOMP/FUCOMPP—Unordered Compare Floating-Point Values","page":1048,"zoom":"XYZ 68 1109 null"},{"title":"FXAM—Examine Floating-Point","page":1050,"zoom":"XYZ 68 1109 null"},{"title":"FXCH—Exchange Register Contents","page":1052,"zoom":"XYZ 68 1109 null"},{"title":"FXRSTOR—Restore x87 FPU, MMX, XMM, and MXCSR State","page":1054,"zoom":"XYZ 68 1109 null"},{"title":"FXSAVE—Save x87 FPU, MMX Technology, and SSE State","page":1057,"zoom":"XYZ 70 1109 null"},{"title":"FXTRACT—Extract Exponent and Significand","page":1065,"zoom":"XYZ 70 1109 null"},{"title":"FYL2X—Compute y * log2x","page":1067,"zoom":"XYZ 70 1109 null"},{"title":"FYL2XP1—Compute y * log2(x +1)","page":1069,"zoom":"XYZ 70 1109 null"},{"title":"GF2P8AFFINEINVQB—Galois Field Affine Transformation Inverse","page":1071,"zoom":"XYZ 70 1109 null"},{"title":"GF2P8AFFINEQB—Galois Field Affine Transformation","page":1074,"zoom":"XYZ 68 1109 null"},{"title":"GF2P8MULB—Galois Field Multiply Bytes","page":1076,"zoom":"XYZ 68 1109 null"},{"title":"HADDPD—Packed Double Precision Floating-Point Horizontal Add","page":1078,"zoom":"XYZ 68 1109 null"},{"title":"HADDPS—Packed Single Precision Floating-Point Horizontal Add","page":1081,"zoom":"XYZ 70 1109 null"},{"title":"HLT—Halt","page":1084,"zoom":"XYZ 68 1109 null"},{"title":"HRESET—History Reset","page":1085,"zoom":"XYZ 70 1109 null"},{"title":"HSUBPD—Packed Double Precision Floating-Point Horizontal Subtract","page":1087,"zoom":"XYZ 70 1109 null"},{"title":"HSUBPS—Packed Single Precision Floating-Point Horizontal Subtract","page":1090,"zoom":"XYZ 68 1109 null"},{"title":"IDIV—Signed Divide","page":1093,"zoom":"XYZ 70 1109 null"},{"title":"IMUL—Signed Multiply","page":1096,"zoom":"XYZ 68 1109 null"},{"title":"IN—Input From Port","page":1100,"zoom":"XYZ 68 1109 null"},{"title":"INC—Increment by 1","page":1102,"zoom":"XYZ 68 1109 null"},{"title":"INCSSPD/INCSSPQ—Increment Shadow Stack Pointer","page":1104,"zoom":"XYZ 68 1109 null"},{"title":"INS/INSB/INSW/INSD—Input from Port to String","page":1106,"zoom":"XYZ 68 1109 null"},{"title":"INSERTPS—Insert Scalar Single Precision Floating-Point Value","page":1109,"zoom":"XYZ 70 1109 null"},{"title":"INT n/INTO/INT3/INT1—Call to Interrupt Procedure","page":1112,"zoom":"XYZ 68 1109 null"},{"title":"INVD—Invalidate Internal Caches","page":1127,"zoom":"XYZ 70 1109 null"},{"title":"INVLPG—Invalidate TLB Entries","page":1129,"zoom":"XYZ 70 1109 null"},{"title":"INVPCID—Invalidate Process-Context Identifier","page":1131,"zoom":"XYZ 70 1109 null"},{"title":"IRET/IRETD/IRETQ—Interrupt Return","page":1134,"zoom":"XYZ 68 1109 null"},{"title":"Jcc—Jump if Condition Is Met","page":1143,"zoom":"XYZ 70 1109 null"},{"title":"JMP—Jump","page":1148,"zoom":"XYZ 68 1109 null"},{"title":"KADDW/KADDB/KADDQ/KADDD—ADD Two Masks","page":1157,"zoom":"XYZ 70 1109 null"},{"title":"KANDW/KANDB/KANDQ/KANDD—Bitwise Logical AND Masks","page":1159,"zoom":"XYZ 70 1109 null"},{"title":"KANDNW/KANDNB/KANDNQ/KANDND—Bitwise Logical AND NOT Masks","page":1160,"zoom":"XYZ 68 1109 null"},{"title":"KMOVW/KMOVB/KMOVQ/KMOVD—Move From and to Mask Registers","page":1161,"zoom":"XYZ 70 1109 null"},{"title":"KNOTW/KNOTB/KNOTQ/KNOTD—NOT Mask Register","page":1163,"zoom":"XYZ 70 1109 null"},{"title":"KORW/KORB/KORQ/KORD—Bitwise Logical OR Masks","page":1164,"zoom":"XYZ 68 1109 null"},{"title":"KORTESTW/KORTESTB/KORTESTQ/KORTESTD—OR Masks and Set Flags","page":1165,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD—Shift Left Mask Registers","page":1167,"zoom":"XYZ 70 1109 null"},{"title":"KSHIFTRW/KSHIFTRB/KSHIFTRQ/KSHIFTRD—Shift Right Mask Registers","page":1169,"zoom":"XYZ 70 1109 null"},{"title":"KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags","page":1171,"zoom":"XYZ 70 1109 null"},{"title":"KUNPCKBW/KUNPCKWD/KUNPCKDQ—Unpack for Mask Registers","page":1173,"zoom":"XYZ 70 1109 null"},{"title":"KXNORW/KXNORB/KXNORQ/KXNORD—Bitwise Logical XNOR Masks","page":1174,"zoom":"XYZ 68 1109 null"},{"title":"KXORW/KXORB/KXORQ/KXORD—Bitwise Logical XOR Masks","page":1175,"zoom":"XYZ 70 1109 null"},{"title":"LAHF—Load Status Flags Into AH Register","page":1176,"zoom":"XYZ 68 1109 null"},{"title":"LAR—Load Access Rights Byte","page":1177,"zoom":"XYZ 70 1109 null"},{"title":"LDDQU—Load Unaligned Integer 128 Bits","page":1180,"zoom":"XYZ 68 1109 null"},{"title":"LDMXCSR—Load MXCSR Register","page":1182,"zoom":"XYZ 68 1109 null"},{"title":"LDS/LES/LFS/LGS/LSS—Load Far Pointer","page":1183,"zoom":"XYZ 70 1109 null"},{"title":"LDTILECFG—Load Tile Configuration","page":1187,"zoom":"XYZ 70 1109 null"},{"title":"LEA—Load Effective Address","page":1190,"zoom":"XYZ 68 1109 null"},{"title":"LEAVE—High Level Procedure Exit","page":1192,"zoom":"XYZ 68 1109 null"},{"title":"LFENCE—Load Fence","page":1194,"zoom":"XYZ 68 1109 null"},{"title":"LGDT/LIDT—Load Global/Interrupt Descriptor Table Register","page":1195,"zoom":"XYZ 70 1109 null"},{"title":"LLDT—Load Local Descriptor Table Register","page":1198,"zoom":"XYZ 68 1109 null"},{"title":"LMSW—Load Machine Status Word","page":1200,"zoom":"XYZ 68 1109 null"},{"title":"LOADIWKEY—Load Internal Wrapping Key With Key Locker","page":1202,"zoom":"XYZ 68 1109 null"},{"title":"LOCK—Assert LOCK# Signal Prefix","page":1205,"zoom":"XYZ 70 1109 null"},{"title":"LODS/LODSB/LODSW/LODSD/LODSQ—Load String","page":1207,"zoom":"XYZ 70 1109 null"},{"title":"LOOP/LOOPcc—Loop According to ECX Counter","page":1210,"zoom":"XYZ 68 1109 null"},{"title":"LSL—Load Segment Limit","page":1213,"zoom":"XYZ 70 1109 null"},{"title":"LTR—Load Task Register","page":1216,"zoom":"XYZ 68 1109 null"},{"title":"LZCNT—Count the Number of Leading Zero Bits","page":1218,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 4 Instruction Set Reference, M-U","page":1221,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM","page":1221,"zoom":"XYZ 68 1009 null","children":[{"title":"4.1.1 General Description","page":1221,"zoom":"XYZ 68 863 null"},{"title":"4.1.2 Source Data Format","page":1222,"zoom":"XYZ 68 1109 null"},{"title":"4.1.3 Aggregation Operation","page":1222,"zoom":"XYZ 68 795 null"},{"title":"4.1.4 Polarity","page":1223,"zoom":"XYZ 70 539 null"},{"title":"4.1.5 Output Selection","page":1224,"zoom":"XYZ 68 1109 null"},{"title":"4.1.6 Valid/Invalid Override of Comparisons","page":1224,"zoom":"XYZ 68 681 null"},{"title":"4.1.7 Summary of Im8 Control byte","page":1225,"zoom":"XYZ 70 1109 null"},{"title":"4.1.8 Diagram Comparison and Aggregation Process","page":1226,"zoom":"XYZ 68 1109 null"}]},{"title":"4.2 Common Transformation and Primitive Functions for SHA1XXX and SHA256XXX","page":1226,"zoom":"XYZ 68 514 null"},{"title":"4.3 Instructions (M-U)","page":1227,"zoom":"XYZ 70 352 null","children":[{"title":"MASKMOVDQU—Store Selected Bytes of Double Quadword","page":1228,"zoom":"XYZ 68 1109 null"},{"title":"MASKMOVQ—Store Selected Bytes of Quadword","page":1230,"zoom":"XYZ 68 1109 null"},{"title":"MAXPD—Maximum of Packed Double Precision Floating-Point Values","page":1232,"zoom":"XYZ 68 1109 null"},{"title":"MAXPS—Maximum of Packed Single Precision Floating-Point Values","page":1235,"zoom":"XYZ 70 1109 null"},{"title":"MAXSD—Return Maximum Scalar Double Precision Floating-Point Value","page":1238,"zoom":"XYZ 68 1109 null"},{"title":"MAXSS—Return Maximum Scalar Single Precision Floating-Point Value","page":1240,"zoom":"XYZ 68 1109 null"},{"title":"MFENCE—Memory Fence","page":1242,"zoom":"XYZ 68 1109 null"},{"title":"MINPD—Minimum of Packed Double Precision Floating-Point Values","page":1243,"zoom":"XYZ 70 1109 null"},{"title":"MINPS—Minimum of Packed Single Precision Floating-Point Values","page":1246,"zoom":"XYZ 68 1109 null"},{"title":"MINSD—Return Minimum Scalar Double Precision Floating-Point Value","page":1249,"zoom":"XYZ 70 1109 null"},{"title":"MINSS—Return Minimum Scalar Single Precision Floating-Point Value","page":1251,"zoom":"XYZ 70 1109 null"},{"title":"MONITOR—Set Up Monitor Address","page":1253,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move","page":1255,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move to/from Control Registers","page":1259,"zoom":"XYZ 70 1109 null"},{"title":"MOV—Move to/from Debug Registers","page":1262,"zoom":"XYZ 68 1109 null"},{"title":"MOVAPD—Move Aligned Packed Double Precision Floating-Point Values","page":1264,"zoom":"XYZ 68 1109 null"},{"title":"MOVAPS—Move Aligned Packed Single Precision Floating-Point Values","page":1268,"zoom":"XYZ 68 1109 null"},{"title":"MOVBE—Move Data After Swapping Bytes","page":1272,"zoom":"XYZ 68 1109 null"},{"title":"MOVD/MOVQ—Move Doubleword/Move Quadword","page":1275,"zoom":"XYZ 70 1109 null"},{"title":"MOVDDUP—Replicate Double Precision Floating-Point Values","page":1278,"zoom":"XYZ 68 1109 null"},{"title":"MOVDIRI—Move Doubleword as Direct Store","page":1281,"zoom":"XYZ 70 1109 null"},{"title":"MOVDIR64B—Move 64 Bytes as Direct Store","page":1283,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQA,VMOVDQA32/64—Move Aligned Packed Integer Values","page":1285,"zoom":"XYZ 70 1109 null"},{"title":"MOVDQU,VMOVDQU8/16/32/64—Move Unaligned Packed Integer Values","page":1290,"zoom":"XYZ 68 1109 null"},{"title":"MOVDQ2Q—Move Quadword from XMM to MMX Technology Register","page":1297,"zoom":"XYZ 70 1109 null"},{"title":"MOVHLPS—Move Packed Single Precision Floating-Point Values High to Low","page":1298,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPD—Move High Packed Double Precision Floating-Point Value","page":1300,"zoom":"XYZ 68 1109 null"},{"title":"MOVHPS—Move High Packed Single Precision Floating-Point Values","page":1302,"zoom":"XYZ 68 1109 null"},{"title":"MOVLHPS—Move Packed Single Precision Floating-Point Values Low to High","page":1304,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPD—Move Low Packed Double Precision Floating-Point Value","page":1306,"zoom":"XYZ 68 1109 null"},{"title":"MOVLPS—Move Low Packed Single Precision Floating-Point Values","page":1308,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPD—Extract Packed Double Precision Floating-Point Sign Mask","page":1310,"zoom":"XYZ 68 1109 null"},{"title":"MOVMSKPS—Extract Packed Single Precision Floating-Point Sign Mask","page":1312,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQA—Load Double Quadword Non-Temporal Aligned Hint","page":1314,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTDQ—Store Packed Integers Using Non-Temporal Hint","page":1316,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTI—Store Doubleword Using Non-Temporal Hint","page":1318,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPD—Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint","page":1320,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTPS—Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint","page":1322,"zoom":"XYZ 68 1109 null"},{"title":"MOVNTQ—Store of Quadword Using Non-Temporal Hint","page":1324,"zoom":"XYZ 68 1109 null"},{"title":"MOVQ—Move Quadword","page":1325,"zoom":"XYZ 70 1109 null"},{"title":"MOVQ2DQ—Move Quadword from MMX Technology to XMM Register","page":1328,"zoom":"XYZ 68 1109 null"},{"title":"MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data From String to String","page":1330,"zoom":"XYZ 68 1109 null"},{"title":"MOVSD—Move or Merge Scalar Double Precision Floating-Point Value","page":1334,"zoom":"XYZ 68 1109 null"},{"title":"MOVSHDUP—Replicate Single Precision Floating-Point Values","page":1337,"zoom":"XYZ 70 1109 null"},{"title":"MOVSLDUP—Replicate Single Precision Floating-Point Values","page":1340,"zoom":"XYZ 68 1109 null"},{"title":"MOVSS—Move or Merge Scalar Single Precision Floating-Point Value","page":1343,"zoom":"XYZ 70 1109 null"},{"title":"MOVSX/MOVSXD—Move With Sign-Extension","page":1346,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPD—Move Unaligned Packed Double Precision Floating-Point Values","page":1348,"zoom":"XYZ 68 1109 null"},{"title":"MOVUPS—Move Unaligned Packed Single Precision Floating-Point Values","page":1352,"zoom":"XYZ 68 1109 null"},{"title":"MOVZX—Move With Zero-Extend","page":1356,"zoom":"XYZ 68 1109 null"},{"title":"MPSADBW—Compute Multiple Packed Sums of Absolute Difference","page":1358,"zoom":"XYZ 68 1109 null"},{"title":"MUL—Unsigned Multiply","page":1366,"zoom":"XYZ 68 1109 null"},{"title":"MULPD—Multiply Packed Double Precision Floating-Point Values","page":1368,"zoom":"XYZ 68 1109 null"},{"title":"MULPS—Multiply Packed Single Precision Floating-Point Values","page":1371,"zoom":"XYZ 70 1109 null"},{"title":"MULSD—Multiply Scalar Double Precision Floating-Point Value","page":1374,"zoom":"XYZ 68 1109 null"},{"title":"MULSS—Multiply Scalar Single Precision Floating-Point Values","page":1376,"zoom":"XYZ 68 1109 null"},{"title":"MULX—Unsigned Multiply Without Affecting Flags","page":1378,"zoom":"XYZ 68 1109 null"},{"title":"MWAIT—Monitor Wait","page":1380,"zoom":"XYZ 68 1109 null"},{"title":"NEG—Two's Complement Negation","page":1383,"zoom":"XYZ 70 1109 null"},{"title":"NOP—No Operation","page":1385,"zoom":"XYZ 70 1109 null"},{"title":"NOT—One's Complement Negation","page":1386,"zoom":"XYZ 68 1109 null"},{"title":"OR—Logical Inclusive OR","page":1388,"zoom":"XYZ 68 1109 null"},{"title":"ORPD—Bitwise Logical OR of Packed Double Precision Floating-Point Values","page":1390,"zoom":"XYZ 68 1109 null"},{"title":"ORPS—Bitwise Logical OR of Packed Single Precision Floating-Point Values","page":1393,"zoom":"XYZ 70 1109 null"},{"title":"OUT—Output to Port","page":1396,"zoom":"XYZ 68 1109 null"},{"title":"OUTS/OUTSB/OUTSW/OUTSD—Output String to Port","page":1398,"zoom":"XYZ 68 1109 null"},{"title":"PABSB/PABSW/PABSD/PABSQ—Packed Absolute Value","page":1402,"zoom":"XYZ 68 1109 null"},{"title":"PACKSSWB/PACKSSDW—Pack With Signed Saturation","page":1408,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSDW—Pack With Unsigned Saturation","page":1416,"zoom":"XYZ 68 1109 null"},{"title":"PACKUSWB—Pack With Unsigned Saturation","page":1421,"zoom":"XYZ 70 1109 null"},{"title":"PADDB/PADDW/PADDD/PADDQ—Add Packed Integers","page":1426,"zoom":"XYZ 68 1109 null"},{"title":"PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation","page":1433,"zoom":"XYZ 70 1109 null"},{"title":"PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation","page":1437,"zoom":"XYZ 70 1109 null"},{"title":"PALIGNR—Packed Align Right","page":1441,"zoom":"XYZ 70 1109 null"},{"title":"PAND—Logical AND","page":1444,"zoom":"XYZ 68 1109 null"},{"title":"PANDN—Logical AND NOT","page":1447,"zoom":"XYZ 70 1109 null"},{"title":"PAUSE—Spin Loop Hint","page":1450,"zoom":"XYZ 68 1109 null"},{"title":"PAVGB/PAVGW—Average Packed Integers","page":1451,"zoom":"XYZ 70 1109 null"},{"title":"PBLENDVB—Variable Blend Packed Bytes","page":1455,"zoom":"XYZ 70 1109 null"},{"title":"PBLENDW—Blend Packed Words","page":1459,"zoom":"XYZ 70 1109 null"},{"title":"PCLMULQDQ—Carry-Less Multiplication Quadword","page":1462,"zoom":"XYZ 68 1109 null"},{"title":"PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal","page":1465,"zoom":"XYZ 70 1109 null"},{"title":"PCMPEQQ—Compare Packed Qword Data for Equal","page":1471,"zoom":"XYZ 70 1109 null"},{"title":"PCMPESTRI—Packed Compare Explicit Length Strings, Return Index","page":1474,"zoom":"XYZ 68 1109 null"},{"title":"PCMPESTRM—Packed Compare Explicit Length Strings, Return Mask","page":1476,"zoom":"XYZ 68 1109 null"},{"title":"PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than","page":1478,"zoom":"XYZ 68 1109 null"},{"title":"PCMPGTQ—Compare Packed Data for Greater Than","page":1484,"zoom":"XYZ 68 1109 null"},{"title":"PCMPISTRI—Packed Compare Implicit Length Strings, Return Index","page":1487,"zoom":"XYZ 70 1109 null"},{"title":"PCMPISTRM—Packed Compare Implicit Length Strings, Return Mask","page":1489,"zoom":"XYZ 70 1109 null"},{"title":"PCONFIG—Platform Configuration","page":1491,"zoom":"XYZ 70 1109 null"},{"title":"PDEP—Parallel Bits Deposit","page":1497,"zoom":"XYZ 70 1109 null"},{"title":"PEXT—Parallel Bits Extract","page":1499,"zoom":"XYZ 70 1109 null"},{"title":"PEXTRB/PEXTRD/PEXTRQ—Extract Byte/Dword/Qword","page":1501,"zoom":"XYZ 70 1109 null"},{"title":"PEXTRW—Extract Word","page":1504,"zoom":"XYZ 68 1109 null"},{"title":"PHADDW/PHADDD—Packed Horizontal Add","page":1507,"zoom":"XYZ 70 1109 null"},{"title":"PHADDSW—Packed Horizontal Add and Saturate","page":1511,"zoom":"XYZ 70 1109 null"},{"title":"PHMINPOSUW—Packed Horizontal Word Minimum","page":1513,"zoom":"XYZ 70 1109 null"},{"title":"PHSUBW/PHSUBD—Packed Horizontal Subtract","page":1515,"zoom":"XYZ 70 1109 null"},{"title":"PHSUBSW—Packed Horizontal Subtract and Saturate","page":1518,"zoom":"XYZ 68 1109 null"},{"title":"PINSRB/PINSRD/PINSRQ—Insert Byte/Dword/Qword","page":1520,"zoom":"XYZ 68 1109 null"},{"title":"PINSRW—Insert Word","page":1523,"zoom":"XYZ 70 1109 null"},{"title":"PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes","page":1525,"zoom":"XYZ 70 1109 null"},{"title":"PMADDWD—Multiply and Add Packed Integers","page":1528,"zoom":"XYZ 68 1109 null"},{"title":"PMAXSB/PMAXSW/PMAXSD/PMAXSQ—Maximum of Packed Signed Integers","page":1531,"zoom":"XYZ 70 1109 null"},{"title":"PMAXUB/PMAXUW—Maximum of Packed Unsigned Integers","page":1538,"zoom":"XYZ 68 1109 null"},{"title":"PMAXUD/PMAXUQ—Maximum of Packed Unsigned Integers","page":1543,"zoom":"XYZ 70 1109 null"},{"title":"PMINSB/PMINSW—Minimum of Packed Signed Integers","page":1547,"zoom":"XYZ 70 1109 null"},{"title":"PMINSD/PMINSQ—Minimum of Packed Signed Integers","page":1552,"zoom":"XYZ 68 1109 null"},{"title":"PMINUB/PMINUW—Minimum of Packed Unsigned Integers","page":1556,"zoom":"XYZ 68 1109 null"},{"title":"PMINUD/PMINUQ—Minimum of Packed Unsigned Integers","page":1561,"zoom":"XYZ 70 1109 null"},{"title":"PMOVMSKB—Move Byte Mask","page":1565,"zoom":"XYZ 70 1109 null"},{"title":"PMOVSX—Packed Move With Sign Extend","page":1567,"zoom":"XYZ 70 1109 null"},{"title":"PMOVZX—Packed Move With Zero Extend","page":1576,"zoom":"XYZ 68 1109 null"},{"title":"PMULDQ—Multiply Packed Doubleword Integers","page":1586,"zoom":"XYZ 68 1109 null"},{"title":"PMULHRSW—Packed Multiply High With Round and Scale","page":1589,"zoom":"XYZ 70 1109 null"},{"title":"PMULHUW—Multiply Packed Unsigned Integers and Store High Result","page":1593,"zoom":"XYZ 70 1109 null"},{"title":"PMULHW—Multiply Packed Signed Integers and Store High Result","page":1597,"zoom":"XYZ 70 1109 null"},{"title":"PMULLD/PMULLQ—Multiply Packed Integers and Store Low Result","page":1601,"zoom":"XYZ 70 1109 null"},{"title":"PMULLW—Multiply Packed Signed Integers and Store Low Result","page":1605,"zoom":"XYZ 70 1109 null"},{"title":"PMULUDQ—Multiply Packed Unsigned Doubleword Integers","page":1609,"zoom":"XYZ 70 1109 null"},{"title":"POP—Pop a Value From the Stack","page":1612,"zoom":"XYZ 68 1109 null"},{"title":"POPA/POPAD—Pop All General-Purpose Registers","page":1617,"zoom":"XYZ 70 1109 null"},{"title":"POPCNT—Return the Count of Number of Bits Set to 1","page":1619,"zoom":"XYZ 70 1109 null"},{"title":"POPF/POPFD/POPFQ—Pop Stack Into EFLAGS Register","page":1621,"zoom":"XYZ 70 1109 null"},{"title":"POR—Bitwise Logical OR","page":1625,"zoom":"XYZ 70 1109 null"},{"title":"PREFETCHh—Prefetch Data Into Caches","page":1628,"zoom":"XYZ 68 1109 null"},{"title":"PREFETCHW—Prefetch Data Into Caches in Anticipation of a Write","page":1630,"zoom":"XYZ 68 1109 null"},{"title":"PSADBW—Compute Sum of Absolute Differences","page":1632,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFB—Packed Shuffle Bytes","page":1636,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFD—Shuffle Packed Doublewords","page":1640,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFHW—Shuffle Packed High Words","page":1644,"zoom":"XYZ 68 1109 null"},{"title":"PSHUFLW—Shuffle Packed Low Words","page":1647,"zoom":"XYZ 70 1109 null"},{"title":"PSHUFW—Shuffle Packed Words","page":1650,"zoom":"XYZ 68 1109 null"},{"title":"PSIGNB/PSIGNW/PSIGND—Packed SIGN","page":1651,"zoom":"XYZ 70 1109 null"},{"title":"PSLLDQ—Shift Double Quadword Left Logical","page":1655,"zoom":"XYZ 70 1109 null"},{"title":"PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical","page":1657,"zoom":"XYZ 70 1109 null"},{"title":"PSRAW/PSRAD/PSRAQ—Shift Packed Data Right Arithmetic","page":1669,"zoom":"XYZ 70 1109 null"},{"title":"PSRLDQ—Shift Double Quadword Right Logical","page":1679,"zoom":"XYZ 70 1109 null"},{"title":"PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical","page":1681,"zoom":"XYZ 70 1109 null"},{"title":"PSUBB/PSUBW/PSUBD—Subtract Packed Integers","page":1693,"zoom":"XYZ 70 1109 null"},{"title":"PSUBQ—Subtract Packed Quadword Integers","page":1701,"zoom":"XYZ 70 1109 null"},{"title":"PSUBSB/PSUBSW—Subtract Packed Signed Integers With Signed Saturation","page":1704,"zoom":"XYZ 68 1109 null"},{"title":"PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers With Unsigned Saturation","page":1708,"zoom":"XYZ 68 1109 null"},{"title":"PTEST—Logical Compare","page":1712,"zoom":"XYZ 68 1109 null"},{"title":"PTWRITE—Write Data to a Processor Trace Packet","page":1714,"zoom":"XYZ 68 1109 null"},{"title":"PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data","page":1716,"zoom":"XYZ 68 1109 null"},{"title":"PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data","page":1726,"zoom":"XYZ 68 1109 null"},{"title":"PUSH—Push Word, Doubleword, or Quadword Onto the Stack","page":1736,"zoom":"XYZ 68 1109 null"},{"title":"PUSHA/PUSHAD—Push All General-Purpose Registers","page":1739,"zoom":"XYZ 70 1109 null"},{"title":"PUSHF/PUSHFD/PUSHFQ—Push EFLAGS Register Onto the Stack","page":1741,"zoom":"XYZ 70 1109 null"},{"title":"PXOR—Logical Exclusive OR","page":1743,"zoom":"XYZ 70 1109 null"},{"title":"RCL/RCR/ROL/ROR—Rotate","page":1746,"zoom":"XYZ 68 1109 null"},{"title":"RCPPS—Compute Reciprocals of Packed Single Precision Floating-Point Values","page":1751,"zoom":"XYZ 70 1109 null"},{"title":"RCPSS—Compute Reciprocal of Scalar Single Precision Floating-Point Values","page":1753,"zoom":"XYZ 70 1109 null"},{"title":"RDFSBASE/RDGSBASE—Read FS/GS Segment Base","page":1755,"zoom":"XYZ 70 1109 null"},{"title":"RDMSR—Read From Model Specific Register","page":1757,"zoom":"XYZ 70 1109 null"},{"title":"RDPID—Read Processor ID","page":1759,"zoom":"XYZ 70 1109 null"},{"title":"RDPKRU—Read Protection Key Rights for User Pages","page":1760,"zoom":"XYZ 68 1109 null"},{"title":"RDPMC—Read Performance-Monitoring Counters","page":1762,"zoom":"XYZ 68 1109 null"},{"title":"RDRAND—Read Random Number","page":1764,"zoom":"XYZ 68 1109 null"},{"title":"RDSEED—Read Random SEED","page":1766,"zoom":"XYZ 68 1109 null"},{"title":"RDSSPD/RDSSPQ—Read Shadow Stack Pointer","page":1768,"zoom":"XYZ 68 1109 null"},{"title":"RDTSC—Read Time-Stamp Counter","page":1770,"zoom":"XYZ 68 1109 null"},{"title":"RDTSCP—Read Time-Stamp Counter and Processor ID","page":1772,"zoom":"XYZ 68 1109 null"},{"title":"REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix","page":1774,"zoom":"XYZ 68 1109 null"},{"title":"RET—Return From Procedure","page":1778,"zoom":"XYZ 68 1109 null"},{"title":"RORX — Rotate Right Logical Without Affecting Flags","page":1791,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDPD—Round Packed Double Precision Floating-Point Values","page":1792,"zoom":"XYZ 68 1109 null"},{"title":"ROUNDPS—Round Packed Single Precision Floating-Point Values","page":1795,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDSD—Round Scalar Double Precision Floating-Point Values","page":1797,"zoom":"XYZ 70 1109 null"},{"title":"ROUNDSS—Round Scalar Single Precision Floating-Point Values","page":1799,"zoom":"XYZ 70 1109 null"},{"title":"RSM—Resume From System Management Mode","page":1801,"zoom":"XYZ 70 1109 null"},{"title":"RSQRTPS—Compute Reciprocals of Square Roots of Packed Single Precision Floating-Point Values","page":1803,"zoom":"XYZ 70 1109 null"},{"title":"RSQRTSS—Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value","page":1805,"zoom":"XYZ 70 1109 null"},{"title":"RSTORSSP—Restore Saved Shadow Stack Pointer","page":1807,"zoom":"XYZ 70 1109 null"},{"title":"SAHF—Store AH Into Flags","page":1810,"zoom":"XYZ 68 1109 null"},{"title":"SAL/SAR/SHL/SHR—Shift","page":1812,"zoom":"XYZ 68 1109 null"},{"title":"SARX/SHLX/SHRX—Shift Without Affecting Flags","page":1817,"zoom":"XYZ 70 1109 null"},{"title":"SAVEPREVSSP—Save Previous Shadow Stack Pointer","page":1819,"zoom":"XYZ 70 1109 null"},{"title":"SBB—Integer Subtraction With Borrow","page":1821,"zoom":"XYZ 70 1109 null"},{"title":"SCAS/SCASB/SCASW/SCASD—Scan String","page":1824,"zoom":"XYZ 68 1109 null"},{"title":"SENDUIPI—Send User Interprocessor Interrupt","page":1828,"zoom":"XYZ 68 1109 null"},{"title":"SERIALIZE—Serialize Instruction Execution","page":1830,"zoom":"XYZ 68 1109 null"},{"title":"SETcc—Set Byte on Condition","page":1831,"zoom":"XYZ 70 1109 null"},{"title":"SETSSBSY—Mark Shadow Stack Busy","page":1834,"zoom":"XYZ 68 1109 null"},{"title":"SFENCE—Store Fence","page":1836,"zoom":"XYZ 68 1109 null"},{"title":"SGDT—Store Global Descriptor Table Register","page":1837,"zoom":"XYZ 70 1109 null"},{"title":"SHA1RNDS4—Perform Four Rounds of SHA1 Operation","page":1839,"zoom":"XYZ 70 1109 null"},{"title":"SHA1NEXTE—Calculate SHA1 State Variable E After Four Rounds","page":1841,"zoom":"XYZ 70 1109 null"},{"title":"SHA1MSG1—Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords","page":1842,"zoom":"XYZ 68 1109 null"},{"title":"SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords","page":1843,"zoom":"XYZ 70 1109 null"},{"title":"SHA256RNDS2—Perform Two Rounds of SHA256 Operation","page":1844,"zoom":"XYZ 68 1109 null"},{"title":"SHA256MSG1—Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords","page":1846,"zoom":"XYZ 68 1109 null"},{"title":"SHA256MSG2—Perform a Final Calculation for the Next Four SHA256 Message Dwords","page":1847,"zoom":"XYZ 70 1109 null"},{"title":"SHLD—Double Precision Shift Left","page":1848,"zoom":"XYZ 68 1109 null"},{"title":"SHRD—Double Precision Shift Right","page":1851,"zoom":"XYZ 70 1109 null"},{"title":"SHUFPD—Packed Interleave Shuffle of Pairs of Double Precision Floating-Point Values","page":1854,"zoom":"XYZ 68 1109 null"},{"title":"SHUFPS—Packed Interleave Shuffle of Quadruplets of Single Precision Floating-Point Values","page":1859,"zoom":"XYZ 70 1109 null"},{"title":"SIDT—Store Interrupt Descriptor Table Register","page":1863,"zoom":"XYZ 70 1109 null"},{"title":"SLDT—Store Local Descriptor Table Register","page":1865,"zoom":"XYZ 70 1109 null"},{"title":"SMSW—Store Machine Status Word","page":1867,"zoom":"XYZ 70 1109 null"},{"title":"SQRTPD—Square Root of Double Precision Floating-Point Values","page":1869,"zoom":"XYZ 70 1109 null"},{"title":"SQRTPS—Square Root of Single Precision Floating-Point Values","page":1872,"zoom":"XYZ 68 1109 null"},{"title":"SQRTSD—Compute Square Root of Scalar Double Precision Floating-Point Value","page":1875,"zoom":"XYZ 70 1109 null"},{"title":"SQRTSS—Compute Square Root of Scalar Single Precision Value","page":1877,"zoom":"XYZ 70 1109 null"},{"title":"STAC—Set AC Flag in EFLAGS Register","page":1879,"zoom":"XYZ 70 1109 null"},{"title":"STC—Set Carry Flag","page":1880,"zoom":"XYZ 68 1109 null"},{"title":"STD—Set Direction Flag","page":1881,"zoom":"XYZ 70 1109 null"},{"title":"STI—Set Interrupt Flag","page":1882,"zoom":"XYZ 68 1109 null"},{"title":"STMXCSR—Store MXCSR Register State","page":1884,"zoom":"XYZ 68 1109 null"},{"title":"STOS/STOSB/STOSW/STOSD/STOSQ—Store String","page":1885,"zoom":"XYZ 70 1109 null"},{"title":"STR—Store Task Register","page":1888,"zoom":"XYZ 68 1109 null"},{"title":"STTILECFG—Store Tile Configuration","page":1890,"zoom":"XYZ 68 1109 null"},{"title":"STUI—Set User Interrupt Flag","page":1892,"zoom":"XYZ 68 1109 null"},{"title":"SUB—Subtract","page":1893,"zoom":"XYZ 70 1109 null"},{"title":"SUBPD—Subtract Packed Double Precision Floating-Point Values","page":1895,"zoom":"XYZ 70 1109 null"},{"title":"SUBPS—Subtract Packed Single Precision Floating-Point Values","page":1898,"zoom":"XYZ 68 1109 null"},{"title":"SUBSD—Subtract Scalar Double Precision Floating-Point Value","page":1901,"zoom":"XYZ 70 1109 null"},{"title":"SUBSS—Subtract Scalar Single Precision Floating-Point Value","page":1903,"zoom":"XYZ 70 1109 null"},{"title":"SWAPGS—Swap GS Base Register","page":1905,"zoom":"XYZ 70 1109 null"},{"title":"SYSCALL—Fast System Call","page":1907,"zoom":"XYZ 70 1109 null"},{"title":"SYSENTER—Fast System Call","page":1910,"zoom":"XYZ 68 1109 null"},{"title":"SYSEXIT—Fast Return from Fast System Call","page":1913,"zoom":"XYZ 70 1109 null"},{"title":"SYSRET—Return From Fast System Call","page":1916,"zoom":"XYZ 68 1109 null"},{"title":"TDPBF16PS—Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile","page":1919,"zoom":"XYZ 70 1109 null"},{"title":"TDPBSSD/TDPBSUD/TDPBUSD/TDPBUUD—Dot Product of Signed/Unsigned Bytes with Dword Accumulation","page":1921,"zoom":"XYZ 70 1109 null"},{"title":"TEST—Logical Compare","page":1923,"zoom":"XYZ 70 1109 null"},{"title":"TESTUI—Determine User Interrupt Flag","page":1925,"zoom":"XYZ 70 1109 null"},{"title":"TILELOADD/TILELOADDT1—Load Tile","page":1926,"zoom":"XYZ 68 1109 null"},{"title":"TILERELEASE—Release Tile","page":1928,"zoom":"XYZ 68 1109 null"},{"title":"TILESTORED—Store Tile","page":1929,"zoom":"XYZ 70 1109 null"},{"title":"TILEZERO—Zero Tile","page":1930,"zoom":"XYZ 68 1109 null"},{"title":"TPAUSE—Timed PAUSE","page":1931,"zoom":"XYZ 70 1109 null"},{"title":"TZCNT—Count the Number of Trailing Zero Bits","page":1933,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISD—Unordered Compare Scalar Double Precision Floating-Point Values and Set EFLAGS","page":1935,"zoom":"XYZ 70 1109 null"},{"title":"UCOMISS—Unordered Compare Scalar Single Precision Floating-Point Values and Set EFLAGS","page":1937,"zoom":"XYZ 70 1109 null"},{"title":"UD—Undefined Instruction","page":1939,"zoom":"XYZ 70 1109 null"},{"title":"UIRET—User-Interrupt Return","page":1940,"zoom":"XYZ 68 1109 null"},{"title":"UMONITOR—User Level Set Up Monitor Address","page":1942,"zoom":"XYZ 68 1109 null"},{"title":"UMWAIT—User Level Monitor Wait","page":1944,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values","page":1946,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKHPS—Unpack and Interleave High Packed Single Precision Floating-Point Values","page":1950,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values","page":1954,"zoom":"XYZ 68 1109 null"},{"title":"UNPCKLPS—Unpack and Interleave Low Packed Single Precision Floating-Point Values","page":1958,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 5 Instruction Set Reference, V","page":1963,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 Ternary Bit Vector Logic Table","page":1963,"zoom":"XYZ 68 1009 null"},{"title":"5.2 Instructions (V)","page":1966,"zoom":"XYZ 68 1110 null","children":[{"title":"VADDPH—Add Packed FP16 Values","page":1967,"zoom":"XYZ 70 1109 null"},{"title":"VADDSH—Add Scalar FP16 Values","page":1969,"zoom":"XYZ 70 1109 null"},{"title":"VALIGND/VALIGNQ—Align Doubleword/Quadword Vectors","page":1970,"zoom":"XYZ 68 1109 null"},{"title":"VBLENDMPD/VBLENDMPS—Blend Float64/Float32 Vectors Using an OpMask Control","page":1973,"zoom":"XYZ 70 1109 null"},{"title":"VBROADCAST—Load with Broadcast Floating-Point Data","page":1975,"zoom":"XYZ 70 1109 null"},{"title":"VCMPPH—Compare Packed FP16 Values","page":1983,"zoom":"XYZ 70 1109 null"},{"title":"VCMPSH—Compare Scalar FP16 Values","page":1985,"zoom":"XYZ 70 1109 null"},{"title":"VCOMISH—Compare Scalar Ordered FP16 Values and Set EFLAGS","page":1987,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPD—Store Sparse Packed Double Precision Floating-Point Values Into Dense Memory","page":1989,"zoom":"XYZ 70 1109 null"},{"title":"VCOMPRESSPS—Store Sparse Packed Single Precision Floating-Point Values Into Dense Memory","page":1991,"zoom":"XYZ 70 1109 null"},{"title":"VCVTDQ2PH—Convert Packed Signed Doubleword Integers to Packed FP16 Values","page":1993,"zoom":"XYZ 70 1109 null"},{"title":"VCVTNE2PS2BF16—Convert Two Packed Single Data to One Packed BF16 Data","page":1995,"zoom":"XYZ 70 1109 null"},{"title":"VCVTNEPS2BF16—Convert Packed Single Data to Packed BF16 Data","page":1997,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2PH—Convert Packed Double Precision FP Values to Packed FP16 Values","page":1999,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2QQ—Convert Packed Double Precision Floating-Point Values to Packed Quadword Integers","page":2001,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2UDQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":2003,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPD2UQQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":2005,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2DQ—Convert Packed FP16 Values to Signed Doubleword Integers","page":2007,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2PD—Convert Packed FP16 Values to FP64 Values","page":2009,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2PS/VCVTPH2PSX—Convert Packed FP16 Values to Single Precision Floating-Point Values","page":2011,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2QQ—Convert Packed FP16 Values to Signed Quadword Integer Values","page":2015,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UDQ—Convert Packed FP16 Values to Unsigned Doubleword Integers","page":2017,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UQQ—Convert Packed FP16 Values to Unsigned Quadword Integers","page":2019,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2UW—Convert Packed FP16 Values to Unsigned Word Integers","page":2021,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPH2W—Convert Packed FP16 Values to Signed Word Integers","page":2023,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2PH—Convert Single-Precision FP Value to 16-bit FP Value","page":2025,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2PHX—Convert Packed Single Precision Floating-Point Values to Packed FP16 Values","page":2029,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2QQ—Convert Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values","page":2031,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2UDQ—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":2033,"zoom":"XYZ 70 1109 null"},{"title":"VCVTPS2UQQ—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":2036,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PD—Convert Packed Quadword Integers to Packed Double Precision Floating-Point Values","page":2038,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PH—Convert Packed Signed Quadword Integers to Packed FP16 Values","page":2040,"zoom":"XYZ 68 1109 null"},{"title":"VCVTQQ2PS—Convert Packed Quadword Integers to Packed Single Precision Floating-Point Values","page":2042,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSD2SH—Convert Low FP64 Value to an FP16 Value","page":2044,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSD2USI—Convert Scalar Double Precision Floating-Point Value to Unsigned Doubleword Integer","page":2045,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2SD—Convert Low FP16 Value to an FP64 Value","page":2047,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2SI—Convert Low FP16 Value to Signed Integer","page":2048,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSH2SS—Convert Low FP16 Value to FP32 Value","page":2049,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSH2USI—Convert Low FP16 Value to Unsigned Integer","page":2050,"zoom":"XYZ 68 1109 null"},{"title":"VCVTSI2SH—Convert a Signed Doubleword/Quadword Integer to an FP16 Value","page":2051,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSS2SH—Convert Low FP32 Value to an FP16 Value","page":2053,"zoom":"XYZ 70 1109 null"},{"title":"VCVTSS2USI—Convert Scalar Single Precision Floating-Point Value to Unsigned Doubleword Integer","page":2054,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2QQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Quadword Integers","page":2056,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2UDQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers","page":2058,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPD2UQQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers","page":2060,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2DQ—Convert with Truncation Packed FP16 Values to Signed Doubleword Integers","page":2062,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2QQ—Convert with Truncation Packed FP16 Values to Signed Quadword Integers","page":2064,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UDQ—Convert with Truncation Packed FP16 Values to Unsigned Doubleword Integers","page":2066,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UQQ—Convert with Truncation Packed FP16 Values to Unsigned Quadword Integers","page":2068,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2UW—Convert Packed FP16 Values to Unsigned Word Integers","page":2070,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPH2W—Convert Packed FP16 Values to Signed Word Integers","page":2072,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2QQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values","page":2074,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UDQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values","page":2076,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTPS2UQQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values","page":2078,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSD2USI—Convert With Truncation Scalar Double Precision Floating-Point Value to Unsigned Integer","page":2080,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSH2SI—Convert with Truncation Low FP16 Value to a Signed Integer","page":2081,"zoom":"XYZ 70 1109 null"},{"title":"VCVTTSH2USI—Convert with Truncation Low FP16 Value to an Unsigned Integer","page":2082,"zoom":"XYZ 68 1109 null"},{"title":"VCVTTSS2USI—Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer","page":2083,"zoom":"XYZ 70 1109 null"},{"title":"VCVTUDQ2PD—Convert Packed Unsigned Doubleword Integers to Packed Double Precision Floating-Point Values","page":2084,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUDQ2PH—Convert Packed Unsigned Doubleword Integers to Packed FP16 Values","page":2086,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUDQ2PS—Convert Packed Unsigned Doubleword Integers to Packed Single Precision Floating-Point Values","page":2088,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PD—Convert Packed Unsigned Quadword Integers to Packed Double Precision Floating-Point Values","page":2090,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values","page":2092,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SH—Convert Unsigned Doubleword Integer to an FP16 Value","page":2094,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUQQ2PS—Convert Packed Unsigned Quadword Integers to Packed Single Precision Floating-Point Values","page":2096,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SD—Convert Unsigned Integer to Scalar Double Precision Floating-Point Value","page":2098,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUSI2SS—Convert Unsigned Integer to Scalar Single Precision Floating-Point Value","page":2100,"zoom":"XYZ 68 1109 null"},{"title":"VCVTUW2PH—Convert Packed Unsigned Word Integers to FP16 Values","page":2102,"zoom":"XYZ 68 1109 null"},{"title":"VCVTW2PH—Convert Packed Signed Word Integers to FP16 Values","page":2104,"zoom":"XYZ 68 1109 null"},{"title":"VDBPSADBW—Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes","page":2106,"zoom":"XYZ 68 1109 null"},{"title":"VDIVPH—Divide Packed FP16 Values","page":2109,"zoom":"XYZ 70 1109 null"},{"title":"VDIVSH—Divide Scalar FP16 Values","page":2111,"zoom":"XYZ 70 1109 null"},{"title":"VDPBF16PS—Dot Product of BF16 Pairs Accumulated Into Packed Single Precision","page":2112,"zoom":"XYZ 68 1109 null"},{"title":"VEXPANDPD—Load Sparse Packed Double Precision Floating-Point Values From Dense Memory","page":2114,"zoom":"XYZ 68 1109 null"},{"title":"VEXPANDPS—Load Sparse Packed Single Precision Floating-Point Values From Dense Memory","page":2116,"zoom":"XYZ 68 1109 null"},{"title":"VERR/VERW—Verify a Segment for Reading or Writing","page":2118,"zoom":"XYZ 68 1109 null"},{"title":"VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4— Extract Packed Floating-Point Values","page":2120,"zoom":"XYZ 68 1109 null"},{"title":"VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4—Extract Packed Integer Values","page":2126,"zoom":"XYZ 68 1109 null"},{"title":"VFCMADDCPH/VFMADDCPH—Complex Multiply and Accumulate FP16 Values","page":2132,"zoom":"XYZ 68 1109 null"},{"title":"VFCMADDCSH/VFMADDCSH—Complex Multiply and Accumulate Scalar FP16 Values","page":2135,"zoom":"XYZ 70 1109 null"},{"title":"VFCMULCPH/VFMULCPH—Complex Multiply FP16 Values","page":2137,"zoom":"XYZ 70 1109 null"},{"title":"VFCMULCSH/VFMULCSH—Complex Multiply Scalar FP16 Values","page":2140,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPD—Fix Up Special Packed Float64 Values","page":2142,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMPS—Fix Up Special Packed Float32 Values","page":2146,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSD—Fix Up Special Scalar Float64 Value","page":2150,"zoom":"XYZ 68 1109 null"},{"title":"VFIXUPIMMSS—Fix Up Special Scalar Float32 Value","page":2153,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132PD/VFMADD213PD/VFMADD231PD—Fused Multiply-Add of Packed Double Precision Floating-Point Values","page":2156,"zoom":"XYZ 68 1109 null"},{"title":"VF[,N]MADD[132,213,231]PH—Fused Multiply-Add of Packed FP16 Values","page":2163,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132PS/VFMADD213PS/VFMADD231PS—Fused Multiply-Add of Packed Single Precision Floating-Point Values","page":2169,"zoom":"XYZ 70 1109 null"},{"title":"VFMADD132SD/VFMADD213SD/VFMADD231SD—Fused Multiply-Add of Scalar Double Precision Floating-Point Values","page":2175,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MADD[132,213,231]SH—Fused Multiply-Add of Scalar FP16 Values","page":2178,"zoom":"XYZ 68 1109 null"},{"title":"VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused Multiply-Add of Scalar Single Precision Floating-Point Values","page":2181,"zoom":"XYZ 70 1109 null"},{"title":"VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD—Fused Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values","page":2184,"zoom":"XYZ 68 1109 null"},{"title":"VFMADDSUB132PH/VFMADDSUB213PH/VFMADDSUB231PH—Fused Multiply-Alternating Add/Subtract of Packed FP16 Values","page":2191,"zoom":"XYZ 70 1109 null"},{"title":"VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS—Fused Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values","page":2196,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUB132PD/VFMSUB213PD/VFMSUB231PD—Fused Multiply-Subtract of Packed Double Precision Floating-Point Values","page":2203,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MSUB[132,213,231]PH—Fused Multiply-Subtract of Packed FP16 Values","page":2209,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132PS/VFMSUB213PS/VFMSUB231PS—Fused Multiply-Subtract of Packed Single Precision Floating-Point Values","page":2215,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUB132SD/VFMSUB213SD/VFMSUB231SD—Fused Multiply-Subtract of Scalar Double Precision Floating-Point Values","page":2221,"zoom":"XYZ 70 1109 null"},{"title":"VF[,N]MSUB[132,213,231]SH—Fused Multiply-Subtract of Scalar FP16 Values","page":2224,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUB132SS/VFMSUB213SS/VFMSUB231SS—Fused Multiply-Subtract of Scalar Single Precision Floating-Point Values","page":2227,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD—Fused Multiply-Alternating Subtract/Add of Packed Double Precision Floating-Point Values","page":2230,"zoom":"XYZ 68 1109 null"},{"title":"VFMSUBADD132PH/VFMSUBADD213PH/VFMSUBADD231PH—Fused Multiply-Alternating Subtract/Add of Packed FP16 Values","page":2237,"zoom":"XYZ 70 1109 null"},{"title":"VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS—Fused Multiply-Alternating Subtract/Add of Packed Single Precision Floating-Point Values","page":2242,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132PD/VFNMADD213PD/VFNMADD231PD—Fused Negative Multiply-Add of Packed Double Precision Floating-Point Values","page":2249,"zoom":"XYZ 70 1109 null"},{"title":"VFNMADD132PS/VFNMADD213PS/VFNMADD231PS—Fused Negative Multiply-Add of Packed Single Precision Floating-Point Values","page":2256,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SD/VFNMADD213SD/VFNMADD231SD—Fused Negative Multiply-Add of Scalar Double Precision Floating-Point Values","page":2262,"zoom":"XYZ 68 1109 null"},{"title":"VFNMADD132SS/VFNMADD213SS/VFNMADD231SS—Fused Negative Multiply-Add of Scalar Single Precision Floating-Point Values","page":2265,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD—Fused Negative Multiply-Subtract of Packed Double Precision Floating-Point Values","page":2268,"zoom":"XYZ 68 1109 null"},{"title":"VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS—Fused Negative Multiply-Subtract of Packed Single Precision Floating-Point Values","page":2275,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative Multiply-Subtract of Scalar Double Precision Floating-Point Values","page":2281,"zoom":"XYZ 70 1109 null"},{"title":"VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative Multiply-Subtract of Scalar Single Precision Floating-Point Values","page":2284,"zoom":"XYZ 68 1109 null"},{"title":"VFPCLASSPD—Tests Types of Packed Float64 Values","page":2287,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSPH—Test Types of Packed FP16 Values","page":2290,"zoom":"XYZ 68 1109 null"},{"title":"VFPCLASSPS—Tests Types of Packed Float32 Values","page":2293,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSD—Tests Type of a Scalar Float64 Value","page":2295,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSH—Test Types of Scalar FP16 Values","page":2297,"zoom":"XYZ 70 1109 null"},{"title":"VFPCLASSSS—Tests Type of a Scalar Float32 Value","page":2298,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPD/VGATHERQPD—Gather Packed Double Precision Floating-Point Values Using Signed Dword/Qword Indices","page":2300,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPS/VGATHERQPS—Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices","page":2304,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERDPS/VGATHERDPD—Gather Packed Single, Packed Double with Signed Dword Indices","page":2308,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices","page":2311,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPPD—Convert Exponents of Packed Double Precision Floating-Point Values to Double Precision Floating-Point Values","page":2314,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPPH—Convert Exponents of Packed FP16 Values to FP16 Values","page":2317,"zoom":"XYZ 70 1109 null"},{"title":"VGETEXPPS—Convert Exponents of Packed Single Precision Floating-Point Values to Single Precision Floating-Point Values","page":2320,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSD—Convert Exponents of Scalar Double Precision Floating-Point Value to Double Precision Floating-Point Value","page":2324,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSH—Convert Exponents of Scalar FP16 Values to FP16 Values","page":2326,"zoom":"XYZ 68 1109 null"},{"title":"VGETEXPSS—Convert Exponents of Scalar Single Precision Floating-Point Value to Single Precision Floating-Point Value","page":2328,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPD—Extract Float64 Vector of Normalized Mantissas From Float64 Vector","page":2330,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPH—Extract FP16 Vector of Normalized Mantissas from FP16 Vector","page":2334,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTPS—Extract Float32 Vector of Normalized Mantissas From Float32 Vector","page":2338,"zoom":"XYZ 68 1109 null"},{"title":"VGETMANTSD—Extract Float64 of Normalized Mantissas From Float64 Scalar","page":2341,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTSH—Extract FP16 of Normalized Mantissa from FP16 Scalar","page":2343,"zoom":"XYZ 70 1109 null"},{"title":"VGETMANTSS—Extract Float32 Vector of Normalized Mantissa From Float32 Vector","page":2345,"zoom":"XYZ 70 1109 null"},{"title":"VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4—Insert Packed Floating-Point Values","page":2347,"zoom":"XYZ 70 1109 null"},{"title":"VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64x4—Insert Packed Integer Values","page":2351,"zoom":"XYZ 70 1109 null"},{"title":"VMASKMOV—Conditional SIMD Packed Loads and Stores","page":2355,"zoom":"XYZ 70 1109 null"},{"title":"VMAXPH—Return Maximum of Packed FP16 Values","page":2358,"zoom":"XYZ 68 1109 null"},{"title":"VMAXSH—Return Maximum of Scalar FP16 Values","page":2360,"zoom":"XYZ 68 1109 null"},{"title":"VMINPH—Return Minimum of Packed FP16 Values","page":2362,"zoom":"XYZ 68 1109 null"},{"title":"VMINSH—Return Minimum Scalar FP16 Value","page":2364,"zoom":"XYZ 68 1109 null"},{"title":"VMOVSH—Move Scalar FP16 Value","page":2366,"zoom":"XYZ 68 1109 null"},{"title":"VMOVW—Move Word","page":2368,"zoom":"XYZ 68 1109 null"},{"title":"VMULPH—Multiply Packed FP16 Values","page":2369,"zoom":"XYZ 70 1109 null"},{"title":"VMULSH—Multiply Scalar FP16 Values","page":2371,"zoom":"XYZ 70 1109 null"},{"title":"VP2INTERSECTD/VP2INTERSECTQ—Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers","page":2372,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDD—Blend Packed Dwords","page":2374,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDMB/VPBLENDMW—Blend Byte/Word Vectors Using an Opmask Control","page":2376,"zoom":"XYZ 68 1109 null"},{"title":"VPBLENDMD/VPBLENDMQ—Blend Int32/Int64 Vectors Using an OpMask Control","page":2378,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCASTB/W/D/Q—Load With Broadcast Integer Data From General Purpose Register","page":2381,"zoom":"XYZ 70 1109 null"},{"title":"VPBROADCAST—Load Integer and Broadcast","page":2384,"zoom":"XYZ 68 1109 null"},{"title":"VPBROADCASTM—Broadcast Mask to Vector Register","page":2393,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPB/VPCMPUB—Compare Packed Byte Values Into Mask","page":2395,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPD/VPCMPUD—Compare Packed Integer Values Into Mask","page":2398,"zoom":"XYZ 68 1109 null"},{"title":"VPCMPQ/VPCMPUQ—Compare Packed Integer Values Into Mask","page":2401,"zoom":"XYZ 70 1109 null"},{"title":"VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask","page":2404,"zoom":"XYZ 68 1109 null"},{"title":"VPCOMPRESSB/VCOMPRESSW—Store Sparse Packed Byte/Word Integer Values Into Dense Memory/Register","page":2407,"zoom":"XYZ 70 1109 null"},{"title":"VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register","page":2410,"zoom":"XYZ 68 1109 null"},{"title":"VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Register","page":2412,"zoom":"XYZ 68 1109 null"},{"title":"VPCONFLICTD/Q—Detect Conflicts Within a Vector of Packed Dword/Qword Values Into Dense Memory/ Register","page":2414,"zoom":"XYZ 68 1109 null"},{"title":"VPDPBUSD—Multiply and Add Unsigned and Signed Bytes","page":2417,"zoom":"XYZ 70 1109 null"},{"title":"VPDPBUSDS—Multiply and Add Unsigned and Signed Bytes With Saturation","page":2419,"zoom":"XYZ 70 1109 null"},{"title":"VPDPWSSD—Multiply and Add Signed Word Integers","page":2421,"zoom":"XYZ 70 1109 null"},{"title":"VPDPWSSDS—Multiply and Add Signed Word Integers With Saturation","page":2423,"zoom":"XYZ 70 1109 null"},{"title":"VPERM2F128—Permute Floating-Point Values","page":2425,"zoom":"XYZ 70 1109 null"},{"title":"VPERM2I128—Permute Integer Values","page":2427,"zoom":"XYZ 70 1109 null"},{"title":"VPERMB—Permute Packed Bytes Elements","page":2429,"zoom":"XYZ 70 1109 null"},{"title":"VPERMD/VPERMW—Permute Packed Doubleword/Word Elements","page":2431,"zoom":"XYZ 70 1109 null"},{"title":"VPERMI2B—Full Permute of Bytes From Two Tables Overwriting the Index","page":2434,"zoom":"XYZ 68 1109 null"},{"title":"VPERMI2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting the Index","page":2436,"zoom":"XYZ 68 1109 null"},{"title":"VPERMILPD—Permute In-Lane of Pairs of Double Precision Floating-Point Values","page":2442,"zoom":"XYZ 68 1109 null"},{"title":"VPERMILPS—Permute In-Lane of Quadruples of Single Precision Floating-Point Values","page":2447,"zoom":"XYZ 70 1109 null"},{"title":"VPERMPD—Permute Double Precision Floating-Point Elements","page":2452,"zoom":"XYZ 68 1109 null"},{"title":"VPERMPS—Permute Single Precision Floating-Point Elements","page":2455,"zoom":"XYZ 70 1109 null"},{"title":"VPERMQ—Qwords Element Permutation","page":2458,"zoom":"XYZ 68 1109 null"},{"title":"VPERMT2B—Full Permute of Bytes From Two Tables Overwriting a Table","page":2461,"zoom":"XYZ 70 1109 null"},{"title":"VPERMT2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting One Table","page":2463,"zoom":"XYZ 70 1109 null"},{"title":"VPEXPANDB/VPEXPANDW—Expand Byte/Word Values","page":2468,"zoom":"XYZ 68 1109 null"},{"title":"VPEXPANDD—Load Sparse Packed Doubleword Integer Values From Dense Memory/Register","page":2471,"zoom":"XYZ 70 1109 null"},{"title":"VPEXPANDQ—Load Sparse Packed Quadword Integer Values From Dense Memory/Register","page":2473,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDD/VPGATHERQD—Gather Packed Dword Values Using Signed Dword/Qword Indices","page":2475,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword With Signed Dword Indices","page":2479,"zoom":"XYZ 70 1109 null"},{"title":"VPGATHERDQ/VPGATHERQQ—Gather Packed Qword Values Using Signed Dword/Qword Indices","page":2482,"zoom":"XYZ 68 1109 null"},{"title":"VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices","page":2486,"zoom":"XYZ 68 1109 null"},{"title":"VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values","page":2489,"zoom":"XYZ 70 1109 null"},{"title":"VPMADD52HUQ—Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit Products to 64-Bit Accumulators","page":2492,"zoom":"XYZ 68 1109 null"},{"title":"VPMADD52LUQ—Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators","page":2494,"zoom":"XYZ 68 1109 null"},{"title":"VPMASKMOV—Conditional SIMD Integer Packed Loads and Stores","page":2496,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M—Convert a Vector Register to a Mask","page":2499,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVDB/VPMOVSDB/VPMOVUSDB—Down Convert DWord to Byte","page":2502,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVDW/VPMOVSDW/VPMOVUSDW—Down Convert DWord to Word","page":2506,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q—Convert a Mask Register to a Vector Register","page":2510,"zoom":"XYZ 68 1109 null"},{"title":"VPMOVQB/VPMOVSQB/VPMOVUSQB—Down Convert QWord to Byte","page":2513,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVQD/VPMOVSQD/VPMOVUSQD—Down Convert QWord to DWord","page":2517,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word","page":2521,"zoom":"XYZ 70 1109 null"},{"title":"VPMOVWB/VPMOVSWB/VPMOVUSWB—Down Convert Word to Byte","page":2525,"zoom":"XYZ 70 1109 null"},{"title":"VPMULTISHIFTQB—Select Packed Unaligned Bytes From Quadword Sources","page":2529,"zoom":"XYZ 70 1109 null"},{"title":"VPOPCNT—Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD","page":2531,"zoom":"XYZ 70 1109 null"},{"title":"VPROLD/VPROLVD/VPROLQ/VPROLVQ—Bit Rotate Left","page":2534,"zoom":"XYZ 68 1109 null"},{"title":"VPRORD/VPRORVD/VPRORQ/VPRORVQ—Bit Rotate Right","page":2538,"zoom":"XYZ 68 1109 null"},{"title":"VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices","page":2542,"zoom":"XYZ 68 1109 null"},{"title":"VPSHLD—Concatenate and Shift Packed Data Left Logical","page":2546,"zoom":"XYZ 68 1109 null"},{"title":"VPSHLDV—Concatenate and Variable Shift Packed Data Left Logical","page":2549,"zoom":"XYZ 70 1109 null"},{"title":"VPSHRD—Concatenate and Shift Packed Data Right Logical","page":2552,"zoom":"XYZ 68 1109 null"},{"title":"VPSHRDV—Concatenate and Variable Shift Packed Data Right Logical","page":2555,"zoom":"XYZ 70 1109 null"},{"title":"VPSHUFBITQMB—Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask","page":2558,"zoom":"XYZ 68 1109 null"},{"title":"VPSLLVW/VPSLLVD/VPSLLVQ—Variable Bit Shift Left Logical","page":2559,"zoom":"XYZ 70 1109 null"},{"title":"VPSRAVW/VPSRAVD/VPSRAVQ—Variable Bit Shift Right Arithmetic","page":2564,"zoom":"XYZ 68 1109 null"},{"title":"VPSRLVW/VPSRLVD/VPSRLVQ—Variable Bit Shift Right Logical","page":2569,"zoom":"XYZ 70 1109 null"},{"title":"VPTERNLOGD/VPTERNLOGQ—Bitwise Ternary Logic","page":2574,"zoom":"XYZ 68 1109 null"},{"title":"VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask","page":2577,"zoom":"XYZ 70 1109 null"},{"title":"VPTESTNMB/W/D/Q—Logical NAND and Set","page":2580,"zoom":"XYZ 68 1109 null"},{"title":"VRANGEPD—Range Restriction Calculation for Packed Pairs of Float64 Values","page":2583,"zoom":"XYZ 70 1109 null"},{"title":"VRANGEPS—Range Restriction Calculation for Packed Pairs of Float32 Values","page":2587,"zoom":"XYZ 70 1109 null"},{"title":"VRANGESD—Range Restriction Calculation From a Pair of Scalar Float64 Values","page":2590,"zoom":"XYZ 68 1109 null"},{"title":"VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values","page":2593,"zoom":"XYZ 70 1109 null"},{"title":"VRCP14PD—Compute Approximate Reciprocals of Packed Float64 Values","page":2596,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14SD—Compute Approximate Reciprocal of Scalar Float64 Value","page":2598,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14PS—Compute Approximate Reciprocals of Packed Float32 Values","page":2600,"zoom":"XYZ 68 1109 null"},{"title":"VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value","page":2602,"zoom":"XYZ 68 1109 null"},{"title":"VRCPPH—Compute Reciprocals of Packed FP16 Values","page":2604,"zoom":"XYZ 68 1109 null"},{"title":"VRCPSH—Compute Reciprocal of Scalar FP16 Value","page":2606,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values","page":2607,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values","page":2610,"zoom":"XYZ 68 1109 null"},{"title":"VREDUCEPS—Perform Reduction Transformation on Packed Float32 Values","page":2613,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 Value","page":2615,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value","page":2617,"zoom":"XYZ 70 1109 null"},{"title":"VREDUCESS—Perform a Reduction Transformation on a Scalar Float32 Value","page":2619,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number of Fraction Bits","page":2621,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of Fraction Bits","page":2624,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number of Fraction Bits","page":2627,"zoom":"XYZ 70 1109 null"},{"title":"VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of Fraction Bits","page":2630,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of Fraction Bits","page":2632,"zoom":"XYZ 68 1109 null"},{"title":"VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of Fraction Bits","page":2634,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14PD—Compute Approximate Reciprocals of Square Roots of Packed Float64 Values","page":2636,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14SD—Compute Approximate Reciprocal of Square Root of Scalar Float64 Value","page":2638,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14PS—Compute Approximate Reciprocals of Square Roots of Packed Float32 Values","page":2640,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT14SS—Compute Approximate Reciprocal of Square Root of Scalar Float32 Value","page":2642,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRTPH—Compute Reciprocals of Square Roots of Packed FP16 Values","page":2644,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRTSH—Compute Approximate Reciprocal of Square Root of Scalar FP16 Value","page":2646,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFPD—Scale Packed Float64 Values With Float64 Values","page":2647,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFPH—Scale Packed FP16 Values with FP16 Values","page":2650,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFPS—Scale Packed Float32 Values With Float32 Values","page":2652,"zoom":"XYZ 68 1109 null"},{"title":"VSCALEFSD—Scale Scalar Float64 Values With Float64 Values","page":2655,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFSH—Scale Scalar FP16 Values with FP16 Values","page":2657,"zoom":"XYZ 70 1109 null"},{"title":"VSCALEFSS—Scale Scalar Float32 Value With Float32 Value","page":2659,"zoom":"XYZ 70 1109 null"},{"title":"VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double with Signed Dword and Qword Indices","page":2661,"zoom":"XYZ 70 1109 null"},{"title":"VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2—Shuffle Packed Values at 128-Bit Granularity","page":2665,"zoom":"XYZ 70 1109 null"},{"title":"VSQRTPH—Compute Square Root of Packed FP16 Values","page":2670,"zoom":"XYZ 68 1109 null"},{"title":"VSQRTSH—Compute Square Root of Scalar FP16 Value","page":2672,"zoom":"XYZ 68 1109 null"},{"title":"VSUBPH—Subtract Packed FP16 Values","page":2673,"zoom":"XYZ 70 1109 null"},{"title":"VSUBSH—Subtract Scalar FP16 Value","page":2675,"zoom":"XYZ 70 1109 null"},{"title":"VTESTPD/VTESTPS—Packed Bit Test","page":2676,"zoom":"XYZ 68 1109 null"},{"title":"VUCOMISH—Unordered Compare Scalar FP16 Values and Set EFLAGS","page":2679,"zoom":"XYZ 70 1109 null"},{"title":"VZEROALL—Zero XMM, YMM, and ZMM Registers","page":2680,"zoom":"XYZ 68 1109 null"},{"title":"VZEROUPPER—Zero Upper Bits of YMM and ZMM Registers","page":2681,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 6 Instruction Set Reference, W-Z","page":2683,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Instructions (W-Z)","page":2683,"zoom":"XYZ 68 1009 null","children":[{"title":"WAIT/FWAIT—Wait","page":2684,"zoom":"XYZ 68 1109 null"},{"title":"WBINVD—Write Back and Invalidate Cache","page":2685,"zoom":"XYZ 70 1109 null"},{"title":"WBNOINVD—Write Back and Do Not Invalidate Cache","page":2687,"zoom":"XYZ 70 1109 null"},{"title":"WRFSBASE/WRGSBASE—Write FS/GS Segment Base","page":2689,"zoom":"XYZ 70 1109 null"},{"title":"WRMSR—Write to Model Specific Register","page":2691,"zoom":"XYZ 70 1109 null"},{"title":"WRPKRU—Write Data to User Page Key Register","page":2693,"zoom":"XYZ 70 1109 null"},{"title":"WRSSD/WRSSQ—Write to Shadow Stack","page":2695,"zoom":"XYZ 70 1109 null"},{"title":"WRUSSD/WRUSSQ—Write to User Shadow Stack","page":2697,"zoom":"XYZ 70 1109 null"},{"title":"XABORT—Transactional Abort","page":2699,"zoom":"XYZ 70 1109 null"},{"title":"XACQUIRE/XRELEASE—Hardware Lock Elision Prefix Hints","page":2701,"zoom":"XYZ 70 1109 null"},{"title":"XADD—Exchange and Add","page":2705,"zoom":"XYZ 70 1109 null"},{"title":"XBEGIN—Transactional Begin","page":2707,"zoom":"XYZ 70 1109 null"},{"title":"XCHG—Exchange Register/Memory With Register","page":2710,"zoom":"XYZ 68 1109 null"},{"title":"XEND—Transactional End","page":2712,"zoom":"XYZ 68 1109 null"},{"title":"XGETBV—Get Value of Extended Control Register","page":2714,"zoom":"XYZ 68 1109 null"},{"title":"XLAT/XLATB—Table Look-up Translation","page":2716,"zoom":"XYZ 68 1109 null"},{"title":"XOR—Logical Exclusive OR","page":2718,"zoom":"XYZ 68 1109 null"},{"title":"XORPD—Bitwise Logical XOR of Packed Double Precision Floating-Point Values","page":2720,"zoom":"XYZ 68 1109 null"},{"title":"XORPS—Bitwise Logical XOR of Packed Single Precision Floating-Point Values","page":2723,"zoom":"XYZ 70 1109 null"},{"title":"XRESLDTRK—Resume Tracking Load Addresses","page":2726,"zoom":"XYZ 68 1109 null"},{"title":"XRSTOR—Restore Processor Extended States","page":2727,"zoom":"XYZ 70 1109 null"},{"title":"XRSTORS—Restore Processor Extended States Supervisor","page":2732,"zoom":"XYZ 68 1109 null"},{"title":"XSAVE—Save Processor Extended States","page":2736,"zoom":"XYZ 68 1109 null"},{"title":"XSAVEC—Save Processor Extended States With Compaction","page":2739,"zoom":"XYZ 70 1109 null"},{"title":"XSAVEOPT—Save Processor Extended States Optimized","page":2742,"zoom":"XYZ 68 1109 null"},{"title":"XSAVES—Save Processor Extended States Supervisor","page":2745,"zoom":"XYZ 70 1109 null"},{"title":"XSETBV—Set Extended Control Register","page":2748,"zoom":"XYZ 68 1109 null"},{"title":"XSUSLDTRK—Suspend Tracking Load Addresses","page":2750,"zoom":"XYZ 68 1109 null"},{"title":"XTEST—Test if in Transactional Execution","page":2751,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 7 Safer Mode Extensions Reference","page":2753,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Overview","page":2753,"zoom":"XYZ 68 1009 null"},{"title":"7.2 SMX Functionality","page":2753,"zoom":"XYZ 68 670 null","children":[{"title":"7.2.1 Detecting and Enabling SMX","page":2753,"zoom":"XYZ 68 531 null"},{"title":"7.2.2 SMX Instruction Summary","page":2754,"zoom":"XYZ 68 299 null","children":[{"title":"7.2.2.1 GETSEC[CAPABILITIES]","page":2755,"zoom":"XYZ 70 1109 null"},{"title":"7.2.2.2 GETSEC[ENTERACCS]","page":2755,"zoom":"XYZ 70 689 null"},{"title":"7.2.2.3 GETSEC[EXITAC]","page":2755,"zoom":"XYZ 70 316 null"},{"title":"7.2.2.4 GETSEC[SENTER]","page":2756,"zoom":"XYZ 68 1109 null"},{"title":"7.2.2.5 GETSEC[SEXIT]","page":2756,"zoom":"XYZ 68 661 null"},{"title":"7.2.2.6 GETSEC[PARAMETERS]","page":2756,"zoom":"XYZ 68 537 null"},{"title":"7.2.2.7 GETSEC[SMCTRL]","page":2756,"zoom":"XYZ 68 371 null"},{"title":"7.2.2.8 GETSEC[WAKEUP]","page":2756,"zoom":"XYZ 68 264 null"}]},{"title":"7.2.3 Measured Environment and SMX","page":2757,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3 GETSEC Leaf Functions","page":2757,"zoom":"XYZ 70 496 null","children":[{"title":"GETSEC[CAPABILITIES]—Report the SMX Capabilities","page":2759,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[ENTERACCS]—Execute Authenticated Chipset Code","page":2762,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[EXITAC]—Exit Authenticated Code Execution Mode","page":2770,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[SENTER]—Enter a Measured Environment","page":2773,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SEXIT]—Exit Measured Environment","page":2782,"zoom":"XYZ 68 1109 null"},{"title":"GETSEC[PARAMETERS]—Report the SMX Parameters","page":2785,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[SMCTRL]—SMX Mode Control","page":2789,"zoom":"XYZ 70 1109 null"},{"title":"GETSEC[WAKEUP]—Wake Up Sleeping Processors in Measured Environment","page":2792,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 8 Instruction Set Reference Unique to Intel® Xeon Phi™ Processors","page":2795,"zoom":"XYZ 68 1110 null","children":[{"title":"PREFETCHWT1—Prefetch Vector Data Into Caches With Intent to Write and T1 Hint","page":2796,"zoom":"XYZ 68 1109 null"},{"title":"V4FMADDPS/V4FNMADDPS—Packed Single Precision Floating-Point Fused Multiply-Add (4-Iterations)","page":2798,"zoom":"XYZ 68 1109 null"},{"title":"V4FMADDSS/V4FNMADDSS—Scalar Single Precision Floating-Point Fused Multiply-Add (4-Iterations)","page":2800,"zoom":"XYZ 68 1109 null"},{"title":"VEXP2PD—Approximation to the Exponential 2^x of Packed Double Precision Floating-Point Values With Less Than 2^-23 Relative Er or","page":2802,"zoom":"XYZ 68 1109 null"},{"title":"VEXP2PS—Approximation to the Exponential 2^x of Packed Single Precision Floating-Point Values With Less Than 2^-23 Relative Er or","page":2804,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qwo d Indices Using T0 Hint","page":2806,"zoom":"XYZ 68 1109 null"},{"title":"VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qwo d Indices Using T1 Hint","page":2808,"zoom":"XYZ 68 1109 null"},{"title":"VP4DPWSSDS—Dot Product of Signed Words With Dword Accumulation and Saturation (4-Iterations)","page":2810,"zoom":"XYZ 68 1109 null"},{"title":"VP4DPWSSD—Dot Product of Signed Words With Dword Accumulation (4-Iterations)","page":2812,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28PD—Approximation to the Reciprocal of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2814,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28SD—Approximation to the Reciprocal of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2816,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28PS—Approximation to the Reciprocal of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2818,"zoom":"XYZ 68 1109 null"},{"title":"VRCP28SS—Approximation to the Reciprocal of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2820,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2822,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error","page":2824,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error","page":2826,"zoom":"XYZ 68 1109 null"},{"title":"VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single Precision Floating- Point Value With Less Than 2^-28 Relative Error","page":2828,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intent to Write","page":2830,"zoom":"XYZ 68 1109 null"},{"title":"VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intent to Write","page":2832,"zoom":"XYZ 68 1109 null"}]},{"title":"Appendix A Opcode Map","page":2835,"zoom":"XYZ 70 1110 null","children":[{"title":"A.1 Using Opcode Tables","page":2835,"zoom":"XYZ 70 742 null"},{"title":"A.2 Key to Abbreviations","page":2835,"zoom":"XYZ 70 340 null","children":[{"title":"A.2.1 Codes for Addressing Method","page":2835,"zoom":"XYZ 70 235 null"},{"title":"A.2.2 Codes for Operand Type","page":2836,"zoom":"XYZ 68 281 null"},{"title":"A.2.3 Register Codes","page":2837,"zoom":"XYZ 70 689 null"},{"title":"A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes","page":2837,"zoom":"XYZ 70 440 null","children":[{"title":"A.2.4.1 One-Byte Opcode Instructions","page":2837,"zoom":"XYZ 70 363 null"},{"title":"A.2.4.2 Two-Byte Opcode Instructions","page":2838,"zoom":"XYZ 68 721 null"},{"title":"A.2.4.3 Three-Byte Opcode Instructions","page":2839,"zoom":"XYZ 70 1045 null"},{"title":"A.2.4.4 VEX Prefix Instructions","page":2839,"zoom":"XYZ 70 516 null"}]},{"title":"A.2.5 Superscripts Utilized in Opcode Tables","page":2840,"zoom":"XYZ 68 1109 null"}]},{"title":"A.3 One, Two, and THREE-Byte Opcode Maps","page":2840,"zoom":"XYZ 68 591 null"},{"title":"A.4 Opcode Extensions For One-Byte And Two-byte Opcodes","page":2851,"zoom":"XYZ 70 1110 null","children":[{"title":"A.4.1 Opcode Look-up Examples Using Opcode Extensions","page":2851,"zoom":"XYZ 70 860 null"},{"title":"A.4.2 Opcode Extension Tables","page":2851,"zoom":"XYZ 70 424 null"}]},{"title":"A.5 Escape Opcode Instructions","page":2854,"zoom":"XYZ 68 1110 null","children":[{"title":"A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes","page":2854,"zoom":"XYZ 68 954 null"},{"title":"A.5.2 Escape Opcode Instruction Tables","page":2854,"zoom":"XYZ 68 563 null","children":[{"title":"A.5.2.1 Escape Opcodes with D8 as First Byte","page":2854,"zoom":"XYZ 68 487 null"},{"title":"A.5.2.2 Escape Opcodes with D9 as First Byte","page":2855,"zoom":"XYZ 70 528 null"},{"title":"A.5.2.3 Escape Opcodes with DA as First Byte","page":2856,"zoom":"XYZ 68 585 null"},{"title":"A.5.2.4 Escape Opcodes with DB as First Byte","page":2857,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.5 Escape Opcodes with DC as First Byte","page":2858,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.6 Escape Opcodes with DD as First Byte","page":2859,"zoom":"XYZ 70 534 null"},{"title":"A.5.2.7 Escape Opcodes with DE as First Byte","page":2860,"zoom":"XYZ 68 534 null"},{"title":"A.5.2.8 Escape Opcodes with DF As First Byte","page":2861,"zoom":"XYZ 70 534 null"}]}]}]},{"title":"Appendix B Instruction Formats and Encodings","page":2865,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 Machine Instruction Format","page":2865,"zoom":"XYZ 68 892 null","children":[{"title":"B.1.1 Legacy Prefixes","page":2865,"zoom":"XYZ 68 265 null"},{"title":"B.1.2 REX Prefixes","page":2866,"zoom":"XYZ 68 1109 null"},{"title":"B.1.3 Opcode Fields","page":2866,"zoom":"XYZ 68 951 null"},{"title":"B.1.4 Special Fields","page":2866,"zoom":"XYZ 68 644 null","children":[{"title":"B.1.4.1 Reg Field (reg) for Non-64-Bit Modes","page":2867,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.2 Reg Field (reg) for 64-Bit Mode","page":2868,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.3 Encoding of Operand Size (w) Bit","page":2868,"zoom":"XYZ 68 334 null"},{"title":"B.1.4.4 Sign-Extend (s) Bit","page":2869,"zoom":"XYZ 70 1109 null"},{"title":"B.1.4.5 Segment Register (sreg) Field","page":2869,"zoom":"XYZ 70 892 null"},{"title":"B.1.4.6 Special-Purpose Register (eee) Field","page":2869,"zoom":"XYZ 70 495 null"},{"title":"B.1.4.7 Condition Test (tttn) Field","page":2870,"zoom":"XYZ 68 1109 null"},{"title":"B.1.4.8 Direction (d) Bit","page":2870,"zoom":"XYZ 68 495 null"}]},{"title":"B.1.5 Other Notes","page":2870,"zoom":"XYZ 68 200 null"}]},{"title":"B.2 General-Purpose Instruction Formats and Encodings for Non- 64-Bit Modes","page":2871,"zoom":"XYZ 70 979 null","children":[{"title":"B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode","page":2882,"zoom":"XYZ 68 640 null"}]},{"title":"B.3 Pentium® Processor Family Instruction Formats and Encodings","page":2901,"zoom":"XYZ 70 733 null"},{"title":"B.4 64-bit Mode Instruction Encodings for SIMD Instruction Extensions","page":2901,"zoom":"XYZ 70 366 null"},{"title":"B.5 MMX Instruction Formats and Encodings","page":2902,"zoom":"XYZ 68 935 null","children":[{"title":"B.5.1 Granularity Field (gg)","page":2902,"zoom":"XYZ 68 829 null"},{"title":"B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)","page":2902,"zoom":"XYZ 68 582 null"},{"title":"B.5.3 MMX Instruction Formats and Encodings Table","page":2902,"zoom":"XYZ 68 441 null"}]},{"title":"B.6 Processor Extended State Instruction Formats and Encodings","page":2905,"zoom":"XYZ 70 854 null"},{"title":"B.7 P6 Family Instruction Formats and Encodings","page":2905,"zoom":"XYZ 70 531 null"},{"title":"B.8 SSE Instruction Formats and Encodings","page":2906,"zoom":"XYZ 68 835 null"},{"title":"B.9 SSE2 Instruction Formats and Encodings","page":2911,"zoom":"XYZ 70 757 null","children":[{"title":"B.9.1 Granularity Field (gg)","page":2911,"zoom":"XYZ 70 594 null"}]},{"title":"B.10 SSE3 Formats and Encodings Table","page":2921,"zoom":"XYZ 70 1110 null"},{"title":"B.11 SSsE3 Formats and Encoding Table","page":2922,"zoom":"XYZ 68 733 null"},{"title":"B.12 AESNI and PCLMULQDQ INstruction Formats and Encodings","page":2924,"zoom":"XYZ 68 168 null"},{"title":"B.13 Special Encodings for 64-Bit Mode","page":2925,"zoom":"XYZ 70 316 null"},{"title":"B.14 SSE4.1 Formats and Encoding Table","page":2928,"zoom":"XYZ 68 928 null"},{"title":"B.15 SSE4.2 Formats and Encoding Table","page":2933,"zoom":"XYZ 70 705 null"},{"title":"B.16 AVX Formats and Encoding Table","page":2934,"zoom":"XYZ 68 609 null"},{"title":"B.17 Floating-Point Instruction Formats and Encodings","page":2972,"zoom":"XYZ 68 1110 null"},{"title":"B.18 VMX Instructions","page":2976,"zoom":"XYZ 68 635 null"},{"title":"B.19 SMX Instructions","page":2977,"zoom":"XYZ 70 624 null"}]},{"title":"Appendix C Intel® C/C++ Compiler Intrinsics and Functional Equivalents","page":2979,"zoom":"XYZ 68 1110 null","children":[{"title":"C.1 Simple Intrinsics","page":2980,"zoom":"XYZ 68 847 null"},{"title":"C.2 Composite Intrinsics","page":2992,"zoom":"XYZ 68 730 null"}]}]},{"title":"Volume 3 (3A, 3B, 3C, & 3D): System Programming Guide","page":2995,"zoom":"XYZ 68 899 null","children":[{"title":"Chapter 1 About This Manual","page":3047,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":3047,"zoom":"XYZ 68 563 null"},{"title":"1.2 Overview of The SYSTEM PROGRAMMING GUIDE","page":3050,"zoom":"XYZ 68 323 null"},{"title":"1.3 Notational Conventions","page":3053,"zoom":"XYZ 70 976 null","children":[{"title":"1.3.1 Bit and Byte Order","page":3053,"zoom":"XYZ 70 870 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":3053,"zoom":"XYZ 70 737 null"},{"title":"1.3.3 Instruction Operands","page":3054,"zoom":"XYZ 68 1109 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":3054,"zoom":"XYZ 68 698 null"},{"title":"1.3.5 Segmented Addressing","page":3054,"zoom":"XYZ 68 524 null"},{"title":"1.3.6 Syntax for CPUID, CR, and MSR Values","page":3055,"zoom":"XYZ 70 1109 null"},{"title":"1.3.7 Exceptions","page":3055,"zoom":"XYZ 70 333 null"}]},{"title":"1.4 Related Literature","page":3056,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 2 System Architecture Overview","page":3057,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Overview of the System-Level Architecture","page":3057,"zoom":"XYZ 68 342 null","children":[{"title":"2.1.1 Global and Local Descriptor Tables","page":3059,"zoom":"XYZ 70 265 null","children":[{"title":"2.1.1.1 Global and Local Descriptor Tables in IA-32e Mode","page":3060,"zoom":"XYZ 68 803 null"}]},{"title":"2.1.2 System Segments, Segment Descriptors, and Gates","page":3060,"zoom":"XYZ 68 649 null","children":[{"title":"2.1.2.1 Gates in IA-32e Mode","page":3060,"zoom":"XYZ 68 305 null"}]},{"title":"2.1.3 Task-State Segments and Task Gates","page":3061,"zoom":"XYZ 70 1109 null","children":[{"title":"2.1.3.1 Task-State Segments in IA-32e Mode","page":3061,"zoom":"XYZ 70 710 null"}]},{"title":"2.1.4 Interrupt and Exception Handling","page":3061,"zoom":"XYZ 70 479 null","children":[{"title":"2.1.4.1 Interrupt and Exception Handling IA-32e Mode","page":3061,"zoom":"XYZ 70 261 null"}]},{"title":"2.1.5 Memory Management","page":3062,"zoom":"XYZ 68 1109 null","children":[{"title":"2.1.5.1 Memory Management in IA-32e Mode","page":3062,"zoom":"XYZ 68 825 null"}]},{"title":"2.1.6 System Registers","page":3062,"zoom":"XYZ 68 479 null","children":[{"title":"2.1.6.1 System Registers in IA-32e Mode","page":3063,"zoom":"XYZ 70 912 null"}]},{"title":"2.1.7 Other System Resources","page":3063,"zoom":"XYZ 70 589 null"}]},{"title":"2.2 Modes of Operation","page":3063,"zoom":"XYZ 70 317 null","children":[{"title":"2.2.1 Extended Feature Enable Register","page":3065,"zoom":"XYZ 70 1109 null"}]},{"title":"2.3 System Flags and Fields in the EFLAGS Register","page":3065,"zoom":"XYZ 70 308 null","children":[{"title":"2.3.1 System Flags and Fields in IA-32e Mode","page":3067,"zoom":"XYZ 70 524 null"}]},{"title":"2.4 Memory-Management Registers","page":3067,"zoom":"XYZ 70 320 null","children":[{"title":"2.4.1 Global Descriptor Table Register (GDTR)","page":3068,"zoom":"XYZ 68 829 null"},{"title":"2.4.2 Local Descriptor Table Register (LDTR)","page":3068,"zoom":"XYZ 68 630 null"},{"title":"2.4.3 IDTR Interrupt Descriptor Table Register","page":3068,"zoom":"XYZ 68 323 null"},{"title":"2.4.4 Task Register (TR)","page":3069,"zoom":"XYZ 70 1109 null"}]},{"title":"2.5 Control Registers","page":3069,"zoom":"XYZ 70 838 null","children":[{"title":"2.5.1 CPUID Qualification of Control Register Flags","page":3076,"zoom":"XYZ 68 763 null"}]},{"title":"2.6 Extended Control Registers (Including XCR0)","page":3076,"zoom":"XYZ 68 618 null"},{"title":"2.7 Protection-Key Rights Registers (PKRU and IA32_PKRS)","page":3078,"zoom":"XYZ 68 792 null"},{"title":"2.8 System Instruction Summary","page":3079,"zoom":"XYZ 70 1110 null","children":[{"title":"2.8.1 Loading and Storing System Registers","page":3080,"zoom":"XYZ 68 852 null"},{"title":"2.8.2 Verifying of Access Privileges","page":3080,"zoom":"XYZ 68 294 null"},{"title":"2.8.3 Loading and Storing Debug Registers","page":3081,"zoom":"XYZ 70 855 null"},{"title":"2.8.4 Invalidating Caches and TLBs","page":3081,"zoom":"XYZ 70 606 null"},{"title":"2.8.5 Controlling the Processor","page":3082,"zoom":"XYZ 68 724 null"},{"title":"2.8.6 Reading Performance-Monitoring and Time-Stamp Counters","page":3082,"zoom":"XYZ 68 258 null","children":[{"title":"2.8.6.1 Reading Counters in 64-Bit Mode","page":3083,"zoom":"XYZ 70 670 null"}]},{"title":"2.8.7 Reading and Writing Model-Specific Registers","page":3083,"zoom":"XYZ 70 516 null","children":[{"title":"2.8.7.1 Reading and Writing Model-Specific Registers in 64-Bit Mode","page":3083,"zoom":"XYZ 70 314 null"}]},{"title":"2.8.8 Enabling Processor Extended States","page":3083,"zoom":"XYZ 70 216 null"}]}]},{"title":"Chapter 3 Protected-Mode Memory Management","page":3085,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Memory Management Overview","page":3085,"zoom":"XYZ 68 901 null"},{"title":"3.2 Using Segments","page":3086,"zoom":"XYZ 68 184 null","children":[{"title":"3.2.1 Basic Flat Model","page":3087,"zoom":"XYZ 70 997 null"},{"title":"3.2.2 Protected Flat Model","page":3087,"zoom":"XYZ 70 722 null"},{"title":"3.2.3 Multi-Segment Model","page":3088,"zoom":"XYZ 68 653 null"},{"title":"3.2.4 Segmentation in IA-32e Mode","page":3089,"zoom":"XYZ 70 465 null"},{"title":"3.2.5 Paging and Segmentation","page":3089,"zoom":"XYZ 70 233 null"}]},{"title":"3.3 Physical Address Space","page":3090,"zoom":"XYZ 68 1034 null","children":[{"title":"3.3.1 Intel® 64 Processors and Physical Address Space","page":3090,"zoom":"XYZ 68 733 null"}]},{"title":"3.4 Logical and Linear Addresses","page":3090,"zoom":"XYZ 68 588 null","children":[{"title":"3.4.1 Logical Address Translation in IA-32e Mode","page":3091,"zoom":"XYZ 70 705 null"},{"title":"3.4.2 Segment Selectors","page":3091,"zoom":"XYZ 70 548 null"},{"title":"3.4.3 Segment Registers","page":3092,"zoom":"XYZ 68 838 null"},{"title":"3.4.4 Segment Loading Instructions in IA-32e Mode","page":3093,"zoom":"XYZ 70 1014 null"},{"title":"3.4.5 Segment Descriptors","page":3093,"zoom":"XYZ 70 374 null","children":[{"title":"3.4.5.1 Code- and Data-Segment Descriptor Types","page":3096,"zoom":"XYZ 68 895 null"}]}]},{"title":"3.5 System Descriptor Types","page":3097,"zoom":"XYZ 70 430 null","children":[{"title":"3.5.1 Segment Descriptor Tables","page":3098,"zoom":"XYZ 68 479 null"},{"title":"3.5.2 Segment Descriptor Tables in IA-32e Mode","page":3100,"zoom":"XYZ 68 832 null"}]}]},{"title":"Chapter 4 Paging","page":3101,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Paging Modes and Control Bits","page":3101,"zoom":"XYZ 68 701 null","children":[{"title":"4.1.1 Four Paging Modes","page":3101,"zoom":"XYZ 68 281 null"},{"title":"4.1.2 Paging-Mode Enabling","page":3103,"zoom":"XYZ 70 519 null"},{"title":"4.1.3 Paging-Mode Modifiers","page":3104,"zoom":"XYZ 68 337 null"},{"title":"4.1.4 Enumeration of Paging Features by CPUID","page":3105,"zoom":"XYZ 70 398 null"}]},{"title":"4.2 Hierarchical Paging Structures: an Overview","page":3107,"zoom":"XYZ 70 1110 null"},{"title":"4.3 32-Bit Paging","page":3109,"zoom":"XYZ 70 1110 null"},{"title":"4.4 PAE Paging","page":3114,"zoom":"XYZ 68 1110 null","children":[{"title":"4.4.1 PDPTE Registers","page":3114,"zoom":"XYZ 68 889 null"},{"title":"4.4.2 Linear-Address Translation with PAE Paging","page":3115,"zoom":"XYZ 70 689 null"}]},{"title":"4.5 4-Level Paging and 5-Level Paging","page":3120,"zoom":"XYZ 68 1110 null","children":[{"title":"4.5.1 Ordinary Paging and HLAT Paging","page":3120,"zoom":"XYZ 68 875 null"},{"title":"4.5.2 Use of CR3 with Ordinary 4-Level Paging and 5-Level Paging","page":3120,"zoom":"XYZ 68 481 null"},{"title":"4.5.3 Use of HLATP with HLAT 4-Level Paging and 5-Level Paging","page":3121,"zoom":"XYZ 70 374 null"},{"title":"4.5.4 Linear-Address Translation with 4-Level Paging and 5-Level Paging","page":3122,"zoom":"XYZ 68 1109 null"},{"title":"4.5.5 Restart of HLAT Paging","page":3133,"zoom":"XYZ 70 1109 null"}]},{"title":"4.6 Access Rights","page":3133,"zoom":"XYZ 70 838 null","children":[{"title":"4.6.1 Determination of Access Rights","page":3133,"zoom":"XYZ 70 546 null"},{"title":"4.6.2 Protection Keys","page":3136,"zoom":"XYZ 68 964 null"}]},{"title":"4.7 Page-Fault Exceptions","page":3137,"zoom":"XYZ 70 1110 null"},{"title":"4.8 Accessed and Dirty Flags","page":3139,"zoom":"XYZ 70 1110 null"},{"title":"4.9 Paging and Memory Typing","page":3139,"zoom":"XYZ 70 362 null","children":[{"title":"4.9.1 Paging and Memory Typing When the PAT is Not Supported (Pentium Pro and Pentium II Processors)","page":3140,"zoom":"XYZ 68 1109 null"},{"title":"4.9.2 Paging and Memory Typing When the PAT is Supported (Pentium III and More Recent Processor Families)","page":3140,"zoom":"XYZ 68 716 null"},{"title":"4.9.3 Caching Paging-Related Information about Memory Typing","page":3141,"zoom":"XYZ 70 1109 null"}]},{"title":"4.10 Caching Translation Information","page":3141,"zoom":"XYZ 70 913 null","children":[{"title":"4.10.1 Process-Context Identifiers (PCIDs)","page":3141,"zoom":"XYZ 70 649 null"},{"title":"4.10.2 Translation Lookaside Buffers (TLBs)","page":3142,"zoom":"XYZ 68 964 null","children":[{"title":"4.10.2.1 Page Numbers, Page Frames, and Page Offsets","page":3142,"zoom":"XYZ 68 820 null"},{"title":"4.10.2.2 Caching Translations in TLBs","page":3143,"zoom":"XYZ 70 1109 null"},{"title":"4.10.2.3 Details of TLB Use","page":3143,"zoom":"XYZ 70 594 null"},{"title":"4.10.2.4 Global Pages","page":3144,"zoom":"XYZ 68 1011 null"}]},{"title":"4.10.3 Paging-Structure Caches","page":3144,"zoom":"XYZ 68 805 null","children":[{"title":"4.10.3.1 Caches for Paging Structures","page":3144,"zoom":"XYZ 68 730 null"},{"title":"4.10.3.2 Using the Paging-Structure Caches to Translate Linear Addresses","page":3147,"zoom":"XYZ 70 936 null"},{"title":"4.10.3.3 Multiple Cached Entries for a Single Paging-Structure Entry","page":3147,"zoom":"XYZ 70 352 null"}]},{"title":"4.10.4 Invalidation of TLBs and Paging-Structure Caches","page":3148,"zoom":"XYZ 68 841 null","children":[{"title":"4.10.4.1 Operations that Invalidate TLBs and Paging-Structure Caches","page":3148,"zoom":"XYZ 68 698 null"},{"title":"4.10.4.2 Recommended Invalidation","page":3150,"zoom":"XYZ 68 953 null"},{"title":"4.10.4.3 Optional Invalidation","page":3151,"zoom":"XYZ 70 931 null"},{"title":"4.10.4.4 Delayed Invalidation","page":3152,"zoom":"XYZ 68 1109 null"}]},{"title":"4.10.5 Propagation of Paging-Structure Changes to Multiple Processors","page":3152,"zoom":"XYZ 68 375 null"}]},{"title":"4.11 Interactions with Virtual-Machine Extensions (VMX)","page":3153,"zoom":"XYZ 70 540 null","children":[{"title":"4.11.1 VMX Transitions","page":3153,"zoom":"XYZ 70 418 null"},{"title":"4.11.2 VMX Support for Address Translation","page":3154,"zoom":"XYZ 68 1038 null"}]},{"title":"4.12 Using Paging for Virtual Memory","page":3154,"zoom":"XYZ 68 727 null"},{"title":"4.13 Mapping Segments to Pages","page":3154,"zoom":"XYZ 68 359 null"}]},{"title":"Chapter 5 Protection","page":3157,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 Enabling and Disabling Segment and Page Protection","page":3157,"zoom":"XYZ 68 505 null"},{"title":"5.2 Fields and Flags Used for Segment-Level and Page-Level Protection","page":3158,"zoom":"XYZ 68 1110 null","children":[{"title":"5.2.1 Code-Segment Descriptor in 64-bit Mode","page":3159,"zoom":"XYZ 70 259 null"}]},{"title":"5.3 Limit Checking","page":3160,"zoom":"XYZ 68 511 null","children":[{"title":"5.3.1 Limit Checking in 64-bit Mode","page":3161,"zoom":"XYZ 70 739 null"}]},{"title":"5.4 Type Checking","page":3161,"zoom":"XYZ 70 635 null","children":[{"title":"5.4.1 Null Segment Selector Checking","page":3162,"zoom":"XYZ 68 481 null","children":[{"title":"5.4.1.1 NULL Segment Checking in 64-bit Mode","page":3162,"zoom":"XYZ 68 320 null"}]}]},{"title":"5.5 Privilege Levels","page":3162,"zoom":"XYZ 68 201 null"},{"title":"5.6 Privilege Level Checking When Accessing Data Segments","page":3164,"zoom":"XYZ 68 835 null","children":[{"title":"5.6.1 Accessing Data in Code Segments","page":3165,"zoom":"XYZ 70 325 null"}]},{"title":"5.7 Privilege Level Checking When Loading the SS Register","page":3166,"zoom":"XYZ 68 1110 null"},{"title":"5.8 Privilege Level Checking When Transferring Program Control Between Code Segments","page":3166,"zoom":"XYZ 68 967 null","children":[{"title":"5.8.1 Direct Calls or Jumps to Code Segments","page":3166,"zoom":"XYZ 68 403 null","children":[{"title":"5.8.1.1 Accessing Nonconforming Code Segments","page":3167,"zoom":"XYZ 70 635 null"},{"title":"5.8.1.2 Accessing Conforming Code Segments","page":3168,"zoom":"XYZ 68 475 null"}]},{"title":"5.8.2 Gate Descriptors","page":3169,"zoom":"XYZ 70 980 null"},{"title":"5.8.3 Call Gates","page":3169,"zoom":"XYZ 70 731 null","children":[{"title":"5.8.3.1 IA-32e Mode Call Gates","page":3170,"zoom":"XYZ 68 902 null"}]},{"title":"5.8.4 Accessing a Code Segment Through a Call Gate","page":3171,"zoom":"XYZ 70 887 null"},{"title":"5.8.5 Stack Switching","page":3173,"zoom":"XYZ 70 446 null","children":[{"title":"5.8.5.1 Stack Switching in 64-bit Mode","page":3175,"zoom":"XYZ 70 627 null"}]},{"title":"5.8.6 Returning from a Called Procedure","page":3176,"zoom":"XYZ 68 1109 null"},{"title":"5.8.7 Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions","page":3176,"zoom":"XYZ 68 203 null","children":[{"title":"5.8.7.1 SYSENTER and SYSEXIT Instructions in IA-32e Mode","page":3177,"zoom":"XYZ 70 546 null"}]},{"title":"5.8.8 Fast System Calls in 64-Bit Mode","page":3178,"zoom":"XYZ 68 899 null"}]},{"title":"5.9 Privileged Instructions","page":3179,"zoom":"XYZ 70 265 null"},{"title":"5.10 Pointer Validation","page":3180,"zoom":"XYZ 68 670 null","children":[{"title":"5.10.1 Checking Access Rights (LAR Instruction)","page":3180,"zoom":"XYZ 68 368 null"},{"title":"5.10.2 Checking Read/Write Rights (VERR and VERW Instructions)","page":3181,"zoom":"XYZ 70 857 null"},{"title":"5.10.3 Checking That the Pointer Offset Is Within Limits (LSL Instruction)","page":3181,"zoom":"XYZ 70 510 null"},{"title":"5.10.4 Checking Caller Access Privileges (ARPL Instruction)","page":3182,"zoom":"XYZ 68 1109 null"},{"title":"5.10.5 Checking Alignment","page":3183,"zoom":"XYZ 70 672 null"}]},{"title":"5.11 Page-Level Protection","page":3183,"zoom":"XYZ 70 534 null","children":[{"title":"5.11.1 Page-Protection Flags","page":3184,"zoom":"XYZ 68 1109 null"},{"title":"5.11.2 Restricting Addressable Domain","page":3184,"zoom":"XYZ 68 993 null"},{"title":"5.11.3 Page Type","page":3184,"zoom":"XYZ 68 623 null"},{"title":"5.11.4 Combining Protection of Both Levels of Page Tables","page":3184,"zoom":"XYZ 68 227 null"},{"title":"5.11.5 Overrides to Page Protection","page":3185,"zoom":"XYZ 70 1109 null"}]},{"title":"5.12 Combining Page and Segment Protection","page":3185,"zoom":"XYZ 70 942 null"},{"title":"5.13 Page-Level Protection and Execute-Disable Bit","page":3186,"zoom":"XYZ 68 1110 null","children":[{"title":"5.13.1 Detecting and Enabling the Execute-Disable Capability","page":3186,"zoom":"XYZ 68 760 null"},{"title":"5.13.2 Execute-Disable Page Protection","page":3186,"zoom":"XYZ 68 488 null"},{"title":"5.13.3 Reserved Bit Checking","page":3187,"zoom":"XYZ 70 478 null"},{"title":"5.13.4 Exception Handling","page":3188,"zoom":"XYZ 68 184 null"}]}]},{"title":"Chapter 6 Interrupt and Exception Handling","page":3191,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Interrupt and Exception Overview","page":3191,"zoom":"XYZ 68 867 null"},{"title":"6.2 Exception and Interrupt Vectors","page":3191,"zoom":"XYZ 68 407 null"},{"title":"6.3 Sources of Interrupts","page":3192,"zoom":"XYZ 68 1017 null","children":[{"title":"6.3.1 External Interrupts","page":3192,"zoom":"XYZ 68 883 null"},{"title":"6.3.2 Maskable Hardware Interrupts","page":3193,"zoom":"XYZ 70 207 null"},{"title":"6.3.3 Software-Generated Interrupts","page":3194,"zoom":"XYZ 68 980 null"}]},{"title":"6.4 Sources of Exceptions","page":3194,"zoom":"XYZ 68 760 null","children":[{"title":"6.4.1 Program-Error Exceptions","page":3194,"zoom":"XYZ 68 603 null"},{"title":"6.4.2 Software-Generated Exceptions","page":3194,"zoom":"XYZ 68 470 null"},{"title":"6.4.3 Machine-Check Exceptions","page":3194,"zoom":"XYZ 68 245 null"}]},{"title":"6.5 Exception Classifications","page":3195,"zoom":"XYZ 70 993 null"},{"title":"6.6 Program or Task Restart","page":3195,"zoom":"XYZ 70 517 null"},{"title":"6.7 NonMaskable Interrupt (NMI)","page":3196,"zoom":"XYZ 68 759 null","children":[{"title":"6.7.1 Handling Multiple NMIs","page":3196,"zoom":"XYZ 68 433 null"}]},{"title":"6.8 Enabling and Disabling Interrupts","page":3196,"zoom":"XYZ 68 221 null","children":[{"title":"6.8.1 Masking Maskable Hardware Interrupts","page":3197,"zoom":"XYZ 70 1109 null"},{"title":"6.8.2 Masking Instruction Breakpoints","page":3197,"zoom":"XYZ 70 432 null"},{"title":"6.8.3 Masking Exceptions and Interrupts When Switching Stacks","page":3198,"zoom":"XYZ 68 1109 null"}]},{"title":"6.9 Prioritization of Concurrent Events","page":3198,"zoom":"XYZ 68 635 null"},{"title":"6.10 Interrupt Descriptor Table (IDT)","page":3199,"zoom":"XYZ 70 592 null"},{"title":"6.11 IDT Descriptors","page":3200,"zoom":"XYZ 68 597 null"},{"title":"6.12 Exception and Interrupt Handling","page":3201,"zoom":"XYZ 70 449 null","children":[{"title":"6.12.1 Exception- or Interrupt-Handler Procedures","page":3202,"zoom":"XYZ 68 1109 null","children":[{"title":"6.12.1.1 Shadow Stack Usage on Transfers to Interrupt and Exception Handling Routines","page":3204,"zoom":"XYZ 68 1109 null"},{"title":"6.12.1.2 Protection of Exception- and Interrupt-Handler Procedures","page":3206,"zoom":"XYZ 68 626 null"},{"title":"6.12.1.3 Flag Usage By Exception- or Interrupt-Handler Procedure","page":3207,"zoom":"XYZ 70 1109 null"}]},{"title":"6.12.2 Interrupt Tasks","page":3207,"zoom":"XYZ 70 852 null"}]},{"title":"6.13 Error Code","page":3208,"zoom":"XYZ 68 427 null"},{"title":"6.14 Exception and Interrupt Handling in 64-bit Mode","page":3209,"zoom":"XYZ 70 661 null","children":[{"title":"6.14.1 64-Bit Mode IDT","page":3209,"zoom":"XYZ 70 380 null"},{"title":"6.14.2 64-Bit Mode Stack Frame","page":3210,"zoom":"XYZ 68 441 null"},{"title":"6.14.3 IRET in IA-32e Mode","page":3211,"zoom":"XYZ 70 947 null"},{"title":"6.14.4 Stack Switching in IA-32e Mode","page":3211,"zoom":"XYZ 70 447 null"},{"title":"6.14.5 Interrupt Stack Table","page":3212,"zoom":"XYZ 68 797 null"}]},{"title":"6.15 Exception and Interrupt Reference","page":3213,"zoom":"XYZ 70 734 null","children":[{"title":"Interrupt 0—Divide Error Exception (#DE)","page":3214,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 1—Debug Exception (#DB)","page":3215,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 2—NMI Interrupt","page":3217,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 3—Breakpoint Exception (#BP)","page":3218,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 4—Overflow Exception (#OF)","page":3219,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 5—BOUND Range Exceeded Exception (#BR)","page":3220,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 6—Invalid Opcode Exception (#UD)","page":3221,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 7—Device Not Available Exception (#NM)","page":3222,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 8—Double Fault Exception (#DF)","page":3223,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 9—Coprocessor Segment Overrun","page":3225,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 10—Invalid TSS Exception (#TS)","page":3226,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 11—Segment Not Present (#NP)","page":3228,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 12—Stack Fault Exception (#SS)","page":3230,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 13—General Protection Exception (#GP)","page":3231,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 14—Page-Fault Exception (#PF)","page":3234,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 16—x87 FPU Floating-Point Error (#MF)","page":3238,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 17—Alignment Check Exception (#AC)","page":3240,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 18—Machine-Check Exception (#MC)","page":3242,"zoom":"XYZ 68 1109 null"},{"title":"Interrupt 19—SIMD Floating-Point Exception (#XM)","page":3243,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 20—Virtualization Exception (#VE)","page":3245,"zoom":"XYZ 70 1109 null"},{"title":"Interrupt 21—Control Protection Exception (#CP)","page":3246,"zoom":"XYZ 68 1109 null"},{"title":"Interrupts 32 to 255—User Defined Interrupts","page":3248,"zoom":"XYZ 68 1109 null"}]}]},{"title":"Chapter 7 User Interrupts","page":3249,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Introduction","page":3249,"zoom":"XYZ 68 1009 null"},{"title":"7.2 Enumeration and Enabling","page":3249,"zoom":"XYZ 68 528 null"},{"title":"7.3 User-Interrupt State and User-Interrupt MSRs","page":3249,"zoom":"XYZ 68 290 null","children":[{"title":"7.3.1 User-Interrupt State","page":3250,"zoom":"XYZ 68 1109 null"},{"title":"7.3.2 User-Interrupt MSRs","page":3250,"zoom":"XYZ 68 436 null"}]},{"title":"7.4 Evaluation and Delivery of User Interrupts","page":3251,"zoom":"XYZ 70 609 null","children":[{"title":"7.4.1 User-Interrupt Recognition","page":3251,"zoom":"XYZ 70 472 null"},{"title":"7.4.2 User-Interrupt Delivery","page":3252,"zoom":"XYZ 68 1109 null"}]},{"title":"7.5 User-Interrupt Notification Identification and Processing","page":3253,"zoom":"XYZ 70 707 null","children":[{"title":"7.5.1 User-Interrupt Notification Identification","page":3254,"zoom":"XYZ 68 1038 null"},{"title":"7.5.2 User-Interrupt Notification Processing","page":3254,"zoom":"XYZ 68 641 null"}]},{"title":"7.6 User-Interrupt Instructions","page":3255,"zoom":"XYZ 70 976 null"},{"title":"7.7 User IPIs","page":3255,"zoom":"XYZ 70 644 null"}]},{"title":"Chapter 8 Task Management","page":3257,"zoom":"XYZ 68 1110 null","children":[{"title":"8.1 Task Management Overview","page":3257,"zoom":"XYZ 68 884 null","children":[{"title":"8.1.1 Task Structure","page":3257,"zoom":"XYZ 68 687 null"},{"title":"8.1.2 Task State","page":3258,"zoom":"XYZ 68 742 null"},{"title":"8.1.3 Executing a Task","page":3258,"zoom":"XYZ 68 333 null"}]},{"title":"8.2 Task Management Data Structures","page":3259,"zoom":"XYZ 70 502 null","children":[{"title":"8.2.1 Task-State Segment (TSS)","page":3259,"zoom":"XYZ 70 258 null"},{"title":"8.2.2 TSS Descriptor","page":3261,"zoom":"XYZ 70 481 null"},{"title":"8.2.3 TSS Descriptor in 64-bit mode","page":3262,"zoom":"XYZ 68 484 null"},{"title":"8.2.4 Task Register","page":3263,"zoom":"XYZ 70 565 null"},{"title":"8.2.5 Task-Gate Descriptor","page":3264,"zoom":"XYZ 68 583 null"}]},{"title":"8.3 Task Switching","page":3265,"zoom":"XYZ 70 244 null"},{"title":"8.4 Task Linking","page":3271,"zoom":"XYZ 70 1110 null","children":[{"title":"8.4.1 Use of Busy Flag To Prevent Recursive Task Switching","page":3272,"zoom":"XYZ 68 1109 null"},{"title":"8.4.2 Modifying Task Linkages","page":3272,"zoom":"XYZ 68 670 null"}]},{"title":"8.5 Task Address Space","page":3272,"zoom":"XYZ 68 343 null","children":[{"title":"8.5.1 Mapping Tasks to the Linear and Physical Address Spaces","page":3273,"zoom":"XYZ 70 997 null"},{"title":"8.5.2 Task Logical Address Space","page":3274,"zoom":"XYZ 68 1109 null"}]},{"title":"8.6 16-Bit Task-State Segment (TSS)","page":3274,"zoom":"XYZ 68 718 null"},{"title":"8.7 Task Management in 64-bit Mode","page":3275,"zoom":"XYZ 70 542 null"}]},{"title":"Chapter 9 Multiple-Processor Management","page":3277,"zoom":"XYZ 68 1110 null","children":[{"title":"9.1 Locked Atomic Operations","page":3277,"zoom":"XYZ 68 297 null","children":[{"title":"9.1.1 Guaranteed Atomic Operations","page":3278,"zoom":"XYZ 68 710 null"},{"title":"9.1.2 Bus Locking","page":3279,"zoom":"XYZ 70 971 null","children":[{"title":"9.1.2.1 Automatic Locking","page":3279,"zoom":"XYZ 70 678 null"},{"title":"9.1.2.2 Software Controlled Bus Locking","page":3280,"zoom":"XYZ 68 1109 null"},{"title":"9.1.2.3 Features to Disable Bus Locks","page":3280,"zoom":"XYZ 68 273 null"}]},{"title":"9.1.3 Handling Self- and Cross-Modifying Code","page":3281,"zoom":"XYZ 70 922 null"},{"title":"9.1.4 Effects of a LOCK Operation on Internal Processor Caches","page":3282,"zoom":"XYZ 68 973 null"}]},{"title":"9.2 Memory Ordering","page":3282,"zoom":"XYZ 68 760 null","children":[{"title":"9.2.1 Memory Ordering in the Intel® Pentium® and Intel486™ Processors","page":3282,"zoom":"XYZ 68 421 null"},{"title":"9.2.2 Memory Ordering in P6 and More Recent Processor Families","page":3283,"zoom":"XYZ 70 1109 null"},{"title":"9.2.3 Examples Illustrating the Memory-Ordering Principles","page":3284,"zoom":"XYZ 68 563 null","children":[{"title":"9.2.3.1 Assumptions, Terminology, and Notation","page":3284,"zoom":"XYZ 68 346 null"},{"title":"9.2.3.2 Neither Loads Nor Stores Are Reordered with Like Operations","page":3285,"zoom":"XYZ 70 606 null"},{"title":"9.2.3.3 Stores Are Not Reordered With Earlier Loads","page":3285,"zoom":"XYZ 70 241 null"},{"title":"9.2.3.4 Loads May Be Reordered with Earlier Stores to Different Locations","page":3286,"zoom":"XYZ 68 805 null"},{"title":"9.2.3.5 Intra-Processor Forwarding Is Allowed","page":3287,"zoom":"XYZ 70 1109 null"},{"title":"9.2.3.6 Stores Are Transitively Visible","page":3287,"zoom":"XYZ 70 711 null"},{"title":"9.2.3.7 Stores Are Seen in a Consistent Order by Other Processors","page":3288,"zoom":"XYZ 68 1109 null"},{"title":"9.2.3.8 Locked Instructions Have a Total Order","page":3288,"zoom":"XYZ 68 653 null"},{"title":"9.2.3.9 Loads and Stores Are Not Reordered with Locked Instructions","page":3288,"zoom":"XYZ 68 206 null"}]},{"title":"9.2.4 Fast-String Operation and Out-of-Order Stores","page":3289,"zoom":"XYZ 70 406 null","children":[{"title":"9.2.4.1 Memory-Ordering Model for String Operations on Write-Back (WB) Memory","page":3289,"zoom":"XYZ 70 180 null"},{"title":"9.2.4.2 Examples Illustrating Memory-Ordering Principles for String Operations","page":3290,"zoom":"XYZ 68 679 null"}]},{"title":"9.2.5 Strengthening or Weakening the Memory-Ordering Model","page":3292,"zoom":"XYZ 68 762 null"}]},{"title":"9.3 Serializing Instructions","page":3293,"zoom":"XYZ 70 368 null"},{"title":"9.4 Multiple-Processor (MP) Initialization","page":3295,"zoom":"XYZ 70 1110 null","children":[{"title":"9.4.1 BSP and AP Processors","page":3295,"zoom":"XYZ 70 420 null"},{"title":"9.4.2 MP Initialization Protocol Requirements and Restrictions","page":3296,"zoom":"XYZ 68 1038 null"},{"title":"9.4.3 MP Initialization Protocol Algorithm for MP Systems","page":3296,"zoom":"XYZ 68 792 null"},{"title":"9.4.4 MP Initialization Example","page":3297,"zoom":"XYZ 70 632 null","children":[{"title":"9.4.4.1 Typical BSP Initialization Sequence","page":3297,"zoom":"XYZ 70 305 null"},{"title":"9.4.4.2 Typical AP Initialization Sequence","page":3299,"zoom":"XYZ 70 606 null"}]},{"title":"9.4.5 Identifying Logical Processors in an MP System","page":3300,"zoom":"XYZ 68 1006 null"}]},{"title":"9.5 Intel® Hyper-Threading Technology and Intel® Multi-Core Technology","page":3301,"zoom":"XYZ 70 634 null"},{"title":"9.6 Detecting Hardware Multi-Threading Support and Topology","page":3301,"zoom":"XYZ 70 372 null","children":[{"title":"9.6.1 Initializing Processors Supporting Intel® Hyper-Threading Technology","page":3302,"zoom":"XYZ 68 653 null"},{"title":"9.6.2 Initializing Multi-Core Processors","page":3302,"zoom":"XYZ 68 412 null"},{"title":"9.6.3 Executing Multiple Threads on an Intel® 64 or IA-32 Processor Supporting Hardware Multi-Threading","page":3303,"zoom":"XYZ 70 1109 null"},{"title":"9.6.4 Handling Interrupts on an IA-32 Processor Supporting Hardware Multi-Threading","page":3303,"zoom":"XYZ 70 846 null"}]},{"title":"9.7 Intel® Hyper-Threading Technology Architecture","page":3303,"zoom":"XYZ 70 192 null","children":[{"title":"9.7.1 State of the Logical Processors","page":3304,"zoom":"XYZ 68 676 null"},{"title":"9.7.2 APIC Functionality","page":3305,"zoom":"XYZ 70 962 null"},{"title":"9.7.3 Memory Type Range Registers (MTRR)","page":3305,"zoom":"XYZ 70 754 null"},{"title":"9.7.4 Page Attribute Table (PAT)","page":3305,"zoom":"XYZ 70 563 null"},{"title":"9.7.5 Machine Check Architecture","page":3305,"zoom":"XYZ 70 447 null"},{"title":"9.7.6 Debug Registers and Extensions","page":3306,"zoom":"XYZ 68 1038 null"},{"title":"9.7.7 Performance Monitoring Counters","page":3306,"zoom":"XYZ 68 922 null"},{"title":"9.7.8 IA32_MISC_ENABLE MSR","page":3306,"zoom":"XYZ 68 707 null"},{"title":"9.7.9 Memory Ordering","page":3306,"zoom":"XYZ 68 557 null"},{"title":"9.7.10 Serializing Instructions","page":3306,"zoom":"XYZ 68 407 null"},{"title":"9.7.11 Microcode Update Resources","page":3306,"zoom":"XYZ 68 275 null"},{"title":"9.7.12 Self Modifying Code","page":3307,"zoom":"XYZ 70 964 null"},{"title":"9.7.13 Implementation-Specific Intel® HT Technology Facilities","page":3307,"zoom":"XYZ 70 814 null","children":[{"title":"9.7.13.1 Processor Caches","page":3307,"zoom":"XYZ 70 627 null"},{"title":"9.7.13.2 Processor Translation Lookaside Buffers (TLBs)","page":3307,"zoom":"XYZ 70 261 null"},{"title":"9.7.13.3 Thermal Monitor","page":3308,"zoom":"XYZ 68 1028 null"},{"title":"9.7.13.4 External Signal Compatibility","page":3308,"zoom":"XYZ 68 716 null"}]}]},{"title":"9.8 Multi-Core Architecture","page":3308,"zoom":"XYZ 68 220 null","children":[{"title":"9.8.1 Logical Processor Support","page":3309,"zoom":"XYZ 70 896 null"},{"title":"9.8.2 Memory Type Range Registers (MTRR)","page":3309,"zoom":"XYZ 70 722 null"},{"title":"9.8.3 Performance Monitoring Counters","page":3309,"zoom":"XYZ 70 524 null"},{"title":"9.8.4 IA32_MISC_ENABLE MSR","page":3309,"zoom":"XYZ 70 316 null"},{"title":"9.8.5 Microcode Update Resources","page":3309,"zoom":"XYZ 70 200 null"}]},{"title":"9.9 Programming Considerations for Hardware Multi-Threading Capable Processors","page":3310,"zoom":"XYZ 68 756 null","children":[{"title":"9.9.1 Hierarchical Mapping of Shared Resources","page":3310,"zoom":"XYZ 68 499 null"},{"title":"9.9.2 Hierarchical Mapping of CPUID Extended Topology Leaf","page":3312,"zoom":"XYZ 68 754 null"},{"title":"9.9.3 Hierarchical ID of Logical Processors in an MP System","page":3315,"zoom":"XYZ 70 1109 null","children":[{"title":"9.9.3.1 Hierarchical ID of Logical Processors with x2APIC ID","page":3316,"zoom":"XYZ 68 820 null"}]},{"title":"9.9.4 Algorithm for Three-Domain Mappings of APIC_ID","page":3317,"zoom":"XYZ 70 1109 null"},{"title":"9.9.5 Identifying Topological Relationships in an MP System","page":3322,"zoom":"XYZ 68 643 null"}]},{"title":"9.10 Management of Idle and Blocked Conditions","page":3325,"zoom":"XYZ 70 568 null","children":[{"title":"9.10.1 HLT Instruction","page":3325,"zoom":"XYZ 70 429 null"},{"title":"9.10.2 PAUSE Instruction","page":3325,"zoom":"XYZ 70 229 null"},{"title":"9.10.3 Detecting Support MONITOR/MWAIT Instruction","page":3326,"zoom":"XYZ 68 1005 null"},{"title":"9.10.4 MONITOR/MWAIT Instruction","page":3326,"zoom":"XYZ 68 507 null"},{"title":"9.10.5 Monitor/Mwait Address Range Determination","page":3327,"zoom":"XYZ 70 443 null"},{"title":"9.10.6 Required Operating System Support","page":3328,"zoom":"XYZ 68 913 null","children":[{"title":"9.10.6.1 Use the PAUSE Instruction in Spin-Wait Loops","page":3328,"zoom":"XYZ 68 736 null"},{"title":"9.10.6.2 Potential Usage of MONITOR/MWAIT in C0 Idle Loops","page":3328,"zoom":"XYZ 68 177 null"},{"title":"9.10.6.3 Halt Idle Logical Processors","page":3330,"zoom":"XYZ 68 971 null"},{"title":"9.10.6.4 Potential Usage of MONITOR/MWAIT in C1 Idle Loops","page":3330,"zoom":"XYZ 68 789 null"},{"title":"9.10.6.5 Guidelines for Scheduling Threads on Logical Processors Sharing Execution Resources","page":3331,"zoom":"XYZ 70 1025 null"},{"title":"9.10.6.6 Eliminate Execution-Based Timing Loops","page":3331,"zoom":"XYZ 70 782 null"},{"title":"9.10.6.7 Place Locks and Semaphores in Aligned, 128-Byte Blocks of Memory","page":3331,"zoom":"XYZ 70 465 null"}]}]},{"title":"9.11 MP Initialization For P6 Family Processors","page":3331,"zoom":"XYZ 70 296 null","children":[{"title":"9.11.1 Overview of the MP Initialization Process for P6 Family Processors","page":3332,"zoom":"XYZ 68 1109 null"},{"title":"9.11.2 MP Initialization Protocol Algorithm","page":3332,"zoom":"XYZ 68 235 null","children":[{"title":"9.11.2.1 Error Detection and Handling During the MP Initialization Protocol","page":3334,"zoom":"XYZ 68 986 null"}]}]}]},{"title":"Chapter 10 Processor Management and Initialization","page":3335,"zoom":"XYZ 68 1110 null","children":[{"title":"10.1 Initialization Overview","page":3335,"zoom":"XYZ 68 909 null","children":[{"title":"10.1.1 Processor State After Reset","page":3336,"zoom":"XYZ 68 1109 null"},{"title":"10.1.2 Processor Built-In Self-Test (BIST)","page":3339,"zoom":"XYZ 70 1109 null"},{"title":"10.1.3 Model and Stepping Information","page":3339,"zoom":"XYZ 70 935 null"},{"title":"10.1.4 First Instruction Executed","page":3339,"zoom":"XYZ 70 543 null"}]},{"title":"10.2 x87 FPU Initialization","page":3339,"zoom":"XYZ 70 206 null","children":[{"title":"10.2.1 Configuring the x87 FPU Environment","page":3340,"zoom":"XYZ 68 964 null"},{"title":"10.2.2 Setting the Processor for x87 FPU Software Emulation","page":3340,"zoom":"XYZ 68 285 null"}]},{"title":"10.3 Cache Enabling","page":3341,"zoom":"XYZ 70 841 null"},{"title":"10.4 Model-Specific Registers (MSRs)","page":3341,"zoom":"XYZ 70 539 null"},{"title":"10.5 Memory Type Range Registers (MTRRs)","page":3342,"zoom":"XYZ 68 1000 null"},{"title":"10.6 Initializing SSE/SSE2/SSE3/SSSE3 Extensions","page":3342,"zoom":"XYZ 68 782 null"},{"title":"10.7 Software Initialization for Real-Address Mode Operation","page":3342,"zoom":"XYZ 68 406 null","children":[{"title":"10.7.1 Real-Address Mode IDT","page":3342,"zoom":"XYZ 68 175 null"},{"title":"10.7.2 NMI Interrupt Handling","page":3343,"zoom":"XYZ 70 980 null"}]},{"title":"10.8 Software Initialization for Protected-Mode Operation","page":3343,"zoom":"XYZ 70 730 null","children":[{"title":"10.8.1 Protected-Mode System Data Structures","page":3343,"zoom":"XYZ 70 206 null"},{"title":"10.8.2 Initializing Protected-Mode Exceptions and Interrupts","page":3344,"zoom":"XYZ 68 821 null"},{"title":"10.8.3 Initializing Paging","page":3344,"zoom":"XYZ 68 606 null"},{"title":"10.8.4 Initializing Multitasking","page":3344,"zoom":"XYZ 68 296 null"},{"title":"10.8.5 Initializing IA-32e Mode","page":3345,"zoom":"XYZ 70 930 null","children":[{"title":"10.8.5.1 IA-32e Mode System Data Structures","page":3345,"zoom":"XYZ 70 236 null"},{"title":"10.8.5.2 IA-32e Mode Interrupts and Exceptions","page":3346,"zoom":"XYZ 68 1109 null"},{"title":"10.8.5.3 64-bit Mode and Compatibility Mode Operation","page":3346,"zoom":"XYZ 68 918 null"},{"title":"10.8.5.4 Switching Out of IA-32e Mode Operation","page":3346,"zoom":"XYZ 68 534 null"}]}]},{"title":"10.9 Mode Switching","page":3347,"zoom":"XYZ 70 1110 null","children":[{"title":"10.9.1 Switching to Protected Mode","page":3347,"zoom":"XYZ 70 971 null"},{"title":"10.9.2 Switching Back to Real-Address Mode","page":3348,"zoom":"XYZ 68 1109 null"}]},{"title":"10.10 Initialization and Mode Switching Example","page":3348,"zoom":"XYZ 68 255 null","children":[{"title":"10.10.1 Assembler Usage","page":3350,"zoom":"XYZ 68 469 null"},{"title":"10.10.2 STARTUP.ASM Listing","page":3350,"zoom":"XYZ 68 200 null"},{"title":"10.10.3 MAIN.ASM Source Code","page":3359,"zoom":"XYZ 70 597 null"},{"title":"10.10.4 Supporting Files","page":3359,"zoom":"XYZ 70 223 null"}]},{"title":"10.11 Microcode Update Facilities","page":3361,"zoom":"XYZ 70 559 null","children":[{"title":"10.11.1 Microcode Update","page":3362,"zoom":"XYZ 68 840 null"},{"title":"10.11.2 Optional Extended Signature Table","page":3365,"zoom":"XYZ 70 707 null"},{"title":"10.11.3 Processor Identification","page":3366,"zoom":"XYZ 68 1109 null"},{"title":"10.11.4 Platform Identification","page":3366,"zoom":"XYZ 68 330 null"},{"title":"10.11.5 Microcode Update Checksum","page":3367,"zoom":"XYZ 70 177 null"},{"title":"10.11.6 Microcode Update Loader","page":3368,"zoom":"XYZ 68 627 null","children":[{"title":"10.11.6.1 Hard Resets in Update Loading","page":3369,"zoom":"XYZ 70 889 null"},{"title":"10.11.6.2 Update in a Multiprocessor System","page":3369,"zoom":"XYZ 70 765 null"},{"title":"10.11.6.3 Update in a System Supporting Intel Hyper-Threading Technology","page":3369,"zoom":"XYZ 70 606 null"},{"title":"10.11.6.4 Update in a System Supporting Dual-Core Technology","page":3369,"zoom":"XYZ 70 449 null"},{"title":"10.11.6.5 Update Loader Enhancements","page":3369,"zoom":"XYZ 70 299 null"}]},{"title":"10.11.7 Update Signature and Verification","page":3370,"zoom":"XYZ 68 976 null","children":[{"title":"10.11.7.1 Determining the Signature","page":3370,"zoom":"XYZ 68 649 null"},{"title":"10.11.7.2 Authenticating the Update","page":3371,"zoom":"XYZ 70 921 null"}]},{"title":"10.11.8 Optional Processor Microcode Update Specifications","page":3371,"zoom":"XYZ 70 389 null","children":[{"title":"10.11.8.1 Responsibilities of the BIOS","page":3372,"zoom":"XYZ 68 1109 null"},{"title":"10.11.8.2 Responsibilities of the Calling Program","page":3373,"zoom":"XYZ 70 354 null"},{"title":"10.11.8.3 Microcode Update Functions","page":3376,"zoom":"XYZ 68 1045 null"},{"title":"10.11.8.4 INT 15H-based Interface","page":3376,"zoom":"XYZ 68 799 null"},{"title":"10.11.8.5 Function 00H—Presence Test","page":3376,"zoom":"XYZ 68 475 null"},{"title":"10.11.8.6 Function 01H—Write Microcode Update Data","page":3377,"zoom":"XYZ 70 795 null"},{"title":"10.11.8.7 Function 02H—Microcode Update Control","page":3380,"zoom":"XYZ 68 299 null"},{"title":"10.11.8.8 Function 03H—Read Microcode Update Data","page":3381,"zoom":"XYZ 70 342 null"},{"title":"10.11.8.9 Return Codes","page":3382,"zoom":"XYZ 68 259 null"}]}]}]},{"title":"Chapter 11 Advanced Programmable Interrupt Controller (APIC)","page":3385,"zoom":"XYZ 68 1110 null","children":[{"title":"11.1 Local and I/O APIC Overview","page":3385,"zoom":"XYZ 68 605 null"},{"title":"11.2 System Bus Vs. APIC Bus","page":3387,"zoom":"XYZ 70 218 null"},{"title":"11.3 The Intel® 82489DX External APIC, the APIC, the xAPIC, and the X2APIC","page":3388,"zoom":"XYZ 68 983 null"},{"title":"11.4 Local APIC","page":3388,"zoom":"XYZ 68 666 null","children":[{"title":"11.4.1 The Local APIC Block Diagram","page":3388,"zoom":"XYZ 68 543 null"},{"title":"11.4.2 Presence of the Local APIC","page":3391,"zoom":"XYZ 70 333 null"},{"title":"11.4.3 Enabling or Disabling the Local APIC","page":3391,"zoom":"XYZ 70 200 null"},{"title":"11.4.4 Local APIC Status and Location","page":3392,"zoom":"XYZ 68 591 null"},{"title":"11.4.5 Relocating the Local APIC Registers","page":3393,"zoom":"XYZ 70 890 null"},{"title":"11.4.6 Local APIC ID","page":3393,"zoom":"XYZ 70 740 null"},{"title":"11.4.7 Local APIC State","page":3394,"zoom":"XYZ 68 1005 null","children":[{"title":"11.4.7.1 Local APIC State After Power-Up or Reset","page":3394,"zoom":"XYZ 68 887 null"},{"title":"11.4.7.2 Local APIC State After It Has Been Software Disabled","page":3394,"zoom":"XYZ 68 479 null"},{"title":"11.4.7.3 Local APIC State After an INIT Reset (“Wait-for-SIPI” State)","page":3394,"zoom":"XYZ 68 166 null"},{"title":"11.4.7.4 Local APIC State After It Receives an INIT-Deassert IPI","page":3395,"zoom":"XYZ 70 947 null"}]},{"title":"11.4.8 Local APIC Version Register","page":3395,"zoom":"XYZ 70 850 null"}]},{"title":"11.5 Handling Local Interrupts","page":3396,"zoom":"XYZ 68 1110 null","children":[{"title":"11.5.1 Local Vector Table","page":3396,"zoom":"XYZ 68 954 null"},{"title":"11.5.2 Valid Interrupt Vectors","page":3399,"zoom":"XYZ 70 1109 null"},{"title":"11.5.3 Error Handling","page":3399,"zoom":"XYZ 70 860 null"},{"title":"11.5.4 APIC Timer","page":3400,"zoom":"XYZ 68 507 null","children":[{"title":"11.5.4.1 TSC-Deadline Mode","page":3401,"zoom":"XYZ 70 420 null"}]},{"title":"11.5.5 Local Interrupt Acceptance","page":3402,"zoom":"XYZ 68 326 null"}]},{"title":"11.6 Issuing Interprocessor Interrupts","page":3403,"zoom":"XYZ 70 1110 null","children":[{"title":"11.6.1 Interrupt Command Register (ICR)","page":3403,"zoom":"XYZ 70 805 null"},{"title":"11.6.2 Determining IPI Destination","page":3406,"zoom":"XYZ 68 244 null","children":[{"title":"11.6.2.1 Physical Destination Mode","page":3407,"zoom":"XYZ 70 766 null"},{"title":"11.6.2.2 Logical Destination Mode","page":3407,"zoom":"XYZ 70 449 null"},{"title":"11.6.2.3 Broadcast/Self Delivery Mode","page":3409,"zoom":"XYZ 70 912 null"},{"title":"11.6.2.4 Lowest Priority Delivery Mode","page":3409,"zoom":"XYZ 70 788 null"}]},{"title":"11.6.3 IPI Delivery and Acceptance","page":3410,"zoom":"XYZ 68 889 null"}]},{"title":"11.7 System and APIC Bus Arbitration","page":3410,"zoom":"XYZ 68 751 null"},{"title":"11.8 Handling Interrupts","page":3410,"zoom":"XYZ 68 267 null","children":[{"title":"11.8.1 Interrupt Handling with the Pentium 4 and Intel Xeon Processors","page":3411,"zoom":"XYZ 70 1109 null"},{"title":"11.8.2 Interrupt Handling with the P6 Family and Pentium Processors","page":3411,"zoom":"XYZ 70 527 null"},{"title":"11.8.3 Interrupt, Task, and Processor Priority","page":3412,"zoom":"XYZ 68 355 null","children":[{"title":"11.8.3.1 Task and Processor Priorities","page":3413,"zoom":"XYZ 70 1045 null"}]},{"title":"11.8.4 Interrupt Acceptance for Fixed Interrupts","page":3414,"zoom":"XYZ 68 947 null"},{"title":"11.8.5 Signaling Interrupt Servicing Completion","page":3415,"zoom":"XYZ 70 1005 null"},{"title":"11.8.6 Task Priority in IA-32e Mode","page":3415,"zoom":"XYZ 70 360 null","children":[{"title":"11.8.6.1 Interaction of Task Priorities between CR8 and APIC","page":3416,"zoom":"XYZ 68 737 null"}]}]},{"title":"11.9 Spurious Interrupt","page":3416,"zoom":"XYZ 68 433 null"},{"title":"11.10 APIC Bus Message Passing Mechanism and Protocol (P6 Family, Pentium Processors)","page":3417,"zoom":"XYZ 70 317 null","children":[{"title":"11.10.1 Bus Message Formats","page":3418,"zoom":"XYZ 68 814 null"}]},{"title":"11.11 Message Signalled Interrupts","page":3418,"zoom":"XYZ 68 710 null","children":[{"title":"11.11.1 Message Address Register Format","page":3418,"zoom":"XYZ 68 333 null"},{"title":"11.11.2 Message Data Register Format","page":3419,"zoom":"XYZ 70 459 null"}]},{"title":"11.12 Extended XAPIC (x2APIC)","page":3420,"zoom":"XYZ 68 342 null","children":[{"title":"11.12.1 Detecting and Enabling x2APIC Mode","page":3421,"zoom":"XYZ 70 993 null","children":[{"title":"11.12.1.1 Instructions to Access APIC Registers","page":3421,"zoom":"XYZ 70 268 null"},{"title":"11.12.1.2 x2APIC Register Address Space","page":3422,"zoom":"XYZ 68 1045 null"},{"title":"11.12.1.3 Reserved Bit Checking","page":3424,"zoom":"XYZ 68 982 null"}]},{"title":"11.12.2 x2APIC Register Availability","page":3424,"zoom":"XYZ 68 589 null"},{"title":"11.12.3 MSR Access in x2APIC Mode","page":3424,"zoom":"XYZ 68 305 null"},{"title":"11.12.4 VM-Exit Controls for MSRs and x2APIC Registers","page":3425,"zoom":"XYZ 70 1109 null"},{"title":"11.12.5 x2APIC State Transitions","page":3425,"zoom":"XYZ 70 887 null","children":[{"title":"11.12.5.1 x2APIC States","page":3425,"zoom":"XYZ 70 795 null","children":[{"title":"x2APIC After Reset","page":3426,"zoom":"XYZ 68 656 null"},{"title":"x2APIC Transitions From x2APIC Mode","page":3426,"zoom":"XYZ 68 365 null"},{"title":"x2APIC Transitions From Disabled Mode","page":3427,"zoom":"XYZ 70 1109 null"},{"title":"State Changes From xAPIC Mode to x2APIC Mode","page":3427,"zoom":"XYZ 70 878 null"}]}]},{"title":"11.12.6 Routing of Device Interrupts in x2APIC Mode","page":3427,"zoom":"XYZ 70 711 null"},{"title":"11.12.7 Initialization by System Software","page":3427,"zoom":"XYZ 70 452 null"},{"title":"11.12.8 CPUID Extensions And Topology Enumeration","page":3427,"zoom":"XYZ 70 227 null","children":[{"title":"11.12.8.1 Consistency of APIC IDs and CPUID","page":3428,"zoom":"XYZ 68 745 null"}]},{"title":"11.12.9 ICR Operation in x2APIC Mode","page":3428,"zoom":"XYZ 68 265 null"},{"title":"11.12.10 Determining IPI Destination in x2APIC Mode","page":3429,"zoom":"XYZ 70 385 null","children":[{"title":"11.12.10.1 Logical Destination Mode in x2APIC Mode","page":3429,"zoom":"XYZ 70 333 null"},{"title":"11.12.10.2 Deriving Logical x2APIC ID from the Local x2APIC ID","page":3430,"zoom":"XYZ 68 453 null"}]},{"title":"11.12.11 SELF IPI Register","page":3431,"zoom":"XYZ 70 1109 null"}]},{"title":"11.13 APIC Bus Message Formats","page":3431,"zoom":"XYZ 70 536 null","children":[{"title":"11.13.1 Bus Message Formats","page":3431,"zoom":"XYZ 70 430 null"},{"title":"11.13.2 EOI Message","page":3431,"zoom":"XYZ 70 314 null","children":[{"title":"11.13.2.1 Short Message","page":3432,"zoom":"XYZ 68 641 null"},{"title":"11.13.2.2 Non-focused Lowest Priority Message","page":3433,"zoom":"XYZ 70 696 null"},{"title":"11.13.2.3 APIC Bus Status Cycles","page":3434,"zoom":"XYZ 68 420 null"}]}]}]},{"title":"Chapter 12 Memory Cache Control","page":3437,"zoom":"XYZ 68 1110 null","children":[{"title":"12.1 Internal Caches, TLBs, and Buffers","page":3437,"zoom":"XYZ 68 925 null"},{"title":"12.2 Caching Terminology","page":3441,"zoom":"XYZ 70 452 null"},{"title":"12.3 Methods of Caching Available","page":3442,"zoom":"XYZ 68 808 null","children":[{"title":"12.3.1 Buffering of Write Combining Memory Locations","page":3444,"zoom":"XYZ 68 1109 null"},{"title":"12.3.2 Choosing a Memory Type","page":3444,"zoom":"XYZ 68 359 null"},{"title":"12.3.3 Code Fetches in Uncacheable Memory","page":3445,"zoom":"XYZ 70 747 null"}]},{"title":"12.4 Cache Control Protocol","page":3445,"zoom":"XYZ 70 510 null"},{"title":"12.5 Cache Control","page":3446,"zoom":"XYZ 68 983 null","children":[{"title":"12.5.1 Cache Control Registers and Bits","page":3446,"zoom":"XYZ 68 673 null"},{"title":"12.5.2 Precedence of Cache Controls","page":3449,"zoom":"XYZ 70 253 null","children":[{"title":"12.5.2.1 Selecting Memory Types for Pentium Pro and Pentium II Processors","page":3450,"zoom":"XYZ 68 812 null"},{"title":"12.5.2.2 Selecting Memory Types for Pentium III and More Recent Processor Families","page":3451,"zoom":"XYZ 70 979 null"},{"title":"12.5.2.3 Writing Values Across Pages with Different Memory Types","page":3452,"zoom":"XYZ 68 751 null"}]},{"title":"12.5.3 Preventing Caching","page":3452,"zoom":"XYZ 68 621 null"},{"title":"12.5.4 Disabling and Enabling the L3 Cache","page":3453,"zoom":"XYZ 70 983 null"},{"title":"12.5.5 Cache Management Instructions","page":3453,"zoom":"XYZ 70 776 null"},{"title":"12.5.6 L1 Data Cache Context Mode","page":3454,"zoom":"XYZ 68 1109 null","children":[{"title":"12.5.6.1 Adaptive Mode","page":3454,"zoom":"XYZ 68 957 null"},{"title":"12.5.6.2 Shared Mode","page":3454,"zoom":"XYZ 68 722 null"}]}]},{"title":"12.6 Self-Modifying Code","page":3454,"zoom":"XYZ 68 545 null"},{"title":"12.7 Implicit Caching (Pentium 4, Intel® Xeon®, and P6 Family Processors)","page":3455,"zoom":"XYZ 70 1110 null"},{"title":"12.8 Explicit Caching","page":3455,"zoom":"XYZ 70 588 null"},{"title":"12.9 Invalidating the Translation Lookaside Buffers (TLBs)","page":3455,"zoom":"XYZ 70 319 null"},{"title":"12.10 Store Buffer","page":3456,"zoom":"XYZ 68 986 null"},{"title":"12.11 Memory Type Range Registers (MTRRs)","page":3456,"zoom":"XYZ 68 583 null","children":[{"title":"12.11.1 MTRR Feature Identification","page":3457,"zoom":"XYZ 70 282 null"},{"title":"12.11.2 Setting Memory Ranges with MTRRs","page":3458,"zoom":"XYZ 68 586 null","children":[{"title":"12.11.2.1 IA32_MTRR_DEF_TYPE MSR","page":3458,"zoom":"XYZ 68 459 null"},{"title":"12.11.2.2 Fixed Range MTRRs","page":3459,"zoom":"XYZ 70 673 null"},{"title":"12.11.2.3 Variable Range MTRRs","page":3459,"zoom":"XYZ 70 363 null"},{"title":"12.11.2.4 System-Management Range Register Interface","page":3461,"zoom":"XYZ 70 406 null"}]},{"title":"12.11.3 Example Base and Mask Calculations","page":3462,"zoom":"XYZ 68 330 null","children":[{"title":"12.11.3.1 Base and Mask Calculations for Greater-Than 36-bit Physical Address Support","page":3463,"zoom":"XYZ 70 334 null"}]},{"title":"12.11.4 Range Size and Alignment Requirement","page":3464,"zoom":"XYZ 68 750 null","children":[{"title":"12.11.4.1 MTRR Precedences","page":3464,"zoom":"XYZ 68 540 null"}]},{"title":"12.11.5 MTRR Initialization","page":3465,"zoom":"XYZ 70 1109 null"},{"title":"12.11.6 Remapping Memory Types","page":3465,"zoom":"XYZ 70 893 null"},{"title":"12.11.7 MTRR Maintenance Programming Interface","page":3465,"zoom":"XYZ 70 545 null","children":[{"title":"12.11.7.1 MemTypeGet() Function","page":3465,"zoom":"XYZ 70 435 null"},{"title":"12.11.7.2 MemTypeSet() Function","page":3467,"zoom":"XYZ 70 1109 null"}]},{"title":"12.11.8 MTRR Considerations in MP Systems","page":3468,"zoom":"XYZ 68 533 null"},{"title":"12.11.9 Large Page Size Considerations","page":3469,"zoom":"XYZ 70 776 null"}]},{"title":"12.12 Page Attribute Table (PAT)","page":3469,"zoom":"XYZ 70 313 null","children":[{"title":"12.12.1 Detecting Support for the PAT Feature","page":3470,"zoom":"XYZ 68 1109 null"},{"title":"12.12.2 IA32_PAT MSR","page":3470,"zoom":"XYZ 68 884 null"},{"title":"12.12.3 Selecting a Memory Type from the PAT","page":3471,"zoom":"XYZ 70 1109 null"},{"title":"12.12.4 Programming the PAT","page":3471,"zoom":"XYZ 70 699 null"},{"title":"12.12.5 PAT Compatibility with Earlier IA-32 Processors","page":3472,"zoom":"XYZ 68 757 null"}]}]},{"title":"Chapter 13 Intel® MMX™ Technology System Programming","page":3473,"zoom":"XYZ 68 1110 null","children":[{"title":"13.1 Emulation of the MMX Instruction Set","page":3473,"zoom":"XYZ 68 909 null"},{"title":"13.2 The MMX State and MMX Register Aliasing","page":3473,"zoom":"XYZ 68 531 null","children":[{"title":"13.2.1 Effect of MMX, x87 FPU, FXSAVE, and FXRSTOR Instructions on the x87 FPU Tag Word","page":3475,"zoom":"XYZ 70 876 null"}]},{"title":"13.3 Saving and Restoring the MMX State and Registers","page":3475,"zoom":"XYZ 70 212 null"},{"title":"13.4 Saving MMX State on Task or Context Switches","page":3476,"zoom":"XYZ 68 779 null"},{"title":"13.5 EXCEPTIONS That Can Occur When Executing MMX Instructions","page":3476,"zoom":"XYZ 68 527 null","children":[{"title":"13.5.1 Effect of MMX Instructions on Pending x87 Floating-Point Exceptions","page":3477,"zoom":"XYZ 70 1109 null"}]},{"title":"13.6 Debugging MMX Code","page":3477,"zoom":"XYZ 70 938 null"}]},{"title":"Chapter 14 System Programming for Instruction Set Extensions and Processor Extended States","page":3479,"zoom":"XYZ 68 1110 null","children":[{"title":"14.1 Providing Operating System Support for SSE Extensions","page":3479,"zoom":"XYZ 68 317 null","children":[{"title":"14.1.1 Adding Support to an Operating System for SSE Extensions","page":3480,"zoom":"XYZ 68 980 null"},{"title":"14.1.2 Checking for CPU Support","page":3480,"zoom":"XYZ 68 693 null"},{"title":"14.1.3 Initialization of the SSE Extensions","page":3480,"zoom":"XYZ 68 357 null"},{"title":"14.1.4 Providing Non-Numeric Exception Handlers for Exceptions Generated by the SSE Instructions","page":3482,"zoom":"XYZ 68 693 null"},{"title":"14.1.5 Providing a Handler for the SIMD Floating-Point Exception (#XM)","page":3483,"zoom":"XYZ 70 650 null","children":[{"title":"14.1.5.1 Numeric Error flag and IGNNE#","page":3484,"zoom":"XYZ 68 1109 null"}]}]},{"title":"14.2 Emulation of SSE Extensions","page":3484,"zoom":"XYZ 68 990 null"},{"title":"14.3 Saving and Restoring SSE State","page":3484,"zoom":"XYZ 68 821 null"},{"title":"14.4 Designing OS Facilities for Saving x87 FPU, SSE, AND EXTENDED States on Task or Context Switches","page":3484,"zoom":"XYZ 68 433 null","children":[{"title":"14.4.1 Using the TS Flag to Control the Saving of the x87 FPU and SSE State","page":3485,"zoom":"XYZ 70 701 null"}]},{"title":"14.5 The XSAVE Feature Set and Processor Extended State Management","page":3485,"zoom":"XYZ 70 343 null","children":[{"title":"14.5.1 Checking the Support for XSAVE Feature Set","page":3486,"zoom":"XYZ 68 786 null"},{"title":"14.5.2 Determining the XSAVE Managed Feature States And The Required Buffer Size","page":3486,"zoom":"XYZ 68 362 null"},{"title":"14.5.3 Enable the Use Of XSAVE Feature Set And XSAVE State Components","page":3487,"zoom":"XYZ 70 1109 null"},{"title":"14.5.4 Provide an Initialization for the XSAVE State Components","page":3487,"zoom":"XYZ 70 724 null"},{"title":"14.5.5 Providing the Required Exception Handlers","page":3487,"zoom":"XYZ 70 485 null"}]},{"title":"14.6 Interoperability Of The XSAVE Feature Set And FXSAVE/FXRSTOR","page":3487,"zoom":"XYZ 70 366 null"},{"title":"14.7 The XSAVE Feature Set And Processor Supervisor State Management","page":3488,"zoom":"XYZ 68 892 null"},{"title":"14.8 System Programming For XSAVE Managed Features","page":3488,"zoom":"XYZ 68 244 null","children":[{"title":"14.8.1 Intel® Advanced Vector Extensions (Intel® AVX)","page":3489,"zoom":"XYZ 70 1109 null"},{"title":"14.8.2 Intel® Advanced Vector Extensions 512 (Intel® AVX-512)","page":3489,"zoom":"XYZ 70 695 null"}]}]},{"title":"Chapter 15 Power and Thermal Management","page":3491,"zoom":"XYZ 68 1110 null","children":[{"title":"15.1 Enhanced Intel Speedstep® Technology","page":3491,"zoom":"XYZ 68 942 null","children":[{"title":"15.1.1 Software Interface For Initiating Performance State Transitions","page":3491,"zoom":"XYZ 68 617 null"}]},{"title":"15.2 P-State Hardware Coordination","page":3491,"zoom":"XYZ 68 414 null"},{"title":"15.3 System Software Considerations and Opportunistic processor Performance operation","page":3493,"zoom":"XYZ 70 757 null","children":[{"title":"15.3.1 Intel® Dynamic Acceleration Technology","page":3493,"zoom":"XYZ 70 592 null"},{"title":"15.3.2 System Software Interfaces for Opportunistic Processor Performance Operation","page":3493,"zoom":"XYZ 70 476 null","children":[{"title":"15.3.2.1 Discover Hardware Support and Enabling of Opportunistic Processor Performance Operation","page":3493,"zoom":"XYZ 70 207 null"},{"title":"15.3.2.2 OS Control of Opportunistic Processor Performance Operation","page":3494,"zoom":"XYZ 68 837 null"},{"title":"15.3.2.3 Required Changes to OS Power Management P-State Policy","page":3494,"zoom":"XYZ 68 285 null"}]},{"title":"15.3.3 Intel® Turbo Boost Technology","page":3495,"zoom":"XYZ 70 959 null"},{"title":"15.3.4 Performance and Energy Bias Hint Support","page":3495,"zoom":"XYZ 70 826 null"}]},{"title":"15.4 Hardware-Controlled Performance States (HWP)","page":3495,"zoom":"XYZ 70 232 null","children":[{"title":"15.4.1 HWP Programming Interfaces","page":3496,"zoom":"XYZ 68 863 null"},{"title":"15.4.2 Enabling HWP","page":3497,"zoom":"XYZ 70 1022 null"},{"title":"15.4.3 HWP Performance Range and Dynamic Capabilities","page":3497,"zoom":"XYZ 70 481 null"},{"title":"15.4.4 Managing HWP","page":3498,"zoom":"XYZ 68 340 null","children":[{"title":"15.4.4.1 IA32_HWP_REQUEST MSR (Address: 774H Logical Processor Scope)","page":3498,"zoom":"XYZ 68 288 null"},{"title":"15.4.4.2 IA32_HWP_REQUEST_PKG MSR (Address: 772H Package Scope)","page":3501,"zoom":"XYZ 70 1109 null"},{"title":"15.4.4.3 IA32_HWP_PECI_REQUEST_INFO MSR (Address 775H Package Scope)","page":3501,"zoom":"XYZ 70 635 null"},{"title":"15.4.4.4 IA32_HWP_CTL MSR (Address: 776H Logical Processor Scope)","page":3502,"zoom":"XYZ 68 334 null"}]},{"title":"15.4.5 HWP Feedback","page":3503,"zoom":"XYZ 70 601 null","children":[{"title":"15.4.5.1 Non-Architectural HWP Feedback","page":3505,"zoom":"XYZ 70 456 null"}]},{"title":"15.4.6 HWP Notifications","page":3506,"zoom":"XYZ 68 1109 null"},{"title":"15.4.7 Idle Logical Processor Impact on Core Frequency","page":3506,"zoom":"XYZ 68 369 null"},{"title":"15.4.8 Fast Write of Uncore MSR (Model Specific Feature)","page":3507,"zoom":"XYZ 70 1109 null","children":[{"title":"15.4.8.1 FAST_UNCORE_MSRS_CAPABILITY (Address: 0x65F, Logical Processor Scope)","page":3507,"zoom":"XYZ 70 733 null"},{"title":"15.4.8.2 FAST_UNCORE_MSRS_CTL (Address: 0x657, Logical Processor Scope)","page":3507,"zoom":"XYZ 70 357 null"},{"title":"15.4.8.3 FAST_UNCORE_MSRS_STATUS (Address: 0x65E, Logical Processor Scope)","page":3508,"zoom":"XYZ 68 782 null"}]},{"title":"15.4.9 Fast_IA32_HWP_REQUEST CPUID","page":3508,"zoom":"XYZ 68 366 null"},{"title":"15.4.10 Recommendations for OS use of HWP Controls","page":3508,"zoom":"XYZ 68 216 null"}]},{"title":"15.5 Hardware Duty Cycling (HDC)","page":3510,"zoom":"XYZ 68 901 null","children":[{"title":"15.5.1 Hardware Duty Cycling Programming Interfaces","page":3510,"zoom":"XYZ 68 539 null"},{"title":"15.5.2 Package level Enabling HDC","page":3511,"zoom":"XYZ 70 727 null"},{"title":"15.5.3 Logical-Processor Level HDC Control","page":3512,"zoom":"XYZ 68 1109 null"},{"title":"15.5.4 HDC Residency Counters","page":3512,"zoom":"XYZ 68 510 null","children":[{"title":"15.5.4.1 IA32_THREAD_STALL","page":3512,"zoom":"XYZ 68 385 null"},{"title":"15.5.4.2 Non-Architectural HDC Residency Counters","page":3513,"zoom":"XYZ 70 878 null"}]},{"title":"15.5.5 MPERF and APERF Counters Under HDC","page":3515,"zoom":"XYZ 70 1109 null"}]},{"title":"15.6 Hardware Feedback Interface and Intel® Thread Director","page":3515,"zoom":"XYZ 70 710 null","children":[{"title":"15.6.1 Hardware Feedback Interface Table Structure","page":3515,"zoom":"XYZ 70 498 null"},{"title":"15.6.2 Intel® Thread Director Table Structure","page":3517,"zoom":"XYZ 70 1109 null"},{"title":"15.6.3 Intel® Thread Director Usage Model","page":3520,"zoom":"XYZ 68 574 null"},{"title":"15.6.4 Hardware Feedback Interface Pointer","page":3521,"zoom":"XYZ 70 1109 null"},{"title":"15.6.5 Hardware Feedback Interface Configuration","page":3521,"zoom":"XYZ 70 838 null"},{"title":"15.6.6 Hardware Feedback Interface Notifications","page":3522,"zoom":"XYZ 68 409 null"},{"title":"15.6.7 Hardware Feedback Interface and Intel® Thread Director Structure Dynamic Update","page":3523,"zoom":"XYZ 70 1109 null"},{"title":"15.6.8 Logical Processor Scope Intel® Thread Director Configuration","page":3523,"zoom":"XYZ 70 525 null"},{"title":"15.6.9 Implicit Reset of Package and Logical Processor Scope Configuration MSRs","page":3524,"zoom":"XYZ 68 1109 null"},{"title":"15.6.10 Logical Processor Scope Intel® Thread Director Run Time Characteristics","page":3524,"zoom":"XYZ 68 592 null"},{"title":"15.6.11 Logical Processor Scope History","page":3524,"zoom":"XYZ 68 233 null","children":[{"title":"15.6.11.1 Enabling Intel® Thread Director History Reset","page":3525,"zoom":"XYZ 70 1037 null"},{"title":"15.6.11.2 Implicit Intel® Thread Director History Reset","page":3525,"zoom":"XYZ 70 866 null"}]}]},{"title":"15.7 MWAIT Extensions for Advanced Power Management","page":3525,"zoom":"XYZ 70 560 null"},{"title":"15.8 Thermal Monitoring and Protection","page":3526,"zoom":"XYZ 68 847 null","children":[{"title":"15.8.1 Catastrophic Shutdown Detector","page":3527,"zoom":"XYZ 70 964 null"},{"title":"15.8.2 Thermal Monitor","page":3527,"zoom":"XYZ 70 831 null","children":[{"title":"15.8.2.1 Thermal Monitor 1","page":3527,"zoom":"XYZ 70 704 null"},{"title":"15.8.2.2 Thermal Monitor 2","page":3527,"zoom":"XYZ 70 464 null"},{"title":"15.8.2.3 Two Methods for Enabling TM2","page":3527,"zoom":"XYZ 70 239 null"},{"title":"15.8.2.4 Performance State Transitions and Thermal Monitoring","page":3528,"zoom":"XYZ 68 450 null"},{"title":"15.8.2.5 Thermal Status Information","page":3528,"zoom":"XYZ 68 281 null"},{"title":"15.8.2.6 Adaptive Thermal Monitor","page":3529,"zoom":"XYZ 70 252 null"}]},{"title":"15.8.3 Software Controlled Clock Modulation","page":3530,"zoom":"XYZ 68 873 null","children":[{"title":"15.8.3.1 Extension of Software Controlled Clock Modulation","page":3531,"zoom":"XYZ 70 753 null"}]},{"title":"15.8.4 Detection of Thermal Monitor and Software Controlled Clock Modulation Facilities","page":3531,"zoom":"XYZ 70 365 null","children":[{"title":"15.8.4.1 Detection of Software Controlled Clock Modulation Extension","page":3531,"zoom":"XYZ 70 230 null"}]},{"title":"15.8.5 On Die Digital Thermal Sensors","page":3532,"zoom":"XYZ 68 1109 null","children":[{"title":"15.8.5.1 Digital Thermal Sensor Enumeration","page":3532,"zoom":"XYZ 68 982 null"},{"title":"15.8.5.2 Reading the Digital Sensor","page":3532,"zoom":"XYZ 68 850 null"}]},{"title":"15.8.6 Power Limit Notification","page":3535,"zoom":"XYZ 70 1109 null"}]},{"title":"15.9 Package Level Thermal Management","page":3535,"zoom":"XYZ 70 809 null","children":[{"title":"15.9.1 Support for Passive and Active cooling","page":3537,"zoom":"XYZ 70 224 null"}]},{"title":"15.10 Platform Specific Power Management Support","page":3538,"zoom":"XYZ 68 967 null","children":[{"title":"15.10.1 RAPL Interfaces","page":3538,"zoom":"XYZ 68 522 null"},{"title":"15.10.2 RAPL Domains and Platform Specificity","page":3539,"zoom":"XYZ 70 644 null"},{"title":"15.10.3 Package RAPL Domain","page":3540,"zoom":"XYZ 68 780 null"},{"title":"15.10.4 PP0/PP1 RAPL Domains","page":3542,"zoom":"XYZ 68 583 null"},{"title":"15.10.5 DRAM RAPL Domain","page":3544,"zoom":"XYZ 68 831 null"}]}]},{"title":"Chapter 16 Machine-Check Architecture","page":3547,"zoom":"XYZ 68 1110 null","children":[{"title":"16.1 Machine-Check Architecture","page":3547,"zoom":"XYZ 68 886 null"},{"title":"16.2 Compatibility with Pentium Processor","page":3547,"zoom":"XYZ 68 507 null"},{"title":"16.3 Machine-Check MSRs","page":3548,"zoom":"XYZ 68 1110 null","children":[{"title":"16.3.1 Machine-Check Global Control MSRs","page":3548,"zoom":"XYZ 68 574 null","children":[{"title":"16.3.1.1 IA32_MCG_CAP MSR","page":3548,"zoom":"XYZ 68 465 null"},{"title":"16.3.1.2 IA32_MCG_STATUS MSR","page":3550,"zoom":"XYZ 68 974 null"},{"title":"16.3.1.3 IA32_MCG_CTL MSR","page":3550,"zoom":"XYZ 68 311 null"},{"title":"16.3.1.4 IA32_MCG_EXT_CTL MSR","page":3550,"zoom":"XYZ 68 183 null"},{"title":"16.3.1.5 Enabling Local Machine Check","page":3551,"zoom":"XYZ 70 661 null"}]},{"title":"16.3.2 Error-Reporting Register Banks","page":3551,"zoom":"XYZ 70 441 null","children":[{"title":"16.3.2.1 IA32_MCi_CTL MSRs","page":3551,"zoom":"XYZ 70 276 null"},{"title":"16.3.2.2 IA32_MCi_STATUS MSRS","page":3552,"zoom":"XYZ 68 747 null"},{"title":"16.3.2.3 IA32_MCi_ADDR MSRs","page":3555,"zoom":"XYZ 70 971 null"},{"title":"16.3.2.4 IA32_MCi_MISC MSRs","page":3555,"zoom":"XYZ 70 479 null"},{"title":"16.3.2.5 IA32_MCi_CTL2 MSRs","page":3557,"zoom":"XYZ 70 708 null"},{"title":"16.3.2.6 IA32_MCG Extended Machine Check State MSRs","page":3558,"zoom":"XYZ 68 971 null"}]},{"title":"16.3.3 Mapping of the Pentium Processor Machine-Check Errors to the Machine-Check Architecture","page":3559,"zoom":"XYZ 70 667 null"}]},{"title":"16.4 Enhanced Cache Error reporting","page":3559,"zoom":"XYZ 70 317 null"},{"title":"16.5 Corrected Machine Check Error Interrupt","page":3560,"zoom":"XYZ 68 864 null","children":[{"title":"16.5.1 CMCI Local APIC Interface","page":3560,"zoom":"XYZ 68 524 null"},{"title":"16.5.2 System Software Recommendation for Managing CMCI and Machine Check Resources","page":3561,"zoom":"XYZ 70 1015 null","children":[{"title":"16.5.2.1 CMCI Initialization","page":3561,"zoom":"XYZ 70 867 null"},{"title":"16.5.2.2 CMCI Threshold Management","page":3562,"zoom":"XYZ 68 1109 null"},{"title":"16.5.2.3 CMCI Interrupt Handler","page":3562,"zoom":"XYZ 68 808 null"}]}]},{"title":"16.6 Recovery of Uncorrected Recoverable (UCR) Errors","page":3562,"zoom":"XYZ 68 611 null","children":[{"title":"16.6.1 Detection of Software Error Recovery Support","page":3562,"zoom":"XYZ 68 456 null"},{"title":"16.6.2 UCR Error Reporting and Logging","page":3562,"zoom":"XYZ 68 201 null"},{"title":"16.6.3 UCR Error Classification","page":3563,"zoom":"XYZ 70 496 null"},{"title":"16.6.4 UCR Error Overwrite Rules","page":3564,"zoom":"XYZ 68 507 null"}]},{"title":"16.7 Machine-Check Availability","page":3565,"zoom":"XYZ 70 776 null"},{"title":"16.8 Machine-Check Initialization","page":3565,"zoom":"XYZ 70 634 null"},{"title":"16.9 Interpreting the MCA Error Codes","page":3566,"zoom":"XYZ 68 441 null","children":[{"title":"16.9.1 Simple Error Codes","page":3566,"zoom":"XYZ 68 190 null"},{"title":"16.9.2 Compound Error Codes","page":3567,"zoom":"XYZ 70 656 null","children":[{"title":"16.9.2.1 Correction Report Filtering (F) Bit","page":3567,"zoom":"XYZ 70 180 null"},{"title":"16.9.2.2 Transaction Type (TT) Sub-Field","page":3568,"zoom":"XYZ 68 898 null"},{"title":"16.9.2.3 Level (LL) Sub-Field","page":3568,"zoom":"XYZ 68 650 null"},{"title":"16.9.2.4 Request (RRRR) Sub-Field","page":3568,"zoom":"XYZ 68 380 null"},{"title":"16.9.2.5 Bus and Interconnect Errors","page":3569,"zoom":"XYZ 70 806 null"},{"title":"16.9.2.6 Memory Controller and Extended Memory Errors","page":3570,"zoom":"XYZ 68 1109 null"}]},{"title":"16.9.3 Architecturally Defined UCR Errors","page":3570,"zoom":"XYZ 68 672 null","children":[{"title":"16.9.3.1 Architecturally Defined SRAO Errors","page":3570,"zoom":"XYZ 68 597 null"},{"title":"16.9.3.2 Architecturally Defined SRAR Errors","page":3571,"zoom":"XYZ 70 540 null"}]},{"title":"16.9.4 Multiple MCA Errors","page":3573,"zoom":"XYZ 70 756 null"},{"title":"16.9.5 Machine-Check Error Codes Interpretation","page":3573,"zoom":"XYZ 70 304 null"}]},{"title":"16.10 Guidelines for Writing Machine-Check Software","page":3574,"zoom":"XYZ 68 1110 null","children":[{"title":"16.10.1 Machine-Check Exception Handler","page":3574,"zoom":"XYZ 68 835 null"},{"title":"16.10.2 Pentium Processor Machine-Check Exception Handling","page":3575,"zoom":"XYZ 70 705 null"},{"title":"16.10.3 Logging Correctable Machine-Check Errors","page":3575,"zoom":"XYZ 70 456 null"},{"title":"16.10.4 Machine-Check Software Handler Guidelines for Error Recovery","page":3577,"zoom":"XYZ 70 1038 null","children":[{"title":"16.10.4.1 Machine-Check Exception Handler for Error Recovery","page":3577,"zoom":"XYZ 70 986 null"},{"title":"16.10.4.2 Corrected Machine-Check Handler for Error Recovery","page":3581,"zoom":"XYZ 70 589 null"}]}]}]},{"title":"Chapter 17 Interpreting Machine Check Error Codes","page":3583,"zoom":"XYZ 68 1110 null","children":[{"title":"17.1 Incremental Decoding Information: Processor Family 06H, Machine Error Codes For Machine Check","page":3583,"zoom":"XYZ 68 942 null"},{"title":"17.2 Incremental Decoding Information: Intel® Core™ 2 Processor Family, Machine Error Codes For Machine Check","page":3585,"zoom":"XYZ 70 560 null","children":[{"title":"17.2.1 Model-Specific Machine Check Error Codes for Intel® Xeon® Processor 7400 Series","page":3587,"zoom":"XYZ 70 407 null","children":[{"title":"17.2.1.1 Processor Machine Check Status Register, Incremental MCA Error Code Definition","page":3588,"zoom":"XYZ 68 1109 null"}]},{"title":"17.2.2 Intel® Xeon® Processor 7400 Model Specific Error Code Field","page":3588,"zoom":"XYZ 68 588 null","children":[{"title":"17.2.2.1 Processor Model Specific Error Code Field, Type B: Bus and Interconnect Error Codes","page":3588,"zoom":"XYZ 68 536 null"},{"title":"17.2.2.2 Processor Model Specific Error Code Field, Type C: Cache Bus Controller Error Codes","page":3589,"zoom":"XYZ 70 1109 null"}]}]},{"title":"17.3 Incremental Decoding Information: Intel® Xeon® processor 3400, 3500, 5500 series, Machine Error Codes For Machine Check","page":3589,"zoom":"XYZ 70 498 null","children":[{"title":"17.3.1 Intel® QPI Machine Check Errors","page":3590,"zoom":"XYZ 68 1109 null"},{"title":"17.3.2 Internal Machine Check Errors","page":3591,"zoom":"XYZ 70 1109 null"},{"title":"17.3.3 Memory Controller Errors","page":3591,"zoom":"XYZ 70 673 null"}]},{"title":"17.4 Incremental Decoding Information: Intel® Xeon® processor E5 Family, Machine Error Codes For Machine Check","page":3592,"zoom":"XYZ 68 802 null","children":[{"title":"17.4.1 Internal Machine Check Errors","page":3592,"zoom":"XYZ 68 605 null"},{"title":"17.4.2 Intel® QPI Machine Check Errors","page":3593,"zoom":"XYZ 70 554 null"},{"title":"17.4.3 Integrated Memory Controller Machine Check Errors","page":3593,"zoom":"XYZ 70 291 null"}]},{"title":"17.5 Incremental Decoding Information: Intel® Xeon® processor E5 v2 and Intel® Xeon® processor E7 v2 families, Machine Error Codes For Machine Check","page":3595,"zoom":"XYZ 70 1110 null","children":[{"title":"17.5.1 Internal Machine Check Errors","page":3595,"zoom":"XYZ 70 852 null"},{"title":"17.5.2 Integrated Memory Controller Machine Check Errors","page":3596,"zoom":"XYZ 68 855 null"},{"title":"17.5.3 Home Agent Machine Check Errors","page":3597,"zoom":"XYZ 70 588 null"}]},{"title":"17.6 Incremental Decoding Information: Intel® Xeon® processor E5 v3 family, Machine Error Codes For Machine Check","page":3597,"zoom":"XYZ 70 482 null","children":[{"title":"17.6.1 Internal Machine Check Errors","page":3598,"zoom":"XYZ 68 1109 null"},{"title":"17.6.2 Intel® QPI Machine Check Errors","page":3599,"zoom":"XYZ 70 1109 null"},{"title":"17.6.3 Integrated Memory Controller Machine Check Errors","page":3599,"zoom":"XYZ 70 385 null"},{"title":"17.6.4 Home Agent Machine Check Errors","page":3601,"zoom":"XYZ 70 1109 null"}]},{"title":"17.7 Incremental Decoding Information: Intel® Xeon® processor D family, Machine Error Codes For Machine Check","page":3601,"zoom":"XYZ 70 1005 null","children":[{"title":"17.7.1 Internal Machine Check Errors","page":3601,"zoom":"XYZ 70 806 null"},{"title":"17.7.2 Integrated Memory Controller Machine Check Errors","page":3602,"zoom":"XYZ 68 621 null"}]},{"title":"17.8 Incremental Decoding Information: Intel® Xeon® Processor E5 V4 Family, Machine Error Codes For Machine Check","page":3603,"zoom":"XYZ 70 1017 null","children":[{"title":"17.8.1 Integrated Memory Controller Machine Check Errors","page":3603,"zoom":"XYZ 70 812 null"},{"title":"17.8.2 Home Agent Machine Check Errors","page":3603,"zoom":"XYZ 70 184 null"}]},{"title":"17.9 Incremental Decoding Information: Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":3604,"zoom":"XYZ 68 811 null","children":[{"title":"17.9.1 Internal Machine Check Errors","page":3604,"zoom":"XYZ 68 663 null"},{"title":"17.9.2 Interconnect Machine Check Errors","page":3606,"zoom":"XYZ 68 901 null"},{"title":"17.9.3 Integrated Memory Controller Machine Check Errors","page":3607,"zoom":"XYZ 70 605 null"},{"title":"17.9.4 M2M Machine Check Errors","page":3608,"zoom":"XYZ 68 294 null"},{"title":"17.9.5 Home Agent Machine Check Errors","page":3609,"zoom":"XYZ 70 624 null"}]},{"title":"17.10 Incremental Decoding Information: Processor Family with CPUID DisplayFamily_DisplayModel Signature 06_5FH, Machine Error Codes For Machine Check","page":3610,"zoom":"XYZ 68 1110 null","children":[{"title":"17.10.1 Integrated Memory Controller Machine Check Errors","page":3610,"zoom":"XYZ 68 919 null"}]},{"title":"17.11 Incremental Decoding Information: 3rd Generation Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":3610,"zoom":"XYZ 68 440 null","children":[{"title":"17.11.1 Internal Machine Check Errors","page":3611,"zoom":"XYZ 70 1109 null"},{"title":"17.11.2 Interconnect Machine Check Errors","page":3613,"zoom":"XYZ 70 1109 null"},{"title":"17.11.3 Integrated Memory Controller Machine Check Errors","page":3614,"zoom":"XYZ 68 627 null"},{"title":"17.11.4 M2M Machine Check Errors","page":3618,"zoom":"XYZ 68 1109 null"}]},{"title":"17.12 Incremental Decoding Information: Processor Family with CPUID DisplayFamily_DisplayModel Signature 06_86H, Machine Error Codes For Machine Check","page":3618,"zoom":"XYZ 68 501 null","children":[{"title":"17.12.1 Integrated Memory Controller Machine Check Errors","page":3618,"zoom":"XYZ 68 311 null"},{"title":"17.12.2 M2M Machine Check Errors","page":3619,"zoom":"XYZ 70 1109 null"}]},{"title":"17.13 Incremental Decoding Information: 4th Generation Intel® Xeon® Scalable Processor Family, Machine Error Codes For Machine Check","page":3619,"zoom":"XYZ 70 964 null","children":[{"title":"17.13.1 Internal Machine Check Errors","page":3619,"zoom":"XYZ 70 773 null"},{"title":"17.13.2 Interconnect Machine Check Errors","page":3621,"zoom":"XYZ 70 475 null"},{"title":"17.13.3 Integrated Memory Controller Machine Check Errors","page":3623,"zoom":"XYZ 70 1109 null"},{"title":"17.13.4 M2M Machine Check Errors","page":3625,"zoom":"XYZ 70 279 null"},{"title":"17.13.5 High Bandwidth Memory Machine Check Errors","page":3626,"zoom":"XYZ 68 533 null"}]},{"title":"17.14 Incremental Decoding Information: Processor Family 0FH, Machine Error Codes For Machine Check","page":3626,"zoom":"XYZ 68 427 null","children":[{"title":"17.14.1 Model-Specific Machine Check Error Codes for the Intel® Xeon® Processor MP 7100 Series","page":3627,"zoom":"XYZ 70 351 null","children":[{"title":"17.14.1.1 Processor Machine Check Status Register MCA Error Code Definition","page":3628,"zoom":"XYZ 68 368 null"}]},{"title":"17.14.2 Other_Info Field (All MCA Error Types)","page":3629,"zoom":"XYZ 70 747 null"},{"title":"17.14.3 Processor Model Specific Error Code Field","page":3630,"zoom":"XYZ 68 1109 null","children":[{"title":"17.14.3.1 MCA Error Type A: L3 Error","page":3630,"zoom":"XYZ 68 1057 null"},{"title":"17.14.3.2 Processor Model Specific Error Code Field Type B: Bus and Interconnect Error","page":3630,"zoom":"XYZ 68 656 null"},{"title":"17.14.3.3 Processor Model Specific Error Code Field Type C: Cache Bus Controller Error","page":3631,"zoom":"XYZ 70 1011 null"}]}]}]},{"title":"Chapter 18 Debug, Branch Profile, TSC, and Intel® Resource Director Technology (Intel® RDT) Features","page":3633,"zoom":"XYZ 68 1110 null","children":[{"title":"18.1 Overview of Debug Support Facilities","page":3633,"zoom":"XYZ 68 531 null"},{"title":"18.2 Debug Registers","page":3634,"zoom":"XYZ 68 753 null","children":[{"title":"18.2.1 Debug Address Registers (DR0-DR3)","page":3636,"zoom":"XYZ 68 1109 null"},{"title":"18.2.2 Debug Registers DR4 and DR5","page":3636,"zoom":"XYZ 68 993 null"},{"title":"18.2.3 Debug Status Register (DR6)","page":3636,"zoom":"XYZ 68 860 null"},{"title":"18.2.4 Debug Control Register (DR7)","page":3636,"zoom":"XYZ 68 195 null"},{"title":"18.2.5 Breakpoint Field Recognition","page":3638,"zoom":"XYZ 68 875 null"},{"title":"18.2.6 Debug Registers and Intel® 64 Processors","page":3639,"zoom":"XYZ 70 881 null"}]},{"title":"18.3 Debug Exceptions","page":3639,"zoom":"XYZ 70 652 null","children":[{"title":"18.3.1 Debug Exception (#DB)—Interrupt Vector 1","page":3639,"zoom":"XYZ 70 520 null","children":[{"title":"18.3.1.1 Instruction-Breakpoint Exception Condition","page":3641,"zoom":"XYZ 70 740 null"},{"title":"18.3.1.2 Data Memory and I/O Breakpoint Exception Conditions","page":3642,"zoom":"XYZ 68 803 null"},{"title":"18.3.1.3 General-Detect Exception Condition","page":3642,"zoom":"XYZ 68 206 null"},{"title":"18.3.1.4 Single-Step Exception Condition","page":3643,"zoom":"XYZ 70 1028 null"},{"title":"18.3.1.5 Task-Switch Exception Condition","page":3643,"zoom":"XYZ 70 621 null"},{"title":"18.3.1.6 OS Bus-Lock Detection","page":3643,"zoom":"XYZ 70 472 null"}]},{"title":"18.3.2 Breakpoint Exception (#BP)—Interrupt Vector 3","page":3643,"zoom":"XYZ 70 282 null"},{"title":"18.3.3 Debug Exceptions, Breakpoint Exceptions, and Restricted Transactional Memory (RTM)","page":3644,"zoom":"XYZ 68 1022 null"}]},{"title":"18.4 Last Branch, Interrupt, and Exception Recording Overview","page":3644,"zoom":"XYZ 68 588 null","children":[{"title":"18.4.1 IA32_DEBUGCTL MSR","page":3645,"zoom":"XYZ 70 1022 null"},{"title":"18.4.2 Monitoring Branches, Exceptions, and Interrupts","page":3646,"zoom":"XYZ 68 643 null"},{"title":"18.4.3 Single-Stepping on Branches","page":3646,"zoom":"XYZ 68 403 null"},{"title":"18.4.4 Branch Trace Messages","page":3647,"zoom":"XYZ 70 1109 null","children":[{"title":"18.4.4.1 Branch Trace Message Visibility","page":3647,"zoom":"XYZ 70 744 null"}]},{"title":"18.4.5 Branch Trace Store (BTS)","page":3647,"zoom":"XYZ 70 646 null"},{"title":"18.4.6 CPL-Qualified Branch Trace Mechanism","page":3647,"zoom":"XYZ 70 388 null"},{"title":"18.4.7 Freezing LBR and Performance Counters on PMI","page":3647,"zoom":"XYZ 70 197 null"},{"title":"18.4.8 LBR Stack","page":3649,"zoom":"XYZ 70 756 null","children":[{"title":"18.4.8.1 LBR Stack and Intel® 64 Processors","page":3650,"zoom":"XYZ 68 782 null"},{"title":"18.4.8.2 LBR Stack and IA-32 Processors","page":3651,"zoom":"XYZ 70 947 null"},{"title":"18.4.8.3 Last Exception Records and Intel 64 Architecture","page":3651,"zoom":"XYZ 70 857 null"}]},{"title":"18.4.9 BTS and DS Save Area","page":3651,"zoom":"XYZ 70 708 null","children":[{"title":"18.4.9.1 64 Bit Format of the DS Save Area","page":3654,"zoom":"XYZ 68 444 null"},{"title":"18.4.9.2 Setting Up the DS Save Area","page":3656,"zoom":"XYZ 68 346 null"},{"title":"18.4.9.3 Setting Up the BTS Buffer","page":3657,"zoom":"XYZ 70 528 null"},{"title":"18.4.9.4 Setting Up CPL-Qualified BTS","page":3658,"zoom":"XYZ 68 912 null"},{"title":"18.4.9.5 Writing the DS Interrupt Service Routine","page":3658,"zoom":"XYZ 68 504 null"}]}]},{"title":"18.5 Last Branch, Interrupt, and Exception Recording (Intel® Core™ 2 Duo and Intel Atom® Processors)","page":3659,"zoom":"XYZ 70 858 null","children":[{"title":"18.5.1 LBR Stack","page":3659,"zoom":"XYZ 70 337 null"},{"title":"18.5.2 LBR Stack in Intel Atom® Processors based on the Silvermont Microarchitecture","page":3660,"zoom":"XYZ 68 760 null"}]},{"title":"18.6 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Goldmont Microarchitecture","page":3660,"zoom":"XYZ 68 598 null"},{"title":"18.7 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Goldmont Plus Microarchitecture","page":3661,"zoom":"XYZ 70 1110 null"},{"title":"18.8 Last Branch, Interrupt, and Exception Recording for Intel® Xeon Phi™ Processor 7200/5200/3200","page":3661,"zoom":"XYZ 70 812 null"},{"title":"18.9 Last Branch, Interrupt, and Exception Recording for Processors based on Nehalem Microarchitecture","page":3661,"zoom":"XYZ 70 365 null","children":[{"title":"18.9.1 LBR Stack","page":3662,"zoom":"XYZ 68 389 null"},{"title":"18.9.2 Filtering of Last Branch Records","page":3663,"zoom":"XYZ 70 794 null"}]},{"title":"18.10 Last Branch, Interrupt, and Exception Recording for Processors based on Sandy Bridge Microarchitecture","page":3663,"zoom":"XYZ 70 378 null"},{"title":"18.11 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Haswell Microarchitecture","page":3664,"zoom":"XYZ 68 765 null","children":[{"title":"18.11.1 LBR Stack Enhancement","page":3665,"zoom":"XYZ 70 666 null"}]},{"title":"18.12 Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Skylake Microarchitecture","page":3665,"zoom":"XYZ 70 282 null","children":[{"title":"18.12.1 MSR_LBR_INFO_x MSR","page":3666,"zoom":"XYZ 68 794 null"},{"title":"18.12.2 Streamlined Freeze_LBRs_On_PMI Operation","page":3666,"zoom":"XYZ 68 417 null"},{"title":"18.12.3 LBR Behavior and Deep C-State","page":3667,"zoom":"XYZ 70 1109 null"}]},{"title":"18.13 Last Branch, Interrupt, and Exception Recording (Processors based on Intel NetBurst® Microarchitecture)","page":3667,"zoom":"XYZ 70 971 null","children":[{"title":"18.13.1 MSR_DEBUGCTLA MSR","page":3667,"zoom":"XYZ 70 300 null"},{"title":"18.13.2 LBR Stack for Processors Based on Intel NetBurst® Microarchitecture","page":3668,"zoom":"XYZ 68 290 null"},{"title":"18.13.3 Last Exception Records","page":3669,"zoom":"XYZ 70 200 null"}]},{"title":"18.14 Last Branch, Interrupt, and Exception Recording (Intel® Core™ Solo and Intel® Core™ Duo Processors)","page":3670,"zoom":"XYZ 68 1034 null"},{"title":"18.15 Last Branch, Interrupt, and Exception Recording (Pentium M Processors)","page":3671,"zoom":"XYZ 70 733 null"},{"title":"18.16 Last Branch, Interrupt, and Exception Recording (P6 Family Processors)","page":3672,"zoom":"XYZ 68 400 null","children":[{"title":"18.16.1 DEBUGCTLMSR Register","page":3672,"zoom":"XYZ 68 194 null"},{"title":"18.16.2 Last Branch and Last Exception MSRs","page":3673,"zoom":"XYZ 70 465 null"},{"title":"18.16.3 Monitoring Branches, Exceptions, and Interrupts","page":3674,"zoom":"XYZ 68 1109 null"}]},{"title":"18.17 Time-Stamp Counter","page":3674,"zoom":"XYZ 68 646 null","children":[{"title":"18.17.1 Invariant TSC","page":3675,"zoom":"XYZ 70 487 null"},{"title":"18.17.2 IA32_TSC_AUX Register and RDTSCP Support","page":3675,"zoom":"XYZ 70 313 null"},{"title":"18.17.3 Time-Stamp Counter Adjustment","page":3676,"zoom":"XYZ 68 1038 null"},{"title":"18.17.4 Invariant Time-Keeping","page":3676,"zoom":"XYZ 68 612 null"}]},{"title":"18.18 Intel® Resource Director Technology (Intel® RDT) Monitoring Features","page":3676,"zoom":"XYZ 68 377 null","children":[{"title":"18.18.1 Overview of Cache Monitoring Technology and Memory Bandwidth Monitoring","page":3677,"zoom":"XYZ 70 707 null"},{"title":"18.18.2 Enabling Monitoring: Usage Flow","page":3677,"zoom":"XYZ 70 183 null"},{"title":"18.18.3 Enumeration and Detecting Support of Cache Monitoring Technology and Memory Bandwidth Monitoring","page":3678,"zoom":"XYZ 68 817 null"},{"title":"18.18.4 Monitoring Resource Type and Capability Enumeration","page":3678,"zoom":"XYZ 68 239 null"},{"title":"18.18.5 Feature-Specific Enumeration","page":3679,"zoom":"XYZ 70 740 null","children":[{"title":"18.18.5.1 Cache Monitoring Technology","page":3680,"zoom":"XYZ 68 907 null"},{"title":"18.18.5.2 Memory Bandwidth Monitoring","page":3680,"zoom":"XYZ 68 759 null"}]},{"title":"18.18.6 Monitoring Resource RMID Association","page":3680,"zoom":"XYZ 68 253 null"},{"title":"18.18.7 Monitoring Resource Selection and Reporting Infrastructure","page":3681,"zoom":"XYZ 70 542 null"},{"title":"18.18.8 Monitoring Programming Considerations","page":3682,"zoom":"XYZ 68 646 null","children":[{"title":"18.18.8.1 Monitoring Dynamic Configuration","page":3683,"zoom":"XYZ 70 1109 null"},{"title":"18.18.8.2 Monitoring Operation With Power Saving Features","page":3683,"zoom":"XYZ 70 954 null"},{"title":"18.18.8.3 Monitoring Operation with Other Operating Modes","page":3683,"zoom":"XYZ 70 847 null"},{"title":"18.18.8.4 Monitoring Operation with RAS Features","page":3683,"zoom":"XYZ 70 681 null"}]}]},{"title":"18.19 Intel® Resource Director Technology (Intel® RDT) Allocation Features","page":3683,"zoom":"XYZ 70 562 null","children":[{"title":"18.19.1 Introduction to Cache Allocation Technology (CAT)","page":3683,"zoom":"XYZ 70 288 null"},{"title":"18.19.2 Cache Allocation Technology Architecture","page":3684,"zoom":"XYZ 68 395 null"},{"title":"18.19.3 Code and Data Prioritization (CDP) Technology","page":3687,"zoom":"XYZ 70 880 null"},{"title":"18.19.4 Enabling Cache Allocation Technology Usage Flow","page":3688,"zoom":"XYZ 68 455 null","children":[{"title":"18.19.4.1 Enumeration and Detection Support of Cache Allocation Technology","page":3689,"zoom":"XYZ 70 744 null"},{"title":"18.19.4.2 Cache Allocation Technology: Resource Type and Capability Enumeration","page":3689,"zoom":"XYZ 70 201 null"},{"title":"18.19.4.3 Cache Allocation Technology: Cache Mask Configuration","page":3692,"zoom":"XYZ 68 1109 null"},{"title":"18.19.4.4 Class of Service to Cache Mask Association: Common Across Allocation Features","page":3692,"zoom":"XYZ 68 192 null"}]},{"title":"18.19.5 Code and Data Prioritization (CDP): Enumerating and Enabling L3 CDP Technology","page":3693,"zoom":"XYZ 70 823 null","children":[{"title":"18.19.5.1 Mapping Between L3 CDP Masks and CAT Masks","page":3693,"zoom":"XYZ 70 267 null"}]},{"title":"18.19.6 Code and Data Prioritization (CDP): Enumerating and Enabling L2 CDP Technology","page":3694,"zoom":"XYZ 68 575 null","children":[{"title":"18.19.6.1 Mapping Between L2 CDP Masks and L2 CAT Masks","page":3695,"zoom":"XYZ 70 994 null"},{"title":"18.19.6.2 Common L2 and L3 CDP Programming Considerations","page":3695,"zoom":"XYZ 70 704 null"},{"title":"18.19.6.3 Cache Allocation Technology Dynamic Configuration","page":3695,"zoom":"XYZ 70 470 null"},{"title":"18.19.6.4 Cache Allocation Technology Operation With Power Saving Features","page":3696,"zoom":"XYZ 68 1028 null"},{"title":"18.19.6.5 Cache Allocation Technology Operation with Other Operating Modes","page":3696,"zoom":"XYZ 68 617 null"},{"title":"18.19.6.6 Associating Threads with CAT/CDP Classes of Service","page":3696,"zoom":"XYZ 68 433 null"}]},{"title":"18.19.7 Introduction to Memory Bandwidth Allocation","page":3696,"zoom":"XYZ 68 183 null","children":[{"title":"18.19.7.1 Memory Bandwidth Allocation Enumeration","page":3698,"zoom":"XYZ 68 1109 null"},{"title":"18.19.7.2 Memory Bandwidth Allocation Configuration","page":3699,"zoom":"XYZ 70 592 null"},{"title":"18.19.7.3 Memory Bandwidth Allocation Usage Considerations","page":3700,"zoom":"XYZ 68 412 null"}]}]}]},{"title":"Chapter 19 Last Branch Records","page":3701,"zoom":"XYZ 68 1110 null","children":[{"title":"19.1 Behavior","page":3701,"zoom":"XYZ 68 307 null","children":[{"title":"19.1.1 Logged Operations","page":3701,"zoom":"XYZ 68 242 null"},{"title":"19.1.2 Configuration","page":3702,"zoom":"XYZ 68 757 null","children":[{"title":"19.1.2.1 Enabling and Disabling","page":3702,"zoom":"XYZ 68 705 null"},{"title":"19.1.2.2 LBR Depth","page":3702,"zoom":"XYZ 68 575 null"},{"title":"19.1.2.3 Branch Type Enabling and Filtering","page":3702,"zoom":"XYZ 68 328 null"},{"title":"19.1.2.4 Call-Stack Mode","page":3703,"zoom":"XYZ 70 773 null","children":[{"title":"Call-Stack Mode and LBR Freeze","page":3703,"zoom":"XYZ 70 368 null"}]},{"title":"19.1.2.5 CPL Filtering","page":3704,"zoom":"XYZ 68 1109 null"}]},{"title":"19.1.3 Record Data","page":3704,"zoom":"XYZ 68 962 null","children":[{"title":"19.1.3.1 IP Fields","page":3704,"zoom":"XYZ 68 910 null"},{"title":"19.1.3.2 Branch Types","page":3704,"zoom":"XYZ 68 618 null"},{"title":"19.1.3.3 Cycle Time","page":3704,"zoom":"XYZ 68 189 null"},{"title":"19.1.3.4 Mispredict Information","page":3705,"zoom":"XYZ 70 988 null"},{"title":"19.1.3.5 Intel® TSX Information","page":3705,"zoom":"XYZ 70 883 null"}]},{"title":"19.1.4 Interaction with Other Processor Features","page":3705,"zoom":"XYZ 70 786 null","children":[{"title":"19.1.4.1 SMM","page":3705,"zoom":"XYZ 70 734 null"},{"title":"19.1.4.2 SMM Transfer Monitor (STM)","page":3705,"zoom":"XYZ 70 629 null"},{"title":"19.1.4.3 VMX","page":3705,"zoom":"XYZ 70 516 null"},{"title":"19.1.4.4 Intel® SGX","page":3706,"zoom":"XYZ 68 1045 null"},{"title":"19.1.4.5 Debug Exceptions","page":3706,"zoom":"XYZ 68 933 null"},{"title":"19.1.4.6 SMX","page":3706,"zoom":"XYZ 68 843 null"},{"title":"19.1.4.7 MWAIT","page":3706,"zoom":"XYZ 68 771 null"},{"title":"19.1.4.8 Processor Event-Based Sampling (PEBS)","page":3706,"zoom":"XYZ 68 641 null"}]}]},{"title":"19.2 MSRs","page":3706,"zoom":"XYZ 68 450 null"},{"title":"19.3 Fast LBR Read Access","page":3706,"zoom":"XYZ 68 210 null"},{"title":"19.4 other Impacts","page":3707,"zoom":"XYZ 70 1110 null","children":[{"title":"19.4.1 Branch Trace Store on Intel Atom® Processors","page":3707,"zoom":"XYZ 70 1046 null"},{"title":"19.4.2 IA32_DEBUGCTL","page":3707,"zoom":"XYZ 70 875 null"},{"title":"19.4.3 IA32_PERF_CAPABILITIES","page":3707,"zoom":"XYZ 70 777 null"}]}]},{"title":"Chapter 20 Performance Monitoring","page":3709,"zoom":"XYZ 68 1110 null","children":[{"title":"20.1 Performance Monitoring Overview","page":3709,"zoom":"XYZ 68 826 null"},{"title":"20.2 Architectural Performance Monitoring","page":3710,"zoom":"XYZ 68 314 null","children":[{"title":"20.2.1 Architectural Performance Monitoring Version 1","page":3711,"zoom":"XYZ 70 838 null","children":[{"title":"20.2.1.1 Architectural Performance Monitoring Version 1 Facilities","page":3711,"zoom":"XYZ 70 261 null"},{"title":"20.2.1.2 Pre-defined Architectural Performance Events","page":3713,"zoom":"XYZ 70 785 null"}]},{"title":"20.2.2 Architectural Performance Monitoring Version 2","page":3715,"zoom":"XYZ 70 1109 null"},{"title":"20.2.3 Architectural Performance Monitoring Version 3","page":3718,"zoom":"XYZ 68 401 null","children":[{"title":"20.2.3.1 AnyThread Counting and Software Evolution","page":3721,"zoom":"XYZ 70 1109 null"}]},{"title":"20.2.4 Architectural Performance Monitoring Version 4","page":3721,"zoom":"XYZ 70 666 null","children":[{"title":"20.2.4.1 Enhancement in IA32_PERF_GLOBAL_STATUS","page":3721,"zoom":"XYZ 70 380 null"},{"title":"20.2.4.2 IA32_PERF_GLOBAL_STATUS_RESET and IA32_PERF_GLOBAL_STATUS_SET MSRS","page":3723,"zoom":"XYZ 70 1109 null"},{"title":"20.2.4.3 IA32_PERF_GLOBAL_INUSE MSR","page":3723,"zoom":"XYZ 70 241 null"}]},{"title":"20.2.5 Architectural Performance Monitoring Version 5","page":3725,"zoom":"XYZ 70 1109 null","children":[{"title":"20.2.5.1 AnyThread Mode Deprecation","page":3725,"zoom":"XYZ 70 947 null"},{"title":"20.2.5.2 Fixed Counter Enumeration","page":3725,"zoom":"XYZ 70 857 null"},{"title":"20.2.5.3 Domain Separation","page":3725,"zoom":"XYZ 70 707 null"}]},{"title":"20.2.6 Full-Width Writes to Performance Counter Registers","page":3725,"zoom":"XYZ 70 609 null"}]},{"title":"20.3 Performance Monitoring (Intel® Core™ Processors and Intel® Xeon® Processors)","page":3725,"zoom":"XYZ 70 268 null","children":[{"title":"20.3.1 Performance Monitoring for Processors Based on Nehalem Microarchitecture","page":3725,"zoom":"XYZ 70 178 null","children":[{"title":"20.3.1.1 Enhancements of Performance Monitoring in the Processor Core","page":3726,"zoom":"XYZ 68 333 null"},{"title":"20.3.1.2 Performance Monitoring Facility in the Uncore","page":3734,"zoom":"XYZ 68 1012 null"},{"title":"20.3.1.3 Intel® Xeon® Processor 7500 Series Performance Monitoring Facility","page":3739,"zoom":"XYZ 70 915 null"}]},{"title":"20.3.2 Performance Monitoring for Processors Based on Westmere Microarchitecture","page":3740,"zoom":"XYZ 68 224 null"},{"title":"20.3.3 Intel® Xeon® Processor E7 Family Performance Monitoring Facility","page":3741,"zoom":"XYZ 70 964 null"},{"title":"20.3.4 Performance Monitoring for Processors Based on Sandy Bridge Microarchitecture","page":3741,"zoom":"XYZ 70 455 null","children":[{"title":"20.3.4.1 Global Counter Control Facilities in Sandy Bridge Microarchitecture","page":3742,"zoom":"XYZ 68 563 null"},{"title":"20.3.4.2 Counter Coalescence","page":3744,"zoom":"XYZ 68 739 null"},{"title":"20.3.4.3 Full Width Writes to Performance Counters","page":3744,"zoom":"XYZ 68 475 null"},{"title":"20.3.4.4 PEBS Support in Sandy Bridge Microarchitecture","page":3744,"zoom":"XYZ 68 267 null"},{"title":"20.3.4.5 Off-core Response Performance Monitoring","page":3749,"zoom":"XYZ 70 525 null"},{"title":"20.3.4.6 Uncore Performance Monitoring Facilities in the Intel® Core™ i7-2xxx, Intel® Core™ i5-2xxx, and Intel® Core™ i3-2xxx Processor Series","page":3752,"zoom":"XYZ 68 580 null"},{"title":"20.3.4.7 Intel® Xeon® Processor E5 Family Performance Monitoring Facility","page":3754,"zoom":"XYZ 68 713 null"},{"title":"20.3.4.8 Intel® Xeon® Processor E5 Family Uncore Performance Monitoring Facility","page":3755,"zoom":"XYZ 70 1109 null"}]},{"title":"20.3.5 3rd Generation Intel® Core™ Processor Performance Monitoring Facility","page":3755,"zoom":"XYZ 70 707 null","children":[{"title":"20.3.5.1 Intel® Xeon® Processor E5 v2 and E7 v2 Family Uncore Performance Monitoring Facility","page":3755,"zoom":"XYZ 70 580 null"}]},{"title":"20.3.6 4th Generation Intel® Core™ Processor Performance Monitoring Facility","page":3755,"zoom":"XYZ 70 392 null","children":[{"title":"20.3.6.1 Processor Event Based Sampling (PEBS) Facility","page":3756,"zoom":"XYZ 68 404 null"},{"title":"20.3.6.2 PEBS Data Format","page":3757,"zoom":"XYZ 70 634 null"},{"title":"20.3.6.3 PEBS Data Address Profiling","page":3758,"zoom":"XYZ 68 912 null"},{"title":"20.3.6.4 Off-core Response Performance Monitoring","page":3759,"zoom":"XYZ 70 730 null"},{"title":"20.3.6.5 Performance Monitoring and Intel® TSX","page":3761,"zoom":"XYZ 70 744 null"},{"title":"20.3.6.6 Uncore Performance Monitoring Facilities in the 4th Generation Intel® Core™ Processors","page":3763,"zoom":"XYZ 70 646 null"},{"title":"20.3.6.7 Intel® Xeon® Processor E5 v3 Family Uncore Performance Monitoring Facility","page":3763,"zoom":"XYZ 70 203 null"}]},{"title":"20.3.7 5th Generation Intel® Core™ Processor and Intel® Core™ M Processor Performance Monitoring Facility","page":3764,"zoom":"XYZ 68 1109 null"},{"title":"20.3.8 6th Generation, 7th Generation and 8th Generation Intel® Core™ Processor Performance Monitoring Facility","page":3765,"zoom":"XYZ 70 1055 null","children":[{"title":"20.3.8.1 Processor Event Based Sampling (PEBS) Facility","page":3766,"zoom":"XYZ 68 560 null"},{"title":"20.3.8.2 Frontend Retired Facility","page":3769,"zoom":"XYZ 70 322 null"},{"title":"20.3.8.3 Off-core Response Performance Monitoring","page":3771,"zoom":"XYZ 70 965 null"},{"title":"20.3.8.4 Uncore Performance Monitoring Facilities on Intel® Core™ Processors Based on Cannon Lake Microarchitecture","page":3774,"zoom":"XYZ 68 614 null"}]},{"title":"20.3.9 10th Generation Intel® Core™ Processor Performance Monitoring Facility","page":3774,"zoom":"XYZ 68 429 null","children":[{"title":"20.3.9.1 Processor Event Based Sampling (PEBS) Facility","page":3775,"zoom":"XYZ 70 707 null"},{"title":"20.3.9.2 Off-core Response Performance Monitoring","page":3775,"zoom":"XYZ 70 542 null"},{"title":"20.3.9.3 Performance Metrics","page":3777,"zoom":"XYZ 70 817 null"}]},{"title":"20.3.10 12th and 13th Generation Intel® Core™ Processors, and 4th Generation Intel® Xeon® Scalable Processor Family Performance Monitoring Facility","page":3778,"zoom":"XYZ 68 542 null","children":[{"title":"20.3.10.1 P-core Performance Monitoring Unit","page":3778,"zoom":"XYZ 68 343 null"},{"title":"20.3.10.2 E-core Performance Monitoring Unit","page":3781,"zoom":"XYZ 70 1109 null"},{"title":"20.3.10.3 Unhalted Reference Cycles","page":3783,"zoom":"XYZ 70 226 null"}]}]},{"title":"20.4 Performance monitoring (Intel® Xeon™ Phi Processors)","page":3784,"zoom":"XYZ 68 1110 null","children":[{"title":"20.4.1 Intel® Xeon Phi™ Processor 7200/5200/3200 Performance Monitoring","page":3784,"zoom":"XYZ 68 968 null","children":[{"title":"20.4.1.1 Enhancements of Performance Monitoring in the Intel® Xeon Phi™ Processor Tile","page":3784,"zoom":"XYZ 68 534 null"}]}]},{"title":"20.5 Performance Monitoring (Intel Atom® Processors)","page":3788,"zoom":"XYZ 68 1110 null","children":[{"title":"20.5.1 Performance Monitoring (45 nm and 32 nm Intel Atom® Processors)","page":3788,"zoom":"XYZ 68 1046 null"},{"title":"20.5.2 Performance Monitoring for Silvermont Microarchitecture","page":3788,"zoom":"XYZ 68 495 null","children":[{"title":"20.5.2.1 Enhancements of Performance Monitoring in the Processor Core","page":3788,"zoom":"XYZ 68 184 null"},{"title":"20.5.2.2 Offcore Response Event","page":3790,"zoom":"XYZ 68 744 null"},{"title":"20.5.2.3 Average Offcore Request Latency Measurement","page":3793,"zoom":"XYZ 70 858 null"}]},{"title":"20.5.3 Performance Monitoring for Goldmont Microarchitecture","page":3793,"zoom":"XYZ 70 660 null","children":[{"title":"20.5.3.1 Processor Event Based Sampling (PEBS)","page":3794,"zoom":"XYZ 68 352 null"},{"title":"20.5.3.2 Offcore Response Event","page":3797,"zoom":"XYZ 70 669 null"},{"title":"20.5.3.3 Average Offcore Request Latency Measurement","page":3798,"zoom":"XYZ 68 197 null"}]},{"title":"20.5.4 Performance Monitoring for Goldmont Plus Microarchitecture","page":3799,"zoom":"XYZ 70 1109 null","children":[{"title":"20.5.4.1 Extended PEBS","page":3799,"zoom":"XYZ 70 478 null"}]},{"title":"20.5.5 Performance Monitoring for Tremont Microarchitecture","page":3799,"zoom":"XYZ 70 365 null","children":[{"title":"20.5.5.1 Adaptive PEBS","page":3800,"zoom":"XYZ 68 504 null"},{"title":"20.5.5.2 PEBS output to Intel® Processor Trace","page":3800,"zoom":"XYZ 68 414 null"},{"title":"20.5.5.3 Precise Distribution Support on Fixed Counter 0","page":3802,"zoom":"XYZ 68 866 null"},{"title":"20.5.5.4 Compatibility Enhancements to Offcore Response MSRs","page":3802,"zoom":"XYZ 68 734 null"}]}]},{"title":"20.6 Performance Monitoring (Legacy Intel Processors)","page":3804,"zoom":"XYZ 68 641 null","children":[{"title":"20.6.1 Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors)","page":3804,"zoom":"XYZ 68 577 null"},{"title":"20.6.2 Performance Monitoring (Processors Based on Intel® Core™ Microarchitecture)","page":3805,"zoom":"XYZ 70 281 null","children":[{"title":"20.6.2.1 Fixed-function Performance Counters","page":3806,"zoom":"XYZ 68 401 null"},{"title":"20.6.2.2 Global Counter Control Facilities","page":3807,"zoom":"XYZ 70 618 null"},{"title":"20.6.2.3 At-Retirement Events","page":3809,"zoom":"XYZ 70 828 null"},{"title":"20.6.2.4 Processor Event Based Sampling (PEBS)","page":3809,"zoom":"XYZ 70 455 null"}]},{"title":"20.6.3 Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture)","page":3812,"zoom":"XYZ 68 996 null","children":[{"title":"20.6.3.1 ESCR MSRs","page":3815,"zoom":"XYZ 70 693 null"},{"title":"20.6.3.2 Performance Counters","page":3816,"zoom":"XYZ 68 757 null"},{"title":"20.6.3.3 CCCR MSRs","page":3817,"zoom":"XYZ 70 618 null"},{"title":"20.6.3.4 Debug Store (DS) Mechanism","page":3819,"zoom":"XYZ 70 1109 null"},{"title":"20.6.3.5 Programming the Performance Counters for Non-Retirement Events","page":3819,"zoom":"XYZ 70 909 null"},{"title":"20.6.3.6 At-Retirement Counting","page":3825,"zoom":"XYZ 70 1109 null"},{"title":"20.6.3.7 Tagging Mechanism for Replay_event","page":3826,"zoom":"XYZ 68 210 null"},{"title":"20.6.3.8 Processor Event-Based Sampling (PEBS)","page":3827,"zoom":"XYZ 70 1028 null"},{"title":"20.6.3.9 Operating System Implications","page":3828,"zoom":"XYZ 68 890 null"}]},{"title":"20.6.4 Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitecture","page":3828,"zoom":"XYZ 68 527 null","children":[{"title":"20.6.4.1 ESCR MSRs","page":3828,"zoom":"XYZ 68 293 null"},{"title":"20.6.4.2 CCCR MSRs","page":3829,"zoom":"XYZ 70 340 null"},{"title":"20.6.4.3 IA32_PEBS_ENABLE MSR","page":3831,"zoom":"XYZ 70 1045 null"},{"title":"20.6.4.4 Performance Monitoring Events","page":3831,"zoom":"XYZ 70 754 null"},{"title":"20.6.4.5 Counting Clocks on systems with Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitecture","page":3832,"zoom":"XYZ 68 855 null"}]},{"title":"20.6.5 Performance Monitoring and Dual-Core Technology","page":3833,"zoom":"XYZ 70 988 null"},{"title":"20.6.6 Performance Monitoring on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3 Cache","page":3833,"zoom":"XYZ 70 797 null"},{"title":"20.6.7 Performance Monitoring on L3 and Caching Bus Controller Sub-Systems","page":3835,"zoom":"XYZ 70 436 null","children":[{"title":"20.6.7.1 Overview of Performance Monitoring with L3/Caching Bus Controller","page":3837,"zoom":"XYZ 70 678 null"},{"title":"20.6.7.2 GBSQ Event Interface","page":3838,"zoom":"XYZ 68 1109 null"},{"title":"20.6.7.3 GSNPQ Event Interface","page":3839,"zoom":"XYZ 70 844 null"},{"title":"20.6.7.4 FSB Event Interface","page":3840,"zoom":"XYZ 68 753 null"},{"title":"20.6.7.5 Common Event Control Interface","page":3841,"zoom":"XYZ 70 655 null"}]},{"title":"20.6.8 Performance Monitoring (P6 Family Processor)","page":3841,"zoom":"XYZ 70 319 null","children":[{"title":"20.6.8.1 PerfEvtSel0 and PerfEvtSel1 MSRs","page":3842,"zoom":"XYZ 68 776 null"},{"title":"20.6.8.2 PerfCtr0 and PerfCtr1 MSRs","page":3843,"zoom":"XYZ 70 768 null"},{"title":"20.6.8.3 Starting and Stopping the Performance-Monitoring Counters","page":3843,"zoom":"XYZ 70 436 null"},{"title":"20.6.8.4 Event and Time-Stamp Monitoring Software","page":3843,"zoom":"XYZ 70 294 null"},{"title":"20.6.8.5 Monitoring Counter Overflow","page":3844,"zoom":"XYZ 68 844 null"}]},{"title":"20.6.9 Performance Monitoring (Pentium Processors)","page":3844,"zoom":"XYZ 68 435 null","children":[{"title":"20.6.9.1 Control and Event Select Register (CESR)","page":3845,"zoom":"XYZ 70 1109 null"},{"title":"20.6.9.2 Use of the Performance-Monitoring Pins","page":3845,"zoom":"XYZ 70 201 null"},{"title":"20.6.9.3 Events Counted","page":3846,"zoom":"XYZ 68 779 null"}]}]},{"title":"20.7 Counting Clocks","page":3846,"zoom":"XYZ 68 580 null","children":[{"title":"20.7.1 Non-Halted Reference Clockticks","page":3847,"zoom":"XYZ 70 575 null"},{"title":"20.7.2 Cycle Counting and Opportunistic Processor Operation","page":3847,"zoom":"XYZ 70 443 null"},{"title":"20.7.3 Determining the Processor Base Frequency","page":3848,"zoom":"XYZ 68 1109 null","children":[{"title":"20.7.3.1 For Intel® Processors Based on Sandy Bridge, Ivy Bridge, Haswell, and Broadwell Microarchitectures","page":3848,"zoom":"XYZ 68 664 null"},{"title":"20.7.3.2 For Intel® Processors Based on Nehalem Microarchitecture","page":3848,"zoom":"XYZ 68 553 null"},{"title":"20.7.3.3 For Intel Atom® Processors Based on Silvermont Microarchitecture (Including Intel Processors Based on Airmont Microarchitecture)","page":3848,"zoom":"XYZ 68 462 null"},{"title":"20.7.3.4 For Intel® Core™ 2 Processor Family and for Intel® Xeon® Processors Based on Intel Core Microarchitecture","page":3848,"zoom":"XYZ 68 284 null"}]}]},{"title":"20.8 IA32_PERF_CAPABILITIES MSR Enumeration","page":3849,"zoom":"XYZ 70 993 null","children":[{"title":"20.8.1 Filtering of SMM Handler Overhead","page":3850,"zoom":"XYZ 68 733 null"}]},{"title":"20.9 PEBS Facility","page":3850,"zoom":"XYZ 68 320 null","children":[{"title":"20.9.1 Extended PEBS","page":3850,"zoom":"XYZ 68 258 null"},{"title":"20.9.2 Adaptive PEBS","page":3852,"zoom":"XYZ 68 359 null","children":[{"title":"20.9.2.1 Adaptive_Record Counter Control","page":3853,"zoom":"XYZ 70 1061 null"},{"title":"20.9.2.2 PEBS Record Format","page":3854,"zoom":"XYZ 68 525 null"},{"title":"20.9.2.3 MSR_PEBS_DATA_CFG","page":3858,"zoom":"XYZ 68 774 null"},{"title":"20.9.2.4 PEBS Record Examples","page":3859,"zoom":"XYZ 70 643 null"}]},{"title":"20.9.3 Precise Distribution of Instructions Retired (PDIR) Facility","page":3861,"zoom":"XYZ 70 612 null"},{"title":"20.9.4 Reduced Skid PEBS","page":3861,"zoom":"XYZ 70 513 null"},{"title":"20.9.5 EPT-Friendly PEBS","page":3862,"zoom":"XYZ 68 1109 null"},{"title":"20.9.6 PDist: Precise Distribution","page":3862,"zoom":"XYZ 68 925 null"},{"title":"20.9.7 Load Latency Facility","page":3862,"zoom":"XYZ 68 626 null"},{"title":"20.9.8 Store Latency Facility","page":3863,"zoom":"XYZ 70 259 null"}]}]},{"title":"Chapter 21 8086 Emulation","page":3865,"zoom":"XYZ 68 1110 null","children":[{"title":"21.1 Real-Address Mode","page":3865,"zoom":"XYZ 68 630 null","children":[{"title":"21.1.1 Address Translation in Real-Address Mode","page":3866,"zoom":"XYZ 68 369 null"},{"title":"21.1.2 Registers Supported in Real-Address Mode","page":3867,"zoom":"XYZ 70 695 null"},{"title":"21.1.3 Instructions Supported in Real-Address Mode","page":3867,"zoom":"XYZ 70 562 null"},{"title":"21.1.4 Interrupt and Exception Handling","page":3868,"zoom":"XYZ 68 487 null"}]},{"title":"21.2 Virtual-8086 Mode","page":3869,"zoom":"XYZ 70 349 null","children":[{"title":"21.2.1 Enabling Virtual-8086 Mode","page":3870,"zoom":"XYZ 68 386 null"},{"title":"21.2.2 Structure of a Virtual-8086 Task","page":3871,"zoom":"XYZ 70 1038 null"},{"title":"21.2.3 Paging of Virtual-8086 Tasks","page":3871,"zoom":"XYZ 70 305 null"},{"title":"21.2.4 Protection within a Virtual-8086 Task","page":3872,"zoom":"XYZ 68 869 null"},{"title":"21.2.5 Entering Virtual-8086 Mode","page":3872,"zoom":"XYZ 68 656 null"},{"title":"21.2.6 Leaving Virtual-8086 Mode","page":3873,"zoom":"XYZ 70 348 null"},{"title":"21.2.7 Sensitive Instructions","page":3874,"zoom":"XYZ 68 637 null"},{"title":"21.2.8 Virtual-8086 Mode I/O","page":3874,"zoom":"XYZ 68 462 null","children":[{"title":"21.2.8.1 I/O-Port-Mapped I/O","page":3875,"zoom":"XYZ 70 1109 null"},{"title":"21.2.8.2 Memory-Mapped I/O","page":3875,"zoom":"XYZ 70 933 null"},{"title":"21.2.8.3 Special I/O Buffers","page":3875,"zoom":"XYZ 70 638 null"}]}]},{"title":"21.3 Interrupt and Exception Handling in Virtual-8086 Mode","page":3875,"zoom":"XYZ 70 502 null","children":[{"title":"21.3.1 Class 1—Hardware Interrupt and Exception Handling in Virtual-8086 Mode","page":3876,"zoom":"XYZ 68 522 null","children":[{"title":"21.3.1.1 Handling an Interrupt or Exception Through a Protected-Mode Trap or Interrupt Gate","page":3876,"zoom":"XYZ 68 287 null"},{"title":"21.3.1.2 Handling an Interrupt or Exception With an 8086 Program Interrupt or Exception Handler","page":3878,"zoom":"XYZ 68 953 null"},{"title":"21.3.1.3 Handling an Interrupt or Exception Through a Task Gate","page":3878,"zoom":"XYZ 68 482 null"}]},{"title":"21.3.2 Class 2—Maskable Hardware Interrupt Handling in Virtual-8086 Mode Using the Virtual Interrupt Mechanism","page":3879,"zoom":"XYZ 70 1109 null"},{"title":"21.3.3 Class 3—Software Interrupt Handling in Virtual-8086 Mode","page":3880,"zoom":"XYZ 68 410 null","children":[{"title":"21.3.3.1 Method 1: Software Interrupt Handling","page":3882,"zoom":"XYZ 68 449 null"},{"title":"21.3.3.2 Methods 2 and 3: Software Interrupt Handling","page":3882,"zoom":"XYZ 68 308 null"},{"title":"21.3.3.3 Method 4: Software Interrupt Handling","page":3883,"zoom":"XYZ 70 1028 null"},{"title":"21.3.3.4 Method 5: Software Interrupt Handling","page":3883,"zoom":"XYZ 70 904 null"},{"title":"21.3.3.5 Method 6: Software Interrupt Handling","page":3883,"zoom":"XYZ 70 238 null"}]}]},{"title":"21.4 Protected-Mode Virtual Interrupts","page":3884,"zoom":"XYZ 68 950 null"}]},{"title":"Chapter 22 Mixing 16-Bit and 32-Bit Code","page":3885,"zoom":"XYZ 68 1110 null","children":[{"title":"22.1 Defining 16-Bit and 32-Bit Program Modules","page":3885,"zoom":"XYZ 68 378 null"},{"title":"22.2 Mixing 16-Bit and 32-Bit Operations Within a Code Segment","page":3886,"zoom":"XYZ 68 809 null"},{"title":"22.3 Sharing Data Among Mixed-Size Code Segments","page":3887,"zoom":"XYZ 70 1034 null"},{"title":"22.4 Transferring Control Among Mixed-Size Code Segments","page":3887,"zoom":"XYZ 70 572 null","children":[{"title":"22.4.1 Code-Segment Pointer Size","page":3888,"zoom":"XYZ 68 1031 null"},{"title":"22.4.2 Stack Management for Control Transfer","page":3888,"zoom":"XYZ 68 794 null","children":[{"title":"22.4.2.1 Controlling the Operand-Size Attribute For a Call","page":3889,"zoom":"XYZ 70 311 null"},{"title":"22.4.2.2 Passing Parameters With a Gate","page":3890,"zoom":"XYZ 68 757 null"}]},{"title":"22.4.3 Interrupt Control Transfers","page":3890,"zoom":"XYZ 68 575 null"},{"title":"22.4.4 Parameter Translation","page":3890,"zoom":"XYZ 68 369 null"},{"title":"22.4.5 Writing Interface Procedures","page":3890,"zoom":"XYZ 68 195 null"}]}]},{"title":"Chapter 23 Architecture Compatibility","page":3893,"zoom":"XYZ 68 1110 null","children":[{"title":"23.1 Processor Families and Categories","page":3893,"zoom":"XYZ 68 850 null"},{"title":"23.2 Reserved Bits","page":3894,"zoom":"XYZ 68 1110 null"},{"title":"23.3 Enabling New Functions and Modes","page":3894,"zoom":"XYZ 68 800 null"},{"title":"23.4 Detecting the Presence of New Features Through Software","page":3894,"zoom":"XYZ 68 531 null"},{"title":"23.5 Intel MMX Technology","page":3894,"zoom":"XYZ 68 264 null"},{"title":"23.6 Streaming SIMD Extensions (SSE)","page":3895,"zoom":"XYZ 70 1110 null"},{"title":"23.7 Streaming SIMD Extensions 2 (SSE2)","page":3895,"zoom":"XYZ 70 916 null"},{"title":"23.8 Streaming SIMD Extensions 3 (SSE3)","page":3895,"zoom":"XYZ 70 739 null"},{"title":"23.9 Additional Streaming SIMD Extensions","page":3895,"zoom":"XYZ 70 528 null"},{"title":"23.10 Intel Hyper-Threading Technology","page":3895,"zoom":"XYZ 70 351 null"},{"title":"23.11 Multi-Core Technology","page":3896,"zoom":"XYZ 68 1110 null"},{"title":"23.12 Specific Features of Dual-Core Processor","page":3896,"zoom":"XYZ 68 933 null"},{"title":"23.13 New Instructions In the Pentium and Later IA-32 Processors","page":3896,"zoom":"XYZ 68 744 null","children":[{"title":"23.13.1 Instructions Added Prior to the Pentium Processor","page":3896,"zoom":"XYZ 68 655 null"}]},{"title":"23.14 Obsolete Instructions","page":3897,"zoom":"XYZ 70 401 null"},{"title":"23.15 Undefined Opcodes","page":3897,"zoom":"XYZ 70 291 null"},{"title":"23.16 New Flags in the EFLAGS Register","page":3898,"zoom":"XYZ 68 522 null","children":[{"title":"23.16.1 Using EFLAGS Flags to Distinguish Between 32-Bit IA-32 Processors","page":3898,"zoom":"XYZ 68 265 null"}]},{"title":"23.17 Stack Operations and User Software","page":3899,"zoom":"XYZ 70 993 null","children":[{"title":"23.17.1 PUSH SP","page":3899,"zoom":"XYZ 70 904 null"},{"title":"23.17.2 EFLAGS Pushed on the Stack","page":3899,"zoom":"XYZ 70 663 null"}]},{"title":"23.18 x87 FPU","page":3899,"zoom":"XYZ 70 456 null","children":[{"title":"23.18.1 Control Register CR0 Flags","page":3900,"zoom":"XYZ 68 1109 null"},{"title":"23.18.2 x87 FPU Status Word","page":3900,"zoom":"XYZ 68 701 null","children":[{"title":"23.18.2.1 Condition Code Flags (C0 through C3)","page":3900,"zoom":"XYZ 68 608 null"},{"title":"23.18.2.2 Stack Fault Flag","page":3900,"zoom":"XYZ 68 268 null"}]},{"title":"23.18.3 x87 FPU Control Word","page":3901,"zoom":"XYZ 70 1109 null"},{"title":"23.18.4 x87 FPU Tag Word","page":3901,"zoom":"XYZ 70 959 null"},{"title":"23.18.5 Data Types","page":3901,"zoom":"XYZ 70 534 null","children":[{"title":"23.18.5.1 NaNs","page":3901,"zoom":"XYZ 70 458 null"},{"title":"23.18.5.2 Pseudo-zero, Pseudo-NaN, Pseudo-infinity, and Unnormal Formats","page":3901,"zoom":"XYZ 70 235 null"}]},{"title":"23.18.6 Floating-Point Exceptions","page":3902,"zoom":"XYZ 68 1005 null","children":[{"title":"23.18.6.1 Denormal Operand Exception (#D)","page":3902,"zoom":"XYZ 68 912 null"},{"title":"23.18.6.2 Numeric Overflow Exception (#O)","page":3902,"zoom":"XYZ 68 679 null"},{"title":"23.18.6.3 Numeric Underflow Exception (#U)","page":3902,"zoom":"XYZ 68 354 null"},{"title":"23.18.6.4 Exception Precedence","page":3902,"zoom":"XYZ 68 197 null"},{"title":"23.18.6.5 CS and EIP For FPU Exceptions","page":3903,"zoom":"XYZ 70 1045 null"},{"title":"23.18.6.6 FPU Error Signals","page":3903,"zoom":"XYZ 70 938 null"},{"title":"23.18.6.7 Assertion of the FERR# Pin","page":3903,"zoom":"XYZ 70 687 null"},{"title":"23.18.6.8 Invalid Operation Exception On Denormals","page":3903,"zoom":"XYZ 70 380 null"},{"title":"23.18.6.9 Alignment Check Exceptions (#AC)","page":3903,"zoom":"XYZ 70 221 null"},{"title":"23.18.6.10 Segment Not Present Exception During FLDENV","page":3904,"zoom":"XYZ 68 1109 null"},{"title":"23.18.6.11 Device Not Available Exception (#NM)","page":3904,"zoom":"XYZ 68 983 null"},{"title":"23.18.6.12 Coprocessor Segment Overrun Exception","page":3904,"zoom":"XYZ 68 876 null"},{"title":"23.18.6.13 General Protection Exception (#GP)","page":3904,"zoom":"XYZ 68 718 null"},{"title":"23.18.6.14 Floating-Point Error Exception (#MF)","page":3904,"zoom":"XYZ 68 627 null"}]},{"title":"23.18.7 Changes to Floating-Point Instructions","page":3904,"zoom":"XYZ 68 513 null","children":[{"title":"23.18.7.1 FDIV, FPREM, and FSQRT Instructions","page":3904,"zoom":"XYZ 68 420 null"},{"title":"23.18.7.2 FSCALE Instruction","page":3904,"zoom":"XYZ 68 279 null"},{"title":"23.18.7.3 FPREM1 Instruction","page":3905,"zoom":"XYZ 70 1109 null"},{"title":"23.18.7.4 FPREM Instruction","page":3905,"zoom":"XYZ 70 1000 null"},{"title":"23.18.7.5 FUCOM, FUCOMP, and FUCOMPP Instructions","page":3905,"zoom":"XYZ 70 876 null"},{"title":"23.18.7.6 FPTAN Instruction","page":3905,"zoom":"XYZ 70 768 null"},{"title":"23.18.7.7 Stack Overflow","page":3905,"zoom":"XYZ 70 611 null"},{"title":"23.18.7.8 FSIN, FCOS, and FSINCOS Instructions","page":3905,"zoom":"XYZ 70 485 null"},{"title":"23.18.7.9 FPATAN Instruction","page":3905,"zoom":"XYZ 70 345 null"},{"title":"23.18.7.10 F2XM1 Instruction","page":3905,"zoom":"XYZ 70 236 null"},{"title":"23.18.7.11 FLD Instruction","page":3906,"zoom":"XYZ 68 1109 null"},{"title":"23.18.7.12 FXTRACT Instruction","page":3906,"zoom":"XYZ 68 834 null"},{"title":"23.18.7.13 Load Constant Instructions","page":3906,"zoom":"XYZ 68 676 null"},{"title":"23.18.7.14 FXAM Instruction","page":3906,"zoom":"XYZ 68 484 null"},{"title":"23.18.7.15 FSAVE and FSTENV Instructions","page":3906,"zoom":"XYZ 68 360 null"}]},{"title":"23.18.8 Transcendental Instructions","page":3906,"zoom":"XYZ 68 262 null"},{"title":"23.18.9 Obsolete Instructions and Undefined Opcodes","page":3907,"zoom":"XYZ 70 980 null"},{"title":"23.18.10 WAIT/FWAIT Prefix Differences","page":3907,"zoom":"XYZ 70 458 null"},{"title":"23.18.11 Operands Split Across Segments and/or Pages","page":3907,"zoom":"XYZ 70 291 null"},{"title":"23.18.12 FPU Instruction Synchronization","page":3907,"zoom":"XYZ 70 175 null"}]},{"title":"23.19 Serializing Instructions","page":3908,"zoom":"XYZ 68 1000 null"},{"title":"23.20 FPU and Math Coprocessor Initialization","page":3908,"zoom":"XYZ 68 748 null","children":[{"title":"23.20.1 Intel® 387 and Intel® 287 Math Coprocessor Initialization","page":3908,"zoom":"XYZ 68 609 null"},{"title":"23.20.2 Intel486 SX Processor and Intel 487 SX Math Coprocessor Initialization","page":3908,"zoom":"XYZ 68 418 null"}]},{"title":"23.21 Control Registers","page":3909,"zoom":"XYZ 70 203 null"},{"title":"23.22 Memory Management Facilities","page":3911,"zoom":"XYZ 70 1110 null","children":[{"title":"23.22.1 New Memory Management Control Flags","page":3911,"zoom":"XYZ 70 1005 null","children":[{"title":"23.22.1.1 Physical Memory Addressing Extension","page":3911,"zoom":"XYZ 70 895 null"},{"title":"23.22.1.2 Global Pages","page":3911,"zoom":"XYZ 70 771 null"},{"title":"23.22.1.3 Larger Page Sizes","page":3911,"zoom":"XYZ 70 571 null"}]},{"title":"23.22.2 CD and NW Cache Control Flags","page":3911,"zoom":"XYZ 70 424 null"},{"title":"23.22.3 Descriptor Types and Contents","page":3911,"zoom":"XYZ 70 291 null"},{"title":"23.22.4 Changes in Segment Descriptor Loads","page":3912,"zoom":"XYZ 68 1109 null"}]},{"title":"23.23 Debug Facilities","page":3912,"zoom":"XYZ 68 988 null","children":[{"title":"23.23.1 Differences in Debug Register DR6","page":3912,"zoom":"XYZ 68 883 null"},{"title":"23.23.2 Differences in Debug Register DR7","page":3912,"zoom":"XYZ 68 766 null"},{"title":"23.23.3 Debug Registers DR4 and DR5","page":3912,"zoom":"XYZ 68 495 null"}]},{"title":"23.24 Recognition of Breakpoints","page":3912,"zoom":"XYZ 68 340 null"},{"title":"23.25 Exceptions and/or Exception Conditions","page":3913,"zoom":"XYZ 70 1110 null","children":[{"title":"23.25.1 Machine-Check Architecture","page":3914,"zoom":"XYZ 68 1109 null"},{"title":"23.25.2 Priority of Exceptions","page":3914,"zoom":"XYZ 68 993 null"},{"title":"23.25.3 Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers","page":3914,"zoom":"XYZ 68 747 null"}]},{"title":"23.26 Interrupts","page":3919,"zoom":"XYZ 70 737 null","children":[{"title":"23.26.1 Interrupt Propagation Delay","page":3919,"zoom":"XYZ 70 632 null"},{"title":"23.26.2 NMI Interrupts","page":3919,"zoom":"XYZ 70 499 null"},{"title":"23.26.3 IDT Limit","page":3919,"zoom":"XYZ 70 400 null"}]},{"title":"23.27 Advanced Programmable Interrupt Controller (APIC)","page":3919,"zoom":"XYZ 70 262 null","children":[{"title":"23.27.1 Software Visible Differences Between the Local APIC and the 82489DX","page":3920,"zoom":"XYZ 68 1109 null"},{"title":"23.27.2 New Features Incorporated in the Local APIC for the P6 Family and Pentium Processors","page":3920,"zoom":"XYZ 68 698 null"},{"title":"23.27.3 New Features Incorporated in the Local APIC of the Pentium 4 and Intel Xeon Processors","page":3920,"zoom":"XYZ 68 421 null"}]},{"title":"23.28 Task Switching and TSs","page":3920,"zoom":"XYZ 68 204 null","children":[{"title":"23.28.1 P6 Family and Pentium Processor TSS","page":3921,"zoom":"XYZ 70 1109 null"},{"title":"23.28.2 TSS Selector Writes","page":3921,"zoom":"XYZ 70 993 null"},{"title":"23.28.3 Order of Reads/Writes to the TSS","page":3921,"zoom":"XYZ 70 860 null"},{"title":"23.28.4 Using A 16-Bit TSS with 32-Bit Constructs","page":3921,"zoom":"XYZ 70 744 null"},{"title":"23.28.5 Differences in I/O Map Base Addresses","page":3921,"zoom":"XYZ 70 577 null"}]},{"title":"23.29 Cache Management","page":3922,"zoom":"XYZ 68 676 null","children":[{"title":"23.29.1 Self-Modifying Code with Cache Enabled","page":3922,"zoom":"XYZ 68 264 null"},{"title":"23.29.2 Disabling the L3 Cache","page":3923,"zoom":"XYZ 70 818 null"}]},{"title":"23.30 Paging","page":3923,"zoom":"XYZ 70 647 null","children":[{"title":"23.30.1 Large Pages","page":3923,"zoom":"XYZ 70 542 null"},{"title":"23.30.2 PCD and PWT Flags","page":3923,"zoom":"XYZ 70 300 null"},{"title":"23.30.3 Enabling and Disabling Paging","page":3924,"zoom":"XYZ 68 1109 null"}]},{"title":"23.31 Stack Operations and Supervisor Software","page":3924,"zoom":"XYZ 68 857 null","children":[{"title":"23.31.1 Selector Pushes and Pops","page":3924,"zoom":"XYZ 68 768 null"},{"title":"23.31.2 Error Code Pushes","page":3924,"zoom":"XYZ 68 300 null"},{"title":"23.31.3 Fault Handling Effects on the Stack","page":3925,"zoom":"XYZ 70 1109 null"},{"title":"23.31.4 Interlevel RET/IRET From a 16-Bit Interrupt or Call Gate","page":3925,"zoom":"XYZ 70 875 null"}]},{"title":"23.32 Mixing 16- and 32-Bit Segments","page":3925,"zoom":"XYZ 70 737 null"},{"title":"23.33 Segment and Address Wraparound","page":3925,"zoom":"XYZ 70 189 null","children":[{"title":"23.33.1 Segment Wraparound","page":3926,"zoom":"XYZ 68 1109 null"}]},{"title":"23.34 Store Buffers and Memory Ordering","page":3926,"zoom":"XYZ 68 551 null"},{"title":"23.35 Bus Locking","page":3927,"zoom":"XYZ 70 742 null"},{"title":"23.36 Bus Hold","page":3927,"zoom":"XYZ 70 407 null"},{"title":"23.37 Model-Specific Extensions to the IA-32","page":3927,"zoom":"XYZ 70 264 null","children":[{"title":"23.37.1 Model-Specific Registers","page":3928,"zoom":"XYZ 68 1109 null"},{"title":"23.37.2 RDMSR and WRMSR Instructions","page":3928,"zoom":"XYZ 68 850 null"},{"title":"23.37.3 Memory Type Range Registers","page":3928,"zoom":"XYZ 68 718 null"},{"title":"23.37.4 Machine-Check Exception and Architecture","page":3928,"zoom":"XYZ 68 360 null"},{"title":"23.37.5 Performance-Monitoring Counters","page":3929,"zoom":"XYZ 70 980 null"}]},{"title":"23.38 Two Ways to Run Intel 286 Processor Tasks","page":3929,"zoom":"XYZ 70 701 null"},{"title":"23.39 Initial State of Pentium, Pentium Pro and Pentium 4 Processors","page":3929,"zoom":"XYZ 70 403 null"}]},{"title":"Chapter 24 Introduction to Virtual Machine Extensions","page":3933,"zoom":"XYZ 68 1110 null","children":[{"title":"24.1 Overview","page":3933,"zoom":"XYZ 68 1009 null"},{"title":"24.2 Virtual Machine Architecture","page":3933,"zoom":"XYZ 68 841 null"},{"title":"24.3 Introduction to VMX Operation","page":3933,"zoom":"XYZ 68 568 null"},{"title":"24.4 Life Cycle of VMM Software","page":3934,"zoom":"XYZ 68 1110 null"},{"title":"24.5 Virtual-Machine Control Structure","page":3934,"zoom":"XYZ 68 560 null"},{"title":"24.6 Discovering Support for VMX","page":3934,"zoom":"XYZ 68 334 null"},{"title":"24.7 Enabling and Entering VMX Operation","page":3935,"zoom":"XYZ 70 1110 null"},{"title":"24.8 Restrictions on VMX Operation","page":3935,"zoom":"XYZ 70 464 null"}]},{"title":"Chapter 25 Virtual Machine Control Structures","page":3937,"zoom":"XYZ 68 1110 null","children":[{"title":"25.1 Overview","page":3937,"zoom":"XYZ 68 1009 null"},{"title":"25.2 Format of the VMCS Region","page":3938,"zoom":"XYZ 68 473 null"},{"title":"25.3 Organization of VMCS Data","page":3939,"zoom":"XYZ 70 650 null"},{"title":"25.4 Guest-State Area","page":3940,"zoom":"XYZ 68 1110 null","children":[{"title":"25.4.1 Guest Register State","page":3940,"zoom":"XYZ 68 1005 null"},{"title":"25.4.2 Guest Non-Register State","page":3942,"zoom":"XYZ 68 959 null"}]},{"title":"25.5 Host-State Area","page":3944,"zoom":"XYZ 68 210 null"},{"title":"25.6 VM-Execution Control Fields","page":3945,"zoom":"XYZ 70 481 null","children":[{"title":"25.6.1 Pin-Based VM-Execution Controls","page":3945,"zoom":"XYZ 70 375 null"},{"title":"25.6.2 Processor-Based VM-Execution Controls","page":3946,"zoom":"XYZ 68 571 null"},{"title":"25.6.3 Exception Bitmap","page":3950,"zoom":"XYZ 68 1109 null"},{"title":"25.6.4 I/O-Bitmap Addresses","page":3950,"zoom":"XYZ 68 935 null"},{"title":"25.6.5 Time-Stamp Counter Offset and Multiplier","page":3950,"zoom":"XYZ 68 760 null"},{"title":"25.6.6 Guest/Host Masks and Read Shadows for CR0 and CR4","page":3950,"zoom":"XYZ 68 511 null"},{"title":"25.6.7 CR3-Target Controls","page":3950,"zoom":"XYZ 68 242 null"},{"title":"25.6.8 Controls for APIC Virtualization","page":3951,"zoom":"XYZ 70 939 null"},{"title":"25.6.9 MSR-Bitmap Address","page":3952,"zoom":"XYZ 68 750 null"},{"title":"25.6.10 Executive-VMCS Pointer","page":3952,"zoom":"XYZ 68 339 null"},{"title":"25.6.11 Extended-Page-Table Pointer (EPTP)","page":3953,"zoom":"XYZ 70 1109 null"},{"title":"25.6.12 Virtual-Processor Identifier (VPID)","page":3953,"zoom":"XYZ 70 420 null"},{"title":"25.6.13 Controls for PAUSE-Loop Exiting","page":3953,"zoom":"XYZ 70 320 null"},{"title":"25.6.14 VM-Function Controls","page":3954,"zoom":"XYZ 68 1109 null"},{"title":"25.6.15 VMCS Shadowing Bitmap Addresses","page":3954,"zoom":"XYZ 68 710 null"},{"title":"25.6.16 ENCLS-Exiting Bitmap","page":3954,"zoom":"XYZ 68 536 null"},{"title":"25.6.17 ENCLV-Exiting Bitmap","page":3954,"zoom":"XYZ 68 420 null"},{"title":"25.6.18 PCONFIG-Exiting Bitmap","page":3954,"zoom":"XYZ 68 304 null"},{"title":"25.6.19 Control Field for Page-Modification Logging","page":3955,"zoom":"XYZ 70 1109 null"},{"title":"25.6.20 Controls for Virtualization Exceptions","page":3955,"zoom":"XYZ 70 951 null"},{"title":"25.6.21 XSS-Exiting Bitmap","page":3955,"zoom":"XYZ 70 722 null"},{"title":"25.6.22 Sub-Page-Permission-Table Pointer (SPPTP)","page":3955,"zoom":"XYZ 70 606 null"},{"title":"25.6.23 Fields Related to Hypervisor-Managed Linear-Address Translation","page":3956,"zoom":"XYZ 68 1109 null"},{"title":"25.6.24 Fields Related to PASID Translation","page":3956,"zoom":"XYZ 68 533 null"},{"title":"25.6.25 Instruction-Timeout Control","page":3956,"zoom":"XYZ 68 359 null"},{"title":"25.6.26 Fields Controlling Virtualization of the IA32_SPEC_CTRL MSR","page":3957,"zoom":"XYZ 70 1109 null"}]},{"title":"25.7 VM-Exit Control Fields","page":3957,"zoom":"XYZ 70 907 null","children":[{"title":"25.7.1 VM-Exit Controls","page":3957,"zoom":"XYZ 70 808 null"},{"title":"25.7.2 VM-Exit Controls for MSRs","page":3958,"zoom":"XYZ 68 267 null"}]},{"title":"25.8 VM-Entry Control Fields","page":3959,"zoom":"XYZ 70 678 null","children":[{"title":"25.8.1 VM-Entry Controls","page":3959,"zoom":"XYZ 70 572 null"},{"title":"25.8.2 VM-Entry Controls for MSRs","page":3960,"zoom":"XYZ 68 459 null"},{"title":"25.8.3 VM-Entry Controls for Event Injection","page":3960,"zoom":"XYZ 68 206 null"}]},{"title":"25.9 VM-Exit Information Fields","page":3961,"zoom":"XYZ 70 232 null","children":[{"title":"25.9.1 Basic VM-Exit Information","page":3962,"zoom":"XYZ 68 1038 null"},{"title":"25.9.2 Information for VM Exits Due to Vectored Events","page":3963,"zoom":"XYZ 70 993 null"},{"title":"25.9.3 Information for VM Exits That Occur During Event Delivery","page":3963,"zoom":"XYZ 70 395 null"},{"title":"25.9.4 Information for VM Exits Due to Instruction Execution","page":3964,"zoom":"XYZ 68 719 null"},{"title":"25.9.5 VM-Instruction Error Field","page":3964,"zoom":"XYZ 68 340 null"}]},{"title":"25.10 VMCS Types: Ordinary and Shadow","page":3965,"zoom":"XYZ 70 1110 null"},{"title":"25.11 Software Use of the VMCS and Related Structures","page":3965,"zoom":"XYZ 70 656 null","children":[{"title":"25.11.1 Software Use of Virtual-Machine Control Structures","page":3965,"zoom":"XYZ 70 551 null"},{"title":"25.11.2 VMREAD, VMWRITE, and Encodings of VMCS Fields","page":3966,"zoom":"XYZ 68 762 null"},{"title":"25.11.3 Initializing a VMCS","page":3968,"zoom":"XYZ 68 1038 null"},{"title":"25.11.4 Software Access to Related Structures","page":3968,"zoom":"XYZ 68 496 null"},{"title":"25.11.5 VMXON Region","page":3968,"zoom":"XYZ 68 255 null"}]}]},{"title":"Chapter 26 VMX Non-Root Operation","page":3971,"zoom":"XYZ 68 1110 null","children":[{"title":"26.1 Instructions That Cause VM Exits","page":3971,"zoom":"XYZ 68 605 null","children":[{"title":"26.1.1 Relative Priority of Faults and VM Exits","page":3971,"zoom":"XYZ 68 407 null"},{"title":"26.1.2 Instructions That Cause VM Exits Unconditionally","page":3972,"zoom":"XYZ 68 909 null"},{"title":"26.1.3 Instructions That Cause VM Exits Conditionally","page":3972,"zoom":"XYZ 68 792 null"}]},{"title":"26.2 Other Causes of VM Exits","page":3975,"zoom":"XYZ 70 359 null"},{"title":"26.3 Changes to Instruction Behavior in VMX Non-Root Operation","page":3977,"zoom":"XYZ 70 653 null"},{"title":"26.4 Other Changes in VMX Non-Root Operation","page":3983,"zoom":"XYZ 70 968 null","children":[{"title":"26.4.1 Event Blocking","page":3983,"zoom":"XYZ 70 863 null"},{"title":"26.4.2 Treatment of Task Switches","page":3983,"zoom":"XYZ 70 644 null"},{"title":"26.4.3 Shadow-Stack Updates","page":3984,"zoom":"XYZ 68 821 null"}]},{"title":"26.5 Features Specific to VMX Non-Root Operation","page":3984,"zoom":"XYZ 68 459 null","children":[{"title":"26.5.1 VMX-Preemption Timer","page":3984,"zoom":"XYZ 68 320 null"},{"title":"26.5.2 Monitor Trap Flag","page":3985,"zoom":"XYZ 70 834 null"},{"title":"26.5.3 Translation of Guest-Physical Addresses Using EPT","page":3986,"zoom":"XYZ 68 901 null"},{"title":"26.5.4 Translation of Guest-Physical Addresses Used by Intel Processor Trace","page":3986,"zoom":"XYZ 68 744 null","children":[{"title":"26.5.4.1 Guest-Physical Address Translation for Intel PT: Details","page":3986,"zoom":"XYZ 68 443 null"},{"title":"26.5.4.2 Trace-Address Pre-Translation (TAPT)","page":3987,"zoom":"XYZ 70 1109 null"}]},{"title":"26.5.5 APIC Virtualization","page":3987,"zoom":"XYZ 70 513 null"},{"title":"26.5.6 VM Functions","page":3987,"zoom":"XYZ 70 355 null","children":[{"title":"26.5.6.1 Enabling VM Functions","page":3987,"zoom":"XYZ 70 187 null"},{"title":"26.5.6.2 General Operation of the VMFUNC Instruction","page":3988,"zoom":"XYZ 68 1011 null"},{"title":"26.5.6.3 EPTP Switching","page":3988,"zoom":"XYZ 68 721 null"}]},{"title":"26.5.7 Virtualization Exceptions","page":3989,"zoom":"XYZ 70 394 null","children":[{"title":"26.5.7.1 Convertible EPT Violations","page":3990,"zoom":"XYZ 68 1003 null"},{"title":"26.5.7.2 Virtualization-Exception Information","page":3990,"zoom":"XYZ 68 305 null"},{"title":"26.5.7.3 Delivery of Virtualization Exceptions","page":3991,"zoom":"XYZ 70 766 null"}]},{"title":"26.5.8 PASID Translation","page":3991,"zoom":"XYZ 70 328 null"}]},{"title":"26.6 Unrestricted Guests","page":3992,"zoom":"XYZ 68 565 null"}]},{"title":"Chapter 27 VM Entries","page":3995,"zoom":"XYZ 68 1110 null","children":[{"title":"27.1 Basic VM-Entry Checks","page":3996,"zoom":"XYZ 68 1110 null"},{"title":"27.2 Checks on VMX Controls and Host-State Area","page":3996,"zoom":"XYZ 68 715 null","children":[{"title":"27.2.1 Checks on VMX Controls","page":3996,"zoom":"XYZ 68 351 null","children":[{"title":"27.2.1.1 VM-Execution Control Fields","page":3996,"zoom":"XYZ 68 275 null"},{"title":"27.2.1.2 VM-Exit Control Fields","page":3999,"zoom":"XYZ 70 531 null"},{"title":"27.2.1.3 VM-Entry Control Fields","page":4000,"zoom":"XYZ 68 809 null"}]},{"title":"27.2.2 Checks on Host Control Registers, MSRs, and SSP","page":4001,"zoom":"XYZ 70 919 null"},{"title":"27.2.3 Checks on Host Segment and Descriptor-Table Registers","page":4001,"zoom":"XYZ 70 433 null"},{"title":"27.2.4 Checks Related to Address-Space Size","page":4002,"zoom":"XYZ 68 1109 null"}]},{"title":"27.3 Checking and Loading Guest State","page":4002,"zoom":"XYZ 68 562 null","children":[{"title":"27.3.1 Checks on the Guest State Area","page":4002,"zoom":"XYZ 68 348 null","children":[{"title":"27.3.1.1 Checks on Guest Control Registers, Debug Registers, and MSRs","page":4002,"zoom":"XYZ 68 180 null"},{"title":"27.3.1.2 Checks on Guest Segment Registers","page":4004,"zoom":"XYZ 68 814 null"},{"title":"27.3.1.3 Checks on Guest Descriptor-Table Registers","page":4006,"zoom":"XYZ 68 563 null"},{"title":"27.3.1.4 Checks on Guest RIP, RFLAGS, and SSP","page":4006,"zoom":"XYZ 68 450 null"},{"title":"27.3.1.5 Checks on Guest Non-Register State","page":4007,"zoom":"XYZ 70 898 null"},{"title":"27.3.1.6 Checks on Guest Page-Directory-Pointer-Table Entries","page":4009,"zoom":"XYZ 70 1003 null"}]},{"title":"27.3.2 Loading Guest State","page":4009,"zoom":"XYZ 70 635 null","children":[{"title":"27.3.2.1 Loading Guest Control Registers, Debug Registers, and MSRs","page":4009,"zoom":"XYZ 70 351 null"},{"title":"27.3.2.2 Loading Guest Segment Registers and Descriptor-Table Registers","page":4011,"zoom":"XYZ 70 1061 null"},{"title":"27.3.2.3 Loading Guest RIP, RSP, RFLAGS, and SSP","page":4011,"zoom":"XYZ 70 261 null"},{"title":"27.3.2.4 Loading Page-Directory-Pointer-Table Entries","page":4012,"zoom":"XYZ 68 1028 null"},{"title":"27.3.2.5 Updating Non-Register State","page":4012,"zoom":"XYZ 68 825 null"}]},{"title":"27.3.3 Clearing Address-Range Monitoring","page":4012,"zoom":"XYZ 68 514 null"}]},{"title":"27.4 Loading MSRs","page":4012,"zoom":"XYZ 68 394 null"},{"title":"27.5 Trace-Address Pre-Translation (TAPT)","page":4013,"zoom":"XYZ 70 855 null"},{"title":"27.6 Event Injection","page":4013,"zoom":"XYZ 70 554 null","children":[{"title":"27.6.1 Vectored-Event Injection","page":4013,"zoom":"XYZ 70 336 null","children":[{"title":"27.6.1.1 Details of Vectored-Event Injection","page":4014,"zoom":"XYZ 68 708 null"},{"title":"27.6.1.2 VM Exits During Event Injection","page":4015,"zoom":"XYZ 70 261 null"},{"title":"27.6.1.3 Event Injection for VM Entries to Real-Address Mode","page":4016,"zoom":"XYZ 68 792 null"}]},{"title":"27.6.2 Injection of Pending MTF VM Exits","page":4016,"zoom":"XYZ 68 545 null"}]},{"title":"27.7 Special Features of VM Entry","page":4016,"zoom":"XYZ 68 407 null","children":[{"title":"27.7.1 Interruptibility State","page":4017,"zoom":"XYZ 70 1109 null"},{"title":"27.7.2 Activity State","page":4017,"zoom":"XYZ 70 430 null"},{"title":"27.7.3 Delivery of Pending Debug Exceptions after VM Entry","page":4018,"zoom":"XYZ 68 823 null"},{"title":"27.7.4 VMX-Preemption Timer","page":4019,"zoom":"XYZ 70 1038 null"},{"title":"27.7.5 Interrupt-Window Exiting and Virtual-Interrupt Delivery","page":4019,"zoom":"XYZ 70 789 null"},{"title":"27.7.6 NMI-Window Exiting","page":4019,"zoom":"XYZ 70 530 null"},{"title":"27.7.7 VM Exits Induced by the TPR Threshold","page":4019,"zoom":"XYZ 70 270 null"},{"title":"27.7.8 Pending MTF VM Exits","page":4020,"zoom":"XYZ 68 817 null"},{"title":"27.7.9 VM Entries and Advanced Debugging Features","page":4020,"zoom":"XYZ 68 638 null"},{"title":"27.7.10 User-Interrupt Recognition After VM Entry","page":4020,"zoom":"XYZ 68 539 null"}]},{"title":"27.8 VM-Entry Failures During or After Loading Guest State","page":4020,"zoom":"XYZ 68 435 null"},{"title":"27.9 Machine-Check Events During VM Entry","page":4022,"zoom":"XYZ 68 942 null"}]},{"title":"Chapter 28 VM Exits","page":4023,"zoom":"XYZ 68 1110 null","children":[{"title":"28.1 Architectural State Before a VM Exit","page":4023,"zoom":"XYZ 68 530 null"},{"title":"28.2 Recording VM-Exit Information and Updating VM-Entry Control Fields","page":4026,"zoom":"XYZ 68 1110 null","children":[{"title":"28.2.1 Basic VM-Exit Information","page":4026,"zoom":"XYZ 68 921 null"},{"title":"28.2.2 Information for VM Exits Due to Vectored Events","page":4034,"zoom":"XYZ 68 843 null"},{"title":"28.2.3 Information About NMI Unblocking Due to IRET","page":4035,"zoom":"XYZ 70 866 null"},{"title":"28.2.4 Information for VM Exits During Event Delivery","page":4035,"zoom":"XYZ 70 406 null"},{"title":"28.2.5 Information for VM Exits Due to Instruction Execution","page":4037,"zoom":"XYZ 70 1109 null"}]},{"title":"28.3 Saving Guest State","page":4045,"zoom":"XYZ 70 1110 null","children":[{"title":"28.3.1 Saving Control Registers, Debug Registers, and MSRs","page":4045,"zoom":"XYZ 70 889 null"},{"title":"28.3.2 Saving Segment Registers and Descriptor-Table Registers","page":4045,"zoom":"XYZ 70 229 null"},{"title":"28.3.3 Saving RIP, RSP, RFLAGS, and SSP","page":4046,"zoom":"XYZ 68 722 null"},{"title":"28.3.4 Saving Non-Register State","page":4047,"zoom":"XYZ 70 348 null"}]},{"title":"28.4 Saving MSRs","page":4049,"zoom":"XYZ 70 334 null"},{"title":"28.5 Loading Host State","page":4050,"zoom":"XYZ 68 834 null","children":[{"title":"28.5.1 Loading Host Control Registers, Debug Registers, MSRs","page":4050,"zoom":"XYZ 68 423 null"},{"title":"28.5.2 Loading Host Segment and Descriptor-Table Registers","page":4052,"zoom":"XYZ 68 1109 null"},{"title":"28.5.3 Loading Host RIP, RSP, RFLAGS, and SSP","page":4053,"zoom":"XYZ 70 873 null"},{"title":"28.5.4 Checking and Loading Host Page-Directory-Pointer-Table Entries","page":4053,"zoom":"XYZ 70 750 null"},{"title":"28.5.5 Updating Non-Register State","page":4053,"zoom":"XYZ 70 400 null"},{"title":"28.5.6 Clearing Address-Range Monitoring","page":4054,"zoom":"XYZ 68 942 null"}]},{"title":"28.6 Loading MSRs","page":4054,"zoom":"XYZ 68 821 null"},{"title":"28.7 VMX Aborts","page":4054,"zoom":"XYZ 68 349 null"},{"title":"28.8 Machine-Check Events During VM Exit","page":4055,"zoom":"XYZ 70 557 null"},{"title":"28.9 User-Interrupt Recognition After VM Exit","page":4056,"zoom":"XYZ 68 904 null"}]},{"title":"Chapter 29 VMX Support for Address Translation","page":4057,"zoom":"XYZ 68 1110 null","children":[{"title":"29.1 Virtual Processor Identifiers (VPIDs)","page":4057,"zoom":"XYZ 68 867 null"},{"title":"29.2 Hypervisor-Managed Linear-Address Translation (HLAT)","page":4057,"zoom":"XYZ 68 414 null"},{"title":"29.3 The Extended Page Table Mechanism (EPT)","page":4057,"zoom":"XYZ 68 229 null","children":[{"title":"29.3.1 EPT Overview","page":4058,"zoom":"XYZ 68 986 null"},{"title":"29.3.2 EPT Translation Mechanism","page":4059,"zoom":"XYZ 70 867 null"},{"title":"29.3.3 EPT-Induced VM Exits","page":4065,"zoom":"XYZ 70 850 null","children":[{"title":"29.3.3.1 EPT Misconfigurations","page":4065,"zoom":"XYZ 70 574 null"},{"title":"29.3.3.2 EPT Violations","page":4067,"zoom":"XYZ 70 861 null"},{"title":"29.3.3.3 Prioritization of EPT Misconfigurations and EPT Violations","page":4070,"zoom":"XYZ 68 892 null"}]},{"title":"29.3.4 Sub-Page Write Permissions","page":4071,"zoom":"XYZ 70 525 null","children":[{"title":"29.3.4.1 Write Accesses That Are Eligible for Sub-Page Write Permissions","page":4071,"zoom":"XYZ 70 258 null"},{"title":"29.3.4.2 Determining an Access’s Sub-Page Write Permission","page":4072,"zoom":"XYZ 68 568 null"}]},{"title":"29.3.5 Accessed and Dirty Flags for EPT","page":4073,"zoom":"XYZ 70 751 null"},{"title":"29.3.6 Page-Modification Logging","page":4074,"zoom":"XYZ 68 1109 null"},{"title":"29.3.7 EPT and Memory Typing","page":4074,"zoom":"XYZ 68 644 null","children":[{"title":"29.3.7.1 Memory Type Used for Accessing EPT Paging Structures","page":4074,"zoom":"XYZ 68 501 null"},{"title":"29.3.7.2 Memory Type Used for Translated Guest-Physical Addresses","page":4074,"zoom":"XYZ 68 290 null"}]}]},{"title":"29.4 Caching Translation Information","page":4075,"zoom":"XYZ 70 808 null","children":[{"title":"29.4.1 Information That May Be Cached","page":4075,"zoom":"XYZ 70 536 null"},{"title":"29.4.2 Creating and Using Cached Translation Information","page":4076,"zoom":"XYZ 68 617 null"},{"title":"29.4.3 Invalidating Cached Translation Information","page":4077,"zoom":"XYZ 70 621 null","children":[{"title":"29.4.3.1 Operations that Invalidate Cached Mappings","page":4077,"zoom":"XYZ 70 495 null"},{"title":"29.4.3.2 Operations that Need Not Invalidate Cached Mappings","page":4078,"zoom":"XYZ 68 273 null"},{"title":"29.4.3.3 Guidelines for Use of the INVVPID Instruction","page":4079,"zoom":"XYZ 70 964 null"},{"title":"29.4.3.4 Guidelines for Use of the INVEPT Instruction","page":4080,"zoom":"XYZ 68 954 null"}]}]}]},{"title":"Chapter 30 APIC Virtualization and Virtual Interrupts","page":4083,"zoom":"XYZ 68 1110 null","children":[{"title":"30.1 Virtual APIC State","page":4083,"zoom":"XYZ 68 381 null","children":[{"title":"30.1.1 Virtualized APIC Registers","page":4084,"zoom":"XYZ 68 1109 null"},{"title":"30.1.2 TPR Virtualization","page":4084,"zoom":"XYZ 68 640 null"},{"title":"30.1.3 PPR Virtualization","page":4084,"zoom":"XYZ 68 256 null"},{"title":"30.1.4 EOI Virtualization","page":4085,"zoom":"XYZ 70 936 null"},{"title":"30.1.5 Self-IPI Virtualization","page":4085,"zoom":"XYZ 70 499 null"},{"title":"30.1.6 IPI Virtualization","page":4085,"zoom":"XYZ 70 250 null"}]},{"title":"30.2 Evaluation and Delivery of Virtual Interrupts","page":4086,"zoom":"XYZ 68 409 null","children":[{"title":"30.2.1 Evaluation of Pending Virtual Interrupts","page":4086,"zoom":"XYZ 68 229 null"},{"title":"30.2.2 Virtual-Interrupt Delivery","page":4087,"zoom":"XYZ 70 802 null"},{"title":"30.2.3 Virtualizing User-Interrupt Notifications","page":4088,"zoom":"XYZ 68 1055 null"}]},{"title":"30.3 Virtualizing CR8-Based TPR Accesses","page":4088,"zoom":"XYZ 68 585 null"},{"title":"30.4 Virtualizing Memory-Mapped APIC Accesses","page":4088,"zoom":"XYZ 68 245 null","children":[{"title":"30.4.1 Priority of APIC-Access VM Exits","page":4089,"zoom":"XYZ 70 410 null"},{"title":"30.4.2 Virtualizing Reads from the APIC-Access Page","page":4090,"zoom":"XYZ 68 834 null"},{"title":"30.4.3 Virtualizing Writes to the APIC-Access Page","page":4091,"zoom":"XYZ 70 942 null","children":[{"title":"30.4.3.1 Determining Whether a Write Access is Virtualized","page":4091,"zoom":"XYZ 70 733 null"},{"title":"30.4.3.2 APIC-Write Emulation","page":4092,"zoom":"XYZ 68 931 null"},{"title":"30.4.3.3 APIC-Write VM Exits","page":4093,"zoom":"XYZ 70 905 null"}]},{"title":"30.4.4 Instruction-Specific Considerations","page":4093,"zoom":"XYZ 70 600 null"},{"title":"30.4.5 Issues Pertaining to Page Size and TLB Management","page":4094,"zoom":"XYZ 68 1005 null"},{"title":"30.4.6 APIC Accesses Not Directly Resulting From Linear Addresses","page":4094,"zoom":"XYZ 68 440 null","children":[{"title":"30.4.6.1 Guest-Physical Accesses to the APIC-Access Page","page":4095,"zoom":"XYZ 70 1011 null"},{"title":"30.4.6.2 Physical Accesses to the APIC-Access Page","page":4095,"zoom":"XYZ 70 600 null"}]}]},{"title":"30.5 Virtualizing MSR-Based APIC Accesses","page":4096,"zoom":"XYZ 68 976 null"},{"title":"30.6 Posted-Interrupt Processing","page":4097,"zoom":"XYZ 70 715 null"},{"title":"30.7 Virtualizing SENDUIPI","page":4098,"zoom":"XYZ 68 369 null"}]},{"title":"Chapter 31 VMX Instruction Reference","page":4101,"zoom":"XYZ 68 1110 null","children":[{"title":"31.1 Overview","page":4101,"zoom":"XYZ 68 1009 null"},{"title":"31.2 Conventions","page":4102,"zoom":"XYZ 68 1110 null"},{"title":"31.3 VMX Instructions","page":4102,"zoom":"XYZ 68 374 null","children":[{"title":"INVEPT— Invalidate Translations Derived from EPT","page":4103,"zoom":"XYZ 70 1109 null"},{"title":"INVVPID— Invalidate Translations Based on VPID","page":4106,"zoom":"XYZ 68 1109 null"},{"title":"VMCALL—Call to VM Monitor","page":4109,"zoom":"XYZ 70 1109 null"},{"title":"VMCLEAR—Clear Virtual-Machine Control Structure","page":4111,"zoom":"XYZ 70 1109 null"},{"title":"VMFUNC—Invoke VM function","page":4113,"zoom":"XYZ 70 1109 null"},{"title":"VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine","page":4114,"zoom":"XYZ 68 1109 null"},{"title":"VMPTRLD—Load Pointer to Virtual-Machine Control Structure","page":4117,"zoom":"XYZ 70 1109 null"},{"title":"VMPTRST—Store Pointer to Virtual-Machine Control Structure","page":4119,"zoom":"XYZ 70 1109 null"},{"title":"VMREAD—Read Field from Virtual-Machine Control Structure","page":4121,"zoom":"XYZ 70 1109 null"},{"title":"VMRESUME—Resume Virtual Machine","page":4123,"zoom":"XYZ 70 1109 null"},{"title":"VMWRITE—Write Field to Virtual-Machine Control Structure","page":4124,"zoom":"XYZ 68 1109 null"},{"title":"VMXOFF—Leave VMX Operation","page":4126,"zoom":"XYZ 68 1109 null"},{"title":"VMXON—Enter VMX Operation","page":4128,"zoom":"XYZ 68 1109 null"}]},{"title":"31.4 VM Instruction Error Numbers","page":4131,"zoom":"XYZ 70 1110 null"}]},{"title":"Chapter 32 System Management Mode","page":4133,"zoom":"XYZ 68 1110 null","children":[{"title":"32.1 System Management Mode Overview","page":4133,"zoom":"XYZ 68 867 null","children":[{"title":"32.1.1 System Management Mode and VMX Operation","page":4134,"zoom":"XYZ 68 1109 null"}]},{"title":"32.2 System Management Interrupt (SMI)","page":4134,"zoom":"XYZ 68 742 null"},{"title":"32.3 Switching Between SMM and the Other Processor Operating Modes","page":4134,"zoom":"XYZ 68 432 null","children":[{"title":"32.3.1 Entering SMM","page":4134,"zoom":"XYZ 68 267 null"},{"title":"32.3.2 Exiting From SMM","page":4135,"zoom":"XYZ 70 872 null"}]},{"title":"32.4 SMRAM","page":4136,"zoom":"XYZ 68 1110 null","children":[{"title":"32.4.1 SMRAM State Save Map","page":4136,"zoom":"XYZ 68 563 null","children":[{"title":"32.4.1.1 SMRAM State Save Map and Intel 64 Architecture","page":4138,"zoom":"XYZ 68 594 null"}]},{"title":"32.4.2 SMRAM Caching","page":4140,"zoom":"XYZ 68 481 null","children":[{"title":"32.4.2.1 System Management Range Registers (SMRR)","page":4141,"zoom":"XYZ 70 719 null"}]}]},{"title":"32.5 SMI Handler Execution Environment","page":4141,"zoom":"XYZ 70 612 null","children":[{"title":"32.5.1 Initial SMM Execution Environment","page":4141,"zoom":"XYZ 70 473 null"},{"title":"32.5.2 SMI Handler Operating Mode Switching","page":4142,"zoom":"XYZ 68 476 null"},{"title":"32.5.3 Control-flow Enforcement Technology Interactions","page":4143,"zoom":"XYZ 70 1109 null"}]},{"title":"32.6 Exceptions and Interrupts Within SMM","page":4143,"zoom":"XYZ 70 954 null"},{"title":"32.7 Managing Synchronous and Asynchronous System Management Interrupts","page":4144,"zoom":"XYZ 68 1110 null","children":[{"title":"32.7.1 I/O State Implementation","page":4144,"zoom":"XYZ 68 904 null"}]},{"title":"32.8 NMI Handling While in SMM","page":4145,"zoom":"XYZ 70 913 null"},{"title":"32.9 SMM Revision Identifier","page":4145,"zoom":"XYZ 70 620 null"},{"title":"32.10 Auto HALT Restart","page":4146,"zoom":"XYZ 68 1110 null","children":[{"title":"32.10.1 Executing the HLT Instruction in SMM","page":4146,"zoom":"XYZ 68 385 null"}]},{"title":"32.11 SMBASE Relocation","page":4146,"zoom":"XYZ 68 264 null"},{"title":"32.12 I/O Instruction Restart","page":4147,"zoom":"XYZ 70 766 null","children":[{"title":"32.12.1 Back-to-Back SMI Interrupts When I/O Instruction Restart Is Being Used","page":4148,"zoom":"XYZ 68 849 null"}]},{"title":"32.13 SMM Multiple-Processor Considerations","page":4148,"zoom":"XYZ 68 661 null"},{"title":"32.14 Default Treatment of SMIs and SMM with VMX Operation and SMX Operation","page":4148,"zoom":"XYZ 68 232 null","children":[{"title":"32.14.1 Default Treatment of SMI Delivery","page":4149,"zoom":"XYZ 70 1109 null"},{"title":"32.14.2 Default Treatment of RSM","page":4150,"zoom":"XYZ 68 1109 null"},{"title":"32.14.3 Protection of CR4.VMXE in SMM","page":4151,"zoom":"XYZ 70 999 null"},{"title":"32.14.4 VMXOFF and SMI Unblocking","page":4151,"zoom":"XYZ 70 883 null"}]},{"title":"32.15 Dual-Monitor Treatment of SMIs and SMM","page":4151,"zoom":"XYZ 70 704 null","children":[{"title":"32.15.1 Dual-Monitor Treatment Overview","page":4151,"zoom":"XYZ 70 524 null"},{"title":"32.15.2 SMM VM Exits","page":4152,"zoom":"XYZ 68 1109 null","children":[{"title":"32.15.2.1 Architectural State Before a VM Exit","page":4152,"zoom":"XYZ 68 858 null"},{"title":"32.15.2.2 Updating the Current-VMCS and Executive-VMCS Pointers","page":4152,"zoom":"XYZ 68 768 null"},{"title":"32.15.2.3 Recording VM-Exit Information","page":4152,"zoom":"XYZ 68 537 null"},{"title":"32.15.2.4 Saving Guest State","page":4153,"zoom":"XYZ 70 557 null"},{"title":"32.15.2.5 Updating State","page":4153,"zoom":"XYZ 70 409 null"}]},{"title":"32.15.3 Operation of the SMM-Transfer Monitor","page":4154,"zoom":"XYZ 68 1005 null"},{"title":"32.15.4 VM Entries that Return from SMM","page":4154,"zoom":"XYZ 68 831 null","children":[{"title":"32.15.4.1 Checks on the Executive-VMCS Pointer Field","page":4154,"zoom":"XYZ 68 638 null"},{"title":"32.15.4.2 Checks on VM-Execution Control Fields","page":4154,"zoom":"XYZ 68 325 null"},{"title":"32.15.4.3 Checks on VM-Entry Control Fields","page":4155,"zoom":"XYZ 70 930 null"},{"title":"32.15.4.4 Checks on the Guest State Area","page":4155,"zoom":"XYZ 70 713 null"},{"title":"32.15.4.5 Loading Guest State","page":4155,"zoom":"XYZ 70 433 null"},{"title":"32.15.4.6 VMX-Preemption Timer","page":4155,"zoom":"XYZ 70 285 null"},{"title":"32.15.4.7 Updating the Current-VMCS and SMM-Transfer VMCS Pointers","page":4156,"zoom":"XYZ 68 1109 null"},{"title":"32.15.4.8 VM Exits Induced by VM Entry","page":4156,"zoom":"XYZ 68 838 null"},{"title":"32.15.4.9 SMI Blocking","page":4156,"zoom":"XYZ 68 598 null"},{"title":"32.15.4.10 Failures of VM Entries That Return from SMM","page":4156,"zoom":"XYZ 68 354 null"}]},{"title":"32.15.5 Enabling the Dual-Monitor Treatment","page":4157,"zoom":"XYZ 70 1109 null"},{"title":"32.15.6 Activating the Dual-Monitor Treatment","page":4158,"zoom":"XYZ 68 794 null","children":[{"title":"32.15.6.1 Initial Checks","page":4158,"zoom":"XYZ 68 626 null"},{"title":"32.15.6.2 Updating the Current-VMCS and Executive-VMCS Pointers","page":4159,"zoom":"XYZ 70 748 null"},{"title":"32.15.6.3 Saving Guest State","page":4159,"zoom":"XYZ 70 658 null"},{"title":"32.15.6.4 Saving MSRs","page":4159,"zoom":"XYZ 70 389 null"},{"title":"32.15.6.5 Loading Host State","page":4159,"zoom":"XYZ 70 299 null"},{"title":"32.15.6.6 Loading MSRs","page":4161,"zoom":"XYZ 70 829 null"}]},{"title":"32.15.7 Deactivating the Dual-Monitor Treatment","page":4161,"zoom":"XYZ 70 731 null"}]},{"title":"32.16 SMI and Processor Extended State Management","page":4161,"zoom":"XYZ 70 398 null"},{"title":"32.17 Model-Specific System Management Enhancement","page":4162,"zoom":"XYZ 68 1110 null","children":[{"title":"32.17.1 SMM Handler Code Access Control","page":4162,"zoom":"XYZ 68 988 null"},{"title":"32.17.2 SMI Delivery Delay Reporting","page":4162,"zoom":"XYZ 68 739 null"},{"title":"32.17.3 Blocked SMI Reporting","page":4162,"zoom":"XYZ 68 473 null"}]}]},{"title":"Chapter 33 Intel® Processor Trace","page":4163,"zoom":"XYZ 70 1110 null","children":[{"title":"33.1 Overview","page":4163,"zoom":"XYZ 70 1009 null","children":[{"title":"33.1.1 Features and Capabilities","page":4163,"zoom":"XYZ 70 748 null","children":[{"title":"33.1.1.1 Packet Summary","page":4163,"zoom":"XYZ 70 403 null"}]}]},{"title":"33.2 Intel® Processor Trace Operational Model","page":4164,"zoom":"XYZ 68 398 null","children":[{"title":"33.2.1 Change of Flow Instruction (COFI) Tracing","page":4164,"zoom":"XYZ 68 294 null","children":[{"title":"33.2.1.1 Direct Transfer COFI","page":4165,"zoom":"XYZ 70 846 null"},{"title":"33.2.1.2 Indirect Transfer COFI","page":4165,"zoom":"XYZ 70 504 null"},{"title":"33.2.1.3 Far Transfer COFI","page":4166,"zoom":"XYZ 68 895 null"}]},{"title":"33.2.2 Software Trace Instrumentation with PTWRITE","page":4166,"zoom":"XYZ 68 727 null"},{"title":"33.2.3 Power Event Tracing","page":4166,"zoom":"XYZ 68 470 null"},{"title":"33.2.4 Event Tracing","page":4167,"zoom":"XYZ 70 1109 null"},{"title":"33.2.5 Trace Filtering","page":4167,"zoom":"XYZ 70 722 null","children":[{"title":"33.2.5.1 Filtering by Current Privilege Level (CPL)","page":4167,"zoom":"XYZ 70 647 null"},{"title":"33.2.5.2 Filtering by CR3","page":4167,"zoom":"XYZ 70 423 null"},{"title":"33.2.5.3 Filtering by IP","page":4168,"zoom":"XYZ 68 988 null"}]},{"title":"33.2.6 Packet Generation Enable Controls","page":4169,"zoom":"XYZ 70 569 null","children":[{"title":"33.2.6.1 Packet Enable (PacketEn)","page":4169,"zoom":"XYZ 70 444 null"},{"title":"33.2.6.2 Trigger Enable (TriggerEn)","page":4170,"zoom":"XYZ 68 1109 null"},{"title":"33.2.6.3 Context Enable (ContextEn)","page":4170,"zoom":"XYZ 68 910 null"},{"title":"33.2.6.4 Branch Enable (BranchEn)","page":4170,"zoom":"XYZ 68 531 null"},{"title":"33.2.6.5 Filter Enable (FilterEn)","page":4170,"zoom":"XYZ 68 407 null"}]},{"title":"33.2.7 Trace Output","page":4171,"zoom":"XYZ 70 1005 null","children":[{"title":"33.2.7.1 Single Range Output","page":4171,"zoom":"XYZ 70 591 null"},{"title":"33.2.7.2 Table of Physical Addresses (ToPA)","page":4172,"zoom":"XYZ 68 809 null","children":[{"title":"Single Output Region ToPA Implementation","page":4174,"zoom":"XYZ 68 915 null"},{"title":"ToPA Table Entry Format","page":4174,"zoom":"XYZ 68 708 null"},{"title":"ToPA STOP","page":4175,"zoom":"XYZ 70 718 null"},{"title":"ToPA PMI","page":4175,"zoom":"XYZ 70 455 null"},{"title":"PMI Preservation","page":4176,"zoom":"XYZ 68 791 null"},{"title":"ToPA PMI and Single Output Region ToPA Implementation","page":4176,"zoom":"XYZ 68 435 null"},{"title":"ToPA PMI and XSAVES/XRSTORS State Handling","page":4177,"zoom":"XYZ 70 1107 null"},{"title":"ToPA Errors","page":4177,"zoom":"XYZ 70 401 null"}]},{"title":"33.2.7.3 Trace Transport Subsystem","page":4178,"zoom":"XYZ 68 711 null"},{"title":"33.2.7.4 Restricted Memory Access","page":4178,"zoom":"XYZ 68 589 null","children":[{"title":"Modifications to Restricted Memory Regions","page":4178,"zoom":"XYZ 68 224 null"}]}]},{"title":"33.2.8 Enabling and Configuration MSRs","page":4179,"zoom":"XYZ 70 1109 null","children":[{"title":"33.2.8.1 General Considerations","page":4179,"zoom":"XYZ 70 1057 null"},{"title":"33.2.8.2 IA32_RTIT_CTL MSR","page":4179,"zoom":"XYZ 70 630 null"},{"title":"33.2.8.3 Enabling and Disabling Packet Generation with TraceEn","page":4182,"zoom":"XYZ 68 331 null","children":[{"title":"Disabling Packet Generation","page":4183,"zoom":"XYZ 70 1055 null"},{"title":"Other Writes to IA32_RTIT_CTL","page":4183,"zoom":"XYZ 70 928 null"}]},{"title":"33.2.8.4 IA32_RTIT_STATUS MSR","page":4183,"zoom":"XYZ 70 825 null"},{"title":"33.2.8.5 IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs","page":4184,"zoom":"XYZ 68 740 null"},{"title":"33.2.8.6 IA32_RTIT_CR3_MATCH MSR","page":4184,"zoom":"XYZ 68 220 null"},{"title":"33.2.8.7 IA32_RTIT_OUTPUT_BASE MSR","page":4185,"zoom":"XYZ 70 1011 null"},{"title":"33.2.8.8 IA32_RTIT_OUTPUT_MASK_PTRS MSR","page":4185,"zoom":"XYZ 70 470 null"}]},{"title":"33.2.9 Interaction of Intel® Processor Trace and Other Processor Features","page":4186,"zoom":"XYZ 68 598 null","children":[{"title":"33.2.9.1 Intel® Transactional Synchronization Extensions (Intel® TSX)","page":4186,"zoom":"XYZ 68 546 null"},{"title":"33.2.9.2 TSX and IP Filtering","page":4187,"zoom":"XYZ 70 834 null"},{"title":"33.2.9.3 System Management Mode (SMM)","page":4187,"zoom":"XYZ 70 655 null"},{"title":"33.2.9.4 Virtual-Machine Extensions (VMX)","page":4188,"zoom":"XYZ 68 1109 null"},{"title":"33.2.9.5 Intel® Software Guard Extensions (Intel® SGX)","page":4188,"zoom":"XYZ 68 945 null"},{"title":"33.2.9.6 SENTER/ENTERACCS and ACM","page":4188,"zoom":"XYZ 68 592 null"},{"title":"33.2.9.7 Intel® Memory Protection Extensions (Intel® MPX)","page":4188,"zoom":"XYZ 68 412 null"}]}]},{"title":"33.3 Configuration and programming Guideline","page":4188,"zoom":"XYZ 68 311 null","children":[{"title":"33.3.1 Detection of Intel Processor Trace and Capability Enumeration","page":4188,"zoom":"XYZ 68 247 null","children":[{"title":"33.3.1.1 Packet Decoding of RIP versus LIP","page":4192,"zoom":"XYZ 68 1109 null"},{"title":"33.3.1.2 Model Specific Capability Restrictions","page":4192,"zoom":"XYZ 68 788 null"}]},{"title":"33.3.2 Enabling and Configuration of Trace Packet Generation","page":4192,"zoom":"XYZ 68 511 null","children":[{"title":"33.3.2.1 Enabling Packet Generation","page":4192,"zoom":"XYZ 68 363 null"},{"title":"33.3.2.2 Disabling Packet Generation","page":4193,"zoom":"XYZ 70 1109 null"}]},{"title":"33.3.3 Flushing Trace Output","page":4193,"zoom":"XYZ 70 899 null"},{"title":"33.3.4 Warm Reset","page":4193,"zoom":"XYZ 70 621 null"},{"title":"33.3.5 Context Switch Consideration","page":4193,"zoom":"XYZ 70 490 null","children":[{"title":"33.3.5.1 Manual Trace Configuration Context Switch","page":4193,"zoom":"XYZ 70 365 null"},{"title":"33.3.5.2 Trace Configuration Context Switch Using XSAVES/XRSTORS","page":4194,"zoom":"XYZ 68 996 null"}]},{"title":"33.3.6 Cycle-Accurate Mode","page":4194,"zoom":"XYZ 68 866 null","children":[{"title":"33.3.6.1 Cycle Counter","page":4195,"zoom":"XYZ 70 1109 null"},{"title":"33.3.6.2 Cycle Packet Semantics","page":4195,"zoom":"XYZ 70 928 null"},{"title":"33.3.6.3 Cycle Thresholds","page":4195,"zoom":"XYZ 70 244 null"}]},{"title":"33.3.7 Decoder Synchronization (PSB+)","page":4196,"zoom":"XYZ 68 695 null"},{"title":"33.3.8 Internal Buffer Overflow","page":4197,"zoom":"XYZ 70 814 null","children":[{"title":"33.3.8.1 Overflow Impact on Enables","page":4197,"zoom":"XYZ 70 525 null"},{"title":"33.3.8.2 Overflow Impact on Timing Packets","page":4197,"zoom":"XYZ 70 346 null"}]},{"title":"33.3.9 TNT Disable","page":4198,"zoom":"XYZ 68 1109 null"},{"title":"33.3.10 Operational Errors","page":4198,"zoom":"XYZ 68 866 null"}]},{"title":"33.4 Trace Packets and Data Types","page":4198,"zoom":"XYZ 68 577 null","children":[{"title":"33.4.1 Packet Relationships and Ordering","page":4198,"zoom":"XYZ 68 473 null","children":[{"title":"33.4.1.1 Packet Blocks","page":4199,"zoom":"XYZ 70 870 null","children":[{"title":"Decoder Implications","page":4199,"zoom":"XYZ 70 259 null"}]}]},{"title":"33.4.2 Packet Definitions","page":4200,"zoom":"XYZ 68 1109 null","children":[{"title":"33.4.2.1 Taken/Not-taken (TNT) Packet","page":4201,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.2 Target IP (TIP) Packet","page":4202,"zoom":"XYZ 68 881 null","children":[{"title":"IP Compression","page":4202,"zoom":"XYZ 68 250 null"},{"title":"Indirect Transfer Compression for Returns (RET)","page":4203,"zoom":"XYZ 70 496 null"}]},{"title":"33.4.2.3 Deferred TIPs","page":4204,"zoom":"XYZ 68 757 null"},{"title":"33.4.2.4 Packet Generation Enable (TIP.PGE) Packet","page":4205,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.5 Packet Generation Disable (TIP.PGD) Packet","page":4206,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.6 Flow Update (FUP) Packet","page":4207,"zoom":"XYZ 70 1109 null","children":[{"title":"FUP IP Payload","page":4207,"zoom":"XYZ 70 420 null"}]},{"title":"33.4.2.7 Paging Information (PIP) Packet","page":4209,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.8 MODE Packets","page":4209,"zoom":"XYZ 70 249 null","children":[{"title":"MODE.Exec Packet","page":4210,"zoom":"XYZ 68 941 null"},{"title":"MODE.TSX Packet","page":4211,"zoom":"XYZ 70 1107 null"}]},{"title":"33.4.2.9 TraceStop Packet","page":4212,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.10 Core:Bus Ratio (CBR) Packet","page":4212,"zoom":"XYZ 68 634 null"},{"title":"33.4.2.11 Timestamp Counter (TSC) Packet","page":4213,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.12 Mini Time Counter (MTC) Packet","page":4214,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.13 TSC/MTC Alignment (TMA) Packet","page":4215,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.14 Cycle Count (CYC) Packet","page":4216,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.15 VMCS Packet","page":4217,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.16 Overflow (OVF) Packet","page":4218,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.17 Packet Stream Boundary (PSB) Packet","page":4218,"zoom":"XYZ 68 684 null"},{"title":"33.4.2.18 PSBEND Packet","page":4219,"zoom":"XYZ 70 770 null"},{"title":"33.4.2.19 Maintenance (MNT) Packet","page":4220,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.20 PAD Packet","page":4220,"zoom":"XYZ 68 583 null"},{"title":"33.4.2.21 PTWRITE (PTW) Packet","page":4221,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.22 Execution Stop (EXSTOP) Packet","page":4222,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.23 MWAIT Packet","page":4223,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.24 Power Entry (PWRE) Packet","page":4224,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.25 Power Exit (PWRX) Packet","page":4225,"zoom":"XYZ 70 1109 null"},{"title":"33.4.2.26 Block Begin Packet (BBP)","page":4226,"zoom":"XYZ 68 1109 null"},{"title":"33.4.2.27 Block Item Packet (BIP)","page":4227,"zoom":"XYZ 70 1109 null","children":[{"title":"BIP State Value Encodings","page":4227,"zoom":"XYZ 70 397 null"}]},{"title":"33.4.2.28 Block End Packet (BEP)","page":4232,"zoom":"XYZ 68 964 null"},{"title":"33.4.2.29 Control Flow Event (CFE) Packet","page":4233,"zoom":"XYZ 70 1109 null","children":[{"title":"CFE Packet Type and Vector Fields","page":4233,"zoom":"XYZ 70 499 null"}]},{"title":"33.4.2.30 Event Data (EVD) Packet","page":4235,"zoom":"XYZ 70 1109 null"}]}]},{"title":"33.5 Tracing in VMX Operation","page":4235,"zoom":"XYZ 70 394 null","children":[{"title":"33.5.1 VMX-Specific Packets and VMCS Controls","page":4236,"zoom":"XYZ 68 1109 null"},{"title":"33.5.2 Managing Trace Packet Generation Across VMX Transitions","page":4236,"zoom":"XYZ 68 238 null","children":[{"title":"33.5.2.1 System-Wide Tracing","page":4237,"zoom":"XYZ 70 1109 null"},{"title":"33.5.2.2 Guest-Only Tracing","page":4237,"zoom":"XYZ 70 171 null"},{"title":"33.5.2.3 Emulation of Intel PT Traced State","page":4238,"zoom":"XYZ 68 956 null"},{"title":"33.5.2.4 TSC Scaling","page":4238,"zoom":"XYZ 68 681 null"},{"title":"33.5.2.5 Failed VM Entry","page":4238,"zoom":"XYZ 68 507 null"},{"title":"33.5.2.6 VMX Abort","page":4239,"zoom":"XYZ 70 1109 null"}]}]},{"title":"33.6 Tracing and SMM Transfer Monitor (STM)","page":4239,"zoom":"XYZ 70 1008 null"},{"title":"33.7 Packet Generation Scenarios","page":4239,"zoom":"XYZ 70 736 null"},{"title":"33.8 Software Considerations","page":4243,"zoom":"XYZ 70 933 null","children":[{"title":"33.8.1 Tracing SMM Code","page":4243,"zoom":"XYZ 70 869 null"},{"title":"33.8.2 Cooperative Transition of Multiple Trace Collection Agents","page":4243,"zoom":"XYZ 70 482 null"},{"title":"33.8.3 Tracking Time","page":4243,"zoom":"XYZ 70 215 null","children":[{"title":"33.8.3.1 Time Domain Relationships","page":4244,"zoom":"XYZ 68 788 null"},{"title":"33.8.3.2 Estimating TSC within Intel PT","page":4244,"zoom":"XYZ 68 511 null"},{"title":"33.8.3.3 VMX TSC Manipulation","page":4245,"zoom":"XYZ 70 728 null"},{"title":"33.8.3.4 Calculating Frequency with Intel PT","page":4245,"zoom":"XYZ 70 566 null"}]}]}]},{"title":"Chapter 34 Introduction to Intel® Software Guard Extensions","page":4247,"zoom":"XYZ 70 1110 null","children":[{"title":"34.1 Overview","page":4247,"zoom":"XYZ 70 1009 null"},{"title":"34.2 Enclave Interaction and Protection","page":4247,"zoom":"XYZ 70 325 null"},{"title":"34.3 Enclave Life Cycle","page":4248,"zoom":"XYZ 68 1034 null"},{"title":"34.4 Data Structures and Enclave Operation","page":4248,"zoom":"XYZ 68 491 null"},{"title":"34.5 Enclave Page Cache","page":4248,"zoom":"XYZ 68 197 null","children":[{"title":"34.5.1 Enclave Page Cache Map (EPCM)","page":4249,"zoom":"XYZ 70 902 null"}]},{"title":"34.6 Enclave Instructions and Intel® SGX","page":4249,"zoom":"XYZ 70 589 null"},{"title":"34.7 Discovering Support for Intel® SGX and enabling Enclave Instructions","page":4250,"zoom":"XYZ 68 441 null","children":[{"title":"34.7.1 Intel® SGX Opt-In Configuration","page":4251,"zoom":"XYZ 70 1109 null"},{"title":"34.7.2 Intel® SGX Resource Enumeration Leaves","page":4251,"zoom":"XYZ 70 660 null"}]},{"title":"34.8 Intel® SGX Interactions with Control-flow Enforcement Technology","page":4253,"zoom":"XYZ 70 936 null","children":[{"title":"34.8.1 CET in Enclaves Model","page":4253,"zoom":"XYZ 70 823 null"},{"title":"34.8.2 Operations Not Supported on Shadow Stack Pages","page":4254,"zoom":"XYZ 68 1109 null"},{"title":"34.8.3 Indirect Branch Tracking – Legacy Compatibility Treatment","page":4254,"zoom":"XYZ 68 954 null"}]}]},{"title":"Chapter 35 Enclave Access Control and Data Structures","page":4255,"zoom":"XYZ 70 1110 null","children":[{"title":"35.1 Overview of Enclave Execution Environment","page":4255,"zoom":"XYZ 70 1009 null"},{"title":"35.2 Terminology","page":4255,"zoom":"XYZ 70 595 null"},{"title":"35.3 Access-control Requirements","page":4255,"zoom":"XYZ 70 385 null"},{"title":"35.4 Segment-based Access Control","page":4256,"zoom":"XYZ 68 739 null"},{"title":"35.5 Page-based Access Control","page":4256,"zoom":"XYZ 68 450 null","children":[{"title":"35.5.1 Access-control for Accesses that Originate from Non-SGX Instructions","page":4256,"zoom":"XYZ 68 386 null"},{"title":"35.5.2 Memory Accesses that Split Across ELRANGE","page":4256,"zoom":"XYZ 68 221 null"},{"title":"35.5.3 Implicit vs. Explicit Accesses","page":4257,"zoom":"XYZ 70 1022 null","children":[{"title":"35.5.3.1 Explicit Accesses","page":4257,"zoom":"XYZ 70 930 null"},{"title":"35.5.3.2 Implicit Accesses","page":4257,"zoom":"XYZ 70 745 null"}]}]},{"title":"35.6 Intel® SGX Data Structures Overview","page":4258,"zoom":"XYZ 68 530 null"},{"title":"35.7 SGX Enclave Control Structure (SECS)","page":4259,"zoom":"XYZ 70 1034 null","children":[{"title":"35.7.1 ATTRIBUTES","page":4260,"zoom":"XYZ 68 1109 null"},{"title":"35.7.2 SECS.MISCSELECT Field","page":4260,"zoom":"XYZ 68 600 null"},{"title":"35.7.3 SECS.CET_ATTRIBUTES Field","page":4260,"zoom":"XYZ 68 235 null"}]},{"title":"35.8 Thread Control Structure (TCS)","page":4261,"zoom":"XYZ 70 846 null","children":[{"title":"35.8.1 TCS.FLAGS","page":4262,"zoom":"XYZ 68 1109 null"},{"title":"35.8.2 State Save Area Offset (OSSA)","page":4262,"zoom":"XYZ 68 880 null"},{"title":"35.8.3 Current State Save Area Frame (CSSA)","page":4262,"zoom":"XYZ 68 782 null"},{"title":"35.8.4 Number of State Save Area Frames (NSSA)","page":4262,"zoom":"XYZ 68 667 null"}]},{"title":"35.9 State Save Area (SSA) Frame","page":4262,"zoom":"XYZ 68 565 null","children":[{"title":"35.9.1 GPRSGX Region","page":4263,"zoom":"XYZ 70 802 null","children":[{"title":"35.9.1.1 EXITINFO","page":4264,"zoom":"XYZ 68 919 null"},{"title":"35.9.1.2 VECTOR Field Definition","page":4264,"zoom":"XYZ 68 418 null"}]},{"title":"35.9.2 MISC Region","page":4265,"zoom":"XYZ 70 941 null","children":[{"title":"35.9.2.1 EXINFO Structure","page":4265,"zoom":"XYZ 70 366 null"},{"title":"35.9.2.2 Page Fault Error Code","page":4266,"zoom":"XYZ 68 1109 null"}]}]},{"title":"35.10 CET State Save Area Frame","page":4266,"zoom":"XYZ 68 699 null"},{"title":"35.11 Page Information (PAGEINFO)","page":4266,"zoom":"XYZ 68 359 null"},{"title":"35.12 Security Information (SECINFO)","page":4267,"zoom":"XYZ 70 1110 null","children":[{"title":"35.12.1 SECINFO.FLAGS","page":4267,"zoom":"XYZ 70 909 null"},{"title":"35.12.2 PAGE_TYPE Field Definition","page":4267,"zoom":"XYZ 70 485 null"}]},{"title":"35.13 Paging Crypto MetaData (PCMD)","page":4268,"zoom":"XYZ 68 1110 null"},{"title":"35.14 Enclave Signature Structure (SIGSTRUCT)","page":4268,"zoom":"XYZ 68 728 null"},{"title":"35.15 EINIT Token Structure (EINITTOKEN)","page":4269,"zoom":"XYZ 70 401 null"},{"title":"35.16 Report (REPORT)","page":4270,"zoom":"XYZ 68 527 null","children":[{"title":"35.16.1 REPORTDATA","page":4271,"zoom":"XYZ 70 792 null"}]},{"title":"35.17 Report Target Info (TARGETINFO)","page":4271,"zoom":"XYZ 70 690 null"},{"title":"35.18 Key Request (KEYREQUEST)","page":4271,"zoom":"XYZ 70 256 null","children":[{"title":"35.18.1 KEY REQUEST KeyNames","page":4272,"zoom":"XYZ 68 692 null"},{"title":"35.18.2 Key Request Policy Structure","page":4272,"zoom":"XYZ 68 427 null"}]},{"title":"35.19 Version Array (VA)","page":4273,"zoom":"XYZ 70 1110 null"},{"title":"35.20 Enclave Page Cache Map (EPCM)","page":4273,"zoom":"XYZ 70 734 null"},{"title":"35.21 Read Info (RDINFO)","page":4273,"zoom":"XYZ 70 238 null","children":[{"title":"35.21.1 RDINFO Status Structure","page":4274,"zoom":"XYZ 68 925 null"},{"title":"35.21.2 RDINFO Flags Structure","page":4274,"zoom":"XYZ 68 696 null"}]}]},{"title":"Chapter 36 Enclave Operation","page":4275,"zoom":"XYZ 70 1110 null","children":[{"title":"36.1 Constructing an Enclave","page":4275,"zoom":"XYZ 70 785 null","children":[{"title":"36.1.1 ECREATE","page":4276,"zoom":"XYZ 68 857 null"},{"title":"36.1.2 EADD and EEXTEND Interaction","page":4276,"zoom":"XYZ 68 708 null"},{"title":"36.1.3 EINIT Interaction","page":4276,"zoom":"XYZ 68 334 null"},{"title":"36.1.4 Intel® SGX Launch Control Configuration","page":4277,"zoom":"XYZ 70 754 null"}]},{"title":"36.2 Enclave Entry and Exiting","page":4277,"zoom":"XYZ 70 432 null","children":[{"title":"36.2.1 Controlled Entry and Exit","page":4277,"zoom":"XYZ 70 368 null"},{"title":"36.2.2 Asynchronous Enclave Exit (AEX)","page":4278,"zoom":"XYZ 68 640 null"},{"title":"36.2.3 Resuming Execution After AEX","page":4278,"zoom":"XYZ 68 362 null","children":[{"title":"36.2.3.1 ERESUME Interaction","page":4279,"zoom":"XYZ 70 1109 null"},{"title":"36.2.3.2 Asynchronous Enclave Exit Notify and EDECCSSA","page":4279,"zoom":"XYZ 70 805 null"}]}]},{"title":"36.3 Calling Enclave Procedures","page":4280,"zoom":"XYZ 68 1110 null","children":[{"title":"36.3.1 Calling Convention","page":4280,"zoom":"XYZ 68 1046 null"},{"title":"36.3.2 Register Preservation","page":4280,"zoom":"XYZ 68 835 null"},{"title":"36.3.3 Returning to Caller","page":4280,"zoom":"XYZ 68 704 null"}]},{"title":"36.4 Intel® SGX Key and Attestation","page":4280,"zoom":"XYZ 68 601 null","children":[{"title":"36.4.1 Enclave Measurement and Identification","page":4280,"zoom":"XYZ 68 537 null","children":[{"title":"36.4.1.1 MRENCLAVE","page":4280,"zoom":"XYZ 68 389 null"},{"title":"36.4.1.2 MRSIGNER","page":4281,"zoom":"XYZ 70 635 null"},{"title":"36.4.1.3 CONFIGID","page":4281,"zoom":"XYZ 70 406 null"}]},{"title":"36.4.2 Security Version Numbers (SVN)","page":4281,"zoom":"XYZ 70 276 null","children":[{"title":"36.4.2.1 Enclave Security Version","page":4282,"zoom":"XYZ 68 1109 null"},{"title":"36.4.2.2 Hardware Security Version","page":4282,"zoom":"XYZ 68 962 null"},{"title":"36.4.2.3 CONFIGID Security Version","page":4282,"zoom":"XYZ 68 783 null"}]},{"title":"36.4.3 Keys","page":4282,"zoom":"XYZ 68 670 null","children":[{"title":"36.4.3.1 Sealing Enclave Data","page":4283,"zoom":"XYZ 70 1109 null"},{"title":"36.4.3.2 Using REPORTs for Local Attestation","page":4283,"zoom":"XYZ 70 815 null"}]}]},{"title":"36.5 EPC and Management of EPC Pages","page":4284,"zoom":"XYZ 68 1110 null","children":[{"title":"36.5.1 EPC Implementation","page":4284,"zoom":"XYZ 68 1006 null"},{"title":"36.5.2 OS Management of EPC Pages","page":4284,"zoom":"XYZ 68 875 null","children":[{"title":"36.5.2.1 Enhancement to Managing EPC Pages","page":4284,"zoom":"XYZ 68 400 null"}]},{"title":"36.5.3 Eviction of Enclave Pages","page":4284,"zoom":"XYZ 68 287 null"},{"title":"36.5.4 Loading an Enclave Page","page":4285,"zoom":"XYZ 70 618 null"},{"title":"36.5.5 Eviction of an SECS Page","page":4285,"zoom":"XYZ 70 381 null"},{"title":"36.5.6 Eviction of a Version Array Page","page":4286,"zoom":"XYZ 68 1109 null"},{"title":"36.5.7 Allocating a Regular Page","page":4286,"zoom":"XYZ 68 887 null"},{"title":"36.5.8 Allocating a TCS Page","page":4286,"zoom":"XYZ 68 528 null"},{"title":"36.5.9 Trimming a Page","page":4287,"zoom":"XYZ 70 1014 null"},{"title":"36.5.10 Restricting the EPCM Permissions of a Page","page":4287,"zoom":"XYZ 70 563 null"},{"title":"36.5.11 Extending the EPCM Permissions of a Page","page":4288,"zoom":"XYZ 68 1109 null"},{"title":"36.5.12 VMM Oversubscription of EPC","page":4288,"zoom":"XYZ 68 731 null"}]},{"title":"36.6 Changes to Instruction Behavior Inside an Enclave","page":4288,"zoom":"XYZ 68 210 null","children":[{"title":"36.6.1 Illegal Instructions","page":4289,"zoom":"XYZ 70 1109 null"},{"title":"36.6.2 RDRAND and RDSEED Instructions","page":4289,"zoom":"XYZ 70 453 null"},{"title":"36.6.3 PAUSE Instruction","page":4289,"zoom":"XYZ 70 194 null"},{"title":"36.6.4 Executions of INT1 and INT3 Inside an Enclave","page":4290,"zoom":"XYZ 68 921 null"},{"title":"36.6.5 INVD Handling when Enclaves Are Enabled","page":4290,"zoom":"XYZ 68 823 null"}]}]},{"title":"Chapter 37 Enclave Exiting Events","page":4291,"zoom":"XYZ 70 1110 null","children":[{"title":"37.1 Compatible Switch to the Exiting Stack of AEX","page":4291,"zoom":"XYZ 70 818 null"},{"title":"37.2 State Saving by AEX","page":4292,"zoom":"XYZ 68 921 null"},{"title":"37.3 Synthetic State on Asynchronous Enclave Exit","page":4293,"zoom":"XYZ 70 977 null","children":[{"title":"37.3.1 Processor Synthetic State on Asynchronous Enclave Exit","page":4293,"zoom":"XYZ 70 913 null"},{"title":"37.3.2 Synthetic State for Extended Features","page":4293,"zoom":"XYZ 70 302 null"},{"title":"37.3.3 Synthetic State for MISC Features","page":4294,"zoom":"XYZ 68 1109 null"}]},{"title":"37.4 AEX Flow","page":4294,"zoom":"XYZ 68 990 null","children":[{"title":"37.4.1 AEX Operational Detail","page":4295,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 38 Intel® SGX Instruction References","page":4299,"zoom":"XYZ 70 1110 null","children":[{"title":"38.1 Intel® SGX Instruction Syntax and Operation","page":4299,"zoom":"XYZ 70 909 null","children":[{"title":"38.1.1 ENCLS Register Usage Summary","page":4299,"zoom":"XYZ 70 748 null"},{"title":"38.1.2 ENCLU Register Usage Summary","page":4300,"zoom":"XYZ 68 1109 null"},{"title":"38.1.3 ENCLV Register Usage Summary","page":4300,"zoom":"XYZ 68 707 null"},{"title":"38.1.4 Information and Error Codes","page":4300,"zoom":"XYZ 68 465 null"},{"title":"38.1.5 Internal CREGs","page":4301,"zoom":"XYZ 70 511 null"},{"title":"38.1.6 Concurrent Operation Restrictions","page":4302,"zoom":"XYZ 68 643 null","children":[{"title":"38.1.6.1 Concurrency Tables of Intel® SGX Instructions","page":4302,"zoom":"XYZ 68 291 null"}]}]},{"title":"38.2 Intel® SGX Instruction Reference","page":4306,"zoom":"XYZ 68 444 null","children":[{"title":"ENCLS—Execute an Enclave System Function of Specified Leaf Number","page":4307,"zoom":"XYZ 70 1109 null"},{"title":"ENCLU—Execute an Enclave User Function of Specified Leaf Number","page":4309,"zoom":"XYZ 70 1109 null"},{"title":"ENCLV—Execute an Enclave VMM Function of Specified Leaf Number","page":4312,"zoom":"XYZ 68 1109 null"}]},{"title":"38.3 Intel® SGX System Leaf Function Reference","page":4314,"zoom":"XYZ 68 1110 null","children":[{"title":"EADD—Add a Page to an Uninitialized Enclave","page":4315,"zoom":"XYZ 70 1109 null"},{"title":"EAUG—Add a Page to an Initialized Enclave","page":4320,"zoom":"XYZ 68 1109 null"},{"title":"EBLOCK—Mark a page in EPC as Blocked","page":4325,"zoom":"XYZ 70 1109 null"},{"title":"ECREATE—Create an SECS page in the Enclave Page Cache","page":4328,"zoom":"XYZ 68 1109 null"},{"title":"EDBGRD—Read From a Debug Enclave","page":4334,"zoom":"XYZ 68 1109 null"},{"title":"EDBGWR—Write to a Debug Enclave","page":4338,"zoom":"XYZ 68 1109 null"},{"title":"EEXTEND—Extend Uninitialized Enclave Measurement by 256 Bytes","page":4342,"zoom":"XYZ 68 1109 null"},{"title":"EINIT—Initialize an Enclave for Execution","page":4345,"zoom":"XYZ 70 1109 null"},{"title":"ELDB/ELDU/ELDBC/ELDUC—Load an EPC Page and Mark its State","page":4353,"zoom":"XYZ 70 1109 null"},{"title":"EMODPR—Restrict the Permissions of an EPC Page","page":4359,"zoom":"XYZ 70 1109 null"},{"title":"EMODT—Change the Type of an EPC Page","page":4362,"zoom":"XYZ 68 1109 null"},{"title":"EPA—Add Version Array","page":4365,"zoom":"XYZ 70 1109 null"},{"title":"ERDINFO—Read Type and Status Information About an EPC Page","page":4367,"zoom":"XYZ 70 1109 null"},{"title":"EREMOVE—Remove a page from the EPC","page":4371,"zoom":"XYZ 70 1109 null"},{"title":"ETRACK—Activates EBLOCK Checks","page":4375,"zoom":"XYZ 70 1109 null"},{"title":"ETRACKC—Activates EBLOCK Checks","page":4378,"zoom":"XYZ 68 1109 null"},{"title":"EWB—Invalidate an EPC Page and Write out to Main Memory","page":4382,"zoom":"XYZ 68 1109 null"}]},{"title":"38.4 Intel® SGX User Leaf Function Reference","page":4387,"zoom":"XYZ 70 1110 null","children":[{"title":"EACCEPT—Accept Changes to an EPC Page","page":4388,"zoom":"XYZ 68 1109 null"},{"title":"EACCEPTCOPY—Initialize a Pending Page","page":4393,"zoom":"XYZ 70 1109 null"},{"title":"EDECCSSA—Decrements TCS.CSSA","page":4397,"zoom":"XYZ 70 1109 null"},{"title":"EENTER—Enters an Enclave","page":4401,"zoom":"XYZ 70 1109 null"},{"title":"EEXIT—Exits an Enclave","page":4410,"zoom":"XYZ 68 1109 null"},{"title":"EGETKEY—Retrieves a Cryptographic Key","page":4413,"zoom":"XYZ 70 1109 null"},{"title":"EMODPE—Extend an EPC Page Permissions","page":4423,"zoom":"XYZ 70 1109 null"},{"title":"EREPORT—Create a Cryptographic Report of the Enclave","page":4426,"zoom":"XYZ 68 1109 null"},{"title":"ERESUME—Re-Enters an Enclave","page":4431,"zoom":"XYZ 70 1109 null"}]},{"title":"38.5 Intel® SGX Virtualization Leaf Function Reference","page":4443,"zoom":"XYZ 70 1110 null","children":[{"title":"EDECVIRTCHILD—Decrement VIRTCHILDCNT in SECS","page":4444,"zoom":"XYZ 68 1109 null"},{"title":"EINCVIRTCHILD—Increment VIRTCHILDCNT in SECS","page":4448,"zoom":"XYZ 68 1109 null"},{"title":"ESETCONTEXT—Set the ENCLAVECONTEXT Field in SECS","page":4451,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 39 Intel® SGX Interactions with IA32 and Intel® 64 Architecture","page":4455,"zoom":"XYZ 70 1110 null","children":[{"title":"39.1 Intel® SGX Availability in Various Processor Modes","page":4455,"zoom":"XYZ 70 925 null"},{"title":"39.2 IA32_FEATURE_CONTROL","page":4455,"zoom":"XYZ 70 760 null","children":[{"title":"39.2.1 Availability of Intel SGX","page":4455,"zoom":"XYZ 70 656 null"},{"title":"39.2.2 Intel SGX Launch Control Configuration","page":4455,"zoom":"XYZ 70 508 null"}]},{"title":"39.3 Interactions with Segmentation","page":4455,"zoom":"XYZ 70 322 null","children":[{"title":"39.3.1 Scope of Interaction","page":4455,"zoom":"XYZ 70 258 null"},{"title":"39.3.2 Interactions of Intel® SGX Instructions with Segment, Operand, and Addressing Prefixes","page":4456,"zoom":"XYZ 68 1055 null"},{"title":"39.3.3 Interaction of Intel® SGX Instructions with Segmentation","page":4456,"zoom":"XYZ 68 823 null"},{"title":"39.3.4 Interactions of Enclave Execution with Segmentation","page":4456,"zoom":"XYZ 68 481 null"}]},{"title":"39.4 Interactions with Paging","page":4456,"zoom":"XYZ 68 226 null"},{"title":"39.5 Interactions with VMX","page":4457,"zoom":"XYZ 70 864 null","children":[{"title":"39.5.1 VMM Controls to Configure Guest Support of Intel® SGX","page":4457,"zoom":"XYZ 70 647 null"},{"title":"39.5.2 Interactions with the Extended Page Table Mechanism (EPT)","page":4457,"zoom":"XYZ 70 330 null"},{"title":"39.5.3 Interactions with APIC Virtualization","page":4458,"zoom":"XYZ 68 1109 null"},{"title":"39.5.4 Interactions with VT and SGX concurrency","page":4458,"zoom":"XYZ 68 711 null"},{"title":"39.5.5 Virtual Child Tracking","page":4459,"zoom":"XYZ 70 1109 null"},{"title":"39.5.6 Handling EPCM Entry Lock Conflicts","page":4459,"zoom":"XYZ 70 875 null"},{"title":"39.5.7 Context Tracking","page":4460,"zoom":"XYZ 68 1109 null"}]},{"title":"39.6 Intel® SGX Interactions with Architecturally-visible Events","page":4460,"zoom":"XYZ 68 792 null"},{"title":"39.7 Interactions with the Processor Extended State and Miscellaneous State","page":4460,"zoom":"XYZ 68 577 null","children":[{"title":"39.7.1 Requirements and Architecture Overview","page":4460,"zoom":"XYZ 68 487 null"},{"title":"39.7.2 Relevant Fields in Various Data Structures","page":4461,"zoom":"XYZ 70 562 null","children":[{"title":"39.7.2.1 SECS.ATTRIBUTES.XFRM","page":4461,"zoom":"XYZ 70 510 null"},{"title":"39.7.2.2 SECS.SSAFRAMESIZE","page":4462,"zoom":"XYZ 68 1045 null"},{"title":"39.7.2.3 XSAVE Area in SSA","page":4462,"zoom":"XYZ 68 475 null"},{"title":"39.7.2.4 MISC Area in SSA","page":4462,"zoom":"XYZ 68 401 null"},{"title":"39.7.2.5 SIGSTRUCT Fields","page":4462,"zoom":"XYZ 68 330 null"},{"title":"39.7.2.6 REPORT.ATTRIBUTES.XFRM and REPORT.MISCSELECT","page":4463,"zoom":"XYZ 70 1038 null"},{"title":"39.7.2.7 KEYREQUEST","page":4463,"zoom":"XYZ 70 933 null"}]},{"title":"39.7.3 Processor Extended States and ENCLS[ECREATE]","page":4463,"zoom":"XYZ 70 837 null"},{"title":"39.7.4 Processor Extended States and ENCLU[EENTER]","page":4463,"zoom":"XYZ 70 548 null","children":[{"title":"39.7.4.1 Fault Checking","page":4463,"zoom":"XYZ 70 496 null"},{"title":"39.7.4.2 State Loading","page":4463,"zoom":"XYZ 70 313 null"}]},{"title":"39.7.5 Processor Extended States and AEX","page":4464,"zoom":"XYZ 68 1109 null","children":[{"title":"39.7.5.1 State Saving","page":4464,"zoom":"XYZ 68 1057 null"},{"title":"39.7.5.2 State Synthesis","page":4464,"zoom":"XYZ 68 895 null"}]},{"title":"39.7.6 Processor Extended States and ENCLU[ERESUME]","page":4464,"zoom":"XYZ 68 759 null","children":[{"title":"39.7.6.1 Fault Checking","page":4464,"zoom":"XYZ 68 707 null"},{"title":"39.7.6.2 State Loading","page":4464,"zoom":"XYZ 68 375 null"}]},{"title":"39.7.7 Processor Extended States and ENCLU[EEXIT]","page":4464,"zoom":"XYZ 68 183 null"},{"title":"39.7.8 Processor Extended States and ENCLU[EREPORT]","page":4465,"zoom":"XYZ 70 1038 null"},{"title":"39.7.9 Processor Extended States and ENCLU[EGETKEY]","page":4465,"zoom":"XYZ 70 935 null"}]},{"title":"39.8 Interactions with SMM","page":4465,"zoom":"XYZ 70 799 null","children":[{"title":"39.8.1 Availability of Intel® SGX instructions in SMM","page":4465,"zoom":"XYZ 70 734 null"},{"title":"39.8.2 SMI while Inside an Enclave","page":4465,"zoom":"XYZ 70 637 null"},{"title":"39.8.3 SMRAM Synthetic State of AEX Triggered by SMI","page":4465,"zoom":"XYZ 70 359 null"}]},{"title":"39.9 Interactions of INIT, SIPI, and Wait-for-SIPI with Intel® SGX","page":4466,"zoom":"XYZ 68 1110 null"},{"title":"39.10 Interactions with DMA","page":4466,"zoom":"XYZ 68 632 null"},{"title":"39.11 Interactions with TXT","page":4466,"zoom":"XYZ 68 540 null","children":[{"title":"39.11.1 Enclaves Created Prior to Execution of GETSEC","page":4466,"zoom":"XYZ 68 476 null"},{"title":"39.11.2 Interaction of GETSEC with Intel® SGX","page":4466,"zoom":"XYZ 68 345 null"},{"title":"39.11.3 Interactions with Authenticated Code Modules (ACMs)","page":4467,"zoom":"XYZ 70 1109 null"}]},{"title":"39.12 Interactions with Caching of Linear-address Translations","page":4467,"zoom":"XYZ 70 427 null"},{"title":"39.13 Interactions with Intel® Transactional Synchronization Extensions (Intel® TSX)","page":4467,"zoom":"XYZ 70 319 null","children":[{"title":"39.13.1 HLE and RTM Debug","page":4468,"zoom":"XYZ 68 982 null"}]},{"title":"39.14 Intel® SGX Interactions with S states","page":4468,"zoom":"XYZ 68 675 null"},{"title":"39.15 Intel® SGX Interactions with Machine Check Architecture (MCA)","page":4468,"zoom":"XYZ 68 550 null","children":[{"title":"39.15.1 Interactions with MCA Events","page":4468,"zoom":"XYZ 68 485 null"},{"title":"39.15.2 Machine Check Enables (IA32_MCi_CTL)","page":4468,"zoom":"XYZ 68 348 null"},{"title":"39.15.3 CR4.MCE","page":4468,"zoom":"XYZ 68 233 null"}]},{"title":"39.16 Intel® SGX INTERACTIONS WITH PROTECTED MODE VIRTUAL INTERRUPTS","page":4469,"zoom":"XYZ 70 1110 null"},{"title":"39.17 Intel SGX Interaction with Protection Keys","page":4469,"zoom":"XYZ 70 823 null"}]},{"title":"Chapter 40 Enclave Code Debug and Profiling","page":4471,"zoom":"XYZ 70 1110 null","children":[{"title":"40.1 Configuration and Controls","page":4471,"zoom":"XYZ 70 909 null","children":[{"title":"40.1.1 Debug Enclave vs. Production Enclave","page":4471,"zoom":"XYZ 70 844 null"},{"title":"40.1.2 Tool-Chain Opt-in","page":4471,"zoom":"XYZ 70 600 null"},{"title":"40.1.3 Debugging an Enclave That Uses Asynchronous Enclave Exit Notify","page":4471,"zoom":"XYZ 70 429 null"}]},{"title":"40.2 Single Step Debug","page":4471,"zoom":"XYZ 70 310 null","children":[{"title":"40.2.1 Single Stepping ENCLS Instruction Leafs","page":4471,"zoom":"XYZ 70 245 null"},{"title":"40.2.2 Single Stepping ENCLU Instruction Leafs","page":4472,"zoom":"XYZ 68 1109 null"},{"title":"40.2.3 Single-Stepping Enclave Entry with Opt-out Entry","page":4472,"zoom":"XYZ 68 757 null","children":[{"title":"40.2.3.1 Single Stepping without AEX","page":4472,"zoom":"XYZ 68 705 null"},{"title":"40.2.3.2 Single Step Preempted by AEX Due to Non-SMI Event","page":4472,"zoom":"XYZ 68 166 null"}]},{"title":"40.2.4 RFLAGS.TF Treatment on AEX","page":4473,"zoom":"XYZ 70 626 null"},{"title":"40.2.5 Restriction on Setting of TF after an Opt-Out Entry","page":4473,"zoom":"XYZ 70 511 null"},{"title":"40.2.6 Trampoline Code Considerations","page":4473,"zoom":"XYZ 70 414 null"}]},{"title":"40.3 Code and Data Breakpoints","page":4473,"zoom":"XYZ 70 310 null","children":[{"title":"40.3.1 Breakpoint Suppression","page":4473,"zoom":"XYZ 70 247 null"},{"title":"40.3.2 Reporting of Instruction Breakpoint on Next Instruction on a Debug Trap","page":4474,"zoom":"XYZ 68 1015 null"},{"title":"40.3.3 RF Treatment on AEX","page":4474,"zoom":"XYZ 68 884 null"},{"title":"40.3.4 Breakpoint Matching in Intel® SGX Instruction Flows","page":4474,"zoom":"XYZ 68 770 null"}]},{"title":"40.4 Consideration of the INT1 and INT3 Instructions","page":4474,"zoom":"XYZ 68 577 null","children":[{"title":"40.4.1 Behavior of INT1 and INT3 Inside an Enclave","page":4474,"zoom":"XYZ 68 473 null"},{"title":"40.4.2 Debugger Considerations","page":4474,"zoom":"XYZ 68 245 null"},{"title":"40.4.3 VMM Considerations","page":4475,"zoom":"XYZ 70 1038 null"}]},{"title":"40.5 Branch Tracing","page":4475,"zoom":"XYZ 70 846 null","children":[{"title":"40.5.1 BTF Treatment","page":4475,"zoom":"XYZ 70 782 null"},{"title":"40.5.2 LBR Treatment","page":4475,"zoom":"XYZ 70 615 null","children":[{"title":"40.5.2.1 LBR Stack on Opt-in Entry","page":4475,"zoom":"XYZ 70 563 null"},{"title":"40.5.2.2 LBR Stack on Opt-out Entry","page":4476,"zoom":"XYZ 68 621 null"},{"title":"40.5.2.3 Mispredict Bit, Record Type, and Filtering","page":4477,"zoom":"XYZ 70 621 null"}]}]},{"title":"40.6 Interaction with Performance Monitoring","page":4477,"zoom":"XYZ 70 464 null","children":[{"title":"40.6.1 IA32_PERF_GLOBAL_STATUS Enhancement","page":4477,"zoom":"XYZ 70 401 null"},{"title":"40.6.2 Performance Monitoring with Opt-in Entry","page":4477,"zoom":"XYZ 70 253 null"},{"title":"40.6.3 Performance Monitoring with Opt-out Entry","page":4478,"zoom":"XYZ 68 1109 null"},{"title":"40.6.4 Enclave Exit and Performance Monitoring","page":4478,"zoom":"XYZ 68 904 null"},{"title":"40.6.5 PEBS Record Generation on Intel® SGX Instructions","page":4478,"zoom":"XYZ 68 766 null"},{"title":"40.6.6 Exception-Handling on PEBS/BTS Loads/Stores after AEX","page":4478,"zoom":"XYZ 68 252 null","children":[{"title":"40.6.6.1 Other Interactions with Performance Monitoring","page":4479,"zoom":"XYZ 70 960 null"}]}]}]},{"title":"Appendix A VMX Capability Reporting Facility","page":4481,"zoom":"XYZ 68 1110 null","children":[{"title":"A.1 Basic VMX Information","page":4481,"zoom":"XYZ 68 850 null"},{"title":"A.2 Reserved Controls and Default Settings","page":4482,"zoom":"XYZ 68 881 null"},{"title":"A.3 VM-Execution Controls","page":4482,"zoom":"XYZ 68 398 null","children":[{"title":"A.3.1 Pin-Based VM-Execution Controls","page":4482,"zoom":"XYZ 68 259 null"},{"title":"A.3.2 Primary Processor-Based VM-Execution Controls","page":4483,"zoom":"XYZ 70 608 null"},{"title":"A.3.3 Secondary Processor-Based VM-Execution Controls","page":4484,"zoom":"XYZ 68 931 null"},{"title":"A.3.4 Tertiary Processor-Based VM-Execution Controls","page":4484,"zoom":"XYZ 68 644 null"}]},{"title":"A.4 VM-Exit Controls","page":4484,"zoom":"XYZ 68 383 null","children":[{"title":"A.4.1 Primary VM-Exit Controls","page":4484,"zoom":"XYZ 68 278 null"},{"title":"A.4.2 Secondary VM-Exit Controls","page":4485,"zoom":"XYZ 70 608 null"}]},{"title":"A.5 VM-Entry Controls","page":4485,"zoom":"XYZ 70 363 null"},{"title":"A.6 Miscellaneous Data","page":4486,"zoom":"XYZ 68 742 null"},{"title":"A.7 VMX-Fixed Bits in CR0","page":4487,"zoom":"XYZ 70 988 null"},{"title":"A.8 VMX-Fixed Bits in CR4","page":4487,"zoom":"XYZ 70 777 null"},{"title":"A.9 VMCS Enumeration","page":4487,"zoom":"XYZ 70 566 null"},{"title":"A.10 VPID and EPT Capabilities","page":4488,"zoom":"XYZ 68 1110 null"},{"title":"A.11 VM Functions","page":4489,"zoom":"XYZ 70 1110 null"}]},{"title":"Appendix B Field Encoding in VMCS","page":4491,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 16-Bit Fields","page":4491,"zoom":"XYZ 68 901 null","children":[{"title":"B.1.1 16-Bit Control Fields","page":4491,"zoom":"XYZ 68 779 null"},{"title":"B.1.2 16-Bit Guest-State Fields","page":4491,"zoom":"XYZ 68 368 null"},{"title":"B.1.3 16-Bit Host-State Fields","page":4492,"zoom":"XYZ 68 780 null"}]},{"title":"B.2 64-Bit Fields","page":4492,"zoom":"XYZ 68 443 null","children":[{"title":"B.2.1 64-Bit Control Fields","page":4492,"zoom":"XYZ 68 322 null"},{"title":"B.2.2 64-Bit Read-Only Data Field","page":4495,"zoom":"XYZ 70 734 null"},{"title":"B.2.3 64-Bit Guest-State Fields","page":4495,"zoom":"XYZ 70 459 null"},{"title":"B.2.4 64-Bit Host-State Fields","page":4496,"zoom":"XYZ 68 320 null"}]},{"title":"B.3 32-Bit Fields","page":4497,"zoom":"XYZ 70 771 null","children":[{"title":"B.3.1 32-Bit Control Fields","page":4497,"zoom":"XYZ 70 667 null"},{"title":"B.3.2 32-Bit Read-Only Data Fields","page":4498,"zoom":"XYZ 68 875 null"},{"title":"B.3.3 32-Bit Guest-State Fields","page":4498,"zoom":"XYZ 68 519 null"},{"title":"B.3.4 32-Bit Host-State Field","page":4499,"zoom":"XYZ 70 643 null"}]},{"title":"B.4 Natural-Width Fields","page":4499,"zoom":"XYZ 70 452 null","children":[{"title":"B.4.1 Natural-Width Control Fields","page":4499,"zoom":"XYZ 70 348 null"},{"title":"B.4.2 Natural-Width Read-Only Data Fields","page":4500,"zoom":"XYZ 68 869 null"},{"title":"B.4.3 Natural-Width Guest-State Fields","page":4500,"zoom":"XYZ 68 562 null"},{"title":"B.4.4 Natural-Width Host-State Fields","page":4501,"zoom":"XYZ 70 650 null"}]}]},{"title":"Appendix C VMX Basic Exit Reasons","page":4503,"zoom":"XYZ 68 1110 null"}]},{"title":"Volume 4: Model-Specific Registers","page":4507,"zoom":"XYZ 68 899 null","children":[{"title":"Chapter 1 About This Manual","page":4515,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":4515,"zoom":"XYZ 68 614 null"},{"title":"1.2 Overview of The Model-Specific Registers","page":4518,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":4519,"zoom":"XYZ 70 1110 null","children":[{"title":"1.3.1 Bit and Byte Order","page":4519,"zoom":"XYZ 70 1005 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":4519,"zoom":"XYZ 70 872 null"},{"title":"1.3.3 Instruction Operands","page":4520,"zoom":"XYZ 68 1109 null"},{"title":"1.3.4 Hexadecimal and Binary Numbers","page":4520,"zoom":"XYZ 68 698 null"},{"title":"1.3.5 Segmented Addressing","page":4520,"zoom":"XYZ 68 524 null"},{"title":"1.3.6 Syntax for CPUID, CR, and MSR Values","page":4521,"zoom":"XYZ 70 1109 null"},{"title":"1.3.7 Exceptions","page":4521,"zoom":"XYZ 70 359 null"}]},{"title":"1.4 Related Literature","page":4522,"zoom":"XYZ 68 1110 null"}]},{"title":"Chapter 2 Model-Specific Registers (MSRs)","page":4523,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Architectural MSRs","page":4525,"zoom":"XYZ 70 692 null"},{"title":"2.2 MSRs In the Intel® Core™ 2 Processor Family","page":4589,"zoom":"XYZ 70 363 null"},{"title":"2.3 MSRs In the 45 nm and 32 nm Intel Atom® Processor Family","page":4603,"zoom":"XYZ 70 250 null"},{"title":"2.4 MSRs In Intel Processors Based on Silvermont Microarchitecture","page":4615,"zoom":"XYZ 70 1110 null","children":[{"title":"2.4.1 MSRs with Model-Specific Behavior in the Silvermont Microarchitecture","page":4628,"zoom":"XYZ 68 771 null"},{"title":"2.4.2 MSRs in Intel Atom® Processors Based on Airmont Microarchitecture","page":4631,"zoom":"XYZ 70 435 null"}]},{"title":"2.5 MSRs In Intel Atom® Processors based on Goldmont Microarchitecture","page":4633,"zoom":"XYZ 70 265 null"},{"title":"2.6 MSRs In Intel Atom® Processors Based on Goldmont Plus Microarchitecture","page":4657,"zoom":"XYZ 70 759 null"},{"title":"2.7 MSRs In Intel Atom® Processors Based on Tremont Microarchitecture","page":4661,"zoom":"XYZ 70 440 null"},{"title":"2.8 MSRs In Processors Based on Nehalem Microarchitecture","page":4663,"zoom":"XYZ 70 672 null","children":[{"title":"2.8.1 Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series","page":4681,"zoom":"XYZ 70 606 null"},{"title":"2.8.2 Additional MSRs in the Intel® Xeon® Processor 7500 Series","page":4683,"zoom":"XYZ 70 742 null"}]},{"title":"2.9 MSRs In the Intel® Xeon® Processor 5600 Series Based on Westmere Microarchitecture","page":4697,"zoom":"XYZ 70 689 null"},{"title":"2.10 MSRs In the Intel® Xeon® Processor E7 Family Based on Westmere Microarchitecture","page":4698,"zoom":"XYZ 68 594 null"},{"title":"2.11 MSRs In the Intel® Processor Family Based on Sandy Bridge Microarchitecture","page":4700,"zoom":"XYZ 68 704 null","children":[{"title":"2.11.1 MSRs in the 2nd Generation Intel® Core™ Processor Family Based on Sandy Bridge Microarchitecture","page":4720,"zoom":"XYZ 68 744 null"},{"title":"2.11.2 MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge Microarchitecture","page":4724,"zoom":"XYZ 68 794 null"},{"title":"2.11.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family","page":4728,"zoom":"XYZ 68 1109 null"}]},{"title":"2.12 MSRs In the 3rd Generation Intel® Core™ Processor Family Based on Ivy Bridge microarchitecture","page":4731,"zoom":"XYZ 70 649 null","children":[{"title":"2.12.1 MSRs in the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture","page":4735,"zoom":"XYZ 70 1109 null"},{"title":"2.12.2 Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family","page":4742,"zoom":"XYZ 68 930 null"},{"title":"2.12.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families","page":4744,"zoom":"XYZ 68 513 null"}]},{"title":"2.13 MSRs In the 4th Generation Intel® Core™ Processors Based on Haswell Microarchitecture","page":4747,"zoom":"XYZ 70 264 null","children":[{"title":"2.13.1 MSRs in the 4th Generation Intel® Core™ Processor Family Based on Haswell Microarchitecture","page":4753,"zoom":"XYZ 70 919 null"},{"title":"2.13.2 Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors","page":4765,"zoom":"XYZ 70 850 null"}]},{"title":"2.14 MSRs In the Intel® Xeon® Processor E5 v3 and E7 v3 Product Family","page":4766,"zoom":"XYZ 68 293 null","children":[{"title":"2.14.1 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family","page":4776,"zoom":"XYZ 68 285 null"}]},{"title":"2.15 MSRs In the Intel® Core™ M Processors and the 5th Generation Intel® Core™ Processors","page":4786,"zoom":"XYZ 68 814 null"},{"title":"2.16 MSRs In the Intel® Xeon® Processor E5 v4 Family","page":4790,"zoom":"XYZ 68 690 null","children":[{"title":"2.16.1 Additional MSRs Supported in the Intel® Xeon® Processor D Product Family","page":4801,"zoom":"XYZ 70 748 null"},{"title":"2.16.2 Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families","page":4803,"zoom":"XYZ 70 1109 null"}]},{"title":"2.17 MSRs In the 6th Generation, 7th Generation, 8th Generation, 9th Generation, 10th Generation, 11th Generation, 12th Genera ion, and 13th Generation Intel® Core™ Processors, Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation...","page":4806,"zoom":"XYZ 68 858 null","children":[{"title":"2.17.1 MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture","page":4829,"zoom":"XYZ 70 702 null"},{"title":"2.17.2 MSRs Specific to 8th Generation Intel® Core™ i3 Processors","page":4831,"zoom":"XYZ 70 598 null"},{"title":"2.17.3 MSRs Introduced in 10th Generation Intel® Core™ Processors","page":4837,"zoom":"XYZ 70 207 null"},{"title":"2.17.4 MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake Microarchitecture","page":4841,"zoom":"XYZ 70 566 null"},{"title":"2.17.5 MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid Architecture","page":4844,"zoom":"XYZ 68 403 null"},{"title":"2.17.6 MSRs Introduced in the Intel® Xeon® Scalable Processor Family","page":4853,"zoom":"XYZ 70 941 null"},{"title":"2.17.7 MSRs Specific to 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice Lake Microarchitecture","page":4865,"zoom":"XYZ 70 947 null"},{"title":"2.17.8 MSRs Specific to the 4th Generation Intel® Xeon® Scalable Processor Family Based on Sapphire Rapids Microarchitecture","page":4867,"zoom":"XYZ 70 1109 null"}]},{"title":"2.18 MSRs In the Intel® Xeon Phi™ Processor 3200/5200/7200 Series and the Intel® Xeon Phi™ Processor 7215/7285/7295 Series","page":4875,"zoom":"XYZ 70 259 null"},{"title":"2.19 MSRs In the Pentium® 4 and Intel® Xeon® Processors","page":4892,"zoom":"XYZ 68 482 null","children":[{"title":"2.19.1 MSRs Unique to Intel® Xeon® Processor MP with L3 Cache","page":4918,"zoom":"XYZ 68 1109 null"}]},{"title":"2.20 MSRs In Intel® Core™ Solo and Intel® Core™ Duo Processors","page":4919,"zoom":"XYZ 70 660 null"},{"title":"2.21 MSRs In the Pentium M Processor","page":4928,"zoom":"XYZ 68 346 null"},{"title":"2.22 MSRs In the P6 Family Processors","page":4935,"zoom":"XYZ 70 427 null"},{"title":"2.23 MSRs in Pentium Processors","page":4944,"zoom":"XYZ 68 337 null"},{"title":"2.24 MSR Index","page":4945,"zoom":"XYZ 70 820 null"}]}]}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};