Startpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _15_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.20    0.20 ^ _15_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           state[1] (net)
                  0.04    0.00    0.20 ^ _10_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.05    0.24 ^ _10_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _01_ (net)
                  0.02    0.00    0.24 ^ _15_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: l_thresh[0] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.00    2.00 ^ l_thresh[0] (in)
     1    0.00                           l_thresh[0] (net)
                  0.02    0.00    2.00 ^ _07_/B_N (sky130_fd_sc_hd__or2b_2)
                  0.11    0.64    2.64 v _07_/X (sky130_fd_sc_hd__or2b_2)
     2    0.00                           _03_ (net)
                  0.11    0.00    2.64 v _11_/C (sky130_fd_sc_hd__or3_2)
                  0.19    1.03    3.67 v _11_/X (sky130_fd_sc_hd__or3_2)
     2    0.01                           _06_ (net)
                  0.19    0.00    3.67 v _13_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.05    0.26    3.93 v _13_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _02_ (net)
                  0.05    0.00    3.93 v _16_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.93   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.29    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -3.93   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)


