<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Environment Variables for the Hybrid Offload">
<meta name="DC.Relation" scheme="URI" content="GUID-10DFCB17-3953-47C6-9971-8C455A925BFE.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-78314069-E103-48F2-876F-0E6CF1B45499.htm#GUID-78314069-E103-48F2-876F-0E6CF1B45499">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Environment Variables for the Hybrid Offload</title>
</head>
<body id="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; Math Kernel Library 11.1 Update 3 User's Guide</em></p>


 
  <h1 class="topictitle1">Environment Variables for the Hybrid Offload</h1>
 
   
  <div id="GUID-4CF3D5C5-5297-4E21-8ADC-6F21BA53C37F"> 
    <p id="GUID-EE68CA27-D44F-4628-9B14-99F1C36201EE">The table below lists Intel MKL environment variables to control runs of the Intel Optimized MP LINPACK Benchmark in the hybrid offload mode. Each of these environment variables has a default value. Use them with hybrid builds of the benchmark. 
    </p>
 
    <div class="Note"><h3 class="NoteTipHead">Note</h3> 
      <p>While these environment variables impact performance of the hybrid offload binaries, they do not impact performance of other binaries. Environment variables for automatic offload, listed in 
        <a href="GUID-3DC4FC7D-A1E4-423D-9C0C-06AB265FFA86.htm">Automatic Offload Controls</a>, do not impact performance or behavior of the hybrid offload binaries. 
      </p>
 
    </div> 
    
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-EA6CCAA6-956B-414F-A8AF-2AC174FDEED1" width="100%" frame="hsides" border="1" rules="all"> 
         
         
        <thead align="left"> 
          <tr> 
            <th class="cellrowborder" valign="top" width="35%" id="d26349e46"> 
              <p id="GUID-6D58418E-EFBC-4E56-852F-F4214D06D11F">Environment Variable 
              </p>
 
            </th>
 
            <th class="cellrowborder" valign="top" width="35%" id="d26349e52"> 
              <p id="GUID-05F8D5B2-BD70-4D60-B54D-871B7879C033">Description 
              </p>
 
            </th>
 
            <th class="row-nocellborder" valign="top" width="30%" id="d26349e58"> 
              <p>Value 
              </p>
 
            </th>
 
          </tr>
 
        </thead>
 
        <tbody> 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-04A26856-8F9B-46C7-B495-10D0746F2B60"> 
                <samp class="codeph" id="GUID-AF5A70B3-6FDD-4E69-A114-CC0CD98D017F">HPL_LARGEPAGE</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p id="GUID-89E45A26-8AA7-4B0D-BF34-2D013DE4515E">Defines the memory mapping to be used for both the Intel Xeon processor and Intel Xeon Phi coprocessors. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>0 or 1: 
              </p>
 
              <ul id="GUID-72C21460-6836-4B4D-B8BB-0D1A3C2E4C2D"> 
                <li> 
                  <p>0 - normal memory mapping, default. 
                  </p>
 
                </li>
 
                <li> 
                  <p>1 - memory mapping with large pages (2 MB per page mapping). It may increase performance. 
                  </p>
 
                </li>
 
              </ul>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p> 
                <samp class="codeph">HPL_LOG</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p>Controls the level of detail for the HPL output. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>An integer ranging from 0 to 2: 
              </p>
 
              <ul id="GUID-D9B15BFC-9863-4327-86F7-61CF1D64620D"> 
                <li> 
                  <p>0 - no log is displayed (printed). 
                  </p>
 
                </li>
 
                <li> 
                  <p>1 - only one root node displays a log, exactly the same as the 
                    <span class="keyword">ASYOUGO</span> option provides. 
                  </p>
 
                </li>
 
                <li> 
                  <p>2 - the most detailed log is displayed. All 
                    <var>P</var> root nodes in the processor column that owns the current column block display a log. 
                  </p>
 
                </li>
 
              </ul>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="HOST"><a name="HOST"><!-- --></a> 
                <samp class="codeph">HPL_HOST_CORE</samp>, 
                <samp class="codeph">HPL_HOST_NODE</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p>Specifies cores or Non-Uniform Memory Access (NUMA) nodes to be used. 
              </p>
 
              <p><samp class="codeph">HPL_HOST_NODE</samp> requires NUMA mode to be enabled. You can check whether it is enabled by the 
                <samp class="codeph">numactl –-hardware</samp> command. 
              </p>
 
              <p id="GUID-BF2E91BA-BF2A-46FC-9048-C121C0622723">The default behavior is auto-detection of the core or NUMA node. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>A list of integers ranging from 0 to the largest number of a core or NUMA node in the cluster and separated as explained in 
                <a href="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49.htm#EX_HOST_CORE">example 3</a>. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-5A785CE9-BA7D-4798-8DEA-0E01C370CAE2"><samp class="codeph">HPL_SWAPWIDTH</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p id="GUID-8080AA7B-006B-4070-8729-B52728DEC281">Specifies width for each swap operation. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              
              <p>16 or 24. The default is 24. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="HPL_MIC_DEVICE"><a name="HPL_MIC_DEVICE"><!-- --></a> 
                <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">HPL_MIC_DEVICE</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A">Specifies Intel Xeon Phi coprocessor(s) to be used. All available Intel Xeon Phi coprocessors are used by default. 
              </p>
 
              <div class="Note"><h3 class="NoteTipHead">Note</h3> 
                <p>To avoid oversubscription of resources that might occur if you use multiple MPI processes per node, set this environment variable to specify which coprocessors each MPI process should use. 
                </p>
 
              </div> 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>A comma-separated list of integers, each ranging from 0 to the largest number of an Intel Xeon Phi coprocessor on the node. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
                <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">HPL_PNUMMICS</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A">Specifies the number of Intel Xeon Phi coprocessors to be used. The 
                <a href="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49.htm#HPL_MIC_DEVICE"><samp class="codeph">HPL_MIC_DEVICE</samp></a> environment variable takes precedence over 
                <samp class="codeph">HPL_PNUMMICS</samp>, and the value of 
                <samp class="codeph">HPL_PNUMMICS</samp> is ignored if you set 
                <samp class="codeph">HPL_MIC_DEVICE</samp>. 
              </p>
 
              <p>The default behavior is auto-detection of the number of coprocessors. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>An integer ranging from 0 to the number of Intel Xeon Phi coprocessors in the node. If the value is 0, the core ignores all Intel Xeon Phi coprocessors. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
                <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">HPL_MIC_CORE</samp>, 
                <samp class="codeph">HPL_MIC_NODE</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p> Specifies which CPU core will be used for an Intel Xeon Phi coprocessor. Each Intel Xeon Phi coprocessor needs a dedicated CPU core. By setting these variables for an Intel Xeon Phi coprocessor, you reserve: 
              </p>
 
              <ul id="GUID-BD277DFE-0FF4-448A-B19C-748582CE1BEA"> 
                <li> 
                  <p><samp class="codeph">HPL_MIC_CORE</samp> - a specific core. 
                  </p>
 
                </li>
 
                <li><samp class="codeph">HPL_MIC_NODE</samp> - one of the cores on the specified NUMA node. 
                </li>
 
              </ul>
 
              <p> While the default for 
                <samp class="codeph">HPL_MIC_CORE</samp> is some core, the default for 
                <samp class="codeph">HPL_MIC_NODE</samp> is a core that the coprocessor shares with the same NUMA node. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>An integer ranging from 0 to the largest number of a core or NUMA node for the coprocessor. 
              </p>
 
              <p>Can be provided in a comma-separated list, each integer corresponding to one coprocessor. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
                <samp class="codeph" id="GUID-9EF72033-6DA4-48A3-BF07-A0A568EA3112">HPL_MIC_NUMCORES</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p id="GUID-9DACDD6C-5F8F-42DE-B625-DB9FA6AE1F3A">Number of cores to be used for an Intel Xeon Phi coprocessor. All the coprocessor cores are used by default, which produces best performance. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>An integer ranging from 1 to the number of cores of the coprocessor. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="GUID-8E8DA8FC-D35A-43DB-B3BD-566C47CAB855"> 
                <samp class="codeph" id="HPL_MIC_SHAREMODE"><a name="HPL_MIC_SHAREMODE"><!-- --></a>HPL_MIC_SHAREMODE</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p>Specifies whether and how an Intel Xeon Phi coprocessor is shared among two MPI processes. 
              </p>
 
              <p>See 
                <a href="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49.htm#EX_SHARE">example 5</a> for details. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              <p>An integer ranging from 0 to 2: 
              </p>
 
              <ul id="GUID-BEEC64AC-CA8E-4C9F-92E0-12D0842672A1"> 
                <li> 
                  <p>0 - no sharing, default 
                  </p>
 
                </li>
 
                <li> 
                  <p>1 - the lower half of the cores will be used for the MPI process. 
                  </p>
 
                </li>
 
                <li> 
                  <p>2 - the upper half of the cores will be used for the MPI process. 
                  </p>
 
                </li>
 
              </ul>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p id="EXQUEUES"><a name="EXQUEUES"><!-- --></a> 
                <samp class="codeph">HPL_MIC_EXQUEUES</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p>Specifies the queue size on an Intel Xeon Phi coprocessor. Using a larger number is typically better while it increases the memory consumption for the Intel Xeon Phi coprocessor. If out of memory errors are encountered, try a lower number. 
              </p>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              
              <p>An integer ranging from 0 to 512. The default is 128. 
              </p>
 
            </td>
 
          </tr>
 
          <tr> 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e46 "> 
              <p> 
                <samp class="codeph">HPL_MIC_WIDTH</samp> 
              </p>
 
            </td>
 
            <td class="cellrowborder" valign="top" width="35%" headers="d26349e52 "> 
              <p>Computation width for Intel Xeon Phi 
                <samp class="codeph">DGEMM/DTRSM</samp>. If the Intel Xeon Phi coprocessor memory is insufficient, change the settings as follows: 
              </p>
 
              <ol id="GUID-12800A0D-41A5-4379-8056-F43A3127F37A"> 
                <li> 
                  <p>Reduce 
                    <samp class="codeph">HPL_MIC_WIDTH</samp> to 16. 
                  </p>
 
                  <div class="Note"><h3 class="NoteTipHead">Note</h3> 
                    <p>This might reduce performance of the node. 
                    </p>
 
                  </div> 
                </li>
 
                <li> 
                  <p>If Intel Xeon Phi coprocessor still reports a memory allocation error: 
                  <ul id="GUID-1C00D901-2ECD-4019-B8FD-D4125FFB7502"> 
                    <li> 
                      <p>Reduce the value of the 
                        <a href="GUID-5AF4FF7A-4FE0-49F5-A94C-A05EED594D49.htm#EXQUEUES"><samp class="codeph">HPL_MIC_EXQUEUES</samp></a> environment variable. 
                      </p>
 
                    </li>
 
                    <li> 
                      <p>If the node has more than two Intel Xeon Phi coprocessors, use twice larger 
                        <var>P</var>, the number of rows in the processor grid. 
                      </p>
 
                    </li>
 
                  </ul>
 
                  </p>
 
                </li>
 
                <li> If memory allocation errors are still reported, keep reducing the problem size 
                  <var>N</var> until the errors are no longer reported. 
                </li>
 
              </ol>
 
            </td>
 
            <td class="row-nocellborder" valign="top" width="30%" headers="d26349e58 "> 
              
              <p>16 or 24. The default is 24. 
              </p>
 
            </td>
 
          </tr>
 
        </tbody>
 
      </table>
</div>
 
    <p>You can set HPL environment variables using the 
      <samp class="codeph">PMI_RANK</samp> and 
      <samp class="codeph">PMI_SIZE</samp> environment variables of the Intel MPI library, and you can create a shell script to automate the process. 
    </p>
 
    <div class="section" id="EXAMPLES"><a name="EXAMPLES"><!-- --></a><h2 class="sectiontitle">Examples of Environment Settings for Hybrid Offload</h2> 
       
      
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-A2FB2766-679F-4FCE-9D60-3DD7C7E89594" width="100%" frame="hsides" border="1" rules="all"> 
           
           
          <thead align="left"> 
            <tr> 
              <th class="cellrowborder" valign="top" width="10%" id="d26349e560"> 
                <p># 
                </p>
 
              </th>
 
              <th class="cellrowborder" valign="top" width="30%" id="d26349e566"> 
                <p>Settings 
                </p>
 
              </th>
 
              <th class="row-nocellborder" valign="top" width="60%" id="d26349e572"> 
                <p>Behavior of the Intel Optimized MP Linpack Benchmark 
                </p>
 
              </th>
 
            </tr>
 
          </thead>
 
          <tbody> 
            <tr> 
              <td class="cellrowborder" valign="top" width="10%" headers="d26349e560 "> 
                <p>1 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="30%" headers="d26349e566 "> 
                <p>Nothing specified 
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="60%" headers="d26349e572 "> 
                <p>xhpl uses all Intel Xeon processors and all Intel Xeon Phi coprocessors in the cluster. 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="10%" headers="d26349e560 "> 
                <p>2 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="30%" headers="d26349e566 "> 
                <p> 
                  <samp class="codeph">HPL_PNUMMICS</samp>=0 
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="60%" headers="d26349e572 "> 
                <p>xhpl ignores Intel Xeon Phi coprocessors and works as a regular HPL. 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="10%" headers="d26349e560 "> 
                <p>3 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="30%" headers="d26349e566 "> 
                <p id="EX_HOST_CORE"><a name="EX_HOST_CORE"><!-- --></a> 
                  <samp class="codeph">HPL_MIC_DEVICE</samp>=0,2<strong></strong> 
                </p>
 
                <p><samp class="codeph">HPL_HOST_CORE</samp>=1-3,8-10 
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="60%" headers="d26349e572 "> 
                <p>Only Intel Xeon Phi coprocessors 0 and 2 and Intel Xeon processor cores 1,2,3,8,9, and 10 are used. 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="10%" headers="d26349e560 "> 
                <p>4 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="30%" headers="d26349e566 "> 
                <p><samp class="codeph">HPL_HOST_NODE</samp>=1 
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="60%" headers="d26349e572 "> 
                <p>Only cores on NUMA node 1 are used. 
                </p>
 
              </td>
 
            </tr>
 
            <tr> 
              <td class="cellrowborder" valign="top" width="10%" headers="d26349e560 "> 
                <p>5 
                </p>
 
              </td>
 
              <td class="cellrowborder" valign="top" width="30%" headers="d26349e566 "> 
                <p id="EX_SHARE"><a name="EX_SHARE"><!-- --></a> 
                  <samp class="codeph">HPL_MIC_DEVICE</samp>=0,1 
                </p>
 
                <p><samp class="codeph">HPL_MIC_SHAREMODE</samp>=0,2 
                </p>
 
              </td>
 
              <td class="row-nocellborder" valign="top" width="60%" headers="d26349e572 "> 
                <p>Only Intel Xeon Phi coprocessors 0 and 1 are used: 
                </p>
 
                <ul id="GUID-35F53B7B-DF41-4C0F-A1E8-2644F4C67B3F"> 
                  <li> 
                    <p>On the coprocessor 0, all cores are used. 
                    </p>
 
                  </li>
 
                  <li> 
                    <p>On the coprocessor 1, the upper half of the cores is used. 
                    </p>
 
                    <p>For a 61-core Intel Xeon Phi coprocessor, the upper half includes cores 31-61. 
                    </p>
 
                    <p>This setting is useful to share an Intel Xeon Phi coprocessor among two MPI processes for an odd number of Intel Xeon Phi coprocessors. 
                    </p>
 
                  </li>
 
                </ul>
 
              </td>
 
            </tr>
 
          </tbody>
 
        </table>
</div>
 
    </div>
 
    <p id="P_CF_12857569597140"><a name="P_CF_12857569597140"><!-- --></a> 
	 
<div class="tablenoborder"><a name="d20e18"><!-- --></a><table cellpadding="4" summary="" id="d20e18" frame="border" border="1" cellspacing="0" rules="all"> 
		  <thead align="left"> 
			 <tr> 
				<th class="cellrowborder" align="left" valign="top" width="100%" id="d26349e747"> 
				  <p id="d20e29"><a name="d20e29"><!-- --></a>Optimization Notice 
				  </p>
 
				</th>
 
			 </tr>
</thead>
 
		  <tbody> 
			 <tr> 
				<td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d26349e747 "> 
				  <p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
				  </p>
 
				  <p> Notice revision #20110804 
				  </p>
  

				  </td>
 
			 </tr>
 
		  </tbody>
 
		</table>
</div>
 
	 </p>
 
  </div>
 
  
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-10DFCB17-3953-47C6-9971-8C455A925BFE.htm">Intel&reg; Optimized MP LINPACK Benchmark for Clusters</a></div>
</div>
<div class="See Also"><h2>See Also</h2>
<div class="linklist">
<div><a href="GUID-78314069-E103-48F2-876F-0E6CF1B45499.htm#GUID-78314069-E103-48F2-876F-0E6CF1B45499">Compile Options Specific to the Intel Optimized MP LINPACK Benchmark</a></div></div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div> 

</body>
</html>
