<interfaceDefinition version='1.2' language='vhdl' kind='component' name='FIFO'>
  <useClause path='work.mes_composants.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='N' type='NATURAL' kind='' baseType='integer' initializer='8' />
      <macro name='M' type='NATURAL' kind='' baseType='integer' initializer='4' />
      <macro name='t_hold' type='TIME' kind='' baseType='physical' initializer='1 ns' />
      <macro name='t_setup' type='TIME' kind='' baseType='physical' initializer='1 ns' />

    </macroList>
    <portList>

      <port name='Din' direction='in' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='FIFO' packedDimension=' (N - 1 downto 0)' />
      <port name='clk' direction='in' type='STD_LOGIC' kind='' />
      <port name='reset' direction='in' type='STD_LOGIC' kind='' />
      <port name='Req' direction='in' type='STD_LOGIC' kind='' />
      <port name='Ack' direction='out' type='STD_LOGIC' kind='' />
      <port name='HL' direction='out' type='STD_LOGIC' kind='' />
      <port name='fast' direction='out' type='STD_LOGIC' kind='' />
      <port name='slow' direction='out' type='STD_LOGIC' kind='' />
      <port name='Data_out' direction='out' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='FIFO' packedDimension=' (N - 1 downto 0)' />

    </portList>
</interfaceDefinition>
