# do Outputs_Ports1.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Outputs_Ports1
# 
# Top level modules:
# 	Outputs_Ports1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Outputs_Ports1_vlg_sample_tst
# -- Compiling module Outputs_Ports1_vlg_check_tst
# -- Compiling module Outputs_Ports1_vlg_vec_tst
# 
# Top level modules:
# 	Outputs_Ports1_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Outputs_Ports1_vlg_vec_tst 
# Loading work.Outputs_Ports1_vlg_vec_tst
# Loading work.Outputs_Ports1
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading work.Outputs_Ports1_vlg_sample_tst
# Loading work.Outputs_Ports1_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(737)
#    Time: 1 us  Iteration: 0  Instance: /Outputs_Ports1_vlg_vec_tst/tb_out
