#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x131a6d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12ed8a0 .functor NOT 1, L_0x1347aa0, C4<0>, C4<0>, C4<0>;
L_0x1347880 .functor XOR 2, L_0x1347740, L_0x13477e0, C4<00>, C4<00>;
L_0x1347990 .functor XOR 2, L_0x1347880, L_0x13478f0, C4<00>, C4<00>;
v0x13438a0_0 .net *"_ivl_10", 1 0, L_0x13478f0;  1 drivers
v0x13439a0_0 .net *"_ivl_12", 1 0, L_0x1347990;  1 drivers
v0x1343a80_0 .net *"_ivl_2", 1 0, L_0x13476a0;  1 drivers
v0x1343b40_0 .net *"_ivl_4", 1 0, L_0x1347740;  1 drivers
v0x1343c20_0 .net *"_ivl_6", 1 0, L_0x13477e0;  1 drivers
v0x1343d50_0 .net *"_ivl_8", 1 0, L_0x1347880;  1 drivers
v0x1343e30_0 .net "a", 0 0, v0x1340cd0_0;  1 drivers
v0x1343ed0_0 .net "b", 0 0, v0x1340d70_0;  1 drivers
v0x1343f70_0 .net "c", 0 0, v0x1340e10_0;  1 drivers
v0x1344010_0 .var "clk", 0 0;
v0x13440b0_0 .net "d", 0 0, v0x1340f50_0;  1 drivers
v0x1344150_0 .net "out_pos_dut", 0 0, L_0x1347130;  1 drivers
v0x13441f0_0 .net "out_pos_ref", 0 0, L_0x1345720;  1 drivers
v0x1344290_0 .net "out_sop_dut", 0 0, L_0x13460e0;  1 drivers
v0x1344330_0 .net "out_sop_ref", 0 0, L_0x131bbe0;  1 drivers
v0x13443d0_0 .var/2u "stats1", 223 0;
v0x1344470_0 .var/2u "strobe", 0 0;
v0x1344510_0 .net "tb_match", 0 0, L_0x1347aa0;  1 drivers
v0x13445e0_0 .net "tb_mismatch", 0 0, L_0x12ed8a0;  1 drivers
v0x1344680_0 .net "wavedrom_enable", 0 0, v0x1341220_0;  1 drivers
v0x1344750_0 .net "wavedrom_title", 511 0, v0x13412c0_0;  1 drivers
L_0x13476a0 .concat [ 1 1 0 0], L_0x1345720, L_0x131bbe0;
L_0x1347740 .concat [ 1 1 0 0], L_0x1345720, L_0x131bbe0;
L_0x13477e0 .concat [ 1 1 0 0], L_0x1347130, L_0x13460e0;
L_0x13478f0 .concat [ 1 1 0 0], L_0x1345720, L_0x131bbe0;
L_0x1347aa0 .cmp/eeq 2, L_0x13476a0, L_0x1347990;
S_0x12ea5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12e6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12edc80 .functor AND 1, v0x1340e10_0, v0x1340f50_0, C4<1>, C4<1>;
L_0x12ee060 .functor NOT 1, v0x1340cd0_0, C4<0>, C4<0>, C4<0>;
L_0x12ee440 .functor NOT 1, v0x1340d70_0, C4<0>, C4<0>, C4<0>;
L_0x12ee6c0 .functor AND 1, L_0x12ee060, L_0x12ee440, C4<1>, C4<1>;
L_0x1305ca0 .functor AND 1, L_0x12ee6c0, v0x1340e10_0, C4<1>, C4<1>;
L_0x131bbe0 .functor OR 1, L_0x12edc80, L_0x1305ca0, C4<0>, C4<0>;
L_0x1344ba0 .functor NOT 1, v0x1340d70_0, C4<0>, C4<0>, C4<0>;
L_0x1344c10 .functor OR 1, L_0x1344ba0, v0x1340f50_0, C4<0>, C4<0>;
L_0x1344d20 .functor AND 1, v0x1340e10_0, L_0x1344c10, C4<1>, C4<1>;
L_0x1344de0 .functor NOT 1, v0x1340cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1344eb0 .functor OR 1, L_0x1344de0, v0x1340d70_0, C4<0>, C4<0>;
L_0x1344f20 .functor AND 1, L_0x1344d20, L_0x1344eb0, C4<1>, C4<1>;
L_0x13450a0 .functor NOT 1, v0x1340d70_0, C4<0>, C4<0>, C4<0>;
L_0x1345110 .functor OR 1, L_0x13450a0, v0x1340f50_0, C4<0>, C4<0>;
L_0x1345030 .functor AND 1, v0x1340e10_0, L_0x1345110, C4<1>, C4<1>;
L_0x13452a0 .functor NOT 1, v0x1340cd0_0, C4<0>, C4<0>, C4<0>;
L_0x13453a0 .functor OR 1, L_0x13452a0, v0x1340f50_0, C4<0>, C4<0>;
L_0x1345460 .functor AND 1, L_0x1345030, L_0x13453a0, C4<1>, C4<1>;
L_0x1345610 .functor XNOR 1, L_0x1344f20, L_0x1345460, C4<0>, C4<0>;
v0x12ed1d0_0 .net *"_ivl_0", 0 0, L_0x12edc80;  1 drivers
v0x12ed5d0_0 .net *"_ivl_12", 0 0, L_0x1344ba0;  1 drivers
v0x12ed9b0_0 .net *"_ivl_14", 0 0, L_0x1344c10;  1 drivers
v0x12edd90_0 .net *"_ivl_16", 0 0, L_0x1344d20;  1 drivers
v0x12ee170_0 .net *"_ivl_18", 0 0, L_0x1344de0;  1 drivers
v0x12ee550_0 .net *"_ivl_2", 0 0, L_0x12ee060;  1 drivers
v0x12ee7d0_0 .net *"_ivl_20", 0 0, L_0x1344eb0;  1 drivers
v0x133f240_0 .net *"_ivl_24", 0 0, L_0x13450a0;  1 drivers
v0x133f320_0 .net *"_ivl_26", 0 0, L_0x1345110;  1 drivers
v0x133f400_0 .net *"_ivl_28", 0 0, L_0x1345030;  1 drivers
v0x133f4e0_0 .net *"_ivl_30", 0 0, L_0x13452a0;  1 drivers
v0x133f5c0_0 .net *"_ivl_32", 0 0, L_0x13453a0;  1 drivers
v0x133f6a0_0 .net *"_ivl_36", 0 0, L_0x1345610;  1 drivers
L_0x7f9e70c08018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x133f760_0 .net *"_ivl_38", 0 0, L_0x7f9e70c08018;  1 drivers
v0x133f840_0 .net *"_ivl_4", 0 0, L_0x12ee440;  1 drivers
v0x133f920_0 .net *"_ivl_6", 0 0, L_0x12ee6c0;  1 drivers
v0x133fa00_0 .net *"_ivl_8", 0 0, L_0x1305ca0;  1 drivers
v0x133fae0_0 .net "a", 0 0, v0x1340cd0_0;  alias, 1 drivers
v0x133fba0_0 .net "b", 0 0, v0x1340d70_0;  alias, 1 drivers
v0x133fc60_0 .net "c", 0 0, v0x1340e10_0;  alias, 1 drivers
v0x133fd20_0 .net "d", 0 0, v0x1340f50_0;  alias, 1 drivers
v0x133fde0_0 .net "out_pos", 0 0, L_0x1345720;  alias, 1 drivers
v0x133fea0_0 .net "out_sop", 0 0, L_0x131bbe0;  alias, 1 drivers
v0x133ff60_0 .net "pos0", 0 0, L_0x1344f20;  1 drivers
v0x1340020_0 .net "pos1", 0 0, L_0x1345460;  1 drivers
L_0x1345720 .functor MUXZ 1, L_0x7f9e70c08018, L_0x1344f20, L_0x1345610, C4<>;
S_0x13401a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12e6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1340cd0_0 .var "a", 0 0;
v0x1340d70_0 .var "b", 0 0;
v0x1340e10_0 .var "c", 0 0;
v0x1340eb0_0 .net "clk", 0 0, v0x1344010_0;  1 drivers
v0x1340f50_0 .var "d", 0 0;
v0x1341040_0 .var/2u "fail", 0 0;
v0x13410e0_0 .var/2u "fail1", 0 0;
v0x1341180_0 .net "tb_match", 0 0, L_0x1347aa0;  alias, 1 drivers
v0x1341220_0 .var "wavedrom_enable", 0 0;
v0x13412c0_0 .var "wavedrom_title", 511 0;
E_0x12f9680/0 .event negedge, v0x1340eb0_0;
E_0x12f9680/1 .event posedge, v0x1340eb0_0;
E_0x12f9680 .event/or E_0x12f9680/0, E_0x12f9680/1;
S_0x13404d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13401a0;
 .timescale -12 -12;
v0x1340710_0 .var/2s "i", 31 0;
E_0x12f9520 .event posedge, v0x1340eb0_0;
S_0x1340810 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13401a0;
 .timescale -12 -12;
v0x1340a10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1340af0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13401a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13414a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12e6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13458d0 .functor AND 1, v0x1340e10_0, v0x1340f50_0, C4<1>, C4<1>;
L_0x1345dd0 .functor AND 1, L_0x1345b80, L_0x1345c20, C4<1>, C4<1>;
L_0x1345ee0 .functor AND 1, L_0x1345dd0, v0x1340e10_0, C4<1>, C4<1>;
L_0x1345fa0 .functor OR 1, L_0x13458d0, L_0x1345ee0, C4<0>, C4<0>;
L_0x13460e0 .functor BUFZ 1, L_0x1345fa0, C4<0>, C4<0>, C4<0>;
L_0x1346290 .functor OR 1, L_0x13461f0, v0x1340f50_0, C4<0>, C4<0>;
L_0x1346390 .functor AND 1, v0x1340e10_0, L_0x1346290, C4<1>, C4<1>;
L_0x1346600 .functor AND 1, L_0x1346450, v0x1340d70_0, C4<1>, C4<1>;
L_0x1346710 .functor NOT 1, v0x1340cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1346780 .functor OR 1, L_0x1346710, v0x1340f50_0, C4<0>, C4<0>;
L_0x13468a0 .functor AND 1, L_0x1346600, L_0x1346780, C4<1>, C4<1>;
L_0x1346960 .functor OR 1, L_0x1346390, L_0x13468a0, C4<0>, C4<0>;
L_0x1346b80 .functor OR 1, L_0x1346ae0, v0x1340f50_0, C4<0>, C4<0>;
L_0x1346c40 .functor AND 1, v0x1340e10_0, L_0x1346b80, C4<1>, C4<1>;
L_0x1346a70 .functor NOT 1, v0x1340d70_0, C4<0>, C4<0>, C4<0>;
L_0x1346e60 .functor AND 1, L_0x1346d80, L_0x1346a70, C4<1>, C4<1>;
L_0x1347000 .functor NOT 1, v0x1340cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1347070 .functor OR 1, L_0x1347000, v0x1340f50_0, C4<0>, C4<0>;
L_0x13471d0 .functor AND 1, L_0x1346e60, L_0x1347070, C4<1>, C4<1>;
L_0x13472e0 .functor OR 1, L_0x1346c40, L_0x13471d0, C4<0>, C4<0>;
L_0x13474a0 .functor XNOR 1, L_0x1346960, L_0x13472e0, C4<0>, C4<0>;
v0x1341660_0 .net *"_ivl_0", 0 0, L_0x13458d0;  1 drivers
v0x1341740_0 .net *"_ivl_15", 0 0, L_0x13461f0;  1 drivers
v0x1341800_0 .net *"_ivl_16", 0 0, L_0x1346290;  1 drivers
v0x13418f0_0 .net *"_ivl_18", 0 0, L_0x1346390;  1 drivers
v0x13419d0_0 .net *"_ivl_21", 0 0, L_0x1346450;  1 drivers
v0x1341ae0_0 .net *"_ivl_22", 0 0, L_0x1346600;  1 drivers
v0x1341bc0_0 .net *"_ivl_24", 0 0, L_0x1346710;  1 drivers
v0x1341ca0_0 .net *"_ivl_26", 0 0, L_0x1346780;  1 drivers
v0x1341d80_0 .net *"_ivl_28", 0 0, L_0x13468a0;  1 drivers
v0x1341ef0_0 .net *"_ivl_3", 0 0, L_0x1345b80;  1 drivers
v0x1341fb0_0 .net *"_ivl_33", 0 0, L_0x1346ae0;  1 drivers
v0x1342070_0 .net *"_ivl_34", 0 0, L_0x1346b80;  1 drivers
v0x1342150_0 .net *"_ivl_36", 0 0, L_0x1346c40;  1 drivers
v0x1342230_0 .net *"_ivl_39", 0 0, L_0x1346d80;  1 drivers
v0x13422f0_0 .net *"_ivl_40", 0 0, L_0x1346a70;  1 drivers
v0x13423d0_0 .net *"_ivl_42", 0 0, L_0x1346e60;  1 drivers
v0x13424b0_0 .net *"_ivl_44", 0 0, L_0x1347000;  1 drivers
v0x13426a0_0 .net *"_ivl_46", 0 0, L_0x1347070;  1 drivers
v0x1342780_0 .net *"_ivl_48", 0 0, L_0x13471d0;  1 drivers
v0x1342860_0 .net *"_ivl_5", 0 0, L_0x1345c20;  1 drivers
v0x1342920_0 .net *"_ivl_52", 0 0, L_0x13474a0;  1 drivers
L_0x7f9e70c08060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13429e0_0 .net *"_ivl_54", 0 0, L_0x7f9e70c08060;  1 drivers
v0x1342ac0_0 .net *"_ivl_6", 0 0, L_0x1345dd0;  1 drivers
v0x1342ba0_0 .net *"_ivl_8", 0 0, L_0x1345ee0;  1 drivers
v0x1342c80_0 .net "a", 0 0, v0x1340cd0_0;  alias, 1 drivers
v0x1342d20_0 .net "b", 0 0, v0x1340d70_0;  alias, 1 drivers
v0x1342e10_0 .net "c", 0 0, v0x1340e10_0;  alias, 1 drivers
v0x1342f00_0 .net "d", 0 0, v0x1340f50_0;  alias, 1 drivers
v0x1342ff0_0 .net "out_pos", 0 0, L_0x1347130;  alias, 1 drivers
v0x13430b0_0 .net "out_sop", 0 0, L_0x13460e0;  alias, 1 drivers
v0x1343170_0 .net "pos0", 0 0, L_0x1346960;  1 drivers
v0x1343230_0 .net "pos1", 0 0, L_0x13472e0;  1 drivers
v0x13432f0_0 .net "sop", 0 0, L_0x1345fa0;  1 drivers
L_0x1345b80 .reduce/nor v0x1340cd0_0;
L_0x1345c20 .reduce/nor v0x1340d70_0;
L_0x13461f0 .reduce/nor v0x1340d70_0;
L_0x1346450 .reduce/nor v0x1340cd0_0;
L_0x1346ae0 .reduce/nor v0x1340d70_0;
L_0x1346d80 .reduce/nor v0x1340cd0_0;
L_0x1347130 .functor MUXZ 1, L_0x7f9e70c08060, L_0x1346960, L_0x13474a0, C4<>;
S_0x1343680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12e6320;
 .timescale -12 -12;
E_0x12e29f0 .event anyedge, v0x1344470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1344470_0;
    %nor/r;
    %assign/vec4 v0x1344470_0, 0;
    %wait E_0x12e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13401a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1341040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13410e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13401a0;
T_4 ;
    %wait E_0x12f9680;
    %load/vec4 v0x1341180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1341040_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13401a0;
T_5 ;
    %wait E_0x12f9520;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %wait E_0x12f9520;
    %load/vec4 v0x1341040_0;
    %store/vec4 v0x13410e0_0, 0, 1;
    %fork t_1, S_0x13404d0;
    %jmp t_0;
    .scope S_0x13404d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1340710_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1340710_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12f9520;
    %load/vec4 v0x1340710_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1340710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1340710_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13401a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f9680;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1340f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1340d70_0, 0;
    %assign/vec4 v0x1340cd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1341040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13410e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12e6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1344010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1344470_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x12e6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1344010_0;
    %inv;
    %store/vec4 v0x1344010_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12e6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1340eb0_0, v0x13445e0_0, v0x1343e30_0, v0x1343ed0_0, v0x1343f70_0, v0x13440b0_0, v0x1344330_0, v0x1344290_0, v0x13441f0_0, v0x1344150_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12e6320;
T_9 ;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x12e6320;
T_10 ;
    %wait E_0x12f9680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13443d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
    %load/vec4 v0x1344510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13443d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1344330_0;
    %load/vec4 v0x1344330_0;
    %load/vec4 v0x1344290_0;
    %xor;
    %load/vec4 v0x1344330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13441f0_0;
    %load/vec4 v0x13441f0_0;
    %load/vec4 v0x1344150_0;
    %xor;
    %load/vec4 v0x13441f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13443d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13443d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/ece241_2013_q2/iter4/response0/top_module.sv";
