

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Mon Jun 15 00:03:32 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        stego
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1563288|  1563288|  1563289|  1563289|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- For_Loop      |  1562800|  1562800|         2|          -|          -|  781400|    no    |
        |- For_Loop2     |      486|      486|        18|          -|          -|      27|    no    |
        | + For_Loop2.1  |       16|       16|         2|          -|          -|       8|    no    |
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     121|    246|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_214_p2        |     +    |      0|  0|  20|          20|           1|
    |i_3_fu_231_p2        |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_325_p2        |     +    |      0|  0|   4|           4|           1|
    |k_2_fu_237_p2        |     +    |      0|  0|   9|           9|           4|
    |tmp_1_fu_319_p2      |     +    |      0|  0|   9|           9|           1|
    |tmp_8_fu_267_p2      |     -    |      0|  0|   3|           1|           3|
    |tmp_9_fu_277_p2      |   ashr   |      0|  0|  37|          16|          16|
    |exitcond1_fu_225_p2  |   icmp   |      0|  0|   5|           5|           4|
    |exitcond2_fu_208_p2  |   icmp   |      0|  0|  25|          20|          20|
    |exitcond_fu_248_p2   |   icmp   |      0|  0|   4|           4|           4|
    |tmp_2_fu_293_p2      |    or    |      0|  0|  20|          16|           1|
    |tmp_tmp_fu_287_p2    |    xor   |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 142|         110|          57|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   1|          7|    1|          7|
    |d_i_address0  |  20|          3|   20|         60|
    |d_o_address0  |  20|          6|   20|        120|
    |d_o_d0        |  16|          5|   16|         80|
    |i_1_reg_161   |   5|          2|    5|         10|
    |i_reg_150     |  20|          2|   20|         40|
    |j_reg_184     |   4|          2|    4|          8|
    |k_1_reg_196   |   9|          2|    9|         18|
    |k_reg_172     |   9|          2|    9|         18|
    +--------------+----+-----------+-----+-----------+
    |Total         | 104|         31|  104|        361|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   6|   0|    6|          0|
    |i_1_reg_161       |   5|   0|    5|          0|
    |i_2_reg_334       |  20|   0|   20|          0|
    |i_3_reg_352       |   5|   0|    5|          0|
    |i_reg_150         |  20|   0|   20|          0|
    |j_reg_184         |   4|   0|    4|          0|
    |k_1_reg_196       |   9|   0|    9|          0|
    |k_2_reg_357       |   9|   0|    9|          0|
    |k_reg_172         |   9|   0|    9|          0|
    |m_i_addr_reg_362  |   5|   0|    5|          0|
    |tmp_5_reg_370     |   9|   0|   64|         55|
    |tmp_reg_339       |  20|   0|   64|         44|
    +------------------+----+----+-----+-----------+
    |Total             | 121|   0|  220|         99|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   array_io   | return value |
|d_o_address0  | out |   20|  ap_memory |      d_o     |     array    |
|d_o_ce0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_we0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_d0        | out |   16|  ap_memory |      d_o     |     array    |
|d_i_address0  | out |   20|  ap_memory |      d_i     |     array    |
|d_i_ce0       | out |    1|  ap_memory |      d_i     |     array    |
|d_i_q0        |  in |   16|  ap_memory |      d_i     |     array    |
|m_i_address0  | out |    5|  ap_memory |      m_i     |     array    |
|m_i_ce0       | out |    1|  ap_memory |      m_i     |     array    |
|m_i_q0        |  in |   16|  ap_memory |      m_i     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

