# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../top.srcs/sources_1/new/led_driver.vhd" \
"../../../../top.srcs/sources_1/new/piezzo_driver.vhd" \
"../../../../top.srcs/sources_1/new/sensor_driver.vhd" \
"../../../../top.srcs/sources_1/new/sensor_logic.vhd" \
"../../../../top.srcs/sources_1/new/top.vhd" \
"../../../../top.srcs/sim_1/new/tb_top.vhd" \

# Do not sort compile order
nosort
