#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bd74797e20 .scope module, "testbench" "testbench" 2 25;
 .timescale 0 0;
v000001bd747a25c0_0 .var "A", 0 0;
v000001bd747a2ac0_0 .var "B", 0 0;
v000001bd747a2a20_0 .var "Bin", 0 0;
v000001bd747a2de0_0 .net "Bout", 0 0, L_000001bd747a3ab0;  1 drivers
v000001bd747a2c00_0 .net "D", 0 0, L_000001bd747a3b20;  1 drivers
S_000001bd7475e060 .scope module, "i" "fullsub" 2 29, 2 17 0, S_000001bd74797e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Bout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Bin";
L_000001bd747a3b20 .functor BUFZ 1, v000001bd747a6e10_0, C4<0>, C4<0>, C4<0>;
L_000001bd747a3ab0 .functor OR 1, v000001bd74797fb0_0, v000001bd747a6d70_0, C4<0>, C4<0>;
v000001bd747a6eb0_0 .net "A", 0 0, v000001bd747a25c0_0;  1 drivers
v000001bd747f5840_0 .net "B", 0 0, v000001bd747a2ac0_0;  1 drivers
v000001bd747f58e0_0 .net "Bin", 0 0, v000001bd747a2a20_0;  1 drivers
v000001bd747f5980_0 .net "Bout", 0 0, L_000001bd747a3ab0;  alias, 1 drivers
v000001bd747a2b60_0 .net "D", 0 0, L_000001bd747a3b20;  alias, 1 drivers
v000001bd747a2520_0 .net "b1", 0 0, v000001bd74797fb0_0;  1 drivers
v000001bd747a2980_0 .net "b2", 0 0, v000001bd747a6d70_0;  1 drivers
v000001bd747a2480_0 .net "d1", 0 0, v000001bd7475e380_0;  1 drivers
v000001bd747a3060_0 .net "d2", 0 0, v000001bd747a6e10_0;  1 drivers
S_000001bd7475e1f0 .scope module, "a" "halfsub" 2 19, 2 1 0, S_000001bd7475e060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Bin";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v000001bd74773390_0 .net "A", 0 0, v000001bd747a25c0_0;  alias, 1 drivers
v000001bd74797b10_0 .net "B", 0 0, v000001bd747a2ac0_0;  alias, 1 drivers
v000001bd74797fb0_0 .var "Bin", 0 0;
v000001bd7475e380_0 .var "D", 0 0;
E_000001bd74799b20 .event anyedge, v000001bd74797b10_0, v000001bd74773390_0;
S_000001bd747a6b40 .scope module, "b" "halfsub" 2 20, 2 1 0, S_000001bd7475e060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Bin";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
v000001bd7475e420_0 .net "A", 0 0, v000001bd7475e380_0;  alias, 1 drivers
v000001bd747a6cd0_0 .net "B", 0 0, v000001bd747a2a20_0;  alias, 1 drivers
v000001bd747a6d70_0 .var "Bin", 0 0;
v000001bd747a6e10_0 .var "D", 0 0;
E_000001bd74799ea0 .event anyedge, v000001bd747a6cd0_0, v000001bd7475e380_0;
    .scope S_000001bd7475e1f0;
T_0 ;
    %wait E_000001bd74799b20;
    %load/vec4 v000001bd74773390_0;
    %load/vec4 v000001bd74797b10_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7475e380_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7475e380_0, 0, 1;
T_0.1 ;
    %load/vec4 v000001bd74773390_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bd74797b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd74797fb0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd74797fb0_0, 0, 1;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bd747a6b40;
T_1 ;
    %wait E_000001bd74799ea0;
    %load/vec4 v000001bd7475e420_0;
    %load/vec4 v000001bd747a6cd0_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a6e10_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a6e10_0, 0, 1;
T_1.1 ;
    %load/vec4 v000001bd7475e420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bd747a6cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a6d70_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a6d70_0, 0, 1;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001bd74797e20;
T_2 ;
    %vpi_call 2 31 "$display", "A B Bin | D Bout" {0 0 0};
    %vpi_call 2 32 "$monitor", "%b  %b  %b |  %b   %b", v000001bd747a25c0_0, v000001bd747a2ac0_0, v000001bd747a2a20_0, v000001bd747a2c00_0, v000001bd747a2de0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a25c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd747a2a20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\fullsub.v";
