############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Implement a D latch using an always block.

RTL header:
module top_module (
	input d,
	input ena,
	output logic q
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input d,
    input ena,
    output logic q
);

always_ff @(posedge ena or negedge ena) begin
    if (ena) 
        q <= d;
end

endmodule
```

