/// Auto-generated register definitions for TRNG
/// Device: ATSAMV71Q19
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71q19::trng {

// ============================================================================
// TRNG - True Random Number Generator
// Base Address: 0x40070000
// ============================================================================

/// TRNG Register Structure
struct TRNG_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;
    uint8_t RESERVED_0004[12]; ///< Reserved

    /// Interrupt Enable Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0020[48]; ///< Reserved

    /// Output Data Register
    /// Offset: 0x0050
    /// Access: read-only
    volatile uint32_t ODATA;
    uint8_t RESERVED_0054[168]; ///< Reserved

    /// Version Register
    /// Offset: 0x00FC
    /// Access: read-only
    volatile uint32_t VERSION;
};

static_assert(sizeof(TRNG_Registers) >= 256, "TRNG_Registers size mismatch");

/// TRNG peripheral instance
constexpr TRNG_Registers* TRNG = 
    reinterpret_cast<TRNG_Registers*>(0x40070000);

}  // namespace alloy::hal::atmel::samv71::atsamv71q19::trng
