$date
	Thu Sep  7 16:27:42 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module keypad_test $end
$var wire 7 ! inputs [6:0] $end
$var wire 4 " number [3:0] $end
$var wire 1 # valid $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 1 ( e $end
$var reg 1 ) f $end
$var reg 1 * g $end
$scope module kp $end
$var wire 1 + N11 $end
$var wire 1 , N12 $end
$var wire 1 - N13 $end
$var wire 1 . N14 $end
$var wire 1 / N15 $end
$var wire 1 0 N21 $end
$var wire 1 1 N22 $end
$var wire 1 2 N31 $end
$var wire 1 3 N41 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 c $end
$var wire 1 7 d $end
$var wire 1 8 e $end
$var wire 1 9 f $end
$var wire 1 : g $end
$var wire 4 ; number [3:0] $end
$var wire 1 # valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#10
b1 "
b1 ;
1#
1+
1'
17
1$
b1001000 !
14
#20
b10 "
b10 ;
10
0+
1%
15
0$
b101000 !
04
#30
b11 "
b11 ;
1,
00
1&
16
0%
b11000 !
05
#40
b100 "
b100 ;
12
0,
1(
18
1$
14
0'
07
0&
b1000100 !
06
#50
b101 "
b101 ;
1-
02
1%
15
0$
b100100 !
04
#60
b110 "
b110 ;
11
0-
1&
16
0%
b10100 !
05
#70
b111 "
b111 ;
1.
01
1)
19
1$
14
0(
08
0&
b1000010 !
06
#80
b1000 "
b1000 ;
13
0.
1%
15
0$
b100010 !
04
#90
b1001 "
b1001 ;
1/
03
1&
16
0%
b10010 !
05
#100
b0 "
b0 ;
0/
1*
1:
1%
15
0)
09
0&
b100001 !
06
#110
0#
0*
0:
0%
b0 !
05
#120
