// Seed: 2834414704
module module_0 (
    input  tri   id_0,
    output wire  id_1
    , id_14,
    input  tri0  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  tri   id_8,
    output tri0  id_9,
    output uwire id_10,
    output tri0  id_11,
    output wire  id_12
);
  assign id_14 = 1 - ~id_6;
  wire id_15;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  wire id_3, id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
