X86_64 WW+RR+WR+WR+mfences+po+mfence+po
"MFencesWW Rfe PodRR Fre MFencedWR Fre PodWR Fre"
Cycle=Rfe PodRR Fre MFencedWR Fre PodWR Fre MFencesWW
Relax=
Safe=Rfe Fre PodWR PodRR MFencesWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:z=T,3:z=F,3:x=T
Com=Rf Fr Fr Fr
Orig=MFencesWW Rfe PodRR Fre MFencedWR Fre PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   | movq $1,(z)   ;
 mfence      | movq (y),%rbx | mfence        | movq (x),%rax ;
 movq $2,(x) |               | movq (z),%rax |               ;
exists (x=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0 /\ 3:rax=0)
