// Seed: 2238047398
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1 - id_1;
  assign module_3.type_8 = 0;
  assign id_2 = 1;
endmodule
module module_3 (
    input wor  id_0,
    input tri0 id_1,
    input tri  id_2
    , id_5,
    input wire id_3
);
  uwire id_6;
  module_2 modCall_1 ();
  assign id_5 = id_0 - 1;
  always_comb @(id_5 or posedge (1)) id_6 = 1;
endmodule
