$date
  Fri Nov 05 23:37:26 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module facla $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ g $end
$var reg 1 % p $end
$var reg 1 & sum $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
