// Seed: 3194860093
module module_0 (
    input tri id_0,
    input supply0 id_1
);
  assign id_3[1] = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wor id_2
    , id_12,
    input supply1 id_3,
    input tri0 id_4
    , id_13,
    input uwire id_5,
    output wire id_6,
    output logic id_7,
    output tri1 id_8,
    input tri id_9,
    output wor id_10
);
  always @(id_9 or posedge 1'b0) id_7 <= 1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
