

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  1 01:47:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.239|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8156|  8156|  8156|  8156|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  8154|  8154|        45|          2|          1|  4056|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    423|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     25|    1841|   3854|    -|
|Memory           |        0|      -|     320|     30|    -|
|Multiplexer      |        -|      -|       -|   3051|    -|
|Register         |        0|      -|    1630|    352|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     26|    3791|   7710|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     11|       3|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U2   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U3   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U4   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U5   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32nmb6_U11  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U6   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U7   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U8   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U9   |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U10  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     25| 1841| 3854|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nncg_U12  |cnn_mac_muladd_5nncg  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_1_U  |conv_1_conv_1_weibkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_2_U  |conv_1_conv_1_weicud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weidEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_1_U  |conv_1_conv_1_weieOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_2_U  |conv_1_conv_1_weifYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weig8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_1_U  |conv_1_conv_1_weihbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_2_U  |conv_1_conv_1_weiibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weijbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 320|  30|    0|    60|  320|    10|         1920|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_3627_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln23_1_fu_3394_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln23_2_fu_3504_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_3_fu_3600_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_fu_3314_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln30_1_fu_3758_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln8_fu_3326_p2        |     +    |      0|  0|  12|          12|           1|
    |c_fu_3308_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_3714_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_3332_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln30_fu_3749_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_3804_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_3388_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1204         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1571         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1584         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1680         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1681         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2229         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2233         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2237         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2242         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2246         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2250         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2257         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2261         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2265         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2269         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2273         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2277         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2281         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2285         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2289         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2293         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2297         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2301         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2305         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2309         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2313         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2317         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2321         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2325         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2329         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2333         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2337         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2341         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2345         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2349         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2353         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2357         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2361         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2365         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2369         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2373         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2377         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2381         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2385         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2389         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2397         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2401         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2405         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2409         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2413         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2417         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2421         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2425         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2429         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2433         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2437         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2441         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_3338_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_3382_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_3792_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_3786_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_3320_p2       |   icmp   |      0|  0|  13|          12|           7|
    |ap_condition_1143         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_681          |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_3798_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_3400_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_3719_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln30_1_fu_3352_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_3360_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln30_3_fu_3368_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln30_4_fu_3406_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln30_5_fu_3414_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_6_fu_3510_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_7_fu_3606_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_3344_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_3376_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 423|         199|         193|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |   27|          5|    1|          5|
    |ap_enable_reg_pp0_iter22                     |    9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_2499_p4                |    9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_2510_p4                |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten255_phi_fu_2466_p4  |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_2488_p4     |    9|          2|    8|         16|
    |ap_phi_mux_phi_ln23_1_phi_fu_2604_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_2_phi_fu_2940_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_3_phi_fu_2688_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_4_phi_fu_2772_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_5_phi_fu_3024_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_6_phi_fu_2856_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_8_phi_fu_3166_p52        |  125|         27|   32|        864|
    |ap_phi_mux_phi_ln23_phi_fu_2520_p52          |  125|         27|   32|        864|
    |ap_phi_mux_r_0_phi_fu_2477_p4                |    9|          2|    5|         10|
    |ap_phi_reg_pp0_iter1_phi_ln23_7_reg_3105     |  125|         27|   32|        864|
    |c_0_reg_2495                                 |    9|          2|    5|         10|
    |f_0_reg_2506                                 |    9|          2|    3|          6|
    |grp_fu_3247_p0                               |   15|          3|   32|         96|
    |grp_fu_3247_p1                               |   15|          3|   32|         96|
    |grp_fu_3252_p0                               |   15|          3|   32|         96|
    |grp_fu_3252_p1                               |   15|          3|   32|         96|
    |grp_fu_3256_p0                               |   15|          3|   32|         96|
    |grp_fu_3256_p1                               |   15|          3|   32|         96|
    |grp_fu_3260_p0                               |   15|          3|   32|         96|
    |grp_fu_3260_p1                               |   15|          3|   32|         96|
    |grp_fu_3264_p0                               |   15|          3|   32|         96|
    |grp_fu_3264_p1                               |   15|          3|   32|         96|
    |grp_fu_3268_p0                               |   15|          3|   32|         96|
    |grp_fu_3268_p1                               |   15|          3|   32|         96|
    |grp_fu_3274_p0                               |   15|          3|   32|         96|
    |grp_fu_3274_p1                               |   15|          3|   32|         96|
    |grp_fu_3280_p0                               |   15|          3|   32|         96|
    |grp_fu_3280_p1                               |   15|          3|   32|         96|
    |grp_fu_3286_p0                               |   15|          3|   32|         96|
    |grp_fu_3286_p1                               |   15|          3|   32|         96|
    |indvar_flatten255_reg_2462                   |    9|          2|   12|         24|
    |indvar_flatten_reg_2484                      |    9|          2|    8|         16|
    |input_0_address0                             |   15|          3|    5|         15|
    |input_10_address0                            |   38|          7|    5|         35|
    |input_10_address1                            |   21|          4|    5|         20|
    |input_11_address0                            |   38|          7|    5|         35|
    |input_11_address1                            |   21|          4|    5|         20|
    |input_12_address0                            |   38|          7|    5|         35|
    |input_12_address1                            |   21|          4|    5|         20|
    |input_13_address0                            |   38|          7|    5|         35|
    |input_13_address1                            |   21|          4|    5|         20|
    |input_14_address0                            |   38|          7|    5|         35|
    |input_14_address1                            |   21|          4|    5|         20|
    |input_15_address0                            |   38|          7|    5|         35|
    |input_15_address1                            |   21|          4|    5|         20|
    |input_16_address0                            |   38|          7|    5|         35|
    |input_16_address1                            |   21|          4|    5|         20|
    |input_17_address0                            |   38|          7|    5|         35|
    |input_17_address1                            |   21|          4|    5|         20|
    |input_18_address0                            |   38|          7|    5|         35|
    |input_18_address1                            |   21|          4|    5|         20|
    |input_19_address0                            |   38|          7|    5|         35|
    |input_19_address1                            |   21|          4|    5|         20|
    |input_1_address0                             |   27|          5|    5|         25|
    |input_1_address1                             |   15|          3|    5|         15|
    |input_20_address0                            |   38|          7|    5|         35|
    |input_20_address1                            |   21|          4|    5|         20|
    |input_21_address0                            |   38|          7|    5|         35|
    |input_21_address1                            |   21|          4|    5|         20|
    |input_22_address0                            |   38|          7|    5|         35|
    |input_22_address1                            |   21|          4|    5|         20|
    |input_23_address0                            |   38|          7|    5|         35|
    |input_23_address1                            |   21|          4|    5|         20|
    |input_24_address0                            |   38|          7|    5|         35|
    |input_24_address1                            |   21|          4|    5|         20|
    |input_25_address0                            |   38|          7|    5|         35|
    |input_25_address1                            |   21|          4|    5|         20|
    |input_26_address0                            |   27|          5|    5|         25|
    |input_26_address1                            |   15|          3|    5|         15|
    |input_27_address0                            |   15|          3|    5|         15|
    |input_2_address0                             |   38|          7|    5|         35|
    |input_2_address1                             |   21|          4|    5|         20|
    |input_3_address0                             |   38|          7|    5|         35|
    |input_3_address1                             |   21|          4|    5|         20|
    |input_4_address0                             |   38|          7|    5|         35|
    |input_4_address1                             |   21|          4|    5|         20|
    |input_5_address0                             |   38|          7|    5|         35|
    |input_5_address1                             |   21|          4|    5|         20|
    |input_6_address0                             |   38|          7|    5|         35|
    |input_6_address1                             |   21|          4|    5|         20|
    |input_7_address0                             |   38|          7|    5|         35|
    |input_7_address1                             |   21|          4|    5|         20|
    |input_8_address0                             |   38|          7|    5|         35|
    |input_8_address1                             |   21|          4|    5|         20|
    |input_9_address0                             |   38|          7|    5|         35|
    |input_9_address1                             |   21|          4|    5|         20|
    |r_0_reg_2473                                 |    9|          2|    5|         10|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        | 3051|        610| 1202|      11073|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln11_reg_4695                         |   8|   0|    8|          0|
    |add_ln8_reg_3832                          |  12|   0|   12|          0|
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_7_reg_3105  |  32|   0|   32|          0|
    |c_0_reg_2495                              |   5|   0|    5|          0|
    |conv_1_bias_load_reg_5375                 |  32|   0|   32|          0|
    |conv_1_weights_0_2_l_reg_4710             |  32|   0|   32|          0|
    |conv_1_weights_1_2_l_reg_4855             |  32|   0|   32|          0|
    |conv_1_weights_2_1_l_reg_4995             |  32|   0|   32|          0|
    |conv_1_weights_2_2_l_reg_5130             |  32|   0|   32|          0|
    |conv_out_addr_reg_5275                    |  12|   0|   12|          0|
    |f_0_reg_2506                              |   3|   0|    3|          0|
    |f_reg_5265                                |   3|   0|    3|          0|
    |icmp_ln11_reg_3837                        |   1|   0|    1|          0|
    |icmp_ln8_reg_3828                         |   1|   0|    1|          0|
    |indvar_flatten255_reg_2462                |  12|   0|   12|          0|
    |indvar_flatten_reg_2484                   |   8|   0|    8|          0|
    |r_0_reg_2473                              |   5|   0|    5|          0|
    |select_ln11_reg_5270                      |   8|   0|    8|          0|
    |select_ln30_1_reg_3842                    |   5|   0|    5|          0|
    |select_ln30_4_reg_3848                    |   3|   0|    3|          0|
    |select_ln30_5_reg_3854                    |   5|   0|    5|          0|
    |select_ln30_7_reg_3860                    |   5|   0|    5|          0|
    |tmp_0_1_reg_5285                          |  32|   0|   32|          0|
    |tmp_0_2_reg_5305                          |  32|   0|   32|          0|
    |tmp_1_1_reg_5295                          |  32|   0|   32|          0|
    |tmp_1_2_reg_5310                          |  32|   0|   32|          0|
    |tmp_1_reg_5290                            |  32|   0|   32|          0|
    |tmp_2_1_reg_5315                          |  32|   0|   32|          0|
    |tmp_2_2_reg_5320                          |  32|   0|   32|          0|
    |tmp_2_reg_5300                            |  32|   0|   32|          0|
    |tmp_8_reg_5280                            |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_5330                      |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_5335                      |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_5345                      |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_5350                      |  32|   0|   32|          0|
    |w_sum_4_1_reg_5340                        |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_5360                      |  32|   0|   32|          0|
    |w_sum_4_2_2_reg_5370                      |  32|   0|   32|          0|
    |w_sum_4_2_reg_5355                        |  32|   0|   32|          0|
    |w_sum_4_reg_5325                          |  32|   0|   32|          0|
    |w_sum_reg_5380                            |  32|   0|   32|          0|
    |zext_ln23_reg_3865                        |   3|   0|   64|         61|
    |conv_out_addr_reg_5275                    |  64|  32|   12|          0|
    |icmp_ln8_reg_3828                         |  64|  32|    1|          0|
    |tmp_0_1_reg_5285                          |  64|  32|   32|          0|
    |tmp_0_2_reg_5305                          |  64|  32|   32|          0|
    |tmp_1_1_reg_5295                          |  64|  32|   32|          0|
    |tmp_1_2_reg_5310                          |  64|  32|   32|          0|
    |tmp_1_reg_5290                            |  64|  32|   32|          0|
    |tmp_2_1_reg_5315                          |  64|  32|   32|          0|
    |tmp_2_2_reg_5320                          |  64|  32|   32|          0|
    |tmp_2_reg_5300                            |  64|  32|   32|          0|
    |zext_ln23_reg_3865                        |  64|  32|   64|         61|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1630| 352| 1320|        122|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |    5|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |    5|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    5|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1   | out |    5|  ap_memory |    input_2   |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    5|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1   | out |    5|  ap_memory |    input_3   |     array    |
|input_3_ce1        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1         |  in |   32|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    5|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   32|  ap_memory |    input_4   |     array    |
|input_4_address1   | out |    5|  ap_memory |    input_4   |     array    |
|input_4_ce1        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q1         |  in |   32|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    5|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |   32|  ap_memory |    input_5   |     array    |
|input_5_address1   | out |    5|  ap_memory |    input_5   |     array    |
|input_5_ce1        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q1         |  in |   32|  ap_memory |    input_5   |     array    |
|input_6_address0   | out |    5|  ap_memory |    input_6   |     array    |
|input_6_ce0        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0         |  in |   32|  ap_memory |    input_6   |     array    |
|input_6_address1   | out |    5|  ap_memory |    input_6   |     array    |
|input_6_ce1        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q1         |  in |   32|  ap_memory |    input_6   |     array    |
|input_7_address0   | out |    5|  ap_memory |    input_7   |     array    |
|input_7_ce0        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0         |  in |   32|  ap_memory |    input_7   |     array    |
|input_7_address1   | out |    5|  ap_memory |    input_7   |     array    |
|input_7_ce1        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q1         |  in |   32|  ap_memory |    input_7   |     array    |
|input_8_address0   | out |    5|  ap_memory |    input_8   |     array    |
|input_8_ce0        | out |    1|  ap_memory |    input_8   |     array    |
|input_8_q0         |  in |   32|  ap_memory |    input_8   |     array    |
|input_8_address1   | out |    5|  ap_memory |    input_8   |     array    |
|input_8_ce1        | out |    1|  ap_memory |    input_8   |     array    |
|input_8_q1         |  in |   32|  ap_memory |    input_8   |     array    |
|input_9_address0   | out |    5|  ap_memory |    input_9   |     array    |
|input_9_ce0        | out |    1|  ap_memory |    input_9   |     array    |
|input_9_q0         |  in |   32|  ap_memory |    input_9   |     array    |
|input_9_address1   | out |    5|  ap_memory |    input_9   |     array    |
|input_9_ce1        | out |    1|  ap_memory |    input_9   |     array    |
|input_9_q1         |  in |   32|  ap_memory |    input_9   |     array    |
|input_10_address0  | out |    5|  ap_memory |   input_10   |     array    |
|input_10_ce0       | out |    1|  ap_memory |   input_10   |     array    |
|input_10_q0        |  in |   32|  ap_memory |   input_10   |     array    |
|input_10_address1  | out |    5|  ap_memory |   input_10   |     array    |
|input_10_ce1       | out |    1|  ap_memory |   input_10   |     array    |
|input_10_q1        |  in |   32|  ap_memory |   input_10   |     array    |
|input_11_address0  | out |    5|  ap_memory |   input_11   |     array    |
|input_11_ce0       | out |    1|  ap_memory |   input_11   |     array    |
|input_11_q0        |  in |   32|  ap_memory |   input_11   |     array    |
|input_11_address1  | out |    5|  ap_memory |   input_11   |     array    |
|input_11_ce1       | out |    1|  ap_memory |   input_11   |     array    |
|input_11_q1        |  in |   32|  ap_memory |   input_11   |     array    |
|input_12_address0  | out |    5|  ap_memory |   input_12   |     array    |
|input_12_ce0       | out |    1|  ap_memory |   input_12   |     array    |
|input_12_q0        |  in |   32|  ap_memory |   input_12   |     array    |
|input_12_address1  | out |    5|  ap_memory |   input_12   |     array    |
|input_12_ce1       | out |    1|  ap_memory |   input_12   |     array    |
|input_12_q1        |  in |   32|  ap_memory |   input_12   |     array    |
|input_13_address0  | out |    5|  ap_memory |   input_13   |     array    |
|input_13_ce0       | out |    1|  ap_memory |   input_13   |     array    |
|input_13_q0        |  in |   32|  ap_memory |   input_13   |     array    |
|input_13_address1  | out |    5|  ap_memory |   input_13   |     array    |
|input_13_ce1       | out |    1|  ap_memory |   input_13   |     array    |
|input_13_q1        |  in |   32|  ap_memory |   input_13   |     array    |
|input_14_address0  | out |    5|  ap_memory |   input_14   |     array    |
|input_14_ce0       | out |    1|  ap_memory |   input_14   |     array    |
|input_14_q0        |  in |   32|  ap_memory |   input_14   |     array    |
|input_14_address1  | out |    5|  ap_memory |   input_14   |     array    |
|input_14_ce1       | out |    1|  ap_memory |   input_14   |     array    |
|input_14_q1        |  in |   32|  ap_memory |   input_14   |     array    |
|input_15_address0  | out |    5|  ap_memory |   input_15   |     array    |
|input_15_ce0       | out |    1|  ap_memory |   input_15   |     array    |
|input_15_q0        |  in |   32|  ap_memory |   input_15   |     array    |
|input_15_address1  | out |    5|  ap_memory |   input_15   |     array    |
|input_15_ce1       | out |    1|  ap_memory |   input_15   |     array    |
|input_15_q1        |  in |   32|  ap_memory |   input_15   |     array    |
|input_16_address0  | out |    5|  ap_memory |   input_16   |     array    |
|input_16_ce0       | out |    1|  ap_memory |   input_16   |     array    |
|input_16_q0        |  in |   32|  ap_memory |   input_16   |     array    |
|input_16_address1  | out |    5|  ap_memory |   input_16   |     array    |
|input_16_ce1       | out |    1|  ap_memory |   input_16   |     array    |
|input_16_q1        |  in |   32|  ap_memory |   input_16   |     array    |
|input_17_address0  | out |    5|  ap_memory |   input_17   |     array    |
|input_17_ce0       | out |    1|  ap_memory |   input_17   |     array    |
|input_17_q0        |  in |   32|  ap_memory |   input_17   |     array    |
|input_17_address1  | out |    5|  ap_memory |   input_17   |     array    |
|input_17_ce1       | out |    1|  ap_memory |   input_17   |     array    |
|input_17_q1        |  in |   32|  ap_memory |   input_17   |     array    |
|input_18_address0  | out |    5|  ap_memory |   input_18   |     array    |
|input_18_ce0       | out |    1|  ap_memory |   input_18   |     array    |
|input_18_q0        |  in |   32|  ap_memory |   input_18   |     array    |
|input_18_address1  | out |    5|  ap_memory |   input_18   |     array    |
|input_18_ce1       | out |    1|  ap_memory |   input_18   |     array    |
|input_18_q1        |  in |   32|  ap_memory |   input_18   |     array    |
|input_19_address0  | out |    5|  ap_memory |   input_19   |     array    |
|input_19_ce0       | out |    1|  ap_memory |   input_19   |     array    |
|input_19_q0        |  in |   32|  ap_memory |   input_19   |     array    |
|input_19_address1  | out |    5|  ap_memory |   input_19   |     array    |
|input_19_ce1       | out |    1|  ap_memory |   input_19   |     array    |
|input_19_q1        |  in |   32|  ap_memory |   input_19   |     array    |
|input_20_address0  | out |    5|  ap_memory |   input_20   |     array    |
|input_20_ce0       | out |    1|  ap_memory |   input_20   |     array    |
|input_20_q0        |  in |   32|  ap_memory |   input_20   |     array    |
|input_20_address1  | out |    5|  ap_memory |   input_20   |     array    |
|input_20_ce1       | out |    1|  ap_memory |   input_20   |     array    |
|input_20_q1        |  in |   32|  ap_memory |   input_20   |     array    |
|input_21_address0  | out |    5|  ap_memory |   input_21   |     array    |
|input_21_ce0       | out |    1|  ap_memory |   input_21   |     array    |
|input_21_q0        |  in |   32|  ap_memory |   input_21   |     array    |
|input_21_address1  | out |    5|  ap_memory |   input_21   |     array    |
|input_21_ce1       | out |    1|  ap_memory |   input_21   |     array    |
|input_21_q1        |  in |   32|  ap_memory |   input_21   |     array    |
|input_22_address0  | out |    5|  ap_memory |   input_22   |     array    |
|input_22_ce0       | out |    1|  ap_memory |   input_22   |     array    |
|input_22_q0        |  in |   32|  ap_memory |   input_22   |     array    |
|input_22_address1  | out |    5|  ap_memory |   input_22   |     array    |
|input_22_ce1       | out |    1|  ap_memory |   input_22   |     array    |
|input_22_q1        |  in |   32|  ap_memory |   input_22   |     array    |
|input_23_address0  | out |    5|  ap_memory |   input_23   |     array    |
|input_23_ce0       | out |    1|  ap_memory |   input_23   |     array    |
|input_23_q0        |  in |   32|  ap_memory |   input_23   |     array    |
|input_23_address1  | out |    5|  ap_memory |   input_23   |     array    |
|input_23_ce1       | out |    1|  ap_memory |   input_23   |     array    |
|input_23_q1        |  in |   32|  ap_memory |   input_23   |     array    |
|input_24_address0  | out |    5|  ap_memory |   input_24   |     array    |
|input_24_ce0       | out |    1|  ap_memory |   input_24   |     array    |
|input_24_q0        |  in |   32|  ap_memory |   input_24   |     array    |
|input_24_address1  | out |    5|  ap_memory |   input_24   |     array    |
|input_24_ce1       | out |    1|  ap_memory |   input_24   |     array    |
|input_24_q1        |  in |   32|  ap_memory |   input_24   |     array    |
|input_25_address0  | out |    5|  ap_memory |   input_25   |     array    |
|input_25_ce0       | out |    1|  ap_memory |   input_25   |     array    |
|input_25_q0        |  in |   32|  ap_memory |   input_25   |     array    |
|input_25_address1  | out |    5|  ap_memory |   input_25   |     array    |
|input_25_ce1       | out |    1|  ap_memory |   input_25   |     array    |
|input_25_q1        |  in |   32|  ap_memory |   input_25   |     array    |
|input_26_address0  | out |    5|  ap_memory |   input_26   |     array    |
|input_26_ce0       | out |    1|  ap_memory |   input_26   |     array    |
|input_26_q0        |  in |   32|  ap_memory |   input_26   |     array    |
|input_26_address1  | out |    5|  ap_memory |   input_26   |     array    |
|input_26_ce1       | out |    1|  ap_memory |   input_26   |     array    |
|input_26_q1        |  in |   32|  ap_memory |   input_26   |     array    |
|input_27_address0  | out |    5|  ap_memory |   input_27   |     array    |
|input_27_ce0       | out |    1|  ap_memory |   input_27   |     array    |
|input_27_q0        |  in |   32|  ap_memory |   input_27   |     array    |
|input_27_address1  | out |    5|  ap_memory |   input_27   |     array    |
|input_27_ce1       | out |    1|  ap_memory |   input_27   |     array    |
|input_27_q1        |  in |   32|  ap_memory |   input_27   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

