/*
 * Samsung Exynos SoC series FIMC-IS2 driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_CSIS_V5_3_H
#define IS_HW_CSIS_V5_3_H

#include "is-hw-api-common.h"

#define CSIS_REG_DMA_1D_DMA			(1)
#define CSIS_REG_DMA_2D_DMA			(0)
#define CSIS_REG_DMA_PACK			(1)
#define CSIS_REG_DMA_NORMAL			(0)
#define CSIS_REG_DMA_INPUT_OTF			(0)
#define CSIS_REG_DMA_INPUT_PRL			(1)

#define CSIS_DMA_FMT_U8BIT_PACK			(0x0)
#define CSIS_DMA_FMT_U8BIT_UNPACK_LSB_ZERO	(0x1)
#define CSIS_DMA_FMT_U8BIT_UNPACK_MSB_ZERO	(0x2)
#define CSIS_DMA_FMT_U10BIT_PACK		(0x4)
#define CSIS_DMA_FMT_U10BIT_UNPACK_LSB_ZERO	(0x5)
#define CSIS_DMA_FMT_U10BIT_UNPACK_MSB_ZERO	(0x6)
#define CSIS_DMA_FMT_ANDROID10			(0x7)
#define CSIS_DMA_FMT_U12BIT_PACK		(0x8)
#define CSIS_DMA_FMT_U12BIT_UNPACK_LSB_ZERO	(0x9)
#define CSIS_DMA_FMT_U12BIT_UNPACK_MSB_ZERO	(0xA)
#define CSIS_DMA_FMT_ANDROID12			(0xB)
#define CSIS_DMA_FMT_U14BIT_PACK		(0xC)
#define CSIS_DMA_FMT_U14BIT_UNPACK_LSB_ZERO	(0xD)
#define CSIS_DMA_FMT_U14BIT_UNPACK_MSB_ZERO	(0xE)
#define CSIS_DMA_FMT_S8BIT_PACK			(0x10)
#define CSIS_DMA_FMT_S8BIT_UNPACK_LSB_ZERO	(0x11)
#define CSIS_DMA_FMT_S8BIT_UNPACK_MSB_ZERO	(0x12)
#define CSIS_DMA_FMT_S10BIT_PACK		(0x14)
#define CSIS_DMA_FMT_S10BIT_UNPACK_LSB_ZERO	(0x15)
#define CSIS_DMA_FMT_S10BIT_UNPACK_MSB_ZERO	(0x16)
#define CSIS_DMA_FMT_S12BIT_PACK		(0x18)
#define CSIS_DMA_FMT_S12BIT_UNPACK_LSB_ZERO	(0x19)
#define CSIS_DMA_FMT_S12BIT_UNPACK_MSB_ZERO	(0x1A)
#define CSIS_DMA_FMT_S14BIT_PACK		(0x1C)
#define CSIS_DMA_FMT_S14BIT_UNPACK_LSB_ZERO	(0x1D)
#define CSIS_DMA_FMT_S14BIT_UNPACK_MSB_ZERO	(0x1E)

/*
 * 'b10 : Quad pixel mode (RAW8/10/12)
 * 'b01 : Dual pixel mode (RAW8/10/12, YUV422)
 * 'b00 : Single pixel mode
 */
#define CSIS_PIXEL_MODE_QUAD			(2)
#define CSIS_PIXEL_MODE_DUAL			(1)
#define CSIS_PIXEL_MODE_SING			(0)

#define CSIS_DMA_INPUT_PATH	CSIS_REG_DMA_INPUT_OTF

#ifdef DBG_CSIISR
#define CSIS_IRQ_MASK0 0x00FFF07F
#define CSIS_IRQ_MASK1 0x0000007F
#define CSIS_DMA_IRQ_MASK 0x00F11FF0
#define CSIS_ERR_MASK0 0x00FFF07F
#define CSIS_ERR_MASK1 0x00000078
#define CSIS_DMA_ERR_MASK 0x00F11000
#else
/* Default Interrupt Masking */
#define CSIS_IRQ_MASK0 0x00FFF07F
#define CSIS_IRQ_MASK1 0x0000007F
#define CSIS_DMA_IRQ_MASK 0x00F11FF0
#define CSIS_ERR_MASK0 0x00FFF07F
#define CSIS_ERR_MASK1 0x00000078
#define CSIS_DMA_ERR_MASK 0x00F11000
#endif /* DBG_CSIISR */

#define PHY_CNT	2

/* FIXME: Move to DT or chip dependant file */
#define MAX_NUM_VOTF_VC				(2) /* number of vc channel can support VOTF */
#define MAX_NUM_DMA				(4) /* number of CSIS WDMA */

/* the total count of csis v5.3's regs */
enum is_hw_csi_reg_name {
	CSIS_R_CSIS_VERSION,
	CSIS_R_CSIS_CMN_CTRL,
	CSIS_R_CSIS_CLK_CTRL,
	CSIS_R_CSIS_INT_MSK0,
	CSIS_R_CSIS_INT_SRC0,
	CSIS_R_CSIS_INT_MSK1,
	CSIS_R_CSIS_INT_SRC1,
	CSIS_R_ISP_CONFIG_CH0,
	CSIS_R_ISP_RESOL_CH0,
	CSIS_R_ISP_SYNC_CH0,
	CSIS_R_ISP_CONFIG_CH1,
	CSIS_R_ISP_RESOL_CH1,
	CSIS_R_ISP_SYNC_CH1,
	CSIS_R_ISP_CONFIG_CH2,
	CSIS_R_ISP_RESOL_CH2,
	CSIS_R_ISP_SYNC_CH2,
	CSIS_R_ISP_CONFIG_CH3,
	CSIS_R_ISP_RESOL_CH3,
	CSIS_R_ISP_SYNC_CH3,
	CSIS_R_SDW_CONFIG_CH0,
	CSIS_R_SDW_RESOL_CH0,
	CSIS_R_SDW_SYNC_CH0,
	CSIS_R_SDW_CONFIG_CH1,
	CSIS_R_SDW_RESOL_CH1,
	CSIS_R_SDW_SYNC_CH1,
	CSIS_R_SDW_CONFIG_CH2,
	CSIS_R_SDW_RESOL_CH2,
	CSIS_R_SDW_SYNC_CH2,
	CSIS_R_SDW_CONFIG_CH3,
	CSIS_R_SDW_RESOL_CH3,
	CSIS_R_SDW_SYNC_CH3,
	CSIS_R_FRM_CNT_CH0,
	CSIS_R_FRM_CNT_CH1,
	CSIS_R_FRM_CNT_CH2,
	CSIS_R_FRM_CNT_CH3,
	CSIS_R_LINE_INTR_CH0,
	CSIS_R_LINE_INTR_CH1,
	CSIS_R_LINE_INTR_CH2,
	CSIS_R_LINE_INTR_CH3,
	CSIS_R_LRTE_CONFIG,
	CSIS_R_PHY_STATUS,
	CSIS_R_PHY_CMN_CTRL,
	CSIS_R_CSIS_UPD_SDW,
	CSIS_R_FS_INT_MSK,
	CSIS_R_FS_INT_SRC,
	CSIS_R_FE_INT_MSK,
	CSIS_R_FE_INT_SRC,
	CSIS_R_ERR_LOST_FS_MSK,
	CSIS_R_ERR_LOST_FS,
	CSIS_R_ERR_LOST_FE_MSK,
	CSIS_R_ERR_LOST_FE,
	CSIS_R_ERR_VRESOL_MSK,
	CSIS_R_ERR_VRESOL,
	CSIS_R_ERR_HRESOL_MSK,
	CSIS_R_ERR_HRESOL,
	CSIS_R_LINE_END_MSK,
	CSIS_R_LINE_END,
	CSIS_R_DBG_OPTION_SUITE,
	CSIS_REG_CNT,
};

static struct is_reg csi_regs[CSIS_REG_CNT] = {
	{0x0000, "CSIS_VERSION"},
	{0x0004, "CSIS_CMN_CTRL"},
	{0x0008, "CSIS_CLK_CTRL"},
	{0x0010, "CSIS_INT_MSK0"},
	{0x0014, "CSIS_INT_SRC0"},
	{0x0018, "CSIS_INT_MSK1"},
	{0x001C, "CSIS_INT_SRC1"},
	{0x0040, "ISP_CONFIG_CH0"},
	{0x0044, "ISP_RESOL_CH0"},
	{0x0048, "ISP_SYNC_CH0"},
	{0x0050, "ISP_CONFIG_CH1"},
	{0x0054, "ISP_RESOL_CH1"},
	{0x0058, "ISP_SYNC_CH1"},
	{0x0060, "ISP_CONFIG_CH2"},
	{0x0064, "ISP_RESOL_CH2"},
	{0x0068, "ISP_SYNC_CH2"},
	{0x0070, "ISP_CONFIG_CH3"},
	{0x0074, "ISP_RESOL_CH3"},
	{0x0078, "ISP_SYNC_CH3"},
	{0x0240, "SDW_CONFIG_CH0"},
	{0x0244, "SDW_RESOL_CH0"},
	{0x0248, "SDW_SYNC_CH0"},
	{0x0250, "SDW_CONFIG_CH1"},
	{0x0254, "SDW_RESOL_CH1"},
	{0x0258, "SDW_SYNC_CH1"},
	{0x0260, "SDW_CONFIG_CH2"},
	{0x0264, "SDW_RESOL_CH2"},
	{0x0268, "SDW_SYNC_CH2"},
	{0x0270, "SDW_CONFIG_CH3"},
	{0x0274, "SDW_RESOL_CH3"},
	{0x0278, "SDW_SYNC_CH3"},
	{0x0500, "FRM_CNT_CH0"},
	{0x0504, "FRM_CNT_CH1"},
	{0x0508, "FRM_CNT_CH2"},
	{0x050C, "FRM_CNT_CH3"},
	{0x0580, "LINE_INTR_CH0"},
	{0x0584, "LINE_INTR_CH1"},
	{0x0588, "LINE_INTR_CH2"},
	{0x058C, "LINE_INTR_CH3"},
	{0x0600, "LRTE_CONFIG"},
	{0x0700, "PHY_STATUS"},
	{0x0704, "PHY_CMN_CTRL"},
	{0x000C, "CSIS_UPD_SDW"},
	{0x0020, "FS_INT_MSK"},
	{0x0024, "FS_INT_SRC"},
	{0x0028, "FE_INT_MSK"},
	{0x002C, "FE_INT_SRC"},
	{0x0610, "ERR_LOST_FS_MSK"},
	{0x0614, "ERR_LOST_FS"},
	{0x0618, "ERR_LOST_FE_MSK"},
	{0x061C, "ERR_LOST_FE"},
	{0x0620, "ERR_VRESOL_MSK"},
	{0x0624, "ERR_VRESOL"},
	{0x0628, "ERR_HRESOL_MSK"},
	{0x062C, "ERR_HRESOL"},
	{0x0630, "LINE_END_MSK"},
	{0x0634, "LINE_END"},
	{0x0690, "DBG_OPTION_SUITE"},
};

/* the total count of the fields of csis v5.3's reg */
enum is_hw_csi_reg_field {
	CSIS_F_MAJOR,
	CSIS_F_MINOR,
	CSIS_F_REVISION,
	CSIS_F_DERIVATIVE,
	CSIS_F_PHY_SEL,
	CSIS_F_QCHANNEL_EN,
	CSIS_F_DESKEW_LEVEL,
	CSIS_F_INTERLEAVE_MODE,
	CSIS_F_LANE_NUMBER,
	CSIS_F_DESCRAMBLE_EN,
	CSIS_F_UPDATE_SHADOW_CTRL,
	CSIS_F_SW_RESET,
	CSIS_F_CSI_EN,
	CSIS_F_CLKGATE_TRAIL,
	CSIS_F_CLKGATE_EN,
	CSIS_F_MSK_EVENBEFORE,
	CSIS_F_MSK_EVENAFTER,
	CSIS_F_MSK_ODDBEFORE,
	CSIS_F_MSK_ODDAFTER,
	CSIS_F_MSK_ERR_SOT_HS,
	CSIS_F_MSK_ERR_OVER,
	CSIS_F_MSK_ERR_WRONG_CFG,
	CSIS_F_MSK_ERR_ECC,
	CSIS_F_MSK_ERR_CRC_DPHY,
	CSIS_F_MSK_ERR_ID,
	CSIS_F_MSK_ERRSOTSYNCHS,
	CSIS_F_MSK_RXINVALIDCODEHS,
	CSIS_F_MSK_MAL_CRC,
	CSIS_F_MSK_ERR_CRC_CPHY,
	CSIS_F_EVENBEFORE,
	CSIS_F_EVENAFTER,
	CSIS_F_ODDBEFORE,
	CSIS_F_ODDAFTER,
	CSIS_F_ERR_SOT_HS,
	CSIS_F_ERR_OVER,
	CSIS_F_ERR_WRONG_CFG,
	CSIS_F_ERR_ECC,
	CSIS_F_ERR_CRC_DPHY,
	CSIS_F_ERR_ID,
	CSIS_F_ERRSOTSYNCHS,
	CSIS_F_RXINVALIDCODEHS,
	CSIS_F_MAL_CRC,
	CSIS_F_ERR_CRC_CPHY,
	CSIS_F_MSK_VRESOL_MISMATCH,
	CSIS_F_MSK_HRESOL_MISMATCH,
	CSIS_F_MSK_LINE_END,
	CSIS_F_MSK_ERR_LOST_FS,
	CSIS_F_MSK_ERR_LOST_FE,
	CSIS_F_MSK_FRAMESTART,
	CSIS_F_MSK_FRAMEEND,
	CSIS_F_VRESOL_MISMATCH,
	CSIS_F_HRESOL_MISMATCH,
	CSIS_F_LINE_END,
	CSIS_F_ERR_LOST_FS,
	CSIS_F_ERR_LOST_FE,
	CSIS_F_FRAMESTART,
	CSIS_F_FRAMEEND,
	CSIS_F_PIXEL_MODE,
	CSIS_F_POTF_ONLY,
	CSIS_F_RGB_SWAP,
	CSIS_F_DECOMP_PREDICT,
	CSIS_F_DECOMP_EN,
	CSIS_F_DATAFORMAT,
	CSIS_F_VIRTUAL_CHANNEL,
	CSIS_F_VRESOL,
	CSIS_F_HRESOL,
	CSIS_F_HSYNC_LINTV,
	CSIS_F_PIXEL_MODE_SDW,
	CSIS_F_POTF_ONLY_SDW,
	CSIS_F_RGB_SWAP_SDW,
	CSIS_F_DECOMP_PREDICT_SDW,
	CSIS_F_DECOMP_EN_SDW,
	CSIS_F_DATAFORMAT_SDW,
	CSIS_F_VRESOL_SDW,
	CSIS_F_HRESOL_SDW,
	CSIS_F_HSYNC_LINTV_SDW,
	CSIS_F_FRM_CNT_CH0,
	CSIS_F_FRM_CNT_CH1,
	CSIS_F_FRM_CNT_CH2,
	CSIS_F_FRM_CNT_CH3,
	CSIS_F_LINE_INTR_CH_N,
	CSIS_F_EPD_EN,
	CSIS_F_EPD_SP_SPACERS,
	CSIS_F_D_PHY_EPD_OPTION,
	CSIS_F_EPD_LP_SPACERS,
	CSIS_F_PACKED_PIXEL_MODE,
	CSIS_F_ULPSDAT,
	CSIS_F_STOPSTATEDAT,
	CSIS_F_ULPSCLK,
	CSIS_F_STOPSTATECLK,
	CSIS_F_HSSETTLE,
	CSIS_F_S_CLKSETTLECTL,
	CSIS_F_S_BYTE_CLK_ENABLE,
	CSIS_F_S_DPDN_SWAP_CLK,
	CSIS_F_S_DPDN_SWAP_DAT,
	CSIS_F_ENABLE_DAT,
	CSIS_F_ENABLE_CLK,
	CSIS_F_UPDATE_SHADOW,
	CSIS_F_MSK_FRAMESTART_CH,
	CSIS_F_FRAMESTART_CH,
	CSIS_F_MSK_FRAMEEND_CH,
	CSIS_F_FRAMEEND_CH,
	CSIS_F_MSK_ERR_LOST_FS_CH,
	CSIS_F_ERR_LOST_FS_CH,
	CSIS_F_MSK_ERR_LOST_FE_CH,
	CSIS_F_ERR_LOST_FE_CH,
	CSIS_F_MSK_VRESOL_MISMATCH_CH,
	CSIS_F_VRESOL_MISMATCH_CH,
	CSIS_F_MSK_HRESOL_MISMATCH_CH,
	CSIS_F_HRESOL_MISMATCH_CH,
	CSIS_F_MSK_LINE_END_CH,
	CSIS_F_LINE_END_CH,
	CSIS_F_DBG_PIXEL_ALIGN_EN,
	CSIS_REG_FIELD_CNT,
};

static struct is_field csi_fields[CSIS_REG_FIELD_CNT] = {
/* field_name, start_bit, bit_width, type, reset */
	{"MAJOR", 24, 8, RW, 0},
	{"MINOR", 16, 8, RW, 0},
	{"REVISION", 8, 8, RW, 0},
	{"DERIVATIVE", 0, 8, RW, 0},
	{"PHY_SEL", 21, 1, RW, 0},
	{"QCHANNEL_EN", 20, 1, RW, 0},
	{"DESKEW_LEVEL", 13, 3, RW, 2},
	{"INTERLEAVE_MODE", 10, 2, RW, 0},
	{"LANE_NUMBER", 8, 2, RW, 0},
	{"DESCRAMBLE_EN", 3, 1, RW, 0},
	{"UPDATE_SHADOW_CTRL", 2, 1, RW, 0},
	{"SW_RESET", 1, 1, WO, 0},
	{"CSI_EN", 0, 1, RW, 0},
	{"CLKGATE_TRAIL", 16, 4, RW, 0},
	{"CLKGATE_EN", 4, 1, RW, 1},
	{"MSK_EVENBEFORE", 31, 1, RW, 0},
	{"MSK_EVENAFTER", 30, 1, RW, 0},
	{"MSK_ODDBEFORE", 29, 1, RW, 0},
	{"MSK_ODDAFTER", 28, 1, RW, 0},
	{"MSK_ERR_SOT_HS", 16, 4, RW, 0},
	{"MSK_ERR_OVER", 4, 1, RW, 0},
	{"MSK_ERR_WRONG_CFG", 3, 1, RW, 0},
	{"MSK_ERR_ECC", 2, 1, RW, 0},
	{"MSK_ERR_CRC_DPHY", 1, 1, RW, 0},
	{"MSK_ERR_ID", 0, 1, RW, 0},
	{"MSK_ERRSOTSYNCHS", 20, 4, RW, 0},
	{"MSK_RXINVALIDCODEHS", 12, 4, RW, 0},
	{"MSK_MAL_CRC", 6, 1, RW, 0},
	{"MSK_ERR_CRC_CPHY", 5, 1, RW, 0},
	{"EVENBEFORE", 31, 1, RW, 0},
	{"EVENAFTER", 30, 1, RW, 0},
	{"ODDBEFORE", 29, 1, RW, 0},
	{"ODDAFTER", 28, 1, RW, 0},
	{"ERR_SOT_HS", 16, 4, RW, 0},
	{"ERR_OVER", 4, 1, RW, 0},
	{"ERR_WRONG_CFG", 3, 1, RW, 0},
	{"ERR_ECC", 2, 1, RW, 0},
	{"ERR_CRC_DPHY", 1, 1, RW, 0},
	{"ERR_ID", 0, 1, RW, 0},
	{"ERRSOTSYNCHS", 20, 4, RW, 0},
	{"RXINVALIDCODEHS", 12, 4, RW, 0},
	{"MAL_CRC", 6, 1, RW, 0},
	{"ERR_CRC_CPHY", 5, 1, RW, 0},
	{"MSK_VRESOL_MISMATCH", 6, 1, RW, 0},
	{"MSK_HRESOL_MISMATCH", 5, 1, RW, 0},
	{"MSK_LINE_END", 0, 1, RW, 0},
	{"MSK_ERR_LOST_FS", 4, 1, RW, 0},
	{"MSK_ERR_LOST_FE", 3, 1, RW, 0},
	{"MSK_FRAMESTART", 2, 1, RW, 0},
	{"MSK_FRAMEEND", 1, 1, RW, 0},
	{"VRESOL_MISMATCH", 6, 1, RW, 0},
	{"HRESOL_MISMATCH", 5, 1, RW, 0},
	{"LINE_END", 0, 1, RW, 0},
	{"ERR_LOST_FS", 4, 1, RW, 0},
	{"ERR_LOST_FE", 3, 1, RW, 0},
	{"FRAMESTART", 2, 1, RW, 0},
	{"FRAMEEND", 1, 1, RW, 0},
	{"PIXEL_MODE", 12, 2, RW, 0},
	{"POTF_ONLY", 11, 1, RW, 0},
	{"RGB_SWAP", 10, 1, RW, 0},
	{"DECOMP_PREDICT", 9, 1, RW, 0},
	{"DECOMP_EN", 8, 1, RW, 0},
	{"DATAFORMAT", 2, 6, RW, 0x3F},
	{"VIRTUAL_CHANNEL", 16, 5, RW, 0},
	{"VRESOL", 16, 16, RW, 0x8000},
	{"HRESOL", 0, 16, RW, 0x8000},
	{"HSYNC_LINTV", 18, 6, RW, 0},
	{"PIXEL_MODE_SDW", 12, 2, RO, 0},
	{"POTF_ONLY_SDW", 11, 1, RO, 0},
	{"RGB_SWAP_SDW", 10, 1, RO, 0},
	{"DECOMP_PREDICT_SDW", 9, 1, RO, 0},
	{"DECOMP_EN_SDW", 8, 1, RO, 0},
	{"DATAFORMAT_SDW", 2, 6, RO, 0x3F},
	{"VRESOL_SDW", 16, 16, RO, 0x8000},
	{"HRESOL_SDW", 0, 16, RO, 0x8000},
	{"HSYNC_LINTV_SDW", 18, 6, RO, 0},
	{"FRM_CNT_CH0", 0, 32, RW, 0},
	{"FRM_CNT_CH1", 0, 32, RW, 0},
	{"FRM_CNT_CH2", 0, 32, RW, 0},
	{"FRM_CNT_CH3", 0, 32, RW, 0},
	{"LINE_INTR_CH_N", 0, 32, RW, 0},
	{"EPD_EN", 31, 1, RW, 0},
	{"EPD_SP_SPACERS", 16, 15, RW, 0},
	{"D_PHY_EPD_OPTION", 15, 1, RW, 0},
	{"EPD_LP_SPACERS", 0, 15, RW, 0},
	{"PACKED_PIXEL_MODE", 23, 1, RW, 0},
	{"ULPSDAT", 8, 4, RO, 0},
	{"STOPSTATEDAT", 4, 4, RO, 0xF},
	{"ULPSCLK", 1, 1, RO, 0},
	{"STOPSTATECLK", 0, 1, RO, 1},
	{"HSSETTLE", 24, 8, RW, 0},
	{"S_CLKSETTLECTL", 16, 8, RW, 0},
	{"S_BYTE_CLK_ENABLE", 7, 1, RW, 0},
	{"S_DPDN_SWAP_CLK", 6, 1, RW, 0},
	{"S_DPDN_SWAP_DAT", 5, 1, RW, 0},
	{"ENABLE_DAT", 1, 4, RW, 0},
	{"ENABLE_CLK", 0, 1, RW, 0},
	{"UPDATE_SHADOW", 0, 4, RW, 0},
	{"MSK_FRAMESTART_CH", 0, 4, RW, 0xF},
	{"FRAMESTART_CH", 0, 4, RW, 0},
	{"MSK_FRAMEEND_CH", 0, 4, RW, 0XF},
	{"FRAMEEND_CH", 0, 4, RW, 0},
	{"MSK_ERR_LOST_FS_CH", 0, 4, RW, 0xF},
	{"ERR_LOST_FS_CH", 0, 4, RW, 0},
	{"MSK_ERR_LOST_FE_CH", 0, 4, RW, 0xF},
	{"ERR_LOST_FE_CH", 0, 4, RW, 0},
	{"MSK_VRESOL_MISMATCH_CH", 0, 4, RW, 0xF},
	{"VRESOL_MISMATCH_CH", 0, 4, RW, 0},
	{"MSK_HRESOL_MISMATCH_CH", 0, 4, RW, 0xF},
	{"HRESOL_MISMATCH_CH", 0, 4, RW, 0},
	{"MSK_LINE_END_CH", 0, 4, RW, 0xF},
	{"LINE_END_CH", 0, 4, RW, 0},
	{"DBG_PIXEL_ALIGN_EN", 23, 1, RW, 0},
};

/* CSISx4 VC DMA */
enum is_hw_csi_vcdma_reg_name {
	CSIS_R_DMA0_CTRL,
	CSIS_R_DMA0_FMT,
	CSIS_R_DMA0_SKIP,
	CSIS_R_DMA0_SKIP_SEQ,
	CSIS_R_DMA0_ADDR1,
	CSIS_R_DMA0_ADDR2,
	CSIS_R_DMA0_ADDR3,
	CSIS_R_DMA0_ADDR4,
	CSIS_R_DMA0_ADDR5,
	CSIS_R_DMA0_ADDR6,
	CSIS_R_DMA0_ADDR7,
	CSIS_R_DMA0_ADDR8,
	CSIS_R_DMA0_ADDR9,
	CSIS_R_DMA0_ADDR10,
	CSIS_R_DMA0_ADDR11,
	CSIS_R_DMA0_ADDR12,
	CSIS_R_DMA0_ADDR13,
	CSIS_R_DMA0_ADDR14,
	CSIS_R_DMA0_ADDR15,
	CSIS_R_DMA0_ADDR16,
	CSIS_R_DMA0_ADDR17,
	CSIS_R_DMA0_ADDR18,
	CSIS_R_DMA0_ADDR19,
	CSIS_R_DMA0_ADDR20,
	CSIS_R_DMA0_ADDR21,
	CSIS_R_DMA0_ADDR22,
	CSIS_R_DMA0_ADDR23,
	CSIS_R_DMA0_ADDR24,
	CSIS_R_DMA0_ADDR25,
	CSIS_R_DMA0_ADDR26,
	CSIS_R_DMA0_ADDR27,
	CSIS_R_DMA0_ADDR28,
	CSIS_R_DMA0_ADDR29,
	CSIS_R_DMA0_ADDR30,
	CSIS_R_DMA0_ADDR31,
	CSIS_R_DMA0_ADDR32,
	CSIS_R_DMA0_ACT_CTRL,
	CSIS_R_DMA0_ACT_FRAMECNT_SEQ,
	CSIS_R_DMA0_ACT_FMT,
	CSIS_R_DMA0_ACT_SKIP,
	CSIS_R_DMA0_ACT_SKIP_SEQ,
	CSIS_R_DMA0_RESOL,
	CSIS_R_DMA0_FCNTSEQ,
	CSIS_R_DMA0_FCNTSEQ_STAT,
	CSIS_R_DMA0_FRO_FRM,
	CSIS_R_DMA0_SLC_PROP,
	CSIS_R_DMA0_SECURITY0,
	CSIS_R_DMA0_SECURITY1,
	CSIS_R_DMA0_SECURITY2,
	CSIS_R_DMA0_SECURITY3,
	CSIS_VCDMA_REG_CNT
};

static struct is_reg csi_vcdma_regs[CSIS_VCDMA_REG_CNT] = {
	{0x0000, "DMA0_CTRL"},
	{0x0004, "DMA0_FMT"},
	{0x0008, "DMA0_SKIP"},
	{0x000C, "DMA0_SKIP_SEQ"},
	{0x0010, "DMA0_ADDR1"},
	{0x0014, "DMA0_ADDR2"},
	{0x0018, "DMA0_ADDR3"},
	{0x001C, "DMA0_ADDR4"},
	{0x0020, "DMA0_ADDR5"},
	{0x0024, "DMA0_ADDR6"},
	{0x0028, "DMA0_ADDR7"},
	{0x002C, "DMA0_ADDR8"},
	{0x0030, "DMA0_ADDR9"},
	{0x0034, "DMA0_ADDR10"},
	{0x0038, "DMA0_ADDR11"},
	{0x003C, "DMA0_ADDR12"},
	{0x0040, "DMA0_ADDR13"},
	{0x0044, "DMA0_ADDR14"},
	{0x0048, "DMA0_ADDR15"},
	{0x004C, "DMA0_ADDR16"},
	{0x0050, "DMA0_ADDR17"},
	{0x0054, "DMA0_ADDR18"},
	{0x0058, "DMA0_ADDR19"},
	{0x005C, "DMA0_ADDR20"},
	{0x0060, "DMA0_ADDR21"},
	{0x0064, "DMA0_ADDR22"},
	{0x0068, "DMA0_ADDR23"},
	{0x006C, "DMA0_ADDR24"},
	{0x0070, "DMA0_ADDR25"},
	{0x0074, "DMA0_ADDR26"},
	{0x0078, "DMA0_ADDR27"},
	{0x007C, "DMA0_ADDR28"},
	{0x0080, "DMA0_ADDR29"},
	{0x0084, "DMA0_ADDR30"},
	{0x0088, "DMA0_ADDR31"},
	{0x008C, "DMA0_ADDR32"},
	{0x0090, "DMA0_ACT_CTRL"},
	{0x0094, "DMA0_ACT_FRAMECNT_SEQ"},
	{0x0098, "DMA0_ACT_FMT"},
	{0x009C, "DMA0_ACT_SKIP"},
	{0x00A0, "DMA0_ACT_SKIP_SEQ"},
	{0x00A4, "DMA0_RESOL"},
	{0x00B0, "DMA0_FCNTSEQ"},
	{0x00B4, "DMA0_FCNTSEQ_STAT"},
	{0x00B8, "DMA0_FRO_FRM"},
	{0x00C0, "DMA0_SLC_PROP"},
	{0x00D0, "DMA0_SECURITY0"},
	{0x00D4, "DMA0_SECURITY1"},
	{0x00D8, "DMA0_SECURITY2"},
	{0x00DC, "DMA0_SECURITY3"},
};

enum is_hw_csi_vcdma_reg_field {
	CSIS_F_DMA_N_UPDT_SKIPPTR,
	CSIS_F_DMA_N_UPDT_FRAMEPTR,
	CSIS_F_DMA_N_UPDT_PTR_EN,
	CSIS_F_DMA_N_ENABLE,
	CSIS_F_DMA_N_DIM,
	CSIS_F_DMA_N_BYTESWAP,
	CSIS_F_DMA_N_DATAFORMAT,
	CSIS_F_DMA_N_SKIP_EN,
	CSIS_F_DMA_N_SKIP_TURNPTR,
	CSIS_F_DMA_N_SKIP_SEQ,
	CSIS_F_DMA_N_ADDR1,
	CSIS_F_DMA_N_ADDR2,
	CSIS_F_DMA_N_ADDR3,
	CSIS_F_DMA_N_ADDR4,
	CSIS_F_DMA_N_ADDR5,
	CSIS_F_DMA_N_ADDR6,
	CSIS_F_DMA_N_ADDR7,
	CSIS_F_DMA_N_ADDR8,
	CSIS_F_DMA_N_ADDR9,
	CSIS_F_DMA_N_ADDR10,
	CSIS_F_DMA_N_ADDR11,
	CSIS_F_DMA_N_ADDR12,
	CSIS_F_DMA_N_ADDR13,
	CSIS_F_DMA_N_ADDR14,
	CSIS_F_DMA_N_ADDR15,
	CSIS_F_DMA_N_ADDR16,
	CSIS_F_DMA_N_ADDR17,
	CSIS_F_DMA_N_ADDR18,
	CSIS_F_DMA_N_ADDR19,
	CSIS_F_DMA_N_ADDR20,
	CSIS_F_DMA_N_ADDR21,
	CSIS_F_DMA_N_ADDR22,
	CSIS_F_DMA_N_ADDR23,
	CSIS_F_DMA_N_ADDR24,
	CSIS_F_DMA_N_ADDR25,
	CSIS_F_DMA_N_ADDR26,
	CSIS_F_DMA_N_ADDR27,
	CSIS_F_DMA_N_ADDR28,
	CSIS_F_DMA_N_ADDR29,
	CSIS_F_DMA_N_ADDR30,
	CSIS_F_DMA_N_ADDR31,
	CSIS_F_DMA_N_ADDR32,
	CSIS_F_ACTIVE_DMA_N_ABORTED,
	CSIS_F_ACTIVE_DMA_N_SKIPPTR,
	CSIS_F_ACTIVE_DMA_N_FRAMEPTR,
	CSIS_F_ACTIVE_DMA_N_ENABLE,
	CSIS_F_ACTIVE_DMA_N_FRAMECNT_SEQ,
	CSIS_F_ACTIVE_DMA_N_DIM,
	CSIS_F_ACTIVE_DMA_N_BYTESWAP,
	CSIS_F_ACTIVE_DMA_N_DATAFORMAT,
	CSIS_F_ACTIVE_DMA_N_SKIP_EN,
	CSIS_F_ACTIVE_DMA_N_SKIP_TURNPTR,
	CSIS_F_ACTIVE_DMA_N_SKIP_SEQ,
	CSIS_F_DMA_N_HRESOL,
	CSIS_F_DMA_N_FRAMECNT_SEQ,
	CSIS_F_DMA_N_FRAMECNT_BEFORE,
	CSIS_F_DMA_N_FRAMECNT_PRESENT,
	CSIS_F_DMA_N_CUR_FRO_FRM,
	CSIS_F_DMA_N_SLC_PROPERTY,
	CSIS_F_DMA_N_SEQID0_SECURITY,
	CSIS_F_DMA_N_SEQID1_SECURITY,
	CSIS_F_DMA_N_SEQID2_SECURITY,
	CSIS_F_DMA_N_SEQID3_SECURITY,
	CSIS_VCDMA_REG_FIELD_CNT
};

static struct is_field csi_vcdma_fields[CSIS_VCDMA_REG_FIELD_CNT] = {
/* field_name, start_bit, bit_width, type, reset */
	{"DMA_N_UPDT_SKIPPTR", 7, 5, WO, 0},
	{"DMA_N_UPDT_FRAMEPTR", 2, 5, WO, 0},
	{"DMA_N_UPDT_PTR_EN", 1, 1, WO, 0},
	{"DMA_N_ENABLE", 0, 1, RW, 0},
	{"DMA_N_DIM", 6, 1, RW, 0},
	{"DMA_N_BYTESWAP", 5, 1, RW, 0},
	{"DMA_N_DATAFORMAT", 0, 5, RW, 0},
	{"DMA_N_SKIP_EN", 31, 1, RW, 0},
	{"DMA_N_SKIP_TURNPTR", 16, 5, RW, 0},
	{"DMA_N_SKIP_SEQ", 0, 32, RW, 0},
	{"DMA_N_ADDR1", 0, 32, RW, 0},
	{"DMA_N_ADDR2", 0, 32, RW, 0},
	{"DMA_N_ADDR3", 0, 32, RW, 0},
	{"DMA_N_ADDR4", 0, 32, RW, 0},
	{"DMA_N_ADDR5", 0, 32, RW, 0},
	{"DMA_N_ADDR6", 0, 32, RW, 0},
	{"DMA_N_ADDR7", 0, 32, RW, 0},
	{"DMA_N_ADDR8", 0, 32, RW, 0},
	{"DMA_N_ADDR9", 0, 32, RW, 0},
	{"DMA_N_ADDR10", 0, 32, RW, 0},
	{"DMA_N_ADDR11", 0, 32, RW, 0},
	{"DMA_N_ADDR12", 0, 32, RW, 0},
	{"DMA_N_ADDR13", 0, 32, RW, 0},
	{"DMA_N_ADDR14", 0, 32, RW, 0},
	{"DMA_N_ADDR15", 0, 32, RW, 0},
	{"DMA_N_ADDR16", 0, 32, RW, 0},
	{"DMA_N_ADDR17", 0, 32, RW, 0},
	{"DMA_N_ADDR18", 0, 32, RW, 0},
	{"DMA_N_ADDR19", 0, 32, RW, 0},
	{"DMA_N_ADDR20", 0, 32, RW, 0},
	{"DMA_N_ADDR21", 0, 32, RW, 0},
	{"DMA_N_ADDR22", 0, 32, RW, 0},
	{"DMA_N_ADDR23", 0, 32, RW, 0},
	{"DMA_N_ADDR24", 0, 32, RW, 0},
	{"DMA_N_ADDR25", 0, 32, RW, 0},
	{"DMA_N_ADDR26", 0, 32, RW, 0},
	{"DMA_N_ADDR27", 0, 32, RW, 0},
	{"DMA_N_ADDR28", 0, 32, RW, 0},
	{"DMA_N_ADDR29", 0, 32, RW, 0},
	{"DMA_N_ADDR30", 0, 32, RW, 0},
	{"DMA_N_ADDR31", 0, 32, RW, 0},
	{"DMA_N_ADDR32", 0, 32, RW, 0},
	{"ACTIVE_DMA_N_ABORTED", 16, 1, RO, 0},
	{"ACTIVE_DMA_N_SKIPPTR", 7, 5, RO, 0},
	{"ACTIVE_DMA_N_FRAMEPTR", 2, 5, RO, 0x1F},
	{"ACTIVE_DMA_N_ENABLE", 0, 1, RO, 0},
	{"ACTIVE_DMA_N_FRAMECNT_SEQ", 0, 32, RO, 0xFFFFFFFF},
	{"ACTIVE_DMA_N_DIM", 6, 1, RO, 0},
	{"ACTIVE_DMA_N_BYTESWAP", 5, 1, RO, 0},
	{"ACTIVE_DMA_N_DATAFORMAT", 0, 5, RO, 0},
	{"ACTIVE_DMA_N_SKIP_EN", 31, 1, RO, 0},
	{"ACTIVE_DMA_N_SKIP_TURNPTR", 16, 5, RO, 0},
	{"ACTIVE_DMA_N_SKIP_SEQ", 0, 32, RO, 0},
	{"DMA_N_HRESOL", 0, 15, RW, 0},
	{"DMA_N_FRAMECNT_SEQ", 0, 32, RW, 0xFFFFFFFF},
	{"DMA_N_FRAMECNT_BEFORE", 8, 6, RO, 0},
	{"DMA_N_FRAMECNT_PRESENT", 0, 6, RO, 0},
	{"DMA_N_CUR_FRO_FRM", 0, 4, RW, 0},
	{"DMA_N_SLC_PROPERTY", 0, 10, RW, 0},
	{"DMA_N_SEQID0_SECURITY", 0, 1, RW, 0x1},
	{"DMA_N_SEQID1_SECURITY", 0, 1, RW, 0x1},
	{"DMA_N_SEQID2_SECURITY", 0, 1, RW, 0x1},
	{"DMA_N_SEQID3_SECURITY", 0, 1, RW, 0x1},
};

/* CSISx4 VC DMA Common */
enum is_hw_csi_vcdma_cmn_reg_name {
	CSIS_R_DMA_DATA_CTRL,
	CSIS_R_DMA_INT_MASK,
	CSIS_R_DMA_INT_SRC,
	CSIS_R_DMA_CRC_RESULT,
	CSIS_R_DMA_CRC_SEL,
	CSIS_R_DMA_CMN_CTRL,
	CSIS_R_DMA_ERR_CODE,
	CSIS_R_OTF_FORMAT,
	FRO_INT_FRAME_NUM,
	/* indicates both overflowed and overlapped frames */
	FRO_CH0_DROPPED_FRAME,
	FRO_CH1_DROPPED_FRAME,
	FRO_CH2_DROPPED_FRAME,
	FRO_CH3_DROPPED_FRAME,
	FRO_ABORTED_FRAME,
	CSIS_VCDMA_CMN_REG_CNT
};

static struct is_reg csi_vcdma_cmn_regs[CSIS_VCDMA_CMN_REG_CNT] = {
	{0x0000, "DMA_DATA_CTRL"},
	{0x0004, "DMA_INT_MASK"},
	{0x0008, "DMA_INT_SRC"},
	{0x000C, "DMA_CRC_RESULT"},
	{0x0010, "DMA_CRC_SEL"},
	{0x0014, "DMA_CMN_CTRL"},
	{0x0018, "DMA_ERR_CODE"},
	{0x001C, "OTF_FORMAT"},
	{0x0020, "FRO_INT_FRAME_NUM"},
	/* indicates both overflowed and overlapped frames */
	{0x0024, "FRO_CH0_DROPPED_FRAME"},
	{0x0028, "FRO_CH1_DROPPED_FRAME"},
	{0x002C, "FRO_CH2_DROPPED_FRAME"},
	{0x0030, "FRO_CH3_DROPPED_FRAME"},
	{0x0034, "FRO_ABORTED_FRAME"},
};

enum is_hw_csi_vcdma_cmn_reg_field {
	CSIS_F_DMA_INPUT_PATH_CH0,
	CSIS_F_MSK_DMA_FRAME_DROP,
	CSIS_F_MSK_DMA_OTF_OVERLAP,
	CSIS_F_MSK_DMA_ABORT_DONE,
	CSIS_F_MSK_DMA_ERROR,
	CSIS_F_MSK_DMA_FRM_END,
	CSIS_F_MSK_DMA_FRM_START,
	CSIS_F_MSK_DMA_LINE_END,
	CSIS_F_DMA_FRAME_DROP,
	CSIS_F_DMA_OTF_OVERLAP,
	CSIS_F_DMA_ABORT_DONE,
	CSIS_F_DMA_ERROR,
	CSIS_F_DMA_FRM_END,
	CSIS_F_DMA_FRM_START,
	CSIS_F_DMA_LINE_END,
	CSIS_F_DMA_CRC_RESULT,
	CSIS_F_DMA_CRC_SEL,
	CSIS_F_DMA_ABORT_REQ,
	CSIS_F_DMAFIFO_FULL,
	CSIS_F_OTF_FORMAT,
	CH3_FRAME_NUM,
	CH2_FRAME_NUM,
	CH1_FRAME_NUM,
	CH0_FRAME_NUM,
	/* indicates both overflowed and overlapped frames */
	DROPPED_FRAME_PTR,
	CSIS_VCDMA_CMN_REG_FIELD_CNT
};

static struct is_field csi_vcdma_cmn_fields[CSIS_VCDMA_CMN_REG_FIELD_CNT] = {
/* field_name, start_bit, bit_width, type, reset */
	{"DMA_INPUT_PATH_CH0", 0, 1, RW, 0},
	{"MSK_DMA_FRAME_DROP", 24, 4, RW, 0},
	{"MSK_DMA_OTF_OVERLAP", 20, 4, RW, 0},
	{"MSK_DMA_ABORT_DONE", 16, 1, RW, 0},
	{"MSK_DMA_ERROR", 12, 1, RW, 0},
	{"MSK_DMA_FRM_END", 8, 4, RW, 0},
	{"MSK_DMA_FRM_START", 4, 4, RW, 0},
	{"MSK_DMA_LINE_END", 0, 4, RW, 0},
	{"DMA_FRAME_DROP", 24, 4, RW, 0},
	{"DMA_OTF_OVERLAP", 20, 4, RW, 0},
	{"DMA_ABORT_DONE", 16, 1, RW, 0},
	{"DMA_ERROR", 12, 1, RW, 0},
	{"DMA_FRM_END", 8, 4, RW, 0},
	{"DMA_FRM_START", 4, 4, RW, 0},
	{"DMA_LINE_END", 0, 4, RW, 0},
	{"DMA_CRC_RESULT", 0, 32, RO, 0},
	{"DMA_CRC_SEL", 0, 2, RW, 0},
	{"DMA_ABORT_REQ", 0, 1, RW, 0},
	{"DMAFIFO_FULL", 0, 1, RO, 0},
	{"OTF_FORMAT", 0, 2, RW, 0},
	{"CH3_FRAME_NUM", 12, 4, RW, 0},
	{"CH2_FRAME_NUM", 8, 4, RW, 0},
	{"CH1_FRAME_NUM", 4, 4, RW, 0},
	{"CH0_FRAME_NUM", 0, 4, RW, 0},
	{"DROPPED_FRAME_PTR", 0, 16, RO, 0},
};

enum is_hw_csi_phy_reg_name {
	PHY_R_SC_GNR_CON0,
	PHY_R_SC_GNR_CON1,
	PHY_R_SC_ANA_CON0,
	PHY_R_SC_ANA_CON1,
	PHY_R_SC_ANA_CON2,
	PHY_R_SC_ANA_CON3,
	PHY_R_SC_TIME_CON0,
	PHY_R_SC_TIME_CON1,
	PHY_R_SD0_GNR_CON0,
	PHY_R_SD0_GNR_CON1,
	PHY_R_SD0_ANA_CON0,
	PHY_R_SD0_ANA_CON1,
	PHY_R_SD0_ANA_CON2,
	PHY_R_SD0_ANA_CON3,
	PHY_R_SD0_ANA_CON5,
	PHY_R_SD0_ANA_CON6,
	PHY_R_SD0_ANA_CON7,
	PHY_R_SD0_TIME_CON0,
	PHY_R_SD0_TIME_CON1,
	PHY_R_SD0_DESKEW_CON0,
	PHY_R_SD0_DESKEW_CON4,
	PHY_R_SD0_CRC_CON1,
	PHY_R_SD0_CRC_CON2,
	PHY_R_SD1_GNR_CON0,
	PHY_R_SD1_GNR_CON1,
	PHY_R_SD1_ANA_CON0,
	PHY_R_SD1_ANA_CON1,
	PHY_R_SD1_ANA_CON2,
	PHY_R_SD1_ANA_CON3,
	PHY_R_SD1_ANA_CON5,
	PHY_R_SD1_ANA_CON6,
	PHY_R_SD1_ANA_CON7,
	PHY_R_SD1_TIME_CON0,
	PHY_R_SD1_TIME_CON1,
	PHY_R_SD1_DESKEW_CON0,
	PHY_R_SD1_DESKEW_CON4,
	PHY_R_SD1_CRC_CON1,
	PHY_R_SD1_CRC_CON2,
	PHY_R_SD2_GNR_CON0,
	PHY_R_SD2_GNR_CON1,
	PHY_R_SD2_ANA_CON0,
	PHY_R_SD2_ANA_CON1,
	PHY_R_SD2_ANA_CON2,
	PHY_R_SD2_ANA_CON3,
	PHY_R_SD2_ANA_CON5,
	PHY_R_SD2_ANA_CON6,
	PHY_R_SD2_ANA_CON7,
	PHY_R_SD2_TIME_CON0,
	PHY_R_SD2_TIME_CON1,
	PHY_R_SD2_DESKEW_CON0,
	PHY_R_SD2_DESKEW_CON4,
	PHY_R_SD2_CRC_CON1,
	PHY_R_SD2_CRC_CON2,
	PHY_R_SD3_GNR_CON0,
	PHY_R_SD3_GNR_CON1,
	PHY_R_SD3_ANA_CON0,
	PHY_R_SD3_ANA_CON1,
	PHY_R_SD3_ANA_CON2,
	PHY_R_SD3_ANA_CON3,
	PHY_R_SD3_ANA_CON5,
	PHY_R_SD3_ANA_CON6,
	PHY_R_SD3_ANA_CON7,
	PHY_R_SD3_TIME_CON0,
	PHY_R_SD3_TIME_CON1,
	PHY_R_SD3_DESKEW_CON0,
	PHY_R_SD3_DESKEW_CON4,
	PHY_REG_CNT
};

static struct is_reg csi_phy_regs[PHY_CNT][CSI_ID_MAX][PHY_REG_CNT] = {
	{
		{
			{0x1300, "SC_GNR_CON0"},
			{0x1304, "SC_GNR_CON1"},
			{0x1308, "SC_ANA_CON0"},
			{0x130C, "SC_ANA_CON1"},
			{0x1310, "SC_ANA_CON2"},
			{0x1314, "SC_ANA_CON3"},
			{0x1330, "SC_TIME_CON0"},
			{0x1334, "SC_TIME_CON1"},
			{0x1400, "SD0_GNR_CON0"},
			{0x1404, "SD0_GNR_CON1"},
			{0x1408, "SD0_ANA_CON0"},
			{0x140C, "SD0_ANA_CON1"},
			{0x1410, "SD0_ANA_CON2"},
			{0x1414, "SD0_ANA_CON3"},
			{0x141C, "SD0_ANA_CON5"},
			{0x1420, "SD0_ANA_CON6"},
			{0x1424, "SD0_ANA_CON7"},
			{0x1430, "SD0_TIME_CON0"},
			{0x1434, "SD0_TIME_CON1"},
			{0x1440, "SD0_DESKEW_CON0"},
			{0x1450, "SD0_DESKEW_CON4"},
			{0x1464, "SD0_CRC_CON1"},
			{0x1468, "SD0_CRC_CON2"},
			{0x1500, "SD1_GNR_CON0"},
			{0x1504, "SD1_GNR_CON1"},
			{0x1508, "SD1_ANA_CON0"},
			{0x150C, "SD1_ANA_CON1"},
			{0x1510, "SD1_ANA_CON2"},
			{0x1514, "SD1_ANA_CON3"},
			{0x151C, "SD1_ANA_CON5"},
			{0x1520, "SD1_ANA_CON6"},
			{0x1524, "SD1_ANA_CON7"},
			{0x1530, "SD1_TIME_CON0"},
			{0x1534, "SD1_TIME_CON1"},
			{0x1540, "SD1_DESKEW_CON0"},
			{0x1550, "SD1_DESKEW_CON4"},
			{0x1564, "SD1_CRC_CON1"},
			{0x1568, "SD1_CRC_CON2"},
			{0x1600, "SD2_GNR_CON0"},
			{0x1604, "SD2_GNR_CON1"},
			{0x1608, "SD2_ANA_CON0"},
			{0x160C, "SD2_ANA_CON1"},
			{0x1610, "SD2_ANA_CON2"},
			{0x1614, "SD2_ANA_CON3"},
			{0x161C, "SD2_ANA_CON5"},
			{0x1620, "SD2_ANA_CON6"},
			{0x1624, "SD2_ANA_CON7"},
			{0x1630, "SD2_TIME_CON0"},
			{0x1634, "SD2_TIME_CON1"},
			{0x1640, "SD2_DESKEW_CON0"},
			{0x1650, "SD2_DESKEW_CON4"},
			{0x1664, "SD2_CRC_CON1"},
			{0x1668, "SD2_CRC_CON2"},
			{0x1700, "SD3_GNR_CON0"},
			{0x1704, "SD3_GNR_CON1"},
			{0x1708, "SD3_ANA_CON0"},
			{0x170C, "SD3_ANA_CON1"},
			{0x1710, "SD3_ANA_CON2"},
			{0x1714, "SD3_ANA_CON3"},
			{0x171C, "SD3_ANA_CON5"},
			{0x1720, "SD3_ANA_CON6"},
			{0x1724, "SD3_ANA_CON7"},
			{0x1730, "SD3_TIME_CON0"},
			{0x1734, "SD3_TIME_CON1"},
			{0x1740, "SD3_DESKEW_CON0"},
			{0x1750, "SD3_DESKEW_CON4"},
		},
		{
			{0x2B00, "SC_GNR_CON0"},
			{0x2B04, "SC_GNR_CON1"},
			{0x2B08, "SC_ANA_CON0"},
			{0x2B1C, "SC_ANA_CON1"},
			{0x2B10, "SC_ANA_CON2"},
			{0x2B14, "SC_ANA_CON3"},
			{0x2B30, "SC_TIME_CON0"},
			{0x2B34, "SC_TIME_CON1"},
			{0x2C00, "SD0_GNR_CON0"},
			{0x2C04, "SD0_GNR_CON1"},
			{0x2C08, "SD0_ANA_CON0"},
			{0x2C0C, "SD0_ANA_CON1"},
			{0x2C10, "SD0_ANA_CON2"},
			{0x2C14, "SD0_ANA_CON3"},
			{0x2C1C, "SD0_ANA_CON5"},
			{0x2C20, "SD0_ANA_CON6"},
			{0x2C24, "SD0_ANA_CON7"},
			{0x2C30, "SD0_TIME_CON0"},
			{0x2C34, "SD0_TIME_CON1"},
			{0x2C40, "SD0_DESKEW_CON0"},
			{0x2C50, "SD0_DESKEW_CON4"},
			{0x2C64, "SD0_CRC_CON1"},
			{0x2C68, "SD0_CRC_CON2"},
			{0x2D00, "SD1_GNR_CON0"},
			{0x2D04, "SD1_GNR_CON1"},
			{0x2D08, "SD1_ANA_CON0"},
			{0x2D0C, "SD1_ANA_CON1"},
			{0x2D10, "SD1_ANA_CON2"},
			{0x2D14, "SD1_ANA_CON3"},
			{0x2D1C, "SD1_ANA_CON5"},
			{0x2D20, "SD1_ANA_CON6"},
			{0x2D24, "SD1_ANA_CON7"},
			{0x2D30, "SD1_TIME_CON0"},
			{0x2D34, "SD1_TIME_CON1"},
			{0x2D40, "SD1_DESKEW_CON0"},
			{0x2D50, "SD1_DESKEW_CON4"},
			{0x2D64, "SD1_CRC_CON1"},
			{0x2D68, "SD1_CRC_CON2"},
			{0x2E00, "SD2_GNR_CON0"},
			{0x2E04, "SD2_GNR_CON1"},
			{0x2E08, "SD2_ANA_CON0"},
			{0x2E0C, "SD2_ANA_CON1"},
			{0x2E10, "SD2_ANA_CON2"},
			{0x2E14, "SD2_ANA_CON3"},
			{0x2E1C, "SD2_ANA_CON5"},
			{0x2E20, "SD2_ANA_CON6"},
			{0x2E24, "SD2_ANA_CON7"},
			{0x2E30, "SD2_TIME_CON0"},
			{0x2E34, "SD2_TIME_CON1"},
			{0x2E40, "SD2_DESKEW_CON0"},
			{0x2E50, "SD2_DESKEW_CON4"},
			{0x2E64, "SD2_CRC_CON1"},
			{0x2E68, "SD2_CRC_CON2"},
			{0x2F00, "SD3_GNR_CON0"},
			{0x2F04, "SD3_GNR_CON1"},
			{0x2F08, "SD3_ANA_CON0"},
			{0x2F0C, "SD3_ANA_CON1"},
			{0x2F10, "SD3_ANA_CON2"},
			{0x2F14, "SD3_ANA_CON3"},
			{0x2F1C, "SD3_ANA_CON5"},
			{0x2F20, "SD3_ANA_CON6"},
			{0x2F24, "SD3_ANA_CON7"},
			{0x2F30, "SD3_TIME_CON0"},
			{0x2F34, "SD3_TIME_CON1"},
			{0x2F40, "SD3_DESKEW_CON0"},
			{0x2F50, "SD3_DESKEW_CON4"},
		},
		{
			{0x1B00, "SC_GNR_CON0"},
			{0x1B04, "SC_GNR_CON1"},
			{0x1B08, "SC_ANA_CON0"},
			{0x1B0C, "SC_ANA_CON1"},
			{0x1B10, "SC_ANA_CON2"},
			{0x1B14, "SC_ANA_CON3"},
			{0x1B30, "SC_TIME_CON0"},
			{0x1B34, "SC_TIME_CON1"},
			{0x1C00, "SD0_GNR_CON0"},
			{0x1C04, "SD0_GNR_CON1"},
			{0x1C08, "SD0_ANA_CON0"},
			{0x1C0C, "SD0_ANA_CON1"},
			{0x1C10, "SD0_ANA_CON2"},
			{0x1C14, "SD0_ANA_CON3"},
			{0x1C1C, "SD0_ANA_CON5"},
			{0x1C20, "SD0_ANA_CON6"},
			{0x1C24, "SD0_ANA_CON7"},
			{0x1C30, "SD0_TIME_CON0"},
			{0x1C34, "SD0_TIME_CON1"},
			{0x1C40, "SD0_DESKEW_CON0"},
			{0x1C50, "SD0_DESKEW_CON4"},
			{0x1C64, "SD0_CRC_CON1"},
			{0x1C68, "SD0_CRC_CON2"},
			{0x1D00, "SD1_GNR_CON0"},
			{0x1D04, "SD1_GNR_CON1"},
			{0x1D08, "SD1_ANA_CON0"},
			{0x1D0C, "SD1_ANA_CON1"},
			{0x1D10, "SD1_ANA_CON2"},
			{0x1D14, "SD1_ANA_CON3"},
			{0x1D1C, "SD1_ANA_CON5"},
			{0x1D20, "SD1_ANA_CON6"},
			{0x1D24, "SD1_ANA_CON7"},
			{0x1D30, "SD1_TIME_CON0"},
			{0x1D34, "SD1_TIME_CON1"},
			{0x1D40, "SD1_DESKEW_CON0"},
			{0x1D50, "SD1_DESKEW_CON4"},
			{0x1D64, "SD1_CRC_CON1"},
			{0x1D68, "SD1_CRC_CON2"},
			{0x1E00, "SD2_GNR_CON0"},
			{0x1E04, "SD2_GNR_CON1"},
			{0x1E08, "SD2_ANA_CON0"},
			{0x1E0C, "SD2_ANA_CON1"},
			{0x1E10, "SD2_ANA_CON2"},
			{0x1E14, "SD2_ANA_CON3"},
			{0x1E1C, "SD2_ANA_CON5"},
			{0x1E20, "SD2_ANA_CON6"},
			{0x1E24, "SD2_ANA_CON7"},
			{0x1E30, "SD2_TIME_CON0"},
			{0x1E34, "SD2_TIME_CON1"},
			{0x1E40, "SD2_DESKEW_CON0"},
			{0x1E50, "SD2_DESKEW_CON4"},
			{0x1E64, "SD2_CRC_CON1"},
			{0x1E68, "SD2_CRC_CON2"},
			{0x1F00, "SD3_GNR_CON0"},
			{0x1F04, "SD3_GNR_CON1"},
			{0x1F08, "SD3_ANA_CON0"},
			{0x1F0C, "SD3_ANA_CON1"},
			{0x1F10, "SD3_ANA_CON2"},
			{0x1F14, "SD3_ANA_CON3"},
			{0x1F1C, "SD3_ANA_CON5"},
			{0x1F20, "SD3_ANA_CON6"},
			{0x1F24, "SD3_ANA_CON7"},
			{0x1F30, "SD3_TIME_CON0"},
			{0x1F34, "SD3_TIME_CON1"},
			{0x1F40, "SD3_DESKEW_CON0"},
			{0x1F50, "SD3_DESKEW_CON4"},
		},
		{
			{0x3300, "SC_GNR_CON0"},
			{0x3304, "SC_GNR_CON1"},
			{0x3308, "SC_ANA_CON0"},
			{0x330C, "SC_ANA_CON1"},
			{0x3310, "SC_ANA_CON2"},
			{0x3314, "SC_ANA_CON3"},
			{0x3330, "SC_TIME_CON0"},
			{0x3334, "SC_TIME_CON1"},
			{0x3400, "SD0_GNR_CON0"},
			{0x3404, "SD0_GNR_CON1"},
			{0x3408, "SD0_ANA_CON0"},
			{0x340C, "SD0_ANA_CON1"},
			{0x3410, "SD0_ANA_CON2"},
			{0x3414, "SD0_ANA_CON3"},
			{0x341C, "SD0_ANA_CON5"},
			{0x3420, "SD0_ANA_CON6"},
			{0x3424, "SD0_ANA_CON7"},
			{0x3430, "SD0_TIME_CON0"},
			{0x3434, "SD0_TIME_CON1"},
			{0x3440, "SD0_DESKEW_CON0"},
			{0x3450, "SD0_DESKEW_CON4"},
			{0x3464, "SD0_CRC_CON1"},
			{0x3468, "SD0_CRC_CON2"},
			{0x3500, "SD1_GNR_CON0"},
			{0x3504, "SD1_GNR_CON1"},
			{0x3508, "SD1_ANA_CON0"},
			{0x350C, "SD1_ANA_CON1"},
			{0x3510, "SD1_ANA_CON2"},
			{0x3514, "SD1_ANA_CON3"},
			{0x351C, "SD1_ANA_CON5"},
			{0x3520, "SD1_ANA_CON6"},
			{0x3524, "SD1_ANA_CON7"},
			{0x3530, "SD1_TIME_CON0"},
			{0x3534, "SD1_TIME_CON1"},
			{0x3540, "SD1_DESKEW_CON0"},
			{0x3550, "SD1_DESKEW_CON4"},
			{0x3564, "SD1_CRC_CON1"},
			{0x3568, "SD1_CRC_CON2"},
			{0x3600, "SD2_GNR_CON0"},
			{0x3604, "SD2_GNR_CON1"},
			{0x3608, "SD2_ANA_CON0"},
			{0x360C, "SD2_ANA_CON1"},
			{0x3610, "SD2_ANA_CON2"},
			{0x3614, "SD2_ANA_CON3"},
			{0x361C, "SD2_ANA_CON5"},
			{0x3620, "SD2_ANA_CON6"},
			{0x3624, "SD2_ANA_CON7"},
			{0x3630, "SD2_TIME_CON0"},
			{0x3634, "SD2_TIME_CON1"},
			{0x3640, "SD2_DESKEW_CON0"},
			{0x3650, "SD2_DESKEW_CON4"},
			{0x3664, "SD2_CRC_CON1"},
			{0x3668, "SD2_CRC_CON2"},
			{0x3700, "SD3_GNR_CON0"},
			{0x3704, "SD3_GNR_CON1"},
			{0x3708, "SD3_ANA_CON0"},
			{0x370C, "SD3_ANA_CON1"},
			{0x3710, "SD3_ANA_CON2"},
			{0x3714, "SD3_ANA_CON3"},
			{0x371C, "SD3_ANA_CON5"},
			{0x3720, "SD3_ANA_CON6"},
			{0x3724, "SD3_ANA_CON7"},
			{0x3730, "SD3_TIME_CON0"},
			{0x3734, "SD3_TIME_CON1"},
			{0x3740, "SD3_DESKEW_CON0"},
			{0x3750, "SD3_DESKEW_CON4"},
		},
		{
			{0x2300, "SC_GNR_CON0"},
			{0x2304, "SC_GNR_CON1"},
			{0x2308, "SC_ANA_CON0"},
			{0x230C, "SC_ANA_CON1"},
			{0x2310, "SC_ANA_CON2"},
			{0x2314, "SC_ANA_CON3"},
			{0x2330, "SC_TIME_CON0"},
			{0x2334, "SC_TIME_CON1"},
			{0x2400, "SD0_GNR_CON0"},
			{0x2404, "SD0_GNR_CON1"},
			{0x2408, "SD0_ANA_CON0"},
			{0x240C, "SD0_ANA_CON1"},
			{0x2410, "SD0_ANA_CON2"},
			{0x2414, "SD0_ANA_CON3"},
			{0x241C, "SD0_ANA_CON5"},
			{0x2420, "SD0_ANA_CON6"},
			{0x2424, "SD0_ANA_CON7"},
			{0x2430, "SD0_TIME_CON0"},
			{0x2434, "SD0_TIME_CON1"},
			{0x2440, "SD0_DESKEW_CON0"},
			{0x2450, "SD0_DESKEW_CON4"},
			{0x2464, "SD0_CRC_CON1"},
			{0x2468, "SD0_CRC_CON2"},
			{0x2500, "SD1_GNR_CON0"},
			{0x2504, "SD1_GNR_CON1"},
			{0x2508, "SD1_ANA_CON0"},
			{0x250C, "SD1_ANA_CON1"},
			{0x2510, "SD1_ANA_CON2"},
			{0x2514, "SD1_ANA_CON3"},
			{0x251C, "SD1_ANA_CON5"},
			{0x2520, "SD1_ANA_CON6"},
			{0x2524, "SD1_ANA_CON7"},
			{0x2530, "SD1_TIME_CON0"},
			{0x2534, "SD1_TIME_CON1"},
			{0x2540, "SD1_DESKEW_CON0"},
			{0x2550, "SD1_DESKEW_CON4"},
			{0x2564, "SD1_CRC_CON1"},
			{0x2568, "SD1_CRC_CON2"},
			{0x2600, "SD2_GNR_CON0"},
			{0x2604, "SD2_GNR_CON1"},
			{0x2608, "SD2_ANA_CON0"},
			{0x260C, "SD2_ANA_CON1"},
			{0x2610, "SD2_ANA_CON2"},
			{0x2614, "SD2_ANA_CON3"},
			{0x261C, "SD2_ANA_CON5"},
			{0x2620, "SD2_ANA_CON6"},
			{0x2624, "SD2_ANA_CON7"},
			{0x2630, "SD2_TIME_CON0"},
			{0x2634, "SD2_TIME_CON1"},
			{0x2640, "SD2_DESKEW_CON0"},
			{0x2650, "SD2_DESKEW_CON4"},
			{0x2664, "SD2_CRC_CON1"},
			{0x2668, "SD2_CRC_CON2"},
			{0x2700, "SD3_GNR_CON0"},
			{0x2704, "SD3_GNR_CON1"},
			{0x2708, "SD3_ANA_CON0"},
			{0x270C, "SD3_ANA_CON1"},
			{0x2710, "SD3_ANA_CON2"},
			{0x2714, "SD3_ANA_CON3"},
			{0x271C, "SD3_ANA_CON5"},
			{0x2720, "SD3_ANA_CON6"},
			{0x2724, "SD3_ANA_CON7"},
			{0x2730, "SD3_TIME_CON0"},
			{0x2734, "SD3_TIME_CON1"},
			{0x2740, "SD3_DESKEW_CON0"},
			{0x2750, "SD3_DESKEW_CON4"},
		},
		{
			{0x3B00, "SC_GNR_CON0"},
			{0x3B04, "SC_GNR_CON1"},
			{0x3B08, "SC_ANA_CON0"},
			{0x3B0C, "SC_ANA_CON1"},
			{0x3B10, "SC_ANA_CON2"},
			{0x3B14, "SC_ANA_CON3"},
			{0x3B30, "SC_TIME_CON0"},
			{0x3B34, "SC_TIME_CON1"},
			{0x3C00, "SD0_GNR_CON0"},
			{0x3C04, "SD0_GNR_CON1"},
			{0x3C08, "SD0_ANA_CON0"},
			{0x3C0C, "SD0_ANA_CON1"},
			{0x3C10, "SD0_ANA_CON2"},
			{0x3C14, "SD0_ANA_CON3"},
			{0x3C1C, "SD0_ANA_CON5"},
			{0x3C20, "SD0_ANA_CON6"},
			{0x3C24, "SD0_ANA_CON7"},
			{0x3C30, "SD0_TIME_CON0"},
			{0x3C34, "SD0_TIME_CON1"},
			{0x3C40, "SD0_DESKEW_CON0"},
			{0x3C50, "SD0_DESKEW_CON4"},
			{0x3D00, "SD1_GNR_CON0"},
			{0x3D04, "SD1_GNR_CON1"},
			{0x3D08, "SD1_ANA_CON0"},
			{0x3D0C, "SD1_ANA_CON1"},
			{0x3D10, "SD1_ANA_CON2"},
			{0x3D14, "SD1_ANA_CON3"},
			{0x3D1C, "SD1_ANA_CON5"},
			{0x3D20, "SD1_ANA_CON6"},
			{0x3D24, "SD1_ANA_CON7"},
			{0x3D30, "SD1_TIME_CON0"},
			{0x3D34, "SD1_TIME_CON1"},
			{0x3D40, "SD1_DESKEW_CON0"},
			{0x3D50, "SD1_DESKEW_CON4"},
		},
	},
	{
		{
			{0x1300, "SC_GNR_CON0"},
			{0x1304, "SC_GNR_CON1"},
			{0x1308, "SC_ANA_CON0"},
			{0x130C, "SC_ANA_CON1"},
			{0x1310, "SC_ANA_CON2"},
			{0x1314, "SC_ANA_CON3"},
			{0x1330, "SC_TIME_CON0"},
			{0x1334, "SC_TIME_CON1"},
			{0x1400, "SD0_GNR_CON0"},
			{0x1404, "SD0_GNR_CON1"},
			{0x1408, "SD0_ANA_CON0"},
			{0x140C, "SD0_ANA_CON1"},
			{0x1410, "SD0_ANA_CON2"},
			{0x1414, "SD0_ANA_CON3"},
			{0x141C, "SD0_ANA_CON5"},
			{0x1420, "SD0_ANA_CON6"},
			{0x1424, "SD0_ANA_CON7"},
			{0x1430, "SD0_TIME_CON0"},
			{0x1434, "SD0_TIME_CON1"},
			{0x1440, "SD0_DESKEW_CON0"},
			{0x1450, "SD0_DESKEW_CON4"},
			{0x1464, "SD0_CRC_CON1"},
			{0x1468, "SD0_CRC_CON2"},
			{0x1500, "SD1_GNR_CON0"},
			{0x1504, "SD1_GNR_CON1"},
			{0x1508, "SD1_ANA_CON0"},
			{0x150C, "SD1_ANA_CON1"},
			{0x1510, "SD1_ANA_CON2"},
			{0x1514, "SD1_ANA_CON3"},
			{0x151C, "SD1_ANA_CON5"},
			{0x1520, "SD1_ANA_CON6"},
			{0x1524, "SD1_ANA_CON7"},
			{0x1530, "SD1_TIME_CON0"},
			{0x1534, "SD1_TIME_CON1"},
			{0x1540, "SD1_DESKEW_CON0"},
			{0x1550, "SD1_DESKEW_CON4"},
			{0x1564, "SD1_CRC_CON1"},
			{0x1568, "SD1_CRC_CON2"},
			{0x1600, "SD2_GNR_CON0"},
			{0x1604, "SD2_GNR_CON1"},
			{0x1608, "SD2_ANA_CON0"},
			{0x160C, "SD2_ANA_CON1"},
			{0x1610, "SD2_ANA_CON2"},
			{0x1614, "SD2_ANA_CON3"},
			{0x161C, "SD2_ANA_CON5"},
			{0x1620, "SD2_ANA_CON6"},
			{0x1624, "SD2_ANA_CON7"},
			{0x1630, "SD2_TIME_CON0"},
			{0x1634, "SD2_TIME_CON1"},
			{0x1640, "SD2_DESKEW_CON0"},
			{0x1650, "SD2_DESKEW_CON4"},
			{0x1664, "SD2_CRC_CON1"},
			{0x1668, "SD2_CRC_CON2"},
			{0x1700, "SD3_GNR_CON0"},
			{0x1704, "SD3_GNR_CON1"},
			{0x1708, "SD3_ANA_CON0"},
			{0x170C, "SD3_ANA_CON1"},
			{0x1710, "SD3_ANA_CON2"},
			{0x1714, "SD3_ANA_CON3"},
			{0x171C, "SD3_ANA_CON5"},
			{0x1720, "SD3_ANA_CON6"},
			{0x1724, "SD3_ANA_CON7"},
			{0x1730, "SD3_TIME_CON0"},
			{0x1734, "SD3_TIME_CON1"},
			{0x1740, "SD3_DESKEW_CON0"},
			{0x1750, "SD3_DESKEW_CON4"},
		},
		{
			{0x1B00, "SC_GNR_CON0"},
			{0x1B04, "SC_GNR_CON1"},
			{0x1B08, "SC_ANA_CON0"},
			{0x1B0C, "SC_ANA_CON1"},
			{0x1B10, "SC_ANA_CON2"},
			{0x1B14, "SC_ANA_CON3"},
			{0x1B30, "SC_TIME_CON0"},
			{0x1B34, "SC_TIME_CON1"},
			{0x1C00, "SD0_GNR_CON0"},
			{0x1C04, "SD0_GNR_CON1"},
			{0x1C08, "SD0_ANA_CON0"},
			{0x1C0C, "SD0_ANA_CON1"},
			{0x1C10, "SD0_ANA_CON2"},
			{0x1C14, "SD0_ANA_CON3"},
			{0x1C1C, "SD0_ANA_CON5"},
			{0x1C20, "SD0_ANA_CON6"},
			{0x1C24, "SD0_ANA_CON7"},
			{0x1C30, "SD0_TIME_CON0"},
			{0x1C34, "SD0_TIME_CON1"},
			{0x1C40, "SD0_DESKEW_CON0"},
			{0x1C50, "SD0_DESKEW_CON4"},
			{0x1C64, "SD0_CRC_CON1"},
			{0x1C68, "SD0_CRC_CON2"},
			{0x1D00, "SD1_GNR_CON0"},
			{0x1D04, "SD1_GNR_CON1"},
			{0x1D08, "SD1_ANA_CON0"},
			{0x1D0C, "SD1_ANA_CON1"},
			{0x1D10, "SD1_ANA_CON2"},
			{0x1D14, "SD1_ANA_CON3"},
			{0x1D1C, "SD1_ANA_CON5"},
			{0x1D20, "SD1_ANA_CON6"},
			{0x1D24, "SD1_ANA_CON7"},
			{0x1D30, "SD1_TIME_CON0"},
			{0x1D34, "SD1_TIME_CON1"},
			{0x1D40, "SD1_DESKEW_CON0"},
			{0x1D50, "SD1_DESKEW_CON4"},
			{0x1D64, "SD1_CRC_CON1"},
			{0x1D68, "SD1_CRC_CON2"},
			{0x1E00, "SD2_GNR_CON0"},
			{0x1E04, "SD2_GNR_CON1"},
			{0x1E08, "SD2_ANA_CON0"},
			{0x1E0C, "SD2_ANA_CON1"},
			{0x1E10, "SD2_ANA_CON2"},
			{0x1E14, "SD2_ANA_CON3"},
			{0x1E1C, "SD2_ANA_CON5"},
			{0x1E20, "SD2_ANA_CON6"},
			{0x1E24, "SD2_ANA_CON7"},
			{0x1E30, "SD2_TIME_CON0"},
			{0x1E34, "SD2_TIME_CON1"},
			{0x1E40, "SD2_DESKEW_CON0"},
			{0x1E50, "SD2_DESKEW_CON4"},
			{0x1E64, "SD2_CRC_CON1"},
			{0x1E68, "SD2_CRC_CON2"},
			{0x1F00, "SD3_GNR_CON0"},
			{0x1F04, "SD3_GNR_CON1"},
			{0x1F08, "SD3_ANA_CON0"},
			{0x1F0C, "SD3_ANA_CON1"},
			{0x1F10, "SD3_ANA_CON2"},
			{0x1F14, "SD3_ANA_CON3"},
			{0x1F1C, "SD3_ANA_CON5"},
			{0x1F20, "SD3_ANA_CON6"},
			{0x1F24, "SD3_ANA_CON7"},
			{0x1F30, "SD3_TIME_CON0"},
			{0x1F34, "SD3_TIME_CON1"},
			{0x1F40, "SD3_DESKEW_CON0"},
			{0x1F50, "SD3_DESKEW_CON4"},
		},
		{
			{0x2300, "SC_GNR_CON0"},
			{0x2304, "SC_GNR_CON1"},
			{0x2308, "SC_ANA_CON0"},
			{0x230C, "SC_ANA_CON1"},
			{0x2310, "SC_ANA_CON2"},
			{0x2314, "SC_ANA_CON3"},
			{0x2330, "SC_TIME_CON0"},
			{0x2334, "SC_TIME_CON1"},
			{0x2400, "SD0_GNR_CON0"},
			{0x2404, "SD0_GNR_CON1"},
			{0x2408, "SD0_ANA_CON0"},
			{0x240C, "SD0_ANA_CON1"},
			{0x2410, "SD0_ANA_CON2"},
			{0x2414, "SD0_ANA_CON3"},
			{0x241C, "SD0_ANA_CON5"},
			{0x2420, "SD0_ANA_CON6"},
			{0x2424, "SD0_ANA_CON7"},
			{0x2430, "SD0_TIME_CON0"},
			{0x2434, "SD0_TIME_CON1"},
			{0x2440, "SD0_DESKEW_CON0"},
			{0x2450, "SD0_DESKEW_CON4"},
			{0x2464, "SD0_CRC_CON1"},
			{0x2468, "SD0_CRC_CON2"},
			{0x2500, "SD1_GNR_CON0"},
			{0x2504, "SD1_GNR_CON1"},
			{0x2508, "SD1_ANA_CON0"},
			{0x250C, "SD1_ANA_CON1"},
			{0x2510, "SD1_ANA_CON2"},
			{0x2514, "SD1_ANA_CON3"},
			{0x251C, "SD1_ANA_CON5"},
			{0x2520, "SD1_ANA_CON6"},
			{0x2524, "SD1_ANA_CON7"},
			{0x2530, "SD1_TIME_CON0"},
			{0x2534, "SD1_TIME_CON1"},
			{0x2540, "SD1_DESKEW_CON0"},
			{0x2550, "SD1_DESKEW_CON4"},
			{0x2564, "SD1_CRC_CON1"},
			{0x2568, "SD1_CRC_CON2"},
			{0x2600, "SD2_GNR_CON0"},
			{0x2604, "SD2_GNR_CON1"},
			{0x2608, "SD2_ANA_CON0"},
			{0x260C, "SD2_ANA_CON1"},
			{0x2610, "SD2_ANA_CON2"},
			{0x2614, "SD2_ANA_CON3"},
			{0x261C, "SD2_ANA_CON5"},
			{0x2620, "SD2_ANA_CON6"},
			{0x2624, "SD2_ANA_CON7"},
			{0x2630, "SD2_TIME_CON0"},
			{0x2634, "SD2_TIME_CON1"},
			{0x2640, "SD2_DESKEW_CON0"},
			{0x2650, "SD2_DESKEW_CON4"},
			{0x2664, "SD2_CRC_CON1"},
			{0x2668, "SD2_CRC_CON2"},
			{0x2700, "SD3_GNR_CON0"},
			{0x2704, "SD3_GNR_CON1"},
			{0x2708, "SD3_ANA_CON0"},
			{0x270C, "SD3_ANA_CON1"},
			{0x2710, "SD3_ANA_CON2"},
			{0x2714, "SD3_ANA_CON3"},
			{0x271C, "SD3_ANA_CON5"},
			{0x2720, "SD3_ANA_CON6"},
			{0x2724, "SD3_ANA_CON7"},
			{0x2730, "SD3_TIME_CON0"},
			{0x2734, "SD3_TIME_CON1"},
			{0x2740, "SD3_DESKEW_CON0"},
			{0x2750, "SD3_DESKEW_CON4"},
		},
		{
			{0x2B00, "SC_GNR_CON0"},
			{0x2B04, "SC_GNR_CON1"},
			{0x2B08, "SC_ANA_CON0"},
			{0x2B0C, "SC_ANA_CON1"},
			{0x2B10, "SC_ANA_CON2"},
			{0x2B14, "SC_ANA_CON3"},
			{0x2B30, "SC_TIME_CON0"},
			{0x2B34, "SC_TIME_CON1"},
			{0x2C00, "SD0_GNR_CON0"},
			{0x2C04, "SD0_GNR_CON1"},
			{0x2C08, "SD0_ANA_CON0"},
			{0x2C0C, "SD0_ANA_CON1"},
			{0x2C10, "SD0_ANA_CON2"},
			{0x2C14, "SD0_ANA_CON3"},
			{0x2C1C, "SD0_ANA_CON5"},
			{0x2C20, "SD0_ANA_CON6"},
			{0x2C24, "SD0_ANA_CON7"},
			{0x2C30, "SD0_TIME_CON0"},
			{0x2C34, "SD0_TIME_CON1"},
			{0x2C40, "SD0_DESKEW_CON0"},
			{0x2C50, "SD0_DESKEW_CON4"},
			{0x2D00, "SD1_GNR_CON0"},
			{0x2D04, "SD1_GNR_CON1"},
			{0x2D08, "SD1_ANA_CON0"},
			{0x2D0C, "SD1_ANA_CON1"},
			{0x2D10, "SD1_ANA_CON2"},
			{0x2D14, "SD1_ANA_CON3"},
			{0x2D1C, "SD1_ANA_CON5"},
			{0x2D20, "SD1_ANA_CON6"},
			{0x2D24, "SD1_ANA_CON7"},
			{0x2D30, "SD1_TIME_CON0"},
			{0x2D34, "SD1_TIME_CON1"},
			{0x2D40, "SD1_DESKEW_CON0"},
			{0x2D50, "SD1_DESKEW_CON4"},
		},
		{
			{0x3B00, "SC_GNR_CON0"},
			{0x3B04, "SC_GNR_CON1"},
			{0x3B08, "SC_ANA_CON0"},
			{0x3B0C, "SC_ANA_CON1"},
			{0x3B10, "SC_ANA_CON2"},
			{0x3B14, "SC_ANA_CON3"},
			{0x3B30, "SC_TIME_CON0"},
			{0x3B34, "SC_TIME_CON1"},
			{0x2E00, "SD0_GNR_CON0"},
			{0x2E04, "SD0_GNR_CON1"},
			{0x2E08, "SD0_ANA_CON0"},
			{0x2E0C, "SD0_ANA_CON1"},
			{0x2E10, "SD0_ANA_CON2"},
			{0x2E14, "SD0_ANA_CON3"},
			{0x2E1C, "SD0_ANA_CON5"},
			{0x2E20, "SD0_ANA_CON6"},
			{0x2E24, "SD0_ANA_CON7"},
			{0x2E30, "SD0_TIME_CON0"},
			{0x2E34, "SD0_TIME_CON1"},
			{0x2E40, "SD0_DESKEW_CON0"},
			{0x2E50, "SD0_DESKEW_CON4"},
			{0x2F00, "SD1_GNR_CON0"},
			{0x2F04, "SD1_GNR_CON1"},
			{0x2F08, "SD1_ANA_CON0"},
			{0x2F0C, "SD1_ANA_CON1"},
			{0x2F10, "SD1_ANA_CON2"},
			{0x2F14, "SD1_ANA_CON3"},
			{0x2F1C, "SD1_ANA_CON5"},
			{0x2F20, "SD1_ANA_CON6"},
			{0x2F24, "SD1_ANA_CON7"},
			{0x2F30, "SD1_TIME_CON0"},
			{0x2F34, "SD1_TIME_CON1"},
			{0x2F40, "SD1_DESKEW_CON0"},
			{0x2F50, "SD1_DESKEW_CON4"},
		}
	}
};

/* CSISx4 Common DMA */
enum is_hw_csi_dma_reg_name {
	CSIS_DMA_R_COMMON_DMA_AXI_ARB_PRI,
	CSIS_DMA_R_COMMON_DMA_CTRL,
	CSIS_DMA_R_COMMON_DMA_CLK_CTRL,
	CSIS_DMA_R_TEST_PATTERN_ON,		/* CSISX4 WDMA only */
	CSIS_DMA_R_TEST_PATTERN_CTRL,		/* CSISX4 WDMA only */
	CSIS_DMA_R_TEST_PATTERN_SIZE,		/* CSISX4 WDMA only */
	CSIS_DMA_R_VOTF_CFG_00,
	CSIS_DMA_R_VOTF_CFG_01,
	CSIS_DMA_R_VOTF_CFG_02,
	CSIS_DMA_R_VOTF_CFG_03,
	CSIS_DMA_R_VOTF_CFG_04,
	CSIS_DMA_R_VOTF_CFG_05,
	CSIS_DMA_R_VOTF_CFG_06,
	CSIS_DMA_R_VOTF_CFG_07,
	CSIS_DMA_R_SBWC_PATH_SEL,
	CSIS_DMA_R_FRO_CSIS_MODE,
	CSIS_DMA_R_CUE_FLAG,
	CSIS_DMA_R_CUE_FRAME_PTR,
	CSIS_DMA_R_FRO_CUR_FRAME_ID0,
	CSIS_DMA_R_FRO_CUR_FRAME_ID1,
	CSIS_DMA_R_FRO_PREV_FRAME_ID0,
	CSIS_DMA_R_FRO_PREV_FRAME_ID1,
	CSIS_DMA_R_DBG_ROL_EN,
	CSIS_DMA_R_DBG_MON_HW0,
	CSIS_DMA_R_DBG_MON_HW1,
	CSIS_DMA_R_DBG_MON_HW2,
	CSIS_DMA_R_DBG_MON_HW3,
	CSIS_DMA_R_DBG_MON_HW4,
	CSIS_DMA_R_DBG_MON_HW5,
	CSIS_DMA_R_DBG_MON_HW6,
	CSIS_DMA_R_DBG_MON_HW7,
	CSIS_DMA_R_DBG_MON_HW8,
	CSIS_DMA_R_DBG_MON_LAT0,
	CSIS_DMA_R_DBG_MON_LAT1,
	CSIS_DMA_R_DBG_MON_FIFO0,
	CSIS_DMA_R_DBG_MON_FIFO1,
	CSIS_DMA_R_DBG_MON_FIFO2,
	CSIS_DMA_R_DBG_MON_FIFO3,
	CSIS_DMA_R_DBG_MON_FIFO4,
	CSIS_DMA_R_DBG_MON_FIFO5,
	CSIS_DMA_R_DBG_MON_FIFO6,
	CSIS_DMA_R_DBG_MON_FIFO7,
	CSIS_DMA_R_DBG_MON_FIFO8,
	CSIS_DMA_R_DBG_MON_FIFO9,
	CSIS_DMA_R_DBG_MON_FIFO10,
	CSIS_DMA_R_DBG_MON_FIFO11,
	CSIS_DMA_REG_CNT,
};

static struct is_reg csi_dma_regs[CSIS_DMA_REG_CNT] = {
	{0x0004, "COMMON_DMA_AXI_ARB_PRI"},
	{0x0008, "COMMON_DMA_CTRL"},
	{0x0014, "COMMON_DMA_CLK_CTRL"},
	{0x0020, "TEST_PATTERN_ON"},		/* CSISX4 WDMA only */
	{0x0024, "TEST_PATTERN_CTRL"},		/* CSISX4 WDMA only */
	{0x0028, "TEST_PATTERN_SIZE"},		/* CSISX4 WDMA only */
	{0x002c, "VOTF_CFG_00"},
	{0x0030, "VOTF_CFG_01"},
	{0x0034, "VOTF_CFG_02"},
	{0x0038, "VOTF_CFG_03"},
	{0x003c, "VOTF_CFG_04"},
	{0x0040, "VOTF_CFG_05"},
	{0x0044, "VOTF_CFG_06"},
	{0x0048, "VOTF_CFG_07"},
	{0x0050, "SBWC_PATH_SEL"},
	{0x0060, "FRO_CSIS_MODE"},
	{0x0064, "CUE_FLAG"},
	{0x0068, "CUE_FRAME_PTR"},
	{0x006c, "FRO_CUR_FRAME_ID0"},
	{0x0070, "FRO_CUR_FRAME_ID1"},
	{0x0074, "FRO_PREV_FRAME_ID0"},
	{0x0078, "FRO_PREV_FRAME_ID1"},
	{0x0100, "DBG_ROL_EN"},
	{0x0104, "DBG_MON_HW0"},
	{0x0108, "DBG_MON_HW1"},
	{0x010C, "DBG_MON_HW2"},
	{0x0110, "DBG_MON_HW3"},
	{0x0114, "DBG_MON_HW4"},
	{0x0118, "DBG_MON_HW5"},
	{0x011C, "DBG_MON_HW6"},
	{0x0120, "DBG_MON_HW7"},
	{0x0124, "DBG_MON_HW8"},
	{0x0128, "DBG_MON_LAT0"},
	{0x012C, "DBG_MON_LAT1"},
	{0x0130, "DBG_MON_FIFO0"},
	{0x0134, "DBG_MON_FIFO1"},
	{0x0138, "DBG_MON_FIFO2"},
	{0x013C, "DBG_MON_FIFO3"},
	{0x0140, "DBG_MON_FIFO4"},
	{0x0144, "DBG_MON_FIFO5"},
	{0x0148, "DBG_MON_FIFO6"},
	{0x014C, "DBG_MON_FIFO7"},
	{0x0150, "DBG_MON_FIFO8"},
	{0x0154, "DBG_MON_FIFO9"},
	{0x0158, "DBG_MON_FIFO10"},
	{0x015C, "DBG_MON_FIFO11"},
};

enum is_hw_csi_dma_reg_field {
	CSIS_DMA_F_WDMA_AXI_FIXED_PRIOR,
	CSIS_DMA_F_DMA_AXI_FIXED_PRIOR_TYPE,
	CSIS_DMA_F_CORE_RESET,
	CSIS_DMA_F_Q_CHANNEL_EN,
	CSIS_DMA_F_IP_PROCESSING,
	CSIS_DMA_F_SW_RESET,
	CSIS_DMA_F_CLKGATE_OFF,
	CSIS_DMA_F_TESTPATTERN,			/* CSISX4 WDMA only */
	CSIS_DMA_F_PPCMODE,			/* CSISX4 WDMA only */
	CSIS_DMA_F_VBLANK,			/* CSISX4 WDMA only */
	CSIS_DMA_F_VTOHBLANK,			/* CSISX4 WDMA only */
	CSIS_DMA_F_HBLANK,			/* CSISX4 WDMA only */
	CSIS_DMA_F_HTOVBLANK,			/* CSISX4 WDMA only */
	CSIS_DMA_F_TP_VSIZE,			/* CSISX4 WDMA only */
	CSIS_DMA_F_TP_HSIZE,			/* CSISX4 WDMA only */
	CSIS_DMA_F_VOTF_EN,
	CSIS_DMA_F_VOTF_CH_SEL,
	CSIS_DMA_F_VOTF_BYTE,
	CSIS_DMA_F_SBWC_PATH_SEL1,
	CSIS_DMA_F_SBWC_PATH_SEL0,
	CSIS_DMA_F_FRO_CSIS_MODE,
	CSIS_DMA_F_FRO_CUE_FLAG_SET,
	CSIS_DMA_F_CUE_FRAME_PTR_CH3,
	CSIS_DMA_F_CUE_FRAME_PTR_CH2,
	CSIS_DMA_F_CUE_FRAME_PTR_CH1,
	CSIS_DMA_F_CUE_FRAME_PTR_CH0,
	CSIS_DMA_F_FRO_CUR_FRAME_ID7,
	CSIS_DMA_F_FRO_CUR_FRAME_ID6,
	CSIS_DMA_F_FRO_CUR_FRAME_ID5,
	CSIS_DMA_F_FRO_CUR_FRAME_ID4,
	CSIS_DMA_F_FRO_CUR_FRAME_ID3,
	CSIS_DMA_F_FRO_CUR_FRAME_ID2,
	CSIS_DMA_F_FRO_CUR_FRAME_ID1,
	CSIS_DMA_F_FRO_CUR_FRAME_ID0,
	CSIS_DMA_F_FRO_CUR_FRAME_ID15,
	CSIS_DMA_F_FRO_CUR_FRAME_ID14,
	CSIS_DMA_F_FRO_CUR_FRAME_ID13,
	CSIS_DMA_F_FRO_CUR_FRAME_ID12,
	CSIS_DMA_F_FRO_CUR_FRAME_ID11,
	CSIS_DMA_F_FRO_CUR_FRAME_ID10,
	CSIS_DMA_F_FRO_CUR_FRAME_ID9,
	CSIS_DMA_F_FRO_CUR_FRAME_ID8,
	CSIS_DMA_F_FRO_PREV_FRAME_ID7,
	CSIS_DMA_F_FRO_PREV_FRAME_ID6,
	CSIS_DMA_F_FRO_PREV_FRAME_ID5,
	CSIS_DMA_F_FRO_PREV_FRAME_ID4,
	CSIS_DMA_F_FRO_PREV_FRAME_ID3,
	CSIS_DMA_F_FRO_PREV_FRAME_ID2,
	CSIS_DMA_F_FRO_PREV_FRAME_ID1,
	CSIS_DMA_F_FRO_PREV_FRAME_ID0,
	CSIS_DMA_F_FRO_PREV_FRAME_ID15,
	CSIS_DMA_F_FRO_PREV_FRAME_ID14,
	CSIS_DMA_F_FRO_PREV_FRAME_ID13,
	CSIS_DMA_F_FRO_PREV_FRAME_ID12,
	CSIS_DMA_F_FRO_PREV_FRAME_ID11,
	CSIS_DMA_F_FRO_PREV_FRAME_ID10,
	CSIS_DMA_F_FRO_PREV_FRAME_ID9,
	CSIS_DMA_F_FRO_PREV_FRAME_ID8,
	CSIS_DMA_FIELD_CNT,
};

static struct is_field csi_dma_fields[CSIS_DMA_FIELD_CNT] = {
/* field_name, start_bit, bit_width, type, reset */
	{"WDMA_AXI_FIXED_PRIOR", 1, 1, RW, 0},
	{"DMA_AXI_FIXED_PRIOR_TYPE", 0, 1, RW, 0},
	{"CORE_RESET", 3, 1, RW, 0},
	{"Q_CHANNEL_EN", 2, 1, RW, 0x1},
	{"IP_PROCESSING", 1, 1, RW, 0},
	{"SW_RESET", 0, 1, RW, 0},
	{"CLKGATE_OFF", 0, 1, RW, 0},
	{"TESTPATTERN", 31, 1, RW, 0},		/* CSISX4 WDMA only */
	{"PPCMODE", 30, 1, RW, 0x1},		/* CSISX4 WDMA only */
	{"VBLANK", 0, 30, RW, 0x3FFF},		/* CSISX4 WDMA only */
	{"VTOHBLANK", 16, 8, RW, 0x40},		/* CSISX4 WDMA only */
	{"HBLANK", 8, 8, RW, 0x40},		/* CSISX4 WDMA only */
	{"HTOVBLANK", 0, 8, RW, 0x40},		/* CSISX4 WDMA only */
	{"TP_VSIZE", 16, 14, RW, 0x10},		/* CSISX4 WDMA only */
	{"TP_HSIZE", 0, 14, RW, 0x10},		/* CSISX4 WDMA only */
	{"VOTF_EN", 28, 1, RW, 0x0},
	{"VOTF_CH_SEL", 16, 2, RW, 0x0},
	{"VOTF_BYTE", 0, 14, RW, 0x0000},
	{"SBWC_PATH_SEL1", 1, 1, RW, 0x0},
	{"SBWC_PATH_SEL0", 0, 1, RW, 0x0},
	{"FRO_CSIS_MODE", 0, 1, RW, 0x0},
	{"FRO_CUE_FLAG_SET", 0, 1, RW, 0x0},
	{"CUE_FRAME_PTR_CH3", 24, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH2", 16, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH1", 8, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH0", 0, 5, RO, 0x0},
	{"FRO_CUR_FRAME_ID7", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID6", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID5", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID4", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID3", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID2", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID1", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID0", 0, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID15", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID14", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID13", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID12", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID11", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID10", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID9", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID8", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID7", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID6", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID5", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID4", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID3", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID2", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID1", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID0", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID15", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID14", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID13", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID12", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID11", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID10", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID9", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID8", 0, 4, RO, 0x0},
};

#endif
