#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002599a47a230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002599a47a550 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_000002599a39e660 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000002599a39e698 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000002599a39e6d0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000002599a4ed090_0 .net "O1L1_pixel_in", 7 0, v000002599a4e9320_0;  1 drivers
v000002599a4ecb90_0 .net "O1L1_write_addr", 11 0, v000002599a4e9e60_0;  1 drivers
v000002599a4ee990_0 .net "O1L1_write_valid", 0 0, v000002599a4e84c0_0;  1 drivers
v000002599a4ecc30_0 .net "O1L2_pixel_in", 7 0, v000002599a4e9c80_0;  1 drivers
v000002599a4ed9f0_0 .net "O1L2_write_addr", 11 0, v000002599a4e86a0_0;  1 drivers
v000002599a4ee210_0 .net "O1L2_write_valid", 0 0, v000002599a4ea7c0_0;  1 drivers
v000002599a4ed810_0 .net "O1L3_pixel_in", 7 0, v000002599a4e9460_0;  1 drivers
v000002599a4ece10_0 .net "O1L3_write_addr", 11 0, v000002599a4e81a0_0;  1 drivers
v000002599a4ed130_0 .net "O1L3_write_valid", 0 0, v000002599a4e9d20_0;  1 drivers
v000002599a4ee2b0_0 .net "O2L1_pixel_in", 7 0, v000002599a4eb260_0;  1 drivers
v000002599a4ed3b0_0 .net "O2L1_write_addr", 9 0, v000002599a4ea9a0_0;  1 drivers
v000002599a4eea30_0 .net "O2L1_write_valid", 0 0, v000002599a4ea860_0;  1 drivers
v000002599a4eda90_0 .net "O2L2_pixel_in", 7 0, v000002599a4eb120_0;  1 drivers
v000002599a4edb30_0 .net "O2L2_write_addr", 9 0, v000002599a4eb1c0_0;  1 drivers
v000002599a4edbd0_0 .net "O2L2_write_valid", 0 0, v000002599a4eb300_0;  1 drivers
v000002599a4ee3f0_0 .net "O2L3_pixel_in", 7 0, v000002599a4eaa40_0;  1 drivers
v000002599a4ee490_0 .net "O2L3_write_addr", 9 0, v000002599a4ebda0_0;  1 drivers
v000002599a4ee530_0 .net "O2L3_write_valid", 0 0, v000002599a4eb800_0;  1 drivers
v000002599a4eec10_0 .net "O3L1_pixel_in", 7 0, v000002599a4eed50_0;  1 drivers
v000002599a4ee710_0 .net "O3L1_write_addr", 7 0, v000002599a4ee5d0_0;  1 drivers
v000002599a4ee7b0_0 .net "O3L1_write_valid", 0 0, v000002599a4ec9b0_0;  1 drivers
v000002599a4ee850_0 .net "O3L2_pixel_in", 7 0, v000002599a4eca50_0;  1 drivers
v000002599a4ee8f0_0 .net "O3L2_write_addr", 7 0, v000002599a4eddb0_0;  1 drivers
v000002599a4eecb0_0 .net "O3L2_write_valid", 0 0, v000002599a4ed6d0_0;  1 drivers
v000002599a4efa70_0 .net "O3L3_pixel_in", 7 0, v000002599a4ed4f0_0;  1 drivers
v000002599a4ef6b0_0 .net "O3L3_write_addr", 7 0, v000002599a4ee030_0;  1 drivers
v000002599a4f03d0_0 .net "O3L3_write_valid", 0 0, v000002599a4edef0_0;  1 drivers
v000002599a4efe30_0 .var "clk_in", 0 0;
v000002599a4ef4d0_0 .net "pixel_in", 7 0, L_000002599a451f30;  1 drivers
v000002599a4ef430_0 .net "pyramid_done", 0 0, v000002599a4ee0d0_0;  1 drivers
v000002599a4f0150_0 .net "read_addr", 11 0, v000002599a4eccd0_0;  1 drivers
v000002599a4ef570_0 .net "read_addr_valid", 0 0, v000002599a4ec7d0_0;  1 drivers
v000002599a4eefd0_0 .var "rst_in", 0 0;
v000002599a4efbb0_0 .var "start_pyramid", 0 0;
S_000002599a38d110 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_000002599a47a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002599a34b200 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_000002599a34b238 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002599a34b270 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000002599a34b2a8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v000002599a43f620 .array "BRAM", 0 4095, 7 0;
v000002599a43f080_0 .net "addra", 11 0, v000002599a4eccd0_0;  alias, 1 drivers
v000002599a440d40_0 .net "clka", 0 0, v000002599a4efe30_0;  1 drivers
L_000002599a4f4658 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002599a43f120_0 .net "dina", 7 0, L_000002599a4f4658;  1 drivers
v000002599a43fc60_0 .net "douta", 7 0, L_000002599a451f30;  alias, 1 drivers
v000002599a440980_0 .net "ena", 0 0, v000002599a4ec7d0_0;  alias, 1 drivers
v000002599a43fe40_0 .var "ram_data", 7 0;
L_000002599a4f46e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a43f940_0 .net "regcea", 0 0, L_000002599a4f46e8;  1 drivers
v000002599a440ac0_0 .net "rsta", 0 0, v000002599a4eefd0_0;  1 drivers
L_000002599a4f46a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a43f260_0 .net "wea", 0 0, L_000002599a4f46a0;  1 drivers
S_000002599a38d2a0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_000002599a38d110;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a38d2a0
v000002599a4408e0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002599a4408e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002599a4408e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a4408e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002599a3095d0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_000002599a38d110;
 .timescale -9 -12;
L_000002599a451f30 .functor BUFZ 8, v000002599a440480_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a440480_0 .var "douta_reg", 7 0;
E_000002599a431290 .event posedge, v000002599a440d40_0;
S_000002599a309760 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_000002599a38d110;
 .timescale -9 -12;
S_000002599a2fad70 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_000002599a47a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_000002599a39ea80 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_000002599a39eab8 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_000002599a39eaf0 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum000002599a298fa0 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v000002599a4e9fa0_0 .net "O12_resize_done", 0 0, v000002599a4d1cc0_0;  1 drivers
v000002599a4e8380_0 .var "O12_start_resizing", 0 0;
v000002599a4e93c0_0 .var "O1Buffer1_pixel_in", 7 0;
v000002599a4e9000_0 .net "O1Buffer1_pixel_out", 7 0, L_000002599a451440;  1 drivers
v000002599a4e90a0_0 .var "O1Buffer1_read_addr", 11 0;
v000002599a4e9a00_0 .var "O1Buffer1_read_addr_valid", 0 0;
v000002599a4e9aa0_0 .var "O1Buffer1_write_addr", 11 0;
v000002599a4e9b40_0 .var "O1Buffer1_write_valid", 0 0;
v000002599a4e87e0_0 .var "O1Buffer2_pixel_in", 7 0;
v000002599a4e8100_0 .net "O1Buffer2_pixel_out", 7 0, L_000002599a452320;  1 drivers
v000002599a4ea400_0 .var "O1Buffer2_read_addr", 11 0;
v000002599a4e9be0_0 .var "O1Buffer2_read_addr_valid", 0 0;
v000002599a4e9140_0 .var "O1Buffer2_write_addr", 11 0;
v000002599a4e91e0_0 .var "O1Buffer2_write_valid", 0 0;
v000002599a4e9320_0 .var "O1L1_pixel_out", 7 0;
v000002599a4e9e60_0 .var "O1L1_write_addr", 11 0;
v000002599a4e84c0_0 .var "O1L1_write_valid", 0 0;
v000002599a4e9c80_0 .var "O1L2_pixel_out", 7 0;
v000002599a4e86a0_0 .var "O1L2_write_addr", 11 0;
v000002599a4ea7c0_0 .var "O1L2_write_valid", 0 0;
v000002599a4e9460_0 .var "O1L3_pixel_out", 7 0;
v000002599a4e81a0_0 .var "O1L3_write_addr", 11 0;
v000002599a4e9d20_0 .var "O1L3_write_valid", 0 0;
v000002599a4e8060_0 .net "O1_blur_done", 0 0, v000002599a4cf1a0_0;  1 drivers
v000002599a4e9dc0_0 .var "O1_blur_pixel_in", 7 0;
v000002599a4ea040_0 .net "O1_blur_pixel_out", 7 0, L_000002599a4522b0;  1 drivers
v000002599a4e8600_0 .net "O1_blur_read_addr", 11 0, v000002599a4cf6a0_0;  1 drivers
v000002599a4e8880_0 .net "O1_blur_read_addr_valid", 0 0, v000002599a4cf240_0;  1 drivers
v000002599a4ea220_0 .net "O1_blur_write_addr", 11 0, L_000002599a4ef750;  1 drivers
v000002599a4ea2c0_0 .net "O1_blur_write_valid", 0 0, L_000002599a451de0;  1 drivers
v000002599a4ea360_0 .var "O1_resize_pixel_in", 7 0;
v000002599a4ea4a0_0 .net "O1_resize_read_addr", 11 0, L_000002599a4f0330;  1 drivers
v000002599a4ea540_0 .net "O1_resize_read_addr_valid", 0 0, v000002599a4d1ae0_0;  1 drivers
v000002599a4ea5e0_0 .var "O1_start_blurring", 0 0;
v000002599a4e8240_0 .net "O23_resize_done", 0 0, v000002599a4e4be0_0;  1 drivers
v000002599a4e8560_0 .var "O23_start_resizing", 0 0;
v000002599a4e8920_0 .var "O2Buffer1_pixel_in", 7 0;
v000002599a4e89c0_0 .net "O2Buffer1_pixel_out", 7 0, L_000002599a452a20;  1 drivers
v000002599a4eab80_0 .var "O2Buffer1_read_addr", 9 0;
v000002599a4ebbc0_0 .var "O2Buffer1_read_addr_valid", 0 0;
v000002599a4eaf40_0 .var "O2Buffer1_write_addr", 9 0;
v000002599a4eb940_0 .var "O2Buffer1_write_valid", 0 0;
v000002599a4eaae0_0 .var "O2Buffer2_pixel_in", 7 0;
v000002599a4eb080_0 .net "O2Buffer2_pixel_out", 7 0, L_000002599a452710;  1 drivers
v000002599a4ea900_0 .var "O2Buffer2_read_addr", 9 0;
v000002599a4eac20_0 .var "O2Buffer2_read_addr_valid", 0 0;
v000002599a4eb4e0_0 .var "O2Buffer2_write_addr", 9 0;
v000002599a4eb6c0_0 .var "O2Buffer2_write_valid", 0 0;
v000002599a4eb260_0 .var "O2L1_pixel_out", 7 0;
v000002599a4ea9a0_0 .var "O2L1_write_addr", 9 0;
v000002599a4ea860_0 .var "O2L1_write_valid", 0 0;
v000002599a4eb120_0 .var "O2L2_pixel_out", 7 0;
v000002599a4eb1c0_0 .var "O2L2_write_addr", 9 0;
v000002599a4eb300_0 .var "O2L2_write_valid", 0 0;
v000002599a4eaa40_0 .var "O2L3_pixel_out", 7 0;
v000002599a4ebda0_0 .var "O2L3_write_addr", 9 0;
v000002599a4eb800_0 .var "O2L3_write_valid", 0 0;
v000002599a4eb3a0_0 .net "O2_blur_done", 0 0, v000002599a4dec50_0;  1 drivers
v000002599a4eafe0_0 .var "O2_blur_pixel_in", 7 0;
v000002599a4ebc60_0 .net "O2_blur_pixel_out", 7 0, L_000002599a452e10;  1 drivers
v000002599a4eb440_0 .net "O2_blur_read_addr", 9 0, v000002599a4deb10_0;  1 drivers
v000002599a4eacc0_0 .net "O2_blur_read_addr_valid", 0 0, v000002599a4de4d0_0;  1 drivers
v000002599a4eae00_0 .net "O2_blur_write_addr", 9 0, L_000002599a4efcf0;  1 drivers
v000002599a4eb580_0 .net "O2_blur_write_valid", 0 0, L_000002599a452240;  1 drivers
v000002599a4eb9e0_0 .var "O2_resize_pixel_in", 7 0;
v000002599a4eb8a0_0 .net "O2_resize_pixel_out", 7 0, v000002599a4d2bc0_0;  1 drivers
v000002599a4ebee0_0 .net "O2_resize_read_addr", 9 0, L_000002599a556970;  1 drivers
v000002599a4eba80_0 .net "O2_resize_read_addr_valid", 0 0, v000002599a4e5680_0;  1 drivers
v000002599a4ebd00_0 .net "O2_resize_write_addr", 9 0, v000002599a4d2120_0;  1 drivers
v000002599a4ebe40_0 .net "O2_resize_write_addr_valid", 0 0, v000002599a4d29e0_0;  1 drivers
v000002599a4eb620_0 .var "O2_start_blurring", 0 0;
v000002599a4ead60_0 .var "O3Buffer1_pixel_in", 7 0;
v000002599a4ebb20_0 .net "O3Buffer1_pixel_out", 7 0, L_000002599a451c90;  1 drivers
v000002599a4eaea0_0 .var "O3Buffer1_read_addr", 7 0;
v000002599a4eb760_0 .var "O3Buffer1_read_addr_valid", 0 0;
v000002599a4ed1d0_0 .var "O3Buffer1_write_addr", 7 0;
v000002599a4ecd70_0 .var "O3Buffer1_write_valid", 0 0;
v000002599a4ed8b0_0 .var "O3Buffer2_pixel_in", 7 0;
v000002599a4ed450_0 .net "O3Buffer2_pixel_out", 7 0, L_000002599a4517c0;  1 drivers
v000002599a4edd10_0 .var "O3Buffer2_read_addr", 7 0;
v000002599a4edf90_0 .var "O3Buffer2_read_addr_valid", 0 0;
v000002599a4eedf0_0 .var "O3Buffer2_write_addr", 7 0;
v000002599a4ecf50_0 .var "O3Buffer2_write_valid", 0 0;
v000002599a4eed50_0 .var "O3L1_pixel_out", 7 0;
v000002599a4ee5d0_0 .var "O3L1_write_addr", 7 0;
v000002599a4ec9b0_0 .var "O3L1_write_valid", 0 0;
v000002599a4eca50_0 .var "O3L2_pixel_out", 7 0;
v000002599a4eddb0_0 .var "O3L2_write_addr", 7 0;
v000002599a4ed6d0_0 .var "O3L2_write_valid", 0 0;
v000002599a4ed4f0_0 .var "O3L3_pixel_out", 7 0;
v000002599a4ee030_0 .var "O3L3_write_addr", 7 0;
v000002599a4edef0_0 .var "O3L3_write_valid", 0 0;
v000002599a4ed310_0 .net "O3_blur_done", 0 0, v000002599a4e9780_0;  1 drivers
v000002599a4eeb70_0 .var "O3_blur_pixel_in", 7 0;
v000002599a4eead0_0 .net "O3_blur_pixel_out", 7 0, L_000002599a451280;  1 drivers
v000002599a4ed630_0 .net "O3_blur_read_addr", 7 0, v000002599a4e8c40_0;  1 drivers
v000002599a4eceb0_0 .net "O3_blur_read_addr_valid", 0 0, v000002599a4e8b00_0;  1 drivers
v000002599a4ede50_0 .net "O3_blur_write_addr", 7 0, L_000002599a4ef9d0;  1 drivers
v000002599a4ec730_0 .net "O3_blur_write_valid", 0 0, L_000002599a452da0;  1 drivers
v000002599a4ed270_0 .net "O3_resize_pixel_out", 7 0, v000002599a4ddf30_0;  1 drivers
v000002599a4ee350_0 .net "O3_resize_write_addr", 7 0, v000002599a4dddf0_0;  1 drivers
v000002599a4ecff0_0 .net "O3_resize_write_addr_valid", 0 0, v000002599a4de070_0;  1 drivers
v000002599a4ecaf0_0 .var "O3_start_blurring", 0 0;
v000002599a4ec690_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4edc70_0 .net "ext_pixel_in", 7 0, L_000002599a451f30;  alias, 1 drivers
v000002599a4eccd0_0 .var "ext_read_addr", 11 0;
v000002599a4ec7d0_0 .var "ext_read_addr_valid", 0 0;
v000002599a4ed590_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4ec870_0 .net "ext_read_addr_valid_pipe_1", 0 0, L_000002599a555610;  1 drivers
v000002599a4ee0d0_0 .var "pyramid_done", 0 0;
v000002599a4ed950_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4ec910_0 .net "start_in", 0 0, v000002599a4efbb0_0;  1 drivers
v000002599a4ed770_0 .var "start_read_original", 0 0;
v000002599a4ee170_0 .var/2s "state", 31 0;
v000002599a4ee670_0 .var "state_initialized", 0 0;
E_000002599a431790/0 .event anyedge, v000002599a4ee170_0, v000002599a43f080_0, v000002599a4ed590_0, v000002599a43fc60_0;
E_000002599a431790/1 .event anyedge, v000002599a4cf6a0_0, v000002599a4cf240_0, v000002599a4077d0_0, v000002599a4d0140_0;
E_000002599a431790/2 .event anyedge, v000002599a4d01e0_0, v000002599a4cf740_0, v000002599a3c53b0_0, v000002599a4d26c0_0;
E_000002599a431790/3 .event anyedge, v000002599a4d1ae0_0, v000002599a4d2120_0, v000002599a4d29e0_0, v000002599a4d2bc0_0;
E_000002599a431790/4 .event anyedge, v000002599a4deb10_0, v000002599a4de4d0_0, v000002599a4da6f0_0, v000002599a4df1f0_0;
E_000002599a431790/5 .event anyedge, v000002599a4ded90_0, v000002599a4de750_0, v000002599a4db4b0_0, v000002599a4e5cc0_0;
E_000002599a431790/6 .event anyedge, v000002599a4e5680_0, v000002599a4dddf0_0, v000002599a4de070_0, v000002599a4ddf30_0;
E_000002599a431790/7 .event anyedge, v000002599a4e8c40_0, v000002599a4e8b00_0, v000002599a4e54a0_0, v000002599a4e9280_0;
E_000002599a431790/8 .event anyedge, v000002599a4ea720_0, v000002599a4e9f00_0, v000002599a4e7440_0;
E_000002599a431790 .event/or E_000002599a431790/0, E_000002599a431790/1, E_000002599a431790/2, E_000002599a431790/3, E_000002599a431790/4, E_000002599a431790/5, E_000002599a431790/6, E_000002599a431790/7, E_000002599a431790/8;
L_000002599a555610 .part v000002599a4ed590_0, 1, 1;
S_000002599a2f3450 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a3098f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a309928 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002599a309960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a309998 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a4400c0 .array "BRAM", 0 4095, 7 0;
v000002599a43f760_0 .net "addra", 11 0, v000002599a4e9aa0_0;  1 drivers
v000002599a43ff80_0 .net "addrb", 11 0, v000002599a4e90a0_0;  1 drivers
v000002599a440a20_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a43f800_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a440160_0 .net "dina", 7 0, v000002599a4e93c0_0;  1 drivers
o000002599a47adf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a440340_0 .net "dinb", 7 0, o000002599a47adf8;  0 drivers
v000002599a407690_0 .net "douta", 7 0, L_000002599a451e50;  1 drivers
v000002599a4077d0_0 .net "doutb", 7 0, L_000002599a451440;  alias, 1 drivers
L_000002599a4f4778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a406ab0_0 .net "ena", 0 0, L_000002599a4f4778;  1 drivers
v000002599a406dd0_0 .net "enb", 0 0, v000002599a4e9a00_0;  1 drivers
v000002599a407870_0 .var/i "idx", 31 0;
v000002599a407e10_0 .var "ram_data_a", 7 0;
v000002599a407cd0_0 .var "ram_data_b", 7 0;
L_000002599a4f47c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a408270_0 .net "regcea", 0 0, L_000002599a4f47c0;  1 drivers
L_000002599a4f4808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a407af0_0 .net "regceb", 0 0, L_000002599a4f4808;  1 drivers
v000002599a407ff0_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a406bf0_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a406c90_0 .net "wea", 0 0, v000002599a4e9b40_0;  1 drivers
L_000002599a4f4730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a407d70_0 .net "web", 0 0, L_000002599a4f4730;  1 drivers
S_000002599a2f35e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a2f3450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a2f35e0
v000002599a43fee0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000002599a43fee0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002599a43fee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a43fee0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000002599a33f240 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a2f3450;
 .timescale -9 -12;
v000002599a43fa80_0 .var/i "ram_index", 31 0;
S_000002599a33f3d0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a2f3450;
 .timescale -9 -12;
L_000002599a451e50 .functor BUFZ 8, v000002599a440b60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a451440 .functor BUFZ 8, v000002599a43f3a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a440b60_0 .var "douta_reg", 7 0;
v000002599a43f3a0_0 .var "doutb_reg", 7 0;
S_000002599a311e70 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a33f560 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a33f598 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002599a33f5d0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a33f608 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a407050 .array "BRAM", 0 4095, 7 0;
v000002599a408130_0 .net "addra", 11 0, v000002599a4e9140_0;  1 drivers
v000002599a4074b0_0 .net "addrb", 11 0, v000002599a4ea400_0;  1 drivers
v000002599a4072d0_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a3c4c30_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a3c5270_0 .net "dina", 7 0, v000002599a4e87e0_0;  1 drivers
o000002599a47b4b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a3c5310_0 .net "dinb", 7 0, o000002599a47b4b8;  0 drivers
v000002599a3c4ff0_0 .net "douta", 7 0, L_000002599a452470;  1 drivers
v000002599a3c53b0_0 .net "doutb", 7 0, L_000002599a452320;  alias, 1 drivers
L_000002599a4f4898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a3c5810_0 .net "ena", 0 0, L_000002599a4f4898;  1 drivers
v000002599a3c5950_0 .net "enb", 0 0, v000002599a4e9be0_0;  1 drivers
v000002599a3c5450_0 .var/i "idx", 31 0;
v000002599a3c56d0_0 .var "ram_data_a", 7 0;
v000002599a3c5090_0 .var "ram_data_b", 7 0;
L_000002599a4f48e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a3c4e10_0 .net "regcea", 0 0, L_000002599a4f48e0;  1 drivers
L_000002599a4f4928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a3c4a50_0 .net "regceb", 0 0, L_000002599a4f4928;  1 drivers
v000002599a3c4eb0_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4cf9c0_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4d06e0_0 .net "wea", 0 0, v000002599a4e91e0_0;  1 drivers
L_000002599a4f4850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a4cf060_0 .net "web", 0 0, L_000002599a4f4850;  1 drivers
S_000002599a312000 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a311e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a312000
v000002599a407f50_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000002599a407f50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000002599a407f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a407f50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000002599a324900 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a311e70;
 .timescale -9 -12;
v000002599a4068d0_0 .var/i "ram_index", 31 0;
S_000002599a324a90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a311e70;
 .timescale -9 -12;
L_000002599a452470 .functor BUFZ 8, v000002599a406a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a452320 .functor BUFZ 8, v000002599a407230_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a406a10_0 .var "douta_reg", 7 0;
v000002599a407230_0 .var "doutb_reg", 7 0;
S_000002599a2b2ce0 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000002599a39e5b0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000002599a39e5e8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000002599a39e620 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_000002599a451de0 .functor BUFZ 1, v000002599a4cfb00_0, C4<0>, C4<0>, C4<0>;
L_000002599a4522b0 .functor BUFZ 8, v000002599a4d05a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4ced40_0 .net *"_ivl_0", 31 0, L_000002599a4f01f0;  1 drivers
v000002599a4cf920_0 .net *"_ivl_11", 31 0, L_000002599a4efc50;  1 drivers
v000002599a4ceb60_0 .net *"_ivl_12", 31 0, L_000002599a4eff70;  1 drivers
L_000002599a4f4df0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4cf7e0_0 .net *"_ivl_3", 25 0, L_000002599a4f4df0;  1 drivers
v000002599a4cfec0_0 .net *"_ivl_4", 31 0, L_000002599a4efb10;  1 drivers
L_000002599a4f4e38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4ceac0_0 .net *"_ivl_7", 25 0, L_000002599a4f4e38;  1 drivers
L_000002599a4f4e80 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000002599a4cfa60_0 .net/2u *"_ivl_8", 31 0, L_000002599a4f4e80;  1 drivers
v000002599a4d00a0_0 .var "blur_data_valid_in", 0 0;
v000002599a4ce980_0 .net "blur_data_valid_out", 0 0, v000002599a4cfb00_0;  1 drivers
v000002599a4cf1a0_0 .var "blur_done", 0 0;
v000002599a4d0320_0 .net "blur_out", 7 0, v000002599a4d05a0_0;  1 drivers
v000002599a4cee80_0 .var "busy", 0 0;
v000002599a4cfd80_0 .var "center_addr_x", 5 0;
v000002599a4cef20_0 .var "center_addr_x_prev", 5 0;
v000002599a4cff60_0 .var "center_addr_y", 5 0;
v000002599a4cf600_0 .var "center_addr_y_prev", 5 0;
v000002599a4cefc0_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4cf100_0 .net "ext_pixel_in", 7 0, v000002599a4e9dc0_0;  1 drivers
v000002599a4cf740_0 .net "ext_pixel_out", 7 0, L_000002599a4522b0;  alias, 1 drivers
v000002599a4cf6a0_0 .var "ext_read_addr", 11 0;
v000002599a4cf240_0 .var "ext_read_addr_valid", 0 0;
v000002599a4cf2e0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4d0140_0 .net "ext_write_addr", 11 0, L_000002599a4ef750;  alias, 1 drivers
v000002599a4d01e0_0 .net "ext_write_valid", 0 0, L_000002599a451de0;  alias, 1 drivers
v000002599a4d0280_0 .var "kernel_ind", 3 0;
v000002599a4d03c0 .array "kernel_ind_pipe", 0 1, 3 0;
v000002599a4d0460_0 .var "row1", 23 0;
v000002599a4d37a0_0 .var "row2", 23 0;
v000002599a4d30c0_0 .var "row3", 23 0;
v000002599a4d2940_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4d2f80_0 .net "start_in", 0 0, v000002599a4ea5e0_0;  1 drivers
L_000002599a4f01f0 .concat [ 6 26 0 0], v000002599a4cef20_0, L_000002599a4f4df0;
L_000002599a4efb10 .concat [ 6 26 0 0], v000002599a4cf600_0, L_000002599a4f4e38;
L_000002599a4efc50 .arith/mult 32, L_000002599a4efb10, L_000002599a4f4e80;
L_000002599a4eff70 .arith/sum 32, L_000002599a4f01f0, L_000002599a4efc50;
L_000002599a4ef750 .part L_000002599a4eff70, 0, 12;
S_000002599a4d0e40 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000002599a2b2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002599a4324d0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000002599a4cf4c0_0 .var "busy_out", 0 0;
v000002599a4d0780_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4d05a0_0 .var "data_out", 7 0;
v000002599a4cec00_0 .net "data_valid_in", 0 0, v000002599a4d00a0_0;  1 drivers
v000002599a4cfb00_0 .var "data_valid_out", 0 0;
v000002599a4cfba0_0 .var "error_out", 0 0;
v000002599a4cf420_0 .var/i "i", 31 0;
v000002599a4cf560 .array "kernel", 0 8, 7 0;
v000002599a4cfc40_0 .net "r0_data_in", 23 0, v000002599a4d0460_0;  1 drivers
v000002599a4cede0_0 .net "r1_data_in", 23 0, v000002599a4d37a0_0;  1 drivers
v000002599a4cea20_0 .net "r2_data_in", 23 0, v000002599a4d30c0_0;  1 drivers
v000002599a4cf380_0 .net "rowdata", 71 0, L_000002599a4ef610;  1 drivers
v000002599a4ceca0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4cfe20 .array "stage1_data", 0 8, 10 0;
v000002599a4d0500 .array "stage1_data_reg", 0 8, 10 0;
v000002599a4d0640_0 .var "stage1_reg_valid", 0 0;
v000002599a4cf880_0 .var "stage1_valid", 0 0;
v000002599a4d0000_0 .var "stage2_accumulator", 11 0;
v000002599a4cfce0_0 .var "stage2_data", 11 0;
v000002599a4d0820_0 .var "stage2_valid", 0 0;
v000002599a4d0500_0 .array/port v000002599a4d0500, 0;
v000002599a4d0500_1 .array/port v000002599a4d0500, 1;
v000002599a4d0500_2 .array/port v000002599a4d0500, 2;
v000002599a4d0500_3 .array/port v000002599a4d0500, 3;
E_000002599a432d50/0 .event anyedge, v000002599a4d0500_0, v000002599a4d0500_1, v000002599a4d0500_2, v000002599a4d0500_3;
v000002599a4d0500_4 .array/port v000002599a4d0500, 4;
v000002599a4d0500_5 .array/port v000002599a4d0500, 5;
v000002599a4d0500_6 .array/port v000002599a4d0500, 6;
v000002599a4d0500_7 .array/port v000002599a4d0500, 7;
E_000002599a432d50/1 .event anyedge, v000002599a4d0500_4, v000002599a4d0500_5, v000002599a4d0500_6, v000002599a4d0500_7;
v000002599a4d0500_8 .array/port v000002599a4d0500, 8;
E_000002599a432d50/2 .event anyedge, v000002599a4d0500_8;
E_000002599a432d50 .event/or E_000002599a432d50/0, E_000002599a432d50/1, E_000002599a432d50/2;
L_000002599a4ef610 .concat [ 24 24 24 0], v000002599a4d30c0_0, v000002599a4d37a0_0, v000002599a4d0460_0;
S_000002599a4d0990 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_000002599a39ebe0 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000002599a39ec18 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_000002599a39ec50 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v000002599a4d2b20_0 .net *"_ivl_0", 31 0, L_000002599a4ef390;  1 drivers
v000002599a4d2080_0 .net *"_ivl_11", 31 0, L_000002599a4f0010;  1 drivers
v000002599a4d2300_0 .net *"_ivl_12", 31 0, L_000002599a4f00b0;  1 drivers
L_000002599a4f5078 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4d2d00_0 .net *"_ivl_3", 25 0, L_000002599a4f5078;  1 drivers
v000002599a4d2da0_0 .net *"_ivl_4", 31 0, L_000002599a4efed0;  1 drivers
L_000002599a4f50c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4d3840_0 .net *"_ivl_7", 25 0, L_000002599a4f50c0;  1 drivers
L_000002599a4f5108 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000002599a4d2620_0 .net/2u *"_ivl_8", 31 0, L_000002599a4f5108;  1 drivers
v000002599a4d19a0_0 .var "busy", 0 0;
v000002599a4d23a0_0 .var "center_addr_x", 5 0;
v000002599a4d2e40_0 .var "center_addr_y", 5 0;
v000002599a4d24e0_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4d1fe0_0 .net "ext_pixel_in", 7 0, v000002599a4ea360_0;  1 drivers
v000002599a4d1a40_0 .net "ext_pixel_out", 7 0, v000002599a4d2bc0_0;  alias, 1 drivers
v000002599a4d26c0_0 .net "ext_read_addr", 11 0, L_000002599a4f0330;  alias, 1 drivers
v000002599a4d1ae0_0 .var "ext_read_addr_valid", 0 0;
v000002599a4d1b80_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4d3020_0 .net "ext_write_addr", 9 0, v000002599a4d2120_0;  alias, 1 drivers
v000002599a4d1c20_0 .net "ext_write_valid", 0 0, v000002599a4d29e0_0;  alias, 1 drivers
v000002599a4d2ee0_0 .var "old_center_addr_x_used", 5 0;
v000002599a4d3200_0 .var "old_center_addr_y_used", 5 0;
v000002599a4d1cc0_0 .var "resize_done", 0 0;
v000002599a4d3340_0 .var "resize_in", 7 0;
v000002599a4d2580_0 .var "resize_in_valid", 0 0;
v000002599a4d33e0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4d32a0_0 .net "start_in", 0 0, v000002599a4e8380_0;  1 drivers
L_000002599a4ef390 .concat [ 6 26 0 0], v000002599a4d23a0_0, L_000002599a4f5078;
L_000002599a4efed0 .concat [ 6 26 0 0], v000002599a4d2e40_0, L_000002599a4f50c0;
L_000002599a4f0010 .arith/mult 32, L_000002599a4efed0, L_000002599a4f5108;
L_000002599a4f00b0 .arith/sum 32, L_000002599a4ef390, L_000002599a4f0010;
L_000002599a4f0330 .part L_000002599a4f00b0, 0, 12;
S_000002599a4d0fd0 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_000002599a4d0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000002599a2de100 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000002599a2de138 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v000002599a4d2a80_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4d2120_0 .var "data_addr_out", 9 0;
v000002599a4d2440_0 .net "data_in", 7 0, v000002599a4d3340_0;  1 drivers
v000002599a4d2bc0_0 .var "data_out", 7 0;
v000002599a4d2c60_0 .net "data_valid_in", 0 0, v000002599a4d2580_0;  1 drivers
v000002599a4d29e0_0 .var "data_valid_out", 0 0;
v000002599a4d3700_0 .net "data_x_in", 5 0, v000002599a4d2ee0_0;  1 drivers
v000002599a4d3160_0 .net "data_y_in", 5 0, v000002599a4d3200_0;  1 drivers
v000002599a4d2260_0 .var "done_out", 0 0;
v000002599a4d21c0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
S_000002599a4d1610 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a312190 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a3121c8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002599a312200 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a312238 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a4d35c0 .array "BRAM", 0 1023, 7 0;
v000002599a4d1e00_0 .net "addra", 9 0, v000002599a4eaf40_0;  1 drivers
v000002599a4d3660_0 .net "addrb", 9 0, v000002599a4eab80_0;  1 drivers
v000002599a4d28a0_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4d1ea0_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4d1f40_0 .net "dina", 7 0, v000002599a4e8920_0;  1 drivers
o000002599a47d078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a4da8d0_0 .net "dinb", 7 0, o000002599a47d078;  0 drivers
v000002599a4d99d0_0 .net "douta", 7 0, L_000002599a452b70;  1 drivers
v000002599a4da6f0_0 .net "doutb", 7 0, L_000002599a452a20;  alias, 1 drivers
L_000002599a4f49b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4da0b0_0 .net "ena", 0 0, L_000002599a4f49b8;  1 drivers
v000002599a4db2d0_0 .net "enb", 0 0, v000002599a4ebbc0_0;  1 drivers
v000002599a4da5b0_0 .var/i "idx", 31 0;
v000002599a4da1f0_0 .var "ram_data_a", 7 0;
v000002599a4da830_0 .var "ram_data_b", 7 0;
L_000002599a4f4a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4d9d90_0 .net "regcea", 0 0, L_000002599a4f4a00;  1 drivers
L_000002599a4f4a48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4da290_0 .net "regceb", 0 0, L_000002599a4f4a48;  1 drivers
v000002599a4db550_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4da470_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4db870_0 .net "wea", 0 0, v000002599a4eb940_0;  1 drivers
L_000002599a4f4970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a4da790_0 .net "web", 0 0, L_000002599a4f4970;  1 drivers
S_000002599a4d0b20 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a4d1610;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a4d0b20
v000002599a4d3480_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000002599a4d3480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000002599a4d3480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a4d3480_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000002599a4d1160 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a4d1610;
 .timescale -9 -12;
v000002599a4d3520_0 .var/i "ram_index", 31 0;
S_000002599a4d12f0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a4d1610;
 .timescale -9 -12;
L_000002599a452b70 .functor BUFZ 8, v000002599a4d2800_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a452a20 .functor BUFZ 8, v000002599a4d1d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4d2800_0 .var "douta_reg", 7 0;
v000002599a4d1d60_0 .var "doutb_reg", 7 0;
S_000002599a4d1480 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a2f3770 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a2f37a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002599a2f37e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a2f3818 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a4da330 .array "BRAM", 0 1023, 7 0;
v000002599a4da510_0 .net "addra", 9 0, v000002599a4eb4e0_0;  1 drivers
v000002599a4d9f70_0 .net "addrb", 9 0, v000002599a4ea900_0;  1 drivers
v000002599a4da650_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4dad30_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4da970_0 .net "dina", 7 0, v000002599a4eaae0_0;  1 drivers
o000002599a47d738 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a4d9a70_0 .net "dinb", 7 0, o000002599a47d738;  0 drivers
v000002599a4da3d0_0 .net "douta", 7 0, L_000002599a451590;  1 drivers
v000002599a4db4b0_0 .net "doutb", 7 0, L_000002599a452710;  alias, 1 drivers
L_000002599a4f4ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4d9e30_0 .net "ena", 0 0, L_000002599a4f4ad8;  1 drivers
v000002599a4d9cf0_0 .net "enb", 0 0, v000002599a4eac20_0;  1 drivers
v000002599a4daa10_0 .var/i "idx", 31 0;
v000002599a4daab0_0 .var "ram_data_a", 7 0;
v000002599a4dadd0_0 .var "ram_data_b", 7 0;
L_000002599a4f4b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4db0f0_0 .net "regcea", 0 0, L_000002599a4f4b20;  1 drivers
L_000002599a4f4b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4dae70_0 .net "regceb", 0 0, L_000002599a4f4b68;  1 drivers
v000002599a4daf10_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4d9bb0_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4dafb0_0 .net "wea", 0 0, v000002599a4eb6c0_0;  1 drivers
L_000002599a4f4a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a4db050_0 .net "web", 0 0, L_000002599a4f4a90;  1 drivers
S_000002599a4d17a0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a4d1480;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a4d17a0
v000002599a4d9c50_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000002599a4d9c50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000002599a4d9c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a4d9c50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000002599a4d0cb0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a4d1480;
 .timescale -9 -12;
v000002599a4dab50_0 .var/i "ram_index", 31 0;
S_000002599a4dcb10 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a4d1480;
 .timescale -9 -12;
L_000002599a451590 .functor BUFZ 8, v000002599a4dac90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a452710 .functor BUFZ 8, v000002599a4db410_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4dac90_0 .var "douta_reg", 7 0;
v000002599a4db410_0 .var "doutb_reg", 7 0;
S_000002599a4dc020 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000002599a39e710 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000002599a39e748 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000002599a39e780 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_000002599a452240 .functor BUFZ 1, v000002599a4db5f0_0, C4<0>, C4<0>, C4<0>;
L_000002599a452e10 .functor BUFZ 8, v000002599a4db230_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4df970_0 .net *"_ivl_0", 31 0, L_000002599a4ef7f0;  1 drivers
v000002599a4df510_0 .net *"_ivl_11", 31 0, L_000002599a4ef890;  1 drivers
v000002599a4df3d0_0 .net *"_ivl_12", 31 0, L_000002599a4ef070;  1 drivers
L_000002599a4f4ec8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4de610_0 .net *"_ivl_3", 26 0, L_000002599a4f4ec8;  1 drivers
v000002599a4dfab0_0 .net *"_ivl_4", 31 0, L_000002599a4f0290;  1 drivers
L_000002599a4f4f10 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4df790_0 .net *"_ivl_7", 26 0, L_000002599a4f4f10;  1 drivers
L_000002599a4f4f58 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002599a4df330_0 .net/2u *"_ivl_8", 31 0, L_000002599a4f4f58;  1 drivers
v000002599a4de9d0_0 .var "blur_data_valid_in", 0 0;
v000002599a4def70_0 .net "blur_data_valid_out", 0 0, v000002599a4db5f0_0;  1 drivers
v000002599a4dec50_0 .var "blur_done", 0 0;
v000002599a4df010_0 .net "blur_out", 7 0, v000002599a4db230_0;  1 drivers
v000002599a4de930_0 .var "busy", 0 0;
v000002599a4decf0_0 .var "center_addr_x", 4 0;
v000002599a4deed0_0 .var "center_addr_x_prev", 4 0;
v000002599a4df0b0_0 .var "center_addr_y", 4 0;
v000002599a4df150_0 .var "center_addr_y_prev", 4 0;
v000002599a4df470_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4dea70_0 .net "ext_pixel_in", 7 0, v000002599a4eafe0_0;  1 drivers
v000002599a4de750_0 .net "ext_pixel_out", 7 0, L_000002599a452e10;  alias, 1 drivers
v000002599a4deb10_0 .var "ext_read_addr", 9 0;
v000002599a4de4d0_0 .var "ext_read_addr_valid", 0 0;
v000002599a4dee30_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4df1f0_0 .net "ext_write_addr", 9 0, L_000002599a4efcf0;  alias, 1 drivers
v000002599a4ded90_0 .net "ext_write_valid", 0 0, L_000002599a452240;  alias, 1 drivers
v000002599a4df5b0_0 .var "kernel_ind", 3 0;
v000002599a4de570 .array "kernel_ind_pipe", 0 1, 3 0;
v000002599a4df8d0_0 .var "row1", 23 0;
v000002599a4df650_0 .var "row2", 23 0;
v000002599a4dfbf0_0 .var "row3", 23 0;
v000002599a4dfa10_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4dfb50_0 .net "start_in", 0 0, v000002599a4eb620_0;  1 drivers
L_000002599a4ef7f0 .concat [ 5 27 0 0], v000002599a4deed0_0, L_000002599a4f4ec8;
L_000002599a4f0290 .concat [ 5 27 0 0], v000002599a4df150_0, L_000002599a4f4f10;
L_000002599a4ef890 .arith/mult 32, L_000002599a4f0290, L_000002599a4f4f58;
L_000002599a4ef070 .arith/sum 32, L_000002599a4ef7f0, L_000002599a4ef890;
L_000002599a4efcf0 .part L_000002599a4ef070, 0, 10;
S_000002599a4dc1b0 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000002599a4dc020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002599a432a50 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000002599a4db190_0 .var "busy_out", 0 0;
v000002599a4da010_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4db230_0 .var "data_out", 7 0;
v000002599a4db370_0 .net "data_valid_in", 0 0, v000002599a4de9d0_0;  1 drivers
v000002599a4db5f0_0 .var "data_valid_out", 0 0;
v000002599a4db690_0 .var "error_out", 0 0;
v000002599a4db730_0 .var/i "i", 31 0;
v000002599a4db7d0 .array "kernel", 0 8, 7 0;
v000002599a4d9b10_0 .net "r0_data_in", 23 0, v000002599a4df8d0_0;  1 drivers
v000002599a4da150_0 .net "r1_data_in", 23 0, v000002599a4df650_0;  1 drivers
v000002599a4d9ed0_0 .net "r2_data_in", 23 0, v000002599a4dfbf0_0;  1 drivers
v000002599a4df290_0 .net "rowdata", 71 0, L_000002599a4ef250;  1 drivers
v000002599a4de6b0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4df830 .array "stage1_data", 0 8, 10 0;
v000002599a4de7f0 .array "stage1_data_reg", 0 8, 10 0;
v000002599a4de2f0_0 .var "stage1_reg_valid", 0 0;
v000002599a4debb0_0 .var "stage1_valid", 0 0;
v000002599a4de110_0 .var "stage2_accumulator", 11 0;
v000002599a4df6f0_0 .var "stage2_data", 11 0;
v000002599a4de890_0 .var "stage2_valid", 0 0;
v000002599a4de7f0_0 .array/port v000002599a4de7f0, 0;
v000002599a4de7f0_1 .array/port v000002599a4de7f0, 1;
v000002599a4de7f0_2 .array/port v000002599a4de7f0, 2;
v000002599a4de7f0_3 .array/port v000002599a4de7f0, 3;
E_000002599a432590/0 .event anyedge, v000002599a4de7f0_0, v000002599a4de7f0_1, v000002599a4de7f0_2, v000002599a4de7f0_3;
v000002599a4de7f0_4 .array/port v000002599a4de7f0, 4;
v000002599a4de7f0_5 .array/port v000002599a4de7f0, 5;
v000002599a4de7f0_6 .array/port v000002599a4de7f0, 6;
v000002599a4de7f0_7 .array/port v000002599a4de7f0, 7;
E_000002599a432590/1 .event anyedge, v000002599a4de7f0_4, v000002599a4de7f0_5, v000002599a4de7f0_6, v000002599a4de7f0_7;
v000002599a4de7f0_8 .array/port v000002599a4de7f0, 8;
E_000002599a432590/2 .event anyedge, v000002599a4de7f0_8;
E_000002599a432590 .event/or E_000002599a432590/0, E_000002599a432590/1, E_000002599a432590/2;
L_000002599a4ef250 .concat [ 24 24 24 0], v000002599a4dfbf0_0, v000002599a4df650_0, v000002599a4df8d0_0;
S_000002599a4dd470 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_000002599a39e450 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000002599a39e488 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_000002599a39e4c0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v000002599a4e3e20_0 .net *"_ivl_0", 31 0, L_000002599a4ef110;  1 drivers
v000002599a4e5040_0 .net *"_ivl_11", 31 0, L_000002599a4ef1b0;  1 drivers
v000002599a4e40a0_0 .net *"_ivl_12", 31 0, L_000002599a4eee90;  1 drivers
L_000002599a4f5150 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4e48c0_0 .net *"_ivl_3", 26 0, L_000002599a4f5150;  1 drivers
v000002599a4e5220_0 .net *"_ivl_4", 31 0, L_000002599a4f0470;  1 drivers
L_000002599a4f5198 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4e5c20_0 .net *"_ivl_7", 26 0, L_000002599a4f5198;  1 drivers
L_000002599a4f51e0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000002599a4e4780_0 .net/2u *"_ivl_8", 31 0, L_000002599a4f51e0;  1 drivers
v000002599a4e4640_0 .var "busy", 0 0;
v000002599a4e5860_0 .var "center_addr_x", 4 0;
v000002599a4e4820_0 .var "center_addr_y", 4 0;
v000002599a4e4960_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e4c80_0 .net "ext_pixel_in", 7 0, v000002599a4eb9e0_0;  1 drivers
v000002599a4e43c0_0 .net "ext_pixel_out", 7 0, v000002599a4ddf30_0;  alias, 1 drivers
v000002599a4e5cc0_0 .net "ext_read_addr", 9 0, L_000002599a556970;  alias, 1 drivers
v000002599a4e5680_0 .var "ext_read_addr_valid", 0 0;
v000002599a4e4aa0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4e4a00_0 .net "ext_write_addr", 7 0, v000002599a4dddf0_0;  alias, 1 drivers
v000002599a4e5180_0 .net "ext_write_valid", 0 0, v000002599a4de070_0;  alias, 1 drivers
v000002599a4e4d20_0 .var "old_center_addr_x_used", 4 0;
v000002599a4e3ec0_0 .var "old_center_addr_y_used", 4 0;
v000002599a4e4be0_0 .var "resize_done", 0 0;
v000002599a4e4b40_0 .var "resize_in", 7 0;
v000002599a4e4140_0 .var "resize_in_valid", 0 0;
v000002599a4e52c0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e4dc0_0 .net "start_in", 0 0, v000002599a4e8560_0;  1 drivers
L_000002599a4ef110 .concat [ 5 27 0 0], v000002599a4e5860_0, L_000002599a4f5150;
L_000002599a4f0470 .concat [ 5 27 0 0], v000002599a4e4820_0, L_000002599a4f5198;
L_000002599a4ef1b0 .arith/mult 32, L_000002599a4f0470, L_000002599a4f51e0;
L_000002599a4eee90 .arith/sum 32, L_000002599a4ef110, L_000002599a4ef1b0;
L_000002599a556970 .part L_000002599a4eee90, 0, 10;
S_000002599a4dc340 .scope module, "downsizer" "image_half" 9 96, 10 4 0, S_000002599a4dd470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000002599a2deb80 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000002599a2debb8 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v000002599a4dfc90_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4dddf0_0 .var "data_addr_out", 7 0;
v000002599a4dde90_0 .net "data_in", 7 0, v000002599a4e4b40_0;  1 drivers
v000002599a4ddf30_0 .var "data_out", 7 0;
v000002599a4ddfd0_0 .net "data_valid_in", 0 0, v000002599a4e4140_0;  1 drivers
v000002599a4de070_0 .var "data_valid_out", 0 0;
v000002599a4de1b0_0 .net "data_x_in", 4 0, v000002599a4e4d20_0;  1 drivers
v000002599a4de250_0 .net "data_y_in", 4 0, v000002599a4e3ec0_0;  1 drivers
v000002599a4de390_0 .var "done_out", 0 0;
v000002599a4de430_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
S_000002599a4dcca0 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a2b3080 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a2b30b8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002599a2b30f0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a2b3128 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a4e4f00 .array "BRAM", 0 255, 7 0;
v000002599a4e5720_0 .net "addra", 7 0, v000002599a4ed1d0_0;  1 drivers
v000002599a4e57c0_0 .net "addrb", 7 0, v000002599a4eaea0_0;  1 drivers
v000002599a4e5360_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e4500_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e5400_0 .net "dina", 7 0, v000002599a4ead60_0;  1 drivers
o000002599a47f2f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a4e4fa0_0 .net "dinb", 7 0, o000002599a47f2f8;  0 drivers
v000002599a4e41e0_0 .net "douta", 7 0, L_000002599a451ec0;  1 drivers
v000002599a4e54a0_0 .net "doutb", 7 0, L_000002599a451c90;  alias, 1 drivers
L_000002599a4f4bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e5540_0 .net "ena", 0 0, L_000002599a4f4bf8;  1 drivers
v000002599a4e55e0_0 .net "enb", 0 0, v000002599a4eb760_0;  1 drivers
v000002599a4e46e0_0 .var/i "idx", 31 0;
v000002599a4e4280_0 .var "ram_data_a", 7 0;
v000002599a4e5900_0 .var "ram_data_b", 7 0;
L_000002599a4f4c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e4000_0 .net "regcea", 0 0, L_000002599a4f4c40;  1 drivers
L_000002599a4f4c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e4320_0 .net "regceb", 0 0, L_000002599a4f4c88;  1 drivers
v000002599a4e59a0_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e5a40_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e45a0_0 .net "wea", 0 0, v000002599a4ecd70_0;  1 drivers
L_000002599a4f4bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a4e5ae0_0 .net "web", 0 0, L_000002599a4f4bb0;  1 drivers
S_000002599a4dd2e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a4dcca0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a4dd2e0
v000002599a4e4460_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000002599a4e4460_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000002599a4e4460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a4e4460_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000002599a4dd600 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a4dcca0;
 .timescale -9 -12;
v000002599a4e5b80_0 .var/i "ram_index", 31 0;
S_000002599a4dc7f0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a4dcca0;
 .timescale -9 -12;
L_000002599a451ec0 .functor BUFZ 8, v000002599a4e4e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a451c90 .functor BUFZ 8, v000002599a4e3f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4e4e60_0 .var "douta_reg", 7 0;
v000002599a4e3f60_0 .var "doutb_reg", 7 0;
S_000002599a4dd790 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000002599a479f50 .param/str "INIT_FILE" 0 6 14, "\000";
P_000002599a479f88 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002599a479fc0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002599a479ff8 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002599a4e6360 .array "BRAM", 0 255, 7 0;
v000002599a4e7120_0 .net "addra", 7 0, v000002599a4eedf0_0;  1 drivers
v000002599a4e7e40_0 .net "addrb", 7 0, v000002599a4edd10_0;  1 drivers
v000002599a4e6b80_0 .net "clka", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e6720_0 .net "clkb", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e60e0_0 .net "dina", 7 0, v000002599a4ed8b0_0;  1 drivers
o000002599a47f9b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002599a4e6ae0_0 .net "dinb", 7 0, o000002599a47f9b8;  0 drivers
v000002599a4e64a0_0 .net "douta", 7 0, L_000002599a452a90;  1 drivers
v000002599a4e7440_0 .net "doutb", 7 0, L_000002599a4517c0;  alias, 1 drivers
L_000002599a4f4d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e6540_0 .net "ena", 0 0, L_000002599a4f4d18;  1 drivers
v000002599a4e7620_0 .net "enb", 0 0, v000002599a4edf90_0;  1 drivers
v000002599a4e7260_0 .var/i "idx", 31 0;
v000002599a4e7c60_0 .var "ram_data_a", 7 0;
v000002599a4e67c0_0 .var "ram_data_b", 7 0;
L_000002599a4f4d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e6900_0 .net "regcea", 0 0, L_000002599a4f4d60;  1 drivers
L_000002599a4f4da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002599a4e6f40_0 .net "regceb", 0 0, L_000002599a4f4da8;  1 drivers
v000002599a4e65e0_0 .net "rsta", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e73a0_0 .net "rstb", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e6040_0 .net "wea", 0 0, v000002599a4ecf50_0;  1 drivers
L_000002599a4f4cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002599a4e62c0_0 .net "web", 0 0, L_000002599a4f4cd0;  1 drivers
S_000002599a4dbb70 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000002599a4dd790;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002599a4dbb70
v000002599a4e6860_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000002599a4e6860_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000002599a4e6860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002599a4e6860_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000002599a4dc4d0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000002599a4dd790;
 .timescale -9 -12;
v000002599a4e6680_0 .var/i "ram_index", 31 0;
S_000002599a4dc660 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000002599a4dd790;
 .timescale -9 -12;
L_000002599a452a90 .functor BUFZ 8, v000002599a4e6a40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002599a4517c0 .functor BUFZ 8, v000002599a4e6400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4e6a40_0 .var "douta_reg", 7 0;
v000002599a4e6400_0 .var "doutb_reg", 7 0;
S_000002599a4dd150 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_000002599a2fad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000002599a4e0900 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000002599a4e0938 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000002599a4e0970 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_000002599a452da0 .functor BUFZ 1, v000002599a4e7d00_0, C4<0>, C4<0>, C4<0>;
L_000002599a451280 .functor BUFZ 8, v000002599a4e6180_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002599a4e7a80_0 .net *"_ivl_0", 31 0, L_000002599a4eef30;  1 drivers
v000002599a4e7b20_0 .net *"_ivl_11", 31 0, L_000002599a4efd90;  1 drivers
v000002599a4e7bc0_0 .net *"_ivl_12", 31 0, L_000002599a4ef2f0;  1 drivers
L_000002599a4f4fa0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4e7da0_0 .net *"_ivl_3", 27 0, L_000002599a4f4fa0;  1 drivers
v000002599a4e7ee0_0 .net *"_ivl_4", 31 0, L_000002599a4ef930;  1 drivers
L_000002599a4f4fe8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002599a4e8740_0 .net *"_ivl_7", 27 0, L_000002599a4f4fe8;  1 drivers
L_000002599a4f5030 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002599a4e9500_0 .net/2u *"_ivl_8", 31 0, L_000002599a4f5030;  1 drivers
v000002599a4e8e20_0 .var "blur_data_valid_in", 0 0;
v000002599a4e8d80_0 .net "blur_data_valid_out", 0 0, v000002599a4e7d00_0;  1 drivers
v000002599a4e9780_0 .var "blur_done", 0 0;
v000002599a4e8ba0_0 .net "blur_out", 7 0, v000002599a4e6180_0;  1 drivers
v000002599a4e8a60_0 .var "busy", 0 0;
v000002599a4ea180_0 .var "center_addr_x", 3 0;
v000002599a4e8ce0_0 .var "center_addr_x_prev", 3 0;
v000002599a4e9820_0 .var "center_addr_y", 3 0;
v000002599a4e98c0_0 .var "center_addr_y_prev", 3 0;
v000002599a4e95a0_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4ea680_0 .net "ext_pixel_in", 7 0, v000002599a4eeb70_0;  1 drivers
v000002599a4e9f00_0 .net "ext_pixel_out", 7 0, L_000002599a451280;  alias, 1 drivers
v000002599a4e8c40_0 .var "ext_read_addr", 7 0;
v000002599a4e8b00_0 .var "ext_read_addr_valid", 0 0;
v000002599a4ea0e0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002599a4e9280_0 .net "ext_write_addr", 7 0, L_000002599a4ef9d0;  alias, 1 drivers
v000002599a4ea720_0 .net "ext_write_valid", 0 0, L_000002599a452da0;  alias, 1 drivers
v000002599a4e8ec0_0 .var "kernel_ind", 3 0;
v000002599a4e8420 .array "kernel_ind_pipe", 0 1, 3 0;
v000002599a4e9960_0 .var "row1", 23 0;
v000002599a4e82e0_0 .var "row2", 23 0;
v000002599a4e9640_0 .var "row3", 23 0;
v000002599a4e8f60_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e96e0_0 .net "start_in", 0 0, v000002599a4ecaf0_0;  1 drivers
L_000002599a4eef30 .concat [ 4 28 0 0], v000002599a4e8ce0_0, L_000002599a4f4fa0;
L_000002599a4ef930 .concat [ 4 28 0 0], v000002599a4e98c0_0, L_000002599a4f4fe8;
L_000002599a4efd90 .arith/mult 32, L_000002599a4ef930, L_000002599a4f5030;
L_000002599a4ef2f0 .arith/sum 32, L_000002599a4eef30, L_000002599a4efd90;
L_000002599a4ef9d0 .part L_000002599a4ef2f0, 0, 8;
S_000002599a4dc980 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000002599a4dd150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002599a4325d0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000002599a4e6c20_0 .var "busy_out", 0 0;
v000002599a4e6cc0_0 .net "clk_in", 0 0, v000002599a4efe30_0;  alias, 1 drivers
v000002599a4e6180_0 .var "data_out", 7 0;
v000002599a4e6220_0 .net "data_valid_in", 0 0, v000002599a4e8e20_0;  1 drivers
v000002599a4e7d00_0 .var "data_valid_out", 0 0;
v000002599a4e6e00_0 .var "error_out", 0 0;
v000002599a4e7580_0 .var/i "i", 31 0;
v000002599a4e6d60 .array "kernel", 0 8, 7 0;
v000002599a4e74e0_0 .net "r0_data_in", 23 0, v000002599a4e9960_0;  1 drivers
v000002599a4e6fe0_0 .net "r1_data_in", 23 0, v000002599a4e82e0_0;  1 drivers
v000002599a4e7080_0 .net "r2_data_in", 23 0, v000002599a4e9640_0;  1 drivers
v000002599a4e6ea0_0 .net "rowdata", 71 0, L_000002599a4f0510;  1 drivers
v000002599a4e71c0_0 .net "rst_in", 0 0, v000002599a4eefd0_0;  alias, 1 drivers
v000002599a4e76c0 .array "stage1_data", 0 8, 10 0;
v000002599a4e7300 .array "stage1_data_reg", 0 8, 10 0;
v000002599a4e7760_0 .var "stage1_reg_valid", 0 0;
v000002599a4e7800_0 .var "stage1_valid", 0 0;
v000002599a4e78a0_0 .var "stage2_accumulator", 11 0;
v000002599a4e7940_0 .var "stage2_data", 11 0;
v000002599a4e79e0_0 .var "stage2_valid", 0 0;
v000002599a4e7300_0 .array/port v000002599a4e7300, 0;
v000002599a4e7300_1 .array/port v000002599a4e7300, 1;
v000002599a4e7300_2 .array/port v000002599a4e7300, 2;
v000002599a4e7300_3 .array/port v000002599a4e7300, 3;
E_000002599a432290/0 .event anyedge, v000002599a4e7300_0, v000002599a4e7300_1, v000002599a4e7300_2, v000002599a4e7300_3;
v000002599a4e7300_4 .array/port v000002599a4e7300, 4;
v000002599a4e7300_5 .array/port v000002599a4e7300, 5;
v000002599a4e7300_6 .array/port v000002599a4e7300, 6;
v000002599a4e7300_7 .array/port v000002599a4e7300, 7;
E_000002599a432290/1 .event anyedge, v000002599a4e7300_4, v000002599a4e7300_5, v000002599a4e7300_6, v000002599a4e7300_7;
v000002599a4e7300_8 .array/port v000002599a4e7300, 8;
E_000002599a432290/2 .event anyedge, v000002599a4e7300_8;
E_000002599a432290 .event/or E_000002599a432290/0, E_000002599a432290/1, E_000002599a432290/2;
L_000002599a4f0510 .concat [ 24 24 24 0], v000002599a4e9640_0, v000002599a4e82e0_0, v000002599a4e9960_0;
    .scope S_000002599a309760;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_000002599a34b200, v000002599a43f620, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002599a3095d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a440480_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_000002599a3095d0;
T_9 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a440ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a440480_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002599a43f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002599a43fe40_0;
    %assign/vec4 v000002599a440480_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002599a38d110;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a43fe40_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_000002599a38d110;
T_11 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a440980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002599a43f260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002599a43f120_0;
    %load/vec4 v000002599a43f080_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a43f620, 0, 4;
T_11.2 ;
    %load/vec4 v000002599a43f080_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002599a43f620, 4;
    %assign/vec4 v000002599a43fe40_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002599a33f240;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a43fa80_0, 0, 32;
T_12.0 ;
    %load/vec4 v000002599a43fa80_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a43fa80_0;
    %store/vec4a v000002599a4400c0, 4, 0;
    %load/vec4 v000002599a43fa80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a43fa80_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000002599a33f3d0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a440b60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a43f3a0_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_000002599a33f3d0;
T_14 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a407ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a440b60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002599a408270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002599a407e10_0;
    %assign/vec4 v000002599a440b60_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002599a33f3d0;
T_15 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a406bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a43f3a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002599a407af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002599a407cd0_0;
    %assign/vec4 v000002599a43f3a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002599a2f3450;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a407e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a407cd0_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_000002599a2f3450;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a407870_0, 0, 32;
T_17.0 ;
    %load/vec4 v000002599a407870_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a4400c0, v000002599a407870_0 > {0 0 0};
    %load/vec4 v000002599a407870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a407870_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_000002599a2f3450;
T_18 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a406ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002599a406c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000002599a440160_0;
    %load/vec4 v000002599a43f760_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4400c0, 0, 4;
T_18.2 ;
    %load/vec4 v000002599a43f760_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002599a4400c0, 4;
    %assign/vec4 v000002599a407e10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002599a2f3450;
T_19 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a406dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000002599a407d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002599a440340_0;
    %load/vec4 v000002599a43ff80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4400c0, 0, 4;
T_19.2 ;
    %load/vec4 v000002599a43ff80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002599a4400c0, 4;
    %assign/vec4 v000002599a407cd0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002599a324900;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4068d0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000002599a4068d0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a4068d0_0;
    %store/vec4a v000002599a407050, 4, 0;
    %load/vec4 v000002599a4068d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4068d0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000002599a324a90;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a406a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a407230_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_000002599a324a90;
T_22 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a3c4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a406a10_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002599a3c4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000002599a3c56d0_0;
    %assign/vec4 v000002599a406a10_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002599a324a90;
T_23 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4cf9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a407230_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002599a3c4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002599a3c5090_0;
    %assign/vec4 v000002599a407230_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002599a311e70;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a3c56d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a3c5090_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_000002599a311e70;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a3c5450_0, 0, 32;
T_25.0 ;
    %load/vec4 v000002599a3c5450_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a407050, v000002599a3c5450_0 > {0 0 0};
    %load/vec4 v000002599a3c5450_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a3c5450_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_000002599a311e70;
T_26 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a3c5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000002599a4d06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000002599a3c5270_0;
    %load/vec4 v000002599a408130_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a407050, 0, 4;
T_26.2 ;
    %load/vec4 v000002599a408130_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002599a407050, 4;
    %assign/vec4 v000002599a3c56d0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002599a311e70;
T_27 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a3c5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000002599a4cf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000002599a3c5310_0;
    %load/vec4 v000002599a4074b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a407050, 0, 4;
T_27.2 ;
    %load/vec4 v000002599a4074b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002599a407050, 4;
    %assign/vec4 v000002599a3c5090_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002599a4d1160;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4d3520_0, 0, 32;
T_28.0 ;
    %load/vec4 v000002599a4d3520_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a4d3520_0;
    %store/vec4a v000002599a4d35c0, 4, 0;
    %load/vec4 v000002599a4d3520_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4d3520_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000002599a4d12f0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4d2800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4d1d60_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_000002599a4d12f0;
T_30 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4db550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4d2800_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002599a4d9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000002599a4da1f0_0;
    %assign/vec4 v000002599a4d2800_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002599a4d12f0;
T_31 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4da470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4d1d60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002599a4da290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000002599a4da830_0;
    %assign/vec4 v000002599a4d1d60_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002599a4d1610;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4da1f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4da830_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000002599a4d1610;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4da5b0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000002599a4da5b0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a4d35c0, v000002599a4da5b0_0 > {0 0 0};
    %load/vec4 v000002599a4da5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4da5b0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_000002599a4d1610;
T_34 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4da0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000002599a4db870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002599a4d1f40_0;
    %load/vec4 v000002599a4d1e00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d35c0, 0, 4;
T_34.2 ;
    %load/vec4 v000002599a4d1e00_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002599a4d35c0, 4;
    %assign/vec4 v000002599a4da1f0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002599a4d1610;
T_35 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4db2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000002599a4da790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000002599a4da8d0_0;
    %load/vec4 v000002599a4d3660_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d35c0, 0, 4;
T_35.2 ;
    %load/vec4 v000002599a4d3660_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002599a4d35c0, 4;
    %assign/vec4 v000002599a4da830_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000002599a4d0cb0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4dab50_0, 0, 32;
T_36.0 ;
    %load/vec4 v000002599a4dab50_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a4dab50_0;
    %store/vec4a v000002599a4da330, 4, 0;
    %load/vec4 v000002599a4dab50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4dab50_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000002599a4dcb10;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4dac90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4db410_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000002599a4dcb10;
T_38 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4daf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4dac90_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000002599a4db0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000002599a4daab0_0;
    %assign/vec4 v000002599a4dac90_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000002599a4dcb10;
T_39 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d9bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4db410_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002599a4dae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000002599a4dadd0_0;
    %assign/vec4 v000002599a4db410_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002599a4d1480;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4daab0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4dadd0_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_000002599a4d1480;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4daa10_0, 0, 32;
T_41.0 ;
    %load/vec4 v000002599a4daa10_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a4da330, v000002599a4daa10_0 > {0 0 0};
    %load/vec4 v000002599a4daa10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4daa10_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_000002599a4d1480;
T_42 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000002599a4dafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000002599a4da970_0;
    %load/vec4 v000002599a4da510_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4da330, 0, 4;
T_42.2 ;
    %load/vec4 v000002599a4da510_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002599a4da330, 4;
    %assign/vec4 v000002599a4daab0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002599a4d1480;
T_43 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d9cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000002599a4db050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000002599a4d9a70_0;
    %load/vec4 v000002599a4d9f70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4da330, 0, 4;
T_43.2 ;
    %load/vec4 v000002599a4d9f70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002599a4da330, 4;
    %assign/vec4 v000002599a4dadd0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002599a4dd600;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e5b80_0, 0, 32;
T_44.0 ;
    %load/vec4 v000002599a4e5b80_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a4e5b80_0;
    %store/vec4a v000002599a4e4f00, 4, 0;
    %load/vec4 v000002599a4e5b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e5b80_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000002599a4dc7f0;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e4e60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e3f60_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_000002599a4dc7f0;
T_46 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4e4e60_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000002599a4e4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000002599a4e4280_0;
    %assign/vec4 v000002599a4e4e60_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000002599a4dc7f0;
T_47 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4e3f60_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000002599a4e4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000002599a4e5900_0;
    %assign/vec4 v000002599a4e3f60_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002599a4dcca0;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e4280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e5900_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000002599a4dcca0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e46e0_0, 0, 32;
T_49.0 ;
    %load/vec4 v000002599a4e46e0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a4e4f00, v000002599a4e46e0_0 > {0 0 0};
    %load/vec4 v000002599a4e46e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e46e0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_000002599a4dcca0;
T_50 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000002599a4e45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000002599a4e5400_0;
    %load/vec4 v000002599a4e5720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e4f00, 0, 4;
T_50.2 ;
    %load/vec4 v000002599a4e5720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002599a4e4f00, 4;
    %assign/vec4 v000002599a4e4280_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000002599a4dcca0;
T_51 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000002599a4e5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000002599a4e4fa0_0;
    %load/vec4 v000002599a4e57c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e4f00, 0, 4;
T_51.2 ;
    %load/vec4 v000002599a4e57c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002599a4e4f00, 4;
    %assign/vec4 v000002599a4e5900_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002599a4dc4d0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e6680_0, 0, 32;
T_52.0 ;
    %load/vec4 v000002599a4e6680_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002599a4e6680_0;
    %store/vec4a v000002599a4e6360, 4, 0;
    %load/vec4 v000002599a4e6680_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e6680_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_000002599a4dc660;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e6a40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e6400_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000002599a4dc660;
T_54 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e65e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4e6a40_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000002599a4e6900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000002599a4e7c60_0;
    %assign/vec4 v000002599a4e6a40_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000002599a4dc660;
T_55 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4e6400_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000002599a4e6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000002599a4e67c0_0;
    %assign/vec4 v000002599a4e6400_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000002599a4dd790;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e7c60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002599a4e67c0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000002599a4dd790;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7260_0, 0, 32;
T_57.0 ;
    %load/vec4 v000002599a4e7260_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002599a4e6360, v000002599a4e7260_0 > {0 0 0};
    %load/vec4 v000002599a4e7260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7260_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_000002599a4dd790;
T_58 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e6540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000002599a4e6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000002599a4e60e0_0;
    %load/vec4 v000002599a4e7120_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e6360, 0, 4;
T_58.2 ;
    %load/vec4 v000002599a4e7120_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002599a4e6360, 4;
    %assign/vec4 v000002599a4e7c60_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002599a4dd790;
T_59 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e7620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000002599a4e62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000002599a4e6ae0_0;
    %load/vec4 v000002599a4e7e40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e6360, 0, 4;
T_59.2 ;
    %load/vec4 v000002599a4e7e40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002599a4e6360, 4;
    %assign/vec4 v000002599a4e67c0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000002599a4d0e40;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4cf560, 4, 0;
    %end;
    .thread T_60;
    .scope S_000002599a4d0e40;
T_61 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ceca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cf880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
T_61.2 ;
    %load/vec4 v000002599a4cf420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4cf420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4cfe20, 0, 4;
    %load/vec4 v000002599a4cf420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000002599a4cec00_0;
    %assign/vec4 v000002599a4cf880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
T_61.4 ;
    %load/vec4 v000002599a4cf420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v000002599a4cf420_0;
    %load/vec4a v000002599a4cf560, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002599a4cf380_0;
    %load/vec4 v000002599a4cf420_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000002599a4cf420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4cfe20, 0, 4;
    %load/vec4 v000002599a4cf420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000002599a4d0e40;
T_62 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ceca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d0640_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
T_62.2 ;
    %load/vec4 v000002599a4cf420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4cf420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d0500, 0, 4;
    %load/vec4 v000002599a4cf420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000002599a4cf880_0;
    %assign/vec4 v000002599a4d0640_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
T_62.4 ;
    %load/vec4 v000002599a4cf420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v000002599a4cf420_0;
    %load/vec4a v000002599a4cfe20, 4;
    %ix/getv/s 3, v000002599a4cf420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d0500, 0, 4;
    %load/vec4 v000002599a4cf420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000002599a4d0e40;
T_63 ;
Ewait_0 .event/or E_000002599a432d50, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002599a4d0000_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
T_63.0 ;
    %load/vec4 v000002599a4cf420_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v000002599a4d0000_0;
    %ix/getv/s 4, v000002599a4cf420_0;
    %load/vec4a v000002599a4d0500, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000002599a4d0000_0, 0, 12;
    %load/vec4 v000002599a4cf420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4cf420_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000002599a4d0e40;
T_64 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ceca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d0820_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002599a4cfce0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000002599a4d0640_0;
    %assign/vec4 v000002599a4d0820_0, 0;
    %load/vec4 v000002599a4d0000_0;
    %assign/vec4 v000002599a4cfce0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000002599a4d0e40;
T_65 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ceca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cfb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4d05a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000002599a4d0820_0;
    %assign/vec4 v000002599a4cfb00_0, 0;
    %load/vec4 v000002599a4cfce0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000002599a4d05a0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000002599a2b2ce0;
T_66 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4cf240_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4cf2e0_0, 4, 5;
    %load/vec4 v000002599a4cf2e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4cf2e0_0, 4, 5;
    %load/vec4 v000002599a4d0280_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d03c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4d03c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4d03c0, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_000002599a2b2ce0;
T_67 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4cfd80_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4cff60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4d00a0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4d0460_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4d37a0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4d30c0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002599a4d0280_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4cf1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4cee80_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_000002599a2b2ce0;
T_68 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4cfd80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4cff60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4cef20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4cf600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d00a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4d0280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cf1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cee80_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000002599a4cf240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cf240_0, 0;
T_68.2 ;
    %load/vec4 v000002599a4d00a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d00a0_0, 0;
T_68.4 ;
    %load/vec4 v000002599a4cf1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cf1a0_0, 0;
T_68.6 ;
    %load/vec4 v000002599a4cee80_0;
    %flag_set/vec4 8;
    %jmp/1 T_68.10, 8;
    %load/vec4 v000002599a4d2f80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.10;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v000002599a4cf2e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_68.13, 8;
    %load/vec4 v000002599a4d2f80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.13;
    %jmp/0xz  T_68.11, 8;
    %load/vec4 v000002599a4d2f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4d03c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %jmp T_68.25;
T_68.16 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d0460_0, 4, 5;
    %jmp T_68.25;
T_68.17 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d0460_0, 4, 5;
    %jmp T_68.25;
T_68.18 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d0460_0, 4, 5;
    %jmp T_68.25;
T_68.19 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d37a0_0, 4, 5;
    %jmp T_68.25;
T_68.20 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d37a0_0, 4, 5;
    %jmp T_68.25;
T_68.21 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d37a0_0, 4, 5;
    %jmp T_68.25;
T_68.22 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d30c0_0, 4, 5;
    %jmp T_68.25;
T_68.23 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d30c0_0, 4, 5;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v000002599a4cf100_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d30c0_0, 4, 5;
    %jmp T_68.25;
T_68.25 ;
    %pop/vec4 1;
    %jmp T_68.15;
T_68.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4cee80_0, 0;
T_68.15 ;
    %load/vec4 v000002599a4d0280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %jmp T_68.35;
T_68.26 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.36, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.37, 8;
T_68.36 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.37, 8;
 ; End of false expr.
    %blend;
T_68.37;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.38, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.39, 8;
T_68.38 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.39, 8;
 ; End of false expr.
    %blend;
T_68.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.27 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.40, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.41, 8;
T_68.40 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.41, 8;
 ; End of false expr.
    %blend;
T_68.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.28 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.42, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.43, 8;
T_68.42 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.43, 8;
 ; End of false expr.
    %blend;
T_68.43;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.44, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.45, 8;
T_68.44 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.45, 8;
 ; End of false expr.
    %blend;
T_68.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.29 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.46, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.47, 8;
T_68.46 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.47, 8;
 ; End of false expr.
    %blend;
T_68.47;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.30 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.31 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.48, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.49, 8;
T_68.48 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.49, 8;
 ; End of false expr.
    %blend;
T_68.49;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.32 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.50, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.51, 8;
T_68.50 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.51, 8;
 ; End of false expr.
    %blend;
T_68.51;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.52, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.53, 8;
T_68.52 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.53, 8;
 ; End of false expr.
    %blend;
T_68.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.33 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.54, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.55, 8;
T_68.54 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.55, 8;
 ; End of false expr.
    %blend;
T_68.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.34 ;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.56, 8;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %jmp/1 T_68.57, 8;
T_68.56 ; End of true expr.
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.57, 8;
 ; End of false expr.
    %blend;
T_68.57;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.58, 8;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %jmp/1 T_68.59, 8;
T_68.58 ; End of true expr.
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.59, 8;
 ; End of false expr.
    %blend;
T_68.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002599a4cf6a0_0, 0;
    %jmp T_68.35;
T_68.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4cf240_0, 0;
    %load/vec4 v000002599a4d0280_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_68.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d00a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4d0280_0, 0;
    %load/vec4 v000002599a4cfd80_0;
    %assign/vec4 v000002599a4cef20_0, 0;
    %load/vec4 v000002599a4cff60_0;
    %assign/vec4 v000002599a4cf600_0, 0;
    %load/vec4 v000002599a4cfd80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.62, 4;
    %load/vec4 v000002599a4cff60_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4cf1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4cee80_0, 0;
    %jmp T_68.65;
T_68.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4cfd80_0, 0;
    %load/vec4 v000002599a4cff60_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002599a4cff60_0, 0;
T_68.65 ;
    %jmp T_68.63;
T_68.62 ;
    %load/vec4 v000002599a4cfd80_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002599a4cfd80_0, 0;
T_68.63 ;
    %jmp T_68.61;
T_68.60 ;
    %load/vec4 v000002599a4d0280_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002599a4d0280_0, 0;
T_68.61 ;
T_68.11 ;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000002599a4dc1b0;
T_69 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4db7d0, 4, 0;
    %end;
    .thread T_69;
    .scope S_000002599a4dc1b0;
T_70 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4debb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
T_70.2 ;
    %load/vec4 v000002599a4db730_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4db730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4df830, 0, 4;
    %load/vec4 v000002599a4db730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000002599a4db370_0;
    %assign/vec4 v000002599a4debb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
T_70.4 ;
    %load/vec4 v000002599a4db730_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v000002599a4db730_0;
    %load/vec4a v000002599a4db7d0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002599a4df290_0;
    %load/vec4 v000002599a4db730_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000002599a4db730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4df830, 0, 4;
    %load/vec4 v000002599a4db730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000002599a4dc1b0;
T_71 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
T_71.2 ;
    %load/vec4 v000002599a4db730_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4db730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4de7f0, 0, 4;
    %load/vec4 v000002599a4db730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000002599a4debb0_0;
    %assign/vec4 v000002599a4de2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
T_71.4 ;
    %load/vec4 v000002599a4db730_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.5, 5;
    %ix/getv/s 4, v000002599a4db730_0;
    %load/vec4a v000002599a4df830, 4;
    %ix/getv/s 3, v000002599a4db730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4de7f0, 0, 4;
    %load/vec4 v000002599a4db730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000002599a4dc1b0;
T_72 ;
Ewait_1 .event/or E_000002599a432590, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002599a4de110_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
T_72.0 ;
    %load/vec4 v000002599a4db730_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v000002599a4de110_0;
    %ix/getv/s 4, v000002599a4db730_0;
    %load/vec4a v000002599a4de7f0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000002599a4de110_0, 0, 12;
    %load/vec4 v000002599a4db730_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4db730_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000002599a4dc1b0;
T_73 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de890_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002599a4df6f0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000002599a4de2f0_0;
    %assign/vec4 v000002599a4de890_0, 0;
    %load/vec4 v000002599a4de110_0;
    %assign/vec4 v000002599a4df6f0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000002599a4dc1b0;
T_74 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4db5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4db230_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000002599a4de890_0;
    %assign/vec4 v000002599a4db5f0_0, 0;
    %load/vec4 v000002599a4df6f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000002599a4db230_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000002599a4dc020;
T_75 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de4d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4dee30_0, 4, 5;
    %load/vec4 v000002599a4dee30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4dee30_0, 4, 5;
    %load/vec4 v000002599a4df5b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4de570, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4de570, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4de570, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_000002599a4dc020;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4decf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4df0b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4de9d0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4df8d0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4df650_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4dfbf0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002599a4df5b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4dec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4de930_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_000002599a4dc020;
T_77 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4dfa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4decf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4df0b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4deed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4df150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4df5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4dec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de930_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000002599a4de4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de4d0_0, 0;
T_77.2 ;
    %load/vec4 v000002599a4de9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de9d0_0, 0;
T_77.4 ;
    %load/vec4 v000002599a4dec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4dec50_0, 0;
T_77.6 ;
    %load/vec4 v000002599a4de930_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.10, 8;
    %load/vec4 v000002599a4dfb50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.10;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v000002599a4dee30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_77.13, 8;
    %load/vec4 v000002599a4dfb50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.13;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v000002599a4dfb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4de570, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %jmp T_77.25;
T_77.16 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df8d0_0, 4, 5;
    %jmp T_77.25;
T_77.17 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df8d0_0, 4, 5;
    %jmp T_77.25;
T_77.18 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df8d0_0, 4, 5;
    %jmp T_77.25;
T_77.19 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df650_0, 4, 5;
    %jmp T_77.25;
T_77.20 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df650_0, 4, 5;
    %jmp T_77.25;
T_77.21 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4df650_0, 4, 5;
    %jmp T_77.25;
T_77.22 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4dfbf0_0, 4, 5;
    %jmp T_77.25;
T_77.23 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4dfbf0_0, 4, 5;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v000002599a4dea70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4dfbf0_0, 4, 5;
    %jmp T_77.25;
T_77.25 ;
    %pop/vec4 1;
    %jmp T_77.15;
T_77.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4de930_0, 0;
T_77.15 ;
    %load/vec4 v000002599a4df5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %jmp T_77.35;
T_77.26 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.36, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.37, 8;
T_77.36 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.37, 8;
 ; End of false expr.
    %blend;
T_77.37;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.38, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.39, 8;
T_77.38 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.39, 8;
 ; End of false expr.
    %blend;
T_77.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.27 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.40, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.41, 8;
T_77.40 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.41, 8;
 ; End of false expr.
    %blend;
T_77.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.28 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.42, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.43, 8;
T_77.42 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.43, 8;
 ; End of false expr.
    %blend;
T_77.43;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.44, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.45, 8;
T_77.44 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.45, 8;
 ; End of false expr.
    %blend;
T_77.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.29 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.46, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.47, 8;
T_77.46 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.47, 8;
 ; End of false expr.
    %blend;
T_77.47;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.30 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.31 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.48, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.49, 8;
T_77.48 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.49, 8;
 ; End of false expr.
    %blend;
T_77.49;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.32 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.50, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.51, 8;
T_77.50 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.51, 8;
 ; End of false expr.
    %blend;
T_77.51;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.52, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.53, 8;
T_77.52 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.53, 8;
 ; End of false expr.
    %blend;
T_77.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.33 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.54, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.55, 8;
T_77.54 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.55, 8;
 ; End of false expr.
    %blend;
T_77.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.34 ;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.56, 8;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %jmp/1 T_77.57, 8;
T_77.56 ; End of true expr.
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.57, 8;
 ; End of false expr.
    %blend;
T_77.57;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.58, 8;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %jmp/1 T_77.59, 8;
T_77.58 ; End of true expr.
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.59, 8;
 ; End of false expr.
    %blend;
T_77.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4deb10_0, 0;
    %jmp T_77.35;
T_77.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4de4d0_0, 0;
    %load/vec4 v000002599a4df5b0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_77.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4de9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4df5b0_0, 0;
    %load/vec4 v000002599a4decf0_0;
    %assign/vec4 v000002599a4deed0_0, 0;
    %load/vec4 v000002599a4df0b0_0;
    %assign/vec4 v000002599a4df150_0, 0;
    %load/vec4 v000002599a4decf0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.62, 4;
    %load/vec4 v000002599a4df0b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4dec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de930_0, 0;
    %jmp T_77.65;
T_77.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4decf0_0, 0;
    %load/vec4 v000002599a4df0b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002599a4df0b0_0, 0;
T_77.65 ;
    %jmp T_77.63;
T_77.62 ;
    %load/vec4 v000002599a4decf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002599a4decf0_0, 0;
T_77.63 ;
    %jmp T_77.61;
T_77.60 ;
    %load/vec4 v000002599a4df5b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002599a4df5b0_0, 0;
T_77.61 ;
T_77.11 ;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000002599a4dc980;
T_78 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002599a4e6d60, 4, 0;
    %end;
    .thread T_78;
    .scope S_000002599a4dc980;
T_79 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e7800_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
T_79.2 ;
    %load/vec4 v000002599a4e7580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4e7580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e76c0, 0, 4;
    %load/vec4 v000002599a4e7580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000002599a4e6220_0;
    %assign/vec4 v000002599a4e7800_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
T_79.4 ;
    %load/vec4 v000002599a4e7580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.5, 5;
    %ix/getv/s 4, v000002599a4e7580_0;
    %load/vec4a v000002599a4e6d60, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002599a4e6ea0_0;
    %load/vec4 v000002599a4e7580_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000002599a4e7580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e76c0, 0, 4;
    %load/vec4 v000002599a4e7580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
    %jmp T_79.4;
T_79.5 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000002599a4dc980;
T_80 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e7760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
T_80.2 ;
    %load/vec4 v000002599a4e7580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002599a4e7580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e7300, 0, 4;
    %load/vec4 v000002599a4e7580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000002599a4e7800_0;
    %assign/vec4 v000002599a4e7760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
T_80.4 ;
    %load/vec4 v000002599a4e7580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.5, 5;
    %ix/getv/s 4, v000002599a4e7580_0;
    %load/vec4a v000002599a4e76c0, 4;
    %ix/getv/s 3, v000002599a4e7580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e7300, 0, 4;
    %load/vec4 v000002599a4e7580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000002599a4dc980;
T_81 ;
Ewait_2 .event/or E_000002599a432290, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002599a4e78a0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
T_81.0 ;
    %load/vec4 v000002599a4e7580_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_81.1, 5;
    %load/vec4 v000002599a4e78a0_0;
    %ix/getv/s 4, v000002599a4e7580_0;
    %load/vec4a v000002599a4e7300, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000002599a4e78a0_0, 0, 12;
    %load/vec4 v000002599a4e7580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002599a4e7580_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000002599a4dc980;
T_82 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e79e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002599a4e7940_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000002599a4e7760_0;
    %assign/vec4 v000002599a4e79e0_0, 0;
    %load/vec4 v000002599a4e78a0_0;
    %assign/vec4 v000002599a4e7940_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000002599a4dc980;
T_83 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e7d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4e6180_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000002599a4e79e0_0;
    %assign/vec4 v000002599a4e7d00_0, 0;
    %load/vec4 v000002599a4e7940_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000002599a4e6180_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000002599a4dd150;
T_84 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e8b00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4ea0e0_0, 4, 5;
    %load/vec4 v000002599a4ea0e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4ea0e0_0, 4, 5;
    %load/vec4 v000002599a4e8ec0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e8420, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4e8420, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002599a4e8420, 0, 4;
    %jmp T_84;
    .thread T_84;
    .scope S_000002599a4dd150;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002599a4ea180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002599a4e9820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4e8e20_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4e9960_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4e82e0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002599a4e9640_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002599a4e8ec0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4e9780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4e8a60_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_000002599a4dd150;
T_86 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e8f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4ea180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4e9820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4e8ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4e98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8e20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4e8ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e9780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8a60_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000002599a4e8b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8b00_0, 0;
T_86.2 ;
    %load/vec4 v000002599a4e8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8e20_0, 0;
T_86.4 ;
    %load/vec4 v000002599a4e9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e9780_0, 0;
T_86.6 ;
    %load/vec4 v000002599a4e8a60_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v000002599a4e96e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v000002599a4ea0e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v000002599a4e96e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v000002599a4e96e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002599a4e8420, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.24, 6;
    %jmp T_86.25;
T_86.16 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9960_0, 4, 5;
    %jmp T_86.25;
T_86.17 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9960_0, 4, 5;
    %jmp T_86.25;
T_86.18 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9960_0, 4, 5;
    %jmp T_86.25;
T_86.19 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e82e0_0, 4, 5;
    %jmp T_86.25;
T_86.20 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e82e0_0, 4, 5;
    %jmp T_86.25;
T_86.21 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e82e0_0, 4, 5;
    %jmp T_86.25;
T_86.22 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9640_0, 4, 5;
    %jmp T_86.25;
T_86.23 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9640_0, 4, 5;
    %jmp T_86.25;
T_86.24 ;
    %load/vec4 v000002599a4ea680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e9640_0, 4, 5;
    %jmp T_86.25;
T_86.25 ;
    %pop/vec4 1;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e8a60_0, 0;
T_86.15 ;
    %load/vec4 v000002599a4e8ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.34, 6;
    %jmp T_86.35;
T_86.26 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.36, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.37, 8;
T_86.36 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.37, 8;
 ; End of false expr.
    %blend;
T_86.37;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.38, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.39, 8;
T_86.38 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.39, 8;
 ; End of false expr.
    %blend;
T_86.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.27 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.40, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.41, 8;
T_86.40 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.41, 8;
 ; End of false expr.
    %blend;
T_86.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.28 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.42, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.43, 8;
T_86.42 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.43, 8;
 ; End of false expr.
    %blend;
T_86.43;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.44, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.45, 8;
T_86.44 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.45, 8;
 ; End of false expr.
    %blend;
T_86.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.29 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.46, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.47, 8;
T_86.46 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.47, 8;
 ; End of false expr.
    %blend;
T_86.47;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.30 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.31 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.48, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.49, 8;
T_86.48 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.49, 8;
 ; End of false expr.
    %blend;
T_86.49;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.32 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.50, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.51, 8;
T_86.50 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.51, 8;
 ; End of false expr.
    %blend;
T_86.51;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.52, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.53, 8;
T_86.52 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.53, 8;
 ; End of false expr.
    %blend;
T_86.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.33 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.54, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.55, 8;
T_86.54 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.55, 8;
 ; End of false expr.
    %blend;
T_86.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.34 ;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.56, 8;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %jmp/1 T_86.57, 8;
T_86.56 ; End of true expr.
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.57, 8;
 ; End of false expr.
    %blend;
T_86.57;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.58, 8;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %jmp/1 T_86.59, 8;
T_86.58 ; End of true expr.
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.59, 8;
 ; End of false expr.
    %blend;
T_86.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4e8c40_0, 0;
    %jmp T_86.35;
T_86.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e8b00_0, 0;
    %load/vec4 v000002599a4e8ec0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_86.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e8e20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4e8ec0_0, 0;
    %load/vec4 v000002599a4ea180_0;
    %assign/vec4 v000002599a4e8ce0_0, 0;
    %load/vec4 v000002599a4e9820_0;
    %assign/vec4 v000002599a4e98c0_0, 0;
    %load/vec4 v000002599a4ea180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.62, 4;
    %load/vec4 v000002599a4e9820_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e9780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8a60_0, 0;
    %jmp T_86.65;
T_86.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002599a4ea180_0, 0;
    %load/vec4 v000002599a4e9820_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002599a4e9820_0, 0;
T_86.65 ;
    %jmp T_86.63;
T_86.62 ;
    %load/vec4 v000002599a4ea180_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002599a4ea180_0, 0;
T_86.63 ;
    %jmp T_86.61;
T_86.60 ;
    %load/vec4 v000002599a4e8ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002599a4e8ec0_0, 0;
T_86.61 ;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000002599a4d0fd0;
T_87 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4d2bc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002599a4d2120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d29e0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000002599a4d2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000002599a4d3700_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v000002599a4d3160_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v000002599a4d2440_0;
    %assign/vec4 v000002599a4d2bc0_0, 0;
    %load/vec4 v000002599a4d3160_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v000002599a4d3700_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v000002599a4d2120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d29e0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d29e0_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d2260_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d29e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d2260_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000002599a4d0990;
T_88 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d1ae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d1b80_0, 4, 5;
    %load/vec4 v000002599a4d1b80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4d1b80_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_000002599a4d0990;
T_89 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4d23a0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4d2e40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4d2ee0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002599a4d3200_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4d1cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4d19a0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_000002599a4d0990;
T_90 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4d33e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4d23a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4d2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d19a0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000002599a4d1ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d1ae0_0, 0;
T_90.2 ;
    %load/vec4 v000002599a4d1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d1cc0_0, 0;
T_90.4 ;
    %load/vec4 v000002599a4d2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d2580_0, 0;
T_90.6 ;
    %load/vec4 v000002599a4d32a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.10, 8;
    %load/vec4 v000002599a4d19a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.10;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v000002599a4d32a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.13, 8;
    %load/vec4 v000002599a4d1b80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.13;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v000002599a4d32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d19a0_0, 0;
    %jmp T_90.15;
T_90.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d2580_0, 0;
    %load/vec4 v000002599a4d1fe0_0;
    %assign/vec4 v000002599a4d3340_0, 0;
    %load/vec4 v000002599a4d23a0_0;
    %assign/vec4 v000002599a4d2ee0_0, 0;
    %load/vec4 v000002599a4d2e40_0;
    %assign/vec4 v000002599a4d3200_0, 0;
    %load/vec4 v000002599a4d23a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.16, 4;
    %load/vec4 v000002599a4d2e40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d1cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4d19a0_0, 0;
    %jmp T_90.19;
T_90.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002599a4d23a0_0, 0;
    %load/vec4 v000002599a4d2e40_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002599a4d2e40_0, 0;
T_90.19 ;
    %jmp T_90.17;
T_90.16 ;
    %load/vec4 v000002599a4d23a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002599a4d23a0_0, 0;
T_90.17 ;
T_90.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4d1ae0_0, 0;
T_90.11 ;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000002599a4dc340;
T_91 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4de430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4ddf30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002599a4dddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de070_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000002599a4ddfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000002599a4de1b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_91.6, 4;
    %load/vec4 v000002599a4de250_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v000002599a4dde90_0;
    %assign/vec4 v000002599a4ddf30_0, 0;
    %load/vec4 v000002599a4de250_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v000002599a4de1b0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v000002599a4dddf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4de070_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de070_0, 0;
T_91.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4de390_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4de390_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000002599a4dd470;
T_92 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e5680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e4aa0_0, 4, 5;
    %load/vec4 v000002599a4e4aa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4e4aa0_0, 4, 5;
    %jmp T_92;
    .thread T_92;
    .scope S_000002599a4dd470;
T_93 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4e5860_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4e4820_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4e4d20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002599a4e3ec0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4e4be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4e4640_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_000002599a4dd470;
T_94 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4e52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4e5860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4e4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e4640_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000002599a4e5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e5680_0, 0;
T_94.2 ;
    %load/vec4 v000002599a4e4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e4be0_0, 0;
T_94.4 ;
    %load/vec4 v000002599a4e4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e4140_0, 0;
T_94.6 ;
    %load/vec4 v000002599a4e4dc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.10, 8;
    %load/vec4 v000002599a4e4640_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.10;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v000002599a4e4dc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v000002599a4e4aa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.13;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v000002599a4e4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e4640_0, 0;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e4140_0, 0;
    %load/vec4 v000002599a4e4c80_0;
    %assign/vec4 v000002599a4e4b40_0, 0;
    %load/vec4 v000002599a4e5860_0;
    %assign/vec4 v000002599a4e4d20_0, 0;
    %load/vec4 v000002599a4e4820_0;
    %assign/vec4 v000002599a4e3ec0_0, 0;
    %load/vec4 v000002599a4e5860_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.16, 4;
    %load/vec4 v000002599a4e4820_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e4be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e4640_0, 0;
    %jmp T_94.19;
T_94.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002599a4e5860_0, 0;
    %load/vec4 v000002599a4e4820_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002599a4e4820_0, 0;
T_94.19 ;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v000002599a4e5860_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002599a4e5860_0, 0;
T_94.17 ;
T_94.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e5680_0, 0;
T_94.11 ;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000002599a2fad70;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002599a4ee170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4ed770_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002599a4eccd0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4ee670_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_000002599a2fad70;
T_96 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ec7d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4ed590_0, 4, 5;
    %load/vec4 v000002599a4ed590_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002599a4ed590_0, 4, 5;
    %jmp T_96;
    .thread T_96;
    .scope S_000002599a2fad70;
T_97 ;
    %wait E_000002599a431290;
    %load/vec4 v000002599a4ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ed770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v000002599a4ee0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee0d0_0, 0;
T_97.2 ;
    %load/vec4 v000002599a4ee170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_97.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_97.13, 6;
    %jmp T_97.14;
T_97.4 ;
    %load/vec4 v000002599a4ec910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.15, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ed770_0, 0;
T_97.15 ;
    %jmp T_97.14;
T_97.5 ;
    %load/vec4 v000002599a4ed590_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_97.19, 8;
    %load/vec4 v000002599a4ed770_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_97.19;
    %jmp/0xz  T_97.17, 8;
    %load/vec4 v000002599a4eccd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000002599a4eccd0_0, 0;
    %load/vec4 v000002599a4eccd0_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_97.20, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.20 ;
T_97.17 ;
    %jmp T_97.14;
T_97.6 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ea5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.23;
T_97.22 ;
    %load/vec4 v000002599a4ea5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ea5e0_0, 0;
T_97.24 ;
    %load/vec4 v000002599a4e8060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.26 ;
T_97.23 ;
    %jmp T_97.14;
T_97.7 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ea5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.29;
T_97.28 ;
    %load/vec4 v000002599a4ea5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ea5e0_0, 0;
T_97.30 ;
    %load/vec4 v000002599a4e8060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.32 ;
T_97.29 ;
    %jmp T_97.14;
T_97.8 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e8380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.35;
T_97.34 ;
    %load/vec4 v000002599a4e8380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8380_0, 0;
T_97.36 ;
    %load/vec4 v000002599a4e9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.38, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.38 ;
T_97.35 ;
    %jmp T_97.14;
T_97.9 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4eb620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.41;
T_97.40 ;
    %load/vec4 v000002599a4eb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.42, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4eb620_0, 0;
T_97.42 ;
    %load/vec4 v000002599a4eb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.44, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.44 ;
T_97.41 ;
    %jmp T_97.14;
T_97.10 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4eb620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.47;
T_97.46 ;
    %load/vec4 v000002599a4eb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.48, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4eb620_0, 0;
T_97.48 ;
    %load/vec4 v000002599a4eb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.50, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.50 ;
T_97.47 ;
    %jmp T_97.14;
T_97.11 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4e8560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.53;
T_97.52 ;
    %load/vec4 v000002599a4e8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4e8560_0, 0;
T_97.54 ;
    %load/vec4 v000002599a4e8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.56, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.56 ;
T_97.53 ;
    %jmp T_97.14;
T_97.12 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ecaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.59;
T_97.58 ;
    %load/vec4 v000002599a4ecaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ecaf0_0, 0;
T_97.60 ;
    %load/vec4 v000002599a4ed310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.62, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
T_97.62 ;
T_97.59 ;
    %jmp T_97.14;
T_97.13 ;
    %load/vec4 v000002599a4ee670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.64, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ecaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %jmp T_97.65;
T_97.64 ;
    %load/vec4 v000002599a4ecaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ecaf0_0, 0;
T_97.66 ;
    %load/vec4 v000002599a4ed310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.68, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002599a4ee170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002599a4ee670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002599a4ee0d0_0, 0;
T_97.68 ;
T_97.65 ;
    %jmp T_97.14;
T_97.14 ;
    %pop/vec4 1;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000002599a2fad70;
T_98 ;
Ewait_3 .event/or E_000002599a431790, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002599a4ee170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_98.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_98.8, 6;
    %jmp T_98.9;
T_98.0 ;
    %load/vec4 v000002599a4eccd0_0;
    %store/vec4 v000002599a4e9aa0_0, 0, 12;
    %load/vec4 v000002599a4ed590_0;
    %pad/u 1;
    %store/vec4 v000002599a4e9b40_0, 0, 1;
    %load/vec4 v000002599a4edc70_0;
    %store/vec4 v000002599a4e93c0_0, 0, 8;
    %load/vec4 v000002599a4eccd0_0;
    %store/vec4 v000002599a4e9e60_0, 0, 12;
    %load/vec4 v000002599a4ed590_0;
    %pad/u 1;
    %store/vec4 v000002599a4e84c0_0, 0, 1;
    %load/vec4 v000002599a4edc70_0;
    %store/vec4 v000002599a4e9320_0, 0, 8;
    %jmp T_98.9;
T_98.1 ;
    %load/vec4 v000002599a4e8600_0;
    %store/vec4 v000002599a4e90a0_0, 0, 12;
    %load/vec4 v000002599a4e8880_0;
    %store/vec4 v000002599a4e9a00_0, 0, 1;
    %load/vec4 v000002599a4e9000_0;
    %store/vec4 v000002599a4e9dc0_0, 0, 8;
    %load/vec4 v000002599a4ea220_0;
    %store/vec4 v000002599a4e9140_0, 0, 12;
    %load/vec4 v000002599a4ea2c0_0;
    %store/vec4 v000002599a4e91e0_0, 0, 1;
    %load/vec4 v000002599a4ea040_0;
    %store/vec4 v000002599a4e87e0_0, 0, 8;
    %load/vec4 v000002599a4ea220_0;
    %store/vec4 v000002599a4e86a0_0, 0, 12;
    %load/vec4 v000002599a4ea2c0_0;
    %store/vec4 v000002599a4ea7c0_0, 0, 1;
    %load/vec4 v000002599a4ea040_0;
    %store/vec4 v000002599a4e9c80_0, 0, 8;
    %jmp T_98.9;
T_98.2 ;
    %load/vec4 v000002599a4e8600_0;
    %store/vec4 v000002599a4ea400_0, 0, 12;
    %load/vec4 v000002599a4e8880_0;
    %store/vec4 v000002599a4e9be0_0, 0, 1;
    %load/vec4 v000002599a4e8100_0;
    %store/vec4 v000002599a4e9dc0_0, 0, 8;
    %load/vec4 v000002599a4ea220_0;
    %store/vec4 v000002599a4e9aa0_0, 0, 12;
    %load/vec4 v000002599a4ea2c0_0;
    %store/vec4 v000002599a4e9b40_0, 0, 1;
    %load/vec4 v000002599a4ea040_0;
    %store/vec4 v000002599a4e93c0_0, 0, 8;
    %load/vec4 v000002599a4ea220_0;
    %store/vec4 v000002599a4e81a0_0, 0, 12;
    %load/vec4 v000002599a4ea2c0_0;
    %store/vec4 v000002599a4e9d20_0, 0, 1;
    %load/vec4 v000002599a4ea040_0;
    %store/vec4 v000002599a4e9460_0, 0, 8;
    %jmp T_98.9;
T_98.3 ;
    %load/vec4 v000002599a4ea4a0_0;
    %store/vec4 v000002599a4e90a0_0, 0, 12;
    %load/vec4 v000002599a4ea540_0;
    %store/vec4 v000002599a4e9a00_0, 0, 1;
    %load/vec4 v000002599a4e9000_0;
    %store/vec4 v000002599a4ea360_0, 0, 8;
    %load/vec4 v000002599a4ebd00_0;
    %store/vec4 v000002599a4eaf40_0, 0, 10;
    %load/vec4 v000002599a4ebe40_0;
    %store/vec4 v000002599a4eb940_0, 0, 1;
    %load/vec4 v000002599a4eb8a0_0;
    %store/vec4 v000002599a4e8920_0, 0, 8;
    %load/vec4 v000002599a4ebd00_0;
    %store/vec4 v000002599a4ea9a0_0, 0, 10;
    %load/vec4 v000002599a4ebe40_0;
    %store/vec4 v000002599a4ea860_0, 0, 1;
    %load/vec4 v000002599a4eb8a0_0;
    %store/vec4 v000002599a4eb260_0, 0, 8;
    %jmp T_98.9;
T_98.4 ;
    %load/vec4 v000002599a4eb440_0;
    %store/vec4 v000002599a4eab80_0, 0, 10;
    %load/vec4 v000002599a4eacc0_0;
    %store/vec4 v000002599a4ebbc0_0, 0, 1;
    %load/vec4 v000002599a4e89c0_0;
    %store/vec4 v000002599a4eafe0_0, 0, 8;
    %load/vec4 v000002599a4eae00_0;
    %store/vec4 v000002599a4eb4e0_0, 0, 10;
    %load/vec4 v000002599a4eb580_0;
    %store/vec4 v000002599a4eb6c0_0, 0, 1;
    %load/vec4 v000002599a4ebc60_0;
    %store/vec4 v000002599a4eaae0_0, 0, 8;
    %load/vec4 v000002599a4eae00_0;
    %store/vec4 v000002599a4eb1c0_0, 0, 10;
    %load/vec4 v000002599a4eb580_0;
    %store/vec4 v000002599a4eb300_0, 0, 1;
    %load/vec4 v000002599a4ebc60_0;
    %store/vec4 v000002599a4eb120_0, 0, 8;
    %jmp T_98.9;
T_98.5 ;
    %load/vec4 v000002599a4eb440_0;
    %store/vec4 v000002599a4ea900_0, 0, 10;
    %load/vec4 v000002599a4eacc0_0;
    %store/vec4 v000002599a4eac20_0, 0, 1;
    %load/vec4 v000002599a4eb080_0;
    %store/vec4 v000002599a4eafe0_0, 0, 8;
    %load/vec4 v000002599a4eae00_0;
    %store/vec4 v000002599a4eaf40_0, 0, 10;
    %load/vec4 v000002599a4eb580_0;
    %store/vec4 v000002599a4eb940_0, 0, 1;
    %load/vec4 v000002599a4ebc60_0;
    %store/vec4 v000002599a4e8920_0, 0, 8;
    %load/vec4 v000002599a4eae00_0;
    %store/vec4 v000002599a4ebda0_0, 0, 10;
    %load/vec4 v000002599a4eb580_0;
    %store/vec4 v000002599a4eb800_0, 0, 1;
    %load/vec4 v000002599a4ebc60_0;
    %store/vec4 v000002599a4eaa40_0, 0, 8;
    %jmp T_98.9;
T_98.6 ;
    %load/vec4 v000002599a4ebee0_0;
    %store/vec4 v000002599a4eab80_0, 0, 10;
    %load/vec4 v000002599a4eba80_0;
    %store/vec4 v000002599a4ebbc0_0, 0, 1;
    %load/vec4 v000002599a4e89c0_0;
    %store/vec4 v000002599a4eb9e0_0, 0, 8;
    %load/vec4 v000002599a4ee350_0;
    %store/vec4 v000002599a4ed1d0_0, 0, 8;
    %load/vec4 v000002599a4ecff0_0;
    %store/vec4 v000002599a4ecd70_0, 0, 1;
    %load/vec4 v000002599a4ed270_0;
    %store/vec4 v000002599a4ead60_0, 0, 8;
    %load/vec4 v000002599a4ee350_0;
    %store/vec4 v000002599a4ee5d0_0, 0, 8;
    %load/vec4 v000002599a4ecff0_0;
    %store/vec4 v000002599a4ec9b0_0, 0, 1;
    %load/vec4 v000002599a4ed270_0;
    %store/vec4 v000002599a4eed50_0, 0, 8;
    %jmp T_98.9;
T_98.7 ;
    %load/vec4 v000002599a4ed630_0;
    %store/vec4 v000002599a4eaea0_0, 0, 8;
    %load/vec4 v000002599a4eceb0_0;
    %store/vec4 v000002599a4eb760_0, 0, 1;
    %load/vec4 v000002599a4ebb20_0;
    %store/vec4 v000002599a4eeb70_0, 0, 8;
    %load/vec4 v000002599a4ede50_0;
    %store/vec4 v000002599a4eedf0_0, 0, 8;
    %load/vec4 v000002599a4ec730_0;
    %store/vec4 v000002599a4ecf50_0, 0, 1;
    %load/vec4 v000002599a4eead0_0;
    %store/vec4 v000002599a4ed8b0_0, 0, 8;
    %load/vec4 v000002599a4ede50_0;
    %store/vec4 v000002599a4eddb0_0, 0, 8;
    %load/vec4 v000002599a4ec730_0;
    %store/vec4 v000002599a4ed6d0_0, 0, 1;
    %load/vec4 v000002599a4eead0_0;
    %store/vec4 v000002599a4eca50_0, 0, 8;
    %jmp T_98.9;
T_98.8 ;
    %load/vec4 v000002599a4ed630_0;
    %store/vec4 v000002599a4edd10_0, 0, 8;
    %load/vec4 v000002599a4eceb0_0;
    %store/vec4 v000002599a4edf90_0, 0, 1;
    %load/vec4 v000002599a4ed450_0;
    %store/vec4 v000002599a4eeb70_0, 0, 8;
    %load/vec4 v000002599a4ede50_0;
    %store/vec4 v000002599a4ed1d0_0, 0, 8;
    %load/vec4 v000002599a4ec730_0;
    %store/vec4 v000002599a4ecd70_0, 0, 1;
    %load/vec4 v000002599a4eead0_0;
    %store/vec4 v000002599a4ead60_0, 0, 8;
    %load/vec4 v000002599a4ede50_0;
    %store/vec4 v000002599a4ee030_0, 0, 8;
    %load/vec4 v000002599a4ec730_0;
    %store/vec4 v000002599a4edef0_0, 0, 1;
    %load/vec4 v000002599a4eead0_0;
    %store/vec4 v000002599a4ed4f0_0, 0, 8;
    %jmp T_98.9;
T_98.9 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000002599a47a550;
T_99 ;
    %delay 5000, 0;
    %load/vec4 v000002599a4efe30_0;
    %nor/r;
    %store/vec4 v000002599a4efe30_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_000002599a47a550;
T_100 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002599a47a550 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4efe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4eefd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4efbb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002599a4efe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002599a4eefd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4efe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4eefd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002599a4efbb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002599a4efbb0_0, 0, 1;
    %delay 3410065408, 2;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_100;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
