### Formal Verfication
- [SymbiYosys](https://github.com/YosysHQ/SymbiYosys) (Clifford Wolf)
  - Front-end for Yosys-based formal verification flows.
- [CoSA](https://github.com/cristian-mattarei/CoSA) (Stanford), under [BSD 3-Clause License](https://github.com/cristian-mattarei/CoSA/blob/master/LICENSE.txt)
  - An SMT-based symbolic model checker for hardware design.
- [Kami](https://github.com/mit-plv/kami) (MIT), under [MIT License](https://github.com/mit-plv/kami/blob/rv32i/LICENSE)
  - A Platform for High-Level Parametric Hardware Specification and its Modular Verification.
- [hw-cbmc](https://github.com/diffblue/hw-cbmc) (Oxford, CMU), under [BSD 3-Clause License](https://github.com/diffblue/hw-cbmc/blob/master/LICENSE)
  - EBMC is a bounded model checker for the Verilog language (and other HW specification languages).
- [NuSMV](https://nusmv.fbk.eu/), under [GNU Lesser General Public License v2.1](https://nusmv.fbk.eu/open_nusmv/flier.html)
  - A reimplementation and extension of SMV, the first model checker based on BDDs.
- [PRISM](http://www.prismmodelchecker.org/), under [GNU General Public License v2.0](http://www.prismmodelchecker.org/download.php)
  - A probabilistic model checker, a tool for formal modelling and analysis of systems that exhibit random or probabilistic behaviour.
- [SpaceEx](http://spaceex.imag.fr/), under [GNU General Public License v3.0](http://spaceex.imag.fr/licensing-45)
  - The State Space Explorer (SpaceEx) tool platform is designed to facilitate the implementation of algorithms related to reachability and safety verification.
- [Uppaal](https://uppaal.org/) (Uppsala, Aalborg), free for academic use only
  - An integrated tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata, extended with data types (bounded integers, arrays, etc.).
- [TTool](https://gitlab.telecom-paris.fr/mbe-tools/TTool/), no license (all rights reserved)
  - A toolkit dedicated to the edition of UML and SysML diagrams, and to the simulation and formal verification (safety, security, performance) of those diagrams.
- [Pono](https://github.com/upscale-project/pono)
  - An SMT-based model checker built on smt-switch
- [AVR](https://github.com/aman-goel/avr)
  - Reads a state transition system and performs property checking (the winner of HWMCC'20)

### SAT/SMT Solvers
- [SAT Competitions](http://satcompetition.org/)
  - To identify new challenging benchmarks and to promote new solvers for the propositional satisfiability problem (SAT) as well as to compare them with state-of-the-art solvers. 
- [SMT Competitions](https://smt-comp.github.io/)
  - To spur advances in SMT solver implementations on benchmark formulas of practical interest.
- [Hardware Model Checking Competitions](http://fmv.jku.at/hwmcc/)
  - To encourage researchers to work on novel model checking engines.
