ISim log file
Running: C:\Users\hunte\Desktop\CSSE232\rhit-csse232-2021c-projects-2021c_violet\implementation\RegisterFileV2\RegisterFileV2_RegisterFileV2_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/hunte/Desktop/CSSE232/rhit-csse232-2021c-projects-2021c_violet/implementation/RegisterFileV2/RegisterFileV2_RegisterFileV2_sch_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Testing Writing on
# run all
FAIL ReadDataA:     0, ReadDataB:     2, ReadAddrA:  0, ReadAddrB:  1, WriteAddr: 10, Write: 1, DataIn:     1
PASS ReadDataA:     2, ReadDataB:     3, ReadAddrA:  1, ReadAddrB:  2, WriteAddr: 10, Write: 1, DataIn:     2
PASS ReadDataA:     3, ReadDataB:     4, ReadAddrA:  2, ReadAddrB:  3, WriteAddr: 10, Write: 1, DataIn:     3
PASS ReadDataA:     4, ReadDataB:     5, ReadAddrA:  3, ReadAddrB:  4, WriteAddr: 10, Write: 1, DataIn:     4
PASS ReadDataA:     5, ReadDataB:     6, ReadAddrA:  4, ReadAddrB:  5, WriteAddr: 10, Write: 1, DataIn:     5
PASS ReadDataA:     6, ReadDataB:     7, ReadAddrA:  5, ReadAddrB:  6, WriteAddr: 10, Write: 1, DataIn:     6
PASS ReadDataA:     7, ReadDataB:     8, ReadAddrA:  6, ReadAddrB:  7, WriteAddr: 10, Write: 1, DataIn:     7
PASS ReadDataA:     8, ReadDataB:     9, ReadAddrA:  7, ReadAddrB:  8, WriteAddr: 10, Write: 1, DataIn:     8
PASS ReadDataA:     9, ReadDataB:    10, ReadAddrA:  8, ReadAddrB:  9, WriteAddr: 10, Write: 1, DataIn:     9
Testing Writing off
FAIL ReadDataA:     0, ReadDataB:     2, ReadAddrA:  0, ReadAddrB:  1, WriteAddr: 10, Write: 0, DataIn:     1
PASS ReadDataA:     2, ReadDataB:     3, ReadAddrA:  1, ReadAddrB:  2, WriteAddr: 10, Write: 0, DataIn:     2
PASS ReadDataA:     3, ReadDataB:     4, ReadAddrA:  2, ReadAddrB:  3, WriteAddr: 10, Write: 0, DataIn:     3
PASS ReadDataA:     4, ReadDataB:     5, ReadAddrA:  3, ReadAddrB:  4, WriteAddr: 10, Write: 0, DataIn:     4
PASS ReadDataA:     5, ReadDataB:     6, ReadAddrA:  4, ReadAddrB:  5, WriteAddr: 10, Write: 0, DataIn:     5
PASS ReadDataA:     6, ReadDataB:     7, ReadAddrA:  5, ReadAddrB:  6, WriteAddr: 10, Write: 0, DataIn:     6
PASS ReadDataA:     7, ReadDataB:     8, ReadAddrA:  6, ReadAddrB:  7, WriteAddr: 10, Write: 0, DataIn:     7
PASS ReadDataA:     8, ReadDataB:     9, ReadAddrA:  7, ReadAddrB:  8, WriteAddr: 10, Write: 0, DataIn:     8
PASS ReadDataA:     9, ReadDataB:    10, ReadAddrA:  8, ReadAddrB:  9, WriteAddr: 10, Write: 0, DataIn:     9
