Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Apr  9 14:59:12 2021
| Host              : Fractalisk running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.458        0.000                      0               112426        0.010        0.000                      0               112426        3.500        0.000                       0                 52202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.458        0.000                      0               112426        0.010        0.000                      0               112426        3.500        0.000                       0                 52202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.811ns (13.944%)  route 5.005ns (86.056%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.736ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.311     6.318    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X18Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     6.465 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__0/O
                         net (fo=26, routed)          0.780     7.245    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[12]
    SLICE_X13Y103        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.345 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_2_i_5__0/O
                         net (fo=1, routed)           0.051     7.396    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_2_i_5__0_n_33
    SLICE_X13Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.460 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_2_i_2__2/O
                         net (fo=1, routed)           0.619     8.079    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2_2
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.743    11.910    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.118    12.028    
                         clock uncertainty           -0.130    11.898    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.537    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 0.863ns (14.879%)  route 4.937ns (85.121%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.311     6.318    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X18Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     6.465 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__0/O
                         net (fo=26, routed)          0.686     7.151    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[12]
    SLICE_X14Y106        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     7.190 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_1_i_7/O
                         net (fo=1, routed)           0.071     7.261    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_1_i_7_n_33
    SLICE_X14Y106        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177     7.438 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_1_i_4__2/O
                         net (fo=1, routed)           0.625     8.063    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1_3
    RAMB36_X1Y17         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.742    11.909    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.118    12.027    
                         clock uncertainty           -0.130    11.897    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.536    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.809ns (14.018%)  route 4.962ns (85.982%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 11.912 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.736ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.001     6.008    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X33Y128        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.106 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__2/O
                         net (fo=26, routed)          1.003     7.109    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_0_address0[12]
    SLICE_X3Y115         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     7.256 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_28__2/O
                         net (fo=1, routed)           0.051     7.307    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_28__2_n_33
    SLICE_X3Y115         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.371 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_1__6/O
                         net (fo=1, routed)           0.663     8.034    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0_0
    RAMB36_X0Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.745    11.912    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X0Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.118    12.030    
                         clock uncertainty           -0.130    11.900    
    RAMB36_X0Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.539    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.825ns (14.273%)  route 4.955ns (85.727%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.736ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.311     6.318    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X18Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     6.465 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__0/O
                         net (fo=26, routed)          0.754     7.219    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[12]
    SLICE_X13Y104        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     7.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_27__1/O
                         net (fo=1, routed)           0.051     7.384    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_27__1_n_33
    SLICE_X13Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     7.448 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_1__7/O
                         net (fo=1, routed)           0.595     8.043    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0_0
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.754    11.921    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.118    12.039    
                         clock uncertainty           -0.130    11.909    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.548    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_7/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.718ns (12.284%)  route 5.127ns (87.716%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 11.950 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.736ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         0.991     5.998    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X47Y128        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.061 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__1/O
                         net (fo=26, routed)          1.259     7.320    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_1_address0[12]
    SLICE_X13Y148        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     7.436 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_7_i_5__1/O
                         net (fo=1, routed)           0.101     7.537    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_7_i_5__1_n_33
    SLICE_X13Y148        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     7.576 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_7_i_2__2/O
                         net (fo=1, routed)           0.532     8.108    design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_7_2
    RAMB36_X1Y31         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.783    11.950    design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_7/CLKARDCLK
                         clock pessimism              0.180    12.130    
                         clock uncertainty           -0.130    12.000    
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.639    design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.809ns (14.263%)  route 4.863ns (85.737%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.736ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          1.049     4.968    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.117 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_12_i_4/O
                         net (fo=182, routed)         1.623     6.740    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[11]
    SLICE_X13Y115        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     6.853 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_12_i_3__0/O
                         net (fo=9, routed)           0.415     7.268    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[11]
    SLICE_X13Y102        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     7.415 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_24__0/O
                         net (fo=4, routed)           0.520     7.935    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/WEA[0]
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.754    11.921    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.118    12.039    
                         clock uncertainty           -0.130    11.909    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434    11.475    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.809ns (14.283%)  route 4.855ns (85.717%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.736ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          1.049     4.968    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.117 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_12_i_4/O
                         net (fo=182, routed)         1.623     6.740    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[11]
    SLICE_X13Y115        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     6.853 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_12_i_3__0/O
                         net (fo=9, routed)           0.415     7.268    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[11]
    SLICE_X13Y102        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     7.415 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_24__0/O
                         net (fo=4, routed)           0.512     7.927    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/WEA[0]
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.754    11.921    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.118    12.039    
                         clock uncertainty           -0.130    11.909    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434    11.475    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.775ns (13.678%)  route 4.891ns (86.322%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.736ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.001     6.008    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X33Y128        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.106 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__2/O
                         net (fo=26, routed)          1.127     7.233    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_0_address0[12]
    SLICE_X3Y106         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     7.410 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_1_i_7__2/O
                         net (fo=4, routed)           0.519     7.929    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1_4[0]
    RAMB36_X0Y19         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.757    11.924    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X0Y19         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.118    12.042    
                         clock uncertainty           -0.130    11.912    
    RAMB36_X0Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434    11.478    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.761ns (13.474%)  route 4.887ns (86.526%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.736ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.311     6.318    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X18Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     6.465 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__0/O
                         net (fo=26, routed)          0.758     7.223    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_2_address0[12]
    SLICE_X13Y114        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     7.337 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_2_i_4__0/O
                         net (fo=4, routed)           0.574     7.911    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2_4[0]
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.743    11.910    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.118    12.028    
                         clock uncertainty           -0.130    11.898    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434    11.464    design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.775ns (13.695%)  route 4.884ns (86.305%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.814ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.736ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.056     2.263    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X35Y163        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.359 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_reg[30]/Q
                         net (fo=174, routed)         0.911     3.270    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_CS_fsm_pp0_stage30
    SLICE_X30Y143        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.333 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1/O
                         net (fo=7, routed)           0.243     3.576    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_40__1_n_33
    SLICE_X31Y143        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.755 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0/O
                         net (fo=2, routed)           0.102     3.857    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_64__0_n_33
    SLICE_X31Y143        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.919 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2/O
                         net (fo=41, routed)          0.988     4.907    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_0_i_35__2_n_33
    SLICE_X38Y85         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.007 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_2/O
                         net (fo=127, routed)         1.001     6.008    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ADDRBWRADDR[12]
    SLICE_X33Y128        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.106 f  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_14_i_1__2/O
                         net (fo=26, routed)          1.127     7.233    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/weights_0_address0[12]
    SLICE_X3Y106         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     7.410 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ram_reg_bram_1_i_7__2/O
                         net (fo=4, routed)           0.512     7.922    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1_4[0]
    RAMB36_X0Y19         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.757    11.924    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ap_clk
    RAMB36_X0Y19         RAMB36E2                                     r  design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.118    12.042    
                         clock uncertainty           -0.130    11.912    
    RAMB36_X0Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434    11.478    design_1_i/mlp_dance3_0/inst/weights_0_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_pp0_iter5_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.737ns (routing 0.736ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.814ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.737     1.904    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X27Y121        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.974 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_reg[0]/Q
                         net (fo=1, routed)           0.119     2.093    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615[0]
    SLICE_X28Y121        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_pp0_iter5_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.036     2.243    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X28Y121        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_pp0_iter5_reg_reg[0]_srl5/CLK
                         clock pessimism             -0.175     2.068    
    SLICE_X28Y121        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     2.083    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_116_reg_6615_pp0_iter5_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_pp0_iter4_reg_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.696ns (routing 0.736ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.814ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.696     1.863    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_clk
    SLICE_X18Y64         FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.933 r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_reg[3]/Q
                         net (fo=1, routed)           0.111     2.044    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255[3]
    SLICE_X19Y64         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_pp0_iter4_reg_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.985     2.192    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_clk
    SLICE_X19Y64         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_pp0_iter4_reg_reg[3]_srl4/CLK
                         clock pessimism             -0.171     2.021    
    SLICE_X19Y64         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.013     2.034    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_91_reg_6255_pp0_iter4_reg_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_pp0_iter3_reg_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.069ns (33.173%)  route 0.139ns (66.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.736ns (routing 0.736ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.814ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.736     1.903    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X27Y127        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.972 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_reg[14]/Q
                         net (fo=1, routed)           0.139     2.111    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195[14]
    SLICE_X28Y127        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_pp0_iter3_reg_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.023     2.230    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X28Y127        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_pp0_iter3_reg_reg[14]_srl3/CLK
                         clock pessimism             -0.175     2.055    
    SLICE_X28Y127        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     2.101    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_88_reg_6195_pp0_iter3_reg_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_pp0_iter2_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.071ns (33.810%)  route 0.139ns (66.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.713ns (routing 0.736ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.814ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.713     1.880    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.951 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_reg[9]/Q
                         net (fo=1, routed)           0.139     2.090    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900[9]
    SLICE_X28Y15         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_pp0_iter2_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.994     2.201    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_clk
    SLICE_X28Y15         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_pp0_iter2_reg_reg[9]_srl2/CLK
                         clock pessimism             -0.175     2.026    
    SLICE_X28Y15         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.054     2.080    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_69_reg_5900_pp0_iter2_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_pp0_iter6_reg_reg[16]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.793ns (routing 0.736ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.814ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.793     1.960    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X33Y142        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.030 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_reg[16]/Q
                         net (fo=1, routed)           0.117     2.147    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675[16]
    SLICE_X34Y142        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_pp0_iter6_reg_reg[16]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.095     2.302    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X34Y142        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_pp0_iter6_reg_reg[16]_srl5/CLK
                         clock pessimism             -0.180     2.122    
    SLICE_X34Y142        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     2.137    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_120_reg_6675_pp0_iter6_reg_reg[16]_srl5
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_pp0_iter4_reg_reg[16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.684ns (routing 0.736ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.814ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.684     1.851    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_clk
    SLICE_X27Y64         FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.921 r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_reg[16]/Q
                         net (fo=1, routed)           0.117     2.038    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260[16]
    SLICE_X28Y64         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_pp0_iter4_reg_reg[16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.977     2.184    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/ap_clk
    SLICE_X28Y64         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_pp0_iter4_reg_reg[16]_srl4/CLK
                         clock pessimism             -0.171     2.013    
    SLICE_X28Y64         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.015     2.028    design_1_i/mlp_dance3_0/inst/grp_calculate_2_fu_1205/tmp_92_reg_6260_pp0_iter4_reg_reg[16]_srl4
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_pp0_iter2_reg_reg[28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.070ns (29.661%)  route 0.166ns (70.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.814ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.694     1.861    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_clk
    SLICE_X23Y25         FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.931 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_reg[28]/Q
                         net (fo=1, routed)           0.166     2.097    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930[28]
    SLICE_X24Y25         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_pp0_iter2_reg_reg[28]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.003     2.210    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/ap_clk
    SLICE_X24Y25         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_pp0_iter2_reg_reg[28]_srl2/CLK
                         clock pessimism             -0.175     2.035    
    SLICE_X24Y25         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     2.087    design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_71_reg_5930_pp0_iter2_reg_reg[28]_srl2
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_pp0_iter2_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.070ns (44.304%)  route 0.088ns (55.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.731ns (routing 0.736ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.814ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.731     1.898    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X22Y176        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.968 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_reg[4]/Q
                         net (fo=1, routed)           0.088     2.056    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840[4]
    SLICE_X20Y176        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_pp0_iter2_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.002     2.209    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/ap_clk
    SLICE_X20Y176        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_pp0_iter2_reg_reg[4]_srl2/CLK
                         clock pessimism             -0.175     2.034    
    SLICE_X20Y176        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     2.046    design_1_i/mlp_dance3_0/inst/grp_calculate_1_1_fu_1186/tmp_65_reg_5840_pp0_iter2_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_pp0_iter6_reg_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.072ns (34.783%)  route 0.135ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.868ns (routing 0.736ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.814ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.868     2.035    design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_clk
    SLICE_X46Y48         FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     2.107 r  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_reg[12]/Q
                         net (fo=1, routed)           0.135     2.242    design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813[12]
    SLICE_X48Y48         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_pp0_iter6_reg_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.152     2.359    design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/ap_clk
    SLICE_X48Y48         SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_pp0_iter6_reg_reg[12]_srl5/CLK
                         clock pessimism             -0.179     2.180    
    SLICE_X48Y48         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     2.232    design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_30_reg_1813_pp0_iter6_reg_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_pp0_iter2_reg_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.071ns (34.804%)  route 0.133ns (65.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.752ns (routing 0.736ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.814ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       1.752     1.919    design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.990 r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_reg[10]/Q
                         net (fo=1, routed)           0.133     2.123    design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663[10]
    SLICE_X34Y103        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_pp0_iter2_reg_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52514, routed)       2.027     2.234    design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/ap_clk
    SLICE_X34Y103        SRL16E                                       r  design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_pp0_iter2_reg_reg[10]_srl2/CLK
                         clock pessimism             -0.176     2.058    
    SLICE_X34Y103        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     2.113    design_1_i/mlp_dance3_0/inst/grp_calculate_1_fu_1213/tmp_s_reg_1663_pp0_iter2_reg_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X5Y25  design_1_i/mlp_dance3_0/inst/weights_1_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_9/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X5Y16  design_1_i/mlp_dance3_0/inst/weights_1_pos_U/mlp_dance3_weightjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y16  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y17  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y27  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y28  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X4Y27  design_1_i/mlp_dance3_0/inst/weights_2_U/mlp_dance3_weightdEe_ram_U/ram_reg_bram_12/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y46  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y44  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[20]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y44  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[21]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y44  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[22]_srl5/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y46  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y46  design_1_i/mlp_dance3_0/inst/grp_calculate_1_2_fu_1197/tmp_113_reg_6560_pp0_iter5_reg_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y38  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_24_reg_1783_pp0_iter5_reg_reg[7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y38  design_1_i/mlp_dance3_0/inst/grp_calculate_fu_1222/tmp_24_reg_1783_pp0_iter5_reg_reg[8]_srl4/CLK



