{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 21:53:15 2020 " "Info: Processing started: Fri Dec 18 21:53:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 179.57 MHz 5.569 ns Internal " "Info: Clock \"clk\" has Internal fmax of 179.57 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 5.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.411 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|q_a\[0\] 2 MEM M4K_X32_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.053 ns) 2.395 ns inst5\[0\]~16 3 COMB LCCOMB_X33_Y5_N12 2 " "Info: 3: + IC(0.492 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'inst5\[0\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] inst5[0]~16 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.154 ns) 3.860 ns inst5\[0\]~24 4 COMB LCCOMB_X37_Y16_N18 1 " "Info: 4: + IC(1.311 ns) + CELL(0.154 ns) = 3.860 ns; Loc. = LCCOMB_X37_Y16_N18; Fanout = 1; COMB Node = 'inst5\[0\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst5[0]~16 inst5[0]~24 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.096 ns) 5.411 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 5 MEM M4K_X32_Y5 1 " "Info: 5: + IC(1.455 ns) + CELL(0.096 ns) = 5.411 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 39.79 % ) " "Info: Total cell delay = 2.153 ns ( 39.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.258 ns ( 60.21 % ) " "Info: Total interconnect delay = 3.258 ns ( 60.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] inst5[0]~16 inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] {} inst5[0]~16 {} inst5[0]~24 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.492ns 1.311ns 1.455ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.348 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y5 1 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.348 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y5 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] inst5[0]~16 inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[0] {} inst5[0]~16 {} inst5[0]~24 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.492ns 1.311ns 1.455ns } { 0.000ns 1.850ns 0.053ns 0.154ns 0.096ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 datain\[0\] clk 6.513 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"datain\[0\]\", clock pin = \"clk\") is 6.513 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.839 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns datain\[0\] 1 PIN PIN_G9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G9; Fanout = 1; PIN Node = 'datain\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[0] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 528 1360 1528 544 "datain\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.788 ns) + CELL(0.228 ns) 5.823 ns inst5\[0\]~16 2 COMB LCCOMB_X33_Y5_N12 2 " "Info: 2: + IC(4.788 ns) + CELL(0.228 ns) = 5.823 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'inst5\[0\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { datain[0] inst5[0]~16 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.154 ns) 7.288 ns inst5\[0\]~24 3 COMB LCCOMB_X37_Y16_N18 1 " "Info: 3: + IC(1.311 ns) + CELL(0.154 ns) = 7.288 ns; Loc. = LCCOMB_X37_Y16_N18; Fanout = 1; COMB Node = 'inst5\[0\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst5[0]~16 inst5[0]~24 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.096 ns) 8.839 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X32_Y5 1 " "Info: 4: + IC(1.455 ns) + CELL(0.096 ns) = 8.839 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 14.54 % ) " "Info: Total cell delay = 1.285 ns ( 14.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.554 ns ( 85.46 % ) " "Info: Total interconnect delay = 7.554 ns ( 85.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { datain[0] inst5[0]~16 inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { datain[0] {} datain[0]~combout {} inst5[0]~16 {} inst5[0]~24 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.788ns 1.311ns 1.455ns } { 0.000ns 0.807ns 0.228ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.348 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y5 1 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { datain[0] inst5[0]~16 inst5[0]~24 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { datain[0] {} datain[0]~combout {} inst5[0]~16 {} inst5[0]~24 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.788ns 1.311ns 1.455ns } { 0.000ns 0.807ns 0.228ns 0.154ns 0.096ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg 9.254 ns memory " "Info: tco from clock \"clk\" to destination pin \"dataout\[1\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg\" is 9.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.348 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y5 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.770 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|q_a\[1\] 2 MEM M4K_X32_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|q_a\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.053 ns) 2.370 ns inst5\[1\]~15 3 COMB LCCOMB_X33_Y5_N26 2 " "Info: 3: + IC(0.467 ns) + CELL(0.053 ns) = 2.370 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 2; COMB Node = 'inst5\[1\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] inst5[1]~15 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(2.114 ns) 6.770 ns dataout\[1\] 4 PIN PIN_P17 0 " "Info: 4: + IC(2.286 ns) + CELL(2.114 ns) = 6.770 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'dataout\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { inst5[1]~15 dataout[1] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 416 1800 1976 432 "dataout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.017 ns ( 59.34 % ) " "Info: Total cell delay = 4.017 ns ( 59.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.753 ns ( 40.66 % ) " "Info: Total interconnect delay = 2.753 ns ( 40.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] inst5[1]~15 dataout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.770 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] {} inst5[1]~15 {} dataout[1] {} } { 0.000ns 0.000ns 0.467ns 2.286ns } { 0.000ns 1.850ns 0.053ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] inst5[1]~15 dataout[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.770 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|q_a[1] {} inst5[1]~15 {} dataout[1] {} } { 0.000ns 0.000ns 0.467ns 2.286ns } { 0.000ns 1.850ns 0.053ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "XL dataout\[4\] 9.834 ns Longest " "Info: Longest tpd from source pin \"XL\" to destination pin \"dataout\[4\]\" is 9.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns XL 1 PIN PIN_V1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 10; PIN Node = 'XL'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 432 1384 1552 448 "XL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.099 ns) + CELL(0.346 ns) 5.275 ns inst5\[7\]~9 2 COMB LCCOMB_X33_Y5_N2 16 " "Info: 2: + IC(4.099 ns) + CELL(0.346 ns) = 5.275 ns; Loc. = LCCOMB_X33_Y5_N2; Fanout = 16; COMB Node = 'inst5\[7\]~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { XL inst5[7]~9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 520 1528 1576 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(1.982 ns) 9.834 ns dataout\[4\] 3 PIN PIN_A5 0 " "Info: 3: + IC(2.577 ns) + CELL(1.982 ns) = 9.834 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'dataout\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { inst5[7]~9 dataout[4] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 416 1800 1976 432 "dataout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.158 ns ( 32.11 % ) " "Info: Total cell delay = 3.158 ns ( 32.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.676 ns ( 67.89 % ) " "Info: Total interconnect delay = 6.676 ns ( 67.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.834 ns" { XL inst5[7]~9 dataout[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.834 ns" { XL {} XL~combout {} inst5[7]~9 {} dataout[4] {} } { 0.000ns 0.000ns 4.099ns 2.577ns } { 0.000ns 0.830ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2 addr\[2\] clk -2.214 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"addr\[2\]\", clock pin = \"clk\") is -2.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.348 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 400 1416 1584 416 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X32_Y5 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.765 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns addr\[2\] 1 PIN PIN_U1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 1; PIN Node = 'addr\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/ram.bdf" { { 384 1416 1584 400 "addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.832 ns) + CELL(0.103 ns) 4.765 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X32_Y5 8 " "Info: 2: + IC(3.832 ns) + CELL(0.103 ns) = 4.765 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_od91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { addr[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_od91.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/ram/db/altsyncram_od91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.933 ns ( 19.58 % ) " "Info: Total cell delay = 0.933 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.832 ns ( 80.42 % ) " "Info: Total interconnect delay = 3.832 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.765 ns" { addr[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.765 ns" { addr[2] {} addr[2]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.832ns } { 0.000ns 0.830ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.765 ns" { addr[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.765 ns" { addr[2] {} addr[2]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.832ns } { 0.000ns 0.830ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 21:53:15 2020 " "Info: Processing ended: Fri Dec 18 21:53:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
