
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace


****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon Apr 14 13:54:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1632.277 ; gain = 0.000 ; free physical = 1282 ; free virtual = 15042
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/alchitry.xdc]
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.867 ; gain = 0.000 ; free physical = 1168 ; free virtual = 14930
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1941.945 ; gain = 90.078 ; free physical = 1114 ; free virtual = 14877

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2cfe0416e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2320.805 ; gain = 378.859 ; free physical = 709 ; free virtual = 14492

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 355 ; free virtual = 14135

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134
Phase 1 Initialization | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 356 ; free virtual = 14136

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 356 ; free virtual = 14136
Phase 2 Timer Update And Timing Data Collection | Checksum: 2cfe0416e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 356 ; free virtual = 14136

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 28 inverters resulting in an inversion of 383 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 31480943a

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 355 ; free virtual = 14135
Retarget | Checksum: 31480943a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 31 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 32e426f64

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 355 ; free virtual = 14135
Constant propagation | Checksum: 32e426f64
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 355 ; free virtual = 14135
Phase 5 Sweep | Checksum: 307f4cf5c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2666.609 ; gain = 0.000 ; free physical = 355 ; free virtual = 14135
Sweep | Checksum: 307f4cf5c
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 307f4cf5c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 355 ; free virtual = 14135
BUFG optimization | Checksum: 307f4cf5c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 307f4cf5c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 355 ; free virtual = 14135
Shift Register Optimization | Checksum: 307f4cf5c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 307f4cf5c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 355 ; free virtual = 14135
Post Processing Netlist | Checksum: 307f4cf5c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2b0047c67

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 354 ; free virtual = 14134

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.625 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2b0047c67

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 354 ; free virtual = 14134
Phase 9 Finalization | Checksum: 2b0047c67

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 354 ; free virtual = 14134
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              31  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2b0047c67

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.625 ; gain = 32.016 ; free physical = 354 ; free virtual = 14134

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2b0047c67

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.625 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2b0047c67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.625 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.625 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134
Ending Netlist Obfuscation Task | Checksum: 2b0047c67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.625 ; gain = 0.000 ; free physical = 354 ; free virtual = 14134
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.625 ; gain = 846.758 ; free physical = 354 ; free virtual = 14134
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wata/Documents/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 300 ; free virtual = 14101
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 300 ; free virtual = 14101
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 300 ; free virtual = 14101
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 300 ; free virtual = 14101
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 300 ; free virtual = 14101
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 298 ; free virtual = 14100
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.695 ; gain = 0.000 ; free physical = 298 ; free virtual = 14100
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.203 ; gain = 0.000 ; free physical = 278 ; free virtual = 14071
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 255b9bed8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.203 ; gain = 0.000 ; free physical = 278 ; free virtual = 14071
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.203 ; gain = 0.000 ; free physical = 278 ; free virtual = 14071

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182059c82

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2796.203 ; gain = 0.000 ; free physical = 271 ; free virtual = 14065

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 256d21e44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 269 ; free virtual = 14063

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 256d21e44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 269 ; free virtual = 14063
Phase 1 Placer Initialization | Checksum: 256d21e44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 269 ; free virtual = 14063

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19cc3ac53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 273 ; free virtual = 14061

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22dddc1ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 275 ; free virtual = 14063

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22dddc1ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 275 ; free virtual = 14063

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c825d443

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 333 ; free virtual = 14122

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c825d443

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 332 ; free virtual = 14120

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 24 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 10 nets or LUTs. Breaked 0 LUT, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 325 ; free virtual = 14113

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 236f014c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 324 ; free virtual = 14113
Phase 2.5 Global Place Phase2 | Checksum: 26e20b8cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 324 ; free virtual = 14112
Phase 2 Global Placement | Checksum: 26e20b8cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 324 ; free virtual = 14112

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2652d556c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 322 ; free virtual = 14110

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c0d3cd92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 321 ; free virtual = 14110

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21a6239df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 321 ; free virtual = 14110

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2b9efdcd3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 321 ; free virtual = 14110

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 209d90712

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 315 ; free virtual = 14104

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28fc77777

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 315 ; free virtual = 14104

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 224b44bfd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 315 ; free virtual = 14104
Phase 3 Detail Placement | Checksum: 224b44bfd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 315 ; free virtual = 14104

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b84f6034

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=82.247 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: df6823dc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 313 ; free virtual = 14103
INFO: [Place 46-33] Processed net reset_cond/Q[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19fa87736

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 313 ; free virtual = 14103
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b84f6034

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=82.247. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2019090dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103
Phase 4.1 Post Commit Optimization | Checksum: 2019090dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2019090dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2019090dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103
Phase 4.3 Placer Reporting | Checksum: 2019090dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 313 ; free virtual = 14103

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e3be0c1d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103
Ending Placer Task | Checksum: 2278b34e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 39.043 ; free physical = 313 ; free virtual = 14103
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.246 ; gain = 101.551 ; free physical = 313 ; free virtual = 14103
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 313 ; free virtual = 14103
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 307 ; free virtual = 14097
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 307 ; free virtual = 14097
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 297 ; free virtual = 14089
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 297 ; free virtual = 14089
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 295 ; free virtual = 14087
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 14087
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 14087
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 294 ; free virtual = 14087
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 293 ; free virtual = 14083
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 82.247 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 292 ; free virtual = 14083
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 277 ; free virtual = 14070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 277 ; free virtual = 14070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 276 ; free virtual = 14069
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 276 ; free virtual = 14069
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 276 ; free virtual = 14069
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2835.246 ; gain = 0.000 ; free physical = 275 ; free virtual = 14069
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 92b09d90 ConstDB: 0 ShapeSum: f4593b01 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 881658cb | NumContArr: 27505e5a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 234b8ac5f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2866.191 ; gain = 30.945 ; free physical = 301 ; free virtual = 14017

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 234b8ac5f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2866.191 ; gain = 30.945 ; free physical = 301 ; free virtual = 14017

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 234b8ac5f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2866.191 ; gain = 30.945 ; free physical = 301 ; free virtual = 14017
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1eef08565

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 287 ; free virtual = 14002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=82.636 | TNS=0.000  | WHS=-0.145 | THS=-21.867|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2558
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 166cb3138

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 244 ; free virtual = 13969

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 166cb3138

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 244 ; free virtual = 13969

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e2f14302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 243 ; free virtual = 13969
Phase 4 Initial Routing | Checksum: 1e2f14302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 243 ; free virtual = 13969

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.034 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a7120d1e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.034 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 273809f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980
Phase 5 Rip-up And Reroute | Checksum: 273809f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 273809f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 273809f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980
Phase 6 Delay and Skew Optimization | Checksum: 273809f22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.114 | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2c5325ac2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980
Phase 7 Post Hold Fix | Checksum: 2c5325ac2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 259 ; free virtual = 13980

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.593638 %
  Global Horizontal Routing Utilization  = 0.826913 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c5325ac2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 258 ; free virtual = 13980

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c5325ac2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 257 ; free virtual = 13979

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cd784e33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 248 ; free virtual = 13973

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2cd784e33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 248 ; free virtual = 13973

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=78.114 | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2cd784e33

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 248 ; free virtual = 13973
Total Elapsed time in route_design: 13.84 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 253e3f810

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 248 ; free virtual = 13973
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 253e3f810

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 248 ; free virtual = 13973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.191 ; gain = 55.945 ; free physical = 251 ; free virtual = 13976
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 234 ; free virtual = 13863
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 238 ; free virtual = 13869
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 238 ; free virtual = 13869
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 238 ; free virtual = 13868
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 238 ; free virtual = 13869
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 237 ; free virtual = 13869
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3065.473 ; gain = 0.000 ; free physical = 237 ; free virtual = 13869
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11908512 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3305.910 ; gain = 240.438 ; free physical = 270 ; free virtual = 13519
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 13:55:37 2025...
