--lpm_clshift CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" LPM_SHIFTTYPE="LOGICAL" LPM_WIDTH=32 LPM_WIDTHDIST=2 data distance result
--VERSION_BEGIN 16.1 cbx_lpm_clshift 2017:01:18:18:20:37:SJ cbx_mgl 2017:01:18:18:27:06:SJ  VERSION_END


-- Copyright (C) 2017  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel MegaCore Function License Agreement, or other 
--  applicable license agreement, including, without limitation, 
--  that your use is for the sole purpose of programming logic 
--  devices manufactured by Intel and sold by Intel or its 
--  authorized distributors.  Please refer to the applicable 
--  agreement for further details.



--synthesis_resources = 
SUBDESIGN lpm_clshift_rkb
( 
	data[31..0]	:	input;
	distance[1..0]	:	input;
	result[31..0]	:	output;
) 
VARIABLE 
	direction	: NODE;
	direction_w[0..0]	: WIRE;
	pad_w[1..0]	: WIRE;
	sbit_w[95..0]	: WIRE;

BEGIN 
	direction = GND;
	direction_w[] = ( direction);
	pad_w[] = B"00";
	result[31..0] = sbit_w[95..64];
	sbit_w[] = ( ((((distance[1..1] & (! direction_w[])) & ( sbit_w[61..32], pad_w[1..0])) # ((distance[1..1] & direction_w[]) & ( pad_w[1..0], sbit_w[63..34]))) # ((! distance[1..1]) & sbit_w[63..32])), ((((distance[0..0] & (! direction_w[])) & ( sbit_w[30..0], pad_w[0..0])) # ((distance[0..0] & direction_w[]) & ( pad_w[0..0], sbit_w[31..1]))) # ((! distance[0..0]) & sbit_w[31..0])), data[]);
END;
--VALID FILE
