// Seed: 4072038667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    output wire  id_2
);
  wor id_4;
  buf (id_0, id_4);
  always @(1 or posedge 1'h0 | id_4) begin
    id_0 <= 1;
  end
  assign id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5
  );
endmodule
