<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `hal&#x2F;src&#x2F;subghz&#x2F;mod.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>mod.rs - source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../stm32wlxx_hal/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
</pre><pre class="rust"><code><span class="doccomment">//! Sub-GHz radio operating in the 150 - 960 MHz ISM band</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The main radio type is [`SubGhz`].</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ## LoRa user notice</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The Sub-GHz radio may have an undocumented erratum, see this ST community</span>
<span class="doccomment">//! post for more information: [link]</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [link]: https://community.st.com/s/question/0D53W00000hR8kpSAC/stm32wl55-erratum-clairification</span>

<span class="kw">mod</span> <span class="ident">bit_sync</span>;
<span class="kw">mod</span> <span class="ident">cad_params</span>;
<span class="kw">mod</span> <span class="ident">calibrate</span>;
<span class="kw">mod</span> <span class="ident">fallback_mode</span>;
<span class="kw">mod</span> <span class="ident">hse_trim</span>;
<span class="kw">mod</span> <span class="ident">irq</span>;
<span class="kw">mod</span> <span class="ident">lora_sync_word</span>;
<span class="kw">mod</span> <span class="ident">mod_params</span>;
<span class="kw">mod</span> <span class="ident">ocp</span>;
<span class="kw">mod</span> <span class="ident">op_error</span>;
<span class="kw">mod</span> <span class="ident">pa_config</span>;
<span class="kw">mod</span> <span class="ident">packet_params</span>;
<span class="kw">mod</span> <span class="ident">packet_status</span>;
<span class="kw">mod</span> <span class="ident">packet_type</span>;
<span class="kw">mod</span> <span class="ident">pkt_ctrl</span>;
<span class="kw">mod</span> <span class="ident">pmode</span>;
<span class="kw">mod</span> <span class="ident">pwr_ctrl</span>;
<span class="kw">mod</span> <span class="ident">reg_mode</span>;
<span class="kw">mod</span> <span class="ident">rf_frequency</span>;
<span class="kw">mod</span> <span class="ident">rx_timeout_stop</span>;
<span class="kw">mod</span> <span class="ident">sleep_cfg</span>;
<span class="kw">mod</span> <span class="ident">smps</span>;
<span class="kw">mod</span> <span class="ident">standby_clk</span>;
<span class="kw">mod</span> <span class="ident">stats</span>;
<span class="kw">mod</span> <span class="ident">status</span>;
<span class="kw">mod</span> <span class="ident">tcxo_mode</span>;
<span class="kw">mod</span> <span class="ident">timeout</span>;
<span class="kw">mod</span> <span class="ident">tx_params</span>;
<span class="kw">mod</span> <span class="ident">value_error</span>;

<span class="kw">use</span> <span class="kw">crate</span>::{
    <span class="ident">dma::DmaCh</span>,
    <span class="ident">pac</span>,
    <span class="ident">spi</span>::{<span class="ident">BaudRate</span>, <span class="ident">SgMiso</span>, <span class="ident">SgMosi</span>, <span class="ident">Spi3</span>},
};

<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">bit_sync::BitSync</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">cad_params</span>::{<span class="ident">CadParams</span>, <span class="ident">ExitMode</span>, <span class="ident">NbCadSymbol</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">calibrate</span>::{<span class="ident">Calibrate</span>, <span class="ident">CalibrateImage</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">fallback_mode::FallbackMode</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">hse_trim::HseTrim</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">irq</span>::{<span class="ident">CfgIrq</span>, <span class="ident">Irq</span>, <span class="ident">IrqLine</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">lora_sync_word::LoRaSyncWord</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">mod_params::BpskModParams</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">mod_params</span>::{<span class="ident">CodingRate</span>, <span class="ident">LoRaBandwidth</span>, <span class="ident">LoRaModParams</span>, <span class="ident">SpreadingFactor</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">mod_params</span>::{<span class="ident">FskBandwidth</span>, <span class="ident">FskBitrate</span>, <span class="ident">FskFdev</span>, <span class="ident">FskModParams</span>, <span class="ident">FskPulseShape</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">ocp::Ocp</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">op_error::OpError</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">pa_config</span>::{<span class="ident">PaConfig</span>, <span class="ident">PaSel</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">packet_params</span>::{
    <span class="ident">AddrComp</span>, <span class="ident">BpskPacketParams</span>, <span class="ident">CrcType</span>, <span class="ident">GenericPacketParams</span>, <span class="ident">HeaderType</span>, <span class="ident">LoRaPacketParams</span>,
    <span class="ident">PreambleDetection</span>,
};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">packet_status</span>::{<span class="ident">FskPacketStatus</span>, <span class="ident">LoRaPacketStatus</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">packet_type::PacketType</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">pkt_ctrl</span>::{<span class="ident">InfSeqSel</span>, <span class="ident">PktCtrl</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">pmode::PMode</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">pwr_ctrl</span>::{<span class="ident">CurrentLim</span>, <span class="ident">PwrCtrl</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">reg_mode::RegMode</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">rf_frequency::RfFreq</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">rx_timeout_stop::RxTimeoutStop</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">sleep_cfg</span>::{<span class="ident">SleepCfg</span>, <span class="ident">Startup</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">smps::SmpsDrv</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">standby_clk::StandbyClk</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">stats</span>::{<span class="ident">FskStats</span>, <span class="ident">LoRaStats</span>, <span class="ident">Stats</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">status</span>::{<span class="ident">CmdStatus</span>, <span class="ident">Status</span>, <span class="ident">StatusMode</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">tcxo_mode</span>::{<span class="ident">TcxoMode</span>, <span class="ident">TcxoTrim</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">timeout::Timeout</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">tx_params</span>::{<span class="ident">RampTime</span>, <span class="ident">TxParams</span>};
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">value_error::ValueError</span>;

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::Ratio</span>;

<span class="kw">use</span> <span class="ident">embedded_hal::blocking::spi</span>::{<span class="ident">Transfer</span>, <span class="ident">Write</span>};

<span class="doccomment">/// Passthrough for SPI errors (for now)</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Error</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::spi::Error</span>;

<span class="kw">struct</span> <span class="ident">Nss</span> {
    <span class="ident">_priv</span>: (),
}

<span class="kw">impl</span> <span class="ident">Nss</span> {
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>() -&gt; <span class="ident">Nss</span> {
        <span class="ident"><span class="self">Self</span>::clear</span>();
        <span class="ident">Nss</span> { <span class="ident">_priv</span>: () }
    }

    <span class="doccomment">/// Clear NSS, enabling SPI transactions</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">clear</span>() {
        <span class="kw">unsafe</span> {
            (<span class="kw-2">*</span><span class="ident">pac::PWR::ptr</span>())
                .<span class="ident">subghzspicr</span>
                .<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">nss</span>().<span class="ident">clear_bit</span>())
        }
    }

    <span class="doccomment">/// Set NSS, disabling SPI transactions</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">set</span>() {
        <span class="kw">unsafe</span> { (<span class="kw-2">*</span><span class="ident">pac::PWR::ptr</span>()).<span class="ident">subghzspicr</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">nss</span>().<span class="ident">set_bit</span>()) }
    }
}

<span class="kw">impl</span> <span class="ident">Drop</span> <span class="kw">for</span> <span class="ident">Nss</span> {
    <span class="kw">fn</span> <span class="ident">drop</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="ident"><span class="self">Self</span>::set</span>()
    }
}

<span class="kw">fn</span> <span class="ident">baud_rate</span>(<span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">pac::RCC</span>) -&gt; <span class="ident">BaudRate</span> {
    <span class="comment">// see RM0453 rev 1 section 7.2.13 page 291</span>
    <span class="comment">// The sub-GHz radio SPI clock is derived from the PCLK3 clock.</span>
    <span class="comment">// The SUBGHZSPI_SCK frequency is obtained by PCLK3 divided by two.</span>
    <span class="comment">// The SUBGHZSPI_SCK clock maximum speed must not exceed 16 MHz.</span>
    <span class="kw">if</span> <span class="ident"><span class="kw">crate</span>::rcc::hclk3_hz</span>(<span class="ident">rcc</span>) <span class="op">&gt;</span> <span class="number">32_000_000</span> {
        <span class="ident">BaudRate::Div4</span>
    } <span class="kw">else</span> {
        <span class="ident">BaudRate::Div2</span>
    }
}

<span class="doccomment">/// Wakeup the radio from sleep mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// 1. This must not be called when the SubGHz radio is in use.</span>
<span class="doccomment">/// 2. This must not be called when the SubGHz SPI bus is in use.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Example</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See [`SubGhz::set_sleep`]</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">wakeup</span>() {
    <span class="ident">Nss::clear</span>();
    <span class="comment">// RM0453 rev 2 page 171 section 5.7.2 &quot;Sleep mode&quot;</span>
    <span class="comment">// on a firmware request via the sub-GHz radio SPI NSS signal</span>
    <span class="comment">// (keeping sub-GHz radio SPI NSS low for at least 20 μs)</span>
    <span class="comment">//</span>
    <span class="comment">// I have found this to be a more reliable mechanism for ensuring NSS is</span>
    <span class="comment">// pulled low for long enough to wake the radio.</span>
    <span class="kw">while</span> <span class="ident">rfbusys</span>() {}
    <span class="ident">Nss::set</span>();
}

<span class="doccomment">/// Unmask the SubGHz IRQ in the NVIC.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This can break mask-based critical sections.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Example</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ```no_run</span>
<span class="doccomment">/// unsafe { stm32wlxx_hal::subghz::unmask_irq() };</span>
<span class="doccomment">/// ```</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">unmask_irq</span>() {
    <span class="ident">pac::NVIC::unmask</span>(<span class="ident">pac::Interrupt::RADIO_IRQ_BUSY</span>)
}

<span class="doccomment">/// Mask the SubGHz IRQ in the NVIC.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Example</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ```no_run</span>
<span class="doccomment">/// stm32wlxx_hal::subghz::mask_irq();</span>
<span class="doccomment">/// ```</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">mask_irq</span>() {
    <span class="ident">pac::NVIC::mask</span>(<span class="ident">pac::Interrupt::RADIO_IRQ_BUSY</span>)
}

<span class="doccomment">/// Returns `true` if the radio is busy.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This may not be set immediately after NSS going low.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See RM0461 Rev 4 section 5.3 page 181 &quot;Radio busy management&quot; for more</span>
<span class="doccomment">/// details.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">rfbusys</span>() -&gt; <span class="ident">bool</span> {
    <span class="comment">// safety: atmoic read with no side-effects</span>
    <span class="kw">unsafe</span> { (<span class="kw-2">*</span><span class="ident">pac::PWR::ptr</span>()).<span class="ident">sr2</span>.<span class="ident">read</span>().<span class="ident">rfbusys</span>().<span class="ident">is_busy</span>() }
}

<span class="doccomment">/// Returns `true` if the radio is busy or NSS is low.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See RM0461 Rev 4 section 5.3 page 181 &quot;Radio busy management&quot; for more</span>
<span class="doccomment">/// details.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">rfbusyms</span>() -&gt; <span class="ident">bool</span> {
    <span class="comment">// saftey: atomic read with no side-effects</span>
    <span class="kw">unsafe</span> { (<span class="kw-2">*</span><span class="ident">pac::PWR::ptr</span>()).<span class="ident">sr2</span>.<span class="ident">read</span>().<span class="ident">rfbusyms</span>().<span class="ident">is_busy</span>() }
}

<span class="doccomment">/// Sub-GHz radio peripheral.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Example</span>
<span class="doccomment">///</span>
<span class="doccomment">/// GFSK setup</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ```no_run</span>
<span class="doccomment">/// use static_assertions as sa;</span>
<span class="doccomment">/// use stm32wlxx_hal::{</span>
<span class="doccomment">///     dma::{AllDma, Dma1Ch1, Dma1Ch2},</span>
<span class="doccomment">///     pac,</span>
<span class="doccomment">///     subghz::{</span>
<span class="doccomment">///         AddrComp, CalibrateImage, CfgIrq, CrcType, FallbackMode, FskBandwidth, FskBitrate,</span>
<span class="doccomment">///         FskFdev, FskModParams, FskPulseShape, GenericPacketParams, HeaderType, Irq, Ocp,</span>
<span class="doccomment">///         PaConfig, PacketType, PreambleDetection, RampTime, RegMode, RfFreq, StandbyClk, SubGhz,</span>
<span class="doccomment">///         TcxoMode, TcxoTrim, Timeout, TxParams,</span>
<span class="doccomment">///     },</span>
<span class="doccomment">/// };</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const IRQ_CFG: CfgIrq = CfgIrq::new()</span>
<span class="doccomment">///     .irq_enable_all(Irq::RxDone)</span>
<span class="doccomment">///     .irq_enable_all(Irq::Timeout)</span>
<span class="doccomment">///     .irq_enable_all(Irq::TxDone)</span>
<span class="doccomment">///     .irq_enable_all(Irq::Err);</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const PREAMBLE_LEN: u16 = 5 * 8;</span>
<span class="doccomment">/// const RF_FREQ: RfFreq = RfFreq::from_frequency(434_000_000);</span>
<span class="doccomment">/// const SYNC_WORD: [u8; 8] = [0x79, 0x80, 0x0C, 0xC0, 0x29, 0x95, 0xF8, 0x4A];</span>
<span class="doccomment">/// const SYNC_WORD_LEN: u8 = SYNC_WORD.len() as u8;</span>
<span class="doccomment">/// const SYNC_WORD_LEN_BITS: u8 = SYNC_WORD_LEN * 8;</span>
<span class="doccomment">/// const TX_BUF_OFFSET: u8 = 0;</span>
<span class="doccomment">/// const RX_BUF_OFFSET: u8 = 128;</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const FSK_PACKET_PARAMS: GenericPacketParams = GenericPacketParams::new()</span>
<span class="doccomment">///     .set_preamble_len(PREAMBLE_LEN)</span>
<span class="doccomment">///     .set_preamble_detection(PreambleDetection::Bit8)</span>
<span class="doccomment">///     .set_sync_word_len(SYNC_WORD_LEN_BITS)</span>
<span class="doccomment">///     .set_addr_comp(AddrComp::Disabled)</span>
<span class="doccomment">///     .set_header_type(HeaderType::Variable)</span>
<span class="doccomment">///     .set_payload_len(128)</span>
<span class="doccomment">///     .set_crc_type(CrcType::Byte2)</span>
<span class="doccomment">///     .set_whitening_enable(true);</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const FSK_MOD_PARAMS: FskModParams = FskModParams::new()</span>
<span class="doccomment">///     .set_bitrate(FskBitrate::from_bps(20_000))</span>
<span class="doccomment">///     .set_pulse_shape(FskPulseShape::Bt03)</span>
<span class="doccomment">///     .set_bandwidth(FskBandwidth::Bw58)</span>
<span class="doccomment">///     .set_fdev(FskFdev::from_hertz(10_000));</span>
<span class="doccomment">///</span>
<span class="doccomment">/// sa::const_assert!(FSK_MOD_PARAMS.is_valid_worst_case());</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const PA_CONFIG: PaConfig = PaConfig::LP_10;</span>
<span class="doccomment">/// const TX_PARAMS: TxParams = TxParams::LP_10.set_ramp_time(RampTime::Micros40);</span>
<span class="doccomment">///</span>
<span class="doccomment">/// const TCXO_MODE: TcxoMode = TcxoMode::new()</span>
<span class="doccomment">///     .set_txco_trim(TcxoTrim::Volts1pt7)</span>
<span class="doccomment">///     .set_timeout(Timeout::from_millis_sat(10));</span>
<span class="doccomment">///</span>
<span class="doccomment">/// let mut dp: pac::Peripherals = pac::Peripherals::take().unwrap();</span>
<span class="doccomment">///</span>
<span class="doccomment">/// let dma: AllDma = AllDma::split(dp.DMAMUX, dp.DMA1, dp.DMA2, &amp;mut dp.RCC);</span>
<span class="doccomment">/// let mut sg: SubGhz&lt;Dma1Ch1, Dma1Ch2&gt; =</span>
<span class="doccomment">///     SubGhz::new_with_dma(dp.SPI3, dma.d1.c1, dma.d1.c2, &amp;mut dp.RCC);</span>
<span class="doccomment">///</span>
<span class="doccomment">/// sg.set_standby(StandbyClk::Rc)?;</span>
<span class="doccomment">/// sg.set_tcxo_mode(&amp;TCXO_MODE)?;</span>
<span class="doccomment">/// sg.set_tx_rx_fallback_mode(FallbackMode::Standby)?;</span>
<span class="doccomment">/// sg.set_regulator_mode(RegMode::Ldo)?;</span>
<span class="doccomment">/// sg.set_buffer_base_address(TX_BUF_OFFSET, RX_BUF_OFFSET)?;</span>
<span class="doccomment">/// sg.set_pa_config(&amp;PA_CONFIG)?;</span>
<span class="doccomment">/// sg.set_pa_ocp(Ocp::Max60m)?;</span>
<span class="doccomment">/// sg.set_tx_params(&amp;TX_PARAMS)?;</span>
<span class="doccomment">/// sg.set_packet_type(PacketType::Fsk)?;</span>
<span class="doccomment">/// sg.set_sync_word(&amp;SYNC_WORD)?;</span>
<span class="doccomment">/// sg.set_fsk_mod_params(&amp;FSK_MOD_PARAMS)?;</span>
<span class="doccomment">/// sg.set_packet_params(&amp;FSK_PACKET_PARAMS)?;</span>
<span class="doccomment">/// sg.calibrate_image(CalibrateImage::ISM_430_440)?;</span>
<span class="doccomment">/// sg.set_rf_frequency(&amp;RF_FREQ)?;</span>
<span class="doccomment">/// sg.set_irq_cfg(&amp;IRQ_CFG)?;</span>
<span class="doccomment">/// # Ok::&lt;(), stm32wlxx_hal::subghz::Error&gt;(())</span>
<span class="doccomment">/// ```</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Basic RX, requires setup.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ```no_run</span>
<span class="doccomment">/// # let mut sg = unsafe { stm32wlxx_hal::subghz::SubGhz::steal() };</span>
<span class="doccomment">/// use stm32wlxx_hal::subghz::{Irq, Timeout};</span>
<span class="doccomment">///</span>
<span class="doccomment">/// // if you have an RF switch put it into RX mode on this line</span>
<span class="doccomment">/// sg.set_rx(Timeout::DISABLED)?;</span>
<span class="doccomment">///</span>
<span class="doccomment">/// loop {</span>
<span class="doccomment">///     let (status, irq_status) = sg.irq_status()?;</span>
<span class="doccomment">///     sg.clear_irq_status(irq_status)?;</span>
<span class="doccomment">///</span>
<span class="doccomment">///     if irq_status &amp; Irq::RxDone.mask() != 0 {</span>
<span class="doccomment">///         let (status, len, ptr) = sg.rx_buffer_status()?;</span>
<span class="doccomment">///         // this is a little large for the stack</span>
<span class="doccomment">///         let mut buf: [u8; 128] = [0; 128];</span>
<span class="doccomment">///         let data: &amp;mut [u8] = &amp;mut buf[..usize::from(len)];</span>
<span class="doccomment">///         sg.read_buffer(ptr, data)?;</span>
<span class="doccomment">///         // ... do things with the data</span>
<span class="doccomment">///         break;</span>
<span class="doccomment">///     } else {</span>
<span class="doccomment">///         // ... handle other IRQs</span>
<span class="doccomment">///     }</span>
<span class="doccomment">/// }</span>
<span class="doccomment">/// # Ok::&lt;(), stm32wlxx_hal::subghz::Error&gt;(())</span>
<span class="doccomment">/// ```</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Basic TX, requires setup.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ```no_run</span>
<span class="doccomment">/// # const TX_BUF_OFFSET: u8 = 0;</span>
<span class="doccomment">/// # let mut sg = unsafe { stm32wlxx_hal::subghz::SubGhz::steal() };</span>
<span class="doccomment">/// use stm32wlxx_hal::subghz::{Irq, Timeout};</span>
<span class="doccomment">///</span>
<span class="doccomment">/// sg.write_buffer(TX_BUF_OFFSET, b&quot;Hello, World!&quot;)?;</span>
<span class="doccomment">/// // if you have an RF switch put it into TX mode on this line</span>
<span class="doccomment">/// sg.set_tx(Timeout::from_millis_sat(100))?;</span>
<span class="doccomment">///</span>
<span class="doccomment">/// loop {</span>
<span class="doccomment">///     let (status, irq_status) = sg.irq_status()?;</span>
<span class="doccomment">///     sg.clear_irq_status(irq_status)?;</span>
<span class="doccomment">///</span>
<span class="doccomment">///     if irq_status &amp; Irq::TxDone.mask() != 0 {</span>
<span class="doccomment">///         // nothing is required upon TX done</span>
<span class="doccomment">///         // you may want to put the radio into RX mode after TX completion</span>
<span class="doccomment">///         break;</span>
<span class="doccomment">///     } else {</span>
<span class="doccomment">///         // ... handle other IRQs</span>
<span class="doccomment">///     }</span>
<span class="doccomment">/// }</span>
<span class="doccomment">/// # Ok::&lt;(), stm32wlxx_hal::subghz::Error&gt;(())</span>
<span class="doccomment">/// ```</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> {
    <span class="ident">spi</span>: <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Disable the SPI3 (SubGHz SPI) clock.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// 1. You are responsible for ensuring the SPI bus is in a state where the</span>
    <span class="doccomment">///    clock can be disabled without entering an error state.</span>
    <span class="doccomment">/// 2. You cannot use the SPI bus while the clock is disabled.</span>
    <span class="doccomment">/// 3. You are responsible for re-enabling the clock before resuming use</span>
    <span class="doccomment">///    of the SPI bus.</span>
    <span class="doccomment">/// 4. You are reponsible for setting up anything that may have lost state</span>
    <span class="doccomment">///    while the clock was disabled.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">disable_spi_clock</span>(<span class="ident">rcc</span>: <span class="kw-2">&amp;mut</span> <span class="ident">pac::RCC</span>) {
        <span class="ident">Spi3</span>::<span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span><span class="ident">::disable_clock</span>(<span class="ident">rcc</span>)
    }

    <span class="doccomment">/// Enable the SPI3 (SubGHz SPI) clock.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enable_spi_clock</span>(<span class="ident">rcc</span>: <span class="kw-2">&amp;mut</span> <span class="ident">pac::RCC</span>) {
        <span class="ident">Spi3</span>::<span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span><span class="ident">::enable_clock</span>(<span class="ident">rcc</span>)
    }

    <span class="kw">fn</span> <span class="ident">pulse_radio_reset</span>(<span class="ident">rcc</span>: <span class="kw-2">&amp;mut</span> <span class="ident">pac::RCC</span>) {
        <span class="ident">rcc</span>.<span class="ident">csr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">rfrst</span>().<span class="ident">set_bit</span>());
        <span class="ident">rcc</span>.<span class="ident">csr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">rfrst</span>().<span class="ident">clear_bit</span>());
    }

    <span class="kw">fn</span> <span class="ident">poll_not_busy</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// TODO: this is a terrible timeout</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">count</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1_000_000</span>;
        <span class="kw">while</span> <span class="ident">rfbusys</span>() {
            <span class="ident">count</span> <span class="op">-</span><span class="op">=</span> <span class="number">1</span>;
            <span class="kw">if</span> <span class="ident">count</span> <span class="op">==</span> <span class="number">0</span> {
                <span class="kw">let</span> <span class="ident">dp</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">pac::Peripherals::steal</span>() };
                <span class="macro">panic!</span>(
                    <span class="string">&quot;rfbusys timeout pwr.sr2=0x{:X} pwr.subghzspicr=0x{:X} pwr.cr1=0x{:X}&quot;</span>,
                    <span class="ident">dp</span>.<span class="ident">PWR</span>.<span class="ident">sr2</span>.<span class="ident">read</span>().<span class="ident">bits</span>(),
                    <span class="ident">dp</span>.<span class="ident">PWR</span>.<span class="ident">subghzspicr</span>.<span class="ident">read</span>().<span class="ident">bits</span>(),
                    <span class="ident">dp</span>.<span class="ident">PWR</span>.<span class="ident">cr1</span>.<span class="ident">read</span>().<span class="ident">bits</span>(),
                );
            }
        }
    }

    <span class="doccomment">/// Free the SPI3 peripheral and DMA channels from the SubGhz driver.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```no_run</span>
    <span class="doccomment">/// use stm32wlxx_hal::{pac, subghz::SubGhz};</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let mut dp: pac::Peripherals = pac::Peripherals::take().unwrap();</span>
    <span class="doccomment">/// let sg = SubGhz::new(dp.SPI3, &amp;mut dp.RCC);</span>
    <span class="doccomment">/// let (spi, _, _) = sg.free();</span>
    <span class="doccomment">/// ```</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">free</span>(<span class="self">self</span>) -&gt; (<span class="ident">pac::SPI3</span>, <span class="ident">MISO</span>, <span class="ident">MOSI</span>) {
        <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">free</span>()
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="kw">fn</span> <span class="ident">read</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">OpCode</span>, <span class="ident">data</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        {
            <span class="kw">let</span> <span class="ident">_nss</span>: <span class="ident">Nss</span> <span class="op">=</span> <span class="ident">Nss::new</span>();
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">opcode</span> <span class="kw">as</span> <span class="ident">u8</span>])<span class="question-mark">?</span>;
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">transfer</span>(<span class="ident">data</span>)<span class="question-mark">?</span>;
        }
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        {
            <span class="kw">let</span> <span class="ident">_nss</span>: <span class="ident">Nss</span> <span class="op">=</span> <span class="ident">Nss::new</span>();
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="ident">data</span>)<span class="question-mark">?</span>;
        }
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Read one byte from the sub-Ghz radio.</span>
    <span class="kw">fn</span> <span class="ident">read_1</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">OpCode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">buf</span>: [<span class="ident">u8</span>; <span class="number">1</span>] <span class="op">=</span> [<span class="number">0</span>; <span class="number">1</span>];
        <span class="self">self</span>.<span class="ident">read</span>(<span class="ident">opcode</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buf</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(<span class="ident">buf</span>[<span class="number">0</span>])
    }

    <span class="doccomment">/// Read a fixed number of bytes from the sub-Ghz radio.</span>
    <span class="kw">fn</span> <span class="ident">read_n</span><span class="op">&lt;</span><span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">opcode</span>: <span class="ident">OpCode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>[<span class="ident">u8</span>; <span class="ident">N</span>], <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">buf</span>: [<span class="ident">u8</span>; <span class="ident">N</span>] <span class="op">=</span> [<span class="number">0</span>; <span class="ident">N</span>];
        <span class="self">self</span>.<span class="ident">read</span>(<span class="ident">opcode</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buf</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(<span class="ident">buf</span>)
    }
}

<span class="kw">impl</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Create a new sub-GHz radio driver from a peripheral.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will reset the radio and the SPI bus, and enable the peripheral</span>
    <span class="doccomment">/// clock.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```no_run</span>
    <span class="doccomment">/// use stm32wlxx_hal::{pac, subghz::SubGhz};</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let mut dp: pac::Peripherals = pac::Peripherals::take().unwrap();</span>
    <span class="doccomment">/// let sg = SubGhz::new(dp.SPI3, &amp;mut dp.RCC);</span>
    <span class="doccomment">/// ```</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">spi</span>: <span class="ident">pac::SPI3</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;mut</span> <span class="ident">pac::RCC</span>) -&gt; <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span> {
        <span class="ident"><span class="self">Self</span>::pulse_radio_reset</span>(<span class="ident">rcc</span>);

        <span class="kw">let</span> <span class="ident">spi</span>: <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Spi3::new</span>(<span class="ident">spi</span>, <span class="ident">baud_rate</span>(<span class="ident">rcc</span>), <span class="ident">rcc</span>);

        <span class="kw">unsafe</span> { <span class="ident">wakeup</span>() };

        <span class="ident">SubGhz</span> { <span class="ident">spi</span> }
    }

    <span class="doccomment">/// Steal the SubGHz peripheral from whatever is currently using it.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will **not** initialize the SPI bus (unlike [`new`]).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will create a new `SPI3` peripheral, bypassing the singleton checks</span>
    <span class="doccomment">/// that normally occur.</span>
    <span class="doccomment">/// You are responsible for ensuring that the radio has exclusive access to</span>
    <span class="doccomment">/// these peripherals.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">/// use stm32wlxx_hal::subghz::SubGhz;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// // ... setup happens here</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let sg = unsafe { SubGhz::steal() };</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`new`]: SubGhz::new</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">steal</span>() -&gt; <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">SgMiso</span>, <span class="ident">SgMosi</span><span class="op">&gt;</span> {
        <span class="ident">SubGhz</span> { <span class="ident">spi</span>: <span class="ident">Spi3::steal</span>() }
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>: <span class="ident">DmaCh</span>, <span class="ident">MOSI</span>: <span class="ident">DmaCh</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Create a new sub-GHz radio driver from a peripheral and two DMA</span>
    <span class="doccomment">/// channels.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will reset the radio and the SPI bus, and enable the peripheral</span>
    <span class="doccomment">/// clock.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```no_run</span>
    <span class="doccomment">/// use stm32wlxx_hal::{dma::AllDma, pac, subghz::SubGhz};</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let mut dp: pac::Peripherals = pac::Peripherals::take().unwrap();</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let dma: AllDma = AllDma::split(dp.DMAMUX, dp.DMA1, dp.DMA2, &amp;mut dp.RCC);</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let sg = SubGhz::new_with_dma(dp.SPI3, dma.d1.c1, dma.d2.c1, &amp;mut dp.RCC);</span>
    <span class="doccomment">/// ```</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new_with_dma</span>(
        <span class="ident">spi</span>: <span class="ident">pac::SPI3</span>,
        <span class="ident">miso_dma</span>: <span class="ident">MISO</span>,
        <span class="ident">mosi_dma</span>: <span class="ident">MOSI</span>,
        <span class="ident">rcc</span>: <span class="kw-2">&amp;mut</span> <span class="ident">pac::RCC</span>,
    ) -&gt; <span class="self">Self</span> {
        <span class="ident"><span class="self">Self</span>::pulse_radio_reset</span>(<span class="ident">rcc</span>);

        <span class="kw">let</span> <span class="ident">spi</span>: <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="op">=</span>
            <span class="ident">Spi3::new_with_dma</span>(<span class="ident">spi</span>, <span class="ident">miso_dma</span>, <span class="ident">mosi_dma</span>, <span class="ident">baud_rate</span>(<span class="ident">rcc</span>), <span class="ident">rcc</span>);

        <span class="kw">unsafe</span> { <span class="ident">wakeup</span>() };

        <span class="ident">SubGhz</span> { <span class="ident">spi</span> }
    }

    <span class="doccomment">/// Steal the SubGHz peripheral from whatever is currently using it.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will **not** initialize the SPI bus, or the DMA channels</span>
    <span class="doccomment">/// (unlike [`new_with_dma`]).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will create a new `SPI3` peripheral, bypassing the singleton checks</span>
    <span class="doccomment">/// that normally occur.</span>
    <span class="doccomment">/// You are responsible for ensuring that the radio has exclusive access to</span>
    <span class="doccomment">/// these peripherals.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">/// use stm32wlxx_hal::{</span>
    <span class="doccomment">///     dma::{AllDma, Dma1Ch1, Dma2Ch1},</span>
    <span class="doccomment">///     subghz::SubGhz,</span>
    <span class="doccomment">/// };</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// // ... setup happens here</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// let sg: SubGhz&lt;Dma1Ch1, Dma2Ch1&gt; = unsafe {</span>
    <span class="doccomment">///     let dma = AllDma::steal();</span>
    <span class="doccomment">///     SubGhz::steal_with_dma(dma.d1.c1, dma.d2.c1)</span>
    <span class="doccomment">/// };</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`new_with_dma`]: SubGhz::new_with_dma</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">steal_with_dma</span>(<span class="ident">miso_dma</span>: <span class="ident">MISO</span>, <span class="ident">mosi_dma</span>: <span class="ident">MOSI</span>) -&gt; <span class="self">Self</span> {
        <span class="ident">SubGhz</span> {
            <span class="ident">spi</span>: <span class="ident">Spi3::steal_with_dma</span>(<span class="ident">miso_dma</span>, <span class="ident">mosi_dma</span>),
        }
    }
}

<span class="comment">// 5.8.2</span>
<span class="doccomment">/// Synchronous buffer access commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Write the radio buffer at the given offset.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_buffer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">u8</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        {
            <span class="kw">let</span> <span class="ident">_nss</span>: <span class="ident">Nss</span> <span class="op">=</span> <span class="ident">Nss::new</span>();
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::WriteBuffer</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">offset</span>])<span class="question-mark">?</span>;
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="ident">data</span>)<span class="question-mark">?</span>;
        }
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();

        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Read the radio buffer at the given offset.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The offset and length of a received packet is provided by</span>
    <span class="doccomment">/// [`rx_buffer_status`](Self::rx_buffer_status).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_buffer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">u8</span>, <span class="ident">buf</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">Status</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">status_buf</span>: [<span class="ident">u8</span>; <span class="number">1</span>] <span class="op">=</span> [<span class="number">0</span>];

        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        {
            <span class="kw">let</span> <span class="ident">_nss</span>: <span class="ident">Nss</span> <span class="op">=</span> <span class="ident">Nss::new</span>();
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::ReadBuffer</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">offset</span>])<span class="question-mark">?</span>;
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">transfer</span>(<span class="kw-2">&amp;mut</span> <span class="ident">status_buf</span>)<span class="question-mark">?</span>;
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">transfer</span>(<span class="ident">buf</span>)<span class="question-mark">?</span>;
        }
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();

        <span class="prelude-val">Ok</span>(<span class="ident">status_buf</span>[<span class="number">0</span>].<span class="ident">into</span>())
    }
}

<span class="comment">// helper to pack register writes into a single buffer to avoid multiple DMA</span>
<span class="comment">// transfers</span>
<span class="macro">macro_rules!</span> <span class="ident">wr_reg</span> {
    [<span class="macro-nonterminal">$</span><span class="macro-nonterminal">reg</span>:<span class="ident">ident</span>, $(<span class="macro-nonterminal">$</span><span class="macro-nonterminal">data</span>:<span class="ident">expr</span>),<span class="op">+</span>] =&gt; {
        <span class="kw-2">&amp;</span>[
            <span class="ident">OpCode::WriteRegister</span> <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">Register</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">reg</span>.<span class="ident">address</span>().<span class="ident">to_be_bytes</span>()[<span class="number">0</span>],
            <span class="ident">Register</span>::<span class="macro-nonterminal">$</span><span class="macro-nonterminal">reg</span>.<span class="ident">address</span>().<span class="ident">to_be_bytes</span>()[<span class="number">1</span>],
            $(<span class="macro-nonterminal">$</span><span class="macro-nonterminal">data</span>),<span class="op">+</span>
        ]
    };
}

<span class="comment">// 5.8.2</span>
<span class="doccomment">/// Register access</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="comment">// register write with variable length data</span>
    <span class="kw">fn</span> <span class="ident">write_register</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">register</span>: <span class="ident">Register</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">addr</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="ident">register</span>.<span class="ident">address</span>().<span class="ident">to_be_bytes</span>();

        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();
        {
            <span class="kw">let</span> <span class="ident">_nss</span>: <span class="ident">Nss</span> <span class="op">=</span> <span class="ident">Nss::new</span>();
            <span class="self">self</span>.<span class="ident">spi</span>
                .<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::WriteRegister</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">addr</span>[<span class="number">0</span>], <span class="ident">addr</span>[<span class="number">1</span>]])<span class="question-mark">?</span>;
            <span class="self">self</span>.<span class="ident">spi</span>.<span class="ident">write</span>(<span class="ident">data</span>)<span class="question-mark">?</span>;
        }
        <span class="self">self</span>.<span class="ident">poll_not_busy</span>();

        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Set the LoRa bit synchronization.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bit_sync</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">bs</span>: <span class="ident">BitSync</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">GBSYNC</span>, <span class="ident">bs</span>.<span class="ident">as_bits</span>()])
    }

    <span class="doccomment">/// Set the generic packet control register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_pkt_ctrl</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">pkt_ctrl</span>: <span class="ident">PktCtrl</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">GPKTCTL1A</span>, <span class="ident">pkt_ctrl</span>.<span class="ident">as_bits</span>()])
    }

    <span class="doccomment">/// Set the initial value for generic packet whitening.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This sets the first 8 bits, the 9th bit is set with</span>
    <span class="doccomment">/// [`set_pkt_ctrl`](Self::set_pkt_ctrl).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_init_whitening</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">init</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">GWHITEINIRL</span>, <span class="ident">init</span>])
    }

    <span class="doccomment">/// Set the initial value for generic packet CRC polynomial.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_crc_polynomial</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">polynomial</span>: <span class="ident">u16</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">bytes</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="ident">polynomial</span>.<span class="ident">to_be_bytes</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">GCRCINIRH</span>, <span class="ident">bytes</span>[<span class="number">0</span>], <span class="ident">bytes</span>[<span class="number">1</span>]])
    }

    <span class="doccomment">/// Set the generic packet CRC polynomial.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_initial_crc_polynomial</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">polynomial</span>: <span class="ident">u16</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">bytes</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="ident">polynomial</span>.<span class="ident">to_be_bytes</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">GCRCPOLRH</span>, <span class="ident">bytes</span>[<span class="number">0</span>], <span class="ident">bytes</span>[<span class="number">1</span>]])
    }

    <span class="doccomment">/// Set the synchronization word registers.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_sync_word</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">sync_word</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>; <span class="number">8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write_register</span>(<span class="ident">Register::GSYNC7</span>, <span class="ident">sync_word</span>)
    }

    <span class="doccomment">/// Set the LoRa synchronization word registers.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_lora_sync_word</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">sync_word</span>: <span class="ident">LoRaSyncWord</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">bytes</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="ident">sync_word</span>.<span class="ident">bytes</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">LSYNCH</span>, <span class="ident">bytes</span>[<span class="number">0</span>], <span class="ident">bytes</span>[<span class="number">1</span>]])
    }

    <span class="doccomment">/// Set the RX gain control.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_rx_gain</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">pmode</span>: <span class="ident">PMode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">RXGAINC</span>, <span class="ident">pmode</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Set the power amplifier over current protection.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_pa_ocp</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">ocp</span>: <span class="ident">Ocp</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">PAOCP</span>, <span class="ident">ocp</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Set the HSE32 crystal OSC_IN load capaitor trimming.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_hse_in_trim</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">trim</span>: <span class="ident">HseTrim</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">HSEINTRIM</span>, <span class="ident">trim</span>.<span class="ident">into</span>()])
    }

    <span class="doccomment">/// Set the HSE32 crystal OSC_OUT load capaitor trimming.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_hse_out_trim</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">trim</span>: <span class="ident">HseTrim</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">HSEOUTTRIM</span>, <span class="ident">trim</span>.<span class="ident">into</span>()])
    }

    <span class="doccomment">/// Set the SMPS clock detection enabled.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// SMPS clock detection must be enabled fore enabling the SMPS.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_smps_clock_det_en</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">en</span>: <span class="ident">bool</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">SMPSC0</span>, (<span class="ident">en</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>])
    }

    <span class="doccomment">/// Set the power current limiting.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_pwr_ctrl</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">pwr_ctrl</span>: <span class="ident">PwrCtrl</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">PC</span>, <span class="ident">pwr_ctrl</span>.<span class="ident">as_bits</span>()])
    }

    <span class="doccomment">/// Set the maximum SMPS drive capability.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_smps_drv</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">drv</span>: <span class="ident">SmpsDrv</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">SMPSC2</span>, (<span class="ident">drv</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>])
    }

    <span class="doccomment">/// Set the node address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Used with [`GenericPacketParams::set_addr_comp`] to filter packets based</span>
    <span class="doccomment">/// on node address.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_node_addr</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">NODE</span>, <span class="ident">addr</span>])
    }

    <span class="doccomment">/// Set the broadcast address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Used with [`GenericPacketParams::set_addr_comp`] to filter packets based</span>
    <span class="doccomment">/// on broadcast address.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_broadcast_addr</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">BROADCAST</span>, <span class="ident">addr</span>])
    }

    <span class="doccomment">/// Set both the broadcast address and node address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is a combination of [`set_node_addr`] and [`set_broadcast_addr`]</span>
    <span class="doccomment">/// in a single SPI transfer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`set_node_addr`]: Self::set_node_addr</span>
    <span class="doccomment">/// [`set_broadcast_addr`]: Self::set_broadcast_addr</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_addrs</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">node</span>: <span class="ident">u8</span>, <span class="ident">broadcast</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="macro">wr_reg!</span>[<span class="ident">NODE</span>, <span class="ident">node</span>, <span class="ident">broadcast</span>])
    }
}

<span class="comment">// 5.8.3</span>
<span class="doccomment">/// Operating mode commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Put the radio into sleep mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This command is only accepted in standby mode.</span>
    <span class="doccomment">/// The cfg argument allows some optional functions to be maintained</span>
    <span class="doccomment">/// in sleep mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// 1. After the `set_sleep` command, the sub-GHz radio NSS must not go low</span>
    <span class="doccomment">///    for 500 μs.</span>
    <span class="doccomment">///    No reason is provided, the reference manual (RM0453 rev 2) simply</span>
    <span class="doccomment">///    says &quot;you must&quot;.</span>
    <span class="doccomment">/// 2. The radio cannot be used while in sleep mode.</span>
    <span class="doccomment">/// 3. The radio must be woken up with [`wakeup`] before resuming use.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Example</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Put the radio into sleep mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// ```no_run</span>
    <span class="doccomment">/// # let cp = unsafe { stm32wlxx_hal::pac::CorePeripherals::steal() };</span>
    <span class="doccomment">/// # let dp = unsafe { stm32wlxx_hal::pac::Peripherals::steal() };</span>
    <span class="doccomment">/// # let mut sg = unsafe { stm32wlxx_hal::subghz::SubGhz::steal() };</span>
    <span class="doccomment">/// # let mut delay = new_delay(cp.SYST, &amp;dp.RCC);</span>
    <span class="doccomment">/// use stm32wlxx_hal::{</span>
    <span class="doccomment">///     subghz::{wakeup, SleepCfg, StandbyClk},</span>
    <span class="doccomment">///     util::new_delay,</span>
    <span class="doccomment">/// };</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// sg.set_standby(StandbyClk::Rc)?;</span>
    <span class="doccomment">/// unsafe { sg.set_sleep(SleepCfg::default())? };</span>
    <span class="doccomment">/// delay.delay_us(500);</span>
    <span class="doccomment">/// unsafe { wakeup() };</span>
    <span class="doccomment">/// # Ok::&lt;(), stm32wlxx_hal::subghz::Error&gt;(())</span>
    <span class="doccomment">/// ```</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_sleep</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">cfg</span>: <span class="ident">SleepCfg</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetSleep</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">u8::from</span>(<span class="ident">cfg</span>)])
    }

    <span class="doccomment">/// Put the radio into standby mode.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_standby</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">standby_clk</span>: <span class="ident">StandbyClk</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetStandby</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">u8::from</span>(<span class="ident">standby_clk</span>)])
    }

    <span class="doccomment">/// Put the subghz radio into frequency synthesis mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The RF-PLL frequency must be set with [`set_rf_frequency`] before using</span>
    <span class="doccomment">/// this command.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Check the datasheet for more information, this is a test command but</span>
    <span class="doccomment">/// I honestly do not see any use for it.  Please update this description</span>
    <span class="doccomment">/// if you know more than I do.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`set_rf_frequency`]: crate::subghz::SubGhz::set_rf_frequency</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_fs</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetFs</span>.<span class="ident">into</span>()])
    }

    <span class="doccomment">/// Setup the sub-GHz radio for TX.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">timeout</span>: <span class="ident">Timeout</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">tobits</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">timeout</span>.<span class="ident">into_bits</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[
            <span class="ident">OpCode::SetTx</span>.<span class="ident">into</span>(),
            (<span class="ident">tobits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            (<span class="ident">tobits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">tobits</span> <span class="kw">as</span> <span class="ident">u8</span>,
        ])
    }

    <span class="doccomment">/// Setup the sub-GHz radio for RX.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_rx</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">timeout</span>: <span class="ident">Timeout</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">tobits</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">timeout</span>.<span class="ident">into_bits</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[
            <span class="ident">OpCode::SetRx</span>.<span class="ident">into</span>(),
            (<span class="ident">tobits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            (<span class="ident">tobits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">tobits</span> <span class="kw">as</span> <span class="ident">u8</span>,
        ])
    }

    <span class="doccomment">/// Allows selection of the receiver event which stops the RX timeout timer.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_rx_timeout_stop</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">rx_timeout_stop</span>: <span class="ident">RxTimeoutStop</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[
            <span class="ident">OpCode::SetStopRxTimerOnPreamble</span>.<span class="ident">into</span>(),
            <span class="ident">rx_timeout_stop</span>.<span class="ident">into</span>(),
        ])
    }

    <span class="doccomment">/// Put the radio in non-continuous RX mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This command must be sent in Standby mode.</span>
    <span class="doccomment">/// This command is only functional with FSK and LoRa packet type.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The following steps are performed:</span>
    <span class="doccomment">/// 1. Save sub-GHz radio configuration.</span>
    <span class="doccomment">/// 2. Enter Receive mode and listen for a preamble for the specified `rx_period`.</span>
    <span class="doccomment">/// 3. Upon the detection of a preamble, the `rx_period` timeout is stopped</span>
    <span class="doccomment">///    and restarted with the value 2 × `rx_period` + `sleep_period`.</span>
    <span class="doccomment">///    During this new period, the sub-GHz radio looks for the detection of</span>
    <span class="doccomment">///    a synchronization word when in (G)FSK modulation mode,</span>
    <span class="doccomment">///    or a header when in LoRa modulation mode.</span>
    <span class="doccomment">/// 4. If no packet is received during the listen period defined by</span>
    <span class="doccomment">///    2 × `rx_period` + `sleep_period`, the sleep mode is entered for a</span>
    <span class="doccomment">///    duration of `sleep_period`. At the end of the receive period,</span>
    <span class="doccomment">///    the sub-GHz radio takes some time to save the context before starting</span>
    <span class="doccomment">///    the sleep period.</span>
    <span class="doccomment">/// 5. After the sleep period, a new listening period is automatically</span>
    <span class="doccomment">///    started. The sub-GHz radio restores the sub-GHz radio configuration</span>
    <span class="doccomment">///    and continuous with step 2.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The listening mode is terminated in one of the following cases:</span>
    <span class="doccomment">/// * if a packet is received during the listening period: the sub-GHz radio</span>
    <span class="doccomment">///   issues a [`RxDone`] interrupt and enters standby mode.</span>
    <span class="doccomment">/// * if [`set_standby`] is sent during the listening period or after the</span>
    <span class="doccomment">///   sub-GHz has been requested to exit sleep mode by sub-GHz radio SPI NSS</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`RxDone`]: crate::subghz::Irq::RxDone</span>
    <span class="doccomment">/// [`set_rf_frequency`]: crate::subghz::SubGhz::set_rf_frequency</span>
    <span class="doccomment">/// [`set_standby`]: crate::subghz::SubGhz::set_standby</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_rx_duty_cycle</span>(
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>,
        <span class="ident">rx_period</span>: <span class="ident">Timeout</span>,
        <span class="ident">sleep_period</span>: <span class="ident">Timeout</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">rx_period_bits</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">rx_period</span>.<span class="ident">into_bits</span>();
        <span class="kw">let</span> <span class="ident">sleep_period_bits</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="ident">sleep_period</span>.<span class="ident">into_bits</span>();
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[
            <span class="ident">OpCode::SetRxDutyCycle</span>.<span class="ident">into</span>(),
            (<span class="ident">rx_period_bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            (<span class="ident">rx_period_bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">rx_period_bits</span> <span class="kw">as</span> <span class="ident">u8</span>,
            (<span class="ident">sleep_period_bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            (<span class="ident">sleep_period_bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>,
            <span class="ident">sleep_period_bits</span> <span class="kw">as</span> <span class="ident">u8</span>,
        ])
    }

    <span class="doccomment">/// Channel Activity Detection (CAD) with LoRa packets.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The channel activity detection (CAD) is a specific LoRa operation mode,</span>
    <span class="doccomment">/// where the sub-GHz radio searches for a LoRa radio signal.</span>
    <span class="doccomment">/// After the search is completed, the Standby mode is automatically</span>
    <span class="doccomment">/// entered, CAD is done and IRQ is generated.</span>
    <span class="doccomment">/// When a LoRa radio signal is detected, the CAD detected IRQ is also</span>
    <span class="doccomment">/// generated.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The length of the search must be configured with [`set_cad_params`]</span>
    <span class="doccomment">/// prior to calling `set_cad`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`set_cad_params`]: crate::subghz::SubGhz::set_cad_params</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_cad</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetCad</span>.<span class="ident">into</span>()])
    }

    <span class="doccomment">/// Generate a continuous transmit tone at the RF-PLL frequency.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The sub-GHz radio remains in continuous transmit tone mode until a mode</span>
    <span class="doccomment">/// configuration command is received.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx_continuous_wave</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetTxContinuousWave</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Generate an infinite preamble at the RF-PLL frequency.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The preamble is an alternating 0s and 1s sequence in generic (G)FSK and</span>
    <span class="doccomment">/// (G)MSK modulations.</span>
    <span class="doccomment">/// The preamble is symbol 0 in LoRa modulation.</span>
    <span class="doccomment">/// The sub-GHz radio remains in infinite preamble mode until a mode</span>
    <span class="doccomment">/// configuration command is received.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx_continuous_preamble</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetTxContinuousPreamble</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }
}

<span class="comment">// 5.8.4</span>
<span class="doccomment">/// Radio configuration commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Set the packet type (modulation scheme).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_packet_type</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">packet_type</span>: <span class="ident">PacketType</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetPacketType</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">packet_type</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Get the packet type.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">packet_type</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">PacketType</span>, <span class="ident">u8</span><span class="op">&gt;</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">pkt_type</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetPacketType</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(<span class="ident">PacketType::from_raw</span>(<span class="ident">pkt_type</span>[<span class="number">1</span>]))
    }

    <span class="doccomment">/// Set the radio carrier frequency.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_rf_frequency</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">freq</span>: <span class="kw-2">&amp;</span><span class="ident">RfFreq</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">freq</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the transmit output power and the PA ramp-up time.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">TxParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Power amplifier configuation.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Used to customize the maximum output power and efficiency.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_pa_config</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">pa_config</span>: <span class="kw-2">&amp;</span><span class="ident">PaConfig</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">pa_config</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Operating mode to enter after a successful packet transmission or</span>
    <span class="doccomment">/// packet reception.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx_rx_fallback_mode</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">fm</span>: <span class="ident">FallbackMode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetTxRxFallbackMode</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">fm</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Set channel activity detection (CAD) parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_cad_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">CadParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the data buffer base address for the packet handling in TX and RX.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// There is a single buffer for both TX and RX.</span>
    <span class="doccomment">/// The buffer is not memory mapped, it is accessed via the</span>
    <span class="doccomment">/// [`read_buffer`](SubGhz::read_buffer) and</span>
    <span class="doccomment">/// [`write_buffer`](SubGhz::write_buffer) methods.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_buffer_base_address</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">tx</span>: <span class="ident">u8</span>, <span class="ident">rx</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetBufferBaseAddress</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">tx</span>, <span class="ident">rx</span>])
    }

    <span class="doccomment">/// Set the (G)FSK modulation parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_fsk_mod_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">FskModParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the LoRa modulation parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_lora_mod_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">LoRaModParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the BPSK modulation parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bpsk_mod_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">BpskModParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the generic (FSK) packet parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_packet_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">GenericPacketParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the BPSK packet parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bpsk_packet_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">BpskPacketParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the LoRa packet parameters.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_lora_packet_params</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">params</span>: <span class="kw-2">&amp;</span><span class="ident">LoRaPacketParams</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">params</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Set the number of LoRa symbols to be received before starting the</span>
    <span class="doccomment">/// reception of a LoRa packet.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Packet reception is started after `n` + 1 symbols are detected.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_lora_symb_timeout</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">n</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetLoRaSymbTimeout</span>.<span class="ident">into</span>(), <span class="ident">n</span>])
    }
}

<span class="comment">// 5.8.5</span>
<span class="doccomment">/// Communication status and information commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Get the radio status.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The hardware (or documentation) appears to have many bugs where this</span>
    <span class="doccomment">/// will return reserved values.</span>
    <span class="doccomment">/// See this thread in the ST community for details: [link]</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [link]: https://community.st.com/s/question/0D53W00000hR9GQSA0/stm32wl55-getstatus-command-returns-reserved-cmdstatus</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">Status</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="prelude-val">Ok</span>(<span class="self">self</span>.<span class="ident">read_1</span>(<span class="ident">OpCode::GetStatus</span>)<span class="question-mark">?</span>.<span class="ident">into</span>())
    }

    <span class="doccomment">/// Get the RX buffer status.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The return tuple is (status, payload_length, buffer_pointer).</span>

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">rx_buffer_status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(<span class="ident">Status</span>, <span class="ident">u8</span>, <span class="ident">u8</span>), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">3</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetRxBufferStatus</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>((<span class="ident">data</span>[<span class="number">0</span>].<span class="ident">into</span>(), <span class="ident">data</span>[<span class="number">1</span>], <span class="ident">data</span>[<span class="number">2</span>]))
    }

    <span class="doccomment">/// Returns information on the last received (G)FSK packet.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fsk_packet_status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">FskPacketStatus</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="prelude-val">Ok</span>(<span class="ident">FskPacketStatus::from</span>(<span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetPacketStatus</span>)<span class="question-mark">?</span>))
    }

    <span class="doccomment">/// Returns information on the last received LoRa packet.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">lora_packet_status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">LoRaPacketStatus</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="prelude-val">Ok</span>(<span class="ident">LoRaPacketStatus::from</span>(
            <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetPacketStatus</span>)<span class="question-mark">?</span>,
        ))
    }

    <span class="doccomment">/// Get the instantaneous signal strength during packet reception.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The units are in dbm.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">rssi_inst</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(<span class="ident">Status</span>, <span class="ident">Ratio</span><span class="op">&lt;</span><span class="ident">i16</span><span class="op">&gt;</span>), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetRssiInst</span>)<span class="question-mark">?</span>;
        <span class="kw">let</span> <span class="ident">status</span>: <span class="ident">Status</span> <span class="op">=</span> <span class="ident">data</span>[<span class="number">0</span>].<span class="ident">into</span>();
        <span class="kw">let</span> <span class="ident">rssi</span>: <span class="ident">Ratio</span><span class="op">&lt;</span><span class="ident">i16</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Ratio::new_raw</span>(<span class="ident">i16::from</span>(<span class="ident">data</span>[<span class="number">1</span>]), <span class="op">-</span><span class="number">2</span>);

        <span class="prelude-val">Ok</span>((<span class="ident">status</span>, <span class="ident">rssi</span>))
    }

    <span class="doccomment">/// (G)FSK packet stats.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">fsk_stats</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">Stats</span><span class="op">&lt;</span><span class="ident">FskStats</span><span class="op">&gt;</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">7</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetStats</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(<span class="ident">Stats::from_raw_fsk</span>(<span class="ident">data</span>))
    }

    <span class="doccomment">/// LoRa packet stats.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">lora_stats</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">Stats</span><span class="op">&lt;</span><span class="ident">LoRaStats</span><span class="op">&gt;</span>, <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">7</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetStats</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(<span class="ident">Stats::from_raw_lora</span>(<span class="ident">data</span>))
    }

    <span class="doccomment">/// Reset the stats as reported in [`lora_stats`](SubGhz::lora_stats) and</span>
    <span class="doccomment">/// [`fsk_stats`](SubGhz::fsk_stats).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reset_stats</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">const</span> <span class="ident">RESET_STATS</span>: [<span class="ident">u8</span>; <span class="number">7</span>] <span class="op">=</span> [<span class="number">0x00</span>; <span class="number">7</span>];
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span><span class="ident">RESET_STATS</span>)
    }
}

<span class="comment">// 5.8.6</span>
<span class="doccomment">/// IRQ commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Set the interrupt configuration.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_irq_cfg</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="ident">CfgIrq</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">cfg</span>.<span class="ident">as_slice</span>())
    }

    <span class="doccomment">/// Get the IRQ status.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">irq_status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(<span class="ident">Status</span>, <span class="ident">u16</span>), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">3</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetIrqStatus</span>)<span class="question-mark">?</span>;
        <span class="kw">let</span> <span class="ident">irq_status</span>: <span class="ident">u16</span> <span class="op">=</span> <span class="ident">u16::from_be_bytes</span>([<span class="ident">data</span>[<span class="number">1</span>], <span class="ident">data</span>[<span class="number">2</span>]]);
        <span class="prelude-val">Ok</span>((<span class="ident">data</span>[<span class="number">0</span>].<span class="ident">into</span>(), <span class="ident">irq_status</span>))
    }

    <span class="doccomment">/// Clear the IRQ status.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_irq_status</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">mask</span>: <span class="ident">u16</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::ClrIrqStatus</span> <span class="kw">as</span> <span class="ident">u8</span>, (<span class="ident">mask</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">mask</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }
}

<span class="comment">// 5.8.7</span>
<span class="doccomment">/// Miscellaneous commands</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Calibrate one or several blocks at any time when in standby mode.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">calibrate</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">cal</span>: <span class="ident">u8</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="comment">// bit 7 is reserved and must be kept at reset value.</span>
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::Calibrate</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">cal</span> <span class="op">&amp;</span> <span class="number">0x7F</span>])
    }

    <span class="doccomment">/// Calibrate the image at the given frequencies.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Requires the radio to be in standby mode.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">calibrate_image</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">cal</span>: <span class="ident">CalibrateImage</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::CalibrateImage</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">cal</span>.<span class="number">0</span>, <span class="ident">cal</span>.<span class="number">1</span>])
    }

    <span class="doccomment">/// Set the radio power supply.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_regulator_mode</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">reg_mode</span>: <span class="ident">RegMode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::SetRegulatorMode</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">reg_mode</span> <span class="kw">as</span> <span class="ident">u8</span>])
    }

    <span class="doccomment">/// Get the radio operational errors.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">op_error</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(<span class="ident">Status</span>, <span class="ident">u16</span>), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">data</span>: [<span class="ident">u8</span>; <span class="number">3</span>] <span class="op">=</span> <span class="self">self</span>.<span class="ident">read_n</span>(<span class="ident">OpCode::GetError</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>((<span class="ident">data</span>[<span class="number">0</span>].<span class="ident">into</span>(), <span class="ident">u16::from_le_bytes</span>([<span class="ident">data</span>[<span class="number">1</span>], <span class="ident">data</span>[<span class="number">2</span>]])))
    }

    <span class="doccomment">/// Clear all errors as reported by [`op_error`](SubGhz::op_error).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_error</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="kw-2">&amp;</span>[<span class="ident">OpCode::ClrError</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="number">0x00</span>])
    }
}

<span class="comment">// 5.8.8</span>
<span class="doccomment">/// Set TCXO mode command</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span> <span class="ident">SubGhz</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">Spi3</span><span class="op">&lt;</span><span class="ident">MISO</span>, <span class="ident">MOSI</span><span class="op">&gt;</span>: <span class="ident">embedded_hal::blocking::spi::Transfer</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>
        <span class="op">+</span> <span class="ident">embedded_hal::blocking::spi::Write</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Error</span><span class="op">&gt;</span>,
{
    <span class="doccomment">/// Set the TCXO trim and HSE32 ready timeout.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tcxo_mode</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">tcxo_mode</span>: <span class="kw-2">&amp;</span><span class="ident">TcxoMode</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">write</span>(<span class="ident">tcxo_mode</span>.<span class="ident">as_slice</span>())
    }
}

<span class="doccomment">/// sub-GHz radio opcodes.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See Table 41 &quot;Sub-GHz radio SPI commands overview&quot;</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u8</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">enum</span> <span class="ident">OpCode</span> {
    <span class="ident">Calibrate</span> <span class="op">=</span> <span class="number">0x89</span>,
    <span class="ident">CalibrateImage</span> <span class="op">=</span> <span class="number">0x98</span>,
    <span class="ident">CfgDioIrq</span> <span class="op">=</span> <span class="number">0x08</span>,
    <span class="ident">ClrError</span> <span class="op">=</span> <span class="number">0x07</span>,
    <span class="ident">ClrIrqStatus</span> <span class="op">=</span> <span class="number">0x02</span>,
    <span class="ident">GetError</span> <span class="op">=</span> <span class="number">0x17</span>,
    <span class="ident">GetIrqStatus</span> <span class="op">=</span> <span class="number">0x12</span>,
    <span class="ident">GetPacketStatus</span> <span class="op">=</span> <span class="number">0x14</span>,
    <span class="ident">GetPacketType</span> <span class="op">=</span> <span class="number">0x11</span>,
    <span class="ident">GetRssiInst</span> <span class="op">=</span> <span class="number">0x15</span>,
    <span class="ident">GetRxBufferStatus</span> <span class="op">=</span> <span class="number">0x13</span>,
    <span class="ident">GetStats</span> <span class="op">=</span> <span class="number">0x10</span>,
    <span class="ident">GetStatus</span> <span class="op">=</span> <span class="number">0xC0</span>,
    <span class="ident">ReadBuffer</span> <span class="op">=</span> <span class="number">0x1E</span>,
    <span class="ident">RegRegister</span> <span class="op">=</span> <span class="number">0x1D</span>,
    <span class="ident">ResetStats</span> <span class="op">=</span> <span class="number">0x00</span>,
    <span class="ident">SetBufferBaseAddress</span> <span class="op">=</span> <span class="number">0x8F</span>,
    <span class="ident">SetCad</span> <span class="op">=</span> <span class="number">0xC5</span>,
    <span class="ident">SetCadParams</span> <span class="op">=</span> <span class="number">0x88</span>,
    <span class="ident">SetFs</span> <span class="op">=</span> <span class="number">0xC1</span>,
    <span class="ident">SetLoRaSymbTimeout</span> <span class="op">=</span> <span class="number">0xA0</span>,
    <span class="ident">SetModulationParams</span> <span class="op">=</span> <span class="number">0x8B</span>,
    <span class="ident">SetPacketParams</span> <span class="op">=</span> <span class="number">0x8C</span>,
    <span class="ident">SetPacketType</span> <span class="op">=</span> <span class="number">0x8A</span>,
    <span class="ident">SetPaConfig</span> <span class="op">=</span> <span class="number">0x95</span>,
    <span class="ident">SetRegulatorMode</span> <span class="op">=</span> <span class="number">0x96</span>,
    <span class="ident">SetRfFrequency</span> <span class="op">=</span> <span class="number">0x86</span>,
    <span class="ident">SetRx</span> <span class="op">=</span> <span class="number">0x82</span>,
    <span class="ident">SetRxDutyCycle</span> <span class="op">=</span> <span class="number">0x94</span>,
    <span class="ident">SetSleep</span> <span class="op">=</span> <span class="number">0x84</span>,
    <span class="ident">SetStandby</span> <span class="op">=</span> <span class="number">0x80</span>,
    <span class="ident">SetStopRxTimerOnPreamble</span> <span class="op">=</span> <span class="number">0x9F</span>,
    <span class="ident">SetTcxoMode</span> <span class="op">=</span> <span class="number">0x97</span>,
    <span class="ident">SetTx</span> <span class="op">=</span> <span class="number">0x83</span>,
    <span class="ident">SetTxContinuousPreamble</span> <span class="op">=</span> <span class="number">0xD2</span>,
    <span class="ident">SetTxContinuousWave</span> <span class="op">=</span> <span class="number">0xD1</span>,
    <span class="ident">SetTxParams</span> <span class="op">=</span> <span class="number">0x8E</span>,
    <span class="ident">SetTxRxFallbackMode</span> <span class="op">=</span> <span class="number">0x93</span>,
    <span class="ident">WriteBuffer</span> <span class="op">=</span> <span class="number">0x0E</span>,
    <span class="ident">WriteRegister</span> <span class="op">=</span> <span class="number">0x0D</span>,
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">OpCode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">u8</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">opcode</span>: <span class="ident">OpCode</span>) -&gt; <span class="self">Self</span> {
        <span class="ident">opcode</span> <span class="kw">as</span> <span class="ident">u8</span>
    }
}

<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u16</span>)]</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy::upper_case_acronyms</span>)]</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">enum</span> <span class="ident">Register</span> {
    <span class="doccomment">/// Generic bit synchronization.</span>
    <span class="ident">GBSYNC</span> <span class="op">=</span> <span class="number">0x06AC</span>,
    <span class="doccomment">/// Generic packet control.</span>
    <span class="ident">GPKTCTL1A</span> <span class="op">=</span> <span class="number">0x06B8</span>,
    <span class="doccomment">/// Generic whitening.</span>
    <span class="ident">GWHITEINIRL</span> <span class="op">=</span> <span class="number">0x06B9</span>,
    <span class="doccomment">/// Generic CRC initial.</span>
    <span class="ident">GCRCINIRH</span> <span class="op">=</span> <span class="number">0x06BC</span>,
    <span class="doccomment">/// Generic CRC polynomial.</span>
    <span class="ident">GCRCPOLRH</span> <span class="op">=</span> <span class="number">0x06BE</span>,
    <span class="doccomment">/// Generic synchronization word 7.</span>
    <span class="ident">GSYNC7</span> <span class="op">=</span> <span class="number">0x06C0</span>,
    <span class="doccomment">/// Node address.</span>
    <span class="ident">NODE</span> <span class="op">=</span> <span class="number">0x06CD</span>,
    <span class="doccomment">/// Broadcast address.</span>
    <span class="ident">BROADCAST</span> <span class="op">=</span> <span class="number">0x06CE</span>,
    <span class="doccomment">/// LoRa synchronization word MSB.</span>
    <span class="ident">LSYNCH</span> <span class="op">=</span> <span class="number">0x0740</span>,
    <span class="doccomment">/// LoRa synchronization word LSB.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="ident">LSYNCL</span> <span class="op">=</span> <span class="number">0x0741</span>,
    <span class="doccomment">/// Receiver gain control.</span>
    <span class="ident">RXGAINC</span> <span class="op">=</span> <span class="number">0x08AC</span>,
    <span class="doccomment">/// PA over current protection.</span>
    <span class="ident">PAOCP</span> <span class="op">=</span> <span class="number">0x08E7</span>,
    <span class="doccomment">/// HSE32 OSC_IN capacitor trim.</span>
    <span class="ident">HSEINTRIM</span> <span class="op">=</span> <span class="number">0x0911</span>,
    <span class="doccomment">/// HSE32 OSC_OUT capacitor trim.</span>
    <span class="ident">HSEOUTTRIM</span> <span class="op">=</span> <span class="number">0x0912</span>,
    <span class="doccomment">/// SMPS control 0.</span>
    <span class="ident">SMPSC0</span> <span class="op">=</span> <span class="number">0x0916</span>,
    <span class="doccomment">/// Power control.</span>
    <span class="ident">PC</span> <span class="op">=</span> <span class="number">0x091A</span>,
    <span class="doccomment">/// SMPS control 2.</span>
    <span class="ident">SMPSC2</span> <span class="op">=</span> <span class="number">0x0923</span>,
}

<span class="kw">impl</span> <span class="ident">Register</span> {
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">address</span>(<span class="self">self</span>) -&gt; <span class="ident">u16</span> {
        <span class="self">self</span> <span class="kw">as</span> <span class="ident">u16</span>
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="stm32wlxx_hal" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div>
    <script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script>
</body></html>