@ARTICLE{1, 
author={J. Fang and S. Thirunakkarasu and X. Yu and F. Silva-Rivas and C. Zhang and F. Singor and J. Abraham}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS}, 
year={2017}, 
volume={64}, 
number={7}, 
pages={1673-1683}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;calibration;capacitor switching;comparators (circuits);digital arithmetic;digital-analogue conversion;leakage currents;low-power electronics;minimisation;power aware computing;reference circuits;12-way 10-b time-interleaved successive approximation register ADC;SAR conversion cycles;SNDR;SNR;T-type bootstrapped sampling switches;THD;advanced CMOS technology;clock distribution;comparators;digitally assisted calibration;direct sampling receivers;input common-mode voltage optimization;interchannel bandwidth mitigation;interchannel crosstalk minimization;interchannel offset removal;low-power reference buffers;merged capacitor switching algorithm;modified reference voltage scheme;optimal subradix-2 capacitive DAC results;power 76 mW;power efficiency;signal distribution;signal-dependent leakage current;size 28 nm;switching efficiency;time-interleaved SAR ADC;timing mismatches;top-plate sampling SAR channels;voltage 1 V;word length 10 bit;Bandwidth;Capacitors;Clocks;Crosstalk;Receivers;Signal to noise ratio;Timing;ADC;calibration;comparator;direct sampling receiver;sample-and-hold (S/H);successive approximation register (SAR);time interleaved (TI)}, 
doi={10.1109/TCSI.2017.2661481}, 
ISSN={1549-8328}, 
month={July},}

@INPROCEEDINGS{2, 
author={A. Khorami and M. Sharifkhani}, 
booktitle={2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)}, 
title={A high-speed method of dynamic comparators for SAR analog to digital converters}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={analogue-digital conversion;comparators (circuits);power consumption;preamplifiers;SAR analog-to-digital converters;comparator delay;dynamic comparators;dynamic offset;frequency 500 MHz;high-speed method;power 420 muW;power budget;power consumption;preamplifier stage;time 255 ps;voltage 2.6 mV;voltage fluctuation;Capacitors;Delays;Latches;MOSFET;Power demand;Simulation;ADC;Dynamic comparator;High-speed;Low-power;Two-stage comparator}, 
doi={10.1109/MWSCAS.2016.7869961}, 
ISSN={}, 
month={Oct},}

@ARTICLE{3, 
author={B. Razavi}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Design Considerations for Interleaved ADCs}, 
year={2013}, 
volume={48}, 
number={8}, 
pages={1806-1817}, 
keywords={analogue-digital conversion;frequency-domain analysis;analog-to-digital converters;background timing mismatch calibration technique;corruption mechanisms;design consideration;frequency-domain analysis;image reduction;interchannel mismatch;interleaved ADC;interleaved converters;metastability error rate reduction;noise requirement;power-speed tradeoff;slewing requirement;Capacitance;Capacitors;Clocks;Delays;Noise;Power demand;Background calibration;SAR ADCs;figure of merit;flash analog-to-digital converters (ADCs);image;interleaving mismatches;low-power ADCs;pipelined ADCs;timing mismatch}, 
doi={10.1109/JSSC.2013.2258814}, 
ISSN={0018-9200}, 
month={Aug},}

@INPROCEEDINGS{4, 
author={A. AlMarashli and J. Anders and M. Ortmanns}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={A hybrid comparator for high resolution SAR ADC}, 
year={2016}, 
volume={}, 
number={}, 
pages={1050-1053}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);power consumption;CMOS technology;DAC;LSB;SFDR;SNDR;automatic noise reduction technique;conversion speed;high resolution SAR ADC;hybrid comparator;power 44 muW;power consumption;sampling frequency;size 40 nm;switching schemes;word length 14 bit;Detectors;Oscillators;Power demand;Redundancy;Switches;Transistors}, 
doi={10.1109/ISCAS.2016.7527424}, 
ISSN={}, 
month={May},}

@ARTICLE{5, 
author={Y. Zhu and C. H. Chan and U. F. Chio and S. W. Sin and S. P. U and R. P. Martins and F. Maloberti}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={Split-SAR ADCs: Improved Linearity With Power and Speed Optimization}, 
year={2014}, 
volume={22}, 
number={2}, 
pages={372-383}, 
keywords={CMOS integrated circuits;analogue-digital conversion;logic design;shift registers;ADC;CMOS;DAC;SAR;analog-to-digital converters;charge-redistribution;differential nonlinearity;integral nonlinearity;linearity analysis;parasitic effects;power optimization;size 90 nm;speed optimization;successive approximation registers;switching methods;Arrays;Capacitance;Capacitors;Linearity;Standards;Switches;Very large scale integration;$V_{\rm cm}$-based switching;Linearity analysis;SAR ADCs;linearity calibration;split DAC}, 
doi={10.1109/TVLSI.2013.2242501}, 
ISSN={1063-8210}, 
month={Feb},}

@INPROCEEDINGS{6, 
author={B. P. Ginsburg and A. P. Chandrakasan}, 
booktitle={2005 IEEE International Symposium on Circuits and Systems}, 
title={An energy-efficient charge recycling approach for a SAR converter with capacitive DAC}, 
year={2005}, 
volume={}, 
number={}, 
pages={184-187 Vol. 1}, 
keywords={CMOS integrated circuits;SPICE;analogue-digital conversion;capacitor switching;circuit simulation;digital-analogue conversion;0.18 micron;ADC;CMOS process;DAC capacitor array;HSPICE simulations;MSB capacitor;SAR converter;average switching energy;binary scaled sub-capacitors;capacitive DAC;capacitor switching;energy-efficient charge recycling;successive approximation register;Capacitors;Differential equations;Energy efficiency;Logic arrays;Recycling;Shift registers;Switches;Switching converters;Topology;Voltage}, 
doi={10.1109/ISCAS.2005.1464555}, 
ISSN={0271-4302}, 
month={May},}

@ARTICLE{7, 
author={J. H. Tsai and H. H. Wang and Y. C. Yen and C. M. Lai and Y. J. Chen and P. C. Huang and P. H. Hsieh and H. Chen and C. C. Lee}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching}, 
year={2015}, 
volume={50}, 
number={6}, 
pages={1382-1398}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;circuit feedback;comparators (circuits);digital-analogue conversion;error correction;CMOS process;DAC switching technique;SAR ADC;capacitor mismatch;comparator;correlated-reversed switching scheme;digital error correction technique;enhanced regeneration strength;multiple feedback paths;nonbinary search;power 0.68 mW;power 0.7 mW;single-channel calibration-free successive-approximation-register;size 28 nm;voltage 1 V;word length 10 bit;Arrays;CMOS integrated circuits;Capacitance;Capacitors;Error correction;Redundancy;Switches;Capacitor mismatch;DAC settling;SAR ADC;digital error correction;dynamic comparator;metastability;switching scheme}, 
doi={10.1109/JSSC.2015.2413850}, 
ISSN={0018-9200}, 
month={June},}

@INPROCEEDINGS{8, 
author={S. Kundu and J. H. Lu and E. Alpman and H. Lakdawala and J. Paramesh and B. Jung and S. Zur and E. Gordon}, 
booktitle={Proceedings of the IEEE 2014 Custom Integrated Circuits Conference}, 
title={A 1.2 V 2.64 GS/s 8bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN}, 
year={2014}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={CMOS digital integrated circuits;OFDM modulation;analogue-digital conversion;quadrature amplitude modulation;wireless LAN;OFDM;QAM16;WLAN;WiGig standard;digital LP CMOS;frequency 60 GHz;integrated receiver front-end;power 39 mW;size 40 nm;skew-tolerant time-interleaved SAR ADC;successive approximation register analog-to-digital converter;voltage 1.2 V;word length 8 bit;CMOS integrated circuits;Calibration;Gain;OFDM;Receivers;Switches;Timing;802.11ad;ADCs;SAR;Time-interleaving;WiGig;skew-tolerant}, 
doi={10.1109/CICC.2014.6945992}, 
ISSN={0886-5930}, 
month={Sept},}

@ARTICLE{10, 
author={P. M. Figueiredo and J. C. Vital}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={Kickback noise reduction techniques for CMOS latched comparators}, 
year={2006}, 
volume={53}, 
number={7}, 
pages={541-545}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit noise;0.18 micron;CMOS latched comparators;HSPICE simulations;analog input signal;analog-to-digital converter;full-scale digital level;kickback noise reduction;positive feedback mechanism;CMOS technology;Circuits;Degradation;Feedback;Inverters;Noise generators;Noise reduction;Power dissipation;Switches;Voltage;Analog–digital conversion;CMOS;kickback noise;latched comparator}, 
doi={10.1109/TCSII.2006.875308}, 
ISSN={1549-7747}, 
month={July},}

@INPROCEEDINGS{11, 
author={S. S. Wong and U. F. Chio and Y. Zhu and S. W. Sin and S. P. U and R. P. Martins}, 
booktitle={Proceedings of the IEEE 2012 Custom Integrated Circuits Conference}, 
title={A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC}, 
year={2012}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;cooling;nanoelectronics;operational amplifiers;5b binary-search ADC;ADC front-end;CMOS;SA loop;opamp;power 2.3 mW;power consumption;power dissipation;process insensitive asynchronous logic;size 65 nm;two-step binary-search assisted time-interleaved SAR ADC architecture;Arrays;CMOS integrated circuits;Clocks;Delay;Switches;Analog-to-Digital Converter (ADC);SAR ADC;binary-search ADC;time-interleaved;two-step ADC}, 
doi={10.1109/CICC.2012.6330695}, 
ISSN={0886-5930}, 
month={Sept},}

@book{12,
 author = {Baker, R. Jacob},
 title = {CMOS Circuit Design, Layout, and Simulation, Second Edition},
 year = {2004},
 isbn = {047170055X},
 publisher = {Wiley-IEEE Press},
}

@ARTICLE{13, 
author={L. Kull and T. Toifl and M. Schmatz and P. A. Francese and C. Menolfi and M. Brändli and M. Kossel and T. Morf and T. M. Andersen and Y. Leblebici}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS}, 
year={2013}, 
volume={48}, 
number={12}, 
pages={3049-3058}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);digital-analogue conversion;elemental semiconductors;silicon-on-insulator;CDAC;background calibration;capacitive DAC;comparator accuracy;comparator offset;digital SOI CMOS;figure-of-merit;high-speed operation;low-power clocked capacitive reference buffer;power 3.1 mW;redundant capacitive DAC;reference capacitor;single-channel asynchronous SAR ADC;single-channel successive approximation register ADC;size 32 nm;speed enhancement;voltage 1 V;Calibration;Capacitors;Clocks;Noise;Redundancy;Resistance;Switches;ADC;SAR;alternate comparators;analog-to-digital converter;asynchronous;constant common mode;offset compensation;redundant;successive approximation}, 
doi={10.1109/JSSC.2013.2279571}, 
ISSN={0018-9200}, 
month={Dec},} 

@INPROCEEDINGS{14, 
author={Masaya Miyahara and Yusuke Asada and Daehwa Paik and Akira Matsuzawa}, 
booktitle={2008 IEEE Asian Solid-State Circuits Conference}, 
title={A low-noise self-calibrating dynamic comparator for high-speed ADCs}, 
year={2008}, 
volume={}, 
number={}, 
pages={269-272}, 
keywords={CMOS logic circuits;VHF circuits;analogue-digital conversion;clocks;comparators (circuits);flip-flops;high-speed integrated circuits;low-power electronics;nanoelectronics;frequency 250 MHz;high-speed ADC;low-noise self-calibrating dynamic latched comparator;low-power consumption;offset voltage cancellation;phase clock;size 90 nm;voltage 0.6 mV;voltage 1.0 V;voltage 1.69 mV;voltage 13.7 mV;CMOS technology;Calibration;Charge pumps;Circuit noise;Clocks;Dynamic voltage scaling;Energy consumption;Low voltage;Noise cancellation;Signal resolution}, 
doi={10.1109/ASSCC.2008.4708780}, 
ISSN={}, 
month={Nov},}

@ARTICLE{15, 
author={W. C. Black and D. A. Hodges}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Time interleaved converter arrays}, 
year={1980}, 
volume={15}, 
number={6}, 
pages={1022-1029}, 
keywords={Analogue-digital conversion;Field effect integrated circuits;analogue-digital conversion;field effect integrated circuits;Analog-digital conversion;Bandwidth;CMOS process;Costs;Digital signal processors;Helium;Signal sampling;Solid state circuits;TV receivers;Testing}, 
doi={10.1109/JSSC.1980.1051512}, 
ISSN={0018-9200}, 
month={Dec},}

@article{16,
author = {Li, Dengquan and Zhang, Liang and Zhu, Zhangming and Yang, Yintang},
title = {An 8-Bit 0.333–2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS},
journal = {Journal of Circuits, Systems and Computers},
volume = {24},
number = {06},
pages = {1550093},
year = {2015},
doi = {10.1142/S0218126615500930},

URL = {http://www.worldscientific.com/doi/abs/10.1142/S0218126615500930},
eprint = {http://www.worldscientific.com/doi/pdf/10.1142/S0218126615500930}
}

@INPROCEEDINGS{18, 
author={T. Kishigami and K. Kobayashi and M. Otani and T. Morita and H. Mukai and A. Saito and Y. Nakagawa}, 
booktitle={2013 IEEE Radar Conference (RadarCon13)}, 
title={Advanced millimeter-wave radar system using coded pulse compression and adaptive array for pedestrian detection}, 
year={2013}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={adaptive signal processing;anechoic chambers (electromagnetic);array signal processing;automotive electronics;millimetre wave radar;pedestrians;pulse compression;radar detection;radar resolution;road safety;road vehicle radar;adaptive array;advanced millimeter-wave radar system;anechoic chamber;angle resolution;associated key algorithms;automotive safety application;coded pulse compression;detection rate;false alarm rate;pedestrian detection;pedestrian safety;radar system design;range resolution;system feasibility;trial intersection;vehicular safety;Arrays;Direction-of-arrival estimation;Prototypes;Radar cross-sections;Radar detection;Vehicles}, 
doi={10.1109/RADAR.2013.6586111}, 
ISSN={1097-5659}, 
month={April},}

@book{19,
  title={CMOS Analog Circuit Design},
  author={Allen, P.E. and Holberg, D.R.},
  isbn={9780195116441},
  lccn={2002020034},
  series={Oxford series in electrical and computer engineering},
  url={https://books.google.co.in/books?id=-crQYfNHJDUC},
  year={2002},
  publisher={Oxford University Press}
}

@book{20,
  title={Analog Integrated Circuit Design},
  author={Carusone, T.C. and Johns, D. and Martin, K.},
  isbn={9780470770108},
  lccn={2011039275},
  series={Analog Integrated Circuit Design},
  url={https://books.google.co.in/books?id=1OIJZzLvVhcC},
  year={2011},
  publisher={Wiley}
}

@misc{21,
  title={Multi-bit per cycle successive approximation register ADC},
  author={Lin, J.F.},
  url={http://www.google.co.in/patents/US8570206},
  year={2013},
  month=oct # "~29",
  publisher={Google Patents},
  note={US Patent 8,570,206}
}

@misc{22,
  title={Multi-bit successive approximation ADC},
  author={Nys, O. and Wong, A.C.},
  url={http://www.google.la/patents/US8618975},
  year={2013},
  month=dec # "~31",
  publisher={Google Patents},
  note={US Patent 8,618,975}
}

@ARTICLE{24, 
author={L. Kull and J. Pliva and T. Toifl and M. Schmatz and P. A. Francese and C. Menolfi and M. Brändli and M. Kossel and T. Morf and T. M. Andersen and Y. Leblebici}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Implementation of Low-Power 6-8 b 30-90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS}, 
year={2016}, 
volume={51}, 
number={3}, 
pages={636-648}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;circuit optimisation;demultiplexing;logic design;low-power electronics;silicon-on-insulator;CMOS SOI technology;SNDR;Si;analog input bandwidth;analog-to-digital converters;clock path;communication systems;inline demux sampling;low-power time-interleaved ADC;power 110 mW;power 667 mW;silicon-on-insulator;size 0.048 mm;size 0.45 mm;size 32 nm;voltage-based time-interleaved sampling;Bandwidth;CMOS integrated circuits;Capacitors;Jitter;Standards;Switches;100 GBE;Analog-to-digital converter (ADC);alternate comparators;asynchronous;bandwidth model;inline demux;interleaver;sampling;successive approximation (SAR);time-interleaved}, 
doi={10.1109/JSSC.2016.2519397}, 
ISSN={0018-9200}, 
month={March},}

@ARTICLE{25, 
author={C. Y. Lin and T. C. Lee}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={A 12-bit 210-MS/s 2-Times Interleaved Pipelined-SAR ADC With a Passive Residue Transfer Technique}, 
year={2016}, 
volume={63}, 
number={7}, 
pages={929-938}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;digital-analogue conversion;flip-flops;high-speed integrated circuits;integrated circuit manufacture;integrated circuit noise;logic design;low-power electronics;CMOS technology;Nyquist rate;SAR conversion;SNDR;active residue amplification;analog-to-digital converter;decoupling capacitance;foreground calibration;gain-offset errors;high-speed application;interleaving channels;interstage DAC error;low-power application;passive residue transfer technique;pipelined-SAR ADC;power 5.3 mW;power saving;size 0.48 mm;size 65 nm;time-interleaved ADC;voltage 1 V;Analog-digital conversion;CMOS integrated circuits;Calibration;Capacitance;Capacitors;Linearity;Switches;2.8-bit SAR;FoM;foreground calibration;inter-stage DAC error;passive residue transfer technique;pipelined-SAR ADC}, 
doi={10.1109/TCSI.2016.2546856}, 
ISSN={1549-8328}, 
month={July},}

@article{26,
  title={A SAR-Assisted Two-Stage Pipeline ADC},
  author={Chun C. Lee and Michael P. Flynn},
  journal={J. Solid-State Circuits},
  year={2011},
  volume={46},
  pages={859-869}
}

@ARTICLE{27, 
author={J. L. McCreary and P. R. Gray}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={All-MOS charge redistribution analog-to-digital conversion techniques. I}, 
year={1975}, 
volume={10}, 
number={6}, 
pages={371-379}, 
keywords={Analogue-digital conversion;Convertors;Field effect transistors;Large scale integration;Monolithic integrated circuits;analogue-digital conversion;convertors;field effect transistors;large scale integration;monolithic integrated circuits;Analog-digital conversion;Circuits;Logic;MOS capacitors;Memory;Operational amplifiers;Paper technology;Prototypes;Resistors;Switches}, 
doi={10.1109/JSSC.1975.1050629}, 
ISSN={0018-9200}, 
month={Dec},}

@ARTICLE{28, 
author={V. Hariprasath and J. Guerber and S. H. Lee and U. K. Moon}, 
journal={Electronics Letters}, 
title={Merged capacitor switching based SAR ADC with highest switching energy-efficiency}, 
year={2010}, 
volume={46}, 
number={9}, 
pages={620-621}, 
keywords={analogue-digital conversion;capacitor switching;MCS technique;SAR ADC;analogue-to-digital converter;modified merged capacitor switching scheme;signal processing;successive approximation register;switching energy-efficiency}, 
doi={10.1049/el.2010.0706}, 
ISSN={0013-5194}, 
month={April},}

@INPROCEEDINGS{29, 
author={Z. Cao and S. Yan and Y. Li}, 
booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, 
title={A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13 $\mu m$ CMOS}, 
year={2008}, 
volume={}, 
number={}, 
pages={542-634}, 
keywords={CMOS logic circuits;analogue-digital conversion;6b resolution;SAR ADC;UWB receivers;clock-cycle latency;deep-submicron digital CMOS process;fash ADC;gigahertz sampling frequency;high-speed digital logic;lower power consumption;magnetic recording systems;power 32 mW;serial links;size 0.13 mum;CMOS logic circuits;CMOS process;Calibration;Capacitors;Clocks;Delay;Energy consumption;Frequency;Magnetic recording;Sampling methods}, 
doi={10.1109/ISSCC.2008.4523297}, 
ISSN={0193-6530}, 
month={Feb},}

@ARTICLE{30, 
author={B. Razavi}, 
journal={IEEE Solid-State Circuits Magazine}, 
title={The Bootstrapped Switch [A Circuit for All Seasons]}, 
year={2015}, 
volume={7}, 
number={3}, 
pages={12-15}, 
keywords={Analog signals;Bookstrapping;Field effect transistors;Logic gates;Switching circuits;Transistors}, 
doi={10.1109/MSSC.2015.2449714}, 
ISSN={1943-0582}, 
month={Summer},}

@ARTICLE{31, 
author={M. Dessouky and A. Kaiser}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Very low-voltage digital-audio Delta; Sigma; modulator with 88-dB dynamic range using local switch bootstrapping}, 
year={2001}, 
volume={36}, 
number={3}, 
pages={349-355}, 
keywords={CMOS integrated circuits;audio signal processing;bootstrap circuits;delta-sigma modulation;integrated circuit noise;integrated circuit reliability;low-power electronics;switched capacitor networks;0.35 micron;1 V;1 mW;14 bit;25 kHz;CMOS technology;device reliability;dynamic range;local switch bootstrapping;low-voltage digital-audio delta-sigma modulator;oversampling ratio;power consumption;signal-to-noise ratio;signal-to-noise-plus-distortion ratio;switched-capacitor circuit;CMOS technology;Circuit topology;Delta modulation;Dielectric measurements;Digital modulation;Dynamic range;Energy consumption;Linearity;Switches;Switching circuits}, 
doi={10.1109/4.910473}, 
ISSN={0018-9200}, 
month={Mar},}

@INPROCEEDINGS{32, 
author={T. Kobayashi and K. Nogami and T. Shirotori and Y. Fujimoto and O. Watanabe}, 
booktitle={1992 Symposium on VLSI Circuits Digest of Technical Papers}, 
title={A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture}, 
year={1992}, 
volume={}, 
number={}, 
pages={28-29}, 
keywords={CMOS integrated circuits;SRAM chips;VLSI;SPICE simulations;access speed;circuit schemes;current-mode latch sense amplifier;high-speed SRAMs;interface circuit;low-power architecture;power dissipation reduction;static power saving input buffer;Delay;Latches;MOSFET circuits;Operational amplifiers;Power amplifiers;Power dissipation;Pulse amplifiers;Semiconductor optical amplifiers;Timing;Very large scale integration}, 
doi={10.1109/VLSIC.1992.229252}, 
ISSN={}, 
month={June},}

@ARTICLE{33, 
author={B. Razavi}, 
journal={IEEE Solid-State Circuits Magazine}, 
title={The StrongARM Latch [A Circuit for All Seasons]}, 
year={2015}, 
volume={7}, 
number={2}, 
pages={12-17}, 
keywords={Capacitance;Discharges (electric);Latches;Noise measurement;Topology;Transistors}, 
doi={10.1109/MSSC.2015.2418155}, 
ISSN={1943-0582}, 
month={Spring},}

@ARTICLE{34,
author={T.O. Anderson},
journal={JPL Technical Report},
title={Optimal Control Logic for Successive Approximation Analog-to-Digital Converters},
year={1972},
volume={XIII},
number={},
pages={},
keywords={},
month={},



