#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 22:21:32 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 1212)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1773)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1884)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1935)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2197)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2525)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2853)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3221)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3404)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3491)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 3630)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4219)] Analyzing module BufferCC_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4238)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9085)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9504)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10067)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10293)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10770)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11132)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11228)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11357)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11599)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 11630)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12525)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12980)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13109)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13182)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13228)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13251)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13279)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13298)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14513)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14607)] Analyzing module BufferCC_5 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 14617)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14633)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14927)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15167)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15220)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15244)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.527s wall, 0.016s user + 0.016s system = 0.031s CPU (2.0%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 603)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11132)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 608)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10770)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 635)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10293)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10461)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13298)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13572)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15167)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 15193)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15244)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 673)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10067)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 708)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10002)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13279)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 724)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 740)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9504)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9578)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13251)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9586)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13228)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9593)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13182)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9602)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9611)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9620)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9629)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13109)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 755)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9085)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9186)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12980)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13024)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14927)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13038)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14633)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 14712)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15220)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9205)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9218)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 769)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4238)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12525)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 804)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4219)] Elaborating module BufferCC_1
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 810)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3491)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3619)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11599)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11624)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14607)] Elaborating module BufferCC_5
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 826)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3404)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 846)] Elaborating instance axi4ReadOnlyDecoder_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3221)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3290)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 886)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2853)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2997)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 974)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2525)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2674)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11357)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2704)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11339)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14513)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1037)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2197)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2346)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11228)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2376)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1100)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1935)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2051)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2072)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1150)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1884)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1168)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1773)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey.v(line number: 1213)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 769)] Net axi_core_cpu_dBus_rsp_payload_last connected to input port of module instance Briey.axi_core_cpu has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.190s wall, 0.125s user + 0.062s system = 0.188s CPU (98.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.172s wall, 0.156s user + 0.016s system = 0.172s CPU (100.0%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5670)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5670)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12876)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12636)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12648)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11906)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol0, depth=256, width=8.
Executing : rtl-infer successfully. Time elapsed: 1.889s wall, 1.344s user + 0.547s system = 1.891s CPU (100.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (109.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.200s wall, 0.172s user + 0.016s system = 0.188s CPU (93.9%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM frontend_state_fsm[1:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.282s wall, 0.250s user + 0.031s system = 0.281s CPU (99.9%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.366s wall, 0.359s user + 0.016s system = 0.375s CPU (102.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:21:38 2025
Action compile: Peak memory pool usage is 192 MB
