<?xml version='1.0'?>
<island simulinkPath='ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S' topLevelEntity='ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_imag_data1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_imag_data1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='data1' highLevelIndex='0' vector='0' complex='1'/>
    <port name='in_1_real_data1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_real_data1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='data1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_valid_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_valid_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='valid' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_channel1_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_channel1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='channel1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_size1_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_4_size1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='size1' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_cplen1_tpl' clock='clk' reset='areset' width='11' dir='in' role='data' qsys_role='data_in_5_cplen1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='cplen1' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_nsc1_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_6_nsc1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='nsc1' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_ifft_gain_re_l1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_ifft_gain_re_l1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifft_gain_re_l1' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_ifft_gain_im_l1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_8_ifft_gain_im_l1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifft_gain_im_l1' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_ifft_shift_l1_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_9_ifft_shift_l1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifft_shift_l1' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_ifft_mux_const_l1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_ifft_mux_const_l1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='ifft_mux_const_l1' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_muxsel_l1_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_11_muxsel_l1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='muxsel_l1' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_DC_SC_EN_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_12_DC_SC_EN_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='DC_SC_EN' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_ripple_comp_en_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_13_ripple_comp_en_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelIn_cunroll_x.stm' highLevelName='ripple_comp_en' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_14_rc_bw_sel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_14_rc_bw_sel_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelIn_cunroll_x.stm' highLevelName='rc_bw_sel' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_15_time_in_tpl' clock='clk' reset='areset' width='64' dir='in' role='data' qsys_role='data_in_15_time_in_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelIn_cunroll_x.stm' highLevelName='time_in' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='in_sharedMemWireData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='17' vector='0' complex='0'/>
    <port name='out_1_vout1_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_vout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_GPOut_cunroll_x.stm' highLevelName='vout1' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_2_cout1_tpl' clock='clk' reset='areset' width='2' dir='out' role='data' qsys_role='data_out_2_cout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_GPOut_cunroll_x.stm' highLevelName='cout1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_3_imag_dout1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_imag_dout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_GPOut_cunroll_x.stm' highLevelName='dout1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='out_3_real_dout1_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_real_dout1_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_GPOut_cunroll_x.stm' highLevelName='dout1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_imag_td_ifft_out_d_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_imag_td_ifft_out_d_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='td_ifft_out_d' highLevelIndex='4' vector='0' complex='1'/>
    <port name='out_4_real_td_ifft_out_d_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_real_td_ifft_out_d_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='td_ifft_out_d' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_5_td_ifft_out_ch_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_5_td_ifft_out_ch_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='td_ifft_out_ch' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_6_td_ifft_out_v_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_6_td_ifft_out_v_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='td_ifft_out_v' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_7_ifft_size_out_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_7_ifft_size_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='ifft_size_out' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_8_ifft_nprb_out_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_8_ifft_nprb_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_ChannelOut_cunroll_x.stm' highLevelName='ifft_nprb_out' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_9_ifft_cp_out_tpl' clock='clk' reset='areset' width='11' dir='out' role='data' qsys_role='data_out_9_ifft_cp_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp_ChannelOut_cunroll_x.stm' highLevelName='ifft_cp_out' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_10_fd_data_v_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_10_fd_data_v_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelOut_cunroll_x.stm' highLevelName='fd_data_v' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_11_fd_data_c_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_11_fd_data_c_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelOut_cunroll_x.stm' highLevelName='fd_data_c' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_12_imag_fd_data_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_12_imag_fd_data_q_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelOut_cunroll_x.stm' highLevelName='fd_data_q' highLevelIndex='13' vector='0' complex='1'/>
    <port name='out_12_real_fd_data_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_12_real_fd_data_q_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelOut_cunroll_x.stm' highLevelName='fd_data_q' highLevelIndex='14' vector='0' complex='0'/>
    <port name='out_13_fd_time_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_13_fd_time_out_tpl' stm='ifft_blocktostream/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ChannelOut_cunroll_x.stm' highLevelName='fd_time_out' highLevelIndex='15' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='out_sharedMemPortAddr_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='17' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='18' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='out_sharedMemPortData_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='19' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
