19:59:06 INFO  : Registering command handlers for SDK TCF services
19:59:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Andrew\Documents\Vivado_projects\HLS_Xilinx_university_program\projects\lab4\vivado\audio\audio.sdk\temp_xsdb_launch_script.tcl
19:59:14 INFO  : XSCT server has started successfully.
19:59:15 INFO  : Successfully done setting XSCT server connection channel  
19:59:15 INFO  : Successfully done setting SDK workspace  
19:59:15 INFO  : Processing command line option -hwspec C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab4/vivado/audio/audio.sdk/system_wrapper.hdf.
20:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248452122" && level==0} -index 1' command is executed.
20:09:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab4/vivado/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:10:09 INFO  : ps7_init is completed.
20:10:09 INFO  : ps7_post_config is completed.
20:10:10 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248452122" && level==0} -index 1' command is executed.
20:11:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab4/vivado/audio/audio.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:11:52 INFO  : ps7_init is completed.
20:11:53 INFO  : ps7_post_config is completed.
20:11:53 INFO  : Processor reset is completed for ps7_cortexa9_0
