// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2022.1 (Release Build #96.2)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from ZTS6MMstv3_B13_branch
// Created for function/kernel k0_ZTS6MMstv3
// SystemVerilog created on Sat Apr 30 18:29:45 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTS6MMstv3_ZTS6MMstv3_B13_branch (
    input wire [0:0] in_c0_exe10100842,
    input wire [63:0] in_c0_exe11100945,
    input wire [0:0] in_c0_exe12101048,
    input wire [0:0] in_c0_exe13101151,
    input wire [63:0] in_c0_exe16101456,
    input wire [63:0] in_c0_exe17101559,
    input wire [0:0] in_c0_exe20101865,
    input wire [0:0] in_c0_exe21101968,
    input wire [0:0] in_c0_exe22102071,
    input wire [63:0] in_c0_exe23102174,
    input wire [0:0] in_c0_exe8100636,
    input wire [0:0] in_c0_exe9100739,
    input wire [0:0] in_stall_in_0,
    input wire [0:0] in_valid_in,
    output wire [0:0] out_c0_exe10100842,
    output wire [63:0] out_c0_exe11100945,
    output wire [0:0] out_c0_exe12101048,
    output wire [0:0] out_c0_exe13101151,
    output wire [63:0] out_c0_exe16101456,
    output wire [63:0] out_c0_exe17101559,
    output wire [0:0] out_c0_exe20101865,
    output wire [0:0] out_c0_exe21101968,
    output wire [0:0] out_c0_exe22102071,
    output wire [63:0] out_c0_exe23102174,
    output wire [0:0] out_c0_exe8100636,
    output wire [0:0] out_c0_exe9100739,
    output wire [0:0] out_stall_out,
    output wire [0:0] out_valid_out_0,
    input wire clock,
    input wire resetn
    );

    wire [0:0] stall_out_q;


    // out_c0_exe10100842(GPOUT,16)
    assign out_c0_exe10100842 = in_c0_exe10100842;

    // out_c0_exe11100945(GPOUT,17)
    assign out_c0_exe11100945 = in_c0_exe11100945;

    // out_c0_exe12101048(GPOUT,18)
    assign out_c0_exe12101048 = in_c0_exe12101048;

    // out_c0_exe13101151(GPOUT,19)
    assign out_c0_exe13101151 = in_c0_exe13101151;

    // out_c0_exe16101456(GPOUT,20)
    assign out_c0_exe16101456 = in_c0_exe16101456;

    // out_c0_exe17101559(GPOUT,21)
    assign out_c0_exe17101559 = in_c0_exe17101559;

    // out_c0_exe20101865(GPOUT,22)
    assign out_c0_exe20101865 = in_c0_exe20101865;

    // out_c0_exe21101968(GPOUT,23)
    assign out_c0_exe21101968 = in_c0_exe21101968;

    // out_c0_exe22102071(GPOUT,24)
    assign out_c0_exe22102071 = in_c0_exe22102071;

    // out_c0_exe23102174(GPOUT,25)
    assign out_c0_exe23102174 = in_c0_exe23102174;

    // out_c0_exe8100636(GPOUT,26)
    assign out_c0_exe8100636 = in_c0_exe8100636;

    // out_c0_exe9100739(GPOUT,27)
    assign out_c0_exe9100739 = in_c0_exe9100739;

    // stall_out(LOGICAL,30)
    assign stall_out_q = in_valid_in & in_stall_in_0;

    // out_stall_out(GPOUT,28)
    assign out_stall_out = stall_out_q;

    // out_valid_out_0(GPOUT,29)
    assign out_valid_out_0 = in_valid_in;

endmodule
