{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:39:31 2019 " "Info: Processing started: Thu May 09 11:39:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Register_File -c Register_File --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register_File -c Register_File --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] cout 20.086 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"cout\" is 20.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns A\[0\] 1 PIN PIN_W1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 3; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "../q1/adder_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { { 96 24 192 112 "A\[31..0\]" "" } { 72 288 376 88 "A\[7..0\]" "" } { 64 584 672 80 "A\[15..8\]" "" } { 56 872 960 72 "A\[23..16\]" "" } { 48 1176 1264 64 "A\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.447 ns) + CELL(0.346 ns) 5.623 ns adder_8_bit:inst\|full_adder:inst9\|inst5~0 2 COMB LCCOMB_X35_Y4_N2 3 " "Info: 2: + IC(4.447 ns) + CELL(0.346 ns) = 5.623 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 3; COMB Node = 'adder_8_bit:inst\|full_adder:inst9\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.793 ns" { A[0] adder_8_bit:inst|full_adder:inst9|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.366 ns) 6.260 ns adder_8_bit:inst\|full_adder:inst11\|inst5~0 3 COMB LCCOMB_X35_Y4_N22 3 " "Info: 3: + IC(0.271 ns) + CELL(0.366 ns) = 6.260 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 3; COMB Node = 'adder_8_bit:inst\|full_adder:inst11\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { adder_8_bit:inst|full_adder:inst9|inst5~0 adder_8_bit:inst|full_adder:inst11|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 6.708 ns adder_8_bit:inst\|full_adder:inst13\|inst5~0 4 COMB LCCOMB_X35_Y4_N8 3 " "Info: 4: + IC(0.223 ns) + CELL(0.225 ns) = 6.708 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 3; COMB Node = 'adder_8_bit:inst\|full_adder:inst13\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { adder_8_bit:inst|full_adder:inst11|inst5~0 adder_8_bit:inst|full_adder:inst13|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 7.180 ns adder_8_bit:inst\|full_adder:inst15\|inst5~0 5 COMB LCCOMB_X35_Y4_N28 3 " "Info: 5: + IC(0.244 ns) + CELL(0.228 ns) = 7.180 ns; Loc. = LCCOMB_X35_Y4_N28; Fanout = 3; COMB Node = 'adder_8_bit:inst\|full_adder:inst15\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { adder_8_bit:inst|full_adder:inst13|inst5~0 adder_8_bit:inst|full_adder:inst15|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.228 ns) 8.623 ns adder_8_bit:inst4\|full_adder:inst9\|inst5~0 6 COMB LCCOMB_X35_Y13_N18 3 " "Info: 6: + IC(1.215 ns) + CELL(0.228 ns) = 8.623 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 3; COMB Node = 'adder_8_bit:inst4\|full_adder:inst9\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { adder_8_bit:inst|full_adder:inst15|inst5~0 adder_8_bit:inst4|full_adder:inst9|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.366 ns) 9.416 ns adder_8_bit:inst4\|full_adder:inst11\|inst5~0 7 COMB LCCOMB_X35_Y13_N20 3 " "Info: 7: + IC(0.427 ns) + CELL(0.366 ns) = 9.416 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 3; COMB Node = 'adder_8_bit:inst4\|full_adder:inst11\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { adder_8_bit:inst4|full_adder:inst9|inst5~0 adder_8_bit:inst4|full_adder:inst11|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 9.689 ns adder_8_bit:inst4\|full_adder:inst13\|inst5~0 8 COMB LCCOMB_X35_Y13_N26 3 " "Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 9.689 ns; Loc. = LCCOMB_X35_Y13_N26; Fanout = 3; COMB Node = 'adder_8_bit:inst4\|full_adder:inst13\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { adder_8_bit:inst4|full_adder:inst11|inst5~0 adder_8_bit:inst4|full_adder:inst13|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 10.329 ns adder_8_bit:inst4\|full_adder:inst15\|inst5~0 9 COMB LCCOMB_X35_Y13_N28 3 " "Info: 9: + IC(0.274 ns) + CELL(0.366 ns) = 10.329 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 3; COMB Node = 'adder_8_bit:inst4\|full_adder:inst15\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { adder_8_bit:inst4|full_adder:inst13|inst5~0 adder_8_bit:inst4|full_adder:inst15|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.225 ns) 11.639 ns adder_8_bit:inst5\|full_adder:inst9\|inst5~0 10 COMB LCCOMB_X39_Y19_N18 3 " "Info: 10: + IC(1.085 ns) + CELL(0.225 ns) = 11.639 ns; Loc. = LCCOMB_X39_Y19_N18; Fanout = 3; COMB Node = 'adder_8_bit:inst5\|full_adder:inst9\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { adder_8_bit:inst4|full_adder:inst15|inst5~0 adder_8_bit:inst5|full_adder:inst9|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 12.081 ns adder_8_bit:inst5\|full_adder:inst11\|inst5~0 11 COMB LCCOMB_X39_Y19_N20 3 " "Info: 11: + IC(0.217 ns) + CELL(0.225 ns) = 12.081 ns; Loc. = LCCOMB_X39_Y19_N20; Fanout = 3; COMB Node = 'adder_8_bit:inst5\|full_adder:inst11\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { adder_8_bit:inst5|full_adder:inst9|inst5~0 adder_8_bit:inst5|full_adder:inst11|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.228 ns) 12.653 ns adder_8_bit:inst5\|full_adder:inst13\|inst5~0 12 COMB LCCOMB_X39_Y19_N26 3 " "Info: 12: + IC(0.344 ns) + CELL(0.228 ns) = 12.653 ns; Loc. = LCCOMB_X39_Y19_N26; Fanout = 3; COMB Node = 'adder_8_bit:inst5\|full_adder:inst13\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { adder_8_bit:inst5|full_adder:inst11|inst5~0 adder_8_bit:inst5|full_adder:inst13|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 13.134 ns adder_8_bit:inst5\|full_adder:inst15\|inst5~0 13 COMB LCCOMB_X39_Y19_N12 3 " "Info: 13: + IC(0.253 ns) + CELL(0.228 ns) = 13.134 ns; Loc. = LCCOMB_X39_Y19_N12; Fanout = 3; COMB Node = 'adder_8_bit:inst5\|full_adder:inst15\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { adder_8_bit:inst5|full_adder:inst13|inst5~0 adder_8_bit:inst5|full_adder:inst15|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.225 ns) 14.614 ns adder_8_bit:inst6\|full_adder:inst9\|inst5~0 14 COMB LCCOMB_X30_Y24_N0 3 " "Info: 14: + IC(1.255 ns) + CELL(0.225 ns) = 14.614 ns; Loc. = LCCOMB_X30_Y24_N0; Fanout = 3; COMB Node = 'adder_8_bit:inst6\|full_adder:inst9\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { adder_8_bit:inst5|full_adder:inst15|inst5~0 adder_8_bit:inst6|full_adder:inst9|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.346 ns) 15.232 ns adder_8_bit:inst6\|full_adder:inst11\|inst5~0 15 COMB LCCOMB_X30_Y24_N20 3 " "Info: 15: + IC(0.272 ns) + CELL(0.346 ns) = 15.232 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 3; COMB Node = 'adder_8_bit:inst6\|full_adder:inst11\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { adder_8_bit:inst6|full_adder:inst9|inst5~0 adder_8_bit:inst6|full_adder:inst11|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.346 ns) 16.107 ns adder_8_bit:inst6\|full_adder:inst13\|inst5~0 16 COMB LCCOMB_X30_Y24_N26 3 " "Info: 16: + IC(0.529 ns) + CELL(0.346 ns) = 16.107 ns; Loc. = LCCOMB_X30_Y24_N26; Fanout = 3; COMB Node = 'adder_8_bit:inst6\|full_adder:inst13\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { adder_8_bit:inst6|full_adder:inst11|inst5~0 adder_8_bit:inst6|full_adder:inst13|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.366 ns) 16.743 ns adder_8_bit:inst6\|full_adder:inst15\|inst5~0 17 COMB LCCOMB_X30_Y24_N12 1 " "Info: 17: + IC(0.270 ns) + CELL(0.366 ns) = 16.743 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 1; COMB Node = 'adder_8_bit:inst6\|full_adder:inst15\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { adder_8_bit:inst6|full_adder:inst13|inst5~0 adder_8_bit:inst6|full_adder:inst15|inst5~0 } "NODE_NAME" } } { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 56 576 640 104 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(2.124 ns) 20.086 ns cout 18 PIN PIN_H6 0 " "Info: 18: + IC(1.219 ns) + CELL(2.124 ns) = 20.086 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { adder_8_bit:inst6|full_adder:inst15|inst5~0 cout } "NODE_NAME" } } { "../q1/adder_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { { 208 104 280 224 "cout" "" } { 32 1392 1432 48 "cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.321 ns ( 36.45 % ) " "Info: Total cell delay = 7.321 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.765 ns ( 63.55 % ) " "Info: Total interconnect delay = 12.765 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.086 ns" { A[0] adder_8_bit:inst|full_adder:inst9|inst5~0 adder_8_bit:inst|full_adder:inst11|inst5~0 adder_8_bit:inst|full_adder:inst13|inst5~0 adder_8_bit:inst|full_adder:inst15|inst5~0 adder_8_bit:inst4|full_adder:inst9|inst5~0 adder_8_bit:inst4|full_adder:inst11|inst5~0 adder_8_bit:inst4|full_adder:inst13|inst5~0 adder_8_bit:inst4|full_adder:inst15|inst5~0 adder_8_bit:inst5|full_adder:inst9|inst5~0 adder_8_bit:inst5|full_adder:inst11|inst5~0 adder_8_bit:inst5|full_adder:inst13|inst5~0 adder_8_bit:inst5|full_adder:inst15|inst5~0 adder_8_bit:inst6|full_adder:inst9|inst5~0 adder_8_bit:inst6|full_adder:inst11|inst5~0 adder_8_bit:inst6|full_adder:inst13|inst5~0 adder_8_bit:inst6|full_adder:inst15|inst5~0 cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.086 ns" { A[0] {} A[0]~combout {} adder_8_bit:inst|full_adder:inst9|inst5~0 {} adder_8_bit:inst|full_adder:inst11|inst5~0 {} adder_8_bit:inst|full_adder:inst13|inst5~0 {} adder_8_bit:inst|full_adder:inst15|inst5~0 {} adder_8_bit:inst4|full_adder:inst9|inst5~0 {} adder_8_bit:inst4|full_adder:inst11|inst5~0 {} adder_8_bit:inst4|full_adder:inst13|inst5~0 {} adder_8_bit:inst4|full_adder:inst15|inst5~0 {} adder_8_bit:inst5|full_adder:inst9|inst5~0 {} adder_8_bit:inst5|full_adder:inst11|inst5~0 {} adder_8_bit:inst5|full_adder:inst13|inst5~0 {} adder_8_bit:inst5|full_adder:inst15|inst5~0 {} adder_8_bit:inst6|full_adder:inst9|inst5~0 {} adder_8_bit:inst6|full_adder:inst11|inst5~0 {} adder_8_bit:inst6|full_adder:inst13|inst5~0 {} adder_8_bit:inst6|full_adder:inst15|inst5~0 {} cout {} } { 0.000ns 0.000ns 4.447ns 0.271ns 0.223ns 0.244ns 1.215ns 0.427ns 0.220ns 0.274ns 1.085ns 0.217ns 0.344ns 0.253ns 1.255ns 0.272ns 0.529ns 0.270ns 1.219ns } { 0.000ns 0.830ns 0.346ns 0.366ns 0.225ns 0.228ns 0.228ns 0.366ns 0.053ns 0.366ns 0.225ns 0.225ns 0.228ns 0.228ns 0.225ns 0.346ns 0.346ns 0.366ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:39:31 2019 " "Info: Processing ended: Thu May 09 11:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
