# SystemVerilog

32- bit calulator RTL design in Verilog and Verification in SV
