// Seed: 1114647339
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2
);
  assign id_1 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1  = 32'd4,
    parameter id_11 = 32'd51
) (
    input uwire id_0
    , id_13,
    input uwire _id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output wire id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9
    , id_14,
    output tri id_10,
    input tri0 _id_11
);
  struct packed {
    logic id_15;
    logic [id_11 : id_1] id_16;
    logic id_17;
  } [1 : id_1] id_18;
  ;
  module_0 modCall_1 (id_9);
  wire id_19;
  assign id_18 = id_18;
endmodule
