@W: MT529 :"d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\byte_visual\reg_project\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
