// This program was cloned from: https://github.com/viktor-prutyanov/drec-fpga-intro
// License: GNU General Public License v2.0

module top(
    input CLK
);

cpu_top cpu_top(.clk(CLK));

endmodule
