Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sat Apr 23 08:07:06 2016
| Host             : TK_LAPTOP running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : hdmi_vga_vision_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.358  |
| Dynamic (W)              | 0.252  |
| Device Static (W)        | 0.106  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 80.9   |
| Junction Temperature (C) | 29.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |       12 |       --- |             --- |
| Slice Logic              |     0.003 |     3182 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1061 |     17600 |            6.03 |
|   Register               |    <0.001 |     1513 |     35200 |            4.30 |
|   CARRY4                 |    <0.001 |      109 |      4400 |            2.48 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |      104 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       11 |     17600 |            0.06 |
| Signals                  |     0.003 |     2169 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.67 |
| MMCM                     |     0.094 |        1 |         2 |           50.00 |
| PLL                      |     0.110 |        1 |         2 |           50.00 |
| I/O                      |     0.033 |       34 |       100 |           34.00 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.358 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.032 |       0.028 |      0.004 |
| Vccaux    |       1.800 |     0.135 |       0.123 |      0.011 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| CLKFBIN                                | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                 |            13.0 |
| DVI_ClkGenerator_n_4                   | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4    |             2.6 |
| PixelClk_int                           | hdmi_vga_vision_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int            |            13.0 |
| clk                                    | clk                                                                   |             8.0 |
| clk_out1_hdmi_vga_vision_clk_wiz_0_0   | hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1_hdmi_vga_vision_clk_wiz_0_0 |             5.0 |
| clk_out1_hdmi_vga_vision_clk_wiz_0_0_1 | hdmi_vga_vision_i/clk_wiz_0/inst/clk_out1_hdmi_vga_vision_clk_wiz_0_0 |             5.0 |
| clkfbout_hdmi_vga_vision_clk_wiz_0_0   | hdmi_vga_vision_i/clk_wiz_0/inst/clkfbout_hdmi_vga_vision_clk_wiz_0_0 |             8.0 |
| clkfbout_hdmi_vga_vision_clk_wiz_0_0_1 | hdmi_vga_vision_i/clk_wiz_0/inst/clkfbout_hdmi_vga_vision_clk_wiz_0_0 |             8.0 |
| hdmi_clk_pin                           | hdmi_clk_p                                                            |            13.0 |
| sys_clk_pin                            | clk                                                                   |             8.0 |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| hdmi_vga_vision_wrapper                               |     0.252 |
|   ddc_scl_iobuf                                       |     0.000 |
|   ddc_sda_iobuf                                       |     0.000 |
|   hdmi_vga_vision_i                                   |     0.250 |
|     GND                                               |     0.000 |
|     VCC                                               |     0.000 |
|     clk_wiz_0                                         |     0.110 |
|       inst                                            |     0.110 |
|     dvi2rgb_0                                         |     0.133 |
|       U0                                              |     0.133 |
|         DataDecoders[0].DecoderX                      |     0.011 |
|           ChannelBondX                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                        |    <0.001 |
|           InputSERDES_X                               |     0.010 |
|           PhaseAlignX                                 |    <0.001 |
|           SyncBaseOvf                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|           SyncBaseRst                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|         DataDecoders[1].DecoderX                      |     0.011 |
|           ChannelBondX                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                        |    <0.001 |
|           InputSERDES_X                               |     0.010 |
|           PhaseAlignX                                 |    <0.001 |
|           SyncBaseOvf                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|           SyncBaseRst                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|         DataDecoders[2].DecoderX                      |     0.011 |
|           ChannelBondX                                |    <0.001 |
|             pFIFO_reg_0_31_0_5                        |    <0.001 |
|             pFIFO_reg_0_31_6_9                        |    <0.001 |
|           InputSERDES_X                               |     0.010 |
|           PhaseAlignX                                 |    <0.001 |
|           SyncBaseOvf                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|           SyncBaseRst                                 |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                   |    <0.001 |
|         GenerateDDC.DDC_EEPROM                        |     0.002 |
|           I2C_SlaveController                         |     0.001 |
|             GlitchF_SCL                               |    <0.001 |
|             GlitchF_SDA                               |    <0.001 |
|             SyncSCL                                   |    <0.001 |
|             SyncSDA                                   |    <0.001 |
|         LockLostReset                                 |    <0.001 |
|           SyncAsyncx                                  |    <0.001 |
|         TMDS_ClockingX                                |     0.097 |
|           LockLostReset                               |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|           MMCM_LockSync                               |    <0.001 |
|           RdyLostReset                                |    <0.001 |
|             SyncAsyncx                                |    <0.001 |
|     rgb2vga_0                                         |    <0.001 |
|       U0                                              |    <0.001 |
|     v_axi4s_vid_out_0                                 |     0.001 |
|       inst                                            |     0.001 |
|         COUPLER_INST                                  |    <0.001 |
|           FIFO_INST                                   |    <0.001 |
|             inst_fifo_gen                             |    <0.001 |
|               gconvfifo.rf                            |    <0.001 |
|                 grf.rf                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                     gr1.gdcf.dc                       |    <0.001 |
|                       dc                              |    <0.001 |
|                     gr1.rfwft                         |    <0.001 |
|                     grss.rsts                         |    <0.001 |
|                     rpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                     gwss.wsts                         |    <0.001 |
|                     wpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.mem               |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg          |    <0.001 |
|                       inst_blk_mem_gen                |    <0.001 |
|                         gnativebmg.native_blk_mem_gen |    <0.001 |
|                           valid.cstr                  |    <0.001 |
|                             ramloop[0].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|         FORMATTER_INST                                |    <0.001 |
|         SYNC_INST                                     |    <0.001 |
|     v_tc_0                                            |     0.005 |
|       U0                                              |     0.005 |
|         U_TC_TOP                                      |     0.005 |
|           GEN_DETECTION.U_tc_DET                      |     0.004 |
|           GEN_GENERATOR.U_TC_GEN                      |     0.001 |
|     v_vid_in_axi4s_0                                  |    <0.001 |
|       inst                                            |    <0.001 |
|         COUPLER_INST                                  |    <0.001 |
|           FIFO_INST                                   |    <0.001 |
|             inst_fifo_gen                             |    <0.001 |
|               gconvfifo.rf                            |    <0.001 |
|                 grf.rf                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                     gr1.rfwft                         |    <0.001 |
|                     grss.rsts                         |    <0.001 |
|                     rpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                     gwhf.whf                          |    <0.001 |
|                     gwss.wsts                         |    <0.001 |
|                     wpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.mem               |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg          |    <0.001 |
|                       inst_blk_mem_gen                |    <0.001 |
|                         gnativebmg.native_blk_mem_gen |    <0.001 |
|                           valid.cstr                  |    <0.001 |
|                             ramloop[0].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|         FORMATTER_INST                                |    <0.001 |
|     xlconstant_0                                      |     0.000 |
+-------------------------------------------------------+-----------+


