timestamp 1691670093
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use nmos_3p3_GGGST2 nmos_3p3_GGGST2_0 1 0 140 0 1 118
use pmos_3p3_MNVUAR pmos_3p3_MNVUAR_0 1 0 140 0 1 540
port "OUT" 6 279 373 279 373 m1
port "IN" 4 -40 246 -40 246 m1
port "VDD" 9 140 790 140 790 m1
port "VSS" 7 140 -68 140 -68 psc
node "OUT" 1 176.166 279 373 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19596 944 0 0 0 0 0 0 0 0
node "IN" 53 362.604 -40 246 m1 0 0 0 0 0 0 0 0 0 0 0 0 23160 930 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7108 380 0 0 0 0 0 0 0 0
node "VDD" 3263 377.509 140 790 m1 50500 1058 0 0 25488 852 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50860 1276 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 140 -68 psc 0 0 0 0 0 0 18720 664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38660 1044 0 0 0 0 0 0 0 0
cap "OUT" "VDD" 19.5158
cap "IN" "OUT" 38.883
cap "IN" "VDD" 17.4852
cap "nmos_3p3_GGGST2_0/a_n28_n94#" "nmos_3p3_GGGST2_0/a_n116_n50#" 28.9061
cap "pmos_3p3_MNVUAR_0/w_n202_n230#" "nmos_3p3_GGGST2_0/a_n116_n50#" 5.29192
cap "nmos_3p3_GGGST2_0/a_n28_n94#" "pmos_3p3_MNVUAR_0/w_n202_n230#" 84.9573
cap "nmos_3p3_GGGST2_0/a_28_n50#" "nmos_3p3_GGGST2_0/a_n116_n50#" 15.1878
cap "nmos_3p3_GGGST2_0/a_28_n50#" "nmos_3p3_GGGST2_0/a_n28_n94#" 0.105192
cap "nmos_3p3_GGGST2_0/a_28_n50#" "pmos_3p3_MNVUAR_0/w_n202_n230#" 44.2404
merge "pmos_3p3_MNVUAR_0/a_n28_n144#" "nmos_3p3_GGGST2_0/a_n28_n94#" -188.033 0 0 0 0 0 0 0 0 0 0 0 0 -4984 -402 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_3p3_GGGST2_0/a_n28_n94#" "IN"
merge "pmos_3p3_MNVUAR_0/a_n116_n100#" "pmos_3p3_MNVUAR_0/w_n202_n230#" -140.77 -15756 -886 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1334 -150 0 0 0 0 0 0 0 0
merge "pmos_3p3_MNVUAR_0/w_n202_n230#" "VDD"
merge "pmos_3p3_MNVUAR_0/VSUBS" "nmos_3p3_GGGST2_0/VSUBS" -44.499 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1288 -148 0 0 0 0 0 0 0 0
merge "nmos_3p3_GGGST2_0/VSUBS" "nmos_3p3_GGGST2_0/a_n116_n50#"
merge "nmos_3p3_GGGST2_0/a_n116_n50#" "VSS"
merge "pmos_3p3_MNVUAR_0/a_28_n100#" "nmos_3p3_GGGST2_0/a_28_n50#" -89.8335 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2438 -290 0 0 0 0 0 0 0 0
merge "nmos_3p3_GGGST2_0/a_28_n50#" "OUT"
