{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546157393515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Master_Upper_31Lv_FPGA EP4CE40F23I8L " "Selected device EP4CE40F23I8L for design \"Master_Upper_31Lv_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546157393554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546157393627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546157393627 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1546157393728 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1546157393728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546157394201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546157394224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8L " "Device EP4CE15F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I8L " "Device EP4CE15F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8L " "Device EP4CE40F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8L " "Device EP4CE30F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I8L " "Device EP4CE30F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8L " "Device EP4CE55F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I8L " "Device EP4CE55F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8L " "Device EP4CE75F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I8L " "Device EP4CE75F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8L " "Device EP4CE115F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I8L " "Device EP4CE115F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546157394815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546157394815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 4376 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546157394823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 4378 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546157394823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 4380 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546157394823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 4382 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1546157394823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546157394823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546157394827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1546157394838 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396701 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1546157396701 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1546157396701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master_Upper_31Lv_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Master_Upper_31Lv_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546157396714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK0 " "Node: CLK0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1546157396718 "|Master_31Lv_FPGA|CLK0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396731 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1546157396731 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546157396732 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1546157396732 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1546157396732 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1546157396733 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1546157396733 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1546157396733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546157396846 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546157396846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546157396846 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 786 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546157396846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1546157396846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 2792 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546157396846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 1342 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1546157396846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1546157396846 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 2041 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546157396846 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546157397480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546157397484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546157397484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546157397488 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546157397498 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546157397503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546157397503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546157397507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546157397578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546157397584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546157397584 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546157397992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546157399730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546157400146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546157400167 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546157401186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546157401186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546157401835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546157403817 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546157403817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546157404130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546157404132 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1546157404132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546157404132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546157404196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546157404282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546157405058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546157405076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546157406343 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546157407280 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "149 Cyclone IV E " "149 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_WEn_L1 3.3-V LVTTL W15 " "Pin GPMC_WEn_L1 uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_WEn_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_WEn_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 240 608 784 256 "GPMC_WEn_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_WEn_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CLK 3.3-V LVTTL AB11 " "Pin GPMC_CLK uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CLK" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 112 280 88 "GPMC_CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CLK_L1 3.3-V LVTTL AA11 " "Pin GPMC_CLK_L1 uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CLK_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CLK_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 600 776 88 "GPMC_CLK_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CLK_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS0n_L1 3.3-V LVTTL V14 " "Pin GPMC_CS0n_L1 uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS0n_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS0n_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 600 784 160 "GPMC_CS0n_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS0n_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADVn_L1 3.3-V LVTTL V15 " "Pin GPMC_ADVn_L1 uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADVn_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADVn_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 600 784 208 "GPMC_ADVn_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADVn_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE0n_L1 3.3-V LVTTL T14 " "Pin GPMC_BE0n_L1 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE0n_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE0n_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 600 784 280 "GPMC_BE0n_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE0n_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE1n_L1 3.3-V LVTTL T15 " "Pin GPMC_BE1n_L1 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE1n_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE1n_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 600 784 304 "GPMC_BE1n_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE1n_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_A12_L1 3.3-V LVTTL AB17 " "Pin GPMC_A12_L1 uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_A12_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_A12_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 608 776 352 "GPMC_A12_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_A12_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CLK_L2 3.3-V LVTTL T21 " "Pin GPMC_CLK_L2 uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CLK_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CLK_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 432 600 776 448 "GPMC_CLK_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CLK_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS0n_L2 3.3-V LVTTL N7 " "Pin GPMC_CS0n_L2 uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS0n_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS0n_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 504 600 784 520 "GPMC_CS0n_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS0n_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS3n_L2 3.3-V LVTTL P7 " "Pin GPMC_CS3n_L2 uses I/O standard 3.3-V LVTTL at P7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS3n_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS3n_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 528 608 784 544 "GPMC_CS3n_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS3n_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADVn_L2 3.3-V LVTTL P6 " "Pin GPMC_ADVn_L2 uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADVn_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADVn_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 552 600 784 568 "GPMC_ADVn_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADVn_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_OEn_L2 3.3-V LVTTL R5 " "Pin GPMC_OEn_L2 uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_OEn_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_OEn_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 576 600 776 592 "GPMC_OEn_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_OEn_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_WEn_L2 3.3-V LVTTL R7 " "Pin GPMC_WEn_L2 uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_WEn_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_WEn_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 600 608 784 616 "GPMC_WEn_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_WEn_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE0n_L2 3.3-V LVTTL T7 " "Pin GPMC_BE0n_L2 uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE0n_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE0n_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 624 600 784 640 "GPMC_BE0n_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE0n_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE1n_L2 3.3-V LVTTL L6 " "Pin GPMC_BE1n_L2 uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE1n_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE1n_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 648 600 784 664 "GPMC_BE1n_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE1n_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_A12_L2 3.3-V LVTTL M22 " "Pin GPMC_A12_L2 uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_A12_L2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_A12_L2" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 696 608 776 712 "GPMC_A12_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_A12_L2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CLK_L3 3.3-V LVTTL G22 " "Pin GPMC_CLK_L3 uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CLK_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CLK_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 792 600 776 808 "GPMC_CLK_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CLK_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS0n_L3 3.3-V LVTTL D17 " "Pin GPMC_CS0n_L3 uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS0n_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS0n_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 864 600 784 880 "GPMC_CS0n_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS0n_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS3n_L3 3.3-V LVTTL H14 " "Pin GPMC_CS3n_L3 uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS3n_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS3n_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 888 608 784 904 "GPMC_CS3n_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS3n_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_OEn_L3 3.3-V LVTTL G15 " "Pin GPMC_OEn_L3 uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_OEn_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_OEn_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 936 600 776 952 "GPMC_OEn_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_OEn_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_WEn_L3 3.3-V LVTTL G16 " "Pin GPMC_WEn_L3 uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_WEn_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_WEn_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 960 608 784 976 "GPMC_WEn_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_WEn_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE1n_L3 3.3-V LVTTL E16 " "Pin GPMC_BE1n_L3 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE1n_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE1n_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1008 600 784 1024 "GPMC_BE1n_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE1n_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_A12_L3 3.3-V LVTTL C20 " "Pin GPMC_A12_L3 uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_A12_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_A12_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1056 608 776 1072 "GPMC_A12_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_A12_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE0n_L3 3.3-V LVTTL F15 " "Pin GPMC_BE0n_L3 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE0n_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE0n_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 984 600 784 1000 "GPMC_BE0n_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE0n_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADVn_L3 3.3-V LVTTL F14 " "Pin GPMC_ADVn_L3 uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADVn_L3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADVn_L3" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 912 600 784 928 "GPMC_ADVn_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADVn_L3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS0n_C 3.3-V LVTTL N6 " "Pin GPMC_CS0n_C uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS0n_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS0n_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 112 288 160 "GPMC_CS0n_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS0n_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADVn_C 3.3-V LVTTL N8 " "Pin GPMC_ADVn_C uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADVn_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADVn_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 112 288 208 "GPMC_ADVn_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADVn_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE0n_C 3.3-V LVTTL Y2 " "Pin GPMC_BE0n_C uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE0n_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE0n_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 112 288 280 "GPMC_BE0n_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE0n_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_BE1n_C 3.3-V LVTTL Y1 " "Pin GPMC_BE1n_C uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_BE1n_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_BE1n_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 288 112 288 304 "GPMC_BE1n_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_BE1n_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_A12_C 3.3-V LVTTL T10 " "Pin GPMC_A12_C uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_A12_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_A12_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 112 280 352 "GPMC_A12_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_A12_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[11\] 3.3-V LVTTL N18 " "Pin GPMC_ADDR_L2\[11\] uses I/O standard 3.3-V LVTTL at N18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[10\] 3.3-V LVTTL N17 " "Pin GPMC_ADDR_L2\[10\] uses I/O standard 3.3-V LVTTL at N17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[9\] 3.3-V LVTTL N19 " "Pin GPMC_ADDR_L2\[9\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[8\] 3.3-V LVTTL N20 " "Pin GPMC_ADDR_L2\[8\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[7\] 3.3-V LVTTL P21 " "Pin GPMC_ADDR_L2\[7\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[6\] 3.3-V LVTTL P22 " "Pin GPMC_ADDR_L2\[6\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[5\] 3.3-V LVTTL P20 " "Pin GPMC_ADDR_L2\[5\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[4\] 3.3-V LVTTL R21 " "Pin GPMC_ADDR_L2\[4\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[3\] 3.3-V LVTTL R22 " "Pin GPMC_ADDR_L2\[3\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[2\] 3.3-V LVTTL N16 " "Pin GPMC_ADDR_L2\[2\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[1\] 3.3-V LVTTL R19 " "Pin GPMC_ADDR_L2\[1\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L2\[0\] 3.3-V LVTTL R18 " "Pin GPMC_ADDR_L2\[0\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L2[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L2\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 608 824 496 "GPMC_ADDR_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[11\] 3.3-V LVTTL B21 " "Pin GPMC_ADDR_L3\[11\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[10\] 3.3-V LVTTL B22 " "Pin GPMC_ADDR_L3\[10\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[9\] 3.3-V LVTTL C21 " "Pin GPMC_ADDR_L3\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[8\] 3.3-V LVTTL C22 " "Pin GPMC_ADDR_L3\[8\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[7\] 3.3-V LVTTL H17 " "Pin GPMC_ADDR_L3\[7\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[6\] 3.3-V LVTTL G18 " "Pin GPMC_ADDR_L3\[6\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[5\] 3.3-V LVTTL F19 " "Pin GPMC_ADDR_L3\[5\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[4\] 3.3-V LVTTL D21 " "Pin GPMC_ADDR_L3\[4\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[3\] 3.3-V LVTTL D22 " "Pin GPMC_ADDR_L3\[3\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[2\] 3.3-V LVTTL H16 " "Pin GPMC_ADDR_L3\[2\] uses I/O standard 3.3-V LVTTL at H16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[1\] 3.3-V LVTTL J17 " "Pin GPMC_ADDR_L3\[1\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L3\[0\] 3.3-V LVTTL H18 " "Pin GPMC_ADDR_L3\[0\] uses I/O standard 3.3-V LVTTL at H18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L3[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L3\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 840 608 824 856 "GPMC_ADDR_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[15\] 3.3-V LVTTL T8 " "Pin GPMC_DATA_C\[15\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[14\] 3.3-V LVTTL AB5 " "Pin GPMC_DATA_C\[14\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[13\] 3.3-V LVTTL AA5 " "Pin GPMC_DATA_C\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[12\] 3.3-V LVTTL AB4 " "Pin GPMC_DATA_C\[12\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[11\] 3.3-V LVTTL AA4 " "Pin GPMC_DATA_C\[11\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[10\] 3.3-V LVTTL V7 " "Pin GPMC_DATA_C\[10\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[9\] 3.3-V LVTTL W6 " "Pin GPMC_DATA_C\[9\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[8\] 3.3-V LVTTL AB3 " "Pin GPMC_DATA_C\[8\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[7\] 3.3-V LVTTL AA3 " "Pin GPMC_DATA_C\[7\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[6\] 3.3-V LVTTL Y6 " "Pin GPMC_DATA_C\[6\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[5\] 3.3-V LVTTL Y3 " "Pin GPMC_DATA_C\[5\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[4\] 3.3-V LVTTL Y4 " "Pin GPMC_DATA_C\[4\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[3\] 3.3-V LVTTL U8 " "Pin GPMC_DATA_C\[3\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[2\] 3.3-V LVTTL U7 " "Pin GPMC_DATA_C\[2\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[1\] 3.3-V LVTTL V5 " "Pin GPMC_DATA_C\[1\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_C\[0\] 3.3-V LVTTL V6 " "Pin GPMC_DATA_C\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_C[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_C\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 112 320 112 "GPMC_DATA_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[15\] 3.3-V LVTTL W14 " "Pin GPMC_DATA_L1\[15\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[14\] 3.3-V LVTTL V13 " "Pin GPMC_DATA_L1\[14\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[13\] 3.3-V LVTTL T13 " "Pin GPMC_DATA_L1\[13\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[12\] 3.3-V LVTTL T12 " "Pin GPMC_DATA_L1\[12\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[11\] 3.3-V LVTTL AB16 " "Pin GPMC_DATA_L1\[11\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[10\] 3.3-V LVTTL AA16 " "Pin GPMC_DATA_L1\[10\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[9\] 3.3-V LVTTL U12 " "Pin GPMC_DATA_L1\[9\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[8\] 3.3-V LVTTL AB15 " "Pin GPMC_DATA_L1\[8\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[7\] 3.3-V LVTTL AA15 " "Pin GPMC_DATA_L1\[7\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[6\] 3.3-V LVTTL Y13 " "Pin GPMC_DATA_L1\[6\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[5\] 3.3-V LVTTL W13 " "Pin GPMC_DATA_L1\[5\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[4\] 3.3-V LVTTL V12 " "Pin GPMC_DATA_L1\[4\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[3\] 3.3-V LVTTL AB14 " "Pin GPMC_DATA_L1\[3\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[2\] 3.3-V LVTTL AA14 " "Pin GPMC_DATA_L1\[2\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[1\] 3.3-V LVTTL AB13 " "Pin GPMC_DATA_L1\[1\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L1\[0\] 3.3-V LVTTL AA13 " "Pin GPMC_DATA_L1\[0\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[15\] 3.3-V LVTTL U21 " "Pin GPMC_DATA_L2\[15\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[14\] 3.3-V LVTTL U22 " "Pin GPMC_DATA_L2\[14\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[13\] 3.3-V LVTTL R20 " "Pin GPMC_DATA_L2\[13\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[12\] 3.3-V LVTTL V21 " "Pin GPMC_DATA_L2\[12\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[11\] 3.3-V LVTTL V22 " "Pin GPMC_DATA_L2\[11\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[10\] 3.3-V LVTTL R17 " "Pin GPMC_DATA_L2\[10\] uses I/O standard 3.3-V LVTTL at R17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[9\] 3.3-V LVTTL P16 " "Pin GPMC_DATA_L2\[9\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[8\] 3.3-V LVTTL P15 " "Pin GPMC_DATA_L2\[8\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[7\] 3.3-V LVTTL W21 " "Pin GPMC_DATA_L2\[7\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[6\] 3.3-V LVTTL W22 " "Pin GPMC_DATA_L2\[6\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[5\] 3.3-V LVTTL U19 " "Pin GPMC_DATA_L2\[5\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[4\] 3.3-V LVTTL U20 " "Pin GPMC_DATA_L2\[4\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[3\] 3.3-V LVTTL Y21 " "Pin GPMC_DATA_L2\[3\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[2\] 3.3-V LVTTL Y22 " "Pin GPMC_DATA_L2\[2\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[1\] 3.3-V LVTTL W19 " "Pin GPMC_DATA_L2\[1\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L2\[0\] 3.3-V LVTTL AA21 " "Pin GPMC_DATA_L2\[0\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[15\] 3.3-V LVTTL H19 " "Pin GPMC_DATA_L3\[15\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[14\] 3.3-V LVTTL H20 " "Pin GPMC_DATA_L3\[14\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[13\] 3.3-V LVTTL F21 " "Pin GPMC_DATA_L3\[13\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[12\] 3.3-V LVTTL F22 " "Pin GPMC_DATA_L3\[12\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[11\] 3.3-V LVTTL J18 " "Pin GPMC_DATA_L3\[11\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[10\] 3.3-V LVTTL K18 " "Pin GPMC_DATA_L3\[10\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[9\] 3.3-V LVTTL K17 " "Pin GPMC_DATA_L3\[9\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[8\] 3.3-V LVTTL H21 " "Pin GPMC_DATA_L3\[8\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[7\] 3.3-V LVTTL H22 " "Pin GPMC_DATA_L3\[7\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[6\] 3.3-V LVTTL J21 " "Pin GPMC_DATA_L3\[6\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[5\] 3.3-V LVTTL J22 " "Pin GPMC_DATA_L3\[5\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[4\] 3.3-V LVTTL K21 " "Pin GPMC_DATA_L3\[4\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[3\] 3.3-V LVTTL K22 " "Pin GPMC_DATA_L3\[3\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[2\] 3.3-V LVTTL K19 " "Pin GPMC_DATA_L3\[2\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[1\] 3.3-V LVTTL L21 " "Pin GPMC_DATA_L3\[1\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_DATA_L3\[0\] 3.3-V LVTTL L22 " "Pin GPMC_DATA_L3\[0\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[0\] 3.3-V LVTTL U10 " "Pin GPMC_ADDR_C\[0\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[10\] 3.3-V LVTTL AB10 " "Pin GPMC_ADDR_C\[10\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[11\] 3.3-V LVTTL V9 " "Pin GPMC_ADDR_C\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[1\] 3.3-V LVTTL AA8 " "Pin GPMC_ADDR_C\[1\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[2\] 3.3-V LVTTL AB8 " "Pin GPMC_ADDR_C\[2\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[3\] 3.3-V LVTTL AA9 " "Pin GPMC_ADDR_C\[3\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[4\] 3.3-V LVTTL AB9 " "Pin GPMC_ADDR_C\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[5\] 3.3-V LVTTL U11 " "Pin GPMC_ADDR_C\[5\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[6\] 3.3-V LVTTL V11 " "Pin GPMC_ADDR_C\[6\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[7\] 3.3-V LVTTL W10 " "Pin GPMC_ADDR_C\[7\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[8\] 3.3-V LVTTL Y10 " "Pin GPMC_ADDR_C\[8\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_C\[9\] 3.3-V LVTTL AA10 " "Pin GPMC_ADDR_C\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_C[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_C\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 112 328 136 "GPMC_ADDR_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS3n_C 3.3-V LVTTL M7 " "Pin GPMC_CS3n_C uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS3n_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS3n_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 168 112 288 184 "GPMC_CS3n_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS3n_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_OEn_C 3.3-V LVTTL W2 " "Pin GPMC_OEn_C uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_OEn_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_OEn_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 216 112 280 232 "GPMC_OEn_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_OEn_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_WEn_C 3.3-V LVTTL W1 " "Pin GPMC_WEn_C uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_WEn_C } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_WEn_C" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 240 112 288 256 "GPMC_WEn_C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_WEn_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK0 3.3-V LVTTL AB12 " "Pin CLK0 uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK0" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 80 1144 1312 96 "CLK0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[10\] 3.3-V LVTTL R15 " "Pin GPMC_ADDR_L1\[10\] uses I/O standard 3.3-V LVTTL at R15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[8\] 3.3-V LVTTL R16 " "Pin GPMC_ADDR_L1\[8\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[11\] 3.3-V LVTTL AA18 " "Pin GPMC_ADDR_L1\[11\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[9\] 3.3-V LVTTL R14 " "Pin GPMC_ADDR_L1\[9\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[3\] 3.3-V LVTTL AB20 " "Pin GPMC_ADDR_L1\[3\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[2\] 3.3-V LVTTL AA20 " "Pin GPMC_ADDR_L1\[2\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[0\] 3.3-V LVTTL W17 " "Pin GPMC_ADDR_L1\[0\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[6\] 3.3-V LVTTL U17 " "Pin GPMC_ADDR_L1\[6\] uses I/O standard 3.3-V LVTTL at U17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[4\] 3.3-V LVTTL V16 " "Pin GPMC_ADDR_L1\[4\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[7\] 3.3-V LVTTL T16 " "Pin GPMC_ADDR_L1\[7\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[5\] 3.3-V LVTTL U16 " "Pin GPMC_ADDR_L1\[5\] uses I/O standard 3.3-V LVTTL at U16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_ADDR_L1\[1\] 3.3-V LVTTL Y17 " "Pin GPMC_ADDR_L1\[1\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_ADDR_L1[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_ADDR_L1\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 120 608 824 136 "GPMC_ADDR_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_ADDR_L1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_CS3n_L1 3.3-V LVTTL U14 " "Pin GPMC_CS3n_L1 uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_CS3n_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_CS3n_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 168 608 784 184 "GPMC_CS3n_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_CS3n_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPMC_OEn_L1 3.3-V LVTTL U13 " "Pin GPMC_OEn_L1 uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_OEn_L1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_OEn_L1" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 216 600 776 232 "GPMC_OEn_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_OEn_L1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1546157408825 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1546157408825 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[15\] a permanently disabled " "Pin GPMC_DATA_L1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[14\] a permanently disabled " "Pin GPMC_DATA_L1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[13\] a permanently disabled " "Pin GPMC_DATA_L1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[12\] a permanently disabled " "Pin GPMC_DATA_L1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[11\] a permanently disabled " "Pin GPMC_DATA_L1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[10\] a permanently disabled " "Pin GPMC_DATA_L1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[9\] a permanently disabled " "Pin GPMC_DATA_L1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[8\] a permanently disabled " "Pin GPMC_DATA_L1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[7\] a permanently disabled " "Pin GPMC_DATA_L1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[6\] a permanently disabled " "Pin GPMC_DATA_L1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[5\] a permanently disabled " "Pin GPMC_DATA_L1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[4\] a permanently disabled " "Pin GPMC_DATA_L1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[3\] a permanently disabled " "Pin GPMC_DATA_L1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[2\] a permanently disabled " "Pin GPMC_DATA_L1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[1\] a permanently disabled " "Pin GPMC_DATA_L1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L1\[0\] a permanently disabled " "Pin GPMC_DATA_L1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L1[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L1\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 96 600 816 112 "GPMC_DATA_L1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[15\] a permanently disabled " "Pin GPMC_DATA_L2\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[14\] a permanently disabled " "Pin GPMC_DATA_L2\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[13\] a permanently disabled " "Pin GPMC_DATA_L2\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[12\] a permanently disabled " "Pin GPMC_DATA_L2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[11\] a permanently disabled " "Pin GPMC_DATA_L2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[10\] a permanently disabled " "Pin GPMC_DATA_L2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[9\] a permanently disabled " "Pin GPMC_DATA_L2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[8\] a permanently disabled " "Pin GPMC_DATA_L2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[7\] a permanently disabled " "Pin GPMC_DATA_L2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[6\] a permanently disabled " "Pin GPMC_DATA_L2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[5\] a permanently disabled " "Pin GPMC_DATA_L2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[4\] a permanently disabled " "Pin GPMC_DATA_L2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[3\] a permanently disabled " "Pin GPMC_DATA_L2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[2\] a permanently disabled " "Pin GPMC_DATA_L2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[1\] a permanently disabled " "Pin GPMC_DATA_L2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L2\[0\] a permanently disabled " "Pin GPMC_DATA_L2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L2[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L2\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 456 600 816 472 "GPMC_DATA_L2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[15\] a permanently disabled " "Pin GPMC_DATA_L3\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[15\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[14\] a permanently disabled " "Pin GPMC_DATA_L3\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[14\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[13\] a permanently disabled " "Pin GPMC_DATA_L3\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[13\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[12\] a permanently disabled " "Pin GPMC_DATA_L3\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[12\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[11\] a permanently disabled " "Pin GPMC_DATA_L3\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[11\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[10\] a permanently disabled " "Pin GPMC_DATA_L3\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[10\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[9\] a permanently disabled " "Pin GPMC_DATA_L3\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[9\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[8\] a permanently disabled " "Pin GPMC_DATA_L3\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[8\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[7\] a permanently disabled " "Pin GPMC_DATA_L3\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[7\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[6\] a permanently disabled " "Pin GPMC_DATA_L3\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[6\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[5\] a permanently disabled " "Pin GPMC_DATA_L3\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[5\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[4\] a permanently disabled " "Pin GPMC_DATA_L3\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[4\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[3\] a permanently disabled " "Pin GPMC_DATA_L3\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[3\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[2\] a permanently disabled " "Pin GPMC_DATA_L3\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[2\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[1\] a permanently disabled " "Pin GPMC_DATA_L3\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[1\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPMC_DATA_L3\[0\] a permanently disabled " "Pin GPMC_DATA_L3\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GPMC_DATA_L3[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPMC_DATA_L3\[0\]" } } } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 816 600 816 832 "GPMC_DATA_L3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPMC_DATA_L3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546157408848 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1546157408848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/output_files/Master_Upper_31Lv_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/output_files/Master_Upper_31Lv_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546157409263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5460 " "Peak virtual memory: 5460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546157410635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 17:10:10 2018 " "Processing ended: Sun Dec 30 17:10:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546157410635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546157410635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546157410635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546157410635 ""}
