{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 18:22:01 2019 " "Info: Processing started: Sun Jan 06 18:22:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOBCD -c TOBCD " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOBCD -c TOBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data\[11\] bcd1\[0\] 82.828 ns Longest " "Info: Longest tpd from source pin \"data\[11\]\" to destination pin \"bcd1\[0\]\" is 82.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.520 ns) 1.520 ns data\[11\] 1 PIN PIN_F18 16 " "Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_F18; Fanout = 16; PIN Node = 'data\[11\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "tobcd.vhd" "" { Text "D:/VHDL/end/tobcd/tobcd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.593 ns) + CELL(0.335 ns) 5.448 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[2\]~COUT 2 COMB LC9_5_M2 1 " "Info: 2: + IC(3.593 ns) + CELL(0.335 ns) = 5.448 ns; Loc. = LC9_5_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { data[11] lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 5.832 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~34 3 COMB LC10_5_M2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.384 ns) = 5.832 ns; Loc. = LC10_5_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~34'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~34 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.194 ns) + CELL(0.335 ns) 6.361 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~30 4 COMB LC1_5_M2 2 " "Info: 4: + IC(0.194 ns) + CELL(0.335 ns) = 6.361 ns; Loc. = LC1_5_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~30'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~30 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 6.404 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~27 5 COMB LC2_5_M2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.043 ns) = 6.404 ns; Loc. = LC2_5_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~27'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 6.447 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~24 6 COMB LC3_5_M2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.043 ns) = 6.447 ns; Loc. = LC3_5_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~24'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~24 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 6.490 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~21 7 COMB LC4_5_M2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.043 ns) = 6.490 ns; Loc. = LC4_5_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~21'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~21 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 6.533 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~15 8 COMB LC5_5_M2 1 " "Info: 8: + IC(0.000 ns) + CELL(0.043 ns) = 6.533 ns; Loc. = LC5_5_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~15'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~21 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~15 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 6.917 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~17 9 COMB LC6_5_M2 15 " "Info: 9: + IC(0.000 ns) + CELL(0.384 ns) = 6.917 ns; Loc. = LC6_5_M2; Fanout = 15; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_sac:add_sub_6\|add_sub_cella\[3\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~15 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~17 } "NODE_NAME" } } { "db/add_sub_sac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_sac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.444 ns) 8.295 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[99\]~300 10 COMB LC3_12_M2 2 " "Info: 10: + IC(0.934 ns) + CELL(0.444 ns) = 8.295 ns; Loc. = LC3_12_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[99\]~300'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~17 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[99]~300 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.335 ns) 9.349 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~32 11 COMB LC5_13_M2 2 " "Info: 11: + IC(0.719 ns) + CELL(0.335 ns) = 9.349 ns; Loc. = LC5_13_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~32'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[99]~300 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~32 } "NODE_NAME" } } { "db/add_sub_tac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_tac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 9.392 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~26 12 COMB LC6_13_M2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.043 ns) = 9.392 ns; Loc. = LC6_13_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~26'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~32 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~26 } "NODE_NAME" } } { "db/add_sub_tac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_tac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 9.435 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~23 13 COMB LC7_13_M2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.043 ns) = 9.435 ns; Loc. = LC7_13_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~23 } "NODE_NAME" } } { "db/add_sub_tac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_tac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 9.478 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~20 14 COMB LC8_13_M2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.043 ns) = 9.478 ns; Loc. = LC8_13_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~23 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_tac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_tac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 9.862 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~16 15 COMB LC9_13_M2 18 " "Info: 15: + IC(0.000 ns) + CELL(0.384 ns) = 9.862 ns; Loc. = LC9_13_M2; Fanout = 18; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_tac:add_sub_7\|add_sub_cella\[3\]~16'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~20 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~16 } "NODE_NAME" } } { "db/add_sub_tac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_tac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.530 ns) 11.212 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[115\]~284 16 COMB LC9_14_M2 2 " "Info: 16: + IC(0.820 ns) + CELL(0.530 ns) = 11.212 ns; Loc. = LC9_14_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[115\]~284'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~16 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[115]~284 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.335 ns) 12.261 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~37 17 COMB LC5_15_M2 2 " "Info: 17: + IC(0.714 ns) + CELL(0.335 ns) = 12.261 ns; Loc. = LC5_15_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~37'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[115]~284 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~37 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 12.304 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~40 18 COMB LC6_15_M2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.043 ns) = 12.304 ns; Loc. = LC6_15_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~40'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~40 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 12.347 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~34 19 COMB LC7_15_M2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.043 ns) = 12.347 ns; Loc. = LC7_15_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~34'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~34 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 12.390 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~28 20 COMB LC8_15_M2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.043 ns) = 12.390 ns; Loc. = LC8_15_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~28'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~28 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 12.433 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~22 21 COMB LC9_15_M2 1 " "Info: 21: + IC(0.000 ns) + CELL(0.043 ns) = 12.433 ns; Loc. = LC9_15_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~22'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~28 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~22 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 12.817 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~18 22 COMB LC10_15_M2 21 " "Info: 22: + IC(0.000 ns) + CELL(0.384 ns) = 12.817 ns; Loc. = LC10_15_M2; Fanout = 21; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_uac:add_sub_8\|add_sub_cella\[3\]~18'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~22 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~18 } "NODE_NAME" } } { "db/add_sub_uac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_uac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.530 ns) 14.255 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[130\]~253 23 COMB LC7_9_M2 2 " "Info: 23: + IC(0.908 ns) + CELL(0.530 ns) = 14.255 ns; Loc. = LC7_9_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[130\]~253'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~18 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[130]~253 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.335 ns) 15.333 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~27 24 COMB LC3_10_M2 2 " "Info: 24: + IC(0.743 ns) + CELL(0.335 ns) = 15.333 ns; Loc. = LC3_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~27'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[130]~253 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.376 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~30 25 COMB LC4_10_M2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.043 ns) = 15.376 ns; Loc. = LC4_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~30'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~27 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~30 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.419 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~42 26 COMB LC5_10_M2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.043 ns) = 15.419 ns; Loc. = LC5_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~42'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~42 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.462 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~45 27 COMB LC6_10_M2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.043 ns) = 15.462 ns; Loc. = LC6_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~45'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~45 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.505 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~39 28 COMB LC7_10_M2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.043 ns) = 15.505 ns; Loc. = LC7_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~39'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~39 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.548 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~33 29 COMB LC8_10_M2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.043 ns) = 15.548 ns; Loc. = LC8_10_M2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~33'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 15.591 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~24 30 COMB LC9_10_M2 1 " "Info: 30: + IC(0.000 ns) + CELL(0.043 ns) = 15.591 ns; Loc. = LC9_10_M2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~24'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~24 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 15.975 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~20 31 COMB LC10_10_M2 24 " "Info: 31: + IC(0.000 ns) + CELL(0.384 ns) = 15.975 ns; Loc. = LC10_10_M2; Fanout = 24; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_6cc:add_sub_9\|add_sub_cella\[3\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~20 } "NODE_NAME" } } { "db/add_sub_6cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_6cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.495 ns) 18.177 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[146\]~205 32 COMB LC9_16_G2 2 " "Info: 32: + IC(1.707 ns) + CELL(0.495 ns) = 18.177 ns; Loc. = LC9_16_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[146\]~205'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~20 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[146]~205 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.368 ns) 19.379 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~29 33 COMB LC2_6_G2 2 " "Info: 33: + IC(0.834 ns) + CELL(0.368 ns) = 19.379 ns; Loc. = LC2_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~29'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[146]~205 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~29 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.422 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~32 34 COMB LC3_6_G2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.043 ns) = 19.422 ns; Loc. = LC3_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~32'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~29 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~32 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.465 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~38 35 COMB LC4_6_G2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.043 ns) = 19.465 ns; Loc. = LC4_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~38'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~32 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~38 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.508 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~47 36 COMB LC5_6_G2 2 " "Info: 36: + IC(0.000 ns) + CELL(0.043 ns) = 19.508 ns; Loc. = LC5_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~47'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~38 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~47 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.551 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~50 37 COMB LC6_6_G2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.043 ns) = 19.551 ns; Loc. = LC6_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~50'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~47 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~50 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.594 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~44 38 COMB LC7_6_G2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.043 ns) = 19.594 ns; Loc. = LC7_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~44'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~44 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.637 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~35 39 COMB LC8_6_G2 2 " "Info: 39: + IC(0.000 ns) + CELL(0.043 ns) = 19.637 ns; Loc. = LC8_6_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~35'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~35 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 19.680 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~26 40 COMB LC9_6_G2 1 " "Info: 40: + IC(0.000 ns) + CELL(0.043 ns) = 19.680 ns; Loc. = LC9_6_G2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~26'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~26 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 20.064 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~22 41 COMB LC10_6_G2 27 " "Info: 41: + IC(0.000 ns) + CELL(0.384 ns) = 20.064 ns; Loc. = LC10_6_G2; Fanout = 27; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_7cc:add_sub_10\|add_sub_cella\[3\]~22'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~22 } "NODE_NAME" } } { "db/add_sub_7cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_7cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.444 ns) 21.358 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[163\]~577 42 COMB LC5_16_G2 3 " "Info: 42: + IC(0.850 ns) + CELL(0.444 ns) = 21.358 ns; Loc. = LC5_16_G2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[163\]~577'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~22 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[163]~577 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.368 ns) 22.616 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~37 43 COMB LC8_2_G2 2 " "Info: 43: + IC(0.890 ns) + CELL(0.368 ns) = 22.616 ns; Loc. = LC8_2_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~37'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[163]~577 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~37 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 22.659 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~43 44 COMB LC9_2_G2 2 " "Info: 44: + IC(0.000 ns) + CELL(0.043 ns) = 22.659 ns; Loc. = LC9_2_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~43'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~43 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 22.702 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~46 45 COMB LC10_2_G2 2 " "Info: 45: + IC(0.000 ns) + CELL(0.043 ns) = 22.702 ns; Loc. = LC10_2_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~46'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~43 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~46 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.043 ns) 23.047 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~52 46 COMB LC1_4_G2 2 " "Info: 46: + IC(0.302 ns) + CELL(0.043 ns) = 23.047 ns; Loc. = LC1_4_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~52'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~52 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 23.090 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~55 47 COMB LC2_4_G2 2 " "Info: 47: + IC(0.000 ns) + CELL(0.043 ns) = 23.090 ns; Loc. = LC2_4_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~55'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~52 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~55 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 23.133 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~49 48 COMB LC3_4_G2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.043 ns) = 23.133 ns; Loc. = LC3_4_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~49'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~55 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~49 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 23.176 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~40 49 COMB LC4_4_G2 2 " "Info: 49: + IC(0.000 ns) + CELL(0.043 ns) = 23.176 ns; Loc. = LC4_4_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~40'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~40 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 23.219 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~31 50 COMB LC5_4_G2 1 " "Info: 50: + IC(0.000 ns) + CELL(0.043 ns) = 23.219 ns; Loc. = LC5_4_G2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~31'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~31 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 23.603 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~24 51 COMB LC6_4_G2 30 " "Info: 51: + IC(0.000 ns) + CELL(0.384 ns) = 23.603 ns; Loc. = LC6_4_G2; Fanout = 30; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_8cc:add_sub_11\|add_sub_cella\[3\]~24'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~31 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~24 } "NODE_NAME" } } { "db/add_sub_8cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_8cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.444 ns) 24.858 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[178\]~157 52 COMB LC7_1_G2 2 " "Info: 52: + IC(0.811 ns) + CELL(0.444 ns) = 24.858 ns; Loc. = LC7_1_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[178\]~157'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[178]~157 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.368 ns) 26.070 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~30 53 COMB LC6_11_G2 2 " "Info: 53: + IC(0.844 ns) + CELL(0.368 ns) = 26.070 ns; Loc. = LC6_11_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~30'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[178]~157 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~30 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.113 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~33 54 COMB LC7_11_G2 2 " "Info: 54: + IC(0.000 ns) + CELL(0.043 ns) = 26.113 ns; Loc. = LC7_11_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~33'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.156 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~45 55 COMB LC8_11_G2 2 " "Info: 55: + IC(0.000 ns) + CELL(0.043 ns) = 26.156 ns; Loc. = LC8_11_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~45'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~45 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.199 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~48 56 COMB LC9_11_G2 2 " "Info: 56: + IC(0.000 ns) + CELL(0.043 ns) = 26.199 ns; Loc. = LC9_11_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~48'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~48 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.242 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~51 57 COMB LC10_11_G2 2 " "Info: 57: + IC(0.000 ns) + CELL(0.043 ns) = 26.242 ns; Loc. = LC10_11_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~51'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~48 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~51 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.043 ns) 26.587 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~60 58 COMB LC1_13_G2 2 " "Info: 58: + IC(0.302 ns) + CELL(0.043 ns) = 26.587 ns; Loc. = LC1_13_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~60'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~60 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.630 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~57 59 COMB LC2_13_G2 2 " "Info: 59: + IC(0.000 ns) + CELL(0.043 ns) = 26.630 ns; Loc. = LC2_13_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~57'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~60 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~57 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.673 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~54 60 COMB LC3_13_G2 2 " "Info: 60: + IC(0.000 ns) + CELL(0.043 ns) = 26.673 ns; Loc. = LC3_13_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~54'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~57 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~54 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.716 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~42 61 COMB LC4_13_G2 2 " "Info: 61: + IC(0.000 ns) + CELL(0.043 ns) = 26.716 ns; Loc. = LC4_13_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~42'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~54 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~42 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 26.759 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~36 62 COMB LC5_13_G2 1 " "Info: 62: + IC(0.000 ns) + CELL(0.043 ns) = 26.759 ns; Loc. = LC5_13_G2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~36'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~36 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 27.143 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~26 63 COMB LC6_13_G2 33 " "Info: 63: + IC(0.000 ns) + CELL(0.384 ns) = 27.143 ns; Loc. = LC6_13_G2; Fanout = 33; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_9cc:add_sub_12\|add_sub_cella\[3\]~26'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~36 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~26 } "NODE_NAME" } } { "db/add_sub_9cc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_9cc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.495 ns) 28.573 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[195\]~542 64 COMB LC10_1_G2 3 " "Info: 64: + IC(0.935 ns) + CELL(0.495 ns) = 28.573 ns; Loc. = LC10_1_G2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[195\]~542'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[195]~542 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.368 ns) 29.748 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~35 65 COMB LC7_8_G2 2 " "Info: 65: + IC(0.807 ns) + CELL(0.368 ns) = 29.748 ns; Loc. = LC7_8_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~35'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[195]~542 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~35 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 29.791 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~38 66 COMB LC8_8_G2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.043 ns) = 29.791 ns; Loc. = LC8_8_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~38'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~38 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 29.834 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~50 67 COMB LC9_8_G2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.043 ns) = 29.834 ns; Loc. = LC9_8_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~50'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~38 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~50 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 29.877 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~53 68 COMB LC10_8_G2 2 " "Info: 68: + IC(0.000 ns) + CELL(0.043 ns) = 29.877 ns; Loc. = LC10_8_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~53'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~53 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.043 ns) 30.222 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~56 69 COMB LC1_10_G2 2 " "Info: 69: + IC(0.302 ns) + CELL(0.043 ns) = 30.222 ns; Loc. = LC1_10_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~56'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~53 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~56 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 30.265 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~65 70 COMB LC2_10_G2 2 " "Info: 70: + IC(0.000 ns) + CELL(0.043 ns) = 30.265 ns; Loc. = LC2_10_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~65'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~65 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 30.308 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~62 71 COMB LC3_10_G2 2 " "Info: 71: + IC(0.000 ns) + CELL(0.043 ns) = 30.308 ns; Loc. = LC3_10_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~62'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~65 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~62 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 30.351 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~59 72 COMB LC4_10_G2 2 " "Info: 72: + IC(0.000 ns) + CELL(0.043 ns) = 30.351 ns; Loc. = LC4_10_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~59'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~62 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~59 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 30.394 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~47 73 COMB LC5_10_G2 2 " "Info: 73: + IC(0.000 ns) + CELL(0.043 ns) = 30.394 ns; Loc. = LC5_10_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~47'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~59 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~47 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 30.437 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~41 74 COMB LC6_10_G2 1 " "Info: 74: + IC(0.000 ns) + CELL(0.043 ns) = 30.437 ns; Loc. = LC6_10_G2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~41'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~47 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~41 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 30.821 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~28 75 COMB LC7_10_G2 36 " "Info: 75: + IC(0.000 ns) + CELL(0.384 ns) = 30.821 ns; Loc. = LC7_10_G2; Fanout = 36; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_acc:add_sub_13\|add_sub_cella\[3\]~28'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~41 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~28 } "NODE_NAME" } } { "db/add_sub_acc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_acc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.444 ns) 32.155 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[210\]~93 76 COMB LC3_15_G2 2 " "Info: 76: + IC(0.890 ns) + CELL(0.444 ns) = 32.155 ns; Loc. = LC3_15_G2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[210\]~93'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~28 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[210]~93 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.368 ns) 34.219 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~34 77 COMB LC5_2_A2 2 " "Info: 77: + IC(1.696 ns) + CELL(0.368 ns) = 34.219 ns; Loc. = LC5_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~34'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[210]~93 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~34 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.262 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~37 78 COMB LC6_2_A2 2 " "Info: 78: + IC(0.000 ns) + CELL(0.043 ns) = 34.262 ns; Loc. = LC6_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~37'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~37 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.305 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~40 79 COMB LC7_2_A2 2 " "Info: 79: + IC(0.000 ns) + CELL(0.043 ns) = 34.305 ns; Loc. = LC7_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~40'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~40 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.348 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~43 80 COMB LC8_2_A2 2 " "Info: 80: + IC(0.000 ns) + CELL(0.043 ns) = 34.348 ns; Loc. = LC8_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~43'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~43 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.391 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~55 81 COMB LC9_2_A2 2 " "Info: 81: + IC(0.000 ns) + CELL(0.043 ns) = 34.391 ns; Loc. = LC9_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~55'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~43 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~55 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.434 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~58 82 COMB LC10_2_A2 2 " "Info: 82: + IC(0.000 ns) + CELL(0.043 ns) = 34.434 ns; Loc. = LC10_2_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~58'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~55 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~58 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.043 ns) 34.779 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~61 83 COMB LC1_4_A2 2 " "Info: 83: + IC(0.302 ns) + CELL(0.043 ns) = 34.779 ns; Loc. = LC1_4_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~61'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~61 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.822 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~70 84 COMB LC2_4_A2 2 " "Info: 84: + IC(0.000 ns) + CELL(0.043 ns) = 34.822 ns; Loc. = LC2_4_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~70'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~61 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~70 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.865 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~67 85 COMB LC3_4_A2 2 " "Info: 85: + IC(0.000 ns) + CELL(0.043 ns) = 34.865 ns; Loc. = LC3_4_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~67'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~70 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~67 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.908 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~64 86 COMB LC4_4_A2 2 " "Info: 86: + IC(0.000 ns) + CELL(0.043 ns) = 34.908 ns; Loc. = LC4_4_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~64'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~67 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~64 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.951 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~52 87 COMB LC5_4_A2 2 " "Info: 87: + IC(0.000 ns) + CELL(0.043 ns) = 34.951 ns; Loc. = LC5_4_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~52'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~64 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~52 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 34.994 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~46 88 COMB LC6_4_A2 1 " "Info: 88: + IC(0.000 ns) + CELL(0.043 ns) = 34.994 ns; Loc. = LC6_4_A2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~46'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~52 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~46 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 35.378 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~30 89 COMB LC7_4_A2 45 " "Info: 89: + IC(0.000 ns) + CELL(0.384 ns) = 35.378 ns; Loc. = LC7_4_A2; Fanout = 45; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_bcc:add_sub_14\|add_sub_cella\[3\]~30'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~30 } "NODE_NAME" } } { "db/add_sub_bcc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_bcc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.444 ns) 37.578 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[227\]~531 90 COMB LC5_15_G2 3 " "Info: 90: + IC(1.756 ns) + CELL(0.444 ns) = 37.578 ns; Loc. = LC5_15_G2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[227\]~531'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[227]~531 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.368 ns) 39.593 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~33 91 COMB LC6_11_A2 2 " "Info: 91: + IC(1.647 ns) + CELL(0.368 ns) = 39.593 ns; Loc. = LC6_11_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~33'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[227]~531 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 39.636 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~39 92 COMB LC7_11_A2 2 " "Info: 92: + IC(0.000 ns) + CELL(0.043 ns) = 39.636 ns; Loc. = LC7_11_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~39'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~39 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 39.679 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~42 93 COMB LC8_11_A2 2 " "Info: 93: + IC(0.000 ns) + CELL(0.043 ns) = 39.679 ns; Loc. = LC8_11_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~42'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~42 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 39.722 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~45 94 COMB LC9_11_A2 2 " "Info: 94: + IC(0.000 ns) + CELL(0.043 ns) = 39.722 ns; Loc. = LC9_11_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~45'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~45 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 39.765 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~60 95 COMB LC10_11_A2 2 " "Info: 95: + IC(0.000 ns) + CELL(0.043 ns) = 39.765 ns; Loc. = LC10_11_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~60'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~60 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.043 ns) 40.110 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~63 96 COMB LC1_13_A2 2 " "Info: 96: + IC(0.302 ns) + CELL(0.043 ns) = 40.110 ns; Loc. = LC1_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~63'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~60 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~63 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.153 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~66 97 COMB LC2_13_A2 2 " "Info: 97: + IC(0.000 ns) + CELL(0.043 ns) = 40.153 ns; Loc. = LC2_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~66'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~63 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~66 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.196 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~75 98 COMB LC3_13_A2 2 " "Info: 98: + IC(0.000 ns) + CELL(0.043 ns) = 40.196 ns; Loc. = LC3_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~75'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~66 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~75 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.239 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~72 99 COMB LC4_13_A2 2 " "Info: 99: + IC(0.000 ns) + CELL(0.043 ns) = 40.239 ns; Loc. = LC4_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~72'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~75 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~72 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.282 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~69 100 COMB LC5_13_A2 2 " "Info: 100: + IC(0.000 ns) + CELL(0.043 ns) = 40.282 ns; Loc. = LC5_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~69'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~72 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~69 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.325 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~57 101 COMB LC6_13_A2 2 " "Info: 101: + IC(0.000 ns) + CELL(0.043 ns) = 40.325 ns; Loc. = LC6_13_A2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~57'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~69 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~57 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 40.368 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~51 102 COMB LC7_13_A2 1 " "Info: 102: + IC(0.000 ns) + CELL(0.043 ns) = 40.368 ns; Loc. = LC7_13_A2; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~51'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~57 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~51 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 40.752 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~35 103 COMB LC8_13_A2 30 " "Info: 103: + IC(0.000 ns) + CELL(0.384 ns) = 40.752 ns; Loc. = LC8_13_A2; Fanout = 30; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|add_sub_ccc:add_sub_15\|add_sub_cella\[3\]~35'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~35 } "NODE_NAME" } } { "db/add_sub_ccc.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_ccc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.495 ns) 42.172 ns lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[253\]~641 104 COMB LC6_9_A2 4 " "Info: 104: + IC(0.925 ns) + CELL(0.495 ns) = 42.172 ns; Loc. = LC6_9_A2; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_7ul:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_tre:divider\|StageOut\[253\]~641'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[253]~641 } "NODE_NAME" } } { "db/alt_u_div_tre.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_tre.tdf" 90 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.368 ns) 43.322 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[1\]~COUT 105 COMB LC9_7_A2 1 " "Info: 105: + IC(0.782 ns) + CELL(0.368 ns) = 43.322 ns; Loc. = LC9_7_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[253]~641 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 43.706 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~20 106 COMB LC10_7_A2 1 " "Info: 106: + IC(0.000 ns) + CELL(0.384 ns) = 43.706 ns; Loc. = LC10_7_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.368 ns) 44.275 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~18 107 COMB LC5_8_A2 2 " "Info: 107: + IC(0.201 ns) + CELL(0.368 ns) = 44.275 ns; Loc. = LC5_8_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 44.318 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~15 108 COMB LC6_8_A2 2 " "Info: 108: + IC(0.000 ns) + CELL(0.043 ns) = 44.318 ns; Loc. = LC6_8_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~18 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 44.361 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~12 109 COMB LC7_8_A2 1 " "Info: 109: + IC(0.000 ns) + CELL(0.043 ns) = 44.361 ns; Loc. = LC7_8_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~15 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 44.745 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~8 110 COMB LC8_8_A2 8 " "Info: 110: + IC(0.000 ns) + CELL(0.384 ns) = 44.745 ns; Loc. = LC8_8_A2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_pac:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_pac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_pac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.444 ns) 45.502 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[17\]~127 111 COMB LC10_8_A2 2 " "Info: 111: + IC(0.313 ns) + CELL(0.444 ns) = 45.502 ns; Loc. = LC10_8_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[17\]~127'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~8 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[17]~127 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.368 ns) 46.592 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~23 112 COMB LC3_7_A2 1 " "Info: 112: + IC(0.722 ns) + CELL(0.368 ns) = 46.592 ns; Loc. = LC3_7_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[17]~127 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 46.635 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~17 113 COMB LC4_7_A2 1 " "Info: 113: + IC(0.000 ns) + CELL(0.043 ns) = 46.635 ns; Loc. = LC4_7_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 47.019 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~10 114 COMB LC5_7_A2 8 " "Info: 114: + IC(0.000 ns) + CELL(0.384 ns) = 47.019 ns; Loc. = LC5_7_A2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.530 ns) 48.325 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[21\]~113 115 COMB LC1_5_A2 2 " "Info: 115: + IC(0.776 ns) + CELL(0.530 ns) = 48.325 ns; Loc. = LC1_5_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[21\]~113'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[21]~113 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.335 ns) 49.404 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~14 116 COMB LC2_6_A2 2 " "Info: 116: + IC(0.744 ns) + CELL(0.335 ns) = 49.404 ns; Loc. = LC2_6_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[21]~113 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 49.447 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~17 117 COMB LC3_6_A2 1 " "Info: 117: + IC(0.000 ns) + CELL(0.043 ns) = 49.447 ns; Loc. = LC3_6_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 49.490 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~20 118 COMB LC4_6_A2 1 " "Info: 118: + IC(0.000 ns) + CELL(0.043 ns) = 49.490 ns; Loc. = LC4_6_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 49.874 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~10 119 COMB LC5_6_A2 8 " "Info: 119: + IC(0.000 ns) + CELL(0.384 ns) = 49.874 ns; Loc. = LC5_6_A2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.495 ns) 51.105 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[27\]~198 120 COMB LC3_5_A2 3 " "Info: 120: + IC(0.736 ns) + CELL(0.495 ns) = 51.105 ns; Loc. = LC3_5_A2; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[27\]~198'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[27]~198 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.335 ns) 52.295 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~20 121 COMB LC3_16_A2 1 " "Info: 121: + IC(0.855 ns) + CELL(0.335 ns) = 52.295 ns; Loc. = LC3_16_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[27]~198 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 52.338 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~14 122 COMB LC4_16_A2 1 " "Info: 122: + IC(0.000 ns) + CELL(0.043 ns) = 52.338 ns; Loc. = LC4_16_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 52.722 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~10 123 COMB LC5_16_A2 8 " "Info: 123: + IC(0.000 ns) + CELL(0.384 ns) = 52.722 ns; Loc. = LC5_16_A2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_6\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.444 ns) 54.051 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[31\]~93 124 COMB LC7_3_A2 2 " "Info: 124: + IC(0.885 ns) + CELL(0.444 ns) = 54.051 ns; Loc. = LC7_3_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[31\]~93'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[31]~93 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.368 ns) 55.269 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~14 125 COMB LC4_15_A2 2 " "Info: 125: + IC(0.850 ns) + CELL(0.368 ns) = 55.269 ns; Loc. = LC4_15_A2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[31]~93 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 55.312 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~23 126 COMB LC5_15_A2 1 " "Info: 126: + IC(0.000 ns) + CELL(0.043 ns) = 55.312 ns; Loc. = LC5_15_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 55.355 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~17 127 COMB LC6_15_A2 1 " "Info: 127: + IC(0.000 ns) + CELL(0.043 ns) = 55.355 ns; Loc. = LC6_15_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 55.739 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~10 128 COMB LC7_15_A2 8 " "Info: 128: + IC(0.000 ns) + CELL(0.384 ns) = 55.739 ns; Loc. = LC7_15_A2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_7\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.495 ns) 56.936 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[38\]~190 129 COMB LC8_16_A2 1 " "Info: 129: + IC(0.702 ns) + CELL(0.495 ns) = 56.936 ns; Loc. = LC8_16_A2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[38\]~190'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[38]~190 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.368 ns) 58.960 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_8\|add_sub_cella\[2\]~20 130 COMB LC6_5_D2 1 " "Info: 130: + IC(1.656 ns) + CELL(0.368 ns) = 58.960 ns; Loc. = LC6_5_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_8\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[38]~190 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 59.344 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_8\|add_sub_cella\[2\]~10 131 COMB LC7_5_D2 8 " "Info: 131: + IC(0.000 ns) + CELL(0.384 ns) = 59.344 ns; Loc. = LC7_5_D2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_8\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.495 ns) 60.125 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[42\]~187 132 COMB LC2_5_D2 3 " "Info: 132: + IC(0.286 ns) + CELL(0.495 ns) = 60.125 ns; Loc. = LC2_5_D2; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[42\]~187'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[42]~187 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.368 ns) 61.210 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~20 133 COMB LC7_6_D2 1 " "Info: 133: + IC(0.717 ns) + CELL(0.368 ns) = 61.210 ns; Loc. = LC7_6_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[42]~187 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 61.253 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~14 134 COMB LC8_6_D2 1 " "Info: 134: + IC(0.000 ns) + CELL(0.043 ns) = 61.253 ns; Loc. = LC8_6_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 61.637 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~10 135 COMB LC9_6_D2 8 " "Info: 135: + IC(0.000 ns) + CELL(0.384 ns) = 61.637 ns; Loc. = LC9_6_D2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_9\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.530 ns) 62.436 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[47\]~67 136 COMB LC3_7_D2 2 " "Info: 136: + IC(0.269 ns) + CELL(0.530 ns) = 62.436 ns; Loc. = LC3_7_D2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[47\]~67'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[47]~67 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.335 ns) 63.500 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~23 137 COMB LC8_8_D2 1 " "Info: 137: + IC(0.729 ns) + CELL(0.335 ns) = 63.500 ns; Loc. = LC8_8_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~23'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[47]~67 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 63.543 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~17 138 COMB LC9_8_D2 1 " "Info: 138: + IC(0.000 ns) + CELL(0.043 ns) = 63.543 ns; Loc. = LC9_8_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 63.927 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~10 139 COMB LC10_8_D2 8 " "Info: 139: + IC(0.000 ns) + CELL(0.384 ns) = 63.927 ns; Loc. = LC10_8_D2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_10\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.444 ns) 65.148 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[51\]~53 140 COMB LC3_10_D2 3 " "Info: 140: + IC(0.777 ns) + CELL(0.444 ns) = 65.148 ns; Loc. = LC3_10_D2; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[51\]~53'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[51]~53 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.368 ns) 66.237 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~14 141 COMB LC3_9_D2 2 " "Info: 141: + IC(0.721 ns) + CELL(0.368 ns) = 66.237 ns; Loc. = LC3_9_D2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[51]~53 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 66.280 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~17 142 COMB LC4_9_D2 1 " "Info: 142: + IC(0.000 ns) + CELL(0.043 ns) = 66.280 ns; Loc. = LC4_9_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 66.323 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~20 143 COMB LC5_9_D2 1 " "Info: 143: + IC(0.000 ns) + CELL(0.043 ns) = 66.323 ns; Loc. = LC5_9_D2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 66.707 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~10 144 COMB LC6_9_D2 8 " "Info: 144: + IC(0.000 ns) + CELL(0.384 ns) = 66.707 ns; Loc. = LC6_9_D2; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_11\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.444 ns) 68.859 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[56\]~48 145 COMB LC6_5_I2 2 " "Info: 145: + IC(1.708 ns) + CELL(0.444 ns) = 68.859 ns; Loc. = LC6_5_I2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[56\]~48'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[56]~48 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.335 ns) 69.927 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~17 146 COMB LC2_6_I2 2 " "Info: 146: + IC(0.733 ns) + CELL(0.335 ns) = 69.927 ns; Loc. = LC2_6_I2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[56]~48 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 69.970 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~20 147 COMB LC3_6_I2 1 " "Info: 147: + IC(0.000 ns) + CELL(0.043 ns) = 69.970 ns; Loc. = LC3_6_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 70.013 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~14 148 COMB LC4_6_I2 1 " "Info: 148: + IC(0.000 ns) + CELL(0.043 ns) = 70.013 ns; Loc. = LC4_6_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 70.397 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~10 149 COMB LC5_6_I2 9 " "Info: 149: + IC(0.000 ns) + CELL(0.384 ns) = 70.397 ns; Loc. = LC5_6_I2; Fanout = 9; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_12\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.444 ns) 71.658 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[62\]~178 150 COMB LC1_5_I2 3 " "Info: 150: + IC(0.817 ns) + CELL(0.444 ns) = 71.658 ns; Loc. = LC1_5_I2; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[62\]~178'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[62]~178 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.368 ns) 72.728 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~20 151 COMB LC8_4_I2 1 " "Info: 151: + IC(0.702 ns) + CELL(0.368 ns) = 72.728 ns; Loc. = LC8_4_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[62]~178 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 72.771 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~14 152 COMB LC9_4_I2 1 " "Info: 152: + IC(0.000 ns) + CELL(0.043 ns) = 72.771 ns; Loc. = LC9_4_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 73.155 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~10 153 COMB LC10_4_I2 9 " "Info: 153: + IC(0.000 ns) + CELL(0.384 ns) = 73.155 ns; Loc. = LC10_4_I2; Fanout = 9; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_13\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.495 ns) 74.537 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[66\]~28 154 COMB LC6_12_I2 2 " "Info: 154: + IC(0.887 ns) + CELL(0.495 ns) = 74.537 ns; Loc. = LC6_12_I2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[66\]~28'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[66]~28 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.335 ns) 75.592 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~20 155 COMB LC4_13_I2 2 " "Info: 155: + IC(0.720 ns) + CELL(0.335 ns) = 75.592 ns; Loc. = LC4_13_I2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[66]~28 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 75.635 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~17 156 COMB LC5_13_I2 1 " "Info: 156: + IC(0.000 ns) + CELL(0.043 ns) = 75.635 ns; Loc. = LC5_13_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 75.678 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~14 157 COMB LC6_13_I2 1 " "Info: 157: + IC(0.000 ns) + CELL(0.043 ns) = 75.678 ns; Loc. = LC6_13_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 76.062 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~10 158 COMB LC7_13_I2 9 " "Info: 158: + IC(0.000 ns) + CELL(0.384 ns) = 76.062 ns; Loc. = LC7_13_I2; Fanout = 9; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_14\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.530 ns) 77.350 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[71\]~18 159 COMB LC10_15_I2 1 " "Info: 159: + IC(0.758 ns) + CELL(0.530 ns) = 77.350 ns; Loc. = LC10_15_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|StageOut\[71\]~18'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[71]~18 } "NODE_NAME" } } { "db/alt_u_div_noe.tdf" "" { Text "D:/VHDL/end/tobcd/db/alt_u_div_noe.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.368 ns) 78.428 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~20 160 COMB LC4_14_I2 1 " "Info: 160: + IC(0.710 ns) + CELL(0.368 ns) = 78.428 ns; Loc. = LC4_14_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~20'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[71]~18 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 78.471 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~17 161 COMB LC5_14_I2 1 " "Info: 161: + IC(0.000 ns) + CELL(0.043 ns) = 78.471 ns; Loc. = LC5_14_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~17'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 78.514 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~14 162 COMB LC6_14_I2 1 " "Info: 162: + IC(0.000 ns) + CELL(0.043 ns) = 78.514 ns; Loc. = LC6_14_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~14'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~14 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.384 ns) 78.898 ns lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~10 163 COMB LC7_14_I2 1 " "Info: 163: + IC(0.000 ns) + CELL(0.384 ns) = 78.898 ns; Loc. = LC7_14_I2; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_h4m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_noe:divider\|add_sub_qac:add_sub_15\|add_sub_cella\[2\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_qac.tdf" "" { Text "D:/VHDL/end/tobcd/db/add_sub_qac.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(2.290 ns) 82.828 ns bcd1\[0\] 164 PIN PIN_E18 0 " "Info: 164: + IC(1.640 ns) + CELL(2.290 ns) = 82.828 ns; Loc. = PIN_E18; Fanout = 0; PIN Node = 'bcd1\[0\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~10 bcd1[0] } "NODE_NAME" } } { "tobcd.vhd" "" { Text "D:/VHDL/end/tobcd/tobcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "36.705 ns ( 44.31 % ) " "Info: Total cell delay = 36.705 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "46.123 ns ( 55.69 % ) " "Info: Total interconnect delay = 46.123 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "82.828 ns" { data[11] lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~21 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~15 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~17 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[99]~300 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~32 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~23 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~20 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~16 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[115]~284 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~28 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~22 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~18 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[130]~253 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~27 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~20 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[146]~205 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~29 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~32 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~38 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~47 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~44 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~22 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[163]~577 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~43 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~52 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~55 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~49 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~31 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~24 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[178]~157 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~48 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~60 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~57 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~54 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~36 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~26 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[195]~542 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~38 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~50 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~53 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~56 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~65 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~62 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~59 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~47 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~41 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~28 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[210]~93 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~34 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~37 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~40 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~43 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~55 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~58 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~61 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~70 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~67 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~64 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~52 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~46 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~30 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[227]~531 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~33 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~39 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~42 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~45 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~60 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~63 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~66 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~75 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~72 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~69 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~57 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~51 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~35 lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[253]~641 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~18 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~15 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~8 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[17]~127 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[21]~113 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[27]~198 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[31]~93 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[38]~190 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[42]~187 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[47]~67 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~23 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[51]~53 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[56]~48 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[62]~178 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[66]~28 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~10 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[71]~18 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~20 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~17 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~14 lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~10 bcd1[0] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "82.828 ns" { data[11] {} data[11]~out0 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[2]~COUT {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~34 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~30 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~27 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~24 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~21 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~15 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_sac:add_sub_6|add_sub_cella[3]~17 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[99]~300 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~32 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~26 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~23 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~20 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_tac:add_sub_7|add_sub_cella[3]~16 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[115]~284 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~37 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~40 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~34 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~28 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~22 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_uac:add_sub_8|add_sub_cella[3]~18 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[130]~253 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~27 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~30 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~42 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~45 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~39 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~33 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~24 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_6cc:add_sub_9|add_sub_cella[3]~20 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[146]~205 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~29 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~32 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~38 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~47 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~50 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~44 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~35 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~26 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_7cc:add_sub_10|add_sub_cella[3]~22 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[163]~577 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~37 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~43 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~46 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~52 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~55 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~49 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~40 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~31 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_8cc:add_sub_11|add_sub_cella[3]~24 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[178]~157 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~30 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~33 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~45 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~48 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~51 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~60 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~57 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~54 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~42 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~36 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_9cc:add_sub_12|add_sub_cella[3]~26 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[195]~542 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~35 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~38 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~50 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~53 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~56 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~65 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~62 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~59 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~47 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~41 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_acc:add_sub_13|add_sub_cella[3]~28 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[210]~93 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~34 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~37 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~40 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~43 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~55 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~58 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~61 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~70 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~67 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~64 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~52 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~46 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_bcc:add_sub_14|add_sub_cella[3]~30 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[227]~531 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~33 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~39 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~42 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~45 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~60 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~63 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~66 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~75 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~72 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~69 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~57 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~51 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|add_sub_ccc:add_sub_15|add_sub_cella[3]~35 {} lpm_divide:Mod1|lpm_divide_7ul:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_tre:divider|StageOut[253]~641 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~18 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~15 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~12 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_pac:add_sub_3|add_sub_cella[2]~8 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[17]~127 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~23 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[21]~113 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_5|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[27]~198 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_6|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[31]~93 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~23 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_7|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[38]~190 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_8|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[42]~187 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_9|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[47]~67 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~23 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_10|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[51]~53 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_11|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[56]~48 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_12|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[62]~178 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_13|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[66]~28 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_14|add_sub_cella[2]~10 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|StageOut[71]~18 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~20 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~17 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~14 {} lpm_divide:Div0|lpm_divide_h4m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_noe:divider|add_sub_qac:add_sub_15|add_sub_cella[2]~10 {} bcd1[0] {} } { 0.000ns 0.000ns 3.593ns 0.000ns 0.194ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.934ns 0.719ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.908ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.707ns 0.834ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.850ns 0.890ns 0.000ns 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 0.844ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.935ns 0.807ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.890ns 1.696ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.756ns 1.647ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.925ns 0.782ns 0.000ns 0.201ns 0.000ns 0.000ns 0.000ns 0.313ns 0.722ns 0.000ns 0.000ns 0.776ns 0.744ns 0.000ns 0.000ns 0.000ns 0.736ns 0.855ns 0.000ns 0.000ns 0.885ns 0.850ns 0.000ns 0.000ns 0.000ns 0.702ns 1.656ns 0.000ns 0.286ns 0.717ns 0.000ns 0.000ns 0.269ns 0.729ns 0.000ns 0.000ns 0.777ns 0.721ns 0.000ns 0.000ns 0.000ns 1.708ns 0.733ns 0.000ns 0.000ns 0.000ns 0.817ns 0.702ns 0.000ns 0.000ns 0.887ns 0.720ns 0.000ns 0.000ns 0.000ns 0.758ns 0.710ns 0.000ns 0.000ns 0.000ns 1.640ns } { 0.000ns 1.520ns 0.335ns 0.384ns 0.335ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.444ns 0.335ns 0.043ns 0.043ns 0.043ns 0.384ns 0.530ns 0.335ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.530ns 0.335ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.495ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.495ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.384ns 0.495ns 0.368ns 0.384ns 0.368ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.384ns 0.530ns 0.335ns 0.043ns 0.043ns 0.384ns 0.495ns 0.335ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.384ns 0.495ns 0.368ns 0.384ns 0.495ns 0.368ns 0.043ns 0.384ns 0.530ns 0.335ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.043ns 0.384ns 0.444ns 0.335ns 0.043ns 0.043ns 0.384ns 0.444ns 0.368ns 0.043ns 0.384ns 0.495ns 0.335ns 0.043ns 0.043ns 0.384ns 0.530ns 0.368ns 0.043ns 0.043ns 0.384ns 2.290ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 18:22:03 2019 " "Info: Processing ended: Sun Jan 06 18:22:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
