<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  7774, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 44208, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 24410, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 24015, user inline pragmas are applied</column>
            <column name="">(4) simplification, 22816, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 22816, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 22816, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 22816, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 22816, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 22816, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 22816, loop and instruction simplification</column>
            <column name="">(2) parallelization, 22816, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 22816, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 22816, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 22823, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 22832, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="mlp" col1="mlp.cpp:5" col2="7774" col3="22816" col4="22816" col5="22816" col6="22832">
                    <row id="8" col0="backward_output&lt;128, 1, ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; &gt;" col1="components.h:194" col2="2576" col3="15623" col4="15624" col5="15623" col6="15623"/>
                    <row id="4" col0="backward_input&lt;1, 128, ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; &gt;" col1="components.h:96" col2="2997" col3="199" col4="199" col5="199" col6="203">
                        <row id="2" col0="relu_grad" col1="components.h:13" col2="934" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="forward_layer&lt;1, 128&gt;" col1="components.h:19" col2="1396" col3="" col4="" col5="" col6="">
                        <row id="6" col0="relu" col1="components.h:8" col2="632" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="forward_output_layer&lt;128, 1&gt;" col1="components.h:56" col2="750" col3="6914" col4="6915" col5="6915" col6="6915"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

