# RISC_V-CPU
a simulation of RISC V cpu wich implemented in verilog
