# UART ICE40 


* fpga        : ICE40
* language    : Verilog 2003
* simulation  : Icarus Verilog

Block Diagram : !(figma link)[]


