
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptlive_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e60 <.init>:
  401e60:	stp	x29, x30, [sp, #-16]!
  401e64:	mov	x29, sp
  401e68:	bl	402510 <ferror@plt+0x60>
  401e6c:	ldp	x29, x30, [sp], #16
  401e70:	ret

Disassembly of section .plt:

0000000000401e80 <memcpy@plt-0x20>:
  401e80:	stp	x16, x30, [sp, #-16]!
  401e84:	adrp	x16, 419000 <ferror@plt+0x16b50>
  401e88:	ldr	x17, [x16, #4088]
  401e8c:	add	x16, x16, #0xff8
  401e90:	br	x17
  401e94:	nop
  401e98:	nop
  401e9c:	nop

0000000000401ea0 <memcpy@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ea4:	ldr	x17, [x16]
  401ea8:	add	x16, x16, #0x0
  401eac:	br	x17

0000000000401eb0 <_exit@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401eb4:	ldr	x17, [x16, #8]
  401eb8:	add	x16, x16, #0x8
  401ebc:	br	x17

0000000000401ec0 <strtoul@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ec4:	ldr	x17, [x16, #16]
  401ec8:	add	x16, x16, #0x10
  401ecc:	br	x17

0000000000401ed0 <strlen@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ed4:	ldr	x17, [x16, #24]
  401ed8:	add	x16, x16, #0x18
  401edc:	br	x17

0000000000401ee0 <fputs@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ee4:	ldr	x17, [x16, #32]
  401ee8:	add	x16, x16, #0x20
  401eec:	br	x17

0000000000401ef0 <exit@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ef4:	ldr	x17, [x16, #40]
  401ef8:	add	x16, x16, #0x28
  401efc:	br	x17

0000000000401f00 <dup@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f04:	ldr	x17, [x16, #48]
  401f08:	add	x16, x16, #0x30
  401f0c:	br	x17

0000000000401f10 <execl@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f14:	ldr	x17, [x16, #56]
  401f18:	add	x16, x16, #0x38
  401f1c:	br	x17

0000000000401f20 <signalfd@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f24:	ldr	x17, [x16, #64]
  401f28:	add	x16, x16, #0x40
  401f2c:	br	x17

0000000000401f30 <strtoimax@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f34:	ldr	x17, [x16, #72]
  401f38:	add	x16, x16, #0x48
  401f3c:	br	x17

0000000000401f40 <getegid@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f44:	ldr	x17, [x16, #80]
  401f48:	add	x16, x16, #0x50
  401f4c:	br	x17

0000000000401f50 <fdatasync@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f54:	ldr	x17, [x16, #88]
  401f58:	add	x16, x16, #0x58
  401f5c:	br	x17

0000000000401f60 <sigprocmask@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f64:	ldr	x17, [x16, #96]
  401f68:	add	x16, x16, #0x60
  401f6c:	br	x17

0000000000401f70 <strtod@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f74:	ldr	x17, [x16, #104]
  401f78:	add	x16, x16, #0x68
  401f7c:	br	x17

0000000000401f80 <geteuid@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f84:	ldr	x17, [x16, #112]
  401f88:	add	x16, x16, #0x70
  401f8c:	br	x17

0000000000401f90 <sysinfo@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401f94:	ldr	x17, [x16, #120]
  401f98:	add	x16, x16, #0x78
  401f9c:	br	x17

0000000000401fa0 <getuid@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401fa4:	ldr	x17, [x16, #128]
  401fa8:	add	x16, x16, #0x80
  401fac:	br	x17

0000000000401fb0 <__cxa_atexit@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401fb4:	ldr	x17, [x16, #136]
  401fb8:	add	x16, x16, #0x88
  401fbc:	br	x17

0000000000401fc0 <fputc@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401fc4:	ldr	x17, [x16, #144]
  401fc8:	add	x16, x16, #0x90
  401fcc:	br	x17

0000000000401fd0 <clock_gettime@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401fd4:	ldr	x17, [x16, #152]
  401fd8:	add	x16, x16, #0x98
  401fdc:	br	x17

0000000000401fe0 <kill@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401fe4:	ldr	x17, [x16, #160]
  401fe8:	add	x16, x16, #0xa0
  401fec:	br	x17

0000000000401ff0 <fork@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  401ff4:	ldr	x17, [x16, #168]
  401ff8:	add	x16, x16, #0xa8
  401ffc:	br	x17

0000000000402000 <sigfillset@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402004:	ldr	x17, [x16, #176]
  402008:	add	x16, x16, #0xb0
  40200c:	br	x17

0000000000402010 <snprintf@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402014:	ldr	x17, [x16, #184]
  402018:	add	x16, x16, #0xb8
  40201c:	br	x17

0000000000402020 <localeconv@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402024:	ldr	x17, [x16, #192]
  402028:	add	x16, x16, #0xc0
  40202c:	br	x17

0000000000402030 <tcgetattr@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402034:	ldr	x17, [x16, #200]
  402038:	add	x16, x16, #0xc8
  40203c:	br	x17

0000000000402040 <fileno@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402044:	ldr	x17, [x16, #208]
  402048:	add	x16, x16, #0xd0
  40204c:	br	x17

0000000000402050 <signal@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402054:	ldr	x17, [x16, #216]
  402058:	add	x16, x16, #0xd8
  40205c:	br	x17

0000000000402060 <fclose@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402064:	ldr	x17, [x16, #224]
  402068:	add	x16, x16, #0xe0
  40206c:	br	x17

0000000000402070 <wait3@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402074:	ldr	x17, [x16, #232]
  402078:	add	x16, x16, #0xe8
  40207c:	br	x17

0000000000402080 <getpid@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402084:	ldr	x17, [x16, #240]
  402088:	add	x16, x16, #0xf0
  40208c:	br	x17

0000000000402090 <fopen@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402094:	ldr	x17, [x16, #248]
  402098:	add	x16, x16, #0xf8
  40209c:	br	x17

00000000004020a0 <malloc@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020a4:	ldr	x17, [x16, #256]
  4020a8:	add	x16, x16, #0x100
  4020ac:	br	x17

00000000004020b0 <poll@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020b4:	ldr	x17, [x16, #264]
  4020b8:	add	x16, x16, #0x108
  4020bc:	br	x17

00000000004020c0 <__isoc99_fscanf@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020c4:	ldr	x17, [x16, #272]
  4020c8:	add	x16, x16, #0x110
  4020cc:	br	x17

00000000004020d0 <sigemptyset@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020d4:	ldr	x17, [x16, #280]
  4020d8:	add	x16, x16, #0x118
  4020dc:	br	x17

00000000004020e0 <strncmp@plt>:
  4020e0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020e4:	ldr	x17, [x16, #288]
  4020e8:	add	x16, x16, #0x120
  4020ec:	br	x17

00000000004020f0 <bindtextdomain@plt>:
  4020f0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4020f4:	ldr	x17, [x16, #296]
  4020f8:	add	x16, x16, #0x128
  4020fc:	br	x17

0000000000402100 <__libc_start_main@plt>:
  402100:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402104:	ldr	x17, [x16, #304]
  402108:	add	x16, x16, #0x130
  40210c:	br	x17

0000000000402110 <fgetc@plt>:
  402110:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402114:	ldr	x17, [x16, #312]
  402118:	add	x16, x16, #0x138
  40211c:	br	x17

0000000000402120 <gettimeofday@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402124:	ldr	x17, [x16, #320]
  402128:	add	x16, x16, #0x140
  40212c:	br	x17

0000000000402130 <sleep@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402134:	ldr	x17, [x16, #328]
  402138:	add	x16, x16, #0x148
  40213c:	br	x17

0000000000402140 <openpty@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402144:	ldr	x17, [x16, #336]
  402148:	add	x16, x16, #0x150
  40214c:	br	x17

0000000000402150 <calloc@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402154:	ldr	x17, [x16, #344]
  402158:	add	x16, x16, #0x158
  40215c:	br	x17

0000000000402160 <dprintf@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402164:	ldr	x17, [x16, #352]
  402168:	add	x16, x16, #0x160
  40216c:	br	x17

0000000000402170 <realloc@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402174:	ldr	x17, [x16, #360]
  402178:	add	x16, x16, #0x168
  40217c:	br	x17

0000000000402180 <strdup@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402184:	ldr	x17, [x16, #368]
  402188:	add	x16, x16, #0x170
  40218c:	br	x17

0000000000402190 <close@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402194:	ldr	x17, [x16, #376]
  402198:	add	x16, x16, #0x178
  40219c:	br	x17

00000000004021a0 <strrchr@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021a4:	ldr	x17, [x16, #384]
  4021a8:	add	x16, x16, #0x180
  4021ac:	br	x17

00000000004021b0 <__gmon_start__@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021b4:	ldr	x17, [x16, #392]
  4021b8:	add	x16, x16, #0x188
  4021bc:	br	x17

00000000004021c0 <write@plt>:
  4021c0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021c4:	ldr	x17, [x16, #400]
  4021c8:	add	x16, x16, #0x190
  4021cc:	br	x17

00000000004021d0 <strtoumax@plt>:
  4021d0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021d4:	ldr	x17, [x16, #408]
  4021d8:	add	x16, x16, #0x198
  4021dc:	br	x17

00000000004021e0 <fseek@plt>:
  4021e0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021e4:	ldr	x17, [x16, #416]
  4021e8:	add	x16, x16, #0x1a0
  4021ec:	br	x17

00000000004021f0 <abort@plt>:
  4021f0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4021f4:	ldr	x17, [x16, #424]
  4021f8:	add	x16, x16, #0x1a8
  4021fc:	br	x17

0000000000402200 <access@plt>:
  402200:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402204:	ldr	x17, [x16, #432]
  402208:	add	x16, x16, #0x1b0
  40220c:	br	x17

0000000000402210 <feof@plt>:
  402210:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402214:	ldr	x17, [x16, #440]
  402218:	add	x16, x16, #0x1b8
  40221c:	br	x17

0000000000402220 <textdomain@plt>:
  402220:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402224:	ldr	x17, [x16, #448]
  402228:	add	x16, x16, #0x1c0
  40222c:	br	x17

0000000000402230 <getopt_long@plt>:
  402230:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402234:	ldr	x17, [x16, #456]
  402238:	add	x16, x16, #0x1c8
  40223c:	br	x17

0000000000402240 <strcmp@plt>:
  402240:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402244:	ldr	x17, [x16, #464]
  402248:	add	x16, x16, #0x1d0
  40224c:	br	x17

0000000000402250 <warn@plt>:
  402250:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402254:	ldr	x17, [x16, #472]
  402258:	add	x16, x16, #0x1d8
  40225c:	br	x17

0000000000402260 <__ctype_b_loc@plt>:
  402260:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402264:	ldr	x17, [x16, #480]
  402268:	add	x16, x16, #0x1e0
  40226c:	br	x17

0000000000402270 <strtol@plt>:
  402270:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402274:	ldr	x17, [x16, #488]
  402278:	add	x16, x16, #0x1e8
  40227c:	br	x17

0000000000402280 <fread@plt>:
  402280:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402284:	ldr	x17, [x16, #496]
  402288:	add	x16, x16, #0x1f0
  40228c:	br	x17

0000000000402290 <free@plt>:
  402290:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402294:	ldr	x17, [x16, #504]
  402298:	add	x16, x16, #0x1f8
  40229c:	br	x17

00000000004022a0 <ungetc@plt>:
  4022a0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022a4:	ldr	x17, [x16, #512]
  4022a8:	add	x16, x16, #0x200
  4022ac:	br	x17

00000000004022b0 <getgid@plt>:
  4022b0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022b4:	ldr	x17, [x16, #520]
  4022b8:	add	x16, x16, #0x208
  4022bc:	br	x17

00000000004022c0 <nanosleep@plt>:
  4022c0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022c4:	ldr	x17, [x16, #528]
  4022c8:	add	x16, x16, #0x210
  4022cc:	br	x17

00000000004022d0 <vasprintf@plt>:
  4022d0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022d4:	ldr	x17, [x16, #536]
  4022d8:	add	x16, x16, #0x218
  4022dc:	br	x17

00000000004022e0 <strndup@plt>:
  4022e0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022e4:	ldr	x17, [x16, #544]
  4022e8:	add	x16, x16, #0x220
  4022ec:	br	x17

00000000004022f0 <strspn@plt>:
  4022f0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4022f4:	ldr	x17, [x16, #552]
  4022f8:	add	x16, x16, #0x228
  4022fc:	br	x17

0000000000402300 <strchr@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402304:	ldr	x17, [x16, #560]
  402308:	add	x16, x16, #0x230
  40230c:	br	x17

0000000000402310 <fwrite@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402314:	ldr	x17, [x16, #568]
  402318:	add	x16, x16, #0x238
  40231c:	br	x17

0000000000402320 <fflush@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402324:	ldr	x17, [x16, #576]
  402328:	add	x16, x16, #0x240
  40232c:	br	x17

0000000000402330 <warnx@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402334:	ldr	x17, [x16, #584]
  402338:	add	x16, x16, #0x248
  40233c:	br	x17

0000000000402340 <read@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402344:	ldr	x17, [x16, #592]
  402348:	add	x16, x16, #0x250
  40234c:	br	x17

0000000000402350 <memchr@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402354:	ldr	x17, [x16, #600]
  402358:	add	x16, x16, #0x258
  40235c:	br	x17

0000000000402360 <tcsetattr@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402364:	ldr	x17, [x16, #608]
  402368:	add	x16, x16, #0x260
  40236c:	br	x17

0000000000402370 <isatty@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402374:	ldr	x17, [x16, #616]
  402378:	add	x16, x16, #0x268
  40237c:	br	x17

0000000000402380 <cfmakeraw@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402384:	ldr	x17, [x16, #624]
  402388:	add	x16, x16, #0x270
  40238c:	br	x17

0000000000402390 <setsid@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402394:	ldr	x17, [x16, #632]
  402398:	add	x16, x16, #0x278
  40239c:	br	x17

00000000004023a0 <dcgettext@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023a4:	ldr	x17, [x16, #640]
  4023a8:	add	x16, x16, #0x280
  4023ac:	br	x17

00000000004023b0 <dup2@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023b4:	ldr	x17, [x16, #648]
  4023b8:	add	x16, x16, #0x288
  4023bc:	br	x17

00000000004023c0 <errx@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023c4:	ldr	x17, [x16, #656]
  4023c8:	add	x16, x16, #0x290
  4023cc:	br	x17

00000000004023d0 <sigaddset@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023d4:	ldr	x17, [x16, #664]
  4023d8:	add	x16, x16, #0x298
  4023dc:	br	x17

00000000004023e0 <strcspn@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023e4:	ldr	x17, [x16, #672]
  4023e8:	add	x16, x16, #0x2a0
  4023ec:	br	x17

00000000004023f0 <vfprintf@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4023f4:	ldr	x17, [x16, #680]
  4023f8:	add	x16, x16, #0x2a8
  4023fc:	br	x17

0000000000402400 <printf@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402404:	ldr	x17, [x16, #688]
  402408:	add	x16, x16, #0x2b0
  40240c:	br	x17

0000000000402410 <__assert_fail@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402414:	ldr	x17, [x16, #696]
  402418:	add	x16, x16, #0x2b8
  40241c:	br	x17

0000000000402420 <__errno_location@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402424:	ldr	x17, [x16, #704]
  402428:	add	x16, x16, #0x2c0
  40242c:	br	x17

0000000000402430 <execlp@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402434:	ldr	x17, [x16, #712]
  402438:	add	x16, x16, #0x2c8
  40243c:	br	x17

0000000000402440 <getenv@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402444:	ldr	x17, [x16, #720]
  402448:	add	x16, x16, #0x2d0
  40244c:	br	x17

0000000000402450 <waitpid@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402454:	ldr	x17, [x16, #728]
  402458:	add	x16, x16, #0x2d8
  40245c:	br	x17

0000000000402460 <fprintf@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402464:	ldr	x17, [x16, #736]
  402468:	add	x16, x16, #0x2e0
  40246c:	br	x17

0000000000402470 <fgets@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402474:	ldr	x17, [x16, #744]
  402478:	add	x16, x16, #0x2e8
  40247c:	br	x17

0000000000402480 <err@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402484:	ldr	x17, [x16, #752]
  402488:	add	x16, x16, #0x2f0
  40248c:	br	x17

0000000000402490 <ioctl@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  402494:	ldr	x17, [x16, #760]
  402498:	add	x16, x16, #0x2f8
  40249c:	br	x17

00000000004024a0 <setlocale@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4024a4:	ldr	x17, [x16, #768]
  4024a8:	add	x16, x16, #0x300
  4024ac:	br	x17

00000000004024b0 <ferror@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x17b50>
  4024b4:	ldr	x17, [x16, #776]
  4024b8:	add	x16, x16, #0x308
  4024bc:	br	x17

Disassembly of section .text:

00000000004024c0 <.text>:
  4024c0:	mov	x29, #0x0                   	// #0
  4024c4:	mov	x30, #0x0                   	// #0
  4024c8:	mov	x5, x0
  4024cc:	ldr	x1, [sp]
  4024d0:	add	x2, sp, #0x8
  4024d4:	mov	x6, sp
  4024d8:	movz	x0, #0x0, lsl #48
  4024dc:	movk	x0, #0x0, lsl #32
  4024e0:	movk	x0, #0x40, lsl #16
  4024e4:	movk	x0, #0x2610
  4024e8:	movz	x3, #0x0, lsl #48
  4024ec:	movk	x3, #0x0, lsl #32
  4024f0:	movk	x3, #0x40, lsl #16
  4024f4:	movk	x3, #0x8320
  4024f8:	movz	x4, #0x0, lsl #48
  4024fc:	movk	x4, #0x0, lsl #32
  402500:	movk	x4, #0x40, lsl #16
  402504:	movk	x4, #0x83a0
  402508:	bl	402100 <__libc_start_main@plt>
  40250c:	bl	4021f0 <abort@plt>
  402510:	adrp	x0, 419000 <ferror@plt+0x16b50>
  402514:	ldr	x0, [x0, #4064]
  402518:	cbz	x0, 402520 <ferror@plt+0x70>
  40251c:	b	4021b0 <__gmon_start__@plt>
  402520:	ret
  402524:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  402528:	add	x0, x0, #0x328
  40252c:	adrp	x1, 41a000 <ferror@plt+0x17b50>
  402530:	add	x1, x1, #0x328
  402534:	cmp	x0, x1
  402538:	b.eq	40256c <ferror@plt+0xbc>  // b.none
  40253c:	stp	x29, x30, [sp, #-32]!
  402540:	mov	x29, sp
  402544:	adrp	x0, 408000 <ferror@plt+0x5b50>
  402548:	ldr	x0, [x0, #976]
  40254c:	str	x0, [sp, #24]
  402550:	mov	x1, x0
  402554:	cbz	x1, 402564 <ferror@plt+0xb4>
  402558:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  40255c:	add	x0, x0, #0x328
  402560:	blr	x1
  402564:	ldp	x29, x30, [sp], #32
  402568:	ret
  40256c:	ret
  402570:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  402574:	add	x0, x0, #0x328
  402578:	adrp	x1, 41a000 <ferror@plt+0x17b50>
  40257c:	add	x1, x1, #0x328
  402580:	sub	x0, x0, x1
  402584:	lsr	x1, x0, #63
  402588:	add	x0, x1, x0, asr #3
  40258c:	cmp	xzr, x0, asr #1
  402590:	b.eq	4025c8 <ferror@plt+0x118>  // b.none
  402594:	stp	x29, x30, [sp, #-32]!
  402598:	mov	x29, sp
  40259c:	asr	x1, x0, #1
  4025a0:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4025a4:	ldr	x0, [x0, #984]
  4025a8:	str	x0, [sp, #24]
  4025ac:	mov	x2, x0
  4025b0:	cbz	x2, 4025c0 <ferror@plt+0x110>
  4025b4:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  4025b8:	add	x0, x0, #0x328
  4025bc:	blr	x2
  4025c0:	ldp	x29, x30, [sp], #32
  4025c4:	ret
  4025c8:	ret
  4025cc:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  4025d0:	ldrb	w0, [x0, #848]
  4025d4:	cbnz	w0, 4025f8 <ferror@plt+0x148>
  4025d8:	stp	x29, x30, [sp, #-16]!
  4025dc:	mov	x29, sp
  4025e0:	bl	402524 <ferror@plt+0x74>
  4025e4:	adrp	x0, 41a000 <ferror@plt+0x17b50>
  4025e8:	mov	w1, #0x1                   	// #1
  4025ec:	strb	w1, [x0, #848]
  4025f0:	ldp	x29, x30, [sp], #16
  4025f4:	ret
  4025f8:	ret
  4025fc:	stp	x29, x30, [sp, #-16]!
  402600:	mov	x29, sp
  402604:	bl	402570 <ferror@plt+0xc0>
  402608:	ldp	x29, x30, [sp], #16
  40260c:	ret
  402610:	sub	sp, sp, #0xb0
  402614:	stp	x24, x23, [sp, #128]
  402618:	mov	x23, x1
  40261c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402620:	stp	x29, x30, [sp, #80]
  402624:	add	x29, sp, #0x40
  402628:	mov	w24, w0
  40262c:	add	x1, x1, #0xb6c
  402630:	mov	w0, #0x6                   	// #6
  402634:	str	d8, [sp, #64]
  402638:	stp	x28, x27, [sp, #96]
  40263c:	stp	x26, x25, [sp, #112]
  402640:	stp	x22, x21, [sp, #144]
  402644:	stp	x20, x19, [sp, #160]
  402648:	stp	xzr, xzr, [sp, #24]
  40264c:	str	xzr, [sp, #40]
  402650:	str	xzr, [x29, #8]
  402654:	bl	4024a0 <setlocale@plt>
  402658:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40265c:	add	x1, x1, #0x64a
  402660:	mov	w0, #0x1                   	// #1
  402664:	bl	4024a0 <setlocale@plt>
  402668:	adrp	x19, 408000 <ferror@plt+0x5b50>
  40266c:	add	x19, x19, #0x64c
  402670:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402674:	add	x1, x1, #0x657
  402678:	mov	x0, x19
  40267c:	bl	4020f0 <bindtextdomain@plt>
  402680:	mov	x0, x19
  402684:	bl	402220 <textdomain@plt>
  402688:	bl	402cf0 <ferror@plt+0x840>
  40268c:	bl	4033a8 <ferror@plt+0xef8>
  402690:	adrp	x2, 408000 <ferror@plt+0x5b50>
  402694:	adrp	x3, 408000 <ferror@plt+0x5b50>
  402698:	add	x2, x2, #0x669
  40269c:	add	x3, x3, #0x458
  4026a0:	mov	w0, w24
  4026a4:	mov	x1, x23
  4026a8:	mov	x4, xzr
  4026ac:	stp	xzr, xzr, [x29, #-16]
  4026b0:	bl	402230 <getopt_long@plt>
  4026b4:	cmn	w0, #0x1
  4026b8:	b.eq	4027a8 <ferror@plt+0x2f8>  // b.none
  4026bc:	adrp	x19, 408000 <ferror@plt+0x5b50>
  4026c0:	adrp	x25, 408000 <ferror@plt+0x5b50>
  4026c4:	adrp	x26, 408000 <ferror@plt+0x5b50>
  4026c8:	mov	w28, w0
  4026cc:	mov	x21, xzr
  4026d0:	mov	x22, xzr
  4026d4:	mov	x20, xzr
  4026d8:	fmov	d8, #1.000000000000000000e+00
  4026dc:	add	x19, x19, #0x3e0
  4026e0:	adrp	x27, 41a000 <ferror@plt+0x17b50>
  4026e4:	add	x25, x25, #0x669
  4026e8:	add	x26, x26, #0x458
  4026ec:	str	wzr, [sp, #12]
  4026f0:	str	xzr, [sp, #16]
  4026f4:	b	402744 <ferror@plt+0x294>
  4026f8:	ldr	x28, [x27, #816]
  4026fc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	add	x1, x1, #0x67a
  40270c:	bl	4023a0 <dcgettext@plt>
  402710:	mov	x2, x0
  402714:	sub	x1, x29, #0x10
  402718:	mov	x0, x28
  40271c:	bl	407570 <ferror@plt+0x50c0>
  402720:	mov	w0, w24
  402724:	mov	x1, x23
  402728:	mov	x2, x25
  40272c:	mov	x3, x26
  402730:	mov	x4, xzr
  402734:	bl	402230 <getopt_long@plt>
  402738:	mov	w28, w0
  40273c:	cmn	w0, #0x1
  402740:	b.eq	4027c0 <ferror@plt+0x310>  // b.none
  402744:	add	x1, x29, #0x8
  402748:	mov	w0, w28
  40274c:	bl	402d0c <ferror@plt+0x85c>
  402750:	sub	w8, w28, #0x42
  402754:	cmp	w8, #0x32
  402758:	b.hi	402af4 <ferror@plt+0x644>  // b.pmore
  40275c:	adr	x9, 4026f8 <ferror@plt+0x248>
  402760:	ldrh	w10, [x19, x8, lsl #1]
  402764:	add	x9, x9, x10, lsl #2
  402768:	br	x9
  40276c:	ldr	x22, [x27, #816]
  402770:	b	402720 <ferror@plt+0x270>
  402774:	ldr	x20, [x27, #816]
  402778:	b	402720 <ferror@plt+0x270>
  40277c:	ldr	x0, [x27, #816]
  402780:	bl	402e28 <ferror@plt+0x978>
  402784:	mov	w8, #0x1                   	// #1
  402788:	mov	v8.16b, v0.16b
  40278c:	str	w8, [sp, #12]
  402790:	b	402720 <ferror@plt+0x270>
  402794:	ldr	x8, [x27, #816]
  402798:	str	x8, [sp, #16]
  40279c:	b	402720 <ferror@plt+0x270>
  4027a0:	ldr	x21, [x27, #816]
  4027a4:	b	402720 <ferror@plt+0x270>
  4027a8:	mov	x20, xzr
  4027ac:	mov	x22, xzr
  4027b0:	str	xzr, [sp, #16]
  4027b4:	str	wzr, [sp, #12]
  4027b8:	mov	x21, xzr
  4027bc:	fmov	d8, #1.000000000000000000e+00
  4027c0:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4027c4:	ldrsw	x8, [x8, #824]
  4027c8:	sub	w9, w24, w8
  4027cc:	add	x8, x23, x8, lsl #3
  4027d0:	cbz	x22, 402a0c <ferror@plt+0x55c>
  4027d4:	mov	w10, wzr
  4027d8:	orr	x11, x20, x21
  4027dc:	cbz	x11, 402a24 <ferror@plt+0x574>
  4027e0:	ldr	w11, [sp, #12]
  4027e4:	cbz	w11, 402abc <ferror@plt+0x60c>
  4027e8:	cbz	x22, 402ad4 <ferror@plt+0x624>
  4027ec:	orr	x8, x20, x21
  4027f0:	cbz	x8, 402b60 <ferror@plt+0x6b0>
  4027f4:	bl	4034a8 <ferror@plt+0xff8>
  4027f8:	mov	x1, x22
  4027fc:	str	x0, [sp, #32]
  402800:	bl	4035e4 <ferror@plt+0x1134>
  402804:	cbnz	w0, 402b80 <ferror@plt+0x6d0>
  402808:	cbz	x21, 402824 <ferror@plt+0x374>
  40280c:	ldr	x0, [sp, #32]
  402810:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402814:	add	x1, x1, #0x733
  402818:	mov	x2, x21
  40281c:	bl	403990 <ferror@plt+0x14e0>
  402820:	cbnz	w0, 402c48 <ferror@plt+0x798>
  402824:	cbz	x20, 402840 <ferror@plt+0x390>
  402828:	ldr	x0, [sp, #32]
  40282c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402830:	add	x1, x1, #0x735
  402834:	mov	x2, x20
  402838:	bl	403990 <ferror@plt+0x14e0>
  40283c:	cbnz	w0, 402c6c <ferror@plt+0x7bc>
  402840:	ldr	x0, [sp, #32]
  402844:	mov	w1, #0x49                  	// #73
  402848:	bl	403530 <ferror@plt+0x1080>
  40284c:	ldr	x0, [sp, #32]
  402850:	mov	w1, #0x1                   	// #1
  402854:	bl	40356c <ferror@plt+0x10bc>
  402858:	fmov	d0, #1.000000000000000000e+00
  40285c:	fcmp	d8, d0
  402860:	b.eq	402870 <ferror@plt+0x3c0>  // b.none
  402864:	ldr	x0, [sp, #32]
  402868:	mov	v0.16b, v8.16b
  40286c:	bl	4035d8 <ferror@plt+0x1128>
  402870:	ldp	x8, x9, [x29, #-16]
  402874:	orr	x8, x9, x8
  402878:	cbz	x8, 402888 <ferror@plt+0x3d8>
  40287c:	ldr	x0, [sp, #32]
  402880:	sub	x1, x29, #0x10
  402884:	bl	4035c0 <ferror@plt+0x1110>
  402888:	ldr	x0, [sp, #32]
  40288c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402890:	add	x1, x1, #0x448
  402894:	bl	4035a8 <ferror@plt+0x10f8>
  402898:	adrp	x0, 408000 <ferror@plt+0x5b50>
  40289c:	add	x0, x0, #0x738
  4028a0:	bl	402440 <getenv@plt>
  4028a4:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  4028a8:	ldr	x21, [x22, #832]
  4028ac:	adrp	x8, 408000 <ferror@plt+0x5b50>
  4028b0:	add	x8, x8, #0x73e
  4028b4:	cmp	x0, #0x0
  4028b8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4028bc:	csel	x20, x8, x0, eq  // eq = none
  4028c0:	add	x1, x1, #0x746
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, xzr
  4028cc:	bl	4023a0 <dcgettext@plt>
  4028d0:	ldr	x8, [sp, #16]
  4028d4:	mov	x1, x0
  4028d8:	mov	x0, x21
  4028dc:	cmp	x8, #0x0
  4028e0:	csel	x2, x8, x20, ne  // ne = any
  4028e4:	bl	402460 <fprintf@plt>
  4028e8:	mov	w0, wzr
  4028ec:	bl	404a98 <ferror@plt+0x25e8>
  4028f0:	mov	w0, wzr
  4028f4:	bl	402370 <isatty@plt>
  4028f8:	bl	404bc0 <ferror@plt+0x2710>
  4028fc:	str	x0, [sp, #24]
  402900:	cbz	x0, 402ba4 <ferror@plt+0x6f4>
  402904:	add	x1, sp, #0x18
  402908:	bl	404df8 <ferror@plt+0x2948>
  40290c:	ldr	x0, [sp, #24]
  402910:	bl	404dc4 <ferror@plt+0x2914>
  402914:	adrp	x8, 403000 <ferror@plt+0xb50>
  402918:	adrp	x9, 403000 <ferror@plt+0xb50>
  40291c:	add	x8, x8, #0xac
  402920:	add	x9, x9, #0xe0
  402924:	stp	x8, x9, [x0, #16]
  402928:	mov	w0, wzr
  40292c:	bl	402370 <isatty@plt>
  402930:	cbnz	w0, 402940 <ferror@plt+0x490>
  402934:	ldr	x0, [sp, #24]
  402938:	mov	w1, #0x1                   	// #1
  40293c:	bl	404d40 <ferror@plt+0x2890>
  402940:	ldr	x0, [sp, #24]
  402944:	bl	405020 <ferror@plt+0x2b70>
  402948:	cbnz	w0, 402bb4 <ferror@plt+0x704>
  40294c:	ldr	x0, [x22, #832]
  402950:	bl	402320 <fflush@plt>
  402954:	bl	401ff0 <fork@plt>
  402958:	cbz	w0, 402bc0 <ferror@plt+0x710>
  40295c:	mov	w21, w0
  402960:	cmn	w0, #0x1
  402964:	b.eq	402c20 <ferror@plt+0x770>  // b.none
  402968:	ldr	x0, [sp, #24]
  40296c:	mov	w1, w21
  402970:	bl	404e30 <ferror@plt+0x2980>
  402974:	add	x0, sp, #0x18
  402978:	bl	403150 <ferror@plt+0xca0>
  40297c:	ldr	x0, [sp, #24]
  402980:	bl	405a38 <ferror@plt+0x3588>
  402984:	ldr	x0, [sp, #24]
  402988:	bl	404d8c <ferror@plt+0x28dc>
  40298c:	ldr	x8, [sp, #24]
  402990:	mov	w19, w0
  402994:	mov	x0, x8
  402998:	bl	404ea0 <ferror@plt+0x29f0>
  40299c:	cmn	w0, #0x1
  4029a0:	cbz	w19, 402a40 <ferror@plt+0x590>
  4029a4:	b.eq	402a4c <ferror@plt+0x59c>  // b.none
  4029a8:	adrp	x20, 41a000 <ferror@plt+0x17b50>
  4029ac:	ldr	x19, [x20, #808]
  4029b0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4029b4:	add	x1, x1, #0x7f8
  4029b8:	mov	w2, #0x5                   	// #5
  4029bc:	mov	x0, xzr
  4029c0:	bl	4023a0 <dcgettext@plt>
  4029c4:	mov	x1, x0
  4029c8:	mov	x0, x19
  4029cc:	bl	402460 <fprintf@plt>
  4029d0:	mov	w1, #0xf                   	// #15
  4029d4:	mov	w0, w21
  4029d8:	bl	401fe0 <kill@plt>
  4029dc:	mov	w0, #0x2                   	// #2
  4029e0:	bl	402130 <sleep@plt>
  4029e4:	mov	w1, #0x9                   	// #9
  4029e8:	mov	w0, w21
  4029ec:	bl	401fe0 <kill@plt>
  4029f0:	ldr	x3, [x20, #808]
  4029f4:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4029f8:	add	x0, x0, #0x81e
  4029fc:	mov	w1, #0xc                   	// #12
  402a00:	mov	w2, #0x1                   	// #1
  402a04:	bl	402310 <fwrite@plt>
  402a08:	b	402a4c <ferror@plt+0x59c>
  402a0c:	cmp	w9, #0x1
  402a10:	b.lt	402aec <ferror@plt+0x63c>  // b.tstop
  402a14:	ldr	x22, [x8]
  402a18:	mov	w10, #0x1                   	// #1
  402a1c:	orr	x11, x20, x21
  402a20:	cbnz	x11, 4027e0 <ferror@plt+0x330>
  402a24:	cmp	w10, w9
  402a28:	b.ge	402ab0 <ferror@plt+0x600>  // b.tcont
  402a2c:	ldr	x21, [x8, w10, uxtw #3]
  402a30:	add	w10, w10, #0x1
  402a34:	ldr	w11, [sp, #12]
  402a38:	cbnz	w11, 4027e8 <ferror@plt+0x338>
  402a3c:	b	402abc <ferror@plt+0x60c>
  402a40:	b.eq	402a4c <ferror@plt+0x59c>  // b.none
  402a44:	ldr	x0, [sp, #24]
  402a48:	bl	405790 <ferror@plt+0x32e0>
  402a4c:	ldr	x0, [sp, #24]
  402a50:	bl	405318 <ferror@plt+0x2e68>
  402a54:	ldr	x0, [sp, #24]
  402a58:	bl	404d2c <ferror@plt+0x287c>
  402a5c:	ldr	x0, [sp, #32]
  402a60:	bl	4034f0 <ferror@plt+0x1040>
  402a64:	ldr	x19, [x22, #832]
  402a68:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402a6c:	add	x1, x1, #0x82b
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	mov	x0, xzr
  402a78:	bl	4023a0 <dcgettext@plt>
  402a7c:	mov	x1, x0
  402a80:	mov	x0, x19
  402a84:	bl	402460 <fprintf@plt>
  402a88:	ldp	x20, x19, [sp, #160]
  402a8c:	ldp	x22, x21, [sp, #144]
  402a90:	ldp	x24, x23, [sp, #128]
  402a94:	ldp	x26, x25, [sp, #112]
  402a98:	ldp	x28, x27, [sp, #96]
  402a9c:	ldp	x29, x30, [sp, #80]
  402aa0:	ldr	d8, [sp, #64]
  402aa4:	mov	w0, wzr
  402aa8:	add	sp, sp, #0xb0
  402aac:	ret
  402ab0:	mov	x21, xzr
  402ab4:	ldr	w11, [sp, #12]
  402ab8:	cbnz	w11, 4027e8 <ferror@plt+0x338>
  402abc:	cmp	w10, w9
  402ac0:	b.ge	402ae0 <ferror@plt+0x630>  // b.tcont
  402ac4:	ldr	x0, [x8, w10, uxtw #3]
  402ac8:	bl	402e28 <ferror@plt+0x978>
  402acc:	mov	v8.16b, v0.16b
  402ad0:	cbnz	x22, 4027ec <ferror@plt+0x33c>
  402ad4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402ad8:	add	x1, x1, #0x6e6
  402adc:	b	402b68 <ferror@plt+0x6b8>
  402ae0:	fmov	d8, #1.000000000000000000e+00
  402ae4:	cbnz	x22, 4027ec <ferror@plt+0x33c>
  402ae8:	b	402ad4 <ferror@plt+0x624>
  402aec:	mov	x22, xzr
  402af0:	b	4027d4 <ferror@plt+0x324>
  402af4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  402af8:	ldr	x19, [x8, #808]
  402afc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402b00:	add	x1, x1, #0x6bf
  402b04:	mov	w2, #0x5                   	// #5
  402b08:	mov	x0, xzr
  402b0c:	bl	4023a0 <dcgettext@plt>
  402b10:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  402b14:	ldr	x2, [x8, #840]
  402b18:	mov	x1, x0
  402b1c:	mov	x0, x19
  402b20:	bl	402460 <fprintf@plt>
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	bl	401ef0 <exit@plt>
  402b2c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402b30:	add	x1, x1, #0x6a1
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	bl	4023a0 <dcgettext@plt>
  402b40:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  402b44:	ldr	x1, [x8, #840]
  402b48:	adrp	x2, 408000 <ferror@plt+0x5b50>
  402b4c:	add	x2, x2, #0x6ad
  402b50:	bl	402400 <printf@plt>
  402b54:	mov	w0, wzr
  402b58:	bl	401ef0 <exit@plt>
  402b5c:	bl	402ea4 <ferror@plt+0x9f4>
  402b60:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402b64:	add	x1, x1, #0x700
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	bl	4023a0 <dcgettext@plt>
  402b74:	mov	x1, x0
  402b78:	mov	w0, #0x1                   	// #1
  402b7c:	bl	4023c0 <errx@plt>
  402b80:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402b84:	add	x1, x1, #0x724
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	mov	x0, xzr
  402b90:	bl	4023a0 <dcgettext@plt>
  402b94:	mov	x1, x0
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	mov	x2, x22
  402ba0:	bl	402480 <err@plt>
  402ba4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402ba8:	add	x1, x1, #0x781
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	b	402c38 <ferror@plt+0x788>
  402bb4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402bb8:	add	x1, x1, #0x7a0
  402bbc:	b	402c30 <ferror@plt+0x780>
  402bc0:	ldr	x0, [sp, #24]
  402bc4:	bl	405410 <ferror@plt+0x2f60>
  402bc8:	mov	w0, #0xf                   	// #15
  402bcc:	mov	x1, xzr
  402bd0:	bl	402050 <signal@plt>
  402bd4:	mov	w1, #0x2f                  	// #47
  402bd8:	mov	x0, x20
  402bdc:	bl	4021a0 <strrchr@plt>
  402be0:	cmp	x0, #0x0
  402be4:	csinc	x21, x20, x0, eq  // eq = none
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	mov	x0, x20
  402bf0:	bl	402200 <access@plt>
  402bf4:	cbnz	w0, 402c88 <ferror@plt+0x7d8>
  402bf8:	ldr	x8, [sp, #16]
  402bfc:	cbz	x8, 402cac <ferror@plt+0x7fc>
  402c00:	ldr	x3, [sp, #16]
  402c04:	adrp	x2, 408000 <ferror@plt+0x5b50>
  402c08:	add	x2, x2, #0x7dd
  402c0c:	mov	x0, x20
  402c10:	mov	x1, x21
  402c14:	mov	x4, xzr
  402c18:	bl	401f10 <execl@plt>
  402c1c:	b	402cdc <ferror@plt+0x82c>
  402c20:	ldr	x0, [sp, #24]
  402c24:	bl	405318 <ferror@plt+0x2e68>
  402c28:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402c2c:	add	x1, x1, #0x7c1
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, xzr
  402c38:	bl	4023a0 <dcgettext@plt>
  402c3c:	mov	x1, x0
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	bl	402480 <err@plt>
  402c48:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402c4c:	add	x1, x1, #0x724
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	mov	x0, xzr
  402c58:	bl	4023a0 <dcgettext@plt>
  402c5c:	mov	x1, x0
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	mov	x2, x21
  402c68:	bl	402480 <err@plt>
  402c6c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402c70:	add	x1, x1, #0x724
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	mov	x0, xzr
  402c7c:	bl	4023a0 <dcgettext@plt>
  402c80:	mov	x1, x0
  402c84:	b	402ce4 <ferror@plt+0x834>
  402c88:	ldr	x8, [sp, #16]
  402c8c:	cbz	x8, 402cc8 <ferror@plt+0x818>
  402c90:	ldr	x2, [sp, #16]
  402c94:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402c98:	add	x1, x1, #0x7dd
  402c9c:	mov	x0, x21
  402ca0:	mov	x3, xzr
  402ca4:	bl	402430 <execlp@plt>
  402ca8:	b	402cdc <ferror@plt+0x82c>
  402cac:	adrp	x2, 408000 <ferror@plt+0x5b50>
  402cb0:	add	x2, x2, #0x7e0
  402cb4:	mov	x0, x20
  402cb8:	mov	x1, x21
  402cbc:	mov	x3, xzr
  402cc0:	bl	401f10 <execl@plt>
  402cc4:	b	402cdc <ferror@plt+0x82c>
  402cc8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402ccc:	add	x1, x1, #0x7e0
  402cd0:	mov	x0, x21
  402cd4:	mov	x2, xzr
  402cd8:	bl	402430 <execlp@plt>
  402cdc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402ce0:	add	x1, x1, #0x7e3
  402ce4:	mov	w0, #0x1                   	// #1
  402ce8:	mov	x2, x20
  402cec:	bl	402480 <err@plt>
  402cf0:	stp	x29, x30, [sp, #-16]!
  402cf4:	adrp	x0, 403000 <ferror@plt+0xb50>
  402cf8:	add	x0, x0, #0x274
  402cfc:	mov	x29, sp
  402d00:	bl	4083a8 <ferror@plt+0x5ef8>
  402d04:	ldp	x29, x30, [sp], #16
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-64]!
  402d10:	cmp	w0, #0x42
  402d14:	stp	x24, x23, [sp, #16]
  402d18:	stp	x22, x21, [sp, #32]
  402d1c:	stp	x20, x19, [sp, #48]
  402d20:	mov	x29, sp
  402d24:	b.lt	402e14 <ferror@plt+0x964>  // b.tstop
  402d28:	adrp	x8, 408000 <ferror@plt+0x5b50>
  402d2c:	mov	w9, #0x42                  	// #66
  402d30:	add	x8, x8, #0x59c
  402d34:	cmp	w9, w0
  402d38:	b.eq	402d50 <ferror@plt+0x8a0>  // b.none
  402d3c:	ldr	w9, [x8], #4
  402d40:	cbz	w9, 402e14 <ferror@plt+0x964>
  402d44:	cmp	w9, w0
  402d48:	b.le	402d34 <ferror@plt+0x884>
  402d4c:	b	402e14 <ferror@plt+0x964>
  402d50:	ldr	w8, [x1]
  402d54:	cbz	w8, 402e10 <ferror@plt+0x960>
  402d58:	cmp	w8, w0
  402d5c:	b.eq	402e14 <ferror@plt+0x964>  // b.none
  402d60:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  402d64:	ldr	x19, [x22, #808]
  402d68:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402d6c:	add	x1, x1, #0x84f
  402d70:	mov	w2, #0x5                   	// #5
  402d74:	mov	x0, xzr
  402d78:	bl	4023a0 <dcgettext@plt>
  402d7c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  402d80:	ldr	x2, [x8, #840]
  402d84:	mov	x1, x0
  402d88:	mov	x0, x19
  402d8c:	bl	402460 <fprintf@plt>
  402d90:	adrp	x24, 408000 <ferror@plt+0x5b50>
  402d94:	adrp	x19, 408000 <ferror@plt+0x5b50>
  402d98:	adrp	x20, 408000 <ferror@plt+0x5b50>
  402d9c:	mov	x23, xzr
  402da0:	add	x24, x24, #0x598
  402da4:	add	x19, x19, #0x877
  402da8:	add	x20, x20, #0x871
  402dac:	ldr	w21, [x24, x23]
  402db0:	cbz	w21, 402dfc <ferror@plt+0x94c>
  402db4:	mov	w0, w21
  402db8:	bl	40335c <ferror@plt+0xeac>
  402dbc:	cbnz	x0, 402de0 <ferror@plt+0x930>
  402dc0:	mov	w0, w21
  402dc4:	bl	403398 <ferror@plt+0xee8>
  402dc8:	cbz	w0, 402df0 <ferror@plt+0x940>
  402dcc:	ldr	x0, [x22, #808]
  402dd0:	mov	x1, x19
  402dd4:	mov	w2, w21
  402dd8:	bl	402460 <fprintf@plt>
  402ddc:	b	402df0 <ferror@plt+0x940>
  402de0:	mov	x2, x0
  402de4:	ldr	x0, [x22, #808]
  402de8:	mov	x1, x20
  402dec:	bl	402460 <fprintf@plt>
  402df0:	add	x23, x23, #0x4
  402df4:	cmp	x23, #0x3c
  402df8:	b.ne	402dac <ferror@plt+0x8fc>  // b.any
  402dfc:	ldr	x1, [x22, #808]
  402e00:	mov	w0, #0xa                   	// #10
  402e04:	bl	401fc0 <fputc@plt>
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	bl	401ef0 <exit@plt>
  402e10:	str	w0, [x1]
  402e14:	ldp	x20, x19, [sp, #48]
  402e18:	ldp	x22, x21, [sp, #32]
  402e1c:	ldp	x24, x23, [sp, #16]
  402e20:	ldp	x29, x30, [sp], #64
  402e24:	ret
  402e28:	stp	x29, x30, [sp, #-32]!
  402e2c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402e30:	str	x19, [sp, #16]
  402e34:	mov	x19, x0
  402e38:	add	x1, x1, #0x87c
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	mov	x0, xzr
  402e44:	mov	x29, sp
  402e48:	bl	4023a0 <dcgettext@plt>
  402e4c:	mov	x1, x0
  402e50:	mov	x0, x19
  402e54:	bl	407330 <ferror@plt+0x4e80>
  402e58:	fcmp	d0, d0
  402e5c:	b.vs	402e6c <ferror@plt+0x9bc>
  402e60:	ldr	x19, [sp, #16]
  402e64:	ldp	x29, x30, [sp], #32
  402e68:	ret
  402e6c:	bl	402420 <__errno_location@plt>
  402e70:	mov	w8, #0x16                  	// #22
  402e74:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402e78:	str	w8, [x0]
  402e7c:	add	x1, x1, #0x87c
  402e80:	mov	w2, #0x5                   	// #5
  402e84:	mov	x0, xzr
  402e88:	bl	4023a0 <dcgettext@plt>
  402e8c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402e90:	mov	x2, x0
  402e94:	add	x1, x1, #0x893
  402e98:	mov	w0, #0x1                   	// #1
  402e9c:	mov	x3, x19
  402ea0:	bl	402480 <err@plt>
  402ea4:	stp	x29, x30, [sp, #-32]!
  402ea8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  402eac:	stp	x20, x19, [sp, #16]
  402eb0:	ldr	x19, [x8, #832]
  402eb4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402eb8:	add	x1, x1, #0x89a
  402ebc:	mov	w2, #0x5                   	// #5
  402ec0:	mov	x0, xzr
  402ec4:	mov	x29, sp
  402ec8:	bl	4023a0 <dcgettext@plt>
  402ecc:	mov	x1, x19
  402ed0:	bl	401ee0 <fputs@plt>
  402ed4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402ed8:	add	x1, x1, #0x8a3
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	mov	x0, xzr
  402ee4:	bl	4023a0 <dcgettext@plt>
  402ee8:	adrp	x20, 41a000 <ferror@plt+0x17b50>
  402eec:	ldr	x2, [x20, #840]
  402ef0:	mov	x1, x0
  402ef4:	mov	x0, x19
  402ef8:	bl	402460 <fprintf@plt>
  402efc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402f00:	add	x1, x1, #0x8b2
  402f04:	mov	w2, #0x5                   	// #5
  402f08:	mov	x0, xzr
  402f0c:	bl	4023a0 <dcgettext@plt>
  402f10:	ldr	x2, [x20, #840]
  402f14:	mov	x1, x0
  402f18:	mov	x0, x19
  402f1c:	bl	402460 <fprintf@plt>
  402f20:	mov	w0, #0xa                   	// #10
  402f24:	mov	x1, x19
  402f28:	bl	401fc0 <fputc@plt>
  402f2c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402f30:	add	x1, x1, #0x8da
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	mov	x0, xzr
  402f3c:	bl	4023a0 <dcgettext@plt>
  402f40:	mov	x1, x19
  402f44:	bl	401ee0 <fputs@plt>
  402f48:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402f4c:	add	x1, x1, #0x8f8
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	mov	x0, xzr
  402f58:	bl	4023a0 <dcgettext@plt>
  402f5c:	mov	x1, x19
  402f60:	bl	401ee0 <fputs@plt>
  402f64:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402f68:	add	x1, x1, #0x903
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	mov	x0, xzr
  402f74:	bl	4023a0 <dcgettext@plt>
  402f78:	mov	x1, x19
  402f7c:	bl	401ee0 <fputs@plt>
  402f80:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402f84:	add	x1, x1, #0x934
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	mov	x0, xzr
  402f90:	bl	4023a0 <dcgettext@plt>
  402f94:	mov	x1, x19
  402f98:	bl	401ee0 <fputs@plt>
  402f9c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402fa0:	add	x1, x1, #0x95a
  402fa4:	mov	w2, #0x5                   	// #5
  402fa8:	mov	x0, xzr
  402fac:	bl	4023a0 <dcgettext@plt>
  402fb0:	mov	x1, x19
  402fb4:	bl	401ee0 <fputs@plt>
  402fb8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402fbc:	add	x1, x1, #0x98a
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	4023a0 <dcgettext@plt>
  402fcc:	mov	x1, x19
  402fd0:	bl	401ee0 <fputs@plt>
  402fd4:	mov	w0, #0xa                   	// #10
  402fd8:	mov	x1, x19
  402fdc:	bl	401fc0 <fputc@plt>
  402fe0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  402fe4:	add	x1, x1, #0x9c5
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	mov	x0, xzr
  402ff0:	bl	4023a0 <dcgettext@plt>
  402ff4:	mov	x1, x19
  402ff8:	bl	401ee0 <fputs@plt>
  402ffc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403000:	add	x1, x1, #0xa09
  403004:	mov	w2, #0x5                   	// #5
  403008:	mov	x0, xzr
  40300c:	bl	4023a0 <dcgettext@plt>
  403010:	mov	x1, x19
  403014:	bl	401ee0 <fputs@plt>
  403018:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40301c:	add	x1, x1, #0xa55
  403020:	mov	w2, #0x5                   	// #5
  403024:	mov	x0, xzr
  403028:	bl	4023a0 <dcgettext@plt>
  40302c:	mov	x1, x19
  403030:	bl	401ee0 <fputs@plt>
  403034:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403038:	add	x1, x1, #0xabb
  40303c:	mov	w2, #0x5                   	// #5
  403040:	mov	x0, xzr
  403044:	bl	4023a0 <dcgettext@plt>
  403048:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40304c:	mov	x19, x0
  403050:	add	x1, x1, #0xadc
  403054:	mov	w2, #0x5                   	// #5
  403058:	mov	x0, xzr
  40305c:	bl	4023a0 <dcgettext@plt>
  403060:	mov	x4, x0
  403064:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403068:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40306c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403070:	add	x0, x0, #0xa9e
  403074:	add	x1, x1, #0xaaf
  403078:	add	x3, x3, #0xacd
  40307c:	mov	x2, x19
  403080:	bl	402400 <printf@plt>
  403084:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403088:	add	x1, x1, #0xaec
  40308c:	mov	w2, #0x5                   	// #5
  403090:	mov	x0, xzr
  403094:	bl	4023a0 <dcgettext@plt>
  403098:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40309c:	add	x1, x1, #0xb07
  4030a0:	bl	402400 <printf@plt>
  4030a4:	mov	w0, wzr
  4030a8:	bl	401ef0 <exit@plt>
  4030ac:	stp	x29, x30, [sp, #-32]!
  4030b0:	str	x19, [sp, #16]
  4030b4:	mov	x29, sp
  4030b8:	mov	w19, w1
  4030bc:	bl	402080 <getpid@plt>
  4030c0:	mov	w1, #0x13                  	// #19
  4030c4:	bl	401fe0 <kill@plt>
  4030c8:	mov	w1, #0x12                  	// #18
  4030cc:	mov	w0, w19
  4030d0:	bl	401fe0 <kill@plt>
  4030d4:	ldr	x19, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #32
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-48]!
  4030e4:	stp	x20, x19, [sp, #32]
  4030e8:	mov	x19, x0
  4030ec:	ldr	x0, [x0, #16]
  4030f0:	str	x21, [sp, #16]
  4030f4:	mov	x29, sp
  4030f8:	cbz	x0, 403130 <ferror@plt+0xc80>
  4030fc:	bl	403bec <ferror@plt+0x173c>
  403100:	cbnz	w0, 403130 <ferror@plt+0xc80>
  403104:	ldr	x0, [x19]
  403108:	bl	404e68 <ferror@plt+0x29b8>
  40310c:	ldp	x8, x1, [x19, #8]
  403110:	mov	w21, w0
  403114:	mov	w2, w21
  403118:	mov	x0, x8
  40311c:	bl	404504 <ferror@plt+0x2054>
  403120:	mov	w20, w0
  403124:	mov	w0, w21
  403128:	bl	401f50 <fdatasync@plt>
  40312c:	cbnz	w20, 40313c <ferror@plt+0xc8c>
  403130:	mov	x0, x19
  403134:	bl	403150 <ferror@plt+0xca0>
  403138:	mov	w20, w0
  40313c:	mov	w0, w20
  403140:	ldp	x20, x19, [sp, #32]
  403144:	ldr	x21, [sp, #16]
  403148:	ldp	x29, x30, [sp], #48
  40314c:	ret
  403150:	sub	sp, sp, #0x70
  403154:	stp	x29, x30, [sp, #32]
  403158:	str	x25, [sp, #48]
  40315c:	stp	x24, x23, [sp, #64]
  403160:	stp	x22, x21, [sp, #80]
  403164:	stp	x20, x19, [sp, #96]
  403168:	mov	x20, x0
  40316c:	mov	x19, x0
  403170:	ldr	x0, [x20], #16
  403174:	add	x29, sp, #0x20
  403178:	bl	404e68 <ferror@plt+0x29b8>
  40317c:	adrp	x22, 408000 <ferror@plt+0x5b50>
  403180:	mov	w24, #0x4240                	// #16960
  403184:	mov	x25, #0xffffffffffffbdc0    	// #-16960
  403188:	mov	w21, w0
  40318c:	add	x22, x22, #0x733
  403190:	movk	w24, #0xf, lsl #16
  403194:	movk	x25, #0xfff0, lsl #16
  403198:	ldr	x0, [x19, #8]
  40319c:	mov	x1, x22
  4031a0:	mov	x2, x20
  4031a4:	bl	403c40 <ferror@plt+0x1790>
  4031a8:	cbz	w0, 4031c4 <ferror@plt+0xd14>
  4031ac:	mov	w23, w0
  4031b0:	cmp	w0, #0x1
  4031b4:	b.ne	403224 <ferror@plt+0xd74>  // b.any
  4031b8:	ldr	x0, [x19]
  4031bc:	bl	405544 <ferror@plt+0x3094>
  4031c0:	b	403220 <ferror@plt+0xd70>
  4031c4:	ldr	x0, [x20]
  4031c8:	bl	403b7c <ferror@plt+0x16cc>
  4031cc:	ldr	x8, [x0]
  4031d0:	mov	x23, x0
  4031d4:	cbnz	x8, 4031e0 <ferror@plt+0xd30>
  4031d8:	ldr	x8, [x23, #8]
  4031dc:	cbz	x8, 403234 <ferror@plt+0xd84>
  4031e0:	add	x0, sp, #0x10
  4031e4:	bl	406910 <ferror@plt+0x4460>
  4031e8:	ldr	x8, [x23]
  4031ec:	ldp	x9, x10, [sp, #16]
  4031f0:	add	x9, x8, x9
  4031f4:	ldr	x8, [x23, #8]
  4031f8:	add	x8, x8, x10
  4031fc:	cmp	x8, x24
  403200:	stp	x9, x8, [sp]
  403204:	b.lt	403214 <ferror@plt+0xd64>  // b.tstop
  403208:	add	x9, x9, #0x1
  40320c:	add	x8, x8, x25
  403210:	stp	x9, x8, [sp]
  403214:	ldr	x0, [x19]
  403218:	mov	x1, sp
  40321c:	bl	404f18 <ferror@plt+0x2a68>
  403220:	mov	w23, wzr
  403224:	mov	w8, wzr
  403228:	cbz	w8, 403254 <ferror@plt+0xda4>
  40322c:	cbz	w23, 403198 <ferror@plt+0xce8>
  403230:	b	403254 <ferror@plt+0xda4>
  403234:	ldp	x0, x1, [x19, #8]
  403238:	mov	w2, w21
  40323c:	bl	404504 <ferror@plt+0x2054>
  403240:	mov	w23, w0
  403244:	mov	w0, w21
  403248:	bl	401f50 <fdatasync@plt>
  40324c:	mov	w8, #0x1                   	// #1
  403250:	cbnz	w8, 40322c <ferror@plt+0xd7c>
  403254:	mov	w0, w23
  403258:	ldp	x20, x19, [sp, #96]
  40325c:	ldp	x22, x21, [sp, #80]
  403260:	ldp	x24, x23, [sp, #64]
  403264:	ldr	x25, [sp, #48]
  403268:	ldp	x29, x30, [sp, #32]
  40326c:	add	sp, sp, #0x70
  403270:	ret
  403274:	stp	x29, x30, [sp, #-32]!
  403278:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  40327c:	ldr	x0, [x8, #832]
  403280:	str	x19, [sp, #16]
  403284:	mov	x29, sp
  403288:	bl	4032f0 <ferror@plt+0xe40>
  40328c:	cbz	w0, 4032a0 <ferror@plt+0xdf0>
  403290:	bl	402420 <__errno_location@plt>
  403294:	ldr	w8, [x0]
  403298:	cmp	w8, #0x20
  40329c:	b.ne	4032bc <ferror@plt+0xe0c>  // b.any
  4032a0:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4032a4:	ldr	x0, [x8, #808]
  4032a8:	bl	4032f0 <ferror@plt+0xe40>
  4032ac:	cbnz	w0, 4032dc <ferror@plt+0xe2c>
  4032b0:	ldr	x19, [sp, #16]
  4032b4:	ldp	x29, x30, [sp], #32
  4032b8:	ret
  4032bc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4032c0:	add	x1, x1, #0x843
  4032c4:	mov	w2, #0x5                   	// #5
  4032c8:	mov	x0, xzr
  4032cc:	mov	w19, w8
  4032d0:	bl	4023a0 <dcgettext@plt>
  4032d4:	cbnz	w19, 4032e4 <ferror@plt+0xe34>
  4032d8:	bl	402330 <warnx@plt>
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	bl	401eb0 <_exit@plt>
  4032e4:	bl	402250 <warn@plt>
  4032e8:	mov	w0, #0x1                   	// #1
  4032ec:	bl	401eb0 <_exit@plt>
  4032f0:	stp	x29, x30, [sp, #-32]!
  4032f4:	stp	x20, x19, [sp, #16]
  4032f8:	mov	x29, sp
  4032fc:	mov	x20, x0
  403300:	bl	402420 <__errno_location@plt>
  403304:	mov	x19, x0
  403308:	str	wzr, [x0]
  40330c:	mov	x0, x20
  403310:	bl	4024b0 <ferror@plt>
  403314:	cbnz	w0, 403324 <ferror@plt+0xe74>
  403318:	mov	x0, x20
  40331c:	bl	402320 <fflush@plt>
  403320:	cbz	w0, 40333c <ferror@plt+0xe8c>
  403324:	ldr	w8, [x19]
  403328:	cmp	w8, #0x9
  40332c:	csetm	w0, ne  // ne = any
  403330:	ldp	x20, x19, [sp, #16]
  403334:	ldp	x29, x30, [sp], #32
  403338:	ret
  40333c:	mov	x0, x20
  403340:	bl	402040 <fileno@plt>
  403344:	tbnz	w0, #31, 403324 <ferror@plt+0xe74>
  403348:	bl	401f00 <dup@plt>
  40334c:	tbnz	w0, #31, 403324 <ferror@plt+0xe74>
  403350:	bl	402190 <close@plt>
  403354:	cbnz	w0, 403324 <ferror@plt+0xe74>
  403358:	b	403330 <ferror@plt+0xe80>
  40335c:	cmp	w0, #0x63
  403360:	b.ne	403370 <ferror@plt+0xec0>  // b.any
  403364:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403368:	add	x0, x0, #0x618
  40336c:	ret
  403370:	adrp	x9, 408000 <ferror@plt+0x5b50>
  403374:	mov	w8, w0
  403378:	add	x9, x9, #0x478
  40337c:	ldr	x0, [x9]
  403380:	cbz	x0, 403394 <ferror@plt+0xee4>
  403384:	ldr	w10, [x9, #24]
  403388:	add	x9, x9, #0x20
  40338c:	cmp	w10, w8
  403390:	b.ne	40337c <ferror@plt+0xecc>  // b.any
  403394:	ret
  403398:	sub	w8, w0, #0x21
  40339c:	cmp	w8, #0x5e
  4033a0:	cset	w0, cc  // cc = lo, ul, last
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-32]!
  4033ac:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4033b0:	add	x0, x0, #0xb21
  4033b4:	stp	x20, x19, [sp, #16]
  4033b8:	mov	x29, sp
  4033bc:	bl	402440 <getenv@plt>
  4033c0:	adrp	x20, 41a000 <ferror@plt+0x17b50>
  4033c4:	ldrb	w8, [x20, #852]
  4033c8:	tbnz	w8, #1, 4033d8 <ferror@plt+0xf28>
  4033cc:	cbz	x0, 4033d4 <ferror@plt+0xf24>
  4033d0:	bl	403458 <ferror@plt+0xfa8>
  4033d4:	str	w0, [x20, #852]
  4033d8:	ldr	w8, [x20, #852]
  4033dc:	cbz	w8, 403408 <ferror@plt+0xf58>
  4033e0:	bl	401fa0 <getuid@plt>
  4033e4:	mov	w19, w0
  4033e8:	bl	401f80 <geteuid@plt>
  4033ec:	cmp	w19, w0
  4033f0:	b.ne	403420 <ferror@plt+0xf70>  // b.any
  4033f4:	bl	4022b0 <getgid@plt>
  4033f8:	mov	w19, w0
  4033fc:	bl	401f40 <getegid@plt>
  403400:	cmp	w19, w0
  403404:	b.ne	403420 <ferror@plt+0xf70>  // b.any
  403408:	ldr	w8, [x20, #852]
  40340c:	orr	w8, w8, #0x2
  403410:	str	w8, [x20, #852]
  403414:	ldp	x20, x19, [sp, #16]
  403418:	ldp	x29, x30, [sp], #32
  40341c:	ret
  403420:	ldr	w8, [x20, #852]
  403424:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  403428:	ldr	x19, [x9, #808]
  40342c:	orr	w8, w8, #0x1000000
  403430:	str	w8, [x20, #852]
  403434:	bl	402080 <getpid@plt>
  403438:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40343c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403440:	mov	w2, w0
  403444:	add	x1, x1, #0xb34
  403448:	add	x3, x3, #0xb6d
  40344c:	mov	x0, x19
  403450:	bl	402460 <fprintf@plt>
  403454:	b	403408 <ferror@plt+0xf58>
  403458:	stp	x29, x30, [sp, #-32]!
  40345c:	mov	x29, sp
  403460:	add	x1, x29, #0x18
  403464:	mov	w2, wzr
  403468:	str	x19, [sp, #16]
  40346c:	bl	401ec0 <strtoul@plt>
  403470:	ldr	x8, [x29, #24]
  403474:	mov	x19, x0
  403478:	cbz	x8, 403498 <ferror@plt+0xfe8>
  40347c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  403480:	add	x1, x1, #0x100
  403484:	mov	x0, x8
  403488:	bl	402240 <strcmp@plt>
  40348c:	cmp	w0, #0x0
  403490:	mov	w8, #0xffff                	// #65535
  403494:	csel	w19, w8, w19, eq  // eq = none
  403498:	mov	w0, w19
  40349c:	ldr	x19, [sp, #16]
  4034a0:	ldp	x29, x30, [sp], #32
  4034a4:	ret
  4034a8:	stp	x29, x30, [sp, #-16]!
  4034ac:	mov	x29, sp
  4034b0:	bl	4034bc <ferror@plt+0x100c>
  4034b4:	ldp	x29, x30, [sp], #16
  4034b8:	ret
  4034bc:	stp	x29, x30, [sp, #-16]!
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	mov	w1, #0x90                  	// #144
  4034c8:	mov	x29, sp
  4034cc:	bl	402150 <calloc@plt>
  4034d0:	cbz	x0, 4034dc <ferror@plt+0x102c>
  4034d4:	ldp	x29, x30, [sp], #16
  4034d8:	ret
  4034dc:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4034e0:	add	x1, x1, #0x104
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	mov	w2, #0x90                  	// #144
  4034ec:	bl	402480 <err@plt>
  4034f0:	cbz	x0, 40352c <ferror@plt+0x107c>
  4034f4:	stp	x29, x30, [sp, #-32]!
  4034f8:	str	x19, [sp, #16]
  4034fc:	mov	x19, x0
  403500:	ldr	x0, [x0]
  403504:	mov	x29, sp
  403508:	bl	402290 <free@plt>
  40350c:	ldr	x0, [x19, #32]
  403510:	bl	402290 <free@plt>
  403514:	ldr	x0, [x19, #40]
  403518:	bl	402290 <free@plt>
  40351c:	mov	x0, x19
  403520:	bl	402290 <free@plt>
  403524:	ldr	x19, [sp, #16]
  403528:	ldp	x29, x30, [sp], #32
  40352c:	ret
  403530:	stp	x29, x30, [sp, #-16]!
  403534:	mov	x29, sp
  403538:	cbz	x0, 40354c <ferror@plt+0x109c>
  40353c:	strb	w1, [x0, #136]
  403540:	mov	w0, wzr
  403544:	ldp	x29, x30, [sp], #16
  403548:	ret
  40354c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403550:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403554:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403558:	add	x0, x0, #0xb7a
  40355c:	add	x1, x1, #0xb7e
  403560:	add	x3, x3, #0xb9c
  403564:	mov	w2, #0x7b                  	// #123
  403568:	bl	402410 <__assert_fail@plt>
  40356c:	stp	x29, x30, [sp, #-16]!
  403570:	mov	x29, sp
  403574:	cbz	x0, 403588 <ferror@plt+0x10d8>
  403578:	str	w1, [x0, #140]
  40357c:	mov	w0, wzr
  403580:	ldp	x29, x30, [sp], #16
  403584:	ret
  403588:	adrp	x0, 408000 <ferror@plt+0x5b50>
  40358c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403590:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403594:	add	x0, x0, #0xb7a
  403598:	add	x1, x1, #0xb7e
  40359c:	add	x3, x3, #0xbd5
  4035a0:	mov	w2, #0x83                  	// #131
  4035a4:	bl	402410 <__assert_fail@plt>
  4035a8:	ldr	x8, [x1]
  4035ac:	str	x8, [x0, #112]
  4035b0:	ldr	x8, [x1, #8]
  4035b4:	str	x8, [x0, #120]
  4035b8:	mov	w0, wzr
  4035bc:	ret
  4035c0:	ldr	x8, [x1]
  4035c4:	str	x8, [x0, #96]
  4035c8:	ldr	x8, [x1, #8]
  4035cc:	str	x8, [x0, #104]
  4035d0:	mov	w0, wzr
  4035d4:	ret
  4035d8:	str	d0, [x0, #128]
  4035dc:	mov	w0, wzr
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-48]!
  4035e8:	stp	x22, x21, [sp, #16]
  4035ec:	stp	x20, x19, [sp, #32]
  4035f0:	mov	x29, sp
  4035f4:	cbz	x0, 403780 <ferror@plt+0x12d0>
  4035f8:	mov	x19, x1
  4035fc:	cbz	x1, 4037a0 <ferror@plt+0x12f0>
  403600:	adrp	x1, 409000 <ferror@plt+0x6b50>
  403604:	mov	x20, x0
  403608:	str	x19, [x0, #80]
  40360c:	str	wzr, [x0, #92]
  403610:	add	x1, x1, #0x448
  403614:	mov	x0, x19
  403618:	bl	402090 <fopen@plt>
  40361c:	str	x0, [x20, #72]
  403620:	cbz	x0, 4036fc <ferror@plt+0x124c>
  403624:	bl	402110 <fgetc@plt>
  403628:	cmn	w0, #0x1
  40362c:	b.eq	4036f0 <ferror@plt+0x1240>  // b.none
  403630:	mov	w21, w0
  403634:	bl	402260 <__ctype_b_loc@plt>
  403638:	ldr	x8, [x0]
  40363c:	ldr	x1, [x20, #72]
  403640:	mov	w9, #0x1                   	// #1
  403644:	mov	w0, w21
  403648:	ldrh	w8, [x8, w21, sxtw #1]
  40364c:	bic	w8, w9, w8, lsr #11
  403650:	str	w8, [x20, #88]
  403654:	bl	4022a0 <ungetc@plt>
  403658:	mov	w21, wzr
  40365c:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  403660:	cbnz	w21, 403710 <ferror@plt+0x1260>
  403664:	ldr	w8, [x20, #88]
  403668:	cmp	w8, #0x1
  40366c:	b.ne	40369c <ferror@plt+0x11ec>  // b.any
  403670:	ldr	x3, [x20, #72]
  403674:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403678:	add	x1, x1, #0xc50
  40367c:	mov	x0, x20
  403680:	mov	x2, x19
  403684:	bl	4037c0 <ferror@plt+0x1310>
  403688:	ldrb	w8, [x0, #24]
  40368c:	orr	w8, w8, #0x1
  403690:	strb	w8, [x0, #24]
  403694:	ldrb	w8, [x22, #852]
  403698:	tbnz	w8, #3, 40373c <ferror@plt+0x128c>
  40369c:	mov	w21, wzr
  4036a0:	ldrb	w8, [x22, #852]
  4036a4:	tbz	w8, #2, 403728 <ferror@plt+0x1278>
  4036a8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4036ac:	ldr	x20, [x8, #808]
  4036b0:	bl	402080 <getpid@plt>
  4036b4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4036b8:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4036bc:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4036c0:	mov	w2, w0
  4036c4:	add	x1, x1, #0xc53
  4036c8:	add	x3, x3, #0xb6d
  4036cc:	add	x4, x4, #0xc8a
  4036d0:	mov	x0, x20
  4036d4:	bl	402460 <fprintf@plt>
  4036d8:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4036dc:	add	x0, x0, #0xc91
  4036e0:	mov	x1, x19
  4036e4:	mov	w2, w21
  4036e8:	bl	403890 <ferror@plt+0x13e0>
  4036ec:	b	403728 <ferror@plt+0x1278>
  4036f0:	ldr	x0, [x20, #72]
  4036f4:	bl	4024b0 <ferror@plt>
  4036f8:	cbz	w0, 403658 <ferror@plt+0x11a8>
  4036fc:	bl	402420 <__errno_location@plt>
  403700:	ldr	w8, [x0]
  403704:	neg	w21, w8
  403708:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  40370c:	cbz	w21, 403664 <ferror@plt+0x11b4>
  403710:	ldr	x0, [x20, #72]
  403714:	cbz	x0, 403720 <ferror@plt+0x1270>
  403718:	bl	402060 <fclose@plt>
  40371c:	str	xzr, [x20, #72]
  403720:	ldrb	w8, [x22, #852]
  403724:	tbnz	w8, #2, 4036a8 <ferror@plt+0x11f8>
  403728:	mov	w0, w21
  40372c:	ldp	x20, x19, [sp, #32]
  403730:	ldp	x22, x21, [sp, #16]
  403734:	ldp	x29, x30, [sp], #48
  403738:	ret
  40373c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403740:	ldr	x20, [x8, #808]
  403744:	bl	402080 <getpid@plt>
  403748:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40374c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403750:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403754:	mov	w2, w0
  403758:	add	x1, x1, #0xc53
  40375c:	add	x3, x3, #0xb6d
  403760:	add	x4, x4, #0xc61
  403764:	mov	x0, x20
  403768:	bl	402460 <fprintf@plt>
  40376c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403770:	add	x0, x0, #0xc65
  403774:	mov	x1, x19
  403778:	bl	403890 <ferror@plt+0x13e0>
  40377c:	b	40369c <ferror@plt+0x11ec>
  403780:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403784:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403788:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40378c:	add	x0, x0, #0xb7a
  403790:	add	x1, x1, #0xb7e
  403794:	add	x3, x3, #0xc07
  403798:	mov	w2, #0xb8                  	// #184
  40379c:	bl	402410 <__assert_fail@plt>
  4037a0:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4037a4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4037a8:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4037ac:	add	x0, x0, #0xc47
  4037b0:	add	x1, x1, #0xb7e
  4037b4:	add	x3, x3, #0xc07
  4037b8:	mov	w2, #0xb9                  	// #185
  4037bc:	bl	402410 <__assert_fail@plt>
  4037c0:	stp	x29, x30, [sp, #-48]!
  4037c4:	stp	x22, x21, [sp, #16]
  4037c8:	stp	x20, x19, [sp, #32]
  4037cc:	mov	x29, sp
  4037d0:	cbz	x0, 403830 <ferror@plt+0x1380>
  4037d4:	mov	x20, x1
  4037d8:	cbz	x1, 403850 <ferror@plt+0x13a0>
  4037dc:	mov	x21, x2
  4037e0:	cbz	x2, 403870 <ferror@plt+0x13c0>
  4037e4:	mov	x22, x0
  4037e8:	ldp	x0, x8, [x0]
  4037ec:	mov	x19, x3
  4037f0:	lsl	x8, x8, #5
  4037f4:	add	x1, x8, #0x20
  4037f8:	bl	404978 <ferror@plt+0x24c8>
  4037fc:	ldr	x8, [x22, #8]
  403800:	str	x0, [x22]
  403804:	movi	v0.2d, #0x0
  403808:	add	x0, x0, x8, lsl #5
  40380c:	add	x8, x8, #0x1
  403810:	str	x8, [x22, #8]
  403814:	stp	q0, q0, [x0]
  403818:	stp	x20, x21, [x0]
  40381c:	str	x19, [x0, #16]
  403820:	ldp	x20, x19, [sp, #32]
  403824:	ldp	x22, x21, [sp, #16]
  403828:	ldp	x29, x30, [sp], #48
  40382c:	ret
  403830:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403834:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403838:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40383c:	add	x0, x0, #0xb7a
  403840:	add	x1, x1, #0xb7e
  403844:	add	x3, x3, #0x11e
  403848:	mov	w2, #0xa4                  	// #164
  40384c:	bl	402410 <__assert_fail@plt>
  403850:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403854:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403858:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40385c:	add	x0, x0, #0xd6f
  403860:	add	x1, x1, #0xb7e
  403864:	add	x3, x3, #0x11e
  403868:	mov	w2, #0xa5                  	// #165
  40386c:	bl	402410 <__assert_fail@plt>
  403870:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403874:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403878:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40387c:	add	x0, x0, #0xc47
  403880:	add	x1, x1, #0xb7e
  403884:	add	x3, x3, #0x11e
  403888:	mov	w2, #0xa6                  	// #166
  40388c:	bl	402410 <__assert_fail@plt>
  403890:	sub	sp, sp, #0x120
  403894:	stp	x29, x30, [sp, #256]
  403898:	add	x29, sp, #0x100
  40389c:	mov	x9, #0xffffffffffffffc8    	// #-56
  4038a0:	mov	x10, sp
  4038a4:	sub	x11, x29, #0x78
  4038a8:	movk	x9, #0xff80, lsl #32
  4038ac:	add	x12, x29, #0x20
  4038b0:	add	x10, x10, #0x80
  4038b4:	add	x11, x11, #0x38
  4038b8:	stp	x28, x19, [sp, #272]
  4038bc:	adrp	x19, 41a000 <ferror@plt+0x17b50>
  4038c0:	stp	x10, x9, [x29, #-16]
  4038c4:	stp	x12, x11, [x29, #-32]
  4038c8:	mov	x8, x0
  4038cc:	stp	x1, x2, [x29, #-120]
  4038d0:	stp	x3, x4, [x29, #-104]
  4038d4:	stp	x5, x6, [x29, #-88]
  4038d8:	stur	x7, [x29, #-72]
  4038dc:	stp	q0, q1, [sp]
  4038e0:	ldr	x0, [x19, #808]
  4038e4:	ldp	q0, q1, [x29, #-32]
  4038e8:	sub	x2, x29, #0x40
  4038ec:	mov	x1, x8
  4038f0:	stp	q2, q3, [sp, #32]
  4038f4:	stp	q4, q5, [sp, #64]
  4038f8:	stp	q6, q7, [sp, #96]
  4038fc:	stp	q0, q1, [x29, #-64]
  403900:	bl	4023f0 <vfprintf@plt>
  403904:	ldr	x1, [x19, #808]
  403908:	mov	w0, #0xa                   	// #10
  40390c:	bl	401fc0 <fputc@plt>
  403910:	ldp	x28, x19, [sp, #272]
  403914:	ldp	x29, x30, [sp, #256]
  403918:	add	sp, sp, #0x120
  40391c:	ret
  403920:	stp	x29, x30, [sp, #-16]!
  403924:	mov	x29, sp
  403928:	cbz	x0, 403938 <ferror@plt+0x1488>
  40392c:	ldr	x0, [x0, #80]
  403930:	ldp	x29, x30, [sp], #16
  403934:	ret
  403938:	adrp	x0, 408000 <ferror@plt+0x5b50>
  40393c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403940:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403944:	add	x0, x0, #0xcb1
  403948:	add	x1, x1, #0xb7e
  40394c:	add	x3, x3, #0xcb7
  403950:	mov	w2, #0xe5                  	// #229
  403954:	bl	402410 <__assert_fail@plt>
  403958:	stp	x29, x30, [sp, #-16]!
  40395c:	mov	x29, sp
  403960:	cbz	x0, 403970 <ferror@plt+0x14c0>
  403964:	ldr	w0, [x0, #92]
  403968:	ldp	x29, x30, [sp], #16
  40396c:	ret
  403970:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403974:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403978:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40397c:	add	x0, x0, #0xcb1
  403980:	add	x1, x1, #0xb7e
  403984:	add	x3, x3, #0xcf1
  403988:	mov	w2, #0xeb                  	// #235
  40398c:	bl	402410 <__assert_fail@plt>
  403990:	stp	x29, x30, [sp, #-64]!
  403994:	str	x23, [sp, #16]
  403998:	stp	x22, x21, [sp, #32]
  40399c:	stp	x20, x19, [sp, #48]
  4039a0:	mov	x29, sp
  4039a4:	cbz	x0, 403a7c <ferror@plt+0x15cc>
  4039a8:	mov	x19, x1
  4039ac:	cbz	x1, 403a9c <ferror@plt+0x15ec>
  4039b0:	mov	x20, x2
  4039b4:	cbz	x2, 403abc <ferror@plt+0x160c>
  4039b8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4039bc:	mov	x22, x0
  4039c0:	add	x1, x1, #0x448
  4039c4:	mov	x0, x20
  4039c8:	bl	402090 <fopen@plt>
  4039cc:	mov	x23, x0
  4039d0:	cbz	x0, 403a1c <ferror@plt+0x156c>
  4039d4:	mov	x0, x23
  4039d8:	bl	403adc <ferror@plt+0x162c>
  4039dc:	mov	w21, w0
  4039e0:	cbnz	w21, 4039f8 <ferror@plt+0x1548>
  4039e4:	mov	x0, x22
  4039e8:	mov	x1, x19
  4039ec:	mov	x2, x20
  4039f0:	mov	x3, x23
  4039f4:	bl	4037c0 <ferror@plt+0x1310>
  4039f8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4039fc:	ldrb	w8, [x8, #852]
  403a00:	tbnz	w8, #3, 403a30 <ferror@plt+0x1580>
  403a04:	mov	w0, w21
  403a08:	ldp	x20, x19, [sp, #48]
  403a0c:	ldp	x22, x21, [sp, #32]
  403a10:	ldr	x23, [sp, #16]
  403a14:	ldp	x29, x30, [sp], #64
  403a18:	ret
  403a1c:	bl	402420 <__errno_location@plt>
  403a20:	ldr	w8, [x0]
  403a24:	neg	w21, w8
  403a28:	cbnz	w21, 4039f8 <ferror@plt+0x1548>
  403a2c:	b	4039e4 <ferror@plt+0x1534>
  403a30:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403a34:	ldr	x22, [x8, #808]
  403a38:	bl	402080 <getpid@plt>
  403a3c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403a40:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403a44:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403a48:	mov	w2, w0
  403a4c:	add	x1, x1, #0xc53
  403a50:	add	x3, x3, #0xb6d
  403a54:	add	x4, x4, #0xc61
  403a58:	mov	x0, x22
  403a5c:	bl	402460 <fprintf@plt>
  403a60:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403a64:	add	x0, x0, #0xd77
  403a68:	mov	x1, x20
  403a6c:	mov	x2, x19
  403a70:	mov	w3, w21
  403a74:	bl	403890 <ferror@plt+0x13e0>
  403a78:	b	403a04 <ferror@plt+0x1554>
  403a7c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403a80:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403a84:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403a88:	add	x0, x0, #0xb7a
  403a8c:	add	x1, x1, #0xb7e
  403a90:	add	x3, x3, #0xd23
  403a94:	mov	w2, #0xf5                  	// #245
  403a98:	bl	402410 <__assert_fail@plt>
  403a9c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403aa0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403aa4:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403aa8:	add	x0, x0, #0xd6f
  403aac:	add	x1, x1, #0xb7e
  403ab0:	add	x3, x3, #0xd23
  403ab4:	mov	w2, #0xf6                  	// #246
  403ab8:	bl	402410 <__assert_fail@plt>
  403abc:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403ac0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403ac4:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403ac8:	add	x0, x0, #0xc47
  403acc:	add	x1, x1, #0xb7e
  403ad0:	add	x3, x3, #0xd23
  403ad4:	mov	w2, #0xf7                  	// #247
  403ad8:	bl	402410 <__assert_fail@plt>
  403adc:	stp	x29, x30, [sp, #-32]!
  403ae0:	str	x19, [sp, #16]
  403ae4:	mov	x19, x0
  403ae8:	mov	x29, sp
  403aec:	mov	x0, x19
  403af0:	bl	402110 <fgetc@plt>
  403af4:	cmp	w0, #0xa
  403af8:	b.eq	403b04 <ferror@plt+0x1654>  // b.none
  403afc:	cmn	w0, #0x1
  403b00:	b.ne	403aec <ferror@plt+0x163c>  // b.any
  403b04:	mov	x0, x19
  403b08:	bl	4024b0 <ferror@plt>
  403b0c:	cbz	w0, 403b20 <ferror@plt+0x1670>
  403b10:	bl	402420 <__errno_location@plt>
  403b14:	ldr	w8, [x0]
  403b18:	neg	w0, w8
  403b1c:	b	403b30 <ferror@plt+0x1680>
  403b20:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403b24:	ldrb	w8, [x8, #852]
  403b28:	tbnz	w8, #3, 403b3c <ferror@plt+0x168c>
  403b2c:	mov	w0, wzr
  403b30:	ldr	x19, [sp, #16]
  403b34:	ldp	x29, x30, [sp], #32
  403b38:	ret
  403b3c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403b40:	ldr	x19, [x8, #808]
  403b44:	bl	402080 <getpid@plt>
  403b48:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403b4c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403b50:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403b54:	mov	w2, w0
  403b58:	add	x1, x1, #0xc53
  403b5c:	add	x3, x3, #0xb6d
  403b60:	add	x4, x4, #0xc61
  403b64:	mov	x0, x19
  403b68:	bl	402460 <fprintf@plt>
  403b6c:	adrp	x0, 409000 <ferror@plt+0x6b50>
  403b70:	add	x0, x0, #0x17b
  403b74:	bl	403890 <ferror@plt+0x13e0>
  403b78:	b	403b2c <ferror@plt+0x167c>
  403b7c:	cbz	x0, 403b88 <ferror@plt+0x16d8>
  403b80:	add	x0, x0, #0x20
  403b84:	ret
  403b88:	stp	x29, x30, [sp, #-16]!
  403b8c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403b90:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403b94:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403b98:	add	x0, x0, #0xebc
  403b9c:	add	x1, x1, #0xb7e
  403ba0:	add	x3, x3, #0xda5
  403ba4:	mov	w2, #0x119                 	// #281
  403ba8:	mov	x29, sp
  403bac:	bl	402410 <__assert_fail@plt>
  403bb0:	stp	x29, x30, [sp, #-16]!
  403bb4:	mov	x29, sp
  403bb8:	cbz	x0, 403bcc <ferror@plt+0x171c>
  403bbc:	ldr	x8, [x0, #48]
  403bc0:	ldr	x0, [x8, #8]
  403bc4:	ldp	x29, x30, [sp], #16
  403bc8:	ret
  403bcc:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403bd0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403bd4:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403bd8:	add	x0, x0, #0xebc
  403bdc:	add	x1, x1, #0xb7e
  403be0:	add	x3, x3, #0xde1
  403be4:	mov	w2, #0x120                 	// #288
  403be8:	bl	402410 <__assert_fail@plt>
  403bec:	stp	x29, x30, [sp, #-16]!
  403bf0:	mov	x29, sp
  403bf4:	cbz	x0, 403c20 <ferror@plt+0x1770>
  403bf8:	ldr	x8, [x0, #8]
  403bfc:	cbz	x8, 403c0c <ferror@plt+0x175c>
  403c00:	mov	w0, wzr
  403c04:	ldp	x29, x30, [sp], #16
  403c08:	ret
  403c0c:	ldrb	w8, [x0]
  403c10:	cmp	w8, #0x0
  403c14:	cset	w0, eq  // eq = none
  403c18:	ldp	x29, x30, [sp], #16
  403c1c:	ret
  403c20:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403c24:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403c28:	adrp	x3, 408000 <ferror@plt+0x5b50>
  403c2c:	add	x0, x0, #0xebc
  403c30:	add	x1, x1, #0xb7e
  403c34:	add	x3, x3, #0xe1c
  403c38:	mov	w2, #0x126                 	// #294
  403c3c:	bl	402410 <__assert_fail@plt>
  403c40:	sub	sp, sp, #0x70
  403c44:	stp	x29, x30, [sp, #16]
  403c48:	stp	x28, x27, [sp, #32]
  403c4c:	stp	x26, x25, [sp, #48]
  403c50:	stp	x24, x23, [sp, #64]
  403c54:	stp	x22, x21, [sp, #80]
  403c58:	stp	x20, x19, [sp, #96]
  403c5c:	add	x29, sp, #0x10
  403c60:	cbz	x0, 404150 <ferror@plt+0x1ca0>
  403c64:	ldr	x8, [x0, #72]
  403c68:	mov	x19, x0
  403c6c:	cbz	x8, 404170 <ferror@plt+0x1cc0>
  403c70:	mov	x20, x2
  403c74:	cbz	x2, 404190 <ferror@plt+0x1ce0>
  403c78:	adrp	x24, 408000 <ferror@plt+0x5b50>
  403c7c:	adrp	x26, 408000 <ferror@plt+0x5b50>
  403c80:	mov	x21, x1
  403c84:	add	x22, x19, #0x10
  403c88:	add	x23, x19, #0x30
  403c8c:	adrp	x25, 41a000 <ferror@plt+0x17b50>
  403c90:	add	x24, x24, #0xec1
  403c94:	add	x26, x26, #0xb6d
  403c98:	str	xzr, [x20]
  403c9c:	stp	xzr, xzr, [sp]
  403ca0:	ldr	x0, [x19, #72]
  403ca4:	bl	402210 <feof@plt>
  403ca8:	cbz	w0, 403cc0 <ferror@plt+0x1810>
  403cac:	mov	w8, #0x2                   	// #2
  403cb0:	mov	w28, #0x1                   	// #1
  403cb4:	cbnz	w8, 403f38 <ferror@plt+0x1a88>
  403cb8:	cbz	w28, 403ca0 <ferror@plt+0x17f0>
  403cbc:	b	403f48 <ferror@plt+0x1a98>
  403cc0:	ldrb	w8, [x25, #852]
  403cc4:	tbnz	w8, #2, 403e38 <ferror@plt+0x1988>
  403cc8:	mov	x0, x22
  403ccc:	bl	4041b0 <ferror@plt+0x1d00>
  403cd0:	ldp	w8, w9, [x19, #88]
  403cd4:	add	w9, w9, #0x1
  403cd8:	cmp	w8, #0x1
  403cdc:	str	w9, [x19, #92]
  403ce0:	b.eq	403d10 <ferror@plt+0x1860>  // b.none
  403ce4:	cbnz	w8, 403d44 <ferror@plt+0x1894>
  403ce8:	ldr	x1, [x19, #72]
  403cec:	ldrb	w2, [x19, #136]
  403cf0:	mov	x0, x22
  403cf4:	bl	4041f4 <ferror@plt+0x1d44>
  403cf8:	mov	w28, w0
  403cfc:	cbnz	w0, 403d48 <ferror@plt+0x1898>
  403d00:	ldrb	w8, [x19, #136]
  403d04:	strb	w8, [x19, #16]
  403d08:	cbnz	w28, 403d4c <ferror@plt+0x189c>
  403d0c:	b	403d78 <ferror@plt+0x18c8>
  403d10:	ldr	x0, [x19, #72]
  403d14:	mov	x1, x24
  403d18:	mov	x2, x22
  403d1c:	bl	4020c0 <__isoc99_fscanf@plt>
  403d20:	cmp	w0, #0x1
  403d24:	b.ne	403d70 <ferror@plt+0x18c0>  // b.any
  403d28:	ldr	x1, [x19, #72]
  403d2c:	ldrb	w2, [x19, #16]
  403d30:	mov	x0, x22
  403d34:	bl	4041f4 <ferror@plt+0x1d44>
  403d38:	mov	w28, w0
  403d3c:	cbnz	w28, 403d4c <ferror@plt+0x189c>
  403d40:	b	403d78 <ferror@plt+0x18c8>
  403d44:	mov	w28, #0x1                   	// #1
  403d48:	cbz	w28, 403d78 <ferror@plt+0x18c8>
  403d4c:	tbnz	w28, #31, 403d58 <ferror@plt+0x18a8>
  403d50:	mov	w8, #0x2                   	// #2
  403d54:	b	403cb4 <ferror@plt+0x1804>
  403d58:	ldr	x0, [x19, #72]
  403d5c:	bl	402210 <feof@plt>
  403d60:	cmp	w0, #0x0
  403d64:	csinc	w28, w28, wzr, eq  // eq = none
  403d68:	mov	w8, #0x2                   	// #2
  403d6c:	b	403cb4 <ferror@plt+0x1804>
  403d70:	mov	w28, #0xffffffea            	// #-22
  403d74:	cbnz	w28, 403d4c <ferror@plt+0x189c>
  403d78:	ldrb	w8, [x25, #852]
  403d7c:	tbnz	w8, #2, 403e74 <ferror@plt+0x19c4>
  403d80:	ldrb	w27, [x19, #16]
  403d84:	mov	x0, x19
  403d88:	mov	w1, w27
  403d8c:	bl	404390 <ferror@plt+0x1ee0>
  403d90:	cbz	x0, 403dc4 <ferror@plt+0x1914>
  403d94:	mov	x28, x0
  403d98:	mov	w0, w27
  403d9c:	mov	x1, x21
  403da0:	bl	404404 <ferror@plt+0x1f54>
  403da4:	cbz	w0, 403e0c <ferror@plt+0x195c>
  403da8:	str	x28, [x19, #64]
  403dac:	str	x22, [x20]
  403db0:	ldrb	w8, [x25, #852]
  403db4:	tbnz	w8, #3, 403ef8 <ferror@plt+0x1a48>
  403db8:	mov	w28, wzr
  403dbc:	mov	w8, #0xb                   	// #11
  403dc0:	b	403cb4 <ferror@plt+0x1804>
  403dc4:	ldrb	w8, [x25, #852]
  403dc8:	tbz	w8, #2, 403e18 <ferror@plt+0x1968>
  403dcc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403dd0:	ldr	x27, [x8, #808]
  403dd4:	bl	402080 <getpid@plt>
  403dd8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403ddc:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403de0:	mov	w2, w0
  403de4:	mov	x0, x27
  403de8:	add	x1, x1, #0xc53
  403dec:	mov	x3, x26
  403df0:	add	x4, x4, #0xc8a
  403df4:	bl	402460 <fprintf@plt>
  403df8:	ldrsb	w1, [x22]
  403dfc:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403e00:	add	x0, x0, #0xef0
  403e04:	bl	403890 <ferror@plt+0x13e0>
  403e08:	b	403e18 <ferror@plt+0x1968>
  403e0c:	ldr	x1, [x19, #24]
  403e10:	mov	x0, x28
  403e14:	bl	404438 <ferror@plt+0x1f88>
  403e18:	ldrb	w8, [x25, #852]
  403e1c:	tbnz	w8, #2, 403eb4 <ferror@plt+0x1a04>
  403e20:	mov	x0, sp
  403e24:	mov	x1, x23
  403e28:	bl	4044cc <ferror@plt+0x201c>
  403e2c:	mov	w28, wzr
  403e30:	mov	w8, wzr
  403e34:	b	403cb4 <ferror@plt+0x1804>
  403e38:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403e3c:	ldr	x27, [x8, #808]
  403e40:	bl	402080 <getpid@plt>
  403e44:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403e48:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403e4c:	mov	w2, w0
  403e50:	mov	x0, x27
  403e54:	add	x1, x1, #0xc53
  403e58:	mov	x3, x26
  403e5c:	add	x4, x4, #0xc8a
  403e60:	bl	402460 <fprintf@plt>
  403e64:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403e68:	add	x0, x0, #0xeaf
  403e6c:	bl	403890 <ferror@plt+0x13e0>
  403e70:	b	403cc8 <ferror@plt+0x1818>
  403e74:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403e78:	ldr	x27, [x8, #808]
  403e7c:	bl	402080 <getpid@plt>
  403e80:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403e84:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403e88:	mov	w2, w0
  403e8c:	mov	x0, x27
  403e90:	add	x1, x1, #0xc53
  403e94:	mov	x3, x26
  403e98:	add	x4, x4, #0xc8a
  403e9c:	bl	402460 <fprintf@plt>
  403ea0:	ldrsb	w1, [x22]
  403ea4:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403ea8:	add	x0, x0, #0xec5
  403eac:	bl	403890 <ferror@plt+0x13e0>
  403eb0:	b	403d80 <ferror@plt+0x18d0>
  403eb4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403eb8:	ldr	x27, [x8, #808]
  403ebc:	bl	402080 <getpid@plt>
  403ec0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403ec4:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403ec8:	mov	w2, w0
  403ecc:	mov	x0, x27
  403ed0:	add	x1, x1, #0xc53
  403ed4:	mov	x3, x26
  403ed8:	add	x4, x4, #0xc8a
  403edc:	bl	402460 <fprintf@plt>
  403ee0:	ldrsb	w1, [x19, #16]
  403ee4:	ldp	x2, x3, [x19, #48]
  403ee8:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403eec:	add	x0, x0, #0xf0f
  403ef0:	bl	403890 <ferror@plt+0x13e0>
  403ef4:	b	403e20 <ferror@plt+0x1970>
  403ef8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  403efc:	ldr	x27, [x8, #808]
  403f00:	bl	402080 <getpid@plt>
  403f04:	adrp	x1, 408000 <ferror@plt+0x5b50>
  403f08:	adrp	x4, 408000 <ferror@plt+0x5b50>
  403f0c:	mov	w2, w0
  403f10:	mov	x0, x27
  403f14:	add	x1, x1, #0xc53
  403f18:	mov	x3, x26
  403f1c:	add	x4, x4, #0xc61
  403f20:	bl	402460 <fprintf@plt>
  403f24:	ldr	x1, [x28, #8]
  403f28:	adrp	x0, 408000 <ferror@plt+0x5b50>
  403f2c:	add	x0, x0, #0xed9
  403f30:	bl	403890 <ferror@plt+0x13e0>
  403f34:	b	403db8 <ferror@plt+0x1908>
  403f38:	cmp	w8, #0x2
  403f3c:	b.eq	403f48 <ferror@plt+0x1a98>  // b.none
  403f40:	cmp	w8, #0xb
  403f44:	b.ne	404018 <ferror@plt+0x1b68>  // b.any
  403f48:	ldp	x20, x21, [sp]
  403f4c:	orr	x8, x21, x20
  403f50:	cbz	x8, 403f60 <ferror@plt+0x1ab0>
  403f54:	add	x0, x19, #0x30
  403f58:	mov	x1, sp
  403f5c:	bl	4044cc <ferror@plt+0x201c>
  403f60:	ldrb	w8, [x25, #852]
  403f64:	tbnz	w8, #2, 40403c <ferror@plt+0x1b8c>
  403f68:	ldr	d0, [x19, #128]
  403f6c:	fcmp	d0, #0.0
  403f70:	b.eq	403fa0 <ferror@plt+0x1af0>  // b.none
  403f74:	ldrb	w8, [x25, #852]
  403f78:	tbnz	w8, #2, 404090 <ferror@plt+0x1be0>
  403f7c:	ldp	d0, d1, [x19, #48]
  403f80:	ldr	d2, [x19, #128]
  403f84:	scvtf	d0, d0
  403f88:	scvtf	d1, d1
  403f8c:	fdiv	d0, d0, d2
  403f90:	fdiv	d1, d1, d2
  403f94:	fcvtzs	x8, d0
  403f98:	fcvtzs	x9, d1
  403f9c:	stp	x8, x9, [x19, #48]
  403fa0:	ldr	x8, [x19, #96]
  403fa4:	cbnz	x8, 403fb0 <ferror@plt+0x1b00>
  403fa8:	ldr	x9, [x19, #104]
  403fac:	cbz	x9, 403fdc <ferror@plt+0x1b2c>
  403fb0:	ldr	x9, [x19, #48]
  403fb4:	cmp	x9, x8
  403fb8:	b.ne	403fc8 <ferror@plt+0x1b18>  // b.any
  403fbc:	ldr	x8, [x19, #56]
  403fc0:	ldr	x9, [x19, #104]
  403fc4:	cmp	x8, x9
  403fc8:	b.le	403fdc <ferror@plt+0x1b2c>
  403fcc:	ldrb	w8, [x25, #852]
  403fd0:	tbnz	w8, #2, 4040d0 <ferror@plt+0x1c20>
  403fd4:	ldp	x8, x9, [x19, #96]
  403fd8:	stp	x8, x9, [x19, #48]
  403fdc:	ldr	x8, [x19, #112]
  403fe0:	cbnz	x8, 403fec <ferror@plt+0x1b3c>
  403fe4:	ldr	x9, [x19, #120]
  403fe8:	cbz	x9, 404018 <ferror@plt+0x1b68>
  403fec:	mov	x20, x19
  403ff0:	ldr	x9, [x20, #48]!
  403ff4:	cmp	x9, x8
  403ff8:	b.ne	404008 <ferror@plt+0x1b58>  // b.any
  403ffc:	ldr	x8, [x19, #56]
  404000:	ldr	x9, [x19, #120]
  404004:	cmp	x8, x9
  404008:	b.ge	404018 <ferror@plt+0x1b68>  // b.tcont
  40400c:	ldrb	w8, [x25, #852]
  404010:	tbnz	w8, #2, 404110 <ferror@plt+0x1c60>
  404014:	stp	xzr, xzr, [x20]
  404018:	mov	w0, w28
  40401c:	ldp	x20, x19, [sp, #96]
  404020:	ldp	x22, x21, [sp, #80]
  404024:	ldp	x24, x23, [sp, #64]
  404028:	ldp	x26, x25, [sp, #48]
  40402c:	ldp	x28, x27, [sp, #32]
  404030:	ldp	x29, x30, [sp, #16]
  404034:	add	sp, sp, #0x70
  404038:	ret
  40403c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404040:	ldr	x22, [x8, #808]
  404044:	bl	402080 <getpid@plt>
  404048:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40404c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404050:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404054:	mov	w2, w0
  404058:	add	x1, x1, #0xc53
  40405c:	add	x3, x3, #0xb6d
  404060:	add	x4, x4, #0xc8a
  404064:	mov	x0, x22
  404068:	bl	402460 <fprintf@plt>
  40406c:	ldp	x2, x3, [x19, #48]
  404070:	ldr	x6, [x19, #24]
  404074:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404078:	add	x0, x0, #0xf33
  40407c:	mov	w1, w28
  404080:	mov	x4, x20
  404084:	mov	x5, x21
  404088:	bl	403890 <ferror@plt+0x13e0>
  40408c:	b	403f68 <ferror@plt+0x1ab8>
  404090:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404094:	ldr	x20, [x8, #808]
  404098:	bl	402080 <getpid@plt>
  40409c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4040a0:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4040a4:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4040a8:	mov	w2, w0
  4040ac:	add	x1, x1, #0xc53
  4040b0:	add	x3, x3, #0xb6d
  4040b4:	add	x4, x4, #0xc8a
  4040b8:	mov	x0, x20
  4040bc:	bl	402460 <fprintf@plt>
  4040c0:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4040c4:	add	x0, x0, #0xf7f
  4040c8:	bl	403890 <ferror@plt+0x13e0>
  4040cc:	b	403f7c <ferror@plt+0x1acc>
  4040d0:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4040d4:	ldr	x20, [x8, #808]
  4040d8:	bl	402080 <getpid@plt>
  4040dc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4040e0:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4040e4:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4040e8:	mov	w2, w0
  4040ec:	add	x1, x1, #0xc53
  4040f0:	add	x3, x3, #0xb6d
  4040f4:	add	x4, x4, #0xc8a
  4040f8:	mov	x0, x20
  4040fc:	bl	402460 <fprintf@plt>
  404100:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404104:	add	x0, x0, #0xf98
  404108:	bl	403890 <ferror@plt+0x13e0>
  40410c:	b	403fd4 <ferror@plt+0x1b24>
  404110:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404114:	ldr	x19, [x8, #808]
  404118:	bl	402080 <getpid@plt>
  40411c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404120:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404124:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404128:	mov	w2, w0
  40412c:	add	x1, x1, #0xc53
  404130:	add	x3, x3, #0xb6d
  404134:	add	x4, x4, #0xc8a
  404138:	mov	x0, x19
  40413c:	bl	402460 <fprintf@plt>
  404140:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404144:	add	x0, x0, #0xfb7
  404148:	bl	403890 <ferror@plt+0x13e0>
  40414c:	b	404014 <ferror@plt+0x1b64>
  404150:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404154:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404158:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40415c:	add	x0, x0, #0xb7a
  404160:	add	x1, x1, #0xb7e
  404164:	add	x3, x3, #0xe4b
  404168:	mov	w2, #0x186                 	// #390
  40416c:	bl	402410 <__assert_fail@plt>
  404170:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404174:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404178:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40417c:	add	x0, x0, #0xe9a
  404180:	add	x1, x1, #0xb7e
  404184:	add	x3, x3, #0xe4b
  404188:	mov	w2, #0x187                 	// #391
  40418c:	bl	402410 <__assert_fail@plt>
  404190:	adrp	x0, 408000 <ferror@plt+0x5b50>
  404194:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404198:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40419c:	add	x0, x0, #0xea9
  4041a0:	add	x1, x1, #0xb7e
  4041a4:	add	x3, x3, #0xe4b
  4041a8:	mov	w2, #0x188                 	// #392
  4041ac:	bl	402410 <__assert_fail@plt>
  4041b0:	stp	x29, x30, [sp, #-16]!
  4041b4:	mov	x29, sp
  4041b8:	cbz	x0, 4041d4 <ferror@plt+0x1d24>
  4041bc:	str	xzr, [x0, #8]
  4041c0:	strb	wzr, [x0]
  4041c4:	stp	xzr, xzr, [x0, #40]
  4041c8:	str	xzr, [x0, #32]
  4041cc:	ldp	x29, x30, [sp], #16
  4041d0:	ret
  4041d4:	adrp	x0, 408000 <ferror@plt+0x5b50>
  4041d8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4041dc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4041e0:	add	x0, x0, #0xebc
  4041e4:	add	x1, x1, #0xb7e
  4041e8:	add	x3, x3, #0x189
  4041ec:	mov	w2, #0x10f                 	// #271
  4041f0:	bl	402410 <__assert_fail@plt>
  4041f4:	stp	x29, x30, [sp, #-48]!
  4041f8:	stp	x28, x21, [sp, #16]
  4041fc:	stp	x20, x19, [sp, #32]
  404200:	mov	x29, sp
  404204:	sub	sp, sp, #0x2, lsl #12
  404208:	sxtb	w8, w2
  40420c:	sub	w8, w8, #0x48
  404210:	cmp	w8, #0xb
  404214:	mov	w21, wzr
  404218:	b.hi	404308 <ferror@plt+0x1e58>  // b.pmore
  40421c:	adrp	x9, 408000 <ferror@plt+0x5b50>
  404220:	add	x9, x9, #0xb15
  404224:	adr	x10, 40423c <ferror@plt+0x1d8c>
  404228:	ldrb	w11, [x9, x8]
  40422c:	add	x10, x10, x11, lsl #2
  404230:	mov	x20, x1
  404234:	mov	x19, x0
  404238:	br	x10
  40423c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404240:	add	x2, x19, #0x20
  404244:	add	x3, x19, #0x28
  404248:	add	x1, x1, #0x1c7
  40424c:	mov	x0, x20
  404250:	bl	4020c0 <__isoc99_fscanf@plt>
  404254:	mov	w21, w0
  404258:	cmp	w0, #0x2
  40425c:	b.ne	404308 <ferror@plt+0x1e58>  // b.any
  404260:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404264:	add	x1, x1, #0x1d2
  404268:	mov	x2, sp
  40426c:	mov	x0, x20
  404270:	bl	4020c0 <__isoc99_fscanf@plt>
  404274:	mov	w21, w0
  404278:	cmp	w0, #0x1
  40427c:	b.ne	404308 <ferror@plt+0x1e58>  // b.any
  404280:	ldr	x0, [x19, #16]
  404284:	mov	x1, sp
  404288:	bl	4049b4 <ferror@plt+0x2504>
  40428c:	str	x0, [x19, #16]
  404290:	cbz	x0, 404380 <ferror@plt+0x1ed0>
  404294:	mov	x0, sp
  404298:	mov	w1, #0x2000                	// #8192
  40429c:	mov	x2, x20
  4042a0:	bl	402470 <fgets@plt>
  4042a4:	cbz	x0, 404370 <ferror@plt+0x1ec0>
  4042a8:	ldrb	w8, [sp]
  4042ac:	cbz	w8, 4042cc <ferror@plt+0x1e1c>
  4042b0:	mov	x0, sp
  4042b4:	bl	404a68 <ferror@plt+0x25b8>
  4042b8:	ldr	x0, [x19, #24]
  4042bc:	mov	x1, sp
  4042c0:	bl	4049b4 <ferror@plt+0x2504>
  4042c4:	str	x0, [x19, #24]
  4042c8:	cbz	x0, 404388 <ferror@plt+0x1ed8>
  4042cc:	mov	w21, wzr
  4042d0:	b	404308 <ferror@plt+0x1e58>
  4042d4:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4042d8:	add	x2, x19, #0x20
  4042dc:	add	x3, x19, #0x28
  4042e0:	add	x4, x19, #0x8
  4042e4:	add	x1, x1, #0x1b6
  4042e8:	mov	x5, sp
  4042ec:	mov	x0, x20
  4042f0:	bl	4020c0 <__isoc99_fscanf@plt>
  4042f4:	ldrb	w8, [sp]
  4042f8:	cmp	w8, #0xa
  4042fc:	ccmp	w0, #0x4, #0x0, eq  // eq = none
  404300:	mov	w8, #0xffffffea            	// #-22
  404304:	csel	w21, wzr, w8, eq  // eq = none
  404308:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  40430c:	ldrb	w8, [x8, #852]
  404310:	tbnz	w8, #2, 40432c <ferror@plt+0x1e7c>
  404314:	mov	w0, w21
  404318:	add	sp, sp, #0x2, lsl #12
  40431c:	ldp	x20, x19, [sp, #32]
  404320:	ldp	x28, x21, [sp, #16]
  404324:	ldp	x29, x30, [sp], #48
  404328:	ret
  40432c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404330:	ldr	x19, [x8, #808]
  404334:	bl	402080 <getpid@plt>
  404338:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40433c:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404340:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404344:	mov	w2, w0
  404348:	add	x1, x1, #0xc53
  40434c:	add	x3, x3, #0xb6d
  404350:	add	x4, x4, #0xc8a
  404354:	mov	x0, x19
  404358:	bl	402460 <fprintf@plt>
  40435c:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404360:	add	x0, x0, #0x1d8
  404364:	mov	w1, w21
  404368:	bl	403890 <ferror@plt+0x13e0>
  40436c:	b	404314 <ferror@plt+0x1e64>
  404370:	bl	402420 <__errno_location@plt>
  404374:	ldr	w8, [x0]
  404378:	neg	w21, w8
  40437c:	b	404308 <ferror@plt+0x1e58>
  404380:	mov	w0, #0x14f                 	// #335
  404384:	bl	404a44 <ferror@plt+0x2594>
  404388:	mov	w0, #0x159                 	// #345
  40438c:	bl	404a44 <ferror@plt+0x2594>
  404390:	stp	x29, x30, [sp, #-64]!
  404394:	stp	x22, x21, [sp, #32]
  404398:	stp	x20, x19, [sp, #48]
  40439c:	ldr	x8, [x0, #8]
  4043a0:	str	x23, [sp, #16]
  4043a4:	mov	x29, sp
  4043a8:	cbz	x8, 4043e8 <ferror@plt+0x1f38>
  4043ac:	ldr	x23, [x0]
  4043b0:	mov	x19, x0
  4043b4:	mov	w20, w1
  4043b8:	mov	x22, xzr
  4043bc:	ldr	x1, [x23]
  4043c0:	mov	w0, w20
  4043c4:	bl	404404 <ferror@plt+0x1f54>
  4043c8:	cmp	w0, #0x0
  4043cc:	csel	x21, x21, x23, eq  // eq = none
  4043d0:	cbnz	w0, 4043ec <ferror@plt+0x1f3c>
  4043d4:	ldr	x8, [x19, #8]
  4043d8:	add	x22, x22, #0x1
  4043dc:	add	x23, x23, #0x20
  4043e0:	cmp	x22, x8
  4043e4:	b.cc	4043bc <ferror@plt+0x1f0c>  // b.lo, b.ul, b.last
  4043e8:	mov	x21, xzr
  4043ec:	mov	x0, x21
  4043f0:	ldp	x20, x19, [sp, #48]
  4043f4:	ldp	x22, x21, [sp, #32]
  4043f8:	ldr	x23, [sp, #16]
  4043fc:	ldp	x29, x30, [sp], #64
  404400:	ret
  404404:	cbz	x1, 404430 <ferror@plt+0x1f80>
  404408:	stp	x29, x30, [sp, #-16]!
  40440c:	sxtb	w8, w0
  404410:	mov	x0, x1
  404414:	mov	w1, w8
  404418:	mov	x29, sp
  40441c:	bl	402300 <strchr@plt>
  404420:	cmp	x0, #0x0
  404424:	cset	w0, ne  // ne = any
  404428:	ldp	x29, x30, [sp], #16
  40442c:	ret
  404430:	mov	w0, #0x1                   	// #1
  404434:	ret
  404438:	stp	x29, x30, [sp, #-48]!
  40443c:	stp	x20, x19, [sp, #32]
  404440:	ldrb	w8, [x0, #24]
  404444:	str	x21, [sp, #16]
  404448:	mov	x29, sp
  40444c:	tbnz	w8, #0, 404474 <ferror@plt+0x1fc4>
  404450:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404454:	ldrb	w8, [x8, #852]
  404458:	mov	x20, x0
  40445c:	mov	x19, x1
  404460:	tbnz	w8, #3, 404484 <ferror@plt+0x1fd4>
  404464:	ldr	x0, [x20, #16]
  404468:	mov	w2, #0x1                   	// #1
  40446c:	mov	x1, x19
  404470:	bl	4021e0 <fseek@plt>
  404474:	ldp	x20, x19, [sp, #32]
  404478:	ldr	x21, [sp, #16]
  40447c:	ldp	x29, x30, [sp], #48
  404480:	ret
  404484:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404488:	ldr	x21, [x8, #808]
  40448c:	bl	402080 <getpid@plt>
  404490:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404494:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404498:	adrp	x4, 408000 <ferror@plt+0x5b50>
  40449c:	mov	w2, w0
  4044a0:	add	x1, x1, #0xc53
  4044a4:	add	x3, x3, #0xb6d
  4044a8:	add	x4, x4, #0xc61
  4044ac:	mov	x0, x21
  4044b0:	bl	402460 <fprintf@plt>
  4044b4:	ldr	x1, [x20, #8]
  4044b8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4044bc:	add	x0, x0, #0x217
  4044c0:	mov	x2, x19
  4044c4:	bl	403890 <ferror@plt+0x13e0>
  4044c8:	b	404464 <ferror@plt+0x1fb4>
  4044cc:	ldp	x8, x11, [x1]
  4044d0:	ldp	x9, x10, [x0]
  4044d4:	add	x8, x8, x9
  4044d8:	mov	x9, #0xffffffffffffbdc0    	// #-16960
  4044dc:	add	x10, x11, x10
  4044e0:	mov	w11, #0x423f                	// #16959
  4044e4:	movk	x9, #0xfff0, lsl #16
  4044e8:	movk	w11, #0xf, lsl #16
  4044ec:	add	x9, x10, x9
  4044f0:	cmp	x10, x11
  4044f4:	csel	x9, x9, x10, gt
  4044f8:	cinc	x8, x8, gt
  4044fc:	stp	x8, x9, [x0]
  404500:	ret
  404504:	stp	x29, x30, [sp, #-96]!
  404508:	stp	x28, x27, [sp, #16]
  40450c:	stp	x26, x25, [sp, #32]
  404510:	stp	x24, x23, [sp, #48]
  404514:	stp	x22, x21, [sp, #64]
  404518:	stp	x20, x19, [sp, #80]
  40451c:	mov	x29, sp
  404520:	sub	sp, sp, #0x2, lsl #12
  404524:	sub	sp, sp, #0x10
  404528:	cbz	x0, 404858 <ferror@plt+0x23a8>
  40452c:	mov	x19, x1
  404530:	cbz	x1, 404878 <ferror@plt+0x23c8>
  404534:	ldrsb	w8, [x19]
  404538:	mov	w20, w2
  40453c:	cmp	w8, #0x48
  404540:	b.eq	4045b4 <ferror@plt+0x2104>  // b.none
  404544:	cmp	w8, #0x53
  404548:	b.ne	4045e8 <ferror@plt+0x2138>  // b.any
  40454c:	ldr	x2, [x19, #16]
  404550:	cbz	x2, 404898 <ferror@plt+0x23e8>
  404554:	ldr	x3, [x19, #24]
  404558:	cbz	x3, 4048b8 <ferror@plt+0x2408>
  40455c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404560:	add	x1, x1, #0x39
  404564:	mov	w0, w20
  404568:	bl	402160 <dprintf@plt>
  40456c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404570:	ldrb	w8, [x8, #852]
  404574:	tbz	w8, #3, 4045e0 <ferror@plt+0x2130>
  404578:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  40457c:	ldr	x19, [x8, #808]
  404580:	bl	402080 <getpid@plt>
  404584:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404588:	adrp	x3, 408000 <ferror@plt+0x5b50>
  40458c:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404590:	mov	w2, w0
  404594:	add	x1, x1, #0xc53
  404598:	add	x3, x3, #0xb6d
  40459c:	add	x4, x4, #0xc61
  4045a0:	mov	x0, x19
  4045a4:	bl	402460 <fprintf@plt>
  4045a8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4045ac:	add	x0, x0, #0x40
  4045b0:	b	404804 <ferror@plt+0x2354>
  4045b4:	ldr	x2, [x19, #16]
  4045b8:	cbz	x2, 4048d8 <ferror@plt+0x2428>
  4045bc:	ldr	x3, [x19, #24]
  4045c0:	cbz	x3, 4048f8 <ferror@plt+0x2448>
  4045c4:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4045c8:	add	x1, x1, #0x53
  4045cc:	mov	w0, w20
  4045d0:	bl	402160 <dprintf@plt>
  4045d4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4045d8:	ldrb	w8, [x8, #852]
  4045dc:	tbnz	w8, #3, 4047cc <ferror@plt+0x231c>
  4045e0:	mov	w21, wzr
  4045e4:	b	4047a4 <ferror@plt+0x22f4>
  4045e8:	ldr	x28, [x19, #8]
  4045ec:	cbz	x28, 404918 <ferror@plt+0x2468>
  4045f0:	ldr	x9, [x19, #48]
  4045f4:	cbz	x9, 404938 <ferror@plt+0x2488>
  4045f8:	ldr	x9, [x9, #16]
  4045fc:	cbz	x9, 404958 <ferror@plt+0x24a8>
  404600:	ldr	w9, [x0, #140]
  404604:	cmp	w9, #0x2
  404608:	b.eq	404620 <ferror@plt+0x2170>  // b.none
  40460c:	cbnz	w9, 404628 <ferror@plt+0x2178>
  404610:	and	w8, w8, #0xff
  404614:	cmp	w8, #0x49
  404618:	cset	w25, eq  // eq = none
  40461c:	b	40462c <ferror@plt+0x217c>
  404620:	mov	w25, #0x1                   	// #1
  404624:	b	40462c <ferror@plt+0x217c>
  404628:	mov	w25, wzr
  40462c:	adrp	x24, 408000 <ferror@plt+0x5b50>
  404630:	mov	w21, wzr
  404634:	mov	w22, #0x2000                	// #8192
  404638:	adrp	x26, 41a000 <ferror@plt+0x17b50>
  40463c:	add	x24, x24, #0xc61
  404640:	mov	w23, #0xa                   	// #10
  404644:	b	404658 <ferror@plt+0x21a8>
  404648:	ldrb	w8, [x26, #852]
  40464c:	tbnz	w8, #3, 404724 <ferror@plt+0x2274>
  404650:	mov	w8, wzr
  404654:	tbz	w8, #0, 404764 <ferror@plt+0x22b4>
  404658:	cbz	x28, 404764 <ferror@plt+0x22b4>
  40465c:	ldr	x8, [x19, #48]
  404660:	cmp	x28, #0x2, lsl #12
  404664:	csel	x2, x28, x22, cc  // cc = lo, ul, last
  404668:	add	x0, sp, #0x8
  40466c:	ldr	x3, [x8, #16]
  404670:	mov	w1, #0x1                   	// #1
  404674:	bl	402280 <fread@plt>
  404678:	cbz	x0, 404648 <ferror@plt+0x2198>
  40467c:	mov	x27, x0
  404680:	cbz	w25, 4046b0 <ferror@plt+0x2200>
  404684:	add	x8, sp, #0x8
  404688:	mov	x9, x27
  40468c:	b	40469c <ferror@plt+0x21ec>
  404690:	subs	x9, x9, #0x1
  404694:	add	x8, x8, #0x1
  404698:	b.eq	4046b0 <ferror@plt+0x2200>  // b.none
  40469c:	ldrb	w10, [x8]
  4046a0:	cmp	w10, #0xd
  4046a4:	b.ne	404690 <ferror@plt+0x21e0>  // b.any
  4046a8:	strb	w23, [x8]
  4046ac:	b	404690 <ferror@plt+0x21e0>
  4046b0:	add	x1, sp, #0x8
  4046b4:	mov	w0, w20
  4046b8:	mov	x2, x27
  4046bc:	sub	x28, x28, x27
  4046c0:	bl	4021c0 <write@plt>
  4046c4:	cmp	x0, x27
  4046c8:	b.ne	4046d8 <ferror@plt+0x2228>  // b.any
  4046cc:	mov	w8, #0x1                   	// #1
  4046d0:	tbnz	w8, #0, 404658 <ferror@plt+0x21a8>
  4046d4:	b	404764 <ferror@plt+0x22b4>
  4046d8:	bl	402420 <__errno_location@plt>
  4046dc:	ldr	w9, [x0]
  4046e0:	ldrb	w10, [x26, #852]
  4046e4:	neg	w21, w9
  4046e8:	tbz	w10, #3, 404650 <ferror@plt+0x21a0>
  4046ec:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4046f0:	ldr	x27, [x8, #808]
  4046f4:	bl	402080 <getpid@plt>
  4046f8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4046fc:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404700:	mov	w2, w0
  404704:	mov	x0, x27
  404708:	add	x1, x1, #0xc53
  40470c:	add	x3, x3, #0xb6d
  404710:	mov	x4, x24
  404714:	bl	402460 <fprintf@plt>
  404718:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40471c:	add	x0, x0, #0xba
  404720:	b	404758 <ferror@plt+0x22a8>
  404724:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404728:	ldr	x27, [x8, #808]
  40472c:	bl	402080 <getpid@plt>
  404730:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404734:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404738:	mov	w2, w0
  40473c:	mov	x0, x27
  404740:	add	x1, x1, #0xc53
  404744:	add	x3, x3, #0xb6d
  404748:	mov	x4, x24
  40474c:	bl	402460 <fprintf@plt>
  404750:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404754:	add	x0, x0, #0x95
  404758:	bl	403890 <ferror@plt+0x13e0>
  40475c:	mov	w8, wzr
  404760:	tbnz	w8, #0, 404658 <ferror@plt+0x21a8>
  404764:	cbz	x28, 404784 <ferror@plt+0x22d4>
  404768:	ldr	x8, [x19, #48]
  40476c:	ldr	x0, [x8, #16]
  404770:	bl	4024b0 <ferror@plt>
  404774:	cbz	w0, 404784 <ferror@plt+0x22d4>
  404778:	bl	402420 <__errno_location@plt>
  40477c:	ldr	w8, [x0]
  404780:	neg	w21, w8
  404784:	cbz	x28, 40479c <ferror@plt+0x22ec>
  404788:	ldr	x8, [x19, #48]
  40478c:	ldr	x0, [x8, #16]
  404790:	bl	402210 <feof@plt>
  404794:	cmp	w0, #0x0
  404798:	csinc	w21, w21, wzr, eq  // eq = none
  40479c:	ldrb	w8, [x26, #852]
  4047a0:	tbnz	w8, #3, 404810 <ferror@plt+0x2360>
  4047a4:	mov	w0, w21
  4047a8:	add	sp, sp, #0x2, lsl #12
  4047ac:	add	sp, sp, #0x10
  4047b0:	ldp	x20, x19, [sp, #80]
  4047b4:	ldp	x22, x21, [sp, #64]
  4047b8:	ldp	x24, x23, [sp, #48]
  4047bc:	ldp	x26, x25, [sp, #32]
  4047c0:	ldp	x28, x27, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #96
  4047c8:	ret
  4047cc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4047d0:	ldr	x19, [x8, #808]
  4047d4:	bl	402080 <getpid@plt>
  4047d8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4047dc:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4047e0:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4047e4:	mov	w2, w0
  4047e8:	add	x1, x1, #0xc53
  4047ec:	add	x3, x3, #0xb6d
  4047f0:	add	x4, x4, #0xc61
  4047f4:	mov	x0, x19
  4047f8:	bl	402460 <fprintf@plt>
  4047fc:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404800:	add	x0, x0, #0x5d
  404804:	bl	403890 <ferror@plt+0x13e0>
  404808:	mov	w21, wzr
  40480c:	b	4047a4 <ferror@plt+0x22f4>
  404810:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404814:	ldr	x20, [x8, #808]
  404818:	bl	402080 <getpid@plt>
  40481c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404820:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404824:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404828:	mov	w2, w0
  40482c:	add	x1, x1, #0xc53
  404830:	add	x3, x3, #0xb6d
  404834:	add	x4, x4, #0xc61
  404838:	mov	x0, x20
  40483c:	bl	402460 <fprintf@plt>
  404840:	ldr	x2, [x19, #8]
  404844:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404848:	add	x0, x0, #0xde
  40484c:	mov	w1, w21
  404850:	bl	403890 <ferror@plt+0x13e0>
  404854:	b	4047a4 <ferror@plt+0x22f4>
  404858:	adrp	x0, 408000 <ferror@plt+0x5b50>
  40485c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404860:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404864:	add	x0, x0, #0xb7a
  404868:	add	x1, x1, #0xb7e
  40486c:	add	x3, x3, #0xfd6
  404870:	mov	w2, #0x1f2                 	// #498
  404874:	bl	402410 <__assert_fail@plt>
  404878:	adrp	x0, 408000 <ferror@plt+0x5b50>
  40487c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404880:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404884:	add	x0, x0, #0xebc
  404888:	add	x1, x1, #0xb7e
  40488c:	add	x3, x3, #0xfd6
  404890:	mov	w2, #0x1f3                 	// #499
  404894:	bl	402410 <__assert_fail@plt>
  404898:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40489c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4048a0:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4048a4:	add	x0, x0, #0x22
  4048a8:	add	x1, x1, #0xb7e
  4048ac:	add	x3, x3, #0xfd6
  4048b0:	mov	w2, #0x1f6                 	// #502
  4048b4:	bl	402410 <__assert_fail@plt>
  4048b8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4048bc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4048c0:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4048c4:	add	x0, x0, #0x2d
  4048c8:	add	x1, x1, #0xb7e
  4048cc:	add	x3, x3, #0xfd6
  4048d0:	mov	w2, #0x1f7                 	// #503
  4048d4:	bl	402410 <__assert_fail@plt>
  4048d8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4048dc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4048e0:	adrp	x3, 408000 <ferror@plt+0x5b50>
  4048e4:	add	x0, x0, #0x22
  4048e8:	add	x1, x1, #0xb7e
  4048ec:	add	x3, x3, #0xfd6
  4048f0:	mov	w2, #0x1fc                 	// #508
  4048f4:	bl	402410 <__assert_fail@plt>
  4048f8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4048fc:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404900:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404904:	add	x0, x0, #0x2d
  404908:	add	x1, x1, #0xb7e
  40490c:	add	x3, x3, #0xfd6
  404910:	mov	w2, #0x1fd                 	// #509
  404914:	bl	402410 <__assert_fail@plt>
  404918:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40491c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404920:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404924:	add	x0, x0, #0x70
  404928:	add	x1, x1, #0xb7e
  40492c:	add	x3, x3, #0xfd6
  404930:	mov	w2, #0x205                 	// #517
  404934:	bl	402410 <__assert_fail@plt>
  404938:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40493c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404940:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404944:	add	x0, x0, #0x7b
  404948:	add	x1, x1, #0xb7e
  40494c:	add	x3, x3, #0xfd6
  404950:	mov	w2, #0x206                 	// #518
  404954:	bl	402410 <__assert_fail@plt>
  404958:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40495c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404960:	adrp	x3, 408000 <ferror@plt+0x5b50>
  404964:	add	x0, x0, #0x86
  404968:	add	x1, x1, #0xb7e
  40496c:	add	x3, x3, #0xfd6
  404970:	mov	w2, #0x207                 	// #519
  404974:	bl	402410 <__assert_fail@plt>
  404978:	stp	x29, x30, [sp, #-32]!
  40497c:	str	x19, [sp, #16]
  404980:	mov	x29, sp
  404984:	mov	x19, x1
  404988:	bl	402170 <realloc@plt>
  40498c:	cbz	x19, 404994 <ferror@plt+0x24e4>
  404990:	cbz	x0, 4049a0 <ferror@plt+0x24f0>
  404994:	ldr	x19, [sp, #16]
  404998:	ldp	x29, x30, [sp], #32
  40499c:	ret
  4049a0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4049a4:	add	x1, x1, #0x104
  4049a8:	mov	w0, #0x1                   	// #1
  4049ac:	mov	x2, x19
  4049b0:	bl	402480 <err@plt>
  4049b4:	stp	x29, x30, [sp, #-48]!
  4049b8:	stp	x20, x19, [sp, #32]
  4049bc:	mov	x20, x1
  4049c0:	stp	x22, x21, [sp, #16]
  4049c4:	mov	x29, sp
  4049c8:	cbz	x0, 404a18 <ferror@plt+0x2568>
  4049cc:	cbz	x20, 404a2c <ferror@plt+0x257c>
  4049d0:	mov	x19, x0
  4049d4:	bl	401ed0 <strlen@plt>
  4049d8:	mov	x22, x0
  4049dc:	mov	x0, x20
  4049e0:	bl	401ed0 <strlen@plt>
  4049e4:	mov	x21, x0
  4049e8:	cmp	x0, x22
  4049ec:	b.ls	404a00 <ferror@plt+0x2550>  // b.plast
  4049f0:	add	x1, x21, #0x1
  4049f4:	mov	x0, x19
  4049f8:	bl	402170 <realloc@plt>
  4049fc:	mov	x19, x0
  404a00:	cbz	x19, 404a30 <ferror@plt+0x2580>
  404a04:	add	x2, x21, #0x1
  404a08:	mov	x0, x19
  404a0c:	mov	x1, x20
  404a10:	bl	401ea0 <memcpy@plt>
  404a14:	b	404a30 <ferror@plt+0x2580>
  404a18:	cbz	x20, 404a2c <ferror@plt+0x257c>
  404a1c:	mov	x0, x20
  404a20:	bl	402180 <strdup@plt>
  404a24:	mov	x19, x0
  404a28:	b	404a30 <ferror@plt+0x2580>
  404a2c:	mov	x19, xzr
  404a30:	mov	x0, x19
  404a34:	ldp	x20, x19, [sp, #32]
  404a38:	ldp	x22, x21, [sp, #16]
  404a3c:	ldp	x29, x30, [sp], #48
  404a40:	ret
  404a44:	stp	x29, x30, [sp, #-16]!
  404a48:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404a4c:	adrp	x2, 408000 <ferror@plt+0x5b50>
  404a50:	mov	w3, w0
  404a54:	add	x1, x1, #0x1f8
  404a58:	add	x2, x2, #0xb7e
  404a5c:	mov	w0, #0x1                   	// #1
  404a60:	mov	x29, sp
  404a64:	bl	402480 <err@plt>
  404a68:	cbz	x0, 404a94 <ferror@plt+0x25e4>
  404a6c:	mov	x8, x0
  404a70:	b	404a78 <ferror@plt+0x25c8>
  404a74:	add	x0, x0, #0x1
  404a78:	ldrb	w9, [x0]
  404a7c:	cmp	w9, #0xa
  404a80:	b.eq	404a74 <ferror@plt+0x25c4>  // b.none
  404a84:	cbz	w9, 404a90 <ferror@plt+0x25e0>
  404a88:	strb	w9, [x8], #1
  404a8c:	b	404a74 <ferror@plt+0x25c4>
  404a90:	strb	wzr, [x8]
  404a94:	ret
  404a98:	stp	x29, x30, [sp, #-48]!
  404a9c:	stp	x20, x19, [sp, #32]
  404aa0:	adrp	x20, 41a000 <ferror@plt+0x17b50>
  404aa4:	str	x21, [sp, #16]
  404aa8:	ldr	w21, [x20, #856]
  404aac:	mov	x29, sp
  404ab0:	cbnz	w21, 404b28 <ferror@plt+0x2678>
  404ab4:	mov	w19, w0
  404ab8:	cbz	w0, 404ac8 <ferror@plt+0x2618>
  404abc:	mov	x0, xzr
  404ac0:	tbz	w21, #1, 404ad8 <ferror@plt+0x2628>
  404ac4:	b	404aec <ferror@plt+0x263c>
  404ac8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404acc:	add	x0, x0, #0x243
  404ad0:	bl	402440 <getenv@plt>
  404ad4:	tbnz	w21, #1, 404aec <ferror@plt+0x263c>
  404ad8:	cbnz	w19, 404ae8 <ferror@plt+0x2638>
  404adc:	cbz	x0, 404ae8 <ferror@plt+0x2638>
  404ae0:	bl	404b70 <ferror@plt+0x26c0>
  404ae4:	mov	w19, w0
  404ae8:	str	w19, [x20, #856]
  404aec:	ldr	w8, [x20, #856]
  404af0:	cbz	w8, 404b1c <ferror@plt+0x266c>
  404af4:	bl	401fa0 <getuid@plt>
  404af8:	mov	w19, w0
  404afc:	bl	401f80 <geteuid@plt>
  404b00:	cmp	w19, w0
  404b04:	b.ne	404b38 <ferror@plt+0x2688>  // b.any
  404b08:	bl	4022b0 <getgid@plt>
  404b0c:	mov	w19, w0
  404b10:	bl	401f40 <getegid@plt>
  404b14:	cmp	w19, w0
  404b18:	b.ne	404b38 <ferror@plt+0x2688>  // b.any
  404b1c:	ldr	w8, [x20, #856]
  404b20:	orr	w8, w8, #0x2
  404b24:	str	w8, [x20, #856]
  404b28:	ldp	x20, x19, [sp, #32]
  404b2c:	ldr	x21, [sp, #16]
  404b30:	ldp	x29, x30, [sp], #48
  404b34:	ret
  404b38:	ldr	w8, [x20, #856]
  404b3c:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  404b40:	ldr	x19, [x9, #808]
  404b44:	orr	w8, w8, #0x1000000
  404b48:	str	w8, [x20, #856]
  404b4c:	bl	402080 <getpid@plt>
  404b50:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404b54:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404b58:	mov	w2, w0
  404b5c:	add	x1, x1, #0xb34
  404b60:	add	x3, x3, #0x24f
  404b64:	mov	x0, x19
  404b68:	bl	402460 <fprintf@plt>
  404b6c:	b	404b1c <ferror@plt+0x266c>
  404b70:	stp	x29, x30, [sp, #-32]!
  404b74:	mov	x29, sp
  404b78:	add	x1, x29, #0x18
  404b7c:	mov	w2, wzr
  404b80:	str	x19, [sp, #16]
  404b84:	bl	401ec0 <strtoul@plt>
  404b88:	ldr	x8, [x29, #24]
  404b8c:	mov	x19, x0
  404b90:	cbz	x8, 404bb0 <ferror@plt+0x2700>
  404b94:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404b98:	add	x1, x1, #0x100
  404b9c:	mov	x0, x8
  404ba0:	bl	402240 <strcmp@plt>
  404ba4:	cmp	w0, #0x0
  404ba8:	mov	w8, #0xffff                	// #65535
  404bac:	csel	w19, w8, w19, eq  // eq = none
  404bb0:	mov	w0, w19
  404bb4:	ldr	x19, [sp, #16]
  404bb8:	ldp	x29, x30, [sp], #32
  404bbc:	ret
  404bc0:	stp	x29, x30, [sp, #-48]!
  404bc4:	stp	x20, x19, [sp, #32]
  404bc8:	mov	w19, w0
  404bcc:	mov	w0, #0x1                   	// #1
  404bd0:	mov	w1, #0x140                 	// #320
  404bd4:	str	x21, [sp, #16]
  404bd8:	mov	x29, sp
  404bdc:	bl	402150 <calloc@plt>
  404be0:	mov	x20, x0
  404be4:	cbz	x0, 404c14 <ferror@plt+0x2764>
  404be8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404bec:	ldrb	w8, [x8, #856]
  404bf0:	tbnz	w8, #2, 404c28 <ferror@plt+0x2778>
  404bf4:	ldrb	w8, [x20, #312]
  404bf8:	mov	x9, #0xffffffffffffffff    	// #-1
  404bfc:	mov	w10, #0xffffffff            	// #-1
  404c00:	stur	x9, [x20, #60]
  404c04:	bfxil	w8, w19, #0, #1
  404c08:	str	w10, [x20, #68]
  404c0c:	strb	w8, [x20, #312]
  404c10:	str	w10, [x20, #288]
  404c14:	mov	x0, x20
  404c18:	ldp	x20, x19, [sp, #32]
  404c1c:	ldr	x21, [sp, #16]
  404c20:	ldp	x29, x30, [sp], #48
  404c24:	ret
  404c28:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404c2c:	ldr	x21, [x8, #808]
  404c30:	bl	402080 <getpid@plt>
  404c34:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404c38:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404c3c:	adrp	x4, 409000 <ferror@plt+0x6b50>
  404c40:	mov	w2, w0
  404c44:	add	x1, x1, #0xc53
  404c48:	add	x3, x3, #0x24f
  404c4c:	add	x4, x4, #0x255
  404c50:	mov	x0, x21
  404c54:	bl	402460 <fprintf@plt>
  404c58:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404c5c:	add	x1, x1, #0x25b
  404c60:	mov	x0, x20
  404c64:	bl	404c6c <ferror@plt+0x27bc>
  404c68:	b	404bf4 <ferror@plt+0x2744>
  404c6c:	sub	sp, sp, #0x120
  404c70:	stp	x29, x30, [sp, #240]
  404c74:	stp	x20, x19, [sp, #272]
  404c78:	add	x29, sp, #0xf0
  404c7c:	mov	x19, x1
  404c80:	adrp	x20, 41a000 <ferror@plt+0x17b50>
  404c84:	str	x28, [sp, #256]
  404c88:	stp	x2, x3, [x29, #-112]
  404c8c:	stp	x4, x5, [x29, #-96]
  404c90:	stp	x6, x7, [x29, #-80]
  404c94:	stp	q1, q2, [sp, #16]
  404c98:	stp	q3, q4, [sp, #48]
  404c9c:	str	q0, [sp]
  404ca0:	stp	q5, q6, [sp, #80]
  404ca4:	str	q7, [sp, #112]
  404ca8:	cbz	x0, 404cd0 <ferror@plt+0x2820>
  404cac:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  404cb0:	ldrb	w9, [x9, #859]
  404cb4:	tbnz	w9, #0, 404cd0 <ferror@plt+0x2820>
  404cb8:	mov	x8, x0
  404cbc:	ldr	x0, [x20, #808]
  404cc0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404cc4:	add	x1, x1, #0x709
  404cc8:	mov	x2, x8
  404ccc:	bl	402460 <fprintf@plt>
  404cd0:	mov	x8, #0xffffffffffffffd0    	// #-48
  404cd4:	mov	x10, sp
  404cd8:	sub	x11, x29, #0x70
  404cdc:	movk	x8, #0xff80, lsl #32
  404ce0:	add	x9, x29, #0x30
  404ce4:	add	x10, x10, #0x80
  404ce8:	add	x11, x11, #0x30
  404cec:	stp	x10, x8, [x29, #-16]
  404cf0:	stp	x9, x11, [x29, #-32]
  404cf4:	ldp	q0, q1, [x29, #-32]
  404cf8:	ldr	x0, [x20, #808]
  404cfc:	sub	x2, x29, #0x40
  404d00:	mov	x1, x19
  404d04:	stp	q0, q1, [x29, #-64]
  404d08:	bl	4023f0 <vfprintf@plt>
  404d0c:	ldr	x1, [x20, #808]
  404d10:	mov	w0, #0xa                   	// #10
  404d14:	bl	401fc0 <fputc@plt>
  404d18:	ldp	x20, x19, [sp, #272]
  404d1c:	ldr	x28, [sp, #256]
  404d20:	ldp	x29, x30, [sp, #240]
  404d24:	add	sp, sp, #0x120
  404d28:	ret
  404d2c:	stp	x29, x30, [sp, #-16]!
  404d30:	mov	x29, sp
  404d34:	bl	402290 <free@plt>
  404d38:	ldp	x29, x30, [sp], #16
  404d3c:	ret
  404d40:	stp	x29, x30, [sp, #-16]!
  404d44:	mov	x29, sp
  404d48:	cbz	x0, 404d6c <ferror@plt+0x28bc>
  404d4c:	ldrb	w8, [x0, #312]
  404d50:	cmp	w1, #0x0
  404d54:	cset	w9, ne  // ne = any
  404d58:	and	w8, w8, #0xfffffffd
  404d5c:	orr	w8, w8, w9, lsl #1
  404d60:	strb	w8, [x0, #312]
  404d64:	ldp	x29, x30, [sp], #16
  404d68:	ret
  404d6c:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404d70:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404d74:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404d78:	add	x0, x0, #0x251
  404d7c:	add	x1, x1, #0x269
  404d80:	add	x3, x3, #0x27b
  404d84:	mov	w2, #0x4c                  	// #76
  404d88:	bl	402410 <__assert_fail@plt>
  404d8c:	stp	x29, x30, [sp, #-16]!
  404d90:	mov	x29, sp
  404d94:	cbz	x0, 404da4 <ferror@plt+0x28f4>
  404d98:	ldr	w0, [x0, #216]
  404d9c:	ldp	x29, x30, [sp], #16
  404da0:	ret
  404da4:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404da8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404dac:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404db0:	add	x0, x0, #0x251
  404db4:	add	x1, x1, #0x269
  404db8:	add	x3, x3, #0x2a8
  404dbc:	mov	w2, #0x52                  	// #82
  404dc0:	bl	402410 <__assert_fail@plt>
  404dc4:	cbz	x0, 404dd0 <ferror@plt+0x2920>
  404dc8:	add	x0, x0, #0xe0
  404dcc:	ret
  404dd0:	stp	x29, x30, [sp, #-16]!
  404dd4:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404dd8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404ddc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404de0:	add	x0, x0, #0x251
  404de4:	add	x1, x1, #0x269
  404de8:	add	x3, x3, #0x2d9
  404dec:	mov	w2, #0x58                  	// #88
  404df0:	mov	x29, sp
  404df4:	bl	402410 <__assert_fail@plt>
  404df8:	stp	x29, x30, [sp, #-16]!
  404dfc:	mov	x29, sp
  404e00:	cbz	x0, 404e10 <ferror@plt+0x2960>
  404e04:	str	x1, [x0, #280]
  404e08:	ldp	x29, x30, [sp], #16
  404e0c:	ret
  404e10:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404e14:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404e18:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404e1c:	add	x0, x0, #0x251
  404e20:	add	x1, x1, #0x269
  404e24:	add	x3, x3, #0x318
  404e28:	mov	w2, #0x5e                  	// #94
  404e2c:	bl	402410 <__assert_fail@plt>
  404e30:	stp	x29, x30, [sp, #-16]!
  404e34:	mov	x29, sp
  404e38:	cbz	x0, 404e48 <ferror@plt+0x2998>
  404e3c:	str	w1, [x0, #288]
  404e40:	ldp	x29, x30, [sp], #16
  404e44:	ret
  404e48:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404e4c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404e50:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404e54:	add	x0, x0, #0x251
  404e58:	add	x1, x1, #0x269
  404e5c:	add	x3, x3, #0x34f
  404e60:	mov	w2, #0x64                  	// #100
  404e64:	bl	402410 <__assert_fail@plt>
  404e68:	stp	x29, x30, [sp, #-16]!
  404e6c:	mov	x29, sp
  404e70:	cbz	x0, 404e80 <ferror@plt+0x29d0>
  404e74:	ldr	w0, [x0, #60]
  404e78:	ldp	x29, x30, [sp], #16
  404e7c:	ret
  404e80:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404e84:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404e88:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404e8c:	add	x0, x0, #0x251
  404e90:	add	x1, x1, #0x269
  404e94:	add	x3, x3, #0x37d
  404e98:	mov	w2, #0x6a                  	// #106
  404e9c:	bl	402410 <__assert_fail@plt>
  404ea0:	stp	x29, x30, [sp, #-16]!
  404ea4:	mov	x29, sp
  404ea8:	cbz	x0, 404eb8 <ferror@plt+0x2a08>
  404eac:	ldr	w0, [x0, #288]
  404eb0:	ldp	x29, x30, [sp], #16
  404eb4:	ret
  404eb8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404ebc:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404ec0:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404ec4:	add	x0, x0, #0x251
  404ec8:	add	x1, x1, #0x269
  404ecc:	add	x3, x3, #0x3a5
  404ed0:	mov	w2, #0x70                  	// #112
  404ed4:	bl	402410 <__assert_fail@plt>
  404ed8:	stp	x29, x30, [sp, #-16]!
  404edc:	mov	x29, sp
  404ee0:	cbz	x0, 404ef8 <ferror@plt+0x2a48>
  404ee4:	ldr	w8, [x0, #68]
  404ee8:	mvn	w8, w8
  404eec:	lsr	w0, w8, #31
  404ef0:	ldp	x29, x30, [sp], #16
  404ef4:	ret
  404ef8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  404efc:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404f00:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404f04:	add	x0, x0, #0x251
  404f08:	add	x1, x1, #0x269
  404f0c:	add	x3, x3, #0x3cd
  404f10:	mov	w2, #0x77                  	// #119
  404f14:	bl	402410 <__assert_fail@plt>
  404f18:	stp	x29, x30, [sp, #-48]!
  404f1c:	str	x21, [sp, #16]
  404f20:	stp	x20, x19, [sp, #32]
  404f24:	mov	x29, sp
  404f28:	cbz	x0, 405000 <ferror@plt+0x2b50>
  404f2c:	mov	x20, x1
  404f30:	mov	x19, x0
  404f34:	cbz	x1, 404f9c <ferror@plt+0x2aec>
  404f38:	ldr	x8, [x20]
  404f3c:	str	x8, [x19, #296]
  404f40:	ldr	x8, [x20, #8]
  404f44:	str	x8, [x19, #304]
  404f48:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404f4c:	ldrb	w8, [x8, #856]
  404f50:	tbz	w8, #4, 404fac <ferror@plt+0x2afc>
  404f54:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404f58:	ldr	x21, [x8, #808]
  404f5c:	bl	402080 <getpid@plt>
  404f60:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404f64:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404f68:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404f6c:	mov	w2, w0
  404f70:	add	x1, x1, #0xc53
  404f74:	add	x3, x3, #0x24f
  404f78:	add	x4, x4, #0x735
  404f7c:	mov	x0, x21
  404f80:	bl	402460 <fprintf@plt>
  404f84:	ldp	x2, x3, [x20]
  404f88:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404f8c:	add	x1, x1, #0x44a
  404f90:	mov	x0, x19
  404f94:	bl	404c6c <ferror@plt+0x27bc>
  404f98:	b	404fac <ferror@plt+0x2afc>
  404f9c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404fa0:	ldrb	w8, [x8, #856]
  404fa4:	tbnz	w8, #4, 404fbc <ferror@plt+0x2b0c>
  404fa8:	stp	xzr, xzr, [x19, #296]
  404fac:	ldp	x20, x19, [sp, #32]
  404fb0:	ldr	x21, [sp, #16]
  404fb4:	ldp	x29, x30, [sp], #48
  404fb8:	ret
  404fbc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  404fc0:	ldr	x20, [x8, #808]
  404fc4:	bl	402080 <getpid@plt>
  404fc8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  404fcc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  404fd0:	adrp	x4, 408000 <ferror@plt+0x5b50>
  404fd4:	mov	w2, w0
  404fd8:	add	x1, x1, #0xc53
  404fdc:	add	x3, x3, #0x24f
  404fe0:	add	x4, x4, #0x735
  404fe4:	mov	x0, x20
  404fe8:	bl	402460 <fprintf@plt>
  404fec:	adrp	x1, 409000 <ferror@plt+0x6b50>
  404ff0:	add	x1, x1, #0x435
  404ff4:	mov	x0, x19
  404ff8:	bl	404c6c <ferror@plt+0x27bc>
  404ffc:	b	404fa8 <ferror@plt+0x2af8>
  405000:	adrp	x0, 409000 <ferror@plt+0x6b50>
  405004:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405008:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40500c:	add	x0, x0, #0x251
  405010:	add	x1, x1, #0x269
  405014:	add	x3, x3, #0x3f4
  405018:	mov	w2, #0x7d                  	// #125
  40501c:	bl	402410 <__assert_fail@plt>
  405020:	sub	sp, sp, #0xf0
  405024:	stp	x29, x30, [sp, #192]
  405028:	stp	x20, x19, [sp, #224]
  40502c:	ldr	w8, [x0, #68]
  405030:	str	x21, [sp, #208]
  405034:	add	x29, sp, #0xc0
  405038:	cmn	w8, #0x1
  40503c:	b.ne	4052f8 <ferror@plt+0x2e48>  // b.any
  405040:	mov	x19, x0
  405044:	add	x2, x0, #0x58
  405048:	mov	w0, wzr
  40504c:	mov	x1, xzr
  405050:	bl	401f60 <sigprocmask@plt>
  405054:	adrp	x21, 41a000 <ferror@plt+0x17b50>
  405058:	ldrb	w9, [x19, #312]
  40505c:	ldr	w8, [x21, #856]
  405060:	tbnz	w9, #0, 4050b8 <ferror@plt+0x2c08>
  405064:	tbnz	w8, #2, 405270 <ferror@plt+0x2dc0>
  405068:	add	x0, x19, #0x3c
  40506c:	add	x1, x19, #0x40
  405070:	mov	x2, xzr
  405074:	mov	x3, xzr
  405078:	mov	x4, xzr
  40507c:	bl	402140 <openpty@plt>
  405080:	mov	w20, w0
  405084:	cbnz	w0, 405170 <ferror@plt+0x2cc0>
  405088:	ldr	w0, [x19, #64]
  40508c:	sub	x1, x29, #0x40
  405090:	bl	402030 <tcgetattr@plt>
  405094:	ldur	w8, [x29, #-52]
  405098:	ldrb	w9, [x19, #312]
  40509c:	and	w10, w8, #0xfffffff7
  4050a0:	orr	w8, w8, #0x8
  4050a4:	tst	w9, #0x2
  4050a8:	csel	w8, w10, w8, eq  // eq = none
  4050ac:	stur	w8, [x29, #-52]
  4050b0:	ldr	w0, [x19, #64]
  4050b4:	b	40513c <ferror@plt+0x2c8c>
  4050b8:	tbnz	w8, #2, 4052b4 <ferror@plt+0x2e04>
  4050bc:	mov	w0, wzr
  4050c0:	mov	x1, x19
  4050c4:	bl	402030 <tcgetattr@plt>
  4050c8:	cbnz	w0, 405164 <ferror@plt+0x2cb4>
  4050cc:	add	x20, x19, #0x4c
  4050d0:	mov	w1, #0x5413                	// #21523
  4050d4:	mov	x2, x20
  4050d8:	bl	402490 <ioctl@plt>
  4050dc:	add	x0, x19, #0x3c
  4050e0:	add	x1, x19, #0x40
  4050e4:	mov	x2, xzr
  4050e8:	mov	x3, x19
  4050ec:	mov	x4, x20
  4050f0:	bl	402140 <openpty@plt>
  4050f4:	mov	w20, w0
  4050f8:	cbnz	w0, 405170 <ferror@plt+0x2cc0>
  4050fc:	ldur	q0, [x19, #44]
  405100:	ldp	q2, q1, [x19, #16]
  405104:	ldr	q3, [x19]
  405108:	sub	x0, x29, #0x40
  40510c:	stur	q0, [x29, #-20]
  405110:	stp	q2, q1, [x29, #-48]
  405114:	stur	q3, [x29, #-64]
  405118:	bl	402380 <cfmakeraw@plt>
  40511c:	ldur	w8, [x29, #-52]
  405120:	ldrb	w9, [x19, #312]
  405124:	mov	w0, wzr
  405128:	and	w10, w8, #0xfffffff7
  40512c:	orr	w8, w8, #0x8
  405130:	tst	w9, #0x2
  405134:	csel	w8, w10, w8, eq  // eq = none
  405138:	stur	w8, [x29, #-52]
  40513c:	sub	x2, x29, #0x40
  405140:	mov	w1, wzr
  405144:	bl	402360 <tcsetattr@plt>
  405148:	mov	x0, sp
  40514c:	bl	402000 <sigfillset@plt>
  405150:	mov	x1, sp
  405154:	mov	w0, wzr
  405158:	mov	x2, xzr
  40515c:	bl	401f60 <sigprocmask@plt>
  405160:	cbz	w0, 40519c <ferror@plt+0x2cec>
  405164:	bl	402420 <__errno_location@plt>
  405168:	ldr	w8, [x0]
  40516c:	neg	w20, w8
  405170:	cbz	w20, 40517c <ferror@plt+0x2ccc>
  405174:	mov	x0, x19
  405178:	bl	405318 <ferror@plt+0x2e68>
  40517c:	ldrb	w8, [x21, #856]
  405180:	tbnz	w8, #2, 405224 <ferror@plt+0x2d74>
  405184:	mov	w0, w20
  405188:	ldp	x20, x19, [sp, #224]
  40518c:	ldr	x21, [sp, #208]
  405190:	ldp	x29, x30, [sp, #192]
  405194:	add	sp, sp, #0xf0
  405198:	ret
  40519c:	mov	x0, sp
  4051a0:	bl	4020d0 <sigemptyset@plt>
  4051a4:	mov	x0, sp
  4051a8:	mov	w1, #0x11                  	// #17
  4051ac:	bl	4023d0 <sigaddset@plt>
  4051b0:	mov	x0, sp
  4051b4:	mov	w1, #0x1c                  	// #28
  4051b8:	bl	4023d0 <sigaddset@plt>
  4051bc:	mov	x0, sp
  4051c0:	mov	w1, #0xe                   	// #14
  4051c4:	bl	4023d0 <sigaddset@plt>
  4051c8:	mov	x0, sp
  4051cc:	mov	w1, #0xf                   	// #15
  4051d0:	bl	4023d0 <sigaddset@plt>
  4051d4:	mov	x0, sp
  4051d8:	mov	w1, #0x2                   	// #2
  4051dc:	bl	4023d0 <sigaddset@plt>
  4051e0:	mov	x0, sp
  4051e4:	mov	w1, #0x3                   	// #3
  4051e8:	bl	4023d0 <sigaddset@plt>
  4051ec:	ldr	x8, [x19, #272]
  4051f0:	cbz	x8, 405200 <ferror@plt+0x2d50>
  4051f4:	mov	x0, sp
  4051f8:	mov	w1, #0xa                   	// #10
  4051fc:	bl	4023d0 <sigaddset@plt>
  405200:	mov	x1, sp
  405204:	mov	w0, #0xffffffff            	// #-1
  405208:	mov	w2, #0x80000               	// #524288
  40520c:	bl	401f20 <signalfd@plt>
  405210:	str	w0, [x19, #68]
  405214:	tbnz	w0, #31, 405164 <ferror@plt+0x2cb4>
  405218:	mov	w20, wzr
  40521c:	cbnz	w20, 405174 <ferror@plt+0x2cc4>
  405220:	b	40517c <ferror@plt+0x2ccc>
  405224:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405228:	ldr	x21, [x8, #808]
  40522c:	bl	402080 <getpid@plt>
  405230:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405234:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405238:	adrp	x4, 409000 <ferror@plt+0x6b50>
  40523c:	mov	w2, w0
  405240:	add	x1, x1, #0xc53
  405244:	add	x3, x3, #0x24f
  405248:	add	x4, x4, #0x255
  40524c:	mov	x0, x21
  405250:	bl	402460 <fprintf@plt>
  405254:	ldp	w2, w3, [x19, #60]
  405258:	adrp	x1, 409000 <ferror@plt+0x6b50>
  40525c:	add	x1, x1, #0x4c2
  405260:	mov	x0, x19
  405264:	mov	w4, w20
  405268:	bl	404c6c <ferror@plt+0x27bc>
  40526c:	b	405184 <ferror@plt+0x2cd4>
  405270:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405274:	ldr	x20, [x8, #808]
  405278:	bl	402080 <getpid@plt>
  40527c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405280:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405284:	adrp	x4, 409000 <ferror@plt+0x6b50>
  405288:	mov	w2, w0
  40528c:	add	x1, x1, #0xc53
  405290:	add	x3, x3, #0x24f
  405294:	add	x4, x4, #0x255
  405298:	mov	x0, x20
  40529c:	bl	402460 <fprintf@plt>
  4052a0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4052a4:	add	x1, x1, #0x4aa
  4052a8:	mov	x0, x19
  4052ac:	bl	404c6c <ferror@plt+0x27bc>
  4052b0:	b	405068 <ferror@plt+0x2bb8>
  4052b4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4052b8:	ldr	x20, [x8, #808]
  4052bc:	bl	402080 <getpid@plt>
  4052c0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4052c4:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4052c8:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4052cc:	mov	w2, w0
  4052d0:	add	x1, x1, #0xc53
  4052d4:	add	x3, x3, #0x24f
  4052d8:	add	x4, x4, #0x255
  4052dc:	mov	x0, x20
  4052e0:	bl	402460 <fprintf@plt>
  4052e4:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4052e8:	add	x1, x1, #0x496
  4052ec:	mov	x0, x19
  4052f0:	bl	404c6c <ferror@plt+0x27bc>
  4052f4:	b	4050bc <ferror@plt+0x2c0c>
  4052f8:	adrp	x0, 409000 <ferror@plt+0x6b50>
  4052fc:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405300:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405304:	add	x0, x0, #0x463
  405308:	add	x1, x1, #0x269
  40530c:	add	x3, x3, #0x474
  405310:	mov	w2, #0x99                  	// #153
  405314:	bl	402410 <__assert_fail@plt>
  405318:	sub	sp, sp, #0x60
  40531c:	stp	x29, x30, [sp, #64]
  405320:	stp	x20, x19, [sp, #80]
  405324:	add	x29, sp, #0x40
  405328:	mov	x19, x0
  40532c:	bl	4053cc <ferror@plt+0x2f1c>
  405330:	ldr	w8, [x19, #60]
  405334:	cmn	w8, #0x1
  405338:	b.eq	405378 <ferror@plt+0x2ec8>  // b.none
  40533c:	ldrb	w8, [x19, #312]
  405340:	tbz	w8, #0, 405378 <ferror@plt+0x2ec8>
  405344:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405348:	ldrb	w8, [x8, #856]
  40534c:	tbnz	w8, #5, 405388 <ferror@plt+0x2ed8>
  405350:	ldur	q0, [x19, #44]
  405354:	ldp	q2, q1, [x19, #16]
  405358:	ldr	q3, [x19]
  40535c:	mov	x2, sp
  405360:	mov	w1, #0x1                   	// #1
  405364:	mov	w0, wzr
  405368:	stur	q0, [sp, #44]
  40536c:	stp	q2, q1, [sp, #16]
  405370:	str	q3, [sp]
  405374:	bl	402360 <tcsetattr@plt>
  405378:	ldp	x20, x19, [sp, #80]
  40537c:	ldp	x29, x30, [sp, #64]
  405380:	add	sp, sp, #0x60
  405384:	ret
  405388:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  40538c:	ldr	x20, [x8, #808]
  405390:	bl	402080 <getpid@plt>
  405394:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405398:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40539c:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4053a0:	mov	w2, w0
  4053a4:	add	x1, x1, #0xc53
  4053a8:	add	x3, x3, #0x24f
  4053ac:	add	x4, x4, #0x4ee
  4053b0:	mov	x0, x20
  4053b4:	bl	402460 <fprintf@plt>
  4053b8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4053bc:	add	x1, x1, #0x4f3
  4053c0:	mov	x0, x19
  4053c4:	bl	404c6c <ferror@plt+0x27bc>
  4053c8:	b	405350 <ferror@plt+0x2ea0>
  4053cc:	stp	x29, x30, [sp, #-32]!
  4053d0:	str	x19, [sp, #16]
  4053d4:	mov	x19, x0
  4053d8:	ldr	w0, [x0, #68]
  4053dc:	mov	x29, sp
  4053e0:	cmn	w0, #0x1
  4053e4:	b.eq	4053ec <ferror@plt+0x2f3c>  // b.none
  4053e8:	bl	402190 <close@plt>
  4053ec:	mov	w8, #0xffffffff            	// #-1
  4053f0:	add	x1, x19, #0x58
  4053f4:	mov	w0, #0x2                   	// #2
  4053f8:	mov	x2, xzr
  4053fc:	str	w8, [x19, #68]
  405400:	bl	401f60 <sigprocmask@plt>
  405404:	ldr	x19, [sp, #16]
  405408:	ldp	x29, x30, [sp], #32
  40540c:	ret
  405410:	stp	x29, x30, [sp, #-48]!
  405414:	str	x21, [sp, #16]
  405418:	adrp	x21, 41a000 <ferror@plt+0x17b50>
  40541c:	ldrb	w8, [x21, #856]
  405420:	stp	x20, x19, [sp, #32]
  405424:	mov	x19, x0
  405428:	mov	x29, sp
  40542c:	tbnz	w8, #2, 4054bc <ferror@plt+0x300c>
  405430:	bl	402390 <setsid@plt>
  405434:	ldr	w0, [x19, #64]
  405438:	mov	w1, #0x540e                	// #21518
  40543c:	mov	w2, #0x1                   	// #1
  405440:	bl	402490 <ioctl@plt>
  405444:	ldr	w0, [x19, #60]
  405448:	bl	402190 <close@plt>
  40544c:	ldr	w0, [x19, #64]
  405450:	mov	w1, wzr
  405454:	bl	4023b0 <dup2@plt>
  405458:	ldr	w0, [x19, #64]
  40545c:	mov	w1, #0x1                   	// #1
  405460:	bl	4023b0 <dup2@plt>
  405464:	ldr	w0, [x19, #64]
  405468:	mov	w1, #0x2                   	// #2
  40546c:	bl	4023b0 <dup2@plt>
  405470:	ldr	w0, [x19, #64]
  405474:	bl	402190 <close@plt>
  405478:	ldr	w0, [x19, #68]
  40547c:	tbnz	w0, #31, 405484 <ferror@plt+0x2fd4>
  405480:	bl	402190 <close@plt>
  405484:	mov	x8, #0xffffffffffffffff    	// #-1
  405488:	mov	w9, #0xffffffff            	// #-1
  40548c:	add	x1, x19, #0x58
  405490:	mov	w0, #0x2                   	// #2
  405494:	mov	x2, xzr
  405498:	stur	x8, [x19, #60]
  40549c:	str	w9, [x19, #68]
  4054a0:	bl	401f60 <sigprocmask@plt>
  4054a4:	ldrb	w8, [x21, #856]
  4054a8:	tbnz	w8, #2, 405500 <ferror@plt+0x3050>
  4054ac:	ldp	x20, x19, [sp, #32]
  4054b0:	ldr	x21, [sp, #16]
  4054b4:	ldp	x29, x30, [sp], #48
  4054b8:	ret
  4054bc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4054c0:	ldr	x20, [x8, #808]
  4054c4:	bl	402080 <getpid@plt>
  4054c8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4054cc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4054d0:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4054d4:	mov	w2, w0
  4054d8:	add	x1, x1, #0xc53
  4054dc:	add	x3, x3, #0x24f
  4054e0:	add	x4, x4, #0x255
  4054e4:	mov	x0, x20
  4054e8:	bl	402460 <fprintf@plt>
  4054ec:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4054f0:	add	x1, x1, #0x4fb
  4054f4:	mov	x0, x19
  4054f8:	bl	404c6c <ferror@plt+0x27bc>
  4054fc:	b	405430 <ferror@plt+0x2f80>
  405500:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405504:	ldr	x20, [x8, #808]
  405508:	bl	402080 <getpid@plt>
  40550c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405510:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405514:	adrp	x4, 409000 <ferror@plt+0x6b50>
  405518:	mov	w2, w0
  40551c:	add	x1, x1, #0xc53
  405520:	add	x3, x3, #0x24f
  405524:	add	x4, x4, #0x255
  405528:	mov	x0, x20
  40552c:	bl	402460 <fprintf@plt>
  405530:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405534:	add	x1, x1, #0x50c
  405538:	mov	x0, x19
  40553c:	bl	404c6c <ferror@plt+0x27bc>
  405540:	b	4054ac <ferror@plt+0x2ffc>
  405544:	sub	sp, sp, #0x70
  405548:	stp	x29, x30, [sp, #16]
  40554c:	stp	x26, x25, [sp, #48]
  405550:	stp	x24, x23, [sp, #64]
  405554:	stp	x22, x21, [sp, #80]
  405558:	stp	x20, x19, [sp, #96]
  40555c:	ldr	w8, [x0, #64]
  405560:	adrp	x25, 41a000 <ferror@plt+0x17b50>
  405564:	ldrb	w10, [x25, #856]
  405568:	add	x29, sp, #0x10
  40556c:	mov	w9, #0x1                   	// #1
  405570:	mov	x19, x0
  405574:	stp	w8, w9, [x29, #24]
  405578:	mov	w8, #0x4                   	// #4
  40557c:	str	x27, [sp, #32]
  405580:	sturb	w8, [x29, #-4]
  405584:	tbnz	w10, #4, 405678 <ferror@plt+0x31c8>
  405588:	add	x0, x29, #0x18
  40558c:	mov	w1, #0x1                   	// #1
  405590:	mov	w2, #0xa                   	// #10
  405594:	bl	4020b0 <poll@plt>
  405598:	cmp	w0, #0x1
  40559c:	b.ne	405638 <ferror@plt+0x3188>  // b.any
  4055a0:	adrp	x20, 408000 <ferror@plt+0x5b50>
  4055a4:	adrp	x21, 409000 <ferror@plt+0x6b50>
  4055a8:	adrp	x22, 408000 <ferror@plt+0x5b50>
  4055ac:	adrp	x23, 409000 <ferror@plt+0x6b50>
  4055b0:	mov	w8, wzr
  4055b4:	adrp	x26, 41a000 <ferror@plt+0x17b50>
  4055b8:	add	x20, x20, #0xc53
  4055bc:	add	x21, x21, #0x24f
  4055c0:	add	x22, x22, #0x735
  4055c4:	add	x23, x23, #0x53f
  4055c8:	ldrb	w9, [x25, #856]
  4055cc:	mov	w27, w8
  4055d0:	tbnz	w9, #4, 405600 <ferror@plt+0x3150>
  4055d4:	bl	405748 <ferror@plt+0x3298>
  4055d8:	add	x0, x29, #0x18
  4055dc:	mov	w1, #0x1                   	// #1
  4055e0:	mov	w2, #0xa                   	// #10
  4055e4:	bl	4020b0 <poll@plt>
  4055e8:	cmp	w27, #0x6
  4055ec:	b.hi	405630 <ferror@plt+0x3180>  // b.pmore
  4055f0:	cmp	w0, #0x1
  4055f4:	add	w8, w27, #0x1
  4055f8:	b.eq	4055c8 <ferror@plt+0x3118>  // b.none
  4055fc:	b	405630 <ferror@plt+0x3180>
  405600:	ldr	x24, [x26, #808]
  405604:	bl	402080 <getpid@plt>
  405608:	mov	w2, w0
  40560c:	mov	x0, x24
  405610:	mov	x1, x20
  405614:	mov	x3, x21
  405618:	mov	x4, x22
  40561c:	bl	402460 <fprintf@plt>
  405620:	mov	x0, x19
  405624:	mov	x1, x23
  405628:	bl	404c6c <ferror@plt+0x27bc>
  40562c:	b	4055d4 <ferror@plt+0x3124>
  405630:	cmp	w27, #0x6
  405634:	b.hi	405640 <ferror@plt+0x3190>  // b.pmore
  405638:	ldrb	w8, [x25, #856]
  40563c:	tbnz	w8, #4, 4056bc <ferror@plt+0x320c>
  405640:	ldrb	w8, [x25, #856]
  405644:	tbnz	w8, #4, 405704 <ferror@plt+0x3254>
  405648:	sub	x1, x29, #0x4
  40564c:	mov	w2, #0x1                   	// #1
  405650:	mov	x0, x19
  405654:	bl	405778 <ferror@plt+0x32c8>
  405658:	ldp	x20, x19, [sp, #96]
  40565c:	ldp	x22, x21, [sp, #80]
  405660:	ldp	x24, x23, [sp, #64]
  405664:	ldp	x26, x25, [sp, #48]
  405668:	ldr	x27, [sp, #32]
  40566c:	ldp	x29, x30, [sp, #16]
  405670:	add	sp, sp, #0x70
  405674:	ret
  405678:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  40567c:	ldr	x20, [x8, #808]
  405680:	bl	402080 <getpid@plt>
  405684:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405688:	adrp	x3, 409000 <ferror@plt+0x6b50>
  40568c:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405690:	mov	w2, w0
  405694:	add	x1, x1, #0xc53
  405698:	add	x3, x3, #0x24f
  40569c:	add	x4, x4, #0x735
  4056a0:	mov	x0, x20
  4056a4:	bl	402460 <fprintf@plt>
  4056a8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4056ac:	add	x1, x1, #0x526
  4056b0:	mov	x0, x19
  4056b4:	bl	404c6c <ferror@plt+0x27bc>
  4056b8:	b	405588 <ferror@plt+0x30d8>
  4056bc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4056c0:	ldr	x20, [x8, #808]
  4056c4:	bl	402080 <getpid@plt>
  4056c8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4056cc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4056d0:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4056d4:	mov	w2, w0
  4056d8:	add	x1, x1, #0xc53
  4056dc:	add	x3, x3, #0x24f
  4056e0:	add	x4, x4, #0x735
  4056e4:	mov	x0, x20
  4056e8:	bl	402460 <fprintf@plt>
  4056ec:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4056f0:	add	x1, x1, #0x555
  4056f4:	mov	x0, x19
  4056f8:	bl	404c6c <ferror@plt+0x27bc>
  4056fc:	ldrb	w8, [x25, #856]
  405700:	tbz	w8, #4, 405648 <ferror@plt+0x3198>
  405704:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405708:	ldr	x20, [x8, #808]
  40570c:	bl	402080 <getpid@plt>
  405710:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405714:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405718:	adrp	x4, 408000 <ferror@plt+0x5b50>
  40571c:	mov	w2, w0
  405720:	add	x1, x1, #0xc53
  405724:	add	x3, x3, #0x24f
  405728:	add	x4, x4, #0x735
  40572c:	mov	x0, x20
  405730:	bl	402460 <fprintf@plt>
  405734:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405738:	add	x1, x1, #0x56b
  40573c:	mov	x0, x19
  405740:	bl	404c6c <ferror@plt+0x27bc>
  405744:	b	405648 <ferror@plt+0x3198>
  405748:	sub	sp, sp, #0x20
  40574c:	mov	w8, #0xb280                	// #45696
  405750:	movk	w8, #0xee6, lsl #16
  405754:	mov	x0, sp
  405758:	mov	x1, xzr
  40575c:	stp	x29, x30, [sp, #16]
  405760:	add	x29, sp, #0x10
  405764:	stp	xzr, x8, [sp]
  405768:	bl	4022c0 <nanosleep@plt>
  40576c:	ldp	x29, x30, [sp, #16]
  405770:	add	sp, sp, #0x20
  405774:	ret
  405778:	stp	x29, x30, [sp, #-16]!
  40577c:	ldr	w0, [x0, #60]
  405780:	mov	x29, sp
  405784:	bl	4066d8 <ferror@plt+0x4228>
  405788:	ldp	x29, x30, [sp], #16
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-96]!
  405794:	stp	x26, x25, [sp, #32]
  405798:	stp	x24, x23, [sp, #48]
  40579c:	stp	x22, x21, [sp, #64]
  4057a0:	stp	x20, x19, [sp, #80]
  4057a4:	ldr	w8, [x0, #288]
  4057a8:	str	x27, [sp, #16]
  4057ac:	mov	x29, sp
  4057b0:	cmn	w8, #0x1
  4057b4:	b.eq	405948 <ferror@plt+0x3498>  // b.none
  4057b8:	adrp	x26, 41a000 <ferror@plt+0x17b50>
  4057bc:	ldrb	w8, [x26, #856]
  4057c0:	mov	x19, x0
  4057c4:	tbnz	w8, #3, 405964 <ferror@plt+0x34b4>
  4057c8:	mov	x0, x19
  4057cc:	bl	404ed8 <ferror@plt+0x2a28>
  4057d0:	cbz	w0, 405880 <ferror@plt+0x33d0>
  4057d4:	adrp	x20, 408000 <ferror@plt+0x5b50>
  4057d8:	adrp	x21, 409000 <ferror@plt+0x6b50>
  4057dc:	adrp	x22, 409000 <ferror@plt+0x6b50>
  4057e0:	adrp	x23, 409000 <ferror@plt+0x6b50>
  4057e4:	adrp	x27, 41a000 <ferror@plt+0x17b50>
  4057e8:	add	x20, x20, #0xc53
  4057ec:	add	x21, x21, #0x24f
  4057f0:	add	x22, x22, #0x582
  4057f4:	add	x23, x23, #0x5a3
  4057f8:	b	405808 <ferror@plt+0x3358>
  4057fc:	mov	w1, #0xffffffff            	// #-1
  405800:	mov	x0, x19
  405804:	bl	404e30 <ferror@plt+0x2980>
  405808:	ldr	w0, [x19, #288]
  40580c:	add	x1, x29, #0x1c
  405810:	mov	w2, #0x1                   	// #1
  405814:	bl	402450 <waitpid@plt>
  405818:	ldrb	w8, [x26, #856]
  40581c:	mov	w24, w0
  405820:	tbnz	w8, #3, 405848 <ferror@plt+0x3398>
  405824:	cmn	w24, #0x1
  405828:	b.eq	405948 <ferror@plt+0x3498>  // b.none
  40582c:	ldr	x8, [x19, #232]
  405830:	cbz	x8, 4057fc <ferror@plt+0x334c>
  405834:	ldr	x0, [x19, #280]
  405838:	ldr	w1, [x19, #288]
  40583c:	ldr	w2, [x29, #28]
  405840:	blr	x8
  405844:	b	4057fc <ferror@plt+0x334c>
  405848:	ldr	x25, [x27, #808]
  40584c:	bl	402080 <getpid@plt>
  405850:	mov	w2, w0
  405854:	mov	x0, x25
  405858:	mov	x1, x20
  40585c:	mov	x3, x21
  405860:	mov	x4, x22
  405864:	bl	402460 <fprintf@plt>
  405868:	mov	x0, x23
  40586c:	mov	w1, w24
  405870:	bl	4059a8 <ferror@plt+0x34f8>
  405874:	cmn	w24, #0x1
  405878:	b.ne	40582c <ferror@plt+0x337c>  // b.any
  40587c:	b	405948 <ferror@plt+0x3498>
  405880:	add	x0, x29, #0x1c
  405884:	mov	w1, wzr
  405888:	mov	x2, xzr
  40588c:	bl	402070 <wait3@plt>
  405890:	cmp	w0, #0x1
  405894:	b.lt	405948 <ferror@plt+0x3498>  // b.tstop
  405898:	adrp	x20, 408000 <ferror@plt+0x5b50>
  40589c:	adrp	x21, 409000 <ferror@plt+0x6b50>
  4058a0:	adrp	x22, 409000 <ferror@plt+0x6b50>
  4058a4:	adrp	x23, 409000 <ferror@plt+0x6b50>
  4058a8:	mov	w24, w0
  4058ac:	adrp	x27, 41a000 <ferror@plt+0x17b50>
  4058b0:	add	x20, x20, #0xc53
  4058b4:	add	x21, x21, #0x24f
  4058b8:	add	x22, x22, #0x582
  4058bc:	add	x23, x23, #0x5b9
  4058c0:	b	4058ec <ferror@plt+0x343c>
  4058c4:	mov	w1, #0xffffffff            	// #-1
  4058c8:	mov	x0, x19
  4058cc:	bl	404e30 <ferror@plt+0x2980>
  4058d0:	add	x0, x29, #0x1c
  4058d4:	mov	w1, wzr
  4058d8:	mov	x2, xzr
  4058dc:	bl	402070 <wait3@plt>
  4058e0:	mov	w24, w0
  4058e4:	cmp	w0, #0x0
  4058e8:	b.le	405948 <ferror@plt+0x3498>
  4058ec:	ldrb	w8, [x26, #856]
  4058f0:	tbnz	w8, #3, 405918 <ferror@plt+0x3468>
  4058f4:	ldr	w1, [x19, #288]
  4058f8:	cmp	w24, w1
  4058fc:	b.ne	4058d0 <ferror@plt+0x3420>  // b.any
  405900:	ldr	x8, [x19, #232]
  405904:	cbz	x8, 4058c4 <ferror@plt+0x3414>
  405908:	ldr	x0, [x19, #280]
  40590c:	ldr	w2, [x29, #28]
  405910:	blr	x8
  405914:	b	4058c4 <ferror@plt+0x3414>
  405918:	ldr	x25, [x27, #808]
  40591c:	bl	402080 <getpid@plt>
  405920:	mov	w2, w0
  405924:	mov	x0, x25
  405928:	mov	x1, x20
  40592c:	mov	x3, x21
  405930:	mov	x4, x22
  405934:	bl	402460 <fprintf@plt>
  405938:	mov	x0, x23
  40593c:	mov	w1, w24
  405940:	bl	4059a8 <ferror@plt+0x34f8>
  405944:	b	4058f4 <ferror@plt+0x3444>
  405948:	ldp	x20, x19, [sp, #80]
  40594c:	ldp	x22, x21, [sp, #64]
  405950:	ldp	x24, x23, [sp, #48]
  405954:	ldp	x26, x25, [sp, #32]
  405958:	ldr	x27, [sp, #16]
  40595c:	ldp	x29, x30, [sp], #96
  405960:	ret
  405964:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405968:	ldr	x20, [x8, #808]
  40596c:	bl	402080 <getpid@plt>
  405970:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405974:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405978:	adrp	x4, 409000 <ferror@plt+0x6b50>
  40597c:	mov	w2, w0
  405980:	add	x1, x1, #0xc53
  405984:	add	x3, x3, #0x24f
  405988:	add	x4, x4, #0x582
  40598c:	mov	x0, x20
  405990:	bl	402460 <fprintf@plt>
  405994:	ldr	w1, [x19, #288]
  405998:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40599c:	add	x0, x0, #0x586
  4059a0:	bl	4059a8 <ferror@plt+0x34f8>
  4059a4:	b	4057c8 <ferror@plt+0x3318>
  4059a8:	sub	sp, sp, #0x120
  4059ac:	stp	x29, x30, [sp, #256]
  4059b0:	add	x29, sp, #0x100
  4059b4:	mov	x9, #0xffffffffffffffc8    	// #-56
  4059b8:	mov	x10, sp
  4059bc:	sub	x11, x29, #0x78
  4059c0:	movk	x9, #0xff80, lsl #32
  4059c4:	add	x12, x29, #0x20
  4059c8:	add	x10, x10, #0x80
  4059cc:	add	x11, x11, #0x38
  4059d0:	stp	x28, x19, [sp, #272]
  4059d4:	adrp	x19, 41a000 <ferror@plt+0x17b50>
  4059d8:	stp	x10, x9, [x29, #-16]
  4059dc:	stp	x12, x11, [x29, #-32]
  4059e0:	mov	x8, x0
  4059e4:	stp	x1, x2, [x29, #-120]
  4059e8:	stp	x3, x4, [x29, #-104]
  4059ec:	stp	x5, x6, [x29, #-88]
  4059f0:	stur	x7, [x29, #-72]
  4059f4:	stp	q0, q1, [sp]
  4059f8:	ldr	x0, [x19, #808]
  4059fc:	ldp	q0, q1, [x29, #-32]
  405a00:	sub	x2, x29, #0x40
  405a04:	mov	x1, x8
  405a08:	stp	q2, q3, [sp, #32]
  405a0c:	stp	q4, q5, [sp, #64]
  405a10:	stp	q6, q7, [sp, #96]
  405a14:	stp	q0, q1, [x29, #-64]
  405a18:	bl	4023f0 <vfprintf@plt>
  405a1c:	ldr	x1, [x19, #808]
  405a20:	mov	w0, #0xa                   	// #10
  405a24:	bl	401fc0 <fputc@plt>
  405a28:	ldp	x28, x19, [sp, #272]
  405a2c:	ldp	x29, x30, [sp, #256]
  405a30:	add	sp, sp, #0x120
  405a34:	ret
  405a38:	sub	sp, sp, #0x90
  405a3c:	mov	x8, #0xffff0019ffffffff    	// #-281363307560961
  405a40:	stp	x29, x30, [sp, #48]
  405a44:	add	x29, sp, #0x30
  405a48:	movk	x8, #0x0, lsl #48
  405a4c:	stp	x28, x27, [sp, #64]
  405a50:	stp	x26, x25, [sp, #80]
  405a54:	stp	x24, x23, [sp, #96]
  405a58:	stp	x22, x21, [sp, #112]
  405a5c:	stp	x20, x19, [sp, #128]
  405a60:	stur	wzr, [x29, #-4]
  405a64:	str	x8, [sp, #16]
  405a68:	ldr	w8, [x0, #60]
  405a6c:	mov	w9, #0x19                  	// #25
  405a70:	stur	x9, [sp, #28]
  405a74:	str	w9, [sp, #36]
  405a78:	str	w8, [sp, #24]
  405a7c:	ldr	w8, [x0, #68]
  405a80:	tbnz	w8, #31, 40604c <ferror@plt+0x3b9c>
  405a84:	adrp	x21, 408000 <ferror@plt+0x5b50>
  405a88:	mov	x19, x0
  405a8c:	mov	w28, wzr
  405a90:	mov	w20, #0xffffffff            	// #-1
  405a94:	adrp	x26, 41a000 <ferror@plt+0x17b50>
  405a98:	add	x21, x21, #0xb6c
  405a9c:	str	w8, [sp, #16]
  405aa0:	str	w20, [x0, #72]
  405aa4:	b	405ab8 <ferror@plt+0x3608>
  405aa8:	mov	w8, wzr
  405aac:	cbz	w8, 405b20 <ferror@plt+0x3670>
  405ab0:	cmp	w8, #0x3
  405ab4:	b.eq	405fd0 <ferror@plt+0x3b20>  // b.none
  405ab8:	ldr	w8, [x19, #216]
  405abc:	cbnz	w8, 405fd0 <ferror@plt+0x3b20>
  405ac0:	ldrb	w8, [x26, #856]
  405ac4:	tbnz	w8, #4, 405e7c <ferror@plt+0x39cc>
  405ac8:	ldr	x8, [x19, #296]
  405acc:	cbnz	x8, 405ad8 <ferror@plt+0x3628>
  405ad0:	ldr	x8, [x19, #304]
  405ad4:	cbz	x8, 405b20 <ferror@plt+0x3670>
  405ad8:	ldrb	w8, [x26, #856]
  405adc:	tbnz	w8, #4, 405ec8 <ferror@plt+0x3a18>
  405ae0:	mov	x0, sp
  405ae4:	bl	406910 <ferror@plt+0x4460>
  405ae8:	ldr	x8, [sp]
  405aec:	ldr	x9, [x19, #296]
  405af0:	cmp	x8, x9
  405af4:	b.ne	405b04 <ferror@plt+0x3654>  // b.any
  405af8:	ldr	x8, [sp, #8]
  405afc:	ldr	x9, [x19, #304]
  405b00:	cmp	x8, x9
  405b04:	b.le	405aa8 <ferror@plt+0x35f8>
  405b08:	mov	x0, x19
  405b0c:	bl	40606c <ferror@plt+0x3bbc>
  405b10:	mov	w28, w0
  405b14:	cbz	w0, 405aa8 <ferror@plt+0x35f8>
  405b18:	mov	w8, #0x3                   	// #3
  405b1c:	cbnz	w8, 405ab0 <ferror@plt+0x3600>
  405b20:	ldr	x8, [x19, #296]
  405b24:	cbnz	x8, 405b30 <ferror@plt+0x3680>
  405b28:	ldr	x8, [x19, #304]
  405b2c:	cbz	x8, 405e28 <ferror@plt+0x3978>
  405b30:	mov	x0, sp
  405b34:	bl	406910 <ferror@plt+0x4460>
  405b38:	ldr	w8, [x19, #296]
  405b3c:	ldr	w9, [sp]
  405b40:	ldr	x10, [x19, #304]
  405b44:	ldr	x11, [sp, #8]
  405b48:	sub	w8, w8, w9
  405b4c:	sub	x9, x10, x11
  405b50:	mov	w10, #0x4240                	// #16960
  405b54:	movk	w10, #0xf, lsl #16
  405b58:	add	x10, x9, x10
  405b5c:	cmp	x9, #0x0
  405b60:	csel	x10, x10, x9, lt  // lt = tstop
  405b64:	asr	x9, x9, #63
  405b68:	add	w8, w8, w9
  405b6c:	mov	x9, #0xf7cf                	// #63439
  405b70:	movk	x9, #0xe353, lsl #16
  405b74:	movk	x9, #0x9ba5, lsl #32
  405b78:	movk	x9, #0x20c4, lsl #48
  405b7c:	smulh	x9, x10, x9
  405b80:	lsr	x10, x9, #63
  405b84:	lsr	x9, x9, #7
  405b88:	add	w9, w9, w10
  405b8c:	mov	w10, #0x3e8                 	// #1000
  405b90:	madd	w24, w8, w10, w9
  405b94:	ldrb	w8, [x26, #856]
  405b98:	tbnz	w8, #4, 405e34 <ferror@plt+0x3984>
  405b9c:	add	x0, sp, #0x10
  405ba0:	mov	w1, #0x3                   	// #3
  405ba4:	mov	w2, w24
  405ba8:	bl	4020b0 <poll@plt>
  405bac:	mov	w23, w0
  405bb0:	bl	402420 <__errno_location@plt>
  405bb4:	ldrb	w8, [x26, #856]
  405bb8:	ldr	w22, [x0]
  405bbc:	mov	x27, x0
  405bc0:	tbnz	w8, #4, 405f0c <ferror@plt+0x3a5c>
  405bc4:	tbnz	w23, #31, 405f54 <ferror@plt+0x3aa4>
  405bc8:	cbz	w23, 405df8 <ferror@plt+0x3948>
  405bcc:	mov	x25, xzr
  405bd0:	add	x27, sp, #0x10
  405bd4:	b	405bec <ferror@plt+0x373c>
  405bd8:	mov	w24, wzr
  405bdc:	add	x25, x25, #0x1
  405be0:	cmp	x25, #0x3
  405be4:	add	x27, x27, #0x8
  405be8:	b.eq	405dec <ferror@plt+0x393c>  // b.none
  405bec:	ldrh	w8, [x27, #6]
  405bf0:	cbz	w8, 405bd8 <ferror@plt+0x3728>
  405bf4:	ldrb	w8, [x26, #856]
  405bf8:	tbnz	w8, #4, 405ce0 <ferror@plt+0x3830>
  405bfc:	sub	x8, x25, #0x1
  405c00:	cmp	x8, #0x2
  405c04:	b.cs	405c20 <ferror@plt+0x3770>  // b.hs, b.nlast
  405c08:	ldrb	w8, [x27, #6]
  405c0c:	tbnz	w8, #0, 405c38 <ferror@plt+0x3788>
  405c10:	mov	w24, wzr
  405c14:	ldrsh	w8, [x27, #6]
  405c18:	tbz	w8, #4, 405c54 <ferror@plt+0x37a4>
  405c1c:	b	405c64 <ferror@plt+0x37b4>
  405c20:	cbnz	x25, 405ccc <ferror@plt+0x381c>
  405c24:	ldr	w1, [x27]
  405c28:	mov	x0, x19
  405c2c:	bl	406348 <ferror@plt+0x3e98>
  405c30:	mov	w28, w0
  405c34:	b	405cd0 <ferror@plt+0x3820>
  405c38:	ldr	w1, [x27]
  405c3c:	sub	x2, x29, #0x4
  405c40:	mov	x0, x19
  405c44:	bl	406150 <ferror@plt+0x3ca0>
  405c48:	mov	w24, w0
  405c4c:	ldrsh	w8, [x27, #6]
  405c50:	tbnz	w8, #4, 405c64 <ferror@plt+0x37b4>
  405c54:	ldur	w9, [x29, #-4]
  405c58:	and	w8, w8, #0x20
  405c5c:	orr	w8, w9, w8
  405c60:	cbz	w8, 405bdc <ferror@plt+0x372c>
  405c64:	ldrb	w8, [x26, #856]
  405c68:	tbnz	w8, #4, 405d44 <ferror@plt+0x3894>
  405c6c:	cmp	x25, #0x2
  405c70:	str	w20, [x27]
  405c74:	b.ne	405bdc <ferror@plt+0x372c>  // b.any
  405c78:	mov	x0, x19
  405c7c:	bl	405544 <ferror@plt+0x3094>
  405c80:	ldrb	w8, [x26, #856]
  405c84:	tbz	w8, #4, 405bdc <ferror@plt+0x372c>
  405c88:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405c8c:	ldr	x23, [x8, #808]
  405c90:	bl	402080 <getpid@plt>
  405c94:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405c98:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405c9c:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405ca0:	mov	w2, w0
  405ca4:	mov	x0, x23
  405ca8:	add	x1, x1, #0xc53
  405cac:	add	x3, x3, #0x24f
  405cb0:	add	x4, x4, #0x735
  405cb4:	bl	402460 <fprintf@plt>
  405cb8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405cbc:	mov	x0, x19
  405cc0:	add	x1, x1, #0x6db
  405cc4:	bl	404c6c <ferror@plt+0x27bc>
  405cc8:	b	405bdc <ferror@plt+0x372c>
  405ccc:	mov	w28, wzr
  405cd0:	mov	w24, wzr
  405cd4:	mov	w8, wzr
  405cd8:	cbz	w28, 405bdc <ferror@plt+0x372c>
  405cdc:	b	405ab0 <ferror@plt+0x3600>
  405ce0:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405ce4:	ldr	x23, [x8, #808]
  405ce8:	bl	402080 <getpid@plt>
  405cec:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405cf0:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405cf4:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405cf8:	mov	w2, w0
  405cfc:	mov	x0, x23
  405d00:	add	x1, x1, #0xc53
  405d04:	add	x3, x3, #0x24f
  405d08:	add	x4, x4, #0x735
  405d0c:	bl	402460 <fprintf@plt>
  405d10:	cmp	x25, #0x1
  405d14:	b.eq	405d88 <ferror@plt+0x38d8>  // b.none
  405d18:	adrp	x2, 409000 <ferror@plt+0x6b50>
  405d1c:	cmp	x25, #0x2
  405d20:	add	x2, x2, #0x69f
  405d24:	b.eq	405d90 <ferror@plt+0x38e0>  // b.none
  405d28:	adrp	x8, 409000 <ferror@plt+0x6b50>
  405d2c:	adrp	x9, 409000 <ferror@plt+0x6b50>
  405d30:	cmp	x25, #0x0
  405d34:	add	x8, x8, #0x6ac
  405d38:	add	x9, x9, #0x6a5
  405d3c:	csel	x2, x9, x8, eq  // eq = none
  405d40:	b	405d90 <ferror@plt+0x38e0>
  405d44:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405d48:	ldr	x23, [x8, #808]
  405d4c:	bl	402080 <getpid@plt>
  405d50:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405d54:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405d58:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405d5c:	mov	w2, w0
  405d60:	mov	x0, x23
  405d64:	add	x1, x1, #0xc53
  405d68:	add	x3, x3, #0x24f
  405d6c:	add	x4, x4, #0x735
  405d70:	bl	402460 <fprintf@plt>
  405d74:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405d78:	mov	x0, x19
  405d7c:	add	x1, x1, #0x6d0
  405d80:	bl	404c6c <ferror@plt+0x27bc>
  405d84:	b	405c6c <ferror@plt+0x37bc>
  405d88:	adrp	x2, 409000 <ferror@plt+0x6b50>
  405d8c:	add	x2, x2, #0x57b
  405d90:	ldrsh	w8, [x27, #6]
  405d94:	adrp	x9, 409000 <ferror@plt+0x6b50>
  405d98:	add	x9, x9, #0x6b0
  405d9c:	ldr	w3, [x27]
  405da0:	tst	w8, #0x1
  405da4:	csel	x4, x21, x9, eq  // eq = none
  405da8:	adrp	x9, 409000 <ferror@plt+0x6b50>
  405dac:	tst	w8, #0x10
  405db0:	add	x9, x9, #0x6b7
  405db4:	csel	x5, x21, x9, eq  // eq = none
  405db8:	adrp	x9, 409000 <ferror@plt+0x6b50>
  405dbc:	tst	w8, #0x8
  405dc0:	add	x9, x9, #0x6bf
  405dc4:	csel	x6, x21, x9, eq  // eq = none
  405dc8:	tst	w8, #0x20
  405dcc:	adrp	x8, 409000 <ferror@plt+0x6b50>
  405dd0:	add	x8, x8, #0x6c7
  405dd4:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405dd8:	csel	x7, x21, x8, eq  // eq = none
  405ddc:	mov	x0, x19
  405de0:	add	x1, x1, #0x67d
  405de4:	bl	404c6c <ferror@plt+0x27bc>
  405de8:	b	405bfc <ferror@plt+0x374c>
  405dec:	mov	w8, wzr
  405df0:	mov	w28, w24
  405df4:	b	405ab0 <ferror@plt+0x3600>
  405df8:	ldr	x8, [x19, #296]
  405dfc:	cbnz	x8, 405e08 <ferror@plt+0x3958>
  405e00:	ldr	x8, [x19, #304]
  405e04:	cbz	x8, 405f74 <ferror@plt+0x3ac4>
  405e08:	mov	x0, x19
  405e0c:	bl	40606c <ferror@plt+0x3bbc>
  405e10:	mov	w28, w0
  405e14:	cbz	w0, 405f5c <ferror@plt+0x3aac>
  405e18:	ldrb	w8, [x26, #856]
  405e1c:	tbnz	w8, #4, 405f80 <ferror@plt+0x3ad0>
  405e20:	mov	w8, #0x3                   	// #3
  405e24:	b	405ab0 <ferror@plt+0x3600>
  405e28:	ldr	w24, [x19, #72]
  405e2c:	ldrb	w8, [x26, #856]
  405e30:	tbz	w8, #4, 405b9c <ferror@plt+0x36ec>
  405e34:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405e38:	ldr	x23, [x8, #808]
  405e3c:	bl	402080 <getpid@plt>
  405e40:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405e44:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405e48:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405e4c:	mov	w2, w0
  405e50:	mov	x0, x23
  405e54:	add	x1, x1, #0xc53
  405e58:	add	x3, x3, #0x24f
  405e5c:	add	x4, x4, #0x735
  405e60:	bl	402460 <fprintf@plt>
  405e64:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405e68:	mov	x0, x19
  405e6c:	add	x1, x1, #0x62a
  405e70:	mov	w2, w24
  405e74:	bl	404c6c <ferror@plt+0x27bc>
  405e78:	b	405b9c <ferror@plt+0x36ec>
  405e7c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405e80:	ldr	x23, [x8, #808]
  405e84:	bl	402080 <getpid@plt>
  405e88:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405e8c:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405e90:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405e94:	mov	w2, w0
  405e98:	mov	x0, x23
  405e9c:	add	x1, x1, #0xc53
  405ea0:	add	x3, x3, #0x24f
  405ea4:	add	x4, x4, #0x735
  405ea8:	bl	402460 <fprintf@plt>
  405eac:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405eb0:	mov	x0, x19
  405eb4:	add	x1, x1, #0x606
  405eb8:	bl	404c6c <ferror@plt+0x27bc>
  405ebc:	ldr	x8, [x19, #296]
  405ec0:	cbnz	x8, 405ad8 <ferror@plt+0x3628>
  405ec4:	b	405ad0 <ferror@plt+0x3620>
  405ec8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405ecc:	ldr	x23, [x8, #808]
  405ed0:	bl	402080 <getpid@plt>
  405ed4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405ed8:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405edc:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405ee0:	mov	w2, w0
  405ee4:	mov	x0, x23
  405ee8:	add	x1, x1, #0xc53
  405eec:	add	x3, x3, #0x24f
  405ef0:	add	x4, x4, #0x735
  405ef4:	bl	402460 <fprintf@plt>
  405ef8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405efc:	mov	x0, x19
  405f00:	add	x1, x1, #0x616
  405f04:	bl	404c6c <ferror@plt+0x27bc>
  405f08:	b	405ae0 <ferror@plt+0x3630>
  405f0c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405f10:	ldr	x25, [x8, #808]
  405f14:	bl	402080 <getpid@plt>
  405f18:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405f1c:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405f20:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405f24:	mov	w2, w0
  405f28:	mov	x0, x25
  405f2c:	add	x1, x1, #0xc53
  405f30:	add	x3, x3, #0x24f
  405f34:	add	x4, x4, #0x735
  405f38:	bl	402460 <fprintf@plt>
  405f3c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405f40:	mov	x0, x19
  405f44:	add	x1, x1, #0x648
  405f48:	mov	w2, w23
  405f4c:	bl	404c6c <ferror@plt+0x27bc>
  405f50:	tbz	w23, #31, 405bc8 <ferror@plt+0x3718>
  405f54:	cmp	w22, #0xb
  405f58:	b.ne	405f64 <ferror@plt+0x3ab4>  // b.any
  405f5c:	mov	w8, #0x2                   	// #2
  405f60:	b	405ab0 <ferror@plt+0x3600>
  405f64:	ldr	w8, [x27]
  405f68:	neg	w28, w8
  405f6c:	mov	w8, #0x3                   	// #3
  405f70:	b	405ab0 <ferror@plt+0x3600>
  405f74:	mov	w28, wzr
  405f78:	ldrb	w8, [x26, #856]
  405f7c:	tbz	w8, #4, 405e20 <ferror@plt+0x3970>
  405f80:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  405f84:	ldr	x23, [x8, #808]
  405f88:	bl	402080 <getpid@plt>
  405f8c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  405f90:	adrp	x3, 409000 <ferror@plt+0x6b50>
  405f94:	adrp	x4, 408000 <ferror@plt+0x5b50>
  405f98:	mov	w2, w0
  405f9c:	mov	x0, x23
  405fa0:	add	x1, x1, #0xc53
  405fa4:	add	x3, x3, #0x24f
  405fa8:	add	x4, x4, #0x735
  405fac:	bl	402460 <fprintf@plt>
  405fb0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  405fb4:	mov	x0, x19
  405fb8:	add	x1, x1, #0x655
  405fbc:	mov	w2, w24
  405fc0:	mov	w3, w28
  405fc4:	bl	404c6c <ferror@plt+0x27bc>
  405fc8:	mov	w8, #0x3                   	// #3
  405fcc:	b	405ab0 <ferror@plt+0x3600>
  405fd0:	mov	x0, x19
  405fd4:	bl	4053cc <ferror@plt+0x2f1c>
  405fd8:	ldrb	w8, [x26, #856]
  405fdc:	tbnz	w8, #4, 406004 <ferror@plt+0x3b54>
  405fe0:	mov	w0, w28
  405fe4:	ldp	x20, x19, [sp, #128]
  405fe8:	ldp	x22, x21, [sp, #112]
  405fec:	ldp	x24, x23, [sp, #96]
  405ff0:	ldp	x26, x25, [sp, #80]
  405ff4:	ldp	x28, x27, [sp, #64]
  405ff8:	ldp	x29, x30, [sp, #48]
  405ffc:	add	sp, sp, #0x90
  406000:	ret
  406004:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406008:	ldr	x20, [x8, #808]
  40600c:	bl	402080 <getpid@plt>
  406010:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406014:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406018:	adrp	x4, 408000 <ferror@plt+0x5b50>
  40601c:	mov	w2, w0
  406020:	add	x1, x1, #0xc53
  406024:	add	x3, x3, #0x24f
  406028:	add	x4, x4, #0x735
  40602c:	mov	x0, x20
  406030:	bl	402460 <fprintf@plt>
  406034:	ldr	w1, [x19, #216]
  406038:	adrp	x0, 409000 <ferror@plt+0x6b50>
  40603c:	add	x0, x0, #0x6ea
  406040:	mov	w2, w28
  406044:	bl	4059a8 <ferror@plt+0x34f8>
  406048:	b	405fe0 <ferror@plt+0x3b30>
  40604c:	adrp	x0, 409000 <ferror@plt+0x6b50>
  406050:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406054:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406058:	add	x0, x0, #0x5cd
  40605c:	add	x1, x1, #0x269
  406060:	add	x3, x3, #0x5dd
  406064:	mov	w2, #0x209                 	// #521
  406068:	bl	402410 <__assert_fail@plt>
  40606c:	stp	x29, x30, [sp, #-48]!
  406070:	stp	x20, x19, [sp, #32]
  406074:	ldr	x8, [x0, #248]
  406078:	str	x21, [sp, #16]
  40607c:	mov	x29, sp
  406080:	cbz	x8, 4060f4 <ferror@plt+0x3c44>
  406084:	adrp	x21, 41a000 <ferror@plt+0x17b50>
  406088:	ldrb	w8, [x21, #856]
  40608c:	mov	x19, x0
  406090:	tbnz	w8, #4, 40610c <ferror@plt+0x3c5c>
  406094:	ldr	x8, [x19, #248]
  406098:	ldr	x0, [x19, #280]
  40609c:	blr	x8
  4060a0:	ldrb	w8, [x21, #856]
  4060a4:	mov	w20, w0
  4060a8:	tbz	w8, #4, 4060f8 <ferror@plt+0x3c48>
  4060ac:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4060b0:	ldr	x21, [x8, #808]
  4060b4:	bl	402080 <getpid@plt>
  4060b8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4060bc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4060c0:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4060c4:	mov	w2, w0
  4060c8:	add	x1, x1, #0xc53
  4060cc:	add	x3, x3, #0x24f
  4060d0:	add	x4, x4, #0x735
  4060d4:	mov	x0, x21
  4060d8:	bl	402460 <fprintf@plt>
  4060dc:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4060e0:	add	x1, x1, #0x72a
  4060e4:	mov	x0, x19
  4060e8:	mov	w2, w20
  4060ec:	bl	404c6c <ferror@plt+0x27bc>
  4060f0:	b	4060f8 <ferror@plt+0x3c48>
  4060f4:	mov	w20, wzr
  4060f8:	mov	w0, w20
  4060fc:	ldp	x20, x19, [sp, #32]
  406100:	ldr	x21, [sp, #16]
  406104:	ldp	x29, x30, [sp], #48
  406108:	ret
  40610c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406110:	ldr	x20, [x8, #808]
  406114:	bl	402080 <getpid@plt>
  406118:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40611c:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406120:	adrp	x4, 408000 <ferror@plt+0x5b50>
  406124:	mov	w2, w0
  406128:	add	x1, x1, #0xc53
  40612c:	add	x3, x3, #0x24f
  406130:	add	x4, x4, #0x735
  406134:	mov	x0, x20
  406138:	bl	402460 <fprintf@plt>
  40613c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406140:	add	x1, x1, #0x710
  406144:	mov	x0, x19
  406148:	bl	404c6c <ferror@plt+0x27bc>
  40614c:	b	406094 <ferror@plt+0x3be4>
  406150:	stp	x29, x30, [sp, #-64]!
  406154:	stp	x28, x23, [sp, #16]
  406158:	stp	x22, x21, [sp, #32]
  40615c:	stp	x20, x19, [sp, #48]
  406160:	mov	x29, sp
  406164:	sub	sp, sp, #0x2, lsl #12
  406168:	adrp	x23, 41a000 <ferror@plt+0x17b50>
  40616c:	ldrb	w8, [x23, #856]
  406170:	mov	x22, x2
  406174:	mov	w19, w1
  406178:	mov	x20, x0
  40617c:	tbnz	w8, #4, 406244 <ferror@plt+0x3d94>
  406180:	mov	x1, sp
  406184:	mov	w2, #0x2000                	// #8192
  406188:	mov	w0, w19
  40618c:	str	wzr, [x22]
  406190:	bl	402340 <read@plt>
  406194:	tbnz	x0, #63, 4061e4 <ferror@plt+0x3d34>
  406198:	mov	x21, x0
  40619c:	cbz	x0, 406208 <ferror@plt+0x3d58>
  4061a0:	cbz	w19, 406218 <ferror@plt+0x3d68>
  4061a4:	ldr	w8, [x20, #60]
  4061a8:	cmp	w8, w19
  4061ac:	b.ne	4061c4 <ferror@plt+0x3d14>  // b.any
  4061b0:	ldrb	w8, [x23, #856]
  4061b4:	tbnz	w8, #4, 406300 <ferror@plt+0x3e50>
  4061b8:	mov	x0, sp
  4061bc:	mov	x1, x21
  4061c0:	bl	40677c <ferror@plt+0x42cc>
  4061c4:	ldr	x8, [x20, #256]
  4061c8:	cbz	x8, 40629c <ferror@plt+0x3dec>
  4061cc:	ldr	x0, [x20, #280]
  4061d0:	mov	x2, sp
  4061d4:	mov	w1, w19
  4061d8:	mov	x3, x21
  4061dc:	blr	x8
  4061e0:	b	4062a0 <ferror@plt+0x3df0>
  4061e4:	bl	402420 <__errno_location@plt>
  4061e8:	ldr	w8, [x0]
  4061ec:	mov	w0, wzr
  4061f0:	cmp	w8, #0x4
  4061f4:	b.eq	4062a0 <ferror@plt+0x3df0>  // b.none
  4061f8:	cmp	w8, #0xb
  4061fc:	b.eq	4062a0 <ferror@plt+0x3df0>  // b.none
  406200:	neg	w0, w8
  406204:	b	4062a0 <ferror@plt+0x3df0>
  406208:	mov	w8, #0x1                   	// #1
  40620c:	mov	w0, wzr
  406210:	str	w8, [x22]
  406214:	b	4062a0 <ferror@plt+0x3df0>
  406218:	ldrb	w8, [x23, #856]
  40621c:	tbnz	w8, #4, 4062b8 <ferror@plt+0x3e08>
  406220:	mov	x1, sp
  406224:	mov	x0, x20
  406228:	mov	x2, x21
  40622c:	bl	405778 <ferror@plt+0x32c8>
  406230:	cbz	w0, 40628c <ferror@plt+0x3ddc>
  406234:	bl	402420 <__errno_location@plt>
  406238:	ldr	w8, [x0]
  40623c:	neg	w0, w8
  406240:	b	4062a0 <ferror@plt+0x3df0>
  406244:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406248:	ldr	x21, [x8, #808]
  40624c:	bl	402080 <getpid@plt>
  406250:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406254:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406258:	adrp	x4, 408000 <ferror@plt+0x5b50>
  40625c:	mov	w2, w0
  406260:	add	x1, x1, #0xc53
  406264:	add	x3, x3, #0x24f
  406268:	add	x4, x4, #0x735
  40626c:	mov	x0, x21
  406270:	bl	402460 <fprintf@plt>
  406274:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406278:	add	x1, x1, #0x741
  40627c:	mov	x0, x20
  406280:	mov	w2, w19
  406284:	bl	404c6c <ferror@plt+0x27bc>
  406288:	b	406180 <ferror@plt+0x3cd0>
  40628c:	ldr	w0, [x20, #60]
  406290:	bl	401f50 <fdatasync@plt>
  406294:	ldr	x8, [x20, #256]
  406298:	cbnz	x8, 4061cc <ferror@plt+0x3d1c>
  40629c:	mov	w0, wzr
  4062a0:	add	sp, sp, #0x2, lsl #12
  4062a4:	ldp	x20, x19, [sp, #48]
  4062a8:	ldp	x22, x21, [sp, #32]
  4062ac:	ldp	x28, x23, [sp, #16]
  4062b0:	ldp	x29, x30, [sp], #64
  4062b4:	ret
  4062b8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4062bc:	ldr	x22, [x8, #808]
  4062c0:	bl	402080 <getpid@plt>
  4062c4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4062c8:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4062cc:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4062d0:	mov	w2, w0
  4062d4:	add	x1, x1, #0xc53
  4062d8:	add	x3, x3, #0x24f
  4062dc:	add	x4, x4, #0x735
  4062e0:	mov	x0, x22
  4062e4:	bl	402460 <fprintf@plt>
  4062e8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4062ec:	add	x1, x1, #0x756
  4062f0:	mov	x0, x20
  4062f4:	mov	x2, x21
  4062f8:	bl	404c6c <ferror@plt+0x27bc>
  4062fc:	b	406220 <ferror@plt+0x3d70>
  406300:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406304:	ldr	x22, [x8, #808]
  406308:	bl	402080 <getpid@plt>
  40630c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406310:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406314:	adrp	x4, 408000 <ferror@plt+0x5b50>
  406318:	mov	w2, w0
  40631c:	add	x1, x1, #0xc53
  406320:	add	x3, x3, #0x24f
  406324:	add	x4, x4, #0x735
  406328:	mov	x0, x22
  40632c:	bl	402460 <fprintf@plt>
  406330:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406334:	add	x1, x1, #0x772
  406338:	mov	x0, x20
  40633c:	mov	x2, x21
  406340:	bl	404c6c <ferror@plt+0x27bc>
  406344:	b	4061b8 <ferror@plt+0x3d08>
  406348:	sub	sp, sp, #0xb0
  40634c:	stp	x22, x21, [sp, #144]
  406350:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  406354:	ldrb	w8, [x22, #856]
  406358:	stp	x20, x19, [sp, #160]
  40635c:	mov	w20, w1
  406360:	mov	x19, x0
  406364:	stp	x29, x30, [sp, #128]
  406368:	add	x29, sp, #0x80
  40636c:	tbnz	w8, #3, 4064b8 <ferror@plt+0x4008>
  406370:	mov	x1, sp
  406374:	mov	w2, #0x80                  	// #128
  406378:	mov	w0, w20
  40637c:	bl	402340 <read@plt>
  406380:	cmp	x0, #0x80
  406384:	b.ne	4063f0 <ferror@plt+0x3f40>  // b.any
  406388:	ldr	w8, [sp]
  40638c:	sub	w8, w8, #0x2
  406390:	cmp	w8, #0x1a
  406394:	b.hi	4066d4 <ferror@plt+0x4224>  // b.pmore
  406398:	adrp	x9, 409000 <ferror@plt+0x6b50>
  40639c:	add	x9, x9, #0x228
  4063a0:	adr	x10, 4063b0 <ferror@plt+0x3f00>
  4063a4:	ldrb	w11, [x9, x8]
  4063a8:	add	x10, x10, x11, lsl #2
  4063ac:	br	x10
  4063b0:	ldrb	w8, [x22, #856]
  4063b4:	tbnz	w8, #3, 406570 <ferror@plt+0x40c0>
  4063b8:	ldr	w0, [x19, #288]
  4063bc:	ldr	w8, [sp]
  4063c0:	cmp	w0, #0x1
  4063c4:	str	w8, [x19, #216]
  4063c8:	b.lt	4063d4 <ferror@plt+0x3f24>  // b.tstop
  4063cc:	mov	w1, #0xf                   	// #15
  4063d0:	bl	401fe0 <kill@plt>
  4063d4:	ldr	x8, [x19, #264]
  4063d8:	cbz	x8, 40653c <ferror@plt+0x408c>
  4063dc:	ldr	x0, [x19, #280]
  4063e0:	add	x2, x19, #0x4c
  4063e4:	mov	x1, sp
  4063e8:	blr	x8
  4063ec:	b	406540 <ferror@plt+0x4090>
  4063f0:	tbnz	x0, #63, 406404 <ferror@plt+0x3f54>
  4063f4:	bl	402420 <__errno_location@plt>
  4063f8:	ldr	w8, [x0]
  4063fc:	neg	w0, w8
  406400:	b	406540 <ferror@plt+0x4090>
  406404:	bl	402420 <__errno_location@plt>
  406408:	ldr	w8, [x0]
  40640c:	mov	w0, wzr
  406410:	cmp	w8, #0x4
  406414:	b.eq	406540 <ferror@plt+0x4090>  // b.none
  406418:	cmp	w8, #0xb
  40641c:	b.eq	406540 <ferror@plt+0x4090>  // b.none
  406420:	b	4063f4 <ferror@plt+0x3f44>
  406424:	ldrb	w8, [x22, #856]
  406428:	tbnz	w8, #3, 4065b4 <ferror@plt+0x4104>
  40642c:	ldr	x8, [x19, #272]
  406430:	cbz	x8, 40653c <ferror@plt+0x408c>
  406434:	ldr	x0, [x19, #280]
  406438:	blr	x8
  40643c:	b	406540 <ferror@plt+0x4090>
  406440:	ldrb	w8, [x22, #856]
  406444:	tbnz	w8, #3, 406600 <ferror@plt+0x4150>
  406448:	ldr	w8, [sp, #8]
  40644c:	sub	w8, w8, #0x1
  406450:	cmp	w8, #0x2
  406454:	b.hi	406500 <ferror@plt+0x4050>  // b.pmore
  406458:	ldr	x8, [x19, #224]
  40645c:	cbz	x8, 406528 <ferror@plt+0x4078>
  406460:	ldr	x0, [x19, #280]
  406464:	ldr	w1, [x19, #288]
  406468:	b	406520 <ferror@plt+0x4070>
  40646c:	ldrb	w8, [x22, #856]
  406470:	tbnz	w8, #3, 406644 <ferror@plt+0x4194>
  406474:	ldrb	w8, [x19, #312]
  406478:	tbz	w8, #0, 40653c <ferror@plt+0x408c>
  40647c:	add	x20, x19, #0x4c
  406480:	mov	w1, #0x5413                	// #21523
  406484:	mov	w0, wzr
  406488:	mov	x2, x20
  40648c:	bl	402490 <ioctl@plt>
  406490:	ldr	w0, [x19, #64]
  406494:	mov	w1, #0x5414                	// #21524
  406498:	mov	x2, x20
  40649c:	bl	402490 <ioctl@plt>
  4064a0:	ldr	x8, [x19, #264]
  4064a4:	cbz	x8, 40653c <ferror@plt+0x408c>
  4064a8:	ldr	x0, [x19, #280]
  4064ac:	mov	x1, sp
  4064b0:	mov	x2, x20
  4064b4:	b	4063e8 <ferror@plt+0x3f38>
  4064b8:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4064bc:	ldr	x21, [x8, #808]
  4064c0:	bl	402080 <getpid@plt>
  4064c4:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4064c8:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4064cc:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4064d0:	mov	w2, w0
  4064d4:	add	x1, x1, #0xc53
  4064d8:	add	x3, x3, #0x24f
  4064dc:	add	x4, x4, #0x582
  4064e0:	mov	x0, x21
  4064e4:	bl	402460 <fprintf@plt>
  4064e8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4064ec:	add	x1, x1, #0x7b9
  4064f0:	mov	x0, x19
  4064f4:	mov	w2, w20
  4064f8:	bl	404c6c <ferror@plt+0x27bc>
  4064fc:	b	406370 <ferror@plt+0x3ec0>
  406500:	ldr	w8, [sp, #40]
  406504:	cmp	w8, #0x13
  406508:	b.ne	406530 <ferror@plt+0x4080>  // b.any
  40650c:	ldr	w1, [x19, #288]
  406510:	cmp	w1, #0x1
  406514:	b.lt	406530 <ferror@plt+0x4080>  // b.tstop
  406518:	ldr	x8, [x19, #240]
  40651c:	ldr	x0, [x19, #280]
  406520:	blr	x8
  406524:	b	406530 <ferror@plt+0x4080>
  406528:	mov	x0, x19
  40652c:	bl	405790 <ferror@plt+0x32e0>
  406530:	ldr	w8, [x19, #288]
  406534:	cmp	w8, #0x0
  406538:	b.le	406554 <ferror@plt+0x40a4>
  40653c:	mov	w0, wzr
  406540:	ldp	x20, x19, [sp, #160]
  406544:	ldp	x22, x21, [sp, #144]
  406548:	ldp	x29, x30, [sp, #128]
  40654c:	add	sp, sp, #0xb0
  406550:	ret
  406554:	ldrb	w8, [x22, #856]
  406558:	tbnz	w8, #3, 406690 <ferror@plt+0x41e0>
  40655c:	mov	w8, #0xa                   	// #10
  406560:	mov	w0, wzr
  406564:	str	w8, [x19, #72]
  406568:	stp	xzr, xzr, [x19, #296]
  40656c:	b	406540 <ferror@plt+0x4090>
  406570:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406574:	ldr	x20, [x8, #808]
  406578:	bl	402080 <getpid@plt>
  40657c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406580:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406584:	adrp	x4, 409000 <ferror@plt+0x6b50>
  406588:	mov	w2, w0
  40658c:	add	x1, x1, #0xc53
  406590:	add	x3, x3, #0x24f
  406594:	add	x4, x4, #0x582
  406598:	mov	x0, x20
  40659c:	bl	402460 <fprintf@plt>
  4065a0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4065a4:	add	x1, x1, #0x81d
  4065a8:	mov	x0, x19
  4065ac:	bl	404c6c <ferror@plt+0x27bc>
  4065b0:	b	4063b8 <ferror@plt+0x3f08>
  4065b4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4065b8:	ldr	x20, [x8, #808]
  4065bc:	bl	402080 <getpid@plt>
  4065c0:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4065c4:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4065c8:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4065cc:	mov	w2, w0
  4065d0:	add	x1, x1, #0xc53
  4065d4:	add	x3, x3, #0x24f
  4065d8:	add	x4, x4, #0x582
  4065dc:	mov	x0, x20
  4065e0:	bl	402460 <fprintf@plt>
  4065e4:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4065e8:	add	x1, x1, #0x83c
  4065ec:	mov	x0, x19
  4065f0:	bl	404c6c <ferror@plt+0x27bc>
  4065f4:	ldr	x8, [x19, #272]
  4065f8:	cbnz	x8, 406434 <ferror@plt+0x3f84>
  4065fc:	b	40653c <ferror@plt+0x408c>
  406600:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406604:	ldr	x20, [x8, #808]
  406608:	bl	402080 <getpid@plt>
  40660c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406610:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406614:	adrp	x4, 409000 <ferror@plt+0x6b50>
  406618:	mov	w2, w0
  40661c:	add	x1, x1, #0xc53
  406620:	add	x3, x3, #0x24f
  406624:	add	x4, x4, #0x582
  406628:	mov	x0, x20
  40662c:	bl	402460 <fprintf@plt>
  406630:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406634:	add	x1, x1, #0x7d1
  406638:	mov	x0, x19
  40663c:	bl	404c6c <ferror@plt+0x27bc>
  406640:	b	406448 <ferror@plt+0x3f98>
  406644:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406648:	ldr	x20, [x8, #808]
  40664c:	bl	402080 <getpid@plt>
  406650:	adrp	x1, 408000 <ferror@plt+0x5b50>
  406654:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406658:	adrp	x4, 409000 <ferror@plt+0x6b50>
  40665c:	mov	w2, w0
  406660:	add	x1, x1, #0xc53
  406664:	add	x3, x3, #0x24f
  406668:	add	x4, x4, #0x582
  40666c:	mov	x0, x20
  406670:	bl	402460 <fprintf@plt>
  406674:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406678:	add	x1, x1, #0x808
  40667c:	mov	x0, x19
  406680:	bl	404c6c <ferror@plt+0x27bc>
  406684:	ldrb	w8, [x19, #312]
  406688:	tbz	w8, #0, 40653c <ferror@plt+0x408c>
  40668c:	b	40647c <ferror@plt+0x3fcc>
  406690:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406694:	ldr	x20, [x8, #808]
  406698:	bl	402080 <getpid@plt>
  40669c:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4066a0:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4066a4:	adrp	x4, 409000 <ferror@plt+0x6b50>
  4066a8:	mov	w2, w0
  4066ac:	add	x1, x1, #0xc53
  4066b0:	add	x3, x3, #0x24f
  4066b4:	add	x4, x4, #0x582
  4066b8:	mov	x0, x20
  4066bc:	bl	402460 <fprintf@plt>
  4066c0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4066c4:	add	x1, x1, #0x7e5
  4066c8:	mov	x0, x19
  4066cc:	bl	404c6c <ferror@plt+0x27bc>
  4066d0:	b	40655c <ferror@plt+0x40ac>
  4066d4:	bl	4021f0 <abort@plt>
  4066d8:	stp	x29, x30, [sp, #-48]!
  4066dc:	stp	x22, x21, [sp, #16]
  4066e0:	stp	x20, x19, [sp, #32]
  4066e4:	mov	x19, x2
  4066e8:	mov	x20, x1
  4066ec:	mov	w21, w0
  4066f0:	mov	x29, sp
  4066f4:	cbz	x19, 406768 <ferror@plt+0x42b8>
  4066f8:	bl	402420 <__errno_location@plt>
  4066fc:	mov	x22, x0
  406700:	str	wzr, [x0]
  406704:	mov	w0, w21
  406708:	mov	x1, x20
  40670c:	mov	x2, x19
  406710:	bl	4021c0 <write@plt>
  406714:	cmp	x0, #0x1
  406718:	b.lt	406744 <ferror@plt+0x4294>  // b.tstop
  40671c:	subs	x19, x19, x0
  406720:	add	x8, x20, x0
  406724:	csel	x20, x20, x8, eq  // eq = none
  406728:	ldr	w8, [x22]
  40672c:	cmp	w8, #0xb
  406730:	b.ne	406738 <ferror@plt+0x4288>  // b.any
  406734:	bl	405748 <ferror@plt+0x3298>
  406738:	mov	w8, #0x1                   	// #1
  40673c:	tbnz	w8, #0, 4066f4 <ferror@plt+0x4244>
  406740:	b	406760 <ferror@plt+0x42b0>
  406744:	ldr	w8, [x22]
  406748:	cmp	w8, #0xb
  40674c:	b.eq	406728 <ferror@plt+0x4278>  // b.none
  406750:	cmp	w8, #0x4
  406754:	b.eq	406728 <ferror@plt+0x4278>  // b.none
  406758:	mov	w8, wzr
  40675c:	tbnz	w8, #0, 4066f4 <ferror@plt+0x4244>
  406760:	mov	w0, #0xffffffff            	// #-1
  406764:	b	40676c <ferror@plt+0x42bc>
  406768:	mov	w0, wzr
  40676c:	ldp	x20, x19, [sp, #32]
  406770:	ldp	x22, x21, [sp, #16]
  406774:	ldp	x29, x30, [sp], #48
  406778:	ret
  40677c:	stp	x29, x30, [sp, #-48]!
  406780:	stp	x22, x21, [sp, #16]
  406784:	adrp	x22, 41a000 <ferror@plt+0x17b50>
  406788:	ldrb	w8, [x22, #856]
  40678c:	stp	x20, x19, [sp, #32]
  406790:	mov	x19, x1
  406794:	mov	x20, x0
  406798:	mov	x29, sp
  40679c:	tbnz	w8, #4, 4067cc <ferror@plt+0x431c>
  4067a0:	mov	w0, #0x1                   	// #1
  4067a4:	mov	x1, x20
  4067a8:	mov	x2, x19
  4067ac:	bl	4066d8 <ferror@plt+0x4228>
  4067b0:	cbz	w0, 4067bc <ferror@plt+0x430c>
  4067b4:	ldrb	w8, [x22, #856]
  4067b8:	tbnz	w8, #4, 40680c <ferror@plt+0x435c>
  4067bc:	ldp	x20, x19, [sp, #32]
  4067c0:	ldp	x22, x21, [sp, #16]
  4067c4:	ldp	x29, x30, [sp], #48
  4067c8:	ret
  4067cc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  4067d0:	ldr	x21, [x8, #808]
  4067d4:	bl	402080 <getpid@plt>
  4067d8:	adrp	x1, 408000 <ferror@plt+0x5b50>
  4067dc:	adrp	x3, 409000 <ferror@plt+0x6b50>
  4067e0:	adrp	x4, 408000 <ferror@plt+0x5b50>
  4067e4:	mov	w2, w0
  4067e8:	add	x1, x1, #0xc53
  4067ec:	add	x3, x3, #0x24f
  4067f0:	add	x4, x4, #0x735
  4067f4:	mov	x0, x21
  4067f8:	bl	402460 <fprintf@plt>
  4067fc:	adrp	x0, 409000 <ferror@plt+0x6b50>
  406800:	add	x0, x0, #0x78f
  406804:	bl	4059a8 <ferror@plt+0x34f8>
  406808:	b	4067a0 <ferror@plt+0x42f0>
  40680c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406810:	ldr	x19, [x8, #808]
  406814:	bl	402080 <getpid@plt>
  406818:	adrp	x1, 408000 <ferror@plt+0x5b50>
  40681c:	adrp	x3, 409000 <ferror@plt+0x6b50>
  406820:	adrp	x4, 408000 <ferror@plt+0x5b50>
  406824:	mov	w2, w0
  406828:	add	x1, x1, #0xc53
  40682c:	add	x3, x3, #0x24f
  406830:	add	x4, x4, #0x735
  406834:	mov	x0, x19
  406838:	bl	402460 <fprintf@plt>
  40683c:	adrp	x0, 409000 <ferror@plt+0x6b50>
  406840:	add	x0, x0, #0x79f
  406844:	bl	4059a8 <ferror@plt+0x34f8>
  406848:	b	4067bc <ferror@plt+0x430c>
  40684c:	sub	sp, sp, #0xb0
  406850:	stp	x29, x30, [sp, #144]
  406854:	add	x29, sp, #0x90
  406858:	str	x19, [sp, #160]
  40685c:	mov	x19, x0
  406860:	sub	x0, x29, #0x20
  406864:	mov	x1, xzr
  406868:	bl	402120 <gettimeofday@plt>
  40686c:	cbz	w0, 40688c <ferror@plt+0x43dc>
  406870:	bl	402420 <__errno_location@plt>
  406874:	ldr	w8, [x0]
  406878:	neg	w0, w8
  40687c:	ldr	x19, [sp, #160]
  406880:	ldp	x29, x30, [sp, #144]
  406884:	add	sp, sp, #0xb0
  406888:	ret
  40688c:	sub	x1, x29, #0x10
  406890:	mov	w0, #0x7                   	// #7
  406894:	bl	401fd0 <clock_gettime@plt>
  406898:	cbz	w0, 4068bc <ferror@plt+0x440c>
  40689c:	mov	x0, sp
  4068a0:	bl	401f90 <sysinfo@plt>
  4068a4:	cbnz	w0, 406870 <ferror@plt+0x43c0>
  4068a8:	ldur	x8, [x29, #-32]
  4068ac:	ldr	x9, [sp]
  4068b0:	sub	x8, x8, x9
  4068b4:	stp	x8, xzr, [x19]
  4068b8:	b	40687c <ferror@plt+0x43cc>
  4068bc:	ldur	x8, [x29, #-32]
  4068c0:	ldp	x9, x10, [x29, #-16]
  4068c4:	mov	x11, #0xf7cf                	// #63439
  4068c8:	movk	x11, #0xe353, lsl #16
  4068cc:	movk	x11, #0x9ba5, lsl #32
  4068d0:	movk	x11, #0x20c4, lsl #48
  4068d4:	sub	x9, x8, x9
  4068d8:	ldur	x8, [x29, #-24]
  4068dc:	smulh	x10, x10, x11
  4068e0:	asr	x11, x10, #7
  4068e4:	add	x10, x11, x10, lsr #63
  4068e8:	subs	x8, x8, x10
  4068ec:	mov	w0, wzr
  4068f0:	stp	x9, x8, [x19]
  4068f4:	b.pl	40687c <ferror@plt+0x43cc>  // b.nfrst
  4068f8:	mov	w10, #0x4240                	// #16960
  4068fc:	movk	w10, #0xf, lsl #16
  406900:	sub	x9, x9, #0x1
  406904:	add	x8, x8, x10
  406908:	stp	x9, x8, [x19]
  40690c:	b	40687c <ferror@plt+0x43cc>
  406910:	sub	sp, sp, #0x30
  406914:	str	x19, [sp, #32]
  406918:	mov	x19, x0
  40691c:	mov	x1, sp
  406920:	mov	w0, #0x4                   	// #4
  406924:	stp	x29, x30, [sp, #16]
  406928:	add	x29, sp, #0x10
  40692c:	bl	401fd0 <clock_gettime@plt>
  406930:	cbnz	w0, 406960 <ferror@plt+0x44b0>
  406934:	ldr	x8, [sp]
  406938:	mov	x9, #0xf7cf                	// #63439
  40693c:	movk	x9, #0xe353, lsl #16
  406940:	movk	x9, #0x9ba5, lsl #32
  406944:	str	x8, [x19]
  406948:	ldr	x8, [sp, #8]
  40694c:	movk	x9, #0x20c4, lsl #48
  406950:	smulh	x8, x8, x9
  406954:	asr	x9, x8, #7
  406958:	add	x8, x9, x8, lsr #63
  40695c:	str	x8, [x19, #8]
  406960:	ldr	x19, [sp, #32]
  406964:	ldp	x29, x30, [sp, #16]
  406968:	add	sp, sp, #0x30
  40696c:	ret
  406970:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406974:	str	w0, [x8, #800]
  406978:	ret
  40697c:	sub	sp, sp, #0x80
  406980:	stp	x29, x30, [sp, #32]
  406984:	stp	x28, x27, [sp, #48]
  406988:	stp	x26, x25, [sp, #64]
  40698c:	stp	x24, x23, [sp, #80]
  406990:	stp	x22, x21, [sp, #96]
  406994:	stp	x20, x19, [sp, #112]
  406998:	add	x29, sp, #0x20
  40699c:	str	xzr, [x1]
  4069a0:	cbz	x0, 4069dc <ferror@plt+0x452c>
  4069a4:	ldrb	w8, [x0]
  4069a8:	mov	x21, x0
  4069ac:	cbz	w8, 4069dc <ferror@plt+0x452c>
  4069b0:	mov	x20, x2
  4069b4:	mov	x19, x1
  4069b8:	bl	402260 <__ctype_b_loc@plt>
  4069bc:	ldr	x8, [x0]
  4069c0:	mov	x23, x0
  4069c4:	mov	x9, x21
  4069c8:	ldrb	w10, [x9], #1
  4069cc:	ldrh	w11, [x8, x10, lsl #1]
  4069d0:	tbnz	w11, #13, 4069c8 <ferror@plt+0x4518>
  4069d4:	cmp	w10, #0x2d
  4069d8:	b.ne	4069f4 <ferror@plt+0x4544>  // b.any
  4069dc:	mov	w21, #0xffffffea            	// #-22
  4069e0:	tbz	w21, #31, 406c20 <ferror@plt+0x4770>
  4069e4:	neg	w19, w21
  4069e8:	bl	402420 <__errno_location@plt>
  4069ec:	str	w19, [x0]
  4069f0:	b	406c20 <ferror@plt+0x4770>
  4069f4:	bl	402420 <__errno_location@plt>
  4069f8:	mov	x25, x0
  4069fc:	str	wzr, [x0]
  406a00:	sub	x1, x29, #0x8
  406a04:	mov	x0, x21
  406a08:	mov	w2, wzr
  406a0c:	stur	xzr, [x29, #-8]
  406a10:	bl	4021d0 <strtoumax@plt>
  406a14:	ldur	x24, [x29, #-8]
  406a18:	str	x0, [sp, #16]
  406a1c:	cmp	x24, x21
  406a20:	b.eq	406a38 <ferror@plt+0x4588>  // b.none
  406a24:	add	x8, x0, #0x1
  406a28:	cmp	x8, #0x1
  406a2c:	b.hi	406a50 <ferror@plt+0x45a0>  // b.pmore
  406a30:	ldr	w8, [x25]
  406a34:	cbz	w8, 406a50 <ferror@plt+0x45a0>
  406a38:	ldr	w8, [x25]
  406a3c:	mov	w9, #0xffffffea            	// #-22
  406a40:	cmp	w8, #0x0
  406a44:	csneg	w21, w9, w8, eq  // eq = none
  406a48:	tbz	w21, #31, 406c20 <ferror@plt+0x4770>
  406a4c:	b	4069e4 <ferror@plt+0x4534>
  406a50:	cbz	x24, 406c10 <ferror@plt+0x4760>
  406a54:	ldrb	w8, [x24]
  406a58:	cbz	w8, 406c10 <ferror@plt+0x4760>
  406a5c:	mov	w28, wzr
  406a60:	mov	w21, wzr
  406a64:	mov	x22, xzr
  406a68:	b	406a80 <ferror@plt+0x45d0>
  406a6c:	mov	x27, xzr
  406a70:	cbz	x22, 406b08 <ferror@plt+0x4658>
  406a74:	mov	w21, #0xffffffea            	// #-22
  406a78:	mov	w8, wzr
  406a7c:	tbz	wzr, #0, 406c1c <ferror@plt+0x476c>
  406a80:	ldrb	w8, [x24, #1]
  406a84:	cmp	w8, #0x61
  406a88:	b.le	406ac8 <ferror@plt+0x4618>
  406a8c:	cmp	w8, #0x62
  406a90:	b.eq	406ad0 <ferror@plt+0x4620>  // b.none
  406a94:	cmp	w8, #0x69
  406a98:	b.ne	406adc <ferror@plt+0x462c>  // b.any
  406a9c:	ldrb	w9, [x24, #2]
  406aa0:	orr	w9, w9, #0x20
  406aa4:	cmp	w9, #0x62
  406aa8:	b.ne	406ab4 <ferror@plt+0x4604>  // b.any
  406aac:	ldrb	w9, [x24, #3]
  406ab0:	cbz	w9, 406c44 <ferror@plt+0x4794>
  406ab4:	cmp	w8, #0x42
  406ab8:	b.eq	406ad0 <ferror@plt+0x4620>  // b.none
  406abc:	cmp	w8, #0x62
  406ac0:	b.ne	406ad8 <ferror@plt+0x4628>  // b.any
  406ac4:	b	406ad0 <ferror@plt+0x4620>
  406ac8:	cmp	w8, #0x42
  406acc:	b.ne	406ad8 <ferror@plt+0x4628>  // b.any
  406ad0:	ldrb	w9, [x24, #2]
  406ad4:	cbz	w9, 406c4c <ferror@plt+0x479c>
  406ad8:	cbz	w8, 406c44 <ferror@plt+0x4794>
  406adc:	bl	402020 <localeconv@plt>
  406ae0:	cbz	x0, 406af0 <ferror@plt+0x4640>
  406ae4:	ldr	x26, [x0]
  406ae8:	cbnz	x26, 406af8 <ferror@plt+0x4648>
  406aec:	b	406a6c <ferror@plt+0x45bc>
  406af0:	mov	x26, xzr
  406af4:	cbz	x26, 406a6c <ferror@plt+0x45bc>
  406af8:	mov	x0, x26
  406afc:	bl	401ed0 <strlen@plt>
  406b00:	mov	x27, x0
  406b04:	cbnz	x22, 406a74 <ferror@plt+0x45c4>
  406b08:	mov	w8, wzr
  406b0c:	cbz	x26, 406b88 <ferror@plt+0x46d8>
  406b10:	ldrb	w9, [x24]
  406b14:	cbz	w9, 406b94 <ferror@plt+0x46e4>
  406b18:	mov	x0, x26
  406b1c:	mov	x1, x24
  406b20:	mov	x2, x27
  406b24:	bl	4020e0 <strncmp@plt>
  406b28:	cbnz	w0, 406a74 <ferror@plt+0x45c4>
  406b2c:	add	x24, x24, x27
  406b30:	ldrb	w8, [x24]
  406b34:	cmp	w8, #0x30
  406b38:	b.ne	406b4c <ferror@plt+0x469c>  // b.any
  406b3c:	ldrb	w8, [x24, #1]!
  406b40:	add	w28, w28, #0x1
  406b44:	cmp	w8, #0x30
  406b48:	b.eq	406b3c <ferror@plt+0x468c>  // b.none
  406b4c:	ldr	x9, [x23]
  406b50:	sxtb	x8, w8
  406b54:	ldrh	w8, [x9, x8, lsl #1]
  406b58:	tbnz	w8, #11, 406ba0 <ferror@plt+0x46f0>
  406b5c:	mov	x22, xzr
  406b60:	stur	x24, [x29, #-8]
  406b64:	cbz	x22, 406b78 <ferror@plt+0x46c8>
  406b68:	ldur	x8, [x29, #-8]
  406b6c:	cbz	x8, 406bf8 <ferror@plt+0x4748>
  406b70:	ldrb	w8, [x8]
  406b74:	cbz	w8, 406c04 <ferror@plt+0x4754>
  406b78:	ldur	x24, [x29, #-8]
  406b7c:	mov	w8, #0x1                   	// #1
  406b80:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406b84:	b	406c1c <ferror@plt+0x476c>
  406b88:	mov	w21, #0xffffffea            	// #-22
  406b8c:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406b90:	b	406c1c <ferror@plt+0x476c>
  406b94:	mov	w21, #0xffffffea            	// #-22
  406b98:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406b9c:	b	406c1c <ferror@plt+0x476c>
  406ba0:	sub	x1, x29, #0x8
  406ba4:	mov	x0, x24
  406ba8:	mov	w2, wzr
  406bac:	str	wzr, [x25]
  406bb0:	stur	xzr, [x29, #-8]
  406bb4:	bl	4021d0 <strtoumax@plt>
  406bb8:	ldur	x8, [x29, #-8]
  406bbc:	mov	x22, x0
  406bc0:	cmp	x8, x24
  406bc4:	b.eq	406bdc <ferror@plt+0x472c>  // b.none
  406bc8:	add	x8, x22, #0x1
  406bcc:	cmp	x8, #0x1
  406bd0:	b.hi	406b64 <ferror@plt+0x46b4>  // b.pmore
  406bd4:	ldr	w8, [x25]
  406bd8:	cbz	w8, 406b64 <ferror@plt+0x46b4>
  406bdc:	ldr	w9, [x25]
  406be0:	mov	w10, #0xffffffea            	// #-22
  406be4:	mov	w8, wzr
  406be8:	cmp	w9, #0x0
  406bec:	csneg	w21, w10, w9, eq  // eq = none
  406bf0:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406bf4:	b	406c1c <ferror@plt+0x476c>
  406bf8:	mov	w21, #0xffffffea            	// #-22
  406bfc:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406c00:	b	406c1c <ferror@plt+0x476c>
  406c04:	mov	w21, #0xffffffea            	// #-22
  406c08:	tbnz	w8, #0, 406a80 <ferror@plt+0x45d0>
  406c0c:	b	406c1c <ferror@plt+0x476c>
  406c10:	mov	w21, wzr
  406c14:	ldr	x8, [sp, #16]
  406c18:	str	x8, [x19]
  406c1c:	tbnz	w21, #31, 4069e4 <ferror@plt+0x4534>
  406c20:	mov	w0, w21
  406c24:	ldp	x20, x19, [sp, #112]
  406c28:	ldp	x22, x21, [sp, #96]
  406c2c:	ldp	x24, x23, [sp, #80]
  406c30:	ldp	x26, x25, [sp, #64]
  406c34:	ldp	x28, x27, [sp, #48]
  406c38:	ldp	x29, x30, [sp, #32]
  406c3c:	add	sp, sp, #0x80
  406c40:	ret
  406c44:	mov	w23, #0x400                 	// #1024
  406c48:	b	406c50 <ferror@plt+0x47a0>
  406c4c:	mov	w23, #0x3e8                 	// #1000
  406c50:	ldrsb	w24, [x24]
  406c54:	adrp	x21, 409000 <ferror@plt+0x6b50>
  406c58:	add	x21, x21, #0x85c
  406c5c:	mov	w2, #0x9                   	// #9
  406c60:	mov	x0, x21
  406c64:	mov	w1, w24
  406c68:	bl	402350 <memchr@plt>
  406c6c:	cbnz	x0, 406c8c <ferror@plt+0x47dc>
  406c70:	adrp	x21, 409000 <ferror@plt+0x6b50>
  406c74:	add	x21, x21, #0x865
  406c78:	mov	w2, #0x9                   	// #9
  406c7c:	mov	x0, x21
  406c80:	mov	w1, w24
  406c84:	bl	402350 <memchr@plt>
  406c88:	cbz	x0, 4069dc <ferror@plt+0x452c>
  406c8c:	sub	w8, w0, w21
  406c90:	add	w24, w8, #0x1
  406c94:	add	x0, sp, #0x10
  406c98:	mov	w1, w23
  406c9c:	mov	w2, w24
  406ca0:	bl	406d60 <ferror@plt+0x48b0>
  406ca4:	mov	w21, w0
  406ca8:	cbz	x20, 406cb0 <ferror@plt+0x4800>
  406cac:	str	w24, [x20]
  406cb0:	cbz	x22, 406c14 <ferror@plt+0x4764>
  406cb4:	cbz	w24, 406c14 <ferror@plt+0x4764>
  406cb8:	mov	w8, #0x1                   	// #1
  406cbc:	add	x0, sp, #0x8
  406cc0:	mov	w1, w23
  406cc4:	mov	w2, w24
  406cc8:	str	x8, [sp, #8]
  406ccc:	bl	406d60 <ferror@plt+0x48b0>
  406cd0:	mov	w8, #0xa                   	// #10
  406cd4:	cmp	x22, #0xb
  406cd8:	b.cc	406cec <ferror@plt+0x483c>  // b.lo, b.ul, b.last
  406cdc:	add	x8, x8, x8, lsl #2
  406ce0:	lsl	x8, x8, #1
  406ce4:	cmp	x8, x22
  406ce8:	b.cc	406cdc <ferror@plt+0x482c>  // b.lo, b.ul, b.last
  406cec:	cmp	w28, #0x1
  406cf0:	b.lt	406d04 <ferror@plt+0x4854>  // b.tstop
  406cf4:	add	x8, x8, x8, lsl #2
  406cf8:	subs	w28, w28, #0x1
  406cfc:	lsl	x8, x8, #1
  406d00:	b.ne	406cf4 <ferror@plt+0x4844>  // b.any
  406d04:	ldp	x10, x9, [sp, #8]
  406d08:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  406d0c:	mov	w13, #0x1                   	// #1
  406d10:	movk	x11, #0xcccd
  406d14:	mov	w12, #0xa                   	// #10
  406d18:	b	406d2c <ferror@plt+0x487c>
  406d1c:	cmp	x22, #0x9
  406d20:	mov	x22, x14
  406d24:	mov	x13, x15
  406d28:	b.ls	406d58 <ferror@plt+0x48a8>  // b.plast
  406d2c:	umulh	x14, x22, x11
  406d30:	lsr	x14, x14, #3
  406d34:	add	x15, x13, x13, lsl #2
  406d38:	msub	x16, x14, x12, x22
  406d3c:	lsl	x15, x15, #1
  406d40:	cbz	x16, 406d1c <ferror@plt+0x486c>
  406d44:	udiv	x13, x8, x13
  406d48:	udiv	x13, x13, x16
  406d4c:	udiv	x13, x10, x13
  406d50:	add	x9, x9, x13
  406d54:	b	406d1c <ferror@plt+0x486c>
  406d58:	str	x9, [sp, #16]
  406d5c:	b	406c14 <ferror@plt+0x4764>
  406d60:	cbz	w2, 406d88 <ferror@plt+0x48d8>
  406d64:	sxtw	x8, w1
  406d68:	ldr	x9, [x0]
  406d6c:	umulh	x10, x8, x9
  406d70:	cmp	xzr, x10
  406d74:	b.ne	406d90 <ferror@plt+0x48e0>  // b.any
  406d78:	sub	w2, w2, #0x1
  406d7c:	mul	x9, x9, x8
  406d80:	str	x9, [x0]
  406d84:	cbnz	w2, 406d68 <ferror@plt+0x48b8>
  406d88:	mov	w0, wzr
  406d8c:	ret
  406d90:	mov	w0, #0xffffffde            	// #-34
  406d94:	ret
  406d98:	stp	x29, x30, [sp, #-16]!
  406d9c:	mov	x2, xzr
  406da0:	mov	x29, sp
  406da4:	bl	40697c <ferror@plt+0x44cc>
  406da8:	ldp	x29, x30, [sp], #16
  406dac:	ret
  406db0:	stp	x29, x30, [sp, #-48]!
  406db4:	stp	x22, x21, [sp, #16]
  406db8:	stp	x20, x19, [sp, #32]
  406dbc:	mov	x20, x1
  406dc0:	mov	x19, x0
  406dc4:	mov	x21, x0
  406dc8:	mov	x29, sp
  406dcc:	cbz	x0, 406dfc <ferror@plt+0x494c>
  406dd0:	ldrb	w22, [x19]
  406dd4:	mov	x21, x19
  406dd8:	cbz	w22, 406dfc <ferror@plt+0x494c>
  406ddc:	mov	x21, x19
  406de0:	bl	402260 <__ctype_b_loc@plt>
  406de4:	ldr	x8, [x0]
  406de8:	and	x9, x22, #0xff
  406dec:	ldrh	w8, [x8, x9, lsl #1]
  406df0:	tbz	w8, #11, 406dfc <ferror@plt+0x494c>
  406df4:	ldrb	w22, [x21, #1]!
  406df8:	cbnz	w22, 406de0 <ferror@plt+0x4930>
  406dfc:	cbz	x20, 406e04 <ferror@plt+0x4954>
  406e00:	str	x21, [x20]
  406e04:	cmp	x21, x19
  406e08:	b.ls	406e1c <ferror@plt+0x496c>  // b.plast
  406e0c:	ldrb	w8, [x21]
  406e10:	cmp	w8, #0x0
  406e14:	cset	w0, eq  // eq = none
  406e18:	b	406e20 <ferror@plt+0x4970>
  406e1c:	mov	w0, wzr
  406e20:	ldp	x20, x19, [sp, #32]
  406e24:	ldp	x22, x21, [sp, #16]
  406e28:	ldp	x29, x30, [sp], #48
  406e2c:	ret
  406e30:	stp	x29, x30, [sp, #-48]!
  406e34:	stp	x22, x21, [sp, #16]
  406e38:	stp	x20, x19, [sp, #32]
  406e3c:	mov	x20, x1
  406e40:	mov	x19, x0
  406e44:	mov	x21, x0
  406e48:	mov	x29, sp
  406e4c:	cbz	x0, 406e7c <ferror@plt+0x49cc>
  406e50:	ldrb	w22, [x19]
  406e54:	mov	x21, x19
  406e58:	cbz	w22, 406e7c <ferror@plt+0x49cc>
  406e5c:	mov	x21, x19
  406e60:	bl	402260 <__ctype_b_loc@plt>
  406e64:	ldr	x8, [x0]
  406e68:	and	x9, x22, #0xff
  406e6c:	ldrh	w8, [x8, x9, lsl #1]
  406e70:	tbz	w8, #12, 406e7c <ferror@plt+0x49cc>
  406e74:	ldrb	w22, [x21, #1]!
  406e78:	cbnz	w22, 406e60 <ferror@plt+0x49b0>
  406e7c:	cbz	x20, 406e84 <ferror@plt+0x49d4>
  406e80:	str	x21, [x20]
  406e84:	cmp	x21, x19
  406e88:	b.ls	406e9c <ferror@plt+0x49ec>  // b.plast
  406e8c:	ldrb	w8, [x21]
  406e90:	cmp	w8, #0x0
  406e94:	cset	w0, eq  // eq = none
  406e98:	b	406ea0 <ferror@plt+0x49f0>
  406e9c:	mov	w0, wzr
  406ea0:	ldp	x20, x19, [sp, #32]
  406ea4:	ldp	x22, x21, [sp, #16]
  406ea8:	ldp	x29, x30, [sp], #48
  406eac:	ret
  406eb0:	sub	sp, sp, #0x100
  406eb4:	stp	x29, x30, [sp, #208]
  406eb8:	add	x29, sp, #0xd0
  406ebc:	mov	x8, #0xffffffffffffffd0    	// #-48
  406ec0:	mov	x9, sp
  406ec4:	sub	x10, x29, #0x50
  406ec8:	stp	x22, x21, [sp, #224]
  406ecc:	stp	x20, x19, [sp, #240]
  406ed0:	mov	x20, x1
  406ed4:	mov	x19, x0
  406ed8:	movk	x8, #0xff80, lsl #32
  406edc:	add	x11, x29, #0x30
  406ee0:	add	x9, x9, #0x80
  406ee4:	add	x22, x10, #0x30
  406ee8:	stp	x2, x3, [x29, #-80]
  406eec:	stp	x4, x5, [x29, #-64]
  406ef0:	stp	x6, x7, [x29, #-48]
  406ef4:	stp	q1, q2, [sp, #16]
  406ef8:	stp	q3, q4, [sp, #48]
  406efc:	str	q0, [sp]
  406f00:	stp	q5, q6, [sp, #80]
  406f04:	str	q7, [sp, #112]
  406f08:	stp	x9, x8, [x29, #-16]
  406f0c:	stp	x11, x22, [x29, #-32]
  406f10:	ldursw	x8, [x29, #-8]
  406f14:	tbz	w8, #31, 406f28 <ferror@plt+0x4a78>
  406f18:	add	w9, w8, #0x8
  406f1c:	cmp	w9, #0x0
  406f20:	stur	w9, [x29, #-8]
  406f24:	b.le	406f88 <ferror@plt+0x4ad8>
  406f28:	ldur	x8, [x29, #-32]
  406f2c:	add	x9, x8, #0x8
  406f30:	stur	x9, [x29, #-32]
  406f34:	ldr	x1, [x8]
  406f38:	cbz	x1, 406fa4 <ferror@plt+0x4af4>
  406f3c:	ldursw	x8, [x29, #-8]
  406f40:	tbz	w8, #31, 406f54 <ferror@plt+0x4aa4>
  406f44:	add	w9, w8, #0x8
  406f48:	cmp	w9, #0x0
  406f4c:	stur	w9, [x29, #-8]
  406f50:	b.le	406f98 <ferror@plt+0x4ae8>
  406f54:	ldur	x8, [x29, #-32]
  406f58:	add	x9, x8, #0x8
  406f5c:	stur	x9, [x29, #-32]
  406f60:	ldr	x21, [x8]
  406f64:	cbz	x21, 406fa4 <ferror@plt+0x4af4>
  406f68:	mov	x0, x19
  406f6c:	bl	402240 <strcmp@plt>
  406f70:	cbz	w0, 406fc0 <ferror@plt+0x4b10>
  406f74:	mov	x0, x19
  406f78:	mov	x1, x21
  406f7c:	bl	402240 <strcmp@plt>
  406f80:	cbnz	w0, 406f10 <ferror@plt+0x4a60>
  406f84:	b	406fc4 <ferror@plt+0x4b14>
  406f88:	add	x8, x22, x8
  406f8c:	ldr	x1, [x8]
  406f90:	cbnz	x1, 406f3c <ferror@plt+0x4a8c>
  406f94:	b	406fa4 <ferror@plt+0x4af4>
  406f98:	add	x8, x22, x8
  406f9c:	ldr	x21, [x8]
  406fa0:	cbnz	x21, 406f68 <ferror@plt+0x4ab8>
  406fa4:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  406fa8:	ldr	w0, [x8, #800]
  406fac:	adrp	x1, 409000 <ferror@plt+0x6b50>
  406fb0:	add	x1, x1, #0x86e
  406fb4:	mov	x2, x20
  406fb8:	mov	x3, x19
  406fbc:	bl	4023c0 <errx@plt>
  406fc0:	mov	w0, #0x1                   	// #1
  406fc4:	ldp	x20, x19, [sp, #240]
  406fc8:	ldp	x22, x21, [sp, #224]
  406fcc:	ldp	x29, x30, [sp, #208]
  406fd0:	add	sp, sp, #0x100
  406fd4:	ret
  406fd8:	cbz	x1, 406ffc <ferror@plt+0x4b4c>
  406fdc:	sxtb	w8, w2
  406fe0:	ldrsb	w9, [x0]
  406fe4:	cbz	w9, 406ffc <ferror@plt+0x4b4c>
  406fe8:	cmp	w8, w9
  406fec:	b.eq	407000 <ferror@plt+0x4b50>  // b.none
  406ff0:	sub	x1, x1, #0x1
  406ff4:	add	x0, x0, #0x1
  406ff8:	cbnz	x1, 406fe0 <ferror@plt+0x4b30>
  406ffc:	mov	x0, xzr
  407000:	ret
  407004:	stp	x29, x30, [sp, #-32]!
  407008:	stp	x20, x19, [sp, #16]
  40700c:	mov	x29, sp
  407010:	mov	x20, x1
  407014:	mov	x19, x0
  407018:	bl	407058 <ferror@plt+0x4ba8>
  40701c:	cmp	w0, w0, sxth
  407020:	b.ne	407030 <ferror@plt+0x4b80>  // b.any
  407024:	ldp	x20, x19, [sp, #16]
  407028:	ldp	x29, x30, [sp], #32
  40702c:	ret
  407030:	bl	402420 <__errno_location@plt>
  407034:	mov	w8, #0x22                  	// #34
  407038:	str	w8, [x0]
  40703c:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  407040:	ldr	w0, [x8, #800]
  407044:	adrp	x1, 409000 <ferror@plt+0x6b50>
  407048:	add	x1, x1, #0x86e
  40704c:	mov	x2, x20
  407050:	mov	x3, x19
  407054:	bl	402480 <err@plt>
  407058:	stp	x29, x30, [sp, #-32]!
  40705c:	stp	x20, x19, [sp, #16]
  407060:	mov	x29, sp
  407064:	mov	x20, x1
  407068:	mov	x19, x0
  40706c:	bl	407130 <ferror@plt+0x4c80>
  407070:	cmp	x0, w0, sxtw
  407074:	b.ne	407084 <ferror@plt+0x4bd4>  // b.any
  407078:	ldp	x20, x19, [sp, #16]
  40707c:	ldp	x29, x30, [sp], #32
  407080:	ret
  407084:	bl	402420 <__errno_location@plt>
  407088:	mov	w8, #0x22                  	// #34
  40708c:	str	w8, [x0]
  407090:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  407094:	ldr	w0, [x8, #800]
  407098:	adrp	x1, 409000 <ferror@plt+0x6b50>
  40709c:	add	x1, x1, #0x86e
  4070a0:	mov	x2, x20
  4070a4:	mov	x3, x19
  4070a8:	bl	402480 <err@plt>
  4070ac:	stp	x29, x30, [sp, #-16]!
  4070b0:	mov	w2, #0xa                   	// #10
  4070b4:	mov	x29, sp
  4070b8:	bl	4070c4 <ferror@plt+0x4c14>
  4070bc:	ldp	x29, x30, [sp], #16
  4070c0:	ret
  4070c4:	stp	x29, x30, [sp, #-32]!
  4070c8:	stp	x20, x19, [sp, #16]
  4070cc:	mov	x29, sp
  4070d0:	mov	x20, x1
  4070d4:	mov	x19, x0
  4070d8:	bl	4071e8 <ferror@plt+0x4d38>
  4070dc:	cmp	w0, #0x10, lsl #12
  4070e0:	b.cs	4070f0 <ferror@plt+0x4c40>  // b.hs, b.nlast
  4070e4:	ldp	x20, x19, [sp, #16]
  4070e8:	ldp	x29, x30, [sp], #32
  4070ec:	ret
  4070f0:	bl	402420 <__errno_location@plt>
  4070f4:	mov	w8, #0x22                  	// #34
  4070f8:	str	w8, [x0]
  4070fc:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  407100:	ldr	w0, [x8, #800]
  407104:	adrp	x1, 409000 <ferror@plt+0x6b50>
  407108:	add	x1, x1, #0x86e
  40710c:	mov	x2, x20
  407110:	mov	x3, x19
  407114:	bl	402480 <err@plt>
  407118:	stp	x29, x30, [sp, #-16]!
  40711c:	mov	w2, #0x10                  	// #16
  407120:	mov	x29, sp
  407124:	bl	4070c4 <ferror@plt+0x4c14>
  407128:	ldp	x29, x30, [sp], #16
  40712c:	ret
  407130:	stp	x29, x30, [sp, #-48]!
  407134:	mov	x29, sp
  407138:	str	x21, [sp, #16]
  40713c:	stp	x20, x19, [sp, #32]
  407140:	mov	x20, x1
  407144:	mov	x19, x0
  407148:	str	xzr, [x29, #24]
  40714c:	bl	402420 <__errno_location@plt>
  407150:	mov	x21, x0
  407154:	str	wzr, [x0]
  407158:	cbz	x19, 4071a4 <ferror@plt+0x4cf4>
  40715c:	ldrb	w8, [x19]
  407160:	cbz	w8, 4071a4 <ferror@plt+0x4cf4>
  407164:	add	x1, x29, #0x18
  407168:	mov	w2, #0xa                   	// #10
  40716c:	mov	x0, x19
  407170:	bl	401f30 <strtoimax@plt>
  407174:	ldr	w8, [x21]
  407178:	cbnz	w8, 4071a4 <ferror@plt+0x4cf4>
  40717c:	ldr	x8, [x29, #24]
  407180:	cmp	x8, x19
  407184:	b.eq	4071a4 <ferror@plt+0x4cf4>  // b.none
  407188:	cbz	x8, 407194 <ferror@plt+0x4ce4>
  40718c:	ldrb	w8, [x8]
  407190:	cbnz	w8, 4071a4 <ferror@plt+0x4cf4>
  407194:	ldp	x20, x19, [sp, #32]
  407198:	ldr	x21, [sp, #16]
  40719c:	ldp	x29, x30, [sp], #48
  4071a0:	ret
  4071a4:	ldr	w8, [x21]
  4071a8:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  4071ac:	ldr	w0, [x9, #800]
  4071b0:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4071b4:	add	x1, x1, #0x86e
  4071b8:	mov	x2, x20
  4071bc:	mov	x3, x19
  4071c0:	cmp	w8, #0x22
  4071c4:	b.ne	4071cc <ferror@plt+0x4d1c>  // b.any
  4071c8:	bl	402480 <err@plt>
  4071cc:	bl	4023c0 <errx@plt>
  4071d0:	stp	x29, x30, [sp, #-16]!
  4071d4:	mov	w2, #0xa                   	// #10
  4071d8:	mov	x29, sp
  4071dc:	bl	4071e8 <ferror@plt+0x4d38>
  4071e0:	ldp	x29, x30, [sp], #16
  4071e4:	ret
  4071e8:	stp	x29, x30, [sp, #-32]!
  4071ec:	stp	x20, x19, [sp, #16]
  4071f0:	mov	x29, sp
  4071f4:	mov	x20, x1
  4071f8:	mov	x19, x0
  4071fc:	bl	40726c <ferror@plt+0x4dbc>
  407200:	lsr	x8, x0, #32
  407204:	cbnz	x8, 407214 <ferror@plt+0x4d64>
  407208:	ldp	x20, x19, [sp, #16]
  40720c:	ldp	x29, x30, [sp], #32
  407210:	ret
  407214:	bl	402420 <__errno_location@plt>
  407218:	mov	w8, #0x22                  	// #34
  40721c:	str	w8, [x0]
  407220:	adrp	x8, 41a000 <ferror@plt+0x17b50>
  407224:	ldr	w0, [x8, #800]
  407228:	adrp	x1, 409000 <ferror@plt+0x6b50>
  40722c:	add	x1, x1, #0x86e
  407230:	mov	x2, x20
  407234:	mov	x3, x19
  407238:	bl	402480 <err@plt>
  40723c:	stp	x29, x30, [sp, #-16]!
  407240:	mov	w2, #0x10                  	// #16
  407244:	mov	x29, sp
  407248:	bl	4071e8 <ferror@plt+0x4d38>
  40724c:	ldp	x29, x30, [sp], #16
  407250:	ret
  407254:	stp	x29, x30, [sp, #-16]!
  407258:	mov	w2, #0xa                   	// #10
  40725c:	mov	x29, sp
  407260:	bl	40726c <ferror@plt+0x4dbc>
  407264:	ldp	x29, x30, [sp], #16
  407268:	ret
  40726c:	sub	sp, sp, #0x40
  407270:	stp	x29, x30, [sp, #16]
  407274:	stp	x22, x21, [sp, #32]
  407278:	stp	x20, x19, [sp, #48]
  40727c:	add	x29, sp, #0x10
  407280:	mov	w22, w2
  407284:	mov	x20, x1
  407288:	mov	x19, x0
  40728c:	str	xzr, [sp, #8]
  407290:	bl	402420 <__errno_location@plt>
  407294:	mov	x21, x0
  407298:	str	wzr, [x0]
  40729c:	cbz	x19, 4072ec <ferror@plt+0x4e3c>
  4072a0:	ldrb	w8, [x19]
  4072a4:	cbz	w8, 4072ec <ferror@plt+0x4e3c>
  4072a8:	add	x1, sp, #0x8
  4072ac:	mov	x0, x19
  4072b0:	mov	w2, w22
  4072b4:	bl	4021d0 <strtoumax@plt>
  4072b8:	ldr	w8, [x21]
  4072bc:	cbnz	w8, 4072ec <ferror@plt+0x4e3c>
  4072c0:	ldr	x8, [sp, #8]
  4072c4:	cmp	x8, x19
  4072c8:	b.eq	4072ec <ferror@plt+0x4e3c>  // b.none
  4072cc:	cbz	x8, 4072d8 <ferror@plt+0x4e28>
  4072d0:	ldrb	w8, [x8]
  4072d4:	cbnz	w8, 4072ec <ferror@plt+0x4e3c>
  4072d8:	ldp	x20, x19, [sp, #48]
  4072dc:	ldp	x22, x21, [sp, #32]
  4072e0:	ldp	x29, x30, [sp, #16]
  4072e4:	add	sp, sp, #0x40
  4072e8:	ret
  4072ec:	ldr	w8, [x21]
  4072f0:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  4072f4:	ldr	w0, [x9, #800]
  4072f8:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4072fc:	add	x1, x1, #0x86e
  407300:	mov	x2, x20
  407304:	mov	x3, x19
  407308:	cmp	w8, #0x22
  40730c:	b.ne	407314 <ferror@plt+0x4e64>  // b.any
  407310:	bl	402480 <err@plt>
  407314:	bl	4023c0 <errx@plt>
  407318:	stp	x29, x30, [sp, #-16]!
  40731c:	mov	w2, #0x10                  	// #16
  407320:	mov	x29, sp
  407324:	bl	40726c <ferror@plt+0x4dbc>
  407328:	ldp	x29, x30, [sp], #16
  40732c:	ret
  407330:	stp	x29, x30, [sp, #-48]!
  407334:	mov	x29, sp
  407338:	str	x21, [sp, #16]
  40733c:	stp	x20, x19, [sp, #32]
  407340:	mov	x20, x1
  407344:	mov	x19, x0
  407348:	str	xzr, [x29, #24]
  40734c:	bl	402420 <__errno_location@plt>
  407350:	mov	x21, x0
  407354:	str	wzr, [x0]
  407358:	cbz	x19, 4073a0 <ferror@plt+0x4ef0>
  40735c:	ldrb	w8, [x19]
  407360:	cbz	w8, 4073a0 <ferror@plt+0x4ef0>
  407364:	add	x1, x29, #0x18
  407368:	mov	x0, x19
  40736c:	bl	401f70 <strtod@plt>
  407370:	ldr	w8, [x21]
  407374:	cbnz	w8, 4073a0 <ferror@plt+0x4ef0>
  407378:	ldr	x8, [x29, #24]
  40737c:	cmp	x8, x19
  407380:	b.eq	4073a0 <ferror@plt+0x4ef0>  // b.none
  407384:	cbz	x8, 407390 <ferror@plt+0x4ee0>
  407388:	ldrb	w8, [x8]
  40738c:	cbnz	w8, 4073a0 <ferror@plt+0x4ef0>
  407390:	ldp	x20, x19, [sp, #32]
  407394:	ldr	x21, [sp, #16]
  407398:	ldp	x29, x30, [sp], #48
  40739c:	ret
  4073a0:	ldr	w8, [x21]
  4073a4:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  4073a8:	ldr	w0, [x9, #800]
  4073ac:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4073b0:	add	x1, x1, #0x86e
  4073b4:	mov	x2, x20
  4073b8:	mov	x3, x19
  4073bc:	cmp	w8, #0x22
  4073c0:	b.ne	4073c8 <ferror@plt+0x4f18>  // b.any
  4073c4:	bl	402480 <err@plt>
  4073c8:	bl	4023c0 <errx@plt>
  4073cc:	stp	x29, x30, [sp, #-48]!
  4073d0:	mov	x29, sp
  4073d4:	str	x21, [sp, #16]
  4073d8:	stp	x20, x19, [sp, #32]
  4073dc:	mov	x20, x1
  4073e0:	mov	x19, x0
  4073e4:	str	xzr, [x29, #24]
  4073e8:	bl	402420 <__errno_location@plt>
  4073ec:	mov	x21, x0
  4073f0:	str	wzr, [x0]
  4073f4:	cbz	x19, 407440 <ferror@plt+0x4f90>
  4073f8:	ldrb	w8, [x19]
  4073fc:	cbz	w8, 407440 <ferror@plt+0x4f90>
  407400:	add	x1, x29, #0x18
  407404:	mov	w2, #0xa                   	// #10
  407408:	mov	x0, x19
  40740c:	bl	402270 <strtol@plt>
  407410:	ldr	w8, [x21]
  407414:	cbnz	w8, 407440 <ferror@plt+0x4f90>
  407418:	ldr	x8, [x29, #24]
  40741c:	cmp	x8, x19
  407420:	b.eq	407440 <ferror@plt+0x4f90>  // b.none
  407424:	cbz	x8, 407430 <ferror@plt+0x4f80>
  407428:	ldrb	w8, [x8]
  40742c:	cbnz	w8, 407440 <ferror@plt+0x4f90>
  407430:	ldp	x20, x19, [sp, #32]
  407434:	ldr	x21, [sp, #16]
  407438:	ldp	x29, x30, [sp], #48
  40743c:	ret
  407440:	ldr	w8, [x21]
  407444:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  407448:	ldr	w0, [x9, #800]
  40744c:	adrp	x1, 409000 <ferror@plt+0x6b50>
  407450:	add	x1, x1, #0x86e
  407454:	mov	x2, x20
  407458:	mov	x3, x19
  40745c:	cmp	w8, #0x22
  407460:	b.ne	407468 <ferror@plt+0x4fb8>  // b.any
  407464:	bl	402480 <err@plt>
  407468:	bl	4023c0 <errx@plt>
  40746c:	stp	x29, x30, [sp, #-48]!
  407470:	mov	x29, sp
  407474:	str	x21, [sp, #16]
  407478:	stp	x20, x19, [sp, #32]
  40747c:	mov	x20, x1
  407480:	mov	x19, x0
  407484:	str	xzr, [x29, #24]
  407488:	bl	402420 <__errno_location@plt>
  40748c:	mov	x21, x0
  407490:	str	wzr, [x0]
  407494:	cbz	x19, 4074e0 <ferror@plt+0x5030>
  407498:	ldrb	w8, [x19]
  40749c:	cbz	w8, 4074e0 <ferror@plt+0x5030>
  4074a0:	add	x1, x29, #0x18
  4074a4:	mov	w2, #0xa                   	// #10
  4074a8:	mov	x0, x19
  4074ac:	bl	401ec0 <strtoul@plt>
  4074b0:	ldr	w8, [x21]
  4074b4:	cbnz	w8, 4074e0 <ferror@plt+0x5030>
  4074b8:	ldr	x8, [x29, #24]
  4074bc:	cmp	x8, x19
  4074c0:	b.eq	4074e0 <ferror@plt+0x5030>  // b.none
  4074c4:	cbz	x8, 4074d0 <ferror@plt+0x5020>
  4074c8:	ldrb	w8, [x8]
  4074cc:	cbnz	w8, 4074e0 <ferror@plt+0x5030>
  4074d0:	ldp	x20, x19, [sp, #32]
  4074d4:	ldr	x21, [sp, #16]
  4074d8:	ldp	x29, x30, [sp], #48
  4074dc:	ret
  4074e0:	ldr	w8, [x21]
  4074e4:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  4074e8:	ldr	w0, [x9, #800]
  4074ec:	adrp	x1, 409000 <ferror@plt+0x6b50>
  4074f0:	add	x1, x1, #0x86e
  4074f4:	mov	x2, x20
  4074f8:	mov	x3, x19
  4074fc:	cmp	w8, #0x22
  407500:	b.ne	407508 <ferror@plt+0x5058>  // b.any
  407504:	bl	402480 <err@plt>
  407508:	bl	4023c0 <errx@plt>
  40750c:	sub	sp, sp, #0x30
  407510:	stp	x20, x19, [sp, #32]
  407514:	mov	x20, x1
  407518:	add	x1, sp, #0x8
  40751c:	stp	x29, x30, [sp, #16]
  407520:	add	x29, sp, #0x10
  407524:	mov	x19, x0
  407528:	bl	406d98 <ferror@plt+0x48e8>
  40752c:	cbnz	w0, 407544 <ferror@plt+0x5094>
  407530:	ldr	x0, [sp, #8]
  407534:	ldp	x20, x19, [sp, #32]
  407538:	ldp	x29, x30, [sp, #16]
  40753c:	add	sp, sp, #0x30
  407540:	ret
  407544:	bl	402420 <__errno_location@plt>
  407548:	adrp	x9, 41a000 <ferror@plt+0x17b50>
  40754c:	ldr	w8, [x0]
  407550:	ldr	w0, [x9, #800]
  407554:	adrp	x1, 409000 <ferror@plt+0x6b50>
  407558:	add	x1, x1, #0x86e
  40755c:	mov	x2, x20
  407560:	mov	x3, x19
  407564:	cbnz	w8, 40756c <ferror@plt+0x50bc>
  407568:	bl	4023c0 <errx@plt>
  40756c:	bl	402480 <err@plt>
  407570:	stp	x29, x30, [sp, #-32]!
  407574:	str	x19, [sp, #16]
  407578:	mov	x19, x1
  40757c:	mov	x1, x2
  407580:	mov	x29, sp
  407584:	bl	407330 <ferror@plt+0x4e80>
  407588:	fcvtzs	x8, d0
  40758c:	mov	x9, #0x848000000000        	// #145685290680320
  407590:	movk	x9, #0x412e, lsl #48
  407594:	scvtf	d1, x8
  407598:	fmov	d2, x9
  40759c:	fsub	d0, d0, d1
  4075a0:	fmul	d0, d0, d2
  4075a4:	fcvtzs	x9, d0
  4075a8:	stp	x8, x9, [x19]
  4075ac:	ldr	x19, [sp, #16]
  4075b0:	ldp	x29, x30, [sp], #32
  4075b4:	ret
  4075b8:	and	w8, w0, #0xf000
  4075bc:	sub	w8, w8, #0x1, lsl #12
  4075c0:	lsr	w9, w8, #12
  4075c4:	cmp	w9, #0xb
  4075c8:	mov	w8, wzr
  4075cc:	b.hi	407620 <ferror@plt+0x5170>  // b.pmore
  4075d0:	adrp	x10, 409000 <ferror@plt+0x6b50>
  4075d4:	add	x10, x10, #0x850
  4075d8:	adr	x11, 4075ec <ferror@plt+0x513c>
  4075dc:	ldrb	w12, [x10, x9]
  4075e0:	add	x11, x11, x12, lsl #2
  4075e4:	mov	w9, #0x64                  	// #100
  4075e8:	br	x11
  4075ec:	mov	w9, #0x70                  	// #112
  4075f0:	b	407618 <ferror@plt+0x5168>
  4075f4:	mov	w9, #0x63                  	// #99
  4075f8:	b	407618 <ferror@plt+0x5168>
  4075fc:	mov	w9, #0x62                  	// #98
  407600:	b	407618 <ferror@plt+0x5168>
  407604:	mov	w9, #0x6c                  	// #108
  407608:	b	407618 <ferror@plt+0x5168>
  40760c:	mov	w9, #0x73                  	// #115
  407610:	b	407618 <ferror@plt+0x5168>
  407614:	mov	w9, #0x2d                  	// #45
  407618:	mov	w8, #0x1                   	// #1
  40761c:	strb	w9, [x1]
  407620:	tst	w0, #0x100
  407624:	mov	w9, #0x72                  	// #114
  407628:	mov	w10, #0x2d                  	// #45
  40762c:	add	x11, x1, x8
  407630:	mov	w12, #0x77                  	// #119
  407634:	csel	w17, w10, w9, eq  // eq = none
  407638:	tst	w0, #0x80
  40763c:	mov	w14, #0x53                  	// #83
  407640:	mov	w15, #0x73                  	// #115
  407644:	mov	w16, #0x78                  	// #120
  407648:	strb	w17, [x11]
  40764c:	csel	w17, w10, w12, eq  // eq = none
  407650:	tst	w0, #0x40
  407654:	orr	x13, x8, #0x2
  407658:	strb	w17, [x11, #1]
  40765c:	csel	w11, w15, w14, ne  // ne = any
  407660:	csel	w17, w16, w10, ne  // ne = any
  407664:	tst	w0, #0x800
  407668:	csel	w11, w17, w11, eq  // eq = none
  40766c:	add	x13, x13, x1
  407670:	tst	w0, #0x20
  407674:	strb	w11, [x13]
  407678:	csel	w11, w10, w9, eq  // eq = none
  40767c:	tst	w0, #0x10
  407680:	strb	w11, [x13, #1]
  407684:	csel	w11, w10, w12, eq  // eq = none
  407688:	tst	w0, #0x8
  40768c:	csel	w14, w15, w14, ne  // ne = any
  407690:	csel	w15, w16, w10, ne  // ne = any
  407694:	tst	w0, #0x400
  407698:	orr	x8, x8, #0x6
  40769c:	csel	w14, w15, w14, eq  // eq = none
  4076a0:	tst	w0, #0x4
  4076a4:	add	x8, x8, x1
  4076a8:	csel	w9, w10, w9, eq  // eq = none
  4076ac:	tst	w0, #0x2
  4076b0:	mov	w17, #0x54                  	// #84
  4076b4:	strb	w11, [x13, #2]
  4076b8:	mov	w11, #0x74                  	// #116
  4076bc:	strb	w14, [x13, #3]
  4076c0:	strb	w9, [x8]
  4076c4:	csel	w9, w10, w12, eq  // eq = none
  4076c8:	tst	w0, #0x1
  4076cc:	strb	w9, [x8, #1]
  4076d0:	csel	w9, w11, w17, ne  // ne = any
  4076d4:	csel	w10, w16, w10, ne  // ne = any
  4076d8:	tst	w0, #0x200
  4076dc:	csel	w9, w10, w9, eq  // eq = none
  4076e0:	mov	x0, x1
  4076e4:	strb	w9, [x8, #2]
  4076e8:	strb	wzr, [x8, #3]
  4076ec:	ret
  4076f0:	sub	sp, sp, #0x60
  4076f4:	stp	x22, x21, [sp, #64]
  4076f8:	stp	x20, x19, [sp, #80]
  4076fc:	mov	x21, x1
  407700:	mov	w20, w0
  407704:	add	x22, sp, #0x8
  407708:	stp	x29, x30, [sp, #48]
  40770c:	add	x29, sp, #0x30
  407710:	tbz	w0, #1, 407720 <ferror@plt+0x5270>
  407714:	orr	x22, x22, #0x1
  407718:	mov	w8, #0x20                  	// #32
  40771c:	strb	w8, [sp, #8]
  407720:	mov	x0, x21
  407724:	bl	4078c0 <ferror@plt+0x5410>
  407728:	cbz	w0, 40774c <ferror@plt+0x529c>
  40772c:	mov	w8, #0x6667                	// #26215
  407730:	movk	w8, #0x6666, lsl #16
  407734:	smull	x8, w0, w8
  407738:	lsr	x9, x8, #63
  40773c:	asr	x8, x8, #34
  407740:	add	w8, w8, w9
  407744:	sxtw	x9, w8
  407748:	b	407750 <ferror@plt+0x52a0>
  40774c:	mov	x9, xzr
  407750:	adrp	x8, 409000 <ferror@plt+0x6b50>
  407754:	add	x8, x8, #0x877
  407758:	ldrb	w11, [x8, x9]
  40775c:	mov	x10, #0xffffffffffffffff    	// #-1
  407760:	lsl	x8, x10, x0
  407764:	bic	x8, x21, x8
  407768:	cmp	w0, #0x0
  40776c:	mov	x10, x22
  407770:	lsr	x19, x21, x0
  407774:	csel	x8, x8, xzr, ne  // ne = any
  407778:	strb	w11, [x10], #1
  40777c:	tbz	w20, #0, 407790 <ferror@plt+0x52e0>
  407780:	cbz	x9, 407790 <ferror@plt+0x52e0>
  407784:	mov	w9, #0x4269                	// #17001
  407788:	add	x10, x22, #0x3
  40778c:	sturh	w9, [x22, #1]
  407790:	strb	wzr, [x10]
  407794:	cbz	x8, 4077dc <ferror@plt+0x532c>
  407798:	sub	w9, w0, #0xa
  40779c:	lsr	x8, x8, x9
  4077a0:	tbnz	w20, #2, 4077e8 <ferror@plt+0x5338>
  4077a4:	mov	x10, #0xf5c3                	// #62915
  4077a8:	movk	x10, #0x5c28, lsl #16
  4077ac:	add	x9, x8, #0x32
  4077b0:	movk	x10, #0xc28f, lsl #32
  4077b4:	movk	x10, #0x28f5, lsl #48
  4077b8:	sub	x8, x8, #0x3b6
  4077bc:	lsr	x9, x9, #2
  4077c0:	cmp	x8, #0x64
  4077c4:	umulh	x8, x9, x10
  4077c8:	lsr	x8, x8, #2
  4077cc:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4077d0:	cinc	w19, w19, cc  // cc = lo, ul, last
  4077d4:	cbnz	x20, 407818 <ferror@plt+0x5368>
  4077d8:	b	407888 <ferror@plt+0x53d8>
  4077dc:	mov	x20, xzr
  4077e0:	cbnz	x20, 407818 <ferror@plt+0x5368>
  4077e4:	b	407888 <ferror@plt+0x53d8>
  4077e8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4077ec:	add	x8, x8, #0x5
  4077f0:	movk	x9, #0xcccd
  4077f4:	umulh	x10, x8, x9
  4077f8:	lsr	x20, x10, #3
  4077fc:	mul	x9, x20, x9
  407800:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  407804:	ror	x9, x9, #1
  407808:	movk	x10, #0x1999, lsl #48
  40780c:	cmp	x9, x10
  407810:	b.ls	407868 <ferror@plt+0x53b8>  // b.plast
  407814:	cbz	x20, 407888 <ferror@plt+0x53d8>
  407818:	bl	402020 <localeconv@plt>
  40781c:	cbz	x0, 40782c <ferror@plt+0x537c>
  407820:	ldr	x4, [x0]
  407824:	cbnz	x4, 407834 <ferror@plt+0x5384>
  407828:	b	40783c <ferror@plt+0x538c>
  40782c:	mov	x4, xzr
  407830:	cbz	x4, 40783c <ferror@plt+0x538c>
  407834:	ldrb	w8, [x4]
  407838:	cbnz	w8, 407844 <ferror@plt+0x5394>
  40783c:	adrp	x4, 408000 <ferror@plt+0x5b50>
  407840:	add	x4, x4, #0x81c
  407844:	adrp	x2, 409000 <ferror@plt+0x6b50>
  407848:	add	x2, x2, #0x87f
  40784c:	add	x0, sp, #0x10
  407850:	add	x6, sp, #0x8
  407854:	mov	w1, #0x20                  	// #32
  407858:	mov	w3, w19
  40785c:	mov	x5, x20
  407860:	bl	402010 <snprintf@plt>
  407864:	b	4078a4 <ferror@plt+0x53f4>
  407868:	mov	x9, #0xf5c3                	// #62915
  40786c:	movk	x9, #0x5c28, lsl #16
  407870:	movk	x9, #0xc28f, lsl #32
  407874:	lsr	x8, x8, #2
  407878:	movk	x9, #0x28f5, lsl #48
  40787c:	umulh	x8, x8, x9
  407880:	lsr	x20, x8, #2
  407884:	cbnz	x20, 407818 <ferror@plt+0x5368>
  407888:	adrp	x2, 409000 <ferror@plt+0x6b50>
  40788c:	add	x2, x2, #0x889
  407890:	add	x0, sp, #0x10
  407894:	add	x4, sp, #0x8
  407898:	mov	w1, #0x20                  	// #32
  40789c:	mov	w3, w19
  4078a0:	bl	402010 <snprintf@plt>
  4078a4:	add	x0, sp, #0x10
  4078a8:	bl	402180 <strdup@plt>
  4078ac:	ldp	x20, x19, [sp, #80]
  4078b0:	ldp	x22, x21, [sp, #64]
  4078b4:	ldp	x29, x30, [sp, #48]
  4078b8:	add	sp, sp, #0x60
  4078bc:	ret
  4078c0:	mov	w8, #0xa                   	// #10
  4078c4:	lsr	x9, x0, x8
  4078c8:	cbz	x9, 4078dc <ferror@plt+0x542c>
  4078cc:	cmp	x8, #0x33
  4078d0:	add	x8, x8, #0xa
  4078d4:	b.cc	4078c4 <ferror@plt+0x5414>  // b.lo, b.ul, b.last
  4078d8:	mov	w8, #0x46                  	// #70
  4078dc:	sub	w0, w8, #0xa
  4078e0:	ret
  4078e4:	stp	x29, x30, [sp, #-80]!
  4078e8:	stp	x26, x25, [sp, #16]
  4078ec:	stp	x24, x23, [sp, #32]
  4078f0:	stp	x22, x21, [sp, #48]
  4078f4:	stp	x20, x19, [sp, #64]
  4078f8:	mov	x29, sp
  4078fc:	cbz	x0, 4079e0 <ferror@plt+0x5530>
  407900:	mov	x20, x3
  407904:	mov	w19, #0xffffffff            	// #-1
  407908:	cbz	x3, 4079fc <ferror@plt+0x554c>
  40790c:	mov	x21, x2
  407910:	cbz	x2, 4079fc <ferror@plt+0x554c>
  407914:	mov	x22, x1
  407918:	cbz	x1, 4079fc <ferror@plt+0x554c>
  40791c:	ldrb	w8, [x0]
  407920:	cbz	w8, 4079fc <ferror@plt+0x554c>
  407924:	ldrb	w8, [x0]
  407928:	cbz	w8, 4079e8 <ferror@plt+0x5538>
  40792c:	mov	x24, xzr
  407930:	mov	x23, xzr
  407934:	add	x25, x0, #0x1
  407938:	b	407944 <ferror@plt+0x5494>
  40793c:	ldrb	w8, [x25], #1
  407940:	cbz	w8, 4079f8 <ferror@plt+0x5548>
  407944:	cmp	x24, x21
  407948:	b.cs	4079b8 <ferror@plt+0x5508>  // b.hs, b.nlast
  40794c:	ldrb	w10, [x25]
  407950:	sub	x9, x25, #0x1
  407954:	cmp	x23, #0x0
  407958:	and	w8, w8, #0xff
  40795c:	csel	x23, x9, x23, eq  // eq = none
  407960:	cmp	w8, #0x2c
  407964:	csel	x8, x9, xzr, eq  // eq = none
  407968:	cmp	w10, #0x0
  40796c:	csel	x26, x25, x8, eq  // eq = none
  407970:	mov	w8, #0x4                   	// #4
  407974:	cbz	x23, 4079c0 <ferror@plt+0x5510>
  407978:	cbz	x26, 4079c0 <ferror@plt+0x5510>
  40797c:	subs	x1, x26, x23
  407980:	b.ls	4079d0 <ferror@plt+0x5520>  // b.plast
  407984:	mov	x0, x23
  407988:	blr	x20
  40798c:	cmn	w0, #0x1
  407990:	b.eq	4079d0 <ferror@plt+0x5520>  // b.none
  407994:	str	w0, [x22, x24, lsl #2]
  407998:	ldrb	w8, [x26]
  40799c:	mov	x23, xzr
  4079a0:	add	x24, x24, #0x1
  4079a4:	cmp	w8, #0x0
  4079a8:	cset	w8, eq  // eq = none
  4079ac:	lsl	w8, w8, #1
  4079b0:	cbnz	w8, 4079c4 <ferror@plt+0x5514>
  4079b4:	b	40793c <ferror@plt+0x548c>
  4079b8:	mov	w19, #0xfffffffe            	// #-2
  4079bc:	mov	w8, #0x1                   	// #1
  4079c0:	cbz	w8, 40793c <ferror@plt+0x548c>
  4079c4:	cmp	w8, #0x4
  4079c8:	b.eq	40793c <ferror@plt+0x548c>  // b.none
  4079cc:	b	4079f0 <ferror@plt+0x5540>
  4079d0:	mov	w19, #0xffffffff            	// #-1
  4079d4:	mov	w8, #0x1                   	// #1
  4079d8:	cbnz	w8, 4079c4 <ferror@plt+0x5514>
  4079dc:	b	40793c <ferror@plt+0x548c>
  4079e0:	mov	w19, #0xffffffff            	// #-1
  4079e4:	b	4079fc <ferror@plt+0x554c>
  4079e8:	mov	x24, xzr
  4079ec:	b	4079f8 <ferror@plt+0x5548>
  4079f0:	cmp	w8, #0x2
  4079f4:	b.ne	4079fc <ferror@plt+0x554c>  // b.any
  4079f8:	mov	w19, w24
  4079fc:	mov	w0, w19
  407a00:	ldp	x20, x19, [sp, #64]
  407a04:	ldp	x22, x21, [sp, #48]
  407a08:	ldp	x24, x23, [sp, #32]
  407a0c:	ldp	x26, x25, [sp, #16]
  407a10:	ldp	x29, x30, [sp], #80
  407a14:	ret
  407a18:	stp	x29, x30, [sp, #-32]!
  407a1c:	str	x19, [sp, #16]
  407a20:	mov	x29, sp
  407a24:	cbz	x0, 407a48 <ferror@plt+0x5598>
  407a28:	mov	x19, x3
  407a2c:	mov	w8, #0xffffffff            	// #-1
  407a30:	cbz	x3, 407a4c <ferror@plt+0x559c>
  407a34:	ldrb	w9, [x0]
  407a38:	cbz	w9, 407a4c <ferror@plt+0x559c>
  407a3c:	ldr	x8, [x19]
  407a40:	cmp	x8, x2
  407a44:	b.ls	407a5c <ferror@plt+0x55ac>  // b.plast
  407a48:	mov	w8, #0xffffffff            	// #-1
  407a4c:	ldr	x19, [sp, #16]
  407a50:	mov	w0, w8
  407a54:	ldp	x29, x30, [sp], #32
  407a58:	ret
  407a5c:	cmp	w9, #0x2b
  407a60:	b.ne	407a6c <ferror@plt+0x55bc>  // b.any
  407a64:	add	x0, x0, #0x1
  407a68:	b	407a70 <ferror@plt+0x55c0>
  407a6c:	str	xzr, [x19]
  407a70:	ldr	x8, [x19]
  407a74:	mov	x3, x4
  407a78:	add	x1, x1, x8, lsl #2
  407a7c:	sub	x2, x2, x8
  407a80:	bl	4078e4 <ferror@plt+0x5434>
  407a84:	mov	w8, w0
  407a88:	cmp	w0, #0x1
  407a8c:	b.lt	407a4c <ferror@plt+0x559c>  // b.tstop
  407a90:	ldr	x9, [x19]
  407a94:	add	x9, x9, w8, sxtw
  407a98:	str	x9, [x19]
  407a9c:	b	407a4c <ferror@plt+0x559c>
  407aa0:	stp	x29, x30, [sp, #-80]!
  407aa4:	stp	x22, x21, [sp, #48]
  407aa8:	mov	w21, #0xffffffea            	// #-22
  407aac:	str	x25, [sp, #16]
  407ab0:	stp	x24, x23, [sp, #32]
  407ab4:	stp	x20, x19, [sp, #64]
  407ab8:	mov	x29, sp
  407abc:	cbz	x1, 407ba8 <ferror@plt+0x56f8>
  407ac0:	cbz	x0, 407ba8 <ferror@plt+0x56f8>
  407ac4:	mov	x19, x2
  407ac8:	cbz	x2, 407ba8 <ferror@plt+0x56f8>
  407acc:	ldrb	w8, [x0]
  407ad0:	cbz	w8, 407ba4 <ferror@plt+0x56f4>
  407ad4:	mov	x20, x1
  407ad8:	mov	x22, xzr
  407adc:	add	x23, x0, #0x1
  407ae0:	mov	w24, #0x1                   	// #1
  407ae4:	b	407af0 <ferror@plt+0x5640>
  407ae8:	ldrb	w8, [x23], #1
  407aec:	cbz	w8, 407ba4 <ferror@plt+0x56f4>
  407af0:	mov	x9, x23
  407af4:	ldrb	w10, [x9], #-1
  407af8:	cmp	x22, #0x0
  407afc:	and	w8, w8, #0xff
  407b00:	csel	x22, x9, x22, eq  // eq = none
  407b04:	cmp	w8, #0x2c
  407b08:	csel	x8, x9, xzr, eq  // eq = none
  407b0c:	cmp	w10, #0x0
  407b10:	csel	x25, x23, x8, eq  // eq = none
  407b14:	mov	w8, #0x4                   	// #4
  407b18:	cbz	x22, 407b7c <ferror@plt+0x56cc>
  407b1c:	cbz	x25, 407b7c <ferror@plt+0x56cc>
  407b20:	subs	x1, x25, x22
  407b24:	b.ls	407b74 <ferror@plt+0x56c4>  // b.plast
  407b28:	mov	x0, x22
  407b2c:	blr	x19
  407b30:	tbnz	w0, #31, 407b8c <ferror@plt+0x56dc>
  407b34:	add	w8, w0, #0x7
  407b38:	cmp	w0, #0x0
  407b3c:	csel	w8, w8, w0, lt  // lt = tstop
  407b40:	sbfx	x8, x8, #3, #29
  407b44:	ldrb	w9, [x20, x8]
  407b48:	and	w10, w0, #0x7
  407b4c:	lsl	w10, w24, w10
  407b50:	mov	x22, xzr
  407b54:	orr	w9, w9, w10
  407b58:	strb	w9, [x20, x8]
  407b5c:	ldrb	w8, [x25]
  407b60:	cmp	w8, #0x0
  407b64:	cset	w8, eq  // eq = none
  407b68:	lsl	w8, w8, #1
  407b6c:	cbnz	w8, 407b80 <ferror@plt+0x56d0>
  407b70:	b	407ae8 <ferror@plt+0x5638>
  407b74:	mov	w21, #0xffffffff            	// #-1
  407b78:	mov	w8, #0x1                   	// #1
  407b7c:	cbz	w8, 407ae8 <ferror@plt+0x5638>
  407b80:	cmp	w8, #0x4
  407b84:	b.eq	407ae8 <ferror@plt+0x5638>  // b.none
  407b88:	b	407b9c <ferror@plt+0x56ec>
  407b8c:	mov	w8, #0x1                   	// #1
  407b90:	mov	w21, w0
  407b94:	cbnz	w8, 407b80 <ferror@plt+0x56d0>
  407b98:	b	407ae8 <ferror@plt+0x5638>
  407b9c:	cmp	w8, #0x2
  407ba0:	b.ne	407ba8 <ferror@plt+0x56f8>  // b.any
  407ba4:	mov	w21, wzr
  407ba8:	mov	w0, w21
  407bac:	ldp	x20, x19, [sp, #64]
  407bb0:	ldp	x22, x21, [sp, #48]
  407bb4:	ldp	x24, x23, [sp, #32]
  407bb8:	ldr	x25, [sp, #16]
  407bbc:	ldp	x29, x30, [sp], #80
  407bc0:	ret
  407bc4:	stp	x29, x30, [sp, #-64]!
  407bc8:	stp	x22, x21, [sp, #32]
  407bcc:	mov	w21, #0xffffffea            	// #-22
  407bd0:	stp	x24, x23, [sp, #16]
  407bd4:	stp	x20, x19, [sp, #48]
  407bd8:	mov	x29, sp
  407bdc:	cbz	x1, 407cac <ferror@plt+0x57fc>
  407be0:	cbz	x0, 407cac <ferror@plt+0x57fc>
  407be4:	mov	x19, x2
  407be8:	cbz	x2, 407cac <ferror@plt+0x57fc>
  407bec:	ldrb	w8, [x0]
  407bf0:	cbz	w8, 407ca8 <ferror@plt+0x57f8>
  407bf4:	mov	x20, x1
  407bf8:	mov	x22, xzr
  407bfc:	add	x23, x0, #0x1
  407c00:	b	407c0c <ferror@plt+0x575c>
  407c04:	ldrb	w8, [x23], #1
  407c08:	cbz	w8, 407ca8 <ferror@plt+0x57f8>
  407c0c:	mov	x9, x23
  407c10:	ldrb	w10, [x9], #-1
  407c14:	cmp	x22, #0x0
  407c18:	and	w8, w8, #0xff
  407c1c:	csel	x22, x9, x22, eq  // eq = none
  407c20:	cmp	w8, #0x2c
  407c24:	csel	x8, x9, xzr, eq  // eq = none
  407c28:	cmp	w10, #0x0
  407c2c:	csel	x24, x23, x8, eq  // eq = none
  407c30:	mov	w8, #0x4                   	// #4
  407c34:	cbz	x22, 407c80 <ferror@plt+0x57d0>
  407c38:	cbz	x24, 407c80 <ferror@plt+0x57d0>
  407c3c:	subs	x1, x24, x22
  407c40:	b.ls	407c78 <ferror@plt+0x57c8>  // b.plast
  407c44:	mov	x0, x22
  407c48:	blr	x19
  407c4c:	tbnz	x0, #63, 407c90 <ferror@plt+0x57e0>
  407c50:	ldr	x8, [x20]
  407c54:	mov	x22, xzr
  407c58:	orr	x8, x8, x0
  407c5c:	str	x8, [x20]
  407c60:	ldrb	w8, [x24]
  407c64:	cmp	w8, #0x0
  407c68:	cset	w8, eq  // eq = none
  407c6c:	lsl	w8, w8, #1
  407c70:	cbnz	w8, 407c84 <ferror@plt+0x57d4>
  407c74:	b	407c04 <ferror@plt+0x5754>
  407c78:	mov	w21, #0xffffffff            	// #-1
  407c7c:	mov	w8, #0x1                   	// #1
  407c80:	cbz	w8, 407c04 <ferror@plt+0x5754>
  407c84:	cmp	w8, #0x4
  407c88:	b.eq	407c04 <ferror@plt+0x5754>  // b.none
  407c8c:	b	407ca0 <ferror@plt+0x57f0>
  407c90:	mov	w8, #0x1                   	// #1
  407c94:	mov	w21, w0
  407c98:	cbnz	w8, 407c84 <ferror@plt+0x57d4>
  407c9c:	b	407c04 <ferror@plt+0x5754>
  407ca0:	cmp	w8, #0x2
  407ca4:	b.ne	407cac <ferror@plt+0x57fc>  // b.any
  407ca8:	mov	w21, wzr
  407cac:	mov	w0, w21
  407cb0:	ldp	x20, x19, [sp, #48]
  407cb4:	ldp	x22, x21, [sp, #32]
  407cb8:	ldp	x24, x23, [sp, #16]
  407cbc:	ldp	x29, x30, [sp], #64
  407cc0:	ret
  407cc4:	stp	x29, x30, [sp, #-64]!
  407cc8:	mov	x29, sp
  407ccc:	str	x23, [sp, #16]
  407cd0:	stp	x22, x21, [sp, #32]
  407cd4:	stp	x20, x19, [sp, #48]
  407cd8:	str	xzr, [x29, #24]
  407cdc:	cbz	x0, 407dcc <ferror@plt+0x591c>
  407ce0:	mov	w21, w3
  407ce4:	mov	x19, x2
  407ce8:	mov	x23, x1
  407cec:	mov	x22, x0
  407cf0:	str	w3, [x1]
  407cf4:	str	w3, [x2]
  407cf8:	bl	402420 <__errno_location@plt>
  407cfc:	str	wzr, [x0]
  407d00:	ldrb	w8, [x22]
  407d04:	mov	x20, x0
  407d08:	cmp	w8, #0x3a
  407d0c:	b.ne	407d54 <ferror@plt+0x58a4>  // b.any
  407d10:	add	x21, x22, #0x1
  407d14:	add	x1, x29, #0x18
  407d18:	mov	w2, #0xa                   	// #10
  407d1c:	mov	x0, x21
  407d20:	bl	402270 <strtol@plt>
  407d24:	str	w0, [x19]
  407d28:	ldr	w8, [x20]
  407d2c:	mov	w0, #0xffffffff            	// #-1
  407d30:	cbnz	w8, 407dcc <ferror@plt+0x591c>
  407d34:	ldr	x8, [x29, #24]
  407d38:	cbz	x8, 407dcc <ferror@plt+0x591c>
  407d3c:	cmp	x8, x21
  407d40:	mov	w0, #0xffffffff            	// #-1
  407d44:	b.eq	407dcc <ferror@plt+0x591c>  // b.none
  407d48:	ldrb	w8, [x8]
  407d4c:	cbz	w8, 407dc8 <ferror@plt+0x5918>
  407d50:	b	407dcc <ferror@plt+0x591c>
  407d54:	add	x1, x29, #0x18
  407d58:	mov	w2, #0xa                   	// #10
  407d5c:	mov	x0, x22
  407d60:	bl	402270 <strtol@plt>
  407d64:	str	w0, [x23]
  407d68:	str	w0, [x19]
  407d6c:	ldr	x8, [x29, #24]
  407d70:	mov	w0, #0xffffffff            	// #-1
  407d74:	cmp	x8, x22
  407d78:	b.eq	407dcc <ferror@plt+0x591c>  // b.none
  407d7c:	ldr	w9, [x20]
  407d80:	cbnz	w9, 407dcc <ferror@plt+0x591c>
  407d84:	cbz	x8, 407dcc <ferror@plt+0x591c>
  407d88:	ldrb	w9, [x8]
  407d8c:	cmp	w9, #0x2d
  407d90:	b.eq	407db4 <ferror@plt+0x5904>  // b.none
  407d94:	cmp	w9, #0x3a
  407d98:	b.ne	407dc8 <ferror@plt+0x5918>  // b.any
  407d9c:	ldrb	w10, [x8, #1]
  407da0:	cbz	w10, 407dc4 <ferror@plt+0x5914>
  407da4:	cmp	w9, #0x3a
  407da8:	b.eq	407db4 <ferror@plt+0x5904>  // b.none
  407dac:	cmp	w9, #0x2d
  407db0:	b.ne	407dc8 <ferror@plt+0x5918>  // b.any
  407db4:	add	x21, x8, #0x1
  407db8:	str	xzr, [x29, #24]
  407dbc:	str	wzr, [x20]
  407dc0:	b	407d14 <ferror@plt+0x5864>
  407dc4:	str	w21, [x19]
  407dc8:	mov	w0, wzr
  407dcc:	ldp	x20, x19, [sp, #48]
  407dd0:	ldp	x22, x21, [sp, #32]
  407dd4:	ldr	x23, [sp, #16]
  407dd8:	ldp	x29, x30, [sp], #64
  407ddc:	ret
  407de0:	sub	sp, sp, #0x50
  407de4:	stp	x20, x19, [sp, #64]
  407de8:	mov	x20, x1
  407dec:	mov	x19, x0
  407df0:	stp	x29, x30, [sp, #16]
  407df4:	stp	x24, x23, [sp, #32]
  407df8:	stp	x22, x21, [sp, #48]
  407dfc:	add	x29, sp, #0x10
  407e00:	mov	w0, wzr
  407e04:	cbz	x20, 407ed0 <ferror@plt+0x5a20>
  407e08:	cbz	x19, 407ed0 <ferror@plt+0x5a20>
  407e0c:	add	x1, sp, #0x8
  407e10:	mov	x0, x19
  407e14:	bl	407ee8 <ferror@plt+0x5a38>
  407e18:	mov	x21, x0
  407e1c:	mov	x1, sp
  407e20:	mov	x0, x20
  407e24:	bl	407ee8 <ferror@plt+0x5a38>
  407e28:	ldp	x24, x22, [sp]
  407e2c:	adds	x8, x24, x22
  407e30:	b.eq	407e5c <ferror@plt+0x59ac>  // b.none
  407e34:	mov	x23, x0
  407e38:	cmp	x8, #0x1
  407e3c:	b.ne	407e84 <ferror@plt+0x59d4>  // b.any
  407e40:	cbz	x21, 407e68 <ferror@plt+0x59b8>
  407e44:	ldrb	w8, [x21]
  407e48:	cmp	w8, #0x2f
  407e4c:	b.ne	407e68 <ferror@plt+0x59b8>  // b.any
  407e50:	mov	w0, #0x1                   	// #1
  407e54:	cbnz	w0, 407ec4 <ferror@plt+0x5a14>
  407e58:	b	407e00 <ferror@plt+0x5950>
  407e5c:	mov	w0, #0x1                   	// #1
  407e60:	cbnz	w0, 407ec4 <ferror@plt+0x5a14>
  407e64:	b	407e00 <ferror@plt+0x5950>
  407e68:	cbz	x23, 407e84 <ferror@plt+0x59d4>
  407e6c:	ldrb	w8, [x23]
  407e70:	cmp	w8, #0x2f
  407e74:	b.ne	407e84 <ferror@plt+0x59d4>  // b.any
  407e78:	mov	w0, #0x1                   	// #1
  407e7c:	cbnz	w0, 407ec4 <ferror@plt+0x5a14>
  407e80:	b	407e00 <ferror@plt+0x5950>
  407e84:	mov	w0, #0x3                   	// #3
  407e88:	cbz	x21, 407eb0 <ferror@plt+0x5a00>
  407e8c:	cbz	x23, 407eb0 <ferror@plt+0x5a00>
  407e90:	cmp	x22, x24
  407e94:	b.ne	407eb0 <ferror@plt+0x5a00>  // b.any
  407e98:	mov	x0, x21
  407e9c:	mov	x1, x23
  407ea0:	mov	x2, x22
  407ea4:	bl	4020e0 <strncmp@plt>
  407ea8:	cbz	w0, 407eb8 <ferror@plt+0x5a08>
  407eac:	mov	w0, #0x3                   	// #3
  407eb0:	cbnz	w0, 407ec4 <ferror@plt+0x5a14>
  407eb4:	b	407e00 <ferror@plt+0x5950>
  407eb8:	add	x19, x21, x22
  407ebc:	add	x20, x23, x24
  407ec0:	cbz	w0, 407e00 <ferror@plt+0x5950>
  407ec4:	cmp	w0, #0x3
  407ec8:	b.ne	407ed0 <ferror@plt+0x5a20>  // b.any
  407ecc:	mov	w0, wzr
  407ed0:	ldp	x20, x19, [sp, #64]
  407ed4:	ldp	x22, x21, [sp, #48]
  407ed8:	ldp	x24, x23, [sp, #32]
  407edc:	ldp	x29, x30, [sp, #16]
  407ee0:	add	sp, sp, #0x50
  407ee4:	ret
  407ee8:	mov	x8, x0
  407eec:	str	xzr, [x1]
  407ef0:	mov	x0, x8
  407ef4:	cbz	x8, 407f3c <ferror@plt+0x5a8c>
  407ef8:	ldrb	w9, [x0]
  407efc:	cmp	w9, #0x2f
  407f00:	b.ne	407f14 <ferror@plt+0x5a64>  // b.any
  407f04:	mov	x8, x0
  407f08:	ldrb	w10, [x8, #1]!
  407f0c:	cmp	w10, #0x2f
  407f10:	b.eq	407ef0 <ferror@plt+0x5a40>  // b.none
  407f14:	cbz	w9, 407f38 <ferror@plt+0x5a88>
  407f18:	mov	w8, #0x1                   	// #1
  407f1c:	str	x8, [x1]
  407f20:	ldrb	w9, [x0, x8]
  407f24:	cbz	w9, 407f3c <ferror@plt+0x5a8c>
  407f28:	cmp	w9, #0x2f
  407f2c:	b.eq	407f3c <ferror@plt+0x5a8c>  // b.none
  407f30:	add	x8, x8, #0x1
  407f34:	b	407f1c <ferror@plt+0x5a6c>
  407f38:	mov	x0, xzr
  407f3c:	ret
  407f40:	stp	x29, x30, [sp, #-64]!
  407f44:	orr	x8, x0, x1
  407f48:	stp	x24, x23, [sp, #16]
  407f4c:	stp	x22, x21, [sp, #32]
  407f50:	stp	x20, x19, [sp, #48]
  407f54:	mov	x29, sp
  407f58:	cbz	x8, 407f8c <ferror@plt+0x5adc>
  407f5c:	mov	x19, x1
  407f60:	mov	x22, x0
  407f64:	mov	x20, x2
  407f68:	cbz	x0, 407fa0 <ferror@plt+0x5af0>
  407f6c:	cbz	x19, 407fb4 <ferror@plt+0x5b04>
  407f70:	mov	x0, x22
  407f74:	bl	401ed0 <strlen@plt>
  407f78:	mvn	x8, x0
  407f7c:	cmp	x8, x20
  407f80:	b.cs	407fbc <ferror@plt+0x5b0c>  // b.hs, b.nlast
  407f84:	mov	x21, xzr
  407f88:	b	407ff8 <ferror@plt+0x5b48>
  407f8c:	adrp	x0, 408000 <ferror@plt+0x5b50>
  407f90:	add	x0, x0, #0xb6c
  407f94:	bl	402180 <strdup@plt>
  407f98:	mov	x21, x0
  407f9c:	b	407ff8 <ferror@plt+0x5b48>
  407fa0:	mov	x0, x19
  407fa4:	mov	x1, x20
  407fa8:	bl	4022e0 <strndup@plt>
  407fac:	mov	x21, x0
  407fb0:	b	407ff8 <ferror@plt+0x5b48>
  407fb4:	mov	x0, x22
  407fb8:	b	407f94 <ferror@plt+0x5ae4>
  407fbc:	add	x24, x0, x20
  407fc0:	mov	x23, x0
  407fc4:	add	x0, x24, #0x1
  407fc8:	bl	4020a0 <malloc@plt>
  407fcc:	mov	x21, x0
  407fd0:	cbz	x0, 407ff8 <ferror@plt+0x5b48>
  407fd4:	mov	x0, x21
  407fd8:	mov	x1, x22
  407fdc:	mov	x2, x23
  407fe0:	bl	401ea0 <memcpy@plt>
  407fe4:	add	x0, x21, x23
  407fe8:	mov	x1, x19
  407fec:	mov	x2, x20
  407ff0:	bl	401ea0 <memcpy@plt>
  407ff4:	strb	wzr, [x21, x24]
  407ff8:	mov	x0, x21
  407ffc:	ldp	x20, x19, [sp, #48]
  408000:	ldp	x22, x21, [sp, #32]
  408004:	ldp	x24, x23, [sp, #16]
  408008:	ldp	x29, x30, [sp], #64
  40800c:	ret
  408010:	stp	x29, x30, [sp, #-32]!
  408014:	stp	x20, x19, [sp, #16]
  408018:	mov	x19, x1
  40801c:	mov	x20, x0
  408020:	mov	x29, sp
  408024:	cbz	x1, 408038 <ferror@plt+0x5b88>
  408028:	mov	x0, x19
  40802c:	bl	401ed0 <strlen@plt>
  408030:	mov	x2, x0
  408034:	b	40803c <ferror@plt+0x5b8c>
  408038:	mov	x2, xzr
  40803c:	mov	x0, x20
  408040:	mov	x1, x19
  408044:	bl	407f40 <ferror@plt+0x5a90>
  408048:	ldp	x20, x19, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #32
  408050:	ret
  408054:	sub	sp, sp, #0x120
  408058:	stp	x29, x30, [sp, #256]
  40805c:	add	x29, sp, #0x100
  408060:	add	x9, sp, #0x80
  408064:	mov	x10, sp
  408068:	mov	x11, #0xffffffffffffffd0    	// #-48
  40806c:	add	x8, x29, #0x20
  408070:	movk	x11, #0xff80, lsl #32
  408074:	add	x9, x9, #0x30
  408078:	add	x10, x10, #0x80
  40807c:	stp	x8, x9, [x29, #-32]
  408080:	stp	x10, x11, [x29, #-16]
  408084:	stp	q1, q2, [sp, #16]
  408088:	str	q0, [sp]
  40808c:	ldp	q0, q1, [x29, #-32]
  408090:	stp	x28, x19, [sp, #272]
  408094:	mov	x19, x0
  408098:	stp	x2, x3, [sp, #128]
  40809c:	sub	x0, x29, #0x28
  4080a0:	sub	x2, x29, #0x50
  4080a4:	stp	x4, x5, [sp, #144]
  4080a8:	stp	x6, x7, [sp, #160]
  4080ac:	stp	q3, q4, [sp, #48]
  4080b0:	stp	q5, q6, [sp, #80]
  4080b4:	str	q7, [sp, #112]
  4080b8:	stp	q0, q1, [x29, #-80]
  4080bc:	bl	4022d0 <vasprintf@plt>
  4080c0:	tbnz	w0, #31, 4080e8 <ferror@plt+0x5c38>
  4080c4:	ldur	x1, [x29, #-40]
  4080c8:	sxtw	x2, w0
  4080cc:	mov	x0, x19
  4080d0:	bl	407f40 <ferror@plt+0x5a90>
  4080d4:	ldur	x8, [x29, #-40]
  4080d8:	mov	x19, x0
  4080dc:	mov	x0, x8
  4080e0:	bl	402290 <free@plt>
  4080e4:	b	4080ec <ferror@plt+0x5c3c>
  4080e8:	mov	x19, xzr
  4080ec:	mov	x0, x19
  4080f0:	ldp	x28, x19, [sp, #272]
  4080f4:	ldp	x29, x30, [sp, #256]
  4080f8:	add	sp, sp, #0x120
  4080fc:	ret
  408100:	stp	x29, x30, [sp, #-80]!
  408104:	stp	x24, x23, [sp, #32]
  408108:	stp	x22, x21, [sp, #48]
  40810c:	stp	x20, x19, [sp, #64]
  408110:	ldr	x19, [x0]
  408114:	str	x25, [sp, #16]
  408118:	mov	x29, sp
  40811c:	ldrb	w8, [x19]
  408120:	cbz	w8, 408220 <ferror@plt+0x5d70>
  408124:	mov	x20, x0
  408128:	mov	x22, x1
  40812c:	mov	x0, x19
  408130:	mov	x1, x2
  408134:	mov	w23, w3
  408138:	mov	x21, x2
  40813c:	bl	4022f0 <strspn@plt>
  408140:	add	x19, x19, x0
  408144:	ldrb	w8, [x19]
  408148:	cbz	x8, 40821c <ferror@plt+0x5d6c>
  40814c:	cbz	w23, 4081d4 <ferror@plt+0x5d24>
  408150:	cmp	w8, #0x3f
  408154:	b.hi	4081ec <ferror@plt+0x5d3c>  // b.pmore
  408158:	mov	w9, #0x1                   	// #1
  40815c:	lsl	x8, x9, x8
  408160:	mov	x9, #0x1                   	// #1
  408164:	movk	x9, #0x84, lsl #32
  408168:	and	x8, x8, x9
  40816c:	cbz	x8, 4081ec <ferror@plt+0x5d3c>
  408170:	mov	x23, x19
  408174:	ldrb	w25, [x23], #1
  408178:	add	x1, x29, #0x1c
  40817c:	strb	wzr, [x29, #29]
  408180:	mov	x0, x23
  408184:	strb	w25, [x29, #28]
  408188:	bl	408258 <ferror@plt+0x5da8>
  40818c:	str	x0, [x22]
  408190:	add	x8, x0, x19
  408194:	ldrb	w9, [x8, #1]
  408198:	mov	w8, wzr
  40819c:	cbz	w9, 408244 <ferror@plt+0x5d94>
  4081a0:	cmp	w9, w25
  4081a4:	b.ne	408244 <ferror@plt+0x5d94>  // b.any
  4081a8:	add	x8, x0, x19
  4081ac:	ldrsb	w1, [x8, #2]
  4081b0:	mov	x24, x0
  4081b4:	cbz	w1, 4081c4 <ferror@plt+0x5d14>
  4081b8:	mov	x0, x21
  4081bc:	bl	402300 <strchr@plt>
  4081c0:	cbz	x0, 408240 <ferror@plt+0x5d90>
  4081c4:	add	x8, x19, x24
  4081c8:	add	x19, x8, #0x2
  4081cc:	mov	w8, #0x1                   	// #1
  4081d0:	b	408248 <ferror@plt+0x5d98>
  4081d4:	mov	x0, x19
  4081d8:	mov	x1, x21
  4081dc:	bl	4023e0 <strcspn@plt>
  4081e0:	str	x0, [x22]
  4081e4:	add	x22, x19, x0
  4081e8:	b	408214 <ferror@plt+0x5d64>
  4081ec:	mov	x0, x19
  4081f0:	mov	x1, x21
  4081f4:	bl	408258 <ferror@plt+0x5da8>
  4081f8:	str	x0, [x22]
  4081fc:	add	x22, x19, x0
  408200:	ldrsb	w1, [x22]
  408204:	cbz	w1, 408214 <ferror@plt+0x5d64>
  408208:	mov	x0, x21
  40820c:	bl	402300 <strchr@plt>
  408210:	cbz	x0, 40821c <ferror@plt+0x5d6c>
  408214:	str	x22, [x20]
  408218:	b	408224 <ferror@plt+0x5d74>
  40821c:	str	x19, [x20]
  408220:	mov	x19, xzr
  408224:	mov	x0, x19
  408228:	ldp	x20, x19, [sp, #64]
  40822c:	ldp	x22, x21, [sp, #48]
  408230:	ldp	x24, x23, [sp, #32]
  408234:	ldr	x25, [sp, #16]
  408238:	ldp	x29, x30, [sp], #80
  40823c:	ret
  408240:	mov	w8, wzr
  408244:	mov	x23, x19
  408248:	str	x19, [x20]
  40824c:	mov	x19, x23
  408250:	tbz	w8, #0, 408220 <ferror@plt+0x5d70>
  408254:	b	408224 <ferror@plt+0x5d74>
  408258:	stp	x29, x30, [sp, #-48]!
  40825c:	stp	x22, x21, [sp, #16]
  408260:	stp	x20, x19, [sp, #32]
  408264:	ldrb	w8, [x0]
  408268:	mov	x29, sp
  40826c:	cbz	w8, 4082bc <ferror@plt+0x5e0c>
  408270:	mov	x19, x1
  408274:	mov	x22, xzr
  408278:	mov	w20, wzr
  40827c:	add	x21, x0, #0x1
  408280:	b	4082a4 <ferror@plt+0x5df4>
  408284:	sxtb	w1, w8
  408288:	mov	x0, x19
  40828c:	bl	402300 <strchr@plt>
  408290:	cbnz	x0, 4082c8 <ferror@plt+0x5e18>
  408294:	mov	w20, wzr
  408298:	ldrb	w8, [x21, x22]
  40829c:	add	x22, x22, #0x1
  4082a0:	cbz	w8, 4082c8 <ferror@plt+0x5e18>
  4082a4:	cbnz	w20, 408294 <ferror@plt+0x5de4>
  4082a8:	and	w9, w8, #0xff
  4082ac:	cmp	w9, #0x5c
  4082b0:	b.ne	408284 <ferror@plt+0x5dd4>  // b.any
  4082b4:	mov	w20, #0x1                   	// #1
  4082b8:	b	408298 <ferror@plt+0x5de8>
  4082bc:	mov	w20, wzr
  4082c0:	mov	w22, wzr
  4082c4:	b	4082c8 <ferror@plt+0x5e18>
  4082c8:	sub	w8, w22, w20
  4082cc:	ldp	x20, x19, [sp, #32]
  4082d0:	ldp	x22, x21, [sp, #16]
  4082d4:	sxtw	x0, w8
  4082d8:	ldp	x29, x30, [sp], #48
  4082dc:	ret
  4082e0:	stp	x29, x30, [sp, #-32]!
  4082e4:	str	x19, [sp, #16]
  4082e8:	mov	x19, x0
  4082ec:	mov	x29, sp
  4082f0:	mov	x0, x19
  4082f4:	bl	402110 <fgetc@plt>
  4082f8:	cmn	w0, #0x1
  4082fc:	b.eq	408310 <ferror@plt+0x5e60>  // b.none
  408300:	cmp	w0, #0xa
  408304:	b.ne	4082f0 <ferror@plt+0x5e40>  // b.any
  408308:	mov	w0, wzr
  40830c:	b	408314 <ferror@plt+0x5e64>
  408310:	mov	w0, #0x1                   	// #1
  408314:	ldr	x19, [sp, #16]
  408318:	ldp	x29, x30, [sp], #32
  40831c:	ret
  408320:	stp	x29, x30, [sp, #-64]!
  408324:	mov	x29, sp
  408328:	stp	x19, x20, [sp, #16]
  40832c:	adrp	x20, 419000 <ferror@plt+0x16b50>
  408330:	add	x20, x20, #0xdd0
  408334:	stp	x21, x22, [sp, #32]
  408338:	adrp	x21, 419000 <ferror@plt+0x16b50>
  40833c:	add	x21, x21, #0xdc8
  408340:	sub	x20, x20, x21
  408344:	mov	w22, w0
  408348:	stp	x23, x24, [sp, #48]
  40834c:	mov	x23, x1
  408350:	mov	x24, x2
  408354:	bl	401e60 <memcpy@plt-0x40>
  408358:	cmp	xzr, x20, asr #3
  40835c:	b.eq	408388 <ferror@plt+0x5ed8>  // b.none
  408360:	asr	x20, x20, #3
  408364:	mov	x19, #0x0                   	// #0
  408368:	ldr	x3, [x21, x19, lsl #3]
  40836c:	mov	x2, x24
  408370:	add	x19, x19, #0x1
  408374:	mov	x1, x23
  408378:	mov	w0, w22
  40837c:	blr	x3
  408380:	cmp	x20, x19
  408384:	b.ne	408368 <ferror@plt+0x5eb8>  // b.any
  408388:	ldp	x19, x20, [sp, #16]
  40838c:	ldp	x21, x22, [sp, #32]
  408390:	ldp	x23, x24, [sp, #48]
  408394:	ldp	x29, x30, [sp], #64
  408398:	ret
  40839c:	nop
  4083a0:	ret
  4083a4:	nop
  4083a8:	adrp	x2, 41a000 <ferror@plt+0x17b50>
  4083ac:	mov	x1, #0x0                   	// #0
  4083b0:	ldr	x2, [x2, #792]
  4083b4:	b	401fb0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004083b8 <.fini>:
  4083b8:	stp	x29, x30, [sp, #-16]!
  4083bc:	mov	x29, sp
  4083c0:	ldp	x29, x30, [sp], #16
  4083c4:	ret
