5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (repeat1.vcd) 2 -o (repeat1.cdd) 2 -v (repeat1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 repeat1.v 1 20 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 repeat1.v 5 9 1 
2 2 6 6 6 c000f 1 0 21004 0 0 1 16 0 0
2 3 6 6 6 80008 0 1 1410 0 0 1 1 a
2 4 6 6 6 8000f 1 37 16 2 3
2 5 7 7 7 90009 1 0 1008 0 0 32 48 2 0
2 6 7 7 7 10006 1 0 1004 0 0 32 48 0 0
2 7 7 7 7 1000b 3 41 100e 5 6 1 18 0 1 1 1 0 0
2 8 8 8 8 b000b 1 0 1008 0 0 32 48 2 0
2 9 8 8 8 a000b 4 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 8 8 8 120012 2 1 101c 0 0 1 1 a
2 11 8 8 8 110012 2 1b 102c 10 0 1 18 0 1 1 1 0 0
2 12 8 8 8 d000d 0 1 1410 0 0 1 1 a
2 13 8 8 8 d0012 2 37 3e 11 12
4 4 11 7 7 4
4 7 0 9 0 4
4 9 0 13 0 4
4 13 6 7 7 4
3 1 main.u$1 "main.u$1" 0 repeat1.v 11 18 1 
