Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 16:16:17 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                  518        0.185        0.000                      0                  518        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.620        0.000                      0                  518        0.185        0.000                      0                  518        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.798%)  route 2.970ns (78.202%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.607     4.544    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  RGB_Core1/deltacount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.000 f  RGB_Core1/deltacount_reg[14]/Q
                         net (fo=3, routed)           1.184     6.184    RGB_Core1/deltacount_reg[14]
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.124     6.308 f  RGB_Core1/valcount[8]_i_3/O
                         net (fo=1, routed)           0.689     6.998    RGB_Core1/valcount[8]_i_3_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.122 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=10, routed)          0.561     7.683    RGB_Core1/valcount[8]_i_1_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.124     7.807 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=3, routed)           0.535     8.343    RGB_Core1/valcount
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.493    14.282    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[3]/C
                         clock pessimism              0.240    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    13.963    RGB_Core1/valcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.798%)  route 2.970ns (78.202%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.607     4.544    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  RGB_Core1/deltacount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.000 f  RGB_Core1/deltacount_reg[14]/Q
                         net (fo=3, routed)           1.184     6.184    RGB_Core1/deltacount_reg[14]
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.124     6.308 f  RGB_Core1/valcount[8]_i_3/O
                         net (fo=1, routed)           0.689     6.998    RGB_Core1/valcount[8]_i_3_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.122 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=10, routed)          0.561     7.683    RGB_Core1/valcount[8]_i_1_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.124     7.807 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=3, routed)           0.535     8.343    RGB_Core1/valcount
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.493    14.282    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[4]/C
                         clock pessimism              0.240    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    13.963    RGB_Core1/valcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.798%)  route 2.970ns (78.202%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.607     4.544    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  RGB_Core1/deltacount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.000 f  RGB_Core1/deltacount_reg[14]/Q
                         net (fo=3, routed)           1.184     6.184    RGB_Core1/deltacount_reg[14]
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.124     6.308 f  RGB_Core1/valcount[8]_i_3/O
                         net (fo=1, routed)           0.689     6.998    RGB_Core1/valcount[8]_i_3_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.122 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=10, routed)          0.561     7.683    RGB_Core1/valcount[8]_i_1_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.124     7.807 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=3, routed)           0.535     8.343    RGB_Core1/valcount
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.493    14.282    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.240    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524    13.963    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.821ns (23.919%)  route 2.611ns (76.081%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.680     7.983    reset_cntr0
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[0]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.821ns (23.919%)  route 2.611ns (76.081%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.680     7.983    reset_cntr0
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[1]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.821ns (23.919%)  route 2.611ns (76.081%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.680     7.983    reset_cntr0
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[2]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.821ns (23.919%)  route 2.611ns (76.081%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.680     7.983    reset_cntr0
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  reset_cntr_reg[3]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.821ns (24.943%)  route 2.471ns (75.057%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.540     7.842    reset_cntr0
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[4]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.821ns (24.943%)  route 2.471ns (75.057%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.540     7.842    reset_cntr0
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[5]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 reset_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.821ns (24.943%)  route 2.471ns (75.057%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613     4.550    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  reset_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  reset_cntr_reg[16]/Q
                         net (fo=2, routed)           0.737     5.743    Inst_UART_TX_CTRL/reset_cntr_reg[16]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.124     5.867 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=2, routed)           0.791     6.658    Inst_UART_TX_CTRL_n_5
    SLICE_X3Y61          LUT4 (Prop_lut4_I2_O)        0.124     6.782 r  reset_cntr[0]_i_3/O
                         net (fo=1, routed)           0.403     7.185    eqOp
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.117     7.302 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.540     7.842    reset_cntr0
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499    14.288    CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  reset_cntr_reg[6]/C
                         clock pessimism              0.240    14.528    
                         clock uncertainty           -0.035    14.493    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.637    13.856    reset_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  6.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.586     1.586    CLK_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.107     1.857    Inst_UART_TX_CTRL/Q[3]
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.855     1.943    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.340     1.602    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.070     1.672    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.845%)  route 0.148ns (51.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.589     1.589    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=4, routed)           0.148     1.878    btnDeBnc[1]
    SLICE_X6Y56          FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.857     1.945    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.320     1.624    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.059     1.683    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.148     1.731 r  RGB_Core1/valcount_reg[4]/Q
                         net (fo=10, routed)          0.088     1.820    RGB_Core1/p_4_in
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.098     1.918 r  RGB_Core1/valcount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.918    RGB_Core1/plusOp[5]
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.851     1.939    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism             -0.355     1.583    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     1.704    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.187%)  route 0.144ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.587     1.587    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.751 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=4, routed)           0.144     1.896    btnDeBnc[0]
    SLICE_X6Y57          FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.856     1.944    CLK_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.340     1.603    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.060     1.663    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.782%)  route 0.141ns (46.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.585     1.585    CLK_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.749 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.141     1.890    Inst_UART_TX_CTRL/Q[0]
    SLICE_X4Y62          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.854     1.941    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.340     1.600    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.057     1.657    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.733%)  route 0.148ns (44.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.582     1.582    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  RGB_Core1/windowcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.723 r  RGB_Core1/windowcount_reg[1]/Q
                         net (fo=13, routed)          0.148     1.871    RGB_Core1/windowcount_reg[1]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  RGB_Core1/windowcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.916    RGB_Core1/plusOp__0[5]
    SLICE_X4Y67          FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.849     1.937    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism             -0.354     1.582    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.092     1.674    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.166%)  route 0.163ns (43.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  RGB_Core1/valcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.745 r  RGB_Core1/valcount_reg[2]/Q
                         net (fo=12, routed)          0.163     1.908    RGB_Core1/p_2_in
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  RGB_Core1/valcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    RGB_Core1/valcount[2]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  RGB_Core1/valcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.849     1.937    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  RGB_Core1/valcount_reg[2]/C
                         clock pessimism             -0.355     1.581    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.702    RGB_Core1/valcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.584     1.584    CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  FSM_sequential_uartState_reg[0]/Q
                         net (fo=16, routed)          0.157     1.883    Inst_UART_TX_CTRL/uartState[0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    Inst_UART_TX_CTRL_n_1
    SLICE_X4Y64          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.852     1.940    CLK_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.355     1.584    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.092     1.676    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.582     1.582    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  RGB_Core1/valcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.746 r  RGB_Core1/valcount_reg[8]/Q
                         net (fo=31, routed)          0.173     1.919    RGB_Core1/L[8]
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.964 r  RGB_Core1/valcount[8]_i_2/O
                         net (fo=1, routed)           0.000     1.964    RGB_Core1/valcount[8]_i_2_n_0
    SLICE_X2Y68          FDRE                                         r  RGB_Core1/valcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.850     1.938    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  RGB_Core1/valcount_reg[8]/C
                         clock pessimism             -0.355     1.582    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.703    RGB_Core1/valcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 strIndex_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            strIndex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.583     1.583    CLK_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  strIndex_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  strIndex_reg[27]/Q
                         net (fo=2, routed)           0.118     1.842    strIndex_reg[27]
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  strIndex_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    strIndex_reg[24]_i_1_n_4
    SLICE_X5Y66          FDRE                                         r  strIndex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.850     1.938    CLK_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  strIndex_reg[27]/C
                         clock pessimism             -0.354     1.583    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.105     1.688    strIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64    FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64    FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64    FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    btnReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56    btnReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56    btnReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    btnReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59    reset_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    reset_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    btnReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    btnReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    btnReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64    FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    btnReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    btnReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    btnReg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 4.375ns (49.762%)  route 4.417ns (50.238%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    M5                   IBUF (Prop_ibuf_I_O)         0.858     0.858 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           4.417     5.275    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     8.793 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.793    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.984ns (70.083%)  route 2.128ns (29.917%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           2.128     3.591    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520     7.111 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.111    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 4.983ns (70.078%)  route 2.128ns (29.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    H18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           2.128     3.591    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520     7.110 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.110    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 4.971ns (70.031%)  route 2.128ns (29.969%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.128     3.577    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522     7.099 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.099    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.441ns (76.176%)  route 0.451ns (23.824%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.451     0.668    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     1.891 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.891    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.452ns (76.316%)  route 0.451ns (23.684%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.451     0.682    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     1.902 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.902    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.453ns (76.330%)  route 0.451ns (23.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    G18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.451     0.682    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     1.903 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.903    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.542ns (48.724%)  route 1.622ns (51.276%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    M5                   IBUF (Prop_ibuf_I_O)         0.323     0.323 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.622     1.945    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.164 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.164    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.944ns (55.227%)  route 3.197ns (44.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.547     4.484    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y59          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDSE (Prop_fdse_C_Q)         0.456     4.940 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           3.197     8.137    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    11.625 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    11.625    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 4.051ns (69.222%)  route 1.801ns (30.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.605     4.542    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     5.060 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.801     6.861    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.394 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.394    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.965ns (67.894%)  route 1.875ns (32.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.616     4.553    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.009 r  RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.875     6.884    lopt_4
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.394 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.394    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.981ns (68.693%)  route 1.814ns (31.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606     4.543    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.999 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.814     6.814    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.525    10.339 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.339    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.959ns (69.803%)  route 1.713ns (30.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.605     4.542    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     4.998 r  RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.713     6.711    lopt
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.214 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.214    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.985ns (70.523%)  route 1.666ns (29.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.607     4.544    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.000 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.666     6.666    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.195 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.195    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 3.960ns (70.251%)  route 1.677ns (29.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.605     4.542    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     4.998 r  RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.677     6.675    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.179 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.179    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.346ns (80.506%)  route 0.326ns (19.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.580     1.580    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  RGB_Core1/rgbLedReg1_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.047    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.253 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.253    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.345ns (78.996%)  route 0.358ns (21.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.580     1.580    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  RGB_Core1/rgbLedReg1_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.079    lopt
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.283 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.283    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.371ns (80.523%)  route 0.332ns (19.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.582     1.582    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.723 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.332     2.055    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.285 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.285    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.367ns (77.564%)  route 0.395ns (22.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.581     1.581    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.395     2.118    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.344 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.398ns (78.795%)  route 0.376ns (21.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.580     1.580    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.744 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.376     2.121    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.354 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.354    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.351ns (76.199%)  route 0.422ns (23.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg1_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.150    lopt_4
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.361 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.330ns (58.253%)  route 0.953ns (41.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.560     1.560    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X9Y59          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDSE (Prop_fdse_C_Q)         0.141     1.701 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.953     2.655    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189     3.844 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.844    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.581ns (40.065%)  route 2.366ns (59.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.571     3.029    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.153 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.794     3.947    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499     4.288    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.581ns (40.065%)  route 2.366ns (59.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.571     3.029    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.153 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.794     3.947    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499     4.288    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.581ns (40.065%)  route 2.366ns (59.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.571     3.029    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.153 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.794     3.947    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499     4.288    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.581ns (40.065%)  route 2.366ns (59.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.571     3.029    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.153 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.794     3.947    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.499     4.288    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.576ns (40.941%)  route 2.273ns (59.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.571     3.023    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.147 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.702     3.849    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.500     4.289    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.576ns (40.941%)  route 2.273ns (59.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.571     3.023    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.147 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.702     3.849    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.500     4.289    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.576ns (40.941%)  route 2.273ns (59.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.571     3.023    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.147 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.702     3.849    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.500     4.289    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.576ns (40.941%)  route 2.273ns (59.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           1.571     3.023    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.147 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.702     3.849    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.500     4.289    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][9]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.806ns  (logic 1.584ns (41.626%)  route 2.222ns (58.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.558     3.018    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.664     3.806    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.501     4.290    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.806ns  (logic 1.584ns (41.626%)  route 2.222ns (58.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.558     3.018    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     3.142 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.664     3.806    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.501     4.290    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.273ns (27.286%)  route 0.727ns (72.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.586     0.814    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.859 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.141     0.999    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.856     1.944    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.273ns (27.286%)  route 0.727ns (72.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.586     0.814    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.859 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.141     0.999    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.856     1.944    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.273ns (27.286%)  route 0.727ns (72.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.586     0.814    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.859 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.141     0.999    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.856     1.944    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.273ns (27.286%)  route 0.727ns (72.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.586     0.814    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.859 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.141     0.999    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.856     1.944    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.273ns (27.265%)  route 0.729ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.817    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.140     1.002    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.273ns (27.265%)  route 0.729ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.817    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.140     1.002    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.273ns (27.265%)  route 0.729ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.817    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.140     1.002    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.273ns (27.265%)  route 0.729ns (72.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.817    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.140     1.002    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.265ns (25.982%)  route 0.755ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.601     0.821    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.866 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.154     1.020    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.265ns (25.982%)  route 0.755ns (74.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.601     0.821    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.866 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.154     1.020    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.859     1.947    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C





