digraph "CFG for '_Z9glob_solsPfS_S_S_Pii' function" {
	label="CFG for '_Z9glob_solsPfS_S_S_Pii' function";

	Node0x46b4710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %15, %5\l  %25 = icmp ult i32 %23, %20\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %49\l|{<s0>T|<s1>F}}"];
	Node0x46b4710:s0 -> Node0x46b8190;
	Node0x46b4710:s1 -> Node0x46b8220;
	Node0x46b8190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %15, 3\l  %29 = add nsw i32 %28, %23\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %33 = mul nsw i32 %15, 9\l  %34 = mul nsw i32 %23, 3\l  %35 = add i32 %23, %33\l  %36 = add i32 %35, %34\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %0, i64 %37\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %40 = sext i32 %32 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %43 = fdiv contract float %39, %42\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %40\l  %45 = getelementptr inbounds float, float addrspace(1)* %3, i64 %30\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %47 = fmul contract float %43, %46\l  %48 = atomicrmw fadd float addrspace(1)* %44, float %47\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %49\l}"];
	Node0x46b8190 -> Node0x46b8220;
	Node0x46b8220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
