
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006479                       # Number of seconds simulated
sim_ticks                                  6478795500                       # Number of ticks simulated
final_tick                                 6478795500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92934                       # Simulator instruction rate (inst/s)
host_op_rate                                   440020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117309679                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660988                       # Number of bytes of host memory used
host_seconds                                    55.23                       # Real time elapsed on the host
sim_insts                                     5132577                       # Number of instructions simulated
sim_ops                                      24301499                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               48960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32576                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              509                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  765                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5028095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2528865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7556960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5028095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5028095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5028095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2528865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7556960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1554                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          765                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   48960                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    48960                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6478710500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    765                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      512                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      195                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       47                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          163                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     282.699387                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.220675                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    302.771032                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            68     41.72%     41.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           34     20.86%     62.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     11.66%     74.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            9      5.52%     79.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      5.52%     85.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.84%     87.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.84%     88.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      4.29%     93.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           163                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        32576                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16384                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5028095.114284746349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2528865.126241444144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          509                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          256                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19983000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     14077000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39259.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     54988.28                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      19716250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 34060000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3825000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      25772.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 44522.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       591                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.25                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8468902.61                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.25                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2391900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7710390                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         61879200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         38625120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1500260820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1632975405                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             252.049228                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6457406500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3702500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6221171500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    100583250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9324750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    135693500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    749700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3070200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6323010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                492000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25776540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         11034240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1532469420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1587662700                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             245.055227                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6463506500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        986000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6378385000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     28734000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11036750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     56533750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1549675                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1549675                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10756                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1170801                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1990                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                274                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1170801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1021222                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           149579                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1967                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2574797                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535412                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1040221                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           147                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12957592                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              35205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5221252                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1549675                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1023212                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12878517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           529                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1040120                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   213                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12925215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.909408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.306265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    73761      0.57%      0.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1023395      7.92%      8.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11828059     91.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12925215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119596                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.402949                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    57398                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 44572                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12791318                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21048                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10879                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               24645661                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10879                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    70218                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   18091                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            950                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12793214                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 31863                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               24624731                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1789                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  21601                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            35818567                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              90898975                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54673477                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             18600                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              35346661                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   471906                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     19574                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2582580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              539878                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1533982                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3177                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24604041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  91                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24414435                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15160                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          302632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       810764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12925215                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.888900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.347680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              142982      1.11%      1.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1150031      8.90%     10.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11632202     90.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12925215                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    245      0.42%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     59      0.10%      0.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    692      1.19%      1.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   473      0.81%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52264     89.82%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4456      7.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            502255      2.06%      2.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17286591     70.80%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  479      0.00%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3506550     14.36%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 346      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1413      0.01%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1453      0.01%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3239      0.01%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2574046     10.54%     97.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              535433      2.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1075      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            995      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24414435                       # Type of FU issued
system.cpu.iq.rate                           1.884180                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58189                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002383                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           61804445                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          24895090                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     24386810                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               22989                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11711                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10452                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23958296                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12073                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1024057                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11127                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10879                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   15683                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   707                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24604132                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2582580                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               539878                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   651                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7490                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3606                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11096                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24407122                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2574791                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7313                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3110191                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1531254                       # Number of branches executed
system.cpu.iew.exec_stores                     535400                       # Number of stores executed
system.cpu.iew.exec_rate                     1.883616                       # Inst execution rate
system.cpu.iew.wb_sent                       24405858                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24397262                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21778954                       # num instructions producing a value
system.cpu.iew.wb_consumers                  64055521                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.882855                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.340001                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          281848                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10841                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12900342                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.883787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.360190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       174343      1.35%      1.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1150499      8.92%     10.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11575500     89.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12900342                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5132577                       # Number of instructions committed
system.cpu.commit.committedOps               24301499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3070223                       # Number of memory references committed
system.cpu.commit.loads                       2541472                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1530142                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      10343                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23791918                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1819                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       501944      2.07%      2.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17216319     70.84%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             479      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          3505526     14.43%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            346      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1412      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1452      0.01%     87.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3238      0.01%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2540408     10.45%     97.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         528000      2.17%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1064      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          751      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24301499                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11575500                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25908189                       # The number of ROB reads
system.cpu.rob.rob_writes                    49191568                       # The number of ROB writes
system.cpu.timesIdled                             349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5132577                       # Number of Instructions Simulated
system.cpu.committedOps                      24301499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.524578                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.524578                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.396106                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.396106                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 54134478                       # number of integer regfile reads
system.cpu.int_regfile_writes                29342707                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     17989                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     8876                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30688032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6130003                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5179457                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.972948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2079346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               256                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8122.445312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.972948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.466744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.466744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16635792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16635792                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1550465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1550465                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       528625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         528625                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2079090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2079090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2079090                       # number of overall hits
system.cpu.dcache.overall_hits::total         2079090                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           215                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          352                       # number of overall misses
system.cpu.dcache.overall_misses::total           352                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17047000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16980500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16980500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     34027500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34027500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34027500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34027500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1550680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1550680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       528762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2079442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2079442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2079442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2079442                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000259                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79288.372093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79288.372093                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 123945.255474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123945.255474                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96669.034091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96669.034091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96669.034091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96669.034091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           95                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           96                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          256                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16820000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26801000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26801000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        83175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        83175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123676.470588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123676.470588                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104691.406250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104691.406250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104691.406250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104691.406250                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.078187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1040044                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2043.308448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.078187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.814606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8321469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8321469                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1039535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1039535                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1039535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1039535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1039535                       # number of overall hits
system.cpu.icache.overall_hits::total         1039535                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           585                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          585                       # number of overall misses
system.cpu.icache.overall_misses::total           585                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50745500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     50745500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50745500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50745500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50745500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1040120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1040120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1040120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1040120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1040120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1040120                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86744.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86744.444444                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86744.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86744.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86744.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86744.444444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           75                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           75                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          510                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          510                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45291500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88806.862745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88806.862745                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88806.862745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88806.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88806.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88806.862745                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.l2bus.snoop_filter.tot_requests            823                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           57                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 629                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                57                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                136                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               136                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            630                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          512                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1588                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        32576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    48960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                766                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      766    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  766                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               411500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1272500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              640000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              678.842338                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    765                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  765                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   439.869271                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   238.973067                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.107390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.058343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.165733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          765                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.186768                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6893                       # Number of tag accesses
system.l2cache.tags.data_accesses                6893                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadExReq_misses::.cpu.data          136                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            136                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          510                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          630                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           510                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           256                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               766                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          510                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          256                       # number of overall misses
system.l2cache.overall_misses::total              766                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16616000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16616000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     44526000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9801000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     54327000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     44526000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     26417000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     70943000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     44526000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     26417000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     70943000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          136                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          630                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          510                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          256                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             766                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          510                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          256                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            766                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 122176.470588                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 122176.470588                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87305.882353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        81675                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86233.333333                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87305.882353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 103191.406250                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 92614.882507                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87305.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 103191.406250                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 92614.882507                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          136                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          136                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          510                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          630                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          510                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          256                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          256                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     16344000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     16344000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43508000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9561000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     53069000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     43508000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     25905000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     69413000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     43508000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     25905000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     69413000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 120176.470588                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 120176.470588                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85309.803922                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        79675                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84236.507937                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85309.803922                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 101191.406250                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90617.493473                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85309.803922                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 101191.406250                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90617.493473                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            765                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 629                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                136                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               136                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            629                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1530                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        48960                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                765                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      765    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  765                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               382500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1912500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              678.842692                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    765                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  765                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   439.869507                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   238.973186                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.013424                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.007293                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.020717                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          765                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.023346                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13005                       # Number of tag accesses
system.l3cache.tags.data_accesses               13005                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          136                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            136                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          509                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          629                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           509                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           256                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               765                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          509                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          256                       # number of overall misses
system.l3cache.overall_misses::total              765                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     15120000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     15120000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     38927000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8481000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     47408000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     38927000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     23601000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     62528000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     38927000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     23601000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     62528000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          136                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          136                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          509                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          629                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          509                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          256                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             765                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          509                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          256                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            765                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 111176.470588                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 111176.470588                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76477.406680                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data        70675                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75370.429253                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76477.406680                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 92191.406250                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81735.947712                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76477.406680                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 92191.406250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81735.947712                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          136                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          136                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          509                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          629                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          509                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          256                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          765                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          256                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          765                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     14848000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     14848000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     37909000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8241000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     46150000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     37909000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     23089000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     60998000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     37909000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     23089000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     60998000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 109176.470588                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 109176.470588                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74477.406680                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        68675                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73370.429253                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74477.406680                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 90191.406250                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 79735.947712                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74477.406680                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 90191.406250                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 79735.947712                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6478795500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                629                       # Transaction distribution
system.membus.trans_dist::ReadExReq               136                       # Transaction distribution
system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           629                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        48960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        48960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 765                       # Request fanout histogram
system.membus.reqLayer0.occupancy              382500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2075500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
