{
  "Top": "mm3",
  "RtlTop": "mm3",
  "RtlPrefix": "",
  "RtlSubPrefix": "mm3_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7v585t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "D": {
      "index": "3",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "D_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "D_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "E": {
      "index": "4",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "E_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "E_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "F": {
      "index": "5",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "F_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "F_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "G": {
      "index": "6",
      "direction": "inout",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "G_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "G_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top mm3 -name mm3"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mm3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "Uncertainty": "3.59991",
    "IsCombinational": "0",
    "II": "35340",
    "Latency": "35339"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mm3",
    "Version": "1.0",
    "DisplayName": "Mm3",
    "Revision": "2113462874",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mm3_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mm3_taffo.c"],
    "Vhdl": [
      "impl\/vhdl\/mm3_control_s_axi.vhd",
      "impl\/vhdl\/mm3_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mm3_gmem_m_axi.vhd",
      "impl\/vhdl\/mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.vhd",
      "impl\/vhdl\/mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5.vhd",
      "impl\/vhdl\/mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8.vhd",
      "impl\/vhdl\/mm3_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/mm3_mul_32s_32s_48_1_1.vhd",
      "impl\/vhdl\/mm3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mm3_control_s_axi.v",
      "impl\/verilog\/mm3_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mm3_gmem_m_axi.v",
      "impl\/verilog\/mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.v",
      "impl\/verilog\/mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5.v",
      "impl\/verilog\/mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8.v",
      "impl\/verilog\/mm3_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/mm3_mul_32s_32s_48_1_1.v",
      "impl\/verilog\/mm3.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mm3_v1_0\/data\/mm3.mdd",
      "impl\/misc\/drivers\/mm3_v1_0\/data\/mm3.tcl",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/xmm3.c",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/xmm3.h",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/xmm3_hw.h",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/xmm3_linux.c",
      "impl\/misc\/drivers\/mm3_v1_0\/src\/xmm3_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mm3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        },
        {
          "offset": "0x34",
          "name": "D_1",
          "access": "W",
          "description": "Data signal of D",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "D",
              "access": "W",
              "description": "Bit 31 to 0 of D"
            }]
        },
        {
          "offset": "0x38",
          "name": "D_2",
          "access": "W",
          "description": "Data signal of D",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "D",
              "access": "W",
              "description": "Bit 63 to 32 of D"
            }]
        },
        {
          "offset": "0x40",
          "name": "E_1",
          "access": "W",
          "description": "Data signal of E",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "E",
              "access": "W",
              "description": "Bit 31 to 0 of E"
            }]
        },
        {
          "offset": "0x44",
          "name": "E_2",
          "access": "W",
          "description": "Data signal of E",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "E",
              "access": "W",
              "description": "Bit 63 to 32 of E"
            }]
        },
        {
          "offset": "0x4c",
          "name": "F_1",
          "access": "W",
          "description": "Data signal of F",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "F",
              "access": "W",
              "description": "Bit 31 to 0 of F"
            }]
        },
        {
          "offset": "0x50",
          "name": "F_2",
          "access": "W",
          "description": "Data signal of F",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "F",
              "access": "W",
              "description": "Bit 63 to 32 of F"
            }]
        },
        {
          "offset": "0x58",
          "name": "G_1",
          "access": "W",
          "description": "Data signal of G",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "G",
              "access": "W",
              "description": "Bit 31 to 0 of G"
            }]
        },
        {
          "offset": "0x5c",
          "name": "G_2",
          "access": "W",
          "description": "Data signal of G",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "G",
              "access": "W",
              "description": "Bit 63 to 32 of G"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "D"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "E"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "F"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "G"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "D"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "D"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "E"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "E"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "F"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "F"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "G"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "G"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mm3",
      "Instances": [
        {
          "ModuleName": "mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2",
          "InstanceName": "grp_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_112"
        },
        {
          "ModuleName": "mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5",
          "InstanceName": "grp_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5_fu_124"
        },
        {
          "ModuleName": "mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8",
          "InstanceName": "grp_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8_fu_133"
        }
      ]
    },
    "Info": {
      "mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2": {
        "Latency": {
          "LatencyBest": "11778",
          "LatencyAvg": "11778",
          "LatencyWorst": "11778",
          "PipelineII": "11778",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "9.733"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1_VITIS_LOOP_65_2",
            "TripCount": "256",
            "Latency": "11776",
            "PipelineII": "46",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "3",
          "FF": "3547",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "4033",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5": {
        "Latency": {
          "LatencyBest": "11778",
          "LatencyAvg": "11778",
          "LatencyWorst": "11778",
          "PipelineII": "11778",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "9.733"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_75_4_VITIS_LOOP_77_5",
            "TripCount": "256",
            "Latency": "11776",
            "PipelineII": "46",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "3",
          "FF": "3547",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "4033",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8": {
        "Latency": {
          "LatencyBest": "11778",
          "LatencyAvg": "11778",
          "LatencyWorst": "11778",
          "PipelineII": "11778",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "9.733"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_7_VITIS_LOOP_90_8",
            "TripCount": "256",
            "Latency": "11776",
            "PipelineII": "46",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "3",
          "FF": "3547",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "4033",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm3": {
        "Latency": {
          "LatencyBest": "35339",
          "LatencyAvg": "35339",
          "LatencyWorst": "35339",
          "PipelineII": "35340",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "9.733"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "144",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "11",
          "FF": "12328",
          "AVAIL_FF": "728400",
          "UTIL_FF": "1",
          "LUT": "14527",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-09 23:14:24 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
