// Seed: 4104042314
module module_0 ();
  wire id_1;
  reg  id_4;
  reg  id_5;
  always @(posedge 1 or posedge id_2[1'd0 : 1]) id_5 <= id_4;
  import id_6::*;
  wire id_7;
  id_8(
      .id_0(), .id_1(id_5)
  ); id_9 :
  assert property (@(posedge 1) 1'b0)
  else id_5 = 1 - 1 ? id_3 : (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
  assign id_7[1] = id_4;
endmodule
