
// Generated by Cadence Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1

// Verification Directory fv/cas3 

module cas(a, b, a_new, b_new);
  input [3:0] a, b;
  output [3:0] a_new, b_new;
  wire [3:0] a, b;
  wire [3:0] a_new, b_new;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_17, n_19, n_21, n_23, n_25, n_27, n_29;
  INVX1 g292(.A (n_29), .Y (a_new[3]));
  MUX2X1 g293(.A (b[3]), .B (a[3]), .S (n_14), .Y (n_29));
  INVX1 g294(.A (n_27), .Y (a_new[2]));
  MUX2X1 g295(.A (b[2]), .B (a[2]), .S (n_14), .Y (n_27));
  INVX1 g296(.A (n_25), .Y (b_new[3]));
  MUX2X1 g297(.A (a[3]), .B (b[3]), .S (n_14), .Y (n_25));
  INVX1 g298(.A (n_23), .Y (b_new[2]));
  MUX2X1 g299(.A (a[2]), .B (b[2]), .S (n_14), .Y (n_23));
  INVX1 g300(.A (n_21), .Y (b_new[1]));
  MUX2X1 g301(.A (a[1]), .B (b[1]), .S (n_14), .Y (n_21));
  INVX1 g302(.A (n_19), .Y (b_new[0]));
  MUX2X1 g303(.A (a[0]), .B (b[0]), .S (n_14), .Y (n_19));
  INVX1 g304(.A (n_17), .Y (a_new[1]));
  MUX2X1 g305(.A (b[1]), .B (a[1]), .S (n_14), .Y (n_17));
  INVX1 g306(.A (n_15), .Y (a_new[0]));
  MUX2X1 g307(.A (b[0]), .B (a[0]), .S (n_14), .Y (n_15));
  AND2X1 g308(.A (n_13), .B (n_3), .Y (n_14));
  OAI21X1 g309(.A (a[3]), .B (n_11), .C (n_5), .Y (n_13));
  NAND2X1 g310(.A (a[3]), .B (n_11), .Y (n_12));
  OAI21X1 g311(.A (b[2]), .B (n_4), .C (n_10), .Y (n_11));
  INVX1 g312(.A (n_0), .Y (n_10));
  AOI21X1 g313(.A (b[2]), .B (n_4), .C (n_8), .Y (n_9));
  OAI21X1 g314(.A (a[0]), .B (a[1]), .C (n_1), .Y (n_8));
  NAND2X1 g315(.A (b[1]), .B (n_2), .Y (n_7));
  NAND2X1 g316(.A (a[1]), .B (a[0]), .Y (n_6));
  INVX1 g317(.A (b[3]), .Y (n_5));
  INVX1 g318(.A (a[2]), .Y (n_4));
  BUFX2 drc_bufs(.A (n_12), .Y (n_3));
  BUFX2 drc_bufs319(.A (n_6), .Y (n_2));
  BUFX2 drc_bufs320(.A (n_7), .Y (n_1));
  BUFX2 drc_bufs321(.A (n_9), .Y (n_0));
endmodule

module cas_1(a, b, a_new, b_new);
  input [3:0] a, b;
  output [3:0] a_new, b_new;
  wire [3:0] a, b;
  wire [3:0] a_new, b_new;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_17, n_19, n_21, n_23, n_25, n_27, n_29;
  INVX1 g292(.A (n_29), .Y (a_new[3]));
  MUX2X1 g293(.A (b[3]), .B (a[3]), .S (n_14), .Y (n_29));
  INVX1 g294(.A (n_27), .Y (a_new[2]));
  MUX2X1 g295(.A (b[2]), .B (a[2]), .S (n_14), .Y (n_27));
  INVX1 g296(.A (n_25), .Y (b_new[3]));
  MUX2X1 g297(.A (a[3]), .B (b[3]), .S (n_14), .Y (n_25));
  INVX1 g298(.A (n_23), .Y (b_new[2]));
  MUX2X1 g299(.A (a[2]), .B (b[2]), .S (n_14), .Y (n_23));
  INVX1 g300(.A (n_21), .Y (b_new[1]));
  MUX2X1 g301(.A (a[1]), .B (b[1]), .S (n_14), .Y (n_21));
  INVX1 g302(.A (n_19), .Y (b_new[0]));
  MUX2X1 g303(.A (a[0]), .B (b[0]), .S (n_14), .Y (n_19));
  INVX1 g304(.A (n_17), .Y (a_new[1]));
  MUX2X1 g305(.A (b[1]), .B (a[1]), .S (n_14), .Y (n_17));
  INVX1 g306(.A (n_15), .Y (a_new[0]));
  MUX2X1 g307(.A (b[0]), .B (a[0]), .S (n_14), .Y (n_15));
  AND2X1 g308(.A (n_13), .B (n_3), .Y (n_14));
  OAI21X1 g309(.A (a[3]), .B (n_11), .C (n_5), .Y (n_13));
  NAND2X1 g310(.A (a[3]), .B (n_11), .Y (n_12));
  OAI21X1 g311(.A (b[2]), .B (n_4), .C (n_10), .Y (n_11));
  INVX1 g312(.A (n_0), .Y (n_10));
  AOI21X1 g313(.A (b[2]), .B (n_4), .C (n_8), .Y (n_9));
  OAI21X1 g314(.A (a[0]), .B (a[1]), .C (n_1), .Y (n_8));
  NAND2X1 g315(.A (b[1]), .B (n_2), .Y (n_7));
  NAND2X1 g316(.A (a[0]), .B (a[1]), .Y (n_6));
  INVX1 g317(.A (b[3]), .Y (n_5));
  INVX1 g318(.A (a[2]), .Y (n_4));
  BUFX2 drc_bufs(.A (n_12), .Y (n_3));
  BUFX2 drc_bufs319(.A (n_6), .Y (n_2));
  BUFX2 drc_bufs320(.A (n_7), .Y (n_1));
  BUFX2 drc_bufs321(.A (n_9), .Y (n_0));
endmodule

module cas_2(a, b, a_new, b_new);
  input [3:0] a, b;
  output [3:0] a_new, b_new;
  wire [3:0] a, b;
  wire [3:0] a_new, b_new;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_17, n_19, n_21, n_23, n_25, n_27, n_29;
  INVX1 g292(.A (n_29), .Y (a_new[3]));
  MUX2X1 g293(.A (b[3]), .B (a[3]), .S (n_14), .Y (n_29));
  INVX1 g294(.A (n_27), .Y (a_new[2]));
  MUX2X1 g295(.A (b[2]), .B (a[2]), .S (n_14), .Y (n_27));
  INVX1 g296(.A (n_25), .Y (b_new[3]));
  MUX2X1 g297(.A (a[3]), .B (b[3]), .S (n_14), .Y (n_25));
  INVX1 g298(.A (n_23), .Y (b_new[2]));
  MUX2X1 g299(.A (a[2]), .B (b[2]), .S (n_14), .Y (n_23));
  INVX1 g300(.A (n_21), .Y (b_new[1]));
  MUX2X1 g301(.A (a[1]), .B (b[1]), .S (n_14), .Y (n_21));
  INVX1 g302(.A (n_19), .Y (b_new[0]));
  MUX2X1 g303(.A (a[0]), .B (b[0]), .S (n_14), .Y (n_19));
  INVX1 g304(.A (n_17), .Y (a_new[1]));
  MUX2X1 g305(.A (b[1]), .B (a[1]), .S (n_14), .Y (n_17));
  INVX1 g306(.A (n_15), .Y (a_new[0]));
  MUX2X1 g307(.A (b[0]), .B (a[0]), .S (n_14), .Y (n_15));
  AND2X1 g308(.A (n_13), .B (n_3), .Y (n_14));
  OAI21X1 g309(.A (a[3]), .B (n_11), .C (n_5), .Y (n_13));
  NAND2X1 g310(.A (a[3]), .B (n_11), .Y (n_12));
  OAI21X1 g311(.A (n_4), .B (b[2]), .C (n_10), .Y (n_11));
  INVX1 g312(.A (n_0), .Y (n_10));
  AOI21X1 g313(.A (n_4), .B (b[2]), .C (n_8), .Y (n_9));
  OAI21X1 g314(.A (a[0]), .B (a[1]), .C (n_1), .Y (n_8));
  NAND2X1 g315(.A (n_2), .B (b[1]), .Y (n_7));
  NAND2X1 g316(.A (a[0]), .B (a[1]), .Y (n_6));
  INVX1 g317(.A (b[3]), .Y (n_5));
  INVX1 g318(.A (a[2]), .Y (n_4));
  BUFX2 drc_bufs(.A (n_12), .Y (n_3));
  BUFX2 drc_bufs319(.A (n_6), .Y (n_2));
  BUFX2 drc_bufs320(.A (n_7), .Y (n_1));
  BUFX2 drc_bufs321(.A (n_9), .Y (n_0));
endmodule

module cas3(a, b, c, a_new, b_new, c_new);
  input [3:0] a, b, c;
  output [3:0] a_new, b_new, c_new;
  wire [3:0] a, b, c;
  wire [3:0] a_new, b_new, c_new;
  wire [3:0] max1;
  wire [3:0] min1;
  wire [3:0] max2;
  cas cas1(.a (a), .b (b), .a_new (max1), .b_new (min1));
  cas_1 cas2(.a (min1), .b (c), .a_new (max2), .b_new (c_new));
  cas_2 cas3(.a (max1), .b (max2), .a_new (a_new), .b_new (b_new));
endmodule

