
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f8c  08003138  08003138  00003138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         0000050c  20000000  0800d0c4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000508  2000050c  0800d5d0  0001050c  2**2
                  ALLOC
  4 ._usrstack    00000100  20000a14  0800dad8  0001050c  2**0
                  ALLOC
  5 .comment      00000070  00000000  00000000  0001050c  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000029  00000000  00000000  0001057c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000001c8  00000000  00000000  000105a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e180  00000000  00000000  00010770  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001d30  00000000  00000000  0001e8f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002921  00000000  00000000  00020620  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000028a8  00000000  00000000  00022f44  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000477d  00000000  00000000  000257ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000984c  00000000  00000000  00029f69  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001b8  00000000  00000000  000337b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	andcs	r0, r1, r0
 8003004:	0800a021 	stmdaeq	r0, {r0, r5, sp, pc}
 8003008:	08006629 	stmdaeq	r0, {r0, r3, r5, r9, sl, sp, lr}
 800300c:	0800662b 	stmdaeq	r0, {r0, r1, r3, r5, r9, sl, sp, lr}
 8003010:	0800662d 	stmdaeq	r0, {r0, r2, r3, r5, r9, sl, sp, lr}
 8003014:	0800662f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r9, sl, sp, lr}
 8003018:	08006631 	stmdaeq	r0, {r0, r4, r5, r9, sl, sp, lr}
	...
 800302c:	08006635 	stmdaeq	r0, {r0, r2, r4, r5, r9, sl, sp, lr}
 8003030:	08006633 	stmdaeq	r0, {r0, r1, r4, r5, r9, sl, sp, lr}
 8003034:	00000000 	andeq	r0, r0, r0
 8003038:	08006637 	stmdaeq	r0, {r0, r1, r2, r4, r5, r9, sl, sp, lr}
 800303c:	08006639 	stmdaeq	r0, {r0, r3, r4, r5, r9, sl, sp, lr}
 8003040:	0800663d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, sl, sp, lr}
 8003044:	0800663f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr}
 8003048:	08006641 	stmdaeq	r0, {r0, r6, r9, sl, sp, lr}
 800304c:	08006643 	stmdaeq	r0, {r0, r1, r6, r9, sl, sp, lr}
 8003050:	08006645 	stmdaeq	r0, {r0, r2, r6, r9, sl, sp, lr}
 8003054:	08006647 	stmdaeq	r0, {r0, r1, r2, r6, r9, sl, sp, lr}
 8003058:	08006649 	stmdaeq	r0, {r0, r3, r6, r9, sl, sp, lr}
 800305c:	0800664b 	stmdaeq	r0, {r0, r1, r3, r6, r9, sl, sp, lr}
 8003060:	0800664d 	stmdaeq	r0, {r0, r2, r3, r6, r9, sl, sp, lr}
 8003064:	0800664f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r9, sl, sp, lr}
 8003068:	08006651 	stmdaeq	r0, {r0, r4, r6, r9, sl, sp, lr}
	...
 8003088:	08006661 	stmdaeq	r0, {r0, r5, r6, r9, sl, sp, lr}
 800308c:	08006663 	stmdaeq	r0, {r0, r1, r5, r6, r9, sl, sp, lr}
 8003090:	08006665 	stmdaeq	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
 8003094:	08006667 	stmdaeq	r0, {r0, r1, r2, r5, r6, r9, sl, sp, lr}
 8003098:	08006669 	stmdaeq	r0, {r0, r3, r5, r6, r9, sl, sp, lr}
 800309c:	0800666b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r9, sl, sp, lr}
 80030a0:	0800666d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sl, sp, lr}
 80030a4:	0800666f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}
 80030a8:	08006671 	stmdaeq	r0, {r0, r4, r5, r6, r9, sl, sp, lr}
 80030ac:	08006673 	stmdaeq	r0, {r0, r1, r4, r5, r6, r9, sl, sp, lr}
 80030b0:	08006675 	stmdaeq	r0, {r0, r2, r4, r5, r6, r9, sl, sp, lr}
 80030b4:	080066ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, sp, lr}
 80030b8:	080066af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr}
 80030bc:	080066b1 	stmdaeq	r0, {r0, r4, r5, r7, r9, sl, sp, lr}
 80030c0:	080066b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r9, sl, sp, lr}
 80030c4:	080066b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, sl, sp, lr}
 80030c8:	080066b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr}
 80030cc:	080066b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r9, sl, sp, lr}
 80030d0:	080066bb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r9, sl, sp, lr}
 80030d4:	080066bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr}
 80030d8:	080066c1 	stmdaeq	r0, {r0, r6, r7, r9, sl, sp, lr}
 80030dc:	080066c3 	stmdaeq	r0, {r0, r1, r6, r7, r9, sl, sp, lr}
 80030e0:	080066c7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r9, sl, sp, lr}
 80030e4:	080066c9 	stmdaeq	r0, {r0, r3, r6, r7, r9, sl, sp, lr}
 80030e8:	080066cb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r9, sl, sp, lr}
 80030ec:	080066cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r9, sl, sp, lr}
 80030f0:	080066cf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr}
 80030f4:	080066d1 	stmdaeq	r0, {r0, r4, r6, r7, r9, sl, sp, lr}
 80030f8:	080066d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r9, sl, sp, lr}
 80030fc:	080066d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, sl, sp, lr}
 8003100:	080066d7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr}
 8003104:	080066d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r9, sl, sp, lr}
 8003108:	080066db 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr}
 800310c:	080066dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr}
 8003110:	080066df 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr}
 8003114:	080066e1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl, sp, lr}
 8003118:	080066e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, sp, lr}
 800311c:	080066e7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr}
 8003120:	080066e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, sl, sp, lr}
 8003124:	080066eb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr}
 8003128:	080066ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr}
 800312c:	080066ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr}
 8003130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08003138 <SndPrms>:
	}
}

void SndPrms(int Clave)
{
	switch (Clave)
 8003138:	3861      	subs	r0, #97	; 0x61
			break;
	}
}

void SndPrms(int Clave)
{
 800313a:	b570      	push	{r4, r5, r6, lr}
	switch (Clave)
 800313c:	2803      	cmp	r0, #3
 800313e:	f200 8159 	bhi.w	80033f4 <SndPrms+0x2bc>
 8003142:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003146:	006b0004 	rsbeq	r0, fp, r4
 800314a:	00e700a4 	rsceq	r0, r7, r4, lsr #1
	{
		case 'a':
			mDelay(3);
			zgb_tx_data(g_Values_1_Int[0]);
 800314e:	4caa      	ldr	r4, [pc, #680]	; (80033f8 <SndPrms+0x2c0>)
void SndPrms(int Clave)
{
	switch (Clave)
	{
		case 'a':
			mDelay(3);
 8003150:	2003      	movs	r0, #3
 8003152:	f003 fbdf 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_1_Int[0]);
 8003156:	8820      	ldrh	r0, [r4, #0]
 8003158:	f004 fbf6 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 800315c:	2003      	movs	r0, #3
 800315e:	f003 fbd9 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[0]*10));
 8003162:	49a6      	ldr	r1, [pc, #664]	; (80033fc <SndPrms+0x2c4>)
 8003164:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003166:	f007 fd5b 	bl	800ac20 <__aeabi_fmul>
 800316a:	f007 ff1f 	bl	800afac <__aeabi_f2iz>
 800316e:	b280      	uxth	r0, r0
 8003170:	f004 fbea 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003174:	2003      	movs	r0, #3
 8003176:	f003 fbcd 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[1]*10));
 800317a:	49a0      	ldr	r1, [pc, #640]	; (80033fc <SndPrms+0x2c4>)
 800317c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800317e:	f007 fd4f 	bl	800ac20 <__aeabi_fmul>
 8003182:	f007 ff13 	bl	800afac <__aeabi_f2iz>
 8003186:	b280      	uxth	r0, r0
 8003188:	f004 fbde 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 800318c:	2003      	movs	r0, #3
 800318e:	f003 fbc1 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_1_Int[1]);
 8003192:	88a0      	ldrh	r0, [r4, #4]
 8003194:	f004 fbd8 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003198:	2003      	movs	r0, #3
 800319a:	f003 fbbb 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[2]*10));
 800319e:	4997      	ldr	r1, [pc, #604]	; (80033fc <SndPrms+0x2c4>)
 80031a0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80031a2:	f007 fd3d 	bl	800ac20 <__aeabi_fmul>
 80031a6:	f007 ff01 	bl	800afac <__aeabi_f2iz>
 80031aa:	b280      	uxth	r0, r0
 80031ac:	f004 fbcc 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80031b0:	2003      	movs	r0, #3
 80031b2:	f003 fbaf 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_1_Int[2]);
 80031b6:	8920      	ldrh	r0, [r4, #8]
 80031b8:	f004 fbc6 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80031bc:	2003      	movs	r0, #3
 80031be:	f003 fba9 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[3]*10));
 80031c2:	498e      	ldr	r1, [pc, #568]	; (80033fc <SndPrms+0x2c4>)
 80031c4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80031c6:	f007 fd2b 	bl	800ac20 <__aeabi_fmul>
 80031ca:	f007 feef 	bl	800afac <__aeabi_f2iz>
 80031ce:	b280      	uxth	r0, r0
 80031d0:	f004 fbba 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80031d4:	2003      	movs	r0, #3
 80031d6:	f003 fb9d 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[4]*10));
 80031da:	4988      	ldr	r1, [pc, #544]	; (80033fc <SndPrms+0x2c4>)
 80031dc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80031de:	f007 fd1f 	bl	800ac20 <__aeabi_fmul>
 80031e2:	f007 fee3 	bl	800afac <__aeabi_f2iz>
 80031e6:	b280      	uxth	r0, r0
 80031e8:	f004 fbae 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80031ec:	2003      	movs	r0, #3
 80031ee:	f003 fb91 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_1_Flt[5]*10));
 80031f2:	4982      	ldr	r1, [pc, #520]	; (80033fc <SndPrms+0x2c4>)
 80031f4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80031f6:	f007 fd13 	bl	800ac20 <__aeabi_fmul>
 80031fa:	f007 fed7 	bl	800afac <__aeabi_f2iz>
 80031fe:	b280      	uxth	r0, r0
 8003200:	f004 fba2 	bl	8007948 <zgb_tx_data>
 8003204:	2500      	movs	r5, #0
			for (int i=3; i<12; i++)
			{
				mDelay(3);
 8003206:	2003      	movs	r0, #3
 8003208:	f003 fb84 	bl	8006914 <mDelay>
 800320c:	1963      	adds	r3, r4, r5
				zgb_tx_data(g_Values_1_Int[i]);
 800320e:	8998      	ldrh	r0, [r3, #12]
 8003210:	3504      	adds	r5, #4
 8003212:	f004 fb99 	bl	8007948 <zgb_tx_data>
			zgb_tx_data((int) (g_Values_1_Flt[3]*10));
			mDelay(3);
			zgb_tx_data((int) (g_Values_1_Flt[4]*10));
			mDelay(3);
			zgb_tx_data((int) (g_Values_1_Flt[5]*10));
			for (int i=3; i<12; i++)
 8003216:	2d24      	cmp	r5, #36	; 0x24
 8003218:	d1f5      	bne.n	8003206 <SndPrms+0xce>
 800321a:	bd70      	pop	{r4, r5, r6, pc}
	}
}

void SndPrms(int Clave)
{
	switch (Clave)
 800321c:	2400      	movs	r4, #0
		break;
		case 'b':
			for (int i=0; i<3; i++)
			{
				mDelay(3);
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
 800321e:	4d78      	ldr	r5, [pc, #480]	; (8003400 <SndPrms+0x2c8>)
			}
		break;
		case 'b':
			for (int i=0; i<3; i++)
			{
				mDelay(3);
 8003220:	2003      	movs	r0, #3
 8003222:	f003 fb77 	bl	8006914 <mDelay>
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
 8003226:	5960      	ldr	r0, [r4, r5]
 8003228:	4974      	ldr	r1, [pc, #464]	; (80033fc <SndPrms+0x2c4>)
 800322a:	f007 fcf9 	bl	800ac20 <__aeabi_fmul>
 800322e:	f007 febd 	bl	800afac <__aeabi_f2iz>
 8003232:	3404      	adds	r4, #4
 8003234:	b280      	uxth	r0, r0
 8003236:	f004 fb87 	bl	8007948 <zgb_tx_data>
				mDelay(3);
				zgb_tx_data(g_Values_1_Int[i]);
			}
		break;
		case 'b':
			for (int i=0; i<3; i++)
 800323a:	2c0c      	cmp	r4, #12
 800323c:	d1ef      	bne.n	800321e <SndPrms+0xe6>
 800323e:	2400      	movs	r4, #0
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
			}
			for (int i=0; i<11; i++)
			{
				mDelay(3);
				zgb_tx_data(g_Values_2_Int[i]);
 8003240:	4e70      	ldr	r6, [pc, #448]	; (8003404 <SndPrms+0x2cc>)
				mDelay(3);
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
			}
			for (int i=0; i<11; i++)
			{
				mDelay(3);
 8003242:	2003      	movs	r0, #3
 8003244:	f003 fb66 	bl	8006914 <mDelay>
				zgb_tx_data(g_Values_2_Int[i]);
 8003248:	5b30      	ldrh	r0, [r6, r4]
 800324a:	3404      	adds	r4, #4
 800324c:	f004 fb7c 	bl	8007948 <zgb_tx_data>
			for (int i=0; i<3; i++)
			{
				mDelay(3);
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
			}
			for (int i=0; i<11; i++)
 8003250:	2c2c      	cmp	r4, #44	; 0x2c
 8003252:	d1f5      	bne.n	8003240 <SndPrms+0x108>
 8003254:	2400      	movs	r4, #0
				mDelay(3);
				zgb_tx_data(g_Values_2_Int[i]);
			}
			for (int i=3; i<6; i++)
			{
				mDelay(3);
 8003256:	2003      	movs	r0, #3
 8003258:	f003 fb5c 	bl	8006914 <mDelay>
 800325c:	192b      	adds	r3, r5, r4
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
 800325e:	68d8      	ldr	r0, [r3, #12]
 8003260:	4966      	ldr	r1, [pc, #408]	; (80033fc <SndPrms+0x2c4>)
 8003262:	f007 fcdd 	bl	800ac20 <__aeabi_fmul>
 8003266:	f007 fea1 	bl	800afac <__aeabi_f2iz>
 800326a:	3404      	adds	r4, #4
 800326c:	b280      	uxth	r0, r0
 800326e:	f004 fb6b 	bl	8007948 <zgb_tx_data>
			for (int i=0; i<11; i++)
			{
				mDelay(3);
				zgb_tx_data(g_Values_2_Int[i]);
			}
			for (int i=3; i<6; i++)
 8003272:	2c0c      	cmp	r4, #12
 8003274:	d1ef      	bne.n	8003256 <SndPrms+0x11e>
 8003276:	2400      	movs	r4, #0
				mDelay(3);
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
			}
			for (int i=11; i<22; i++)
			{
				mDelay(3);
 8003278:	2003      	movs	r0, #3
 800327a:	f003 fb4b 	bl	8006914 <mDelay>
 800327e:	1933      	adds	r3, r6, r4
				zgb_tx_data(g_Values_2_Int[i]);
 8003280:	8d98      	ldrh	r0, [r3, #44]	; 0x2c
 8003282:	3404      	adds	r4, #4
 8003284:	f004 fb60 	bl	8007948 <zgb_tx_data>
			for (int i=3; i<6; i++)
			{
				mDelay(3);
				zgb_tx_data((int) (g_Values_2_Flt[i]*10));
			}
			for (int i=11; i<22; i++)
 8003288:	2c2c      	cmp	r4, #44	; 0x2c
 800328a:	d1f5      	bne.n	8003278 <SndPrms+0x140>
 800328c:	bd70      	pop	{r4, r5, r6, pc}
				zgb_tx_data(g_Values_2_Int[i]);
			}
		break;
		case 'c':
			mDelay(3);
			zgb_tx_data((int) (g_Values_3_Flt[0]*10));
 800328e:	4c5a      	ldr	r4, [pc, #360]	; (80033f8 <SndPrms+0x2c0>)
				mDelay(3);
				zgb_tx_data(g_Values_2_Int[i]);
			}
		break;
		case 'c':
			mDelay(3);
 8003290:	2003      	movs	r0, #3
 8003292:	f003 fb3f 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_3_Flt[0]*10));
 8003296:	4959      	ldr	r1, [pc, #356]	; (80033fc <SndPrms+0x2c4>)
 8003298:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800329c:	f007 fcc0 	bl	800ac20 <__aeabi_fmul>
 80032a0:	f007 fe84 	bl	800afac <__aeabi_f2iz>
 80032a4:	b280      	uxth	r0, r0
 80032a6:	f004 fb4f 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80032aa:	2003      	movs	r0, #3
 80032ac:	f003 fb32 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_3_Flt[1]*10));
 80032b0:	4952      	ldr	r1, [pc, #328]	; (80033fc <SndPrms+0x2c4>)
 80032b2:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 80032b6:	f007 fcb3 	bl	800ac20 <__aeabi_fmul>
 80032ba:	f007 fe77 	bl	800afac <__aeabi_f2iz>
 80032be:	b280      	uxth	r0, r0
 80032c0:	f004 fb42 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80032c4:	2003      	movs	r0, #3
 80032c6:	f003 fb25 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_3_Int[0]);
 80032ca:	f8b4 00c4 	ldrh.w	r0, [r4, #196]	; 0xc4
 80032ce:	f004 fb3b 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80032d2:	2003      	movs	r0, #3
 80032d4:	f003 fb1e 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_3_Flt[2]*10));
 80032d8:	4948      	ldr	r1, [pc, #288]	; (80033fc <SndPrms+0x2c4>)
 80032da:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 80032de:	f007 fc9f 	bl	800ac20 <__aeabi_fmul>
 80032e2:	f007 fe63 	bl	800afac <__aeabi_f2iz>
 80032e6:	b280      	uxth	r0, r0
 80032e8:	f004 fb2e 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80032ec:	2003      	movs	r0, #3
 80032ee:	f003 fb11 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_3_Int[1]);
 80032f2:	f8b4 00c8 	ldrh.w	r0, [r4, #200]	; 0xc8
 80032f6:	f004 fb27 	bl	8007948 <zgb_tx_data>
 80032fa:	2400      	movs	r4, #0
			for (int i=2; i<26; i++)
			{
				mDelay(3);
 80032fc:	2003      	movs	r0, #3
 80032fe:	f003 fb09 	bl	8006914 <mDelay>
 8003302:	4b41      	ldr	r3, [pc, #260]	; (8003408 <SndPrms+0x2d0>)
 8003304:	4423      	add	r3, r4
				zgb_tx_data(g_Values_3_Int[i]);
 8003306:	8918      	ldrh	r0, [r3, #8]
 8003308:	3404      	adds	r4, #4
 800330a:	f004 fb1d 	bl	8007948 <zgb_tx_data>
			zgb_tx_data(g_Values_3_Int[0]);
			mDelay(3);
			zgb_tx_data((int) (g_Values_3_Flt[2]*10));
			mDelay(3);
			zgb_tx_data(g_Values_3_Int[1]);
			for (int i=2; i<26; i++)
 800330e:	2c60      	cmp	r4, #96	; 0x60
 8003310:	d1f4      	bne.n	80032fc <SndPrms+0x1c4>
 8003312:	bd70      	pop	{r4, r5, r6, pc}
				zgb_tx_data(g_Values_3_Int[i]);
			}
		break;
		case 'd':
			mDelay(3);
			zgb_tx_data(g_Values_4_Int[0]);
 8003314:	4c38      	ldr	r4, [pc, #224]	; (80033f8 <SndPrms+0x2c0>)
				mDelay(3);
				zgb_tx_data(g_Values_3_Int[i]);
			}
		break;
		case 'd':
			mDelay(3);
 8003316:	2003      	movs	r0, #3
 8003318:	f003 fafc 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_4_Int[0]);
 800331c:	f8b4 012c 	ldrh.w	r0, [r4, #300]	; 0x12c
 8003320:	f004 fb12 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003324:	2003      	movs	r0, #3
 8003326:	f003 faf5 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[0]*10));
 800332a:	4934      	ldr	r1, [pc, #208]	; (80033fc <SndPrms+0x2c4>)
 800332c:	f8d4 0160 	ldr.w	r0, [r4, #352]	; 0x160
 8003330:	f007 fc76 	bl	800ac20 <__aeabi_fmul>
 8003334:	f007 fe3a 	bl	800afac <__aeabi_f2iz>
 8003338:	b280      	uxth	r0, r0
 800333a:	f004 fb05 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 800333e:	2003      	movs	r0, #3
 8003340:	f003 fae8 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[1]*10));
 8003344:	492d      	ldr	r1, [pc, #180]	; (80033fc <SndPrms+0x2c4>)
 8003346:	f8d4 0164 	ldr.w	r0, [r4, #356]	; 0x164
 800334a:	f007 fc69 	bl	800ac20 <__aeabi_fmul>
 800334e:	f007 fe2d 	bl	800afac <__aeabi_f2iz>
 8003352:	b280      	uxth	r0, r0
 8003354:	f004 faf8 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003358:	2003      	movs	r0, #3
 800335a:	f003 fadb 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_4_Int[1]);
 800335e:	f8b4 0130 	ldrh.w	r0, [r4, #304]	; 0x130
 8003362:	f004 faf1 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003366:	2003      	movs	r0, #3
 8003368:	f003 fad4 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[2]*10));
 800336c:	4923      	ldr	r1, [pc, #140]	; (80033fc <SndPrms+0x2c4>)
 800336e:	f8d4 0168 	ldr.w	r0, [r4, #360]	; 0x168
 8003372:	f007 fc55 	bl	800ac20 <__aeabi_fmul>
 8003376:	f007 fe19 	bl	800afac <__aeabi_f2iz>
 800337a:	b280      	uxth	r0, r0
 800337c:	f004 fae4 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 8003380:	2003      	movs	r0, #3
 8003382:	f003 fac7 	bl	8006914 <mDelay>
			zgb_tx_data(g_Values_4_Int[2]);
 8003386:	f8b4 0134 	ldrh.w	r0, [r4, #308]	; 0x134
 800338a:	f004 fadd 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 800338e:	2003      	movs	r0, #3
 8003390:	f003 fac0 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[3]*10));
 8003394:	4919      	ldr	r1, [pc, #100]	; (80033fc <SndPrms+0x2c4>)
 8003396:	f8d4 016c 	ldr.w	r0, [r4, #364]	; 0x16c
 800339a:	f007 fc41 	bl	800ac20 <__aeabi_fmul>
 800339e:	f007 fe05 	bl	800afac <__aeabi_f2iz>
 80033a2:	b280      	uxth	r0, r0
 80033a4:	f004 fad0 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80033a8:	2003      	movs	r0, #3
 80033aa:	f003 fab3 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[4]*10));
 80033ae:	4913      	ldr	r1, [pc, #76]	; (80033fc <SndPrms+0x2c4>)
 80033b0:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 80033b4:	f007 fc34 	bl	800ac20 <__aeabi_fmul>
 80033b8:	f007 fdf8 	bl	800afac <__aeabi_f2iz>
 80033bc:	b280      	uxth	r0, r0
 80033be:	f004 fac3 	bl	8007948 <zgb_tx_data>
			mDelay(3);
 80033c2:	2003      	movs	r0, #3
 80033c4:	f003 faa6 	bl	8006914 <mDelay>
			zgb_tx_data((int) (g_Values_4_Flt[5]*10));
 80033c8:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
 80033cc:	490b      	ldr	r1, [pc, #44]	; (80033fc <SndPrms+0x2c4>)
 80033ce:	f007 fc27 	bl	800ac20 <__aeabi_fmul>
 80033d2:	f007 fdeb 	bl	800afac <__aeabi_f2iz>
 80033d6:	b280      	uxth	r0, r0
 80033d8:	f004 fab6 	bl	8007948 <zgb_tx_data>
 80033dc:	2400      	movs	r4, #0
			for (int i=3; i<13; i++)
			{
				mDelay(3);
 80033de:	2003      	movs	r0, #3
 80033e0:	f003 fa98 	bl	8006914 <mDelay>
 80033e4:	4b09      	ldr	r3, [pc, #36]	; (800340c <SndPrms+0x2d4>)
 80033e6:	4423      	add	r3, r4
				zgb_tx_data(g_Values_4_Int[i]);
 80033e8:	8998      	ldrh	r0, [r3, #12]
 80033ea:	3404      	adds	r4, #4
 80033ec:	f004 faac 	bl	8007948 <zgb_tx_data>
			zgb_tx_data((int) (g_Values_4_Flt[3]*10));
			mDelay(3);
			zgb_tx_data((int) (g_Values_4_Flt[4]*10));
			mDelay(3);
			zgb_tx_data((int) (g_Values_4_Flt[5]*10));
			for (int i=3; i<13; i++)
 80033f0:	2c28      	cmp	r4, #40	; 0x28
 80033f2:	d1f4      	bne.n	80033de <SndPrms+0x2a6>
 80033f4:	bd70      	pop	{r4, r5, r6, pc}
 80033f6:	bf00      	nop
 80033f8:	2000050c 	andcs	r0, r0, ip, lsl #10
 80033fc:	41200000 	teqmi	r0, r0
 8003400:	20000554 	andcs	r0, r0, r4, asr r5
 8003404:	2000056c 	andcs	r0, r0, ip, ror #10
 8003408:	200005d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 800340c:	20000638 	andcs	r0, r0, r8, lsr r6

08003410 <Recibe1Dato>:
		break;
	}
}

int Recibe1Dato(void)
{
 8003410:	b508      	push	{r3, lr}
	int Dato;

	RcvdData=0;
	while(!RcvdData)
	{
		if(zgb_rx_check() == 1)
 8003412:	f004 fab6 	bl	8007982 <zgb_rx_check>
 8003416:	2801      	cmp	r0, #1
 8003418:	d1fb      	bne.n	8003412 <Recibe1Dato+0x2>
		{
			RcvdData=1;
			Dato=zgb_rx_data();
 800341a:	f004 fb2d 	bl	8007a78 <zgb_rx_data>
 800341e:	bd08      	pop	{r3, pc}

08003420 <RcvPrms>:

void RcvPrms(int Clave)
{
	int Dato=0;
	float fDato= 0;
	switch (Clave)
 8003420:	3861      	subs	r0, #97	; 0x61
		break;
	}
}

void RcvPrms(int Clave)
{
 8003422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int Dato=0;
	float fDato= 0;
	switch (Clave)
 8003424:	2803      	cmp	r0, #3
 8003426:	f200 8133 	bhi.w	8003690 <RcvPrms+0x270>
 800342a:	e8df f000 	tbb	[pc, r0]
 800342e:	c7996302 	ldrgt	r6, [r9, r2, lsl #6]
	{
		case 'a':
			g_Values_1_Int[0]=Recibe1Dato();
 8003432:	f7ff ffed 	bl	8003410 <Recibe1Dato>
 8003436:	4c97      	ldr	r4, [pc, #604]	; (8003694 <RcvPrms+0x274>)
			{
				Dato=-((65535-Dato)+1);
			}
			fDato=(float) Dato;
			fDato=fDato/10;
			g_Values_1_Flt[5]=fDato;
 8003438:	2500      	movs	r5, #0
	int Dato=0;
	float fDato= 0;
	switch (Clave)
	{
		case 'a':
			g_Values_1_Int[0]=Recibe1Dato();
 800343a:	6020      	str	r0, [r4, #0]
			Dato=Recibe1Dato();
 800343c:	f7ff ffe8 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 8003440:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 8003444:	bfa8      	it	ge
 8003446:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 800344a:	f007 fb95 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 800344e:	4992      	ldr	r1, [pc, #584]	; (8003698 <RcvPrms+0x278>)
 8003450:	f007 fc9a 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[0]=fDato;
 8003454:	6320      	str	r0, [r4, #48]	; 0x30
			Dato=Recibe1Dato();
 8003456:	f7ff ffdb 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800345a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800345e:	bfa8      	it	ge
 8003460:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003464:	f007 fb88 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 8003468:	498b      	ldr	r1, [pc, #556]	; (8003698 <RcvPrms+0x278>)
 800346a:	f007 fc8d 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[1]=fDato;
 800346e:	6360      	str	r0, [r4, #52]	; 0x34
			g_Values_1_Int[1]=Recibe1Dato();
 8003470:	f7ff ffce 	bl	8003410 <Recibe1Dato>
 8003474:	6060      	str	r0, [r4, #4]
			Dato=Recibe1Dato();
 8003476:	f7ff ffcb 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800347a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800347e:	bfa8      	it	ge
 8003480:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003484:	f007 fb78 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 8003488:	4983      	ldr	r1, [pc, #524]	; (8003698 <RcvPrms+0x278>)
 800348a:	f007 fc7d 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[2]=fDato;
 800348e:	63a0      	str	r0, [r4, #56]	; 0x38
			g_Values_1_Int[2]=Recibe1Dato();
 8003490:	f7ff ffbe 	bl	8003410 <Recibe1Dato>
 8003494:	60a0      	str	r0, [r4, #8]
			Dato=Recibe1Dato();
 8003496:	f7ff ffbb 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800349a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800349e:	bfa8      	it	ge
 80034a0:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 80034a4:	f007 fb68 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 80034a8:	497b      	ldr	r1, [pc, #492]	; (8003698 <RcvPrms+0x278>)
 80034aa:	f007 fc6d 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[3]=fDato;
 80034ae:	63e0      	str	r0, [r4, #60]	; 0x3c
			Dato=Recibe1Dato();
 80034b0:	f7ff ffae 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 80034b4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 80034b8:	bfa8      	it	ge
 80034ba:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 80034be:	f007 fb5b 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 80034c2:	4975      	ldr	r1, [pc, #468]	; (8003698 <RcvPrms+0x278>)
 80034c4:	f007 fc60 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[4]=fDato;
 80034c8:	6420      	str	r0, [r4, #64]	; 0x40
			Dato=Recibe1Dato();
 80034ca:	f7ff ffa1 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 80034ce:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 80034d2:	bfa8      	it	ge
 80034d4:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 80034d8:	f007 fb4e 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 80034dc:	496e      	ldr	r1, [pc, #440]	; (8003698 <RcvPrms+0x278>)
 80034de:	f007 fc53 	bl	800ad88 <__aeabi_fdiv>
			g_Values_1_Flt[5]=fDato;
 80034e2:	6460      	str	r0, [r4, #68]	; 0x44
			for (int i=3; i<12; i++)
			{
				g_Values_1_Int[i]=Recibe1Dato();
 80034e4:	f7ff ff94 	bl	8003410 <Recibe1Dato>
 80034e8:	1963      	adds	r3, r4, r5
 80034ea:	3504      	adds	r5, #4
				Dato=-((65535-Dato)+1);
			}
			fDato=(float) Dato;
			fDato=fDato/10;
			g_Values_1_Flt[5]=fDato;
			for (int i=3; i<12; i++)
 80034ec:	2d24      	cmp	r5, #36	; 0x24
			{
				g_Values_1_Int[i]=Recibe1Dato();
 80034ee:	60d8      	str	r0, [r3, #12]
				Dato=-((65535-Dato)+1);
			}
			fDato=(float) Dato;
			fDato=fDato/10;
			g_Values_1_Flt[5]=fDato;
			for (int i=3; i<12; i++)
 80034f0:	d1f8      	bne.n	80034e4 <RcvPrms+0xc4>
 80034f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

void RcvPrms(int Clave)
{
	int Dato=0;
	float fDato= 0;
	switch (Clave)
 80034f4:	2400      	movs	r4, #0
			}
		break;
		case 'b':
			for (int i=0; i<3; i++)
			{
				Dato=Recibe1Dato();
 80034f6:	f7ff ff8b 	bl	8003410 <Recibe1Dato>
				if (Dato > 32767)
 80034fa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
				{
					Dato=-((65535-Dato)+1);
 80034fe:	bfa8      	it	ge
 8003500:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
				}
				fDato=(float) Dato;
 8003504:	f007 fb38 	bl	800ab78 <__aeabi_i2f>
				fDato=fDato/10;
 8003508:	4963      	ldr	r1, [pc, #396]	; (8003698 <RcvPrms+0x278>)
 800350a:	f007 fc3d 	bl	800ad88 <__aeabi_fdiv>
				g_Values_2_Flt[i]=fDato;
 800350e:	4d63      	ldr	r5, [pc, #396]	; (800369c <RcvPrms+0x27c>)
 8003510:	5128      	str	r0, [r5, r4]
 8003512:	3404      	adds	r4, #4
			{
				g_Values_1_Int[i]=Recibe1Dato();
			}
		break;
		case 'b':
			for (int i=0; i<3; i++)
 8003514:	2c0c      	cmp	r4, #12
 8003516:	d1ee      	bne.n	80034f6 <RcvPrms+0xd6>
 8003518:	2400      	movs	r4, #0
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
			}
			for (int i=0; i<11; i++)
			{
				g_Values_2_Int[i]=Recibe1Dato();
 800351a:	f7ff ff79 	bl	8003410 <Recibe1Dato>
 800351e:	4b60      	ldr	r3, [pc, #384]	; (80036a0 <RcvPrms+0x280>)
 8003520:	5118      	str	r0, [r3, r4]
 8003522:	3404      	adds	r4, #4
				}
				fDato=(float) Dato;
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
			}
			for (int i=0; i<11; i++)
 8003524:	2c2c      	cmp	r4, #44	; 0x2c
 8003526:	461e      	mov	r6, r3
 8003528:	d1f7      	bne.n	800351a <RcvPrms+0xfa>
 800352a:	2400      	movs	r4, #0
			{
				g_Values_2_Int[i]=Recibe1Dato();
			}
			for (int i=3; i<6; i++)
			{
				Dato=Recibe1Dato();
 800352c:	f7ff ff70 	bl	8003410 <Recibe1Dato>
				if (Dato > 32767)
 8003530:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
				{
					Dato=-((65535-Dato)+1);
 8003534:	bfa8      	it	ge
 8003536:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
				}
				fDato=(float) Dato;
 800353a:	f007 fb1d 	bl	800ab78 <__aeabi_i2f>
				fDato=fDato/10;
 800353e:	4956      	ldr	r1, [pc, #344]	; (8003698 <RcvPrms+0x278>)
 8003540:	f007 fc22 	bl	800ad88 <__aeabi_fdiv>
 8003544:	192f      	adds	r7, r5, r4
 8003546:	3404      	adds	r4, #4
			}
			for (int i=0; i<11; i++)
			{
				g_Values_2_Int[i]=Recibe1Dato();
			}
			for (int i=3; i<6; i++)
 8003548:	2c0c      	cmp	r4, #12
				{
					Dato=-((65535-Dato)+1);
				}
				fDato=(float) Dato;
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
 800354a:	60f8      	str	r0, [r7, #12]
			}
			for (int i=0; i<11; i++)
			{
				g_Values_2_Int[i]=Recibe1Dato();
			}
			for (int i=3; i<6; i++)
 800354c:	d1ee      	bne.n	800352c <RcvPrms+0x10c>
 800354e:	2400      	movs	r4, #0
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
			}
			for (int i=11; i<22; i++)
			{
				g_Values_2_Int[i]=Recibe1Dato();
 8003550:	f7ff ff5e 	bl	8003410 <Recibe1Dato>
 8003554:	1933      	adds	r3, r6, r4
 8003556:	3404      	adds	r4, #4
				}
				fDato=(float) Dato;
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
			}
			for (int i=11; i<22; i++)
 8003558:	2c2c      	cmp	r4, #44	; 0x2c
			{
				g_Values_2_Int[i]=Recibe1Dato();
 800355a:	62d8      	str	r0, [r3, #44]	; 0x2c
				}
				fDato=(float) Dato;
				fDato=fDato/10;
				g_Values_2_Flt[i]=fDato;
			}
			for (int i=11; i<22; i++)
 800355c:	d1f8      	bne.n	8003550 <RcvPrms+0x130>
 800355e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			{
				g_Values_2_Int[i]=Recibe1Dato();
			}
		break;
		case 'c':
			g_Values_3_Flt[0]=((float) Recibe1Dato())/10;
 8003560:	f7ff ff56 	bl	8003410 <Recibe1Dato>
 8003564:	f007 fb08 	bl	800ab78 <__aeabi_i2f>
 8003568:	494b      	ldr	r1, [pc, #300]	; (8003698 <RcvPrms+0x278>)
 800356a:	f007 fc0d 	bl	800ad88 <__aeabi_fdiv>
 800356e:	4c49      	ldr	r4, [pc, #292]	; (8003694 <RcvPrms+0x274>)
 8003570:	f8c4 00b8 	str.w	r0, [r4, #184]	; 0xb8
			g_Values_3_Flt[1]=((float) Recibe1Dato())/10;
 8003574:	f7ff ff4c 	bl	8003410 <Recibe1Dato>
 8003578:	f007 fafe 	bl	800ab78 <__aeabi_i2f>
 800357c:	4946      	ldr	r1, [pc, #280]	; (8003698 <RcvPrms+0x278>)
 800357e:	f007 fc03 	bl	800ad88 <__aeabi_fdiv>
 8003582:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
			g_Values_3_Int[0]=Recibe1Dato();
 8003586:	f7ff ff43 	bl	8003410 <Recibe1Dato>
 800358a:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
			g_Values_3_Flt[2]=((float) Recibe1Dato())/10;
 800358e:	f7ff ff3f 	bl	8003410 <Recibe1Dato>
 8003592:	f007 faf1 	bl	800ab78 <__aeabi_i2f>
 8003596:	4940      	ldr	r1, [pc, #256]	; (8003698 <RcvPrms+0x278>)
 8003598:	f007 fbf6 	bl	800ad88 <__aeabi_fdiv>
 800359c:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
			g_Values_3_Int[1]=Recibe1Dato();
 80035a0:	f7ff ff36 	bl	8003410 <Recibe1Dato>
 80035a4:	f8c4 00c8 	str.w	r0, [r4, #200]	; 0xc8
 80035a8:	2400      	movs	r4, #0
			for (int i=2; i<26; i++)
			{
				g_Values_3_Int[i]=Recibe1Dato();
 80035aa:	f7ff ff31 	bl	8003410 <Recibe1Dato>
 80035ae:	4b3d      	ldr	r3, [pc, #244]	; (80036a4 <RcvPrms+0x284>)
 80035b0:	4423      	add	r3, r4
 80035b2:	3404      	adds	r4, #4
			g_Values_3_Flt[0]=((float) Recibe1Dato())/10;
			g_Values_3_Flt[1]=((float) Recibe1Dato())/10;
			g_Values_3_Int[0]=Recibe1Dato();
			g_Values_3_Flt[2]=((float) Recibe1Dato())/10;
			g_Values_3_Int[1]=Recibe1Dato();
			for (int i=2; i<26; i++)
 80035b4:	2c60      	cmp	r4, #96	; 0x60
			{
				g_Values_3_Int[i]=Recibe1Dato();
 80035b6:	6098      	str	r0, [r3, #8]
			g_Values_3_Flt[0]=((float) Recibe1Dato())/10;
			g_Values_3_Flt[1]=((float) Recibe1Dato())/10;
			g_Values_3_Int[0]=Recibe1Dato();
			g_Values_3_Flt[2]=((float) Recibe1Dato())/10;
			g_Values_3_Int[1]=Recibe1Dato();
			for (int i=2; i<26; i++)
 80035b8:	d1f7      	bne.n	80035aa <RcvPrms+0x18a>
 80035ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			{
				g_Values_3_Int[i]=Recibe1Dato();
			}
		break;
		case 'd':
			g_Values_4_Int[0]=Recibe1Dato();
 80035bc:	f7ff ff28 	bl	8003410 <Recibe1Dato>
 80035c0:	4c34      	ldr	r4, [pc, #208]	; (8003694 <RcvPrms+0x274>)
 80035c2:	f8c4 012c 	str.w	r0, [r4, #300]	; 0x12c
			Dato=Recibe1Dato();
 80035c6:	f7ff ff23 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 80035ca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 80035ce:	bfa8      	it	ge
 80035d0:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 80035d4:	f007 fad0 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 80035d8:	492f      	ldr	r1, [pc, #188]	; (8003698 <RcvPrms+0x278>)
 80035da:	f007 fbd5 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[0]=fDato;
 80035de:	f8c4 0160 	str.w	r0, [r4, #352]	; 0x160
			Dato=Recibe1Dato();
 80035e2:	f7ff ff15 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 80035e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 80035ea:	bfa8      	it	ge
 80035ec:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 80035f0:	f007 fac2 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 80035f4:	4928      	ldr	r1, [pc, #160]	; (8003698 <RcvPrms+0x278>)
 80035f6:	f007 fbc7 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[1]=fDato;
 80035fa:	f8c4 0164 	str.w	r0, [r4, #356]	; 0x164
			g_Values_4_Int[1]=Recibe1Dato();
 80035fe:	f7ff ff07 	bl	8003410 <Recibe1Dato>
 8003602:	f8c4 0130 	str.w	r0, [r4, #304]	; 0x130
			Dato=Recibe1Dato();
 8003606:	f7ff ff03 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800360a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800360e:	bfa8      	it	ge
 8003610:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003614:	f007 fab0 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 8003618:	491f      	ldr	r1, [pc, #124]	; (8003698 <RcvPrms+0x278>)
 800361a:	f007 fbb5 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[2]=fDato;
 800361e:	f8c4 0168 	str.w	r0, [r4, #360]	; 0x168
			g_Values_4_Int[2]=Recibe1Dato();
 8003622:	f7ff fef5 	bl	8003410 <Recibe1Dato>
 8003626:	f8c4 0134 	str.w	r0, [r4, #308]	; 0x134
			Dato=Recibe1Dato();
 800362a:	f7ff fef1 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800362e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 8003632:	bfa8      	it	ge
 8003634:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003638:	f007 fa9e 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 800363c:	4916      	ldr	r1, [pc, #88]	; (8003698 <RcvPrms+0x278>)
 800363e:	f007 fba3 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[3]=fDato;
 8003642:	f8c4 016c 	str.w	r0, [r4, #364]	; 0x16c
			Dato=Recibe1Dato();
 8003646:	f7ff fee3 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 800364a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800364e:	bfa8      	it	ge
 8003650:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003654:	f007 fa90 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 8003658:	490f      	ldr	r1, [pc, #60]	; (8003698 <RcvPrms+0x278>)
 800365a:	f007 fb95 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[4]=fDato;
 800365e:	f8c4 0170 	str.w	r0, [r4, #368]	; 0x170
			Dato=Recibe1Dato();
 8003662:	f7ff fed5 	bl	8003410 <Recibe1Dato>
			if (Dato > 32767)
 8003666:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
			{
				Dato=-((65535-Dato)+1);
 800366a:	bfa8      	it	ge
 800366c:	f5a0 3080 	subge.w	r0, r0, #65536	; 0x10000
			}
			fDato=(float) Dato;
 8003670:	f007 fa82 	bl	800ab78 <__aeabi_i2f>
			fDato=fDato/10;
 8003674:	4908      	ldr	r1, [pc, #32]	; (8003698 <RcvPrms+0x278>)
 8003676:	f007 fb87 	bl	800ad88 <__aeabi_fdiv>
			g_Values_4_Flt[5]=fDato;
 800367a:	f8c4 0174 	str.w	r0, [r4, #372]	; 0x174
 800367e:	2400      	movs	r4, #0
			for (int i=3; i<13; i++)
			{
				g_Values_4_Int[i]=Recibe1Dato();
 8003680:	f7ff fec6 	bl	8003410 <Recibe1Dato>
 8003684:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <RcvPrms+0x288>)
 8003686:	4423      	add	r3, r4
 8003688:	3404      	adds	r4, #4
				Dato=-((65535-Dato)+1);
			}
			fDato=(float) Dato;
			fDato=fDato/10;
			g_Values_4_Flt[5]=fDato;
			for (int i=3; i<13; i++)
 800368a:	2c28      	cmp	r4, #40	; 0x28
			{
				g_Values_4_Int[i]=Recibe1Dato();
 800368c:	60d8      	str	r0, [r3, #12]
				Dato=-((65535-Dato)+1);
			}
			fDato=(float) Dato;
			fDato=fDato/10;
			g_Values_4_Flt[5]=fDato;
			for (int i=3; i<13; i++)
 800368e:	d1f7      	bne.n	8003680 <RcvPrms+0x260>
 8003690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003692:	bf00      	nop
 8003694:	2000050c 	andcs	r0, r0, ip, lsl #10
 8003698:	41200000 	teqmi	r0, r0
 800369c:	20000554 	andcs	r0, r0, r4, asr r5
 80036a0:	2000056c 	andcs	r0, r0, ip, ror #10
 80036a4:	200005d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80036a8:	20000638 	andcs	r0, r0, r8, lsr r6

080036ac <a_m_off>:
}

void a_m_off(void)
{
	//int CommStatus=0;
	dxl_write_byte(BROADCAST_ID,AXM_TORQUE_ENABLE,0);
 80036ac:	20fe      	movs	r0, #254	; 0xfe
 80036ae:	2118      	movs	r1, #24
 80036b0:	2200      	movs	r2, #0
 80036b2:	f003 bcb9 	b.w	8007028 <dxl_write_byte>

080036b6 <a_m_on>:
}

void a_m_on(void)
{
	//int CommStatus;
	dxl_write_byte(BROADCAST_ID,AXM_TORQUE_ENABLE,1);
 80036b6:	20fe      	movs	r0, #254	; 0xfe
 80036b8:	2118      	movs	r1, #24
 80036ba:	2201      	movs	r2, #1
 80036bc:	f003 bcb4 	b.w	8007028 <dxl_write_byte>

080036c0 <EulXZY_2_Rot>:
	MoveArmTime(ThRArm, T, 1);														//Mover la brazo derecho
	MoveArmTime(ThLArm, T, 2);														//Mover la brazo izquierdo
}

void EulXZY_2_Rot(float Pi, float Ro, float Ya, float Rot[9])
{
 80036c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c4:	4683      	mov	fp, r0
 80036c6:	b08b      	sub	sp, #44	; 0x2c
	Rot[0]=cos(Ro)*cos(Ya);
 80036c8:	4608      	mov	r0, r1
	MoveArmTime(ThRArm, T, 1);														//Mover la brazo derecho
	MoveArmTime(ThLArm, T, 2);														//Mover la brazo izquierdo
}

void EulXZY_2_Rot(float Pi, float Ro, float Ya, float Rot[9])
{
 80036ca:	469a      	mov	sl, r3
 80036cc:	4614      	mov	r4, r2
	Rot[0]=cos(Ro)*cos(Ya);
 80036ce:	f006 fe33 	bl	800a338 <__aeabi_f2d>
 80036d2:	4680      	mov	r8, r0
 80036d4:	4689      	mov	r9, r1
 80036d6:	f007 fccb 	bl	800b070 <cos>
 80036da:	e9cd 0100 	strd	r0, r1, [sp]
 80036de:	4620      	mov	r0, r4
 80036e0:	f006 fe2a 	bl	800a338 <__aeabi_f2d>
 80036e4:	4606      	mov	r6, r0
 80036e6:	460f      	mov	r7, r1
 80036e8:	f007 fcc2 	bl	800b070 <cos>
 80036ec:	4604      	mov	r4, r0
 80036ee:	460d      	mov	r5, r1
 80036f0:	4622      	mov	r2, r4
 80036f2:	462b      	mov	r3, r5
 80036f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80036f8:	f006 fe72 	bl	800a3e0 <__aeabi_dmul>
 80036fc:	f007 f932 	bl	800a964 <__aeabi_d2f>
	Rot[1]=-sin(Ro);
 8003700:	4649      	mov	r1, r9
	MoveArmTime(ThLArm, T, 2);														//Mover la brazo izquierdo
}

void EulXZY_2_Rot(float Pi, float Ro, float Ya, float Rot[9])
{
	Rot[0]=cos(Ro)*cos(Ya);
 8003702:	f8ca 0000 	str.w	r0, [sl]
	Rot[1]=-sin(Ro);
 8003706:	4640      	mov	r0, r8
 8003708:	f007 fd46 	bl	800b198 <sin>
 800370c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003710:	f007 f928 	bl	800a964 <__aeabi_d2f>
 8003714:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003718:	f8ca 0004 	str.w	r0, [sl, #4]
	Rot[2]=cos(Ro)*sin(Ya);
 800371c:	4639      	mov	r1, r7
 800371e:	4630      	mov	r0, r6
 8003720:	f007 fd3a 	bl	800b198 <sin>
 8003724:	4680      	mov	r8, r0
 8003726:	4689      	mov	r9, r1
 8003728:	4642      	mov	r2, r8
 800372a:	464b      	mov	r3, r9
 800372c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003730:	f006 fe56 	bl	800a3e0 <__aeabi_dmul>
 8003734:	f007 f916 	bl	800a964 <__aeabi_d2f>
 8003738:	f8ca 0008 	str.w	r0, [sl, #8]
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
 800373c:	4658      	mov	r0, fp
 800373e:	f006 fdfb 	bl	800a338 <__aeabi_f2d>
 8003742:	4606      	mov	r6, r0
 8003744:	460f      	mov	r7, r1
 8003746:	f007 fd27 	bl	800b198 <sin>
 800374a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800374e:	4630      	mov	r0, r6
 8003750:	4639      	mov	r1, r7
 8003752:	f007 fc8d 	bl	800b070 <cos>
 8003756:	4622      	mov	r2, r4
 8003758:	462b      	mov	r3, r5
 800375a:	4606      	mov	r6, r0
 800375c:	460f      	mov	r7, r1
 800375e:	f006 fe3f 	bl	800a3e0 <__aeabi_dmul>
 8003762:	4642      	mov	r2, r8
 8003764:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003768:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800376c:	464b      	mov	r3, r9
 800376e:	f006 fe37 	bl	800a3e0 <__aeabi_dmul>
 8003772:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003776:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800377a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800377e:	f006 fe2f 	bl	800a3e0 <__aeabi_dmul>
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800378a:	f006 fc77 	bl	800a07c <__adddf3>
 800378e:	f007 f8e9 	bl	800a964 <__aeabi_d2f>
	Rot[4]=cos(Pi)*cos(Ro);
 8003792:	e9dd 2300 	ldrd	r2, r3, [sp]
void EulXZY_2_Rot(float Pi, float Ro, float Ya, float Rot[9])
{
	Rot[0]=cos(Ro)*cos(Ya);
	Rot[1]=-sin(Ro);
	Rot[2]=cos(Ro)*sin(Ya);
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
 8003796:	f8ca 000c 	str.w	r0, [sl, #12]
	Rot[4]=cos(Pi)*cos(Ro);
 800379a:	4639      	mov	r1, r7
 800379c:	4630      	mov	r0, r6
 800379e:	f006 fe1f 	bl	800a3e0 <__aeabi_dmul>
 80037a2:	f007 f8df 	bl	800a964 <__aeabi_d2f>
	Rot[5]=cos(Pi)*sin(Ro)*sin(Ya) - cos(Ya)*sin(Pi);
 80037a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
{
	Rot[0]=cos(Ro)*cos(Ya);
	Rot[1]=-sin(Ro);
	Rot[2]=cos(Ro)*sin(Ya);
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
	Rot[4]=cos(Pi)*cos(Ro);
 80037aa:	f8ca 0010 	str.w	r0, [sl, #16]
	Rot[5]=cos(Pi)*sin(Ro)*sin(Ya) - cos(Ya)*sin(Pi);
 80037ae:	4629      	mov	r1, r5
 80037b0:	4620      	mov	r0, r4
 80037b2:	f006 fe15 	bl	800a3e0 <__aeabi_dmul>
 80037b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80037ba:	4604      	mov	r4, r0
 80037bc:	460d      	mov	r5, r1
 80037be:	4630      	mov	r0, r6
 80037c0:	4639      	mov	r1, r7
 80037c2:	f006 fe0d 	bl	800a3e0 <__aeabi_dmul>
 80037c6:	4642      	mov	r2, r8
 80037c8:	464b      	mov	r3, r9
 80037ca:	f006 fe09 	bl	800a3e0 <__aeabi_dmul>
 80037ce:	4622      	mov	r2, r4
 80037d0:	462b      	mov	r3, r5
 80037d2:	f006 fc51 	bl	800a078 <__aeabi_dsub>
 80037d6:	f007 f8c5 	bl	800a964 <__aeabi_d2f>
	Rot[6]=cos(Ya)*sin(Pi)*sin(Ro) - cos(Pi)*sin(Ya);
 80037da:	4629      	mov	r1, r5
	Rot[0]=cos(Ro)*cos(Ya);
	Rot[1]=-sin(Ro);
	Rot[2]=cos(Ro)*sin(Ya);
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
	Rot[4]=cos(Pi)*cos(Ro);
	Rot[5]=cos(Pi)*sin(Ro)*sin(Ya) - cos(Ya)*sin(Pi);
 80037dc:	f8ca 0014 	str.w	r0, [sl, #20]
	Rot[6]=cos(Ya)*sin(Pi)*sin(Ro) - cos(Pi)*sin(Ya);
 80037e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80037e4:	4620      	mov	r0, r4
 80037e6:	f006 fdfb 	bl	800a3e0 <__aeabi_dmul>
 80037ea:	4642      	mov	r2, r8
 80037ec:	4604      	mov	r4, r0
 80037ee:	460d      	mov	r5, r1
 80037f0:	464b      	mov	r3, r9
 80037f2:	4630      	mov	r0, r6
 80037f4:	4639      	mov	r1, r7
 80037f6:	f006 fdf3 	bl	800a3e0 <__aeabi_dmul>
 80037fa:	4602      	mov	r2, r0
 80037fc:	460b      	mov	r3, r1
 80037fe:	4620      	mov	r0, r4
 8003800:	4629      	mov	r1, r5
 8003802:	f006 fc39 	bl	800a078 <__aeabi_dsub>
 8003806:	f007 f8ad 	bl	800a964 <__aeabi_d2f>
	Rot[7]=cos(Ro)*sin(Pi);
 800380a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	Rot[1]=-sin(Ro);
	Rot[2]=cos(Ro)*sin(Ya);
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
	Rot[4]=cos(Pi)*cos(Ro);
	Rot[5]=cos(Pi)*sin(Ro)*sin(Ya) - cos(Ya)*sin(Pi);
	Rot[6]=cos(Ya)*sin(Pi)*sin(Ro) - cos(Pi)*sin(Ya);
 800380e:	f8ca 0018 	str.w	r0, [sl, #24]
	Rot[7]=cos(Ro)*sin(Pi);
 8003812:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003816:	f006 fde3 	bl	800a3e0 <__aeabi_dmul>
 800381a:	f007 f8a3 	bl	800a964 <__aeabi_d2f>
	Rot[8]=cos(Pi)*cos(Ya) + sin(Pi)*sin(Ro)*sin(Ya);
 800381e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
	Rot[2]=cos(Ro)*sin(Ya);
	Rot[3]=sin(Pi)*sin(Ya) + cos(Pi)*cos(Ya)*sin(Ro);
	Rot[4]=cos(Pi)*cos(Ro);
	Rot[5]=cos(Pi)*sin(Ro)*sin(Ya) - cos(Ya)*sin(Pi);
	Rot[6]=cos(Ya)*sin(Pi)*sin(Ro) - cos(Pi)*sin(Ya);
	Rot[7]=cos(Ro)*sin(Pi);
 8003822:	f8ca 001c 	str.w	r0, [sl, #28]
	Rot[8]=cos(Pi)*cos(Ya) + sin(Pi)*sin(Ro)*sin(Ya);
 8003826:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800382a:	f006 fdd9 	bl	800a3e0 <__aeabi_dmul>
 800382e:	4642      	mov	r2, r8
 8003830:	464b      	mov	r3, r9
 8003832:	f006 fdd5 	bl	800a3e0 <__aeabi_dmul>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800383e:	f006 fc1d 	bl	800a07c <__adddf3>
 8003842:	f007 f88f 	bl	800a964 <__aeabi_d2f>
 8003846:	f8ca 0020 	str.w	r0, [sl, #32]
}
 800384a:	b00b      	add	sp, #44	; 0x2c
 800384c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003850 <V1mV2>:

void V1mV2(float vec1[3], float vec2[3], float Res[3])
{
 8003850:	b570      	push	{r4, r5, r6, lr}
 8003852:	4606      	mov	r6, r0
 8003854:	460d      	mov	r5, r1
	Res[0]=vec1[0]-vec2[0];
 8003856:	6800      	ldr	r0, [r0, #0]
 8003858:	6809      	ldr	r1, [r1, #0]
	Rot[7]=cos(Ro)*sin(Pi);
	Rot[8]=cos(Pi)*cos(Ya) + sin(Pi)*sin(Ro)*sin(Ya);
}

void V1mV2(float vec1[3], float vec2[3], float Res[3])
{
 800385a:	4614      	mov	r4, r2
	Res[0]=vec1[0]-vec2[0];
 800385c:	f007 f8d6 	bl	800aa0c <__aeabi_fsub>
 8003860:	6020      	str	r0, [r4, #0]
	Res[1]=vec1[1]-vec2[1];
 8003862:	6869      	ldr	r1, [r5, #4]
 8003864:	6870      	ldr	r0, [r6, #4]
 8003866:	f007 f8d1 	bl	800aa0c <__aeabi_fsub>
 800386a:	6060      	str	r0, [r4, #4]
	Res[2]=vec1[2]-vec2[2];
 800386c:	68b0      	ldr	r0, [r6, #8]
 800386e:	68a9      	ldr	r1, [r5, #8]
 8003870:	f007 f8cc 	bl	800aa0c <__aeabi_fsub>
 8003874:	60a0      	str	r0, [r4, #8]
 8003876:	bd70      	pop	{r4, r5, r6, pc}

08003878 <M_V>:
}

void M_V(float Mat[9], float Vec[3], float VecSal[3])
{
 8003878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387a:	4605      	mov	r5, r0
 800387c:	460c      	mov	r4, r1
	VecSal[0]=Mat[0]*Vec[0] +Mat[1]*Vec[1] +Mat[2]*Vec[2];
 800387e:	6800      	ldr	r0, [r0, #0]
 8003880:	6809      	ldr	r1, [r1, #0]
	Res[1]=vec1[1]-vec2[1];
	Res[2]=vec1[2]-vec2[2];
}

void M_V(float Mat[9], float Vec[3], float VecSal[3])
{
 8003882:	4616      	mov	r6, r2
	VecSal[0]=Mat[0]*Vec[0] +Mat[1]*Vec[1] +Mat[2]*Vec[2];
 8003884:	f007 f9cc 	bl	800ac20 <__aeabi_fmul>
 8003888:	6861      	ldr	r1, [r4, #4]
 800388a:	4607      	mov	r7, r0
 800388c:	6868      	ldr	r0, [r5, #4]
 800388e:	f007 f9c7 	bl	800ac20 <__aeabi_fmul>
 8003892:	4601      	mov	r1, r0
 8003894:	4638      	mov	r0, r7
 8003896:	f007 f8bb 	bl	800aa10 <__addsf3>
 800389a:	68a1      	ldr	r1, [r4, #8]
 800389c:	4607      	mov	r7, r0
 800389e:	68a8      	ldr	r0, [r5, #8]
 80038a0:	f007 f9be 	bl	800ac20 <__aeabi_fmul>
 80038a4:	4601      	mov	r1, r0
 80038a6:	4638      	mov	r0, r7
 80038a8:	f007 f8b2 	bl	800aa10 <__addsf3>
 80038ac:	6030      	str	r0, [r6, #0]
	VecSal[1]=Mat[3]*Vec[0] +Mat[4]*Vec[1] +Mat[5]*Vec[2];
 80038ae:	6821      	ldr	r1, [r4, #0]
 80038b0:	68e8      	ldr	r0, [r5, #12]
 80038b2:	f007 f9b5 	bl	800ac20 <__aeabi_fmul>
 80038b6:	6861      	ldr	r1, [r4, #4]
 80038b8:	4607      	mov	r7, r0
 80038ba:	6928      	ldr	r0, [r5, #16]
 80038bc:	f007 f9b0 	bl	800ac20 <__aeabi_fmul>
 80038c0:	4601      	mov	r1, r0
 80038c2:	4638      	mov	r0, r7
 80038c4:	f007 f8a4 	bl	800aa10 <__addsf3>
 80038c8:	68a1      	ldr	r1, [r4, #8]
 80038ca:	4607      	mov	r7, r0
 80038cc:	6968      	ldr	r0, [r5, #20]
 80038ce:	f007 f9a7 	bl	800ac20 <__aeabi_fmul>
 80038d2:	4601      	mov	r1, r0
 80038d4:	4638      	mov	r0, r7
 80038d6:	f007 f89b 	bl	800aa10 <__addsf3>
 80038da:	6070      	str	r0, [r6, #4]
	VecSal[2]=Mat[6]*Vec[0] +Mat[7]*Vec[1] +Mat[8]*Vec[2];
 80038dc:	6821      	ldr	r1, [r4, #0]
 80038de:	69a8      	ldr	r0, [r5, #24]
 80038e0:	f007 f99e 	bl	800ac20 <__aeabi_fmul>
 80038e4:	6861      	ldr	r1, [r4, #4]
 80038e6:	4607      	mov	r7, r0
 80038e8:	69e8      	ldr	r0, [r5, #28]
 80038ea:	f007 f999 	bl	800ac20 <__aeabi_fmul>
 80038ee:	4601      	mov	r1, r0
 80038f0:	4638      	mov	r0, r7
 80038f2:	f007 f88d 	bl	800aa10 <__addsf3>
 80038f6:	68a1      	ldr	r1, [r4, #8]
 80038f8:	4607      	mov	r7, r0
 80038fa:	6a28      	ldr	r0, [r5, #32]
 80038fc:	f007 f990 	bl	800ac20 <__aeabi_fmul>
 8003900:	4601      	mov	r1, r0
 8003902:	4638      	mov	r0, r7
 8003904:	f007 f884 	bl	800aa10 <__addsf3>
 8003908:	60b0      	str	r0, [r6, #8]
 800390a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800390c <R2ths_CadD>:
	ThRLeg[4]=th15d_int;
	ThRLeg[5]=th17d_int;
}

void R2ths_CadD(float Rot[9], float ths[3])
{
 800390c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			th7p=atan2(Rot[2],Rot[0]);
		}
	}
	else
	{
		float Sin9=Rot[1];
 8003910:	6844      	ldr	r4, [r0, #4]
	ThRLeg[4]=th15d_int;
	ThRLeg[5]=th17d_int;
}

void R2ths_CadD(float Rot[9], float ths[3])
{
 8003912:	4683      	mov	fp, r0
 8003914:	468a      	mov	sl, r1
		}
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
 8003916:	4620      	mov	r0, r4
 8003918:	4621      	mov	r1, r4
 800391a:	f007 f981 	bl	800ac20 <__aeabi_fmul>
 800391e:	4601      	mov	r1, r0
 8003920:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003924:	f007 f872 	bl	800aa0c <__aeabi_fsub>
 8003928:	f006 fd06 	bl	800a338 <__aeabi_f2d>
 800392c:	f007 fc80 	bl	800b230 <sqrt>
 8003930:	4606      	mov	r6, r0
		th9=atan2(Sin9,Cos9);
 8003932:	4620      	mov	r0, r4
		}
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
 8003934:	460f      	mov	r7, r1
		th9=atan2(Sin9,Cos9);
 8003936:	f006 fcff 	bl	800a338 <__aeabi_f2d>
 800393a:	4604      	mov	r4, r0
 800393c:	460d      	mov	r5, r1
		}
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
 800393e:	4630      	mov	r0, r6
 8003940:	4639      	mov	r1, r7
 8003942:	f007 f80f 	bl	800a964 <__aeabi_d2f>
		th9=atan2(Sin9,Cos9);
 8003946:	f006 fcf7 	bl	800a338 <__aeabi_f2d>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4620      	mov	r0, r4
 8003950:	4629      	mov	r1, r5
 8003952:	f007 fc6b 	bl	800b22c <atan2>
 8003956:	4606      	mov	r6, r0
		th11=atan2(-Rot[4],Rot[7]);
 8003958:	f8db 0010 	ldr.w	r0, [fp, #16]
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
		th9=atan2(Sin9,Cos9);
 800395c:	460f      	mov	r7, r1
		th11=atan2(-Rot[4],Rot[7]);
 800395e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003962:	f006 fce9 	bl	800a338 <__aeabi_f2d>
 8003966:	4604      	mov	r4, r0
 8003968:	f8db 001c 	ldr.w	r0, [fp, #28]
 800396c:	460d      	mov	r5, r1
 800396e:	f006 fce3 	bl	800a338 <__aeabi_f2d>
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	4620      	mov	r0, r4
 8003978:	4629      	mov	r1, r5
 800397a:	f007 fc57 	bl	800b22c <atan2>
 800397e:	4604      	mov	r4, r0
		th7p=atan2(Rot[2],Rot[0]);
 8003980:	f8db 0008 	ldr.w	r0, [fp, #8]
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
		th9=atan2(Sin9,Cos9);
		th11=atan2(-Rot[4],Rot[7]);
 8003984:	460d      	mov	r5, r1
		th7p=atan2(Rot[2],Rot[0]);
 8003986:	f006 fcd7 	bl	800a338 <__aeabi_f2d>
 800398a:	4680      	mov	r8, r0
 800398c:	f8db 0000 	ldr.w	r0, [fp]
 8003990:	4689      	mov	r9, r1
 8003992:	f006 fcd1 	bl	800a338 <__aeabi_f2d>
 8003996:	4602      	mov	r2, r0
 8003998:	460b      	mov	r3, r1
 800399a:	4640      	mov	r0, r8
 800399c:	4649      	mov	r1, r9
 800399e:	f007 fc45 	bl	800b22c <atan2>
 80039a2:	f006 ffdf 	bl	800a964 <__aeabi_d2f>
	}
	ths[0]=th7p-PI/4;
 80039a6:	4909      	ldr	r1, [pc, #36]	; (80039cc <R2ths_CadD+0xc0>)
 80039a8:	f007 f830 	bl	800aa0c <__aeabi_fsub>
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
		th9=atan2(Sin9,Cos9);
 80039ac:	4639      	mov	r1, r7
		th11=atan2(-Rot[4],Rot[7]);
		th7p=atan2(Rot[2],Rot[0]);
	}
	ths[0]=th7p-PI/4;
 80039ae:	f8ca 0000 	str.w	r0, [sl]
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
		th9=atan2(Sin9,Cos9);
 80039b2:	4630      	mov	r0, r6
 80039b4:	f006 ffd6 	bl	800a964 <__aeabi_d2f>
		th11=atan2(-Rot[4],Rot[7]);
 80039b8:	4629      	mov	r1, r5
	}
	else
	{
		float Sin9=Rot[1];
		float Cos9=sqrt(1-Sin9*Sin9);
		th9=atan2(Sin9,Cos9);
 80039ba:	f8ca 0004 	str.w	r0, [sl, #4]
		th11=atan2(-Rot[4],Rot[7]);
 80039be:	4620      	mov	r0, r4
 80039c0:	f006 ffd0 	bl	800a964 <__aeabi_d2f>
 80039c4:	f8ca 0008 	str.w	r0, [sl, #8]
 80039c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039cc:	3f490fd8 	svccc	0x00490fd8

080039d0 <RP_IK>:
	ThLLeg[4]=th16d_int;
	ThLLeg[5]=th18d_int;
}

void RP_IK(float rRA_Pelvis[3], float RotPelvis[9], int ThRLeg[6])
{
 80039d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float L7=75.0/10;
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rRHipPelvis[3];
	rRHipPelvis[0]=L5/2;
 80039d4:	4bac      	ldr	r3, [pc, #688]	; (8003c88 <RP_IK+0x2b8>)
	ThLLeg[4]=th16d_int;
	ThLLeg[5]=th18d_int;
}

void RP_IK(float rRA_Pelvis[3], float RotPelvis[9], int ThRLeg[6])
{
 80039d6:	b0a9      	sub	sp, #164	; 0xa4
	float L7=75.0/10;
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rRHipPelvis[3];
	rRHipPelvis[0]=L5/2;
 80039d8:	9313      	str	r3, [sp, #76]	; 0x4c
	rRHipPelvis[1]=L1;
 80039da:	4bac      	ldr	r3, [pc, #688]	; (8003c8c <RP_IK+0x2bc>)
	ThLLeg[4]=th16d_int;
	ThLLeg[5]=th18d_int;
}

void RP_IK(float rRA_Pelvis[3], float RotPelvis[9], int ThRLeg[6])
{
 80039dc:	468b      	mov	fp, r1
 80039de:	4604      	mov	r4, r0
 80039e0:	9208      	str	r2, [sp, #32]
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rRHipPelvis[3];
	rRHipPelvis[0]=L5/2;
	rRHipPelvis[1]=L1;
 80039e2:	9314      	str	r3, [sp, #80]	; 0x50
	rRHipPelvis[2]=0.0;

	//printMatrix(RotPelvis);

	float World_rHipPel[3];
	M_V(RotPelvis, rRHipPelvis, World_rHipPel);
 80039e4:	4608      	mov	r0, r1
	float Lb=hypot(L7,L8);

	float rRHipPelvis[3];
	rRHipPelvis[0]=L5/2;
	rRHipPelvis[1]=L1;
	rRHipPelvis[2]=0.0;
 80039e6:	2300      	movs	r3, #0

	//printMatrix(RotPelvis);

	float World_rHipPel[3];
	M_V(RotPelvis, rRHipPelvis, World_rHipPel);
 80039e8:	a913      	add	r1, sp, #76	; 0x4c
 80039ea:	aa16      	add	r2, sp, #88	; 0x58
	float Lb=hypot(L7,L8);

	float rRHipPelvis[3];
	rRHipPelvis[0]=L5/2;
	rRHipPelvis[1]=L1;
	rRHipPelvis[2]=0.0;
 80039ec:	9315      	str	r3, [sp, #84]	; 0x54

	//printMatrix(RotPelvis);

	float World_rHipPel[3];
	M_V(RotPelvis, rRHipPelvis, World_rHipPel);
 80039ee:	f7ff ff43 	bl	8003878 <M_V>

	float rRA_RHip[3];
	V1mV2(rRA_Pelvis, World_rHipPel, rRA_RHip);
 80039f2:	aa19      	add	r2, sp, #100	; 0x64
 80039f4:	4620      	mov	r0, r4
 80039f6:	a916      	add	r1, sp, #88	; 0x58
 80039f8:	f7ff ff2a 	bl	8003850 <V1mV2>

	//Posicion de la Cadera

	float RHipX,RHipY,RHipZ;			//Posicin Cartesiana (cm)
	RHipX=rRA_RHip[2];	//Desired Hip Position X
	RHipY=rRA_RHip[0];	//Desired Hip Position Y
 80039fc:	9f19      	ldr	r7, [sp, #100]	; 0x64
	RHipZ=rRA_RHip[1];	//Desired Hip Position Z
 80039fe:	9e1a      	ldr	r6, [sp, #104]	; 0x68

	float y1=RHipY;
	float x1=RHipX;
	float z1=RHipZ;

	float th17=-atan2(y1,z1);
 8003a00:	4638      	mov	r0, r7
 8003a02:	f006 fc99 	bl	800a338 <__aeabi_f2d>
 8003a06:	4604      	mov	r4, r0
 8003a08:	4630      	mov	r0, r6
 8003a0a:	460d      	mov	r5, r1
 8003a0c:	f006 fc94 	bl	800a338 <__aeabi_f2d>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4620      	mov	r0, r4
 8003a16:	4629      	mov	r1, r5
	V1mV2(rRA_Pelvis, World_rHipPel, rRA_RHip);

	//Posicion de la Cadera

	float RHipX,RHipY,RHipZ;			//Posicin Cartesiana (cm)
	RHipX=rRA_RHip[2];	//Desired Hip Position X
 8003a18:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c

	float y1=RHipY;
	float x1=RHipX;
	float z1=RHipZ;

	float th17=-atan2(y1,z1);
 8003a1c:	f007 fc06 	bl	800b22c <atan2>
 8003a20:	f006 ffa0 	bl	800a964 <__aeabi_d2f>
 8003a24:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003a28:	900f      	str	r0, [sp, #60]	; 0x3c
	float var1=x1*x1+y1*y1+z1*z1;
 8003a2a:	4639      	mov	r1, r7
 8003a2c:	4638      	mov	r0, r7
 8003a2e:	f007 f8f7 	bl	800ac20 <__aeabi_fmul>
 8003a32:	4631      	mov	r1, r6
 8003a34:	4607      	mov	r7, r0
 8003a36:	4630      	mov	r0, r6
 8003a38:	f007 f8f2 	bl	800ac20 <__aeabi_fmul>
 8003a3c:	4641      	mov	r1, r8
 8003a3e:	4606      	mov	r6, r0
 8003a40:	4640      	mov	r0, r8
 8003a42:	f007 f8ed 	bl	800ac20 <__aeabi_fmul>
 8003a46:	4639      	mov	r1, r7
 8003a48:	f006 ffe2 	bl	800aa10 <__addsf3>
 8003a4c:	4631      	mov	r1, r6
 8003a4e:	f006 ffdf 	bl	800aa10 <__addsf3>
	float l=sqrt(var1);
 8003a52:	f006 fc71 	bl	800a338 <__aeabi_f2d>
 8003a56:	f007 fbeb 	bl	800b230 <sqrt>
 8003a5a:	f006 ff83 	bl	800a964 <__aeabi_d2f>
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 8003a5e:	4601      	mov	r1, r0
	float x1=RHipX;
	float z1=RHipZ;

	float th17=-atan2(y1,z1);
	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
 8003a60:	4681      	mov	r9, r0
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 8003a62:	f007 f8dd 	bl	800ac20 <__aeabi_fmul>
 8003a66:	498a      	ldr	r1, [pc, #552]	; (8003c90 <RP_IK+0x2c0>)
 8003a68:	f006 ffd0 	bl	800aa0c <__aeabi_fsub>
 8003a6c:	4988      	ldr	r1, [pc, #544]	; (8003c90 <RP_IK+0x2c0>)
 8003a6e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003a72:	f007 f989 	bl	800ad88 <__aeabi_fdiv>
	float var2=1-cosG*cosG;
 8003a76:	4601      	mov	r1, r0
	float z1=RHipZ;

	float th17=-atan2(y1,z1);
	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 8003a78:	4682      	mov	sl, r0
	float var2=1-cosG*cosG;
 8003a7a:	f007 f8d1 	bl	800ac20 <__aeabi_fmul>
 8003a7e:	4601      	mov	r1, r0
 8003a80:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003a84:	f006 ffc2 	bl	800aa0c <__aeabi_fsub>
	float sinG=sqrt(var2);
 8003a88:	f006 fc56 	bl	800a338 <__aeabi_f2d>
 8003a8c:	f007 fbd0 	bl	800b230 <sqrt>
 8003a90:	f006 ff68 	bl	800a964 <__aeabi_d2f>
	float G=PI-atan2(sinG,cosG);
 8003a94:	f006 fc50 	bl	800a338 <__aeabi_f2d>
 8003a98:	4604      	mov	r4, r0
 8003a9a:	4650      	mov	r0, sl
 8003a9c:	460d      	mov	r5, r1
 8003a9e:	f006 fc4b 	bl	800a338 <__aeabi_f2d>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	f007 fbbf 	bl	800b22c <atan2>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	a173      	add	r1, pc, #460	; (adr r1, 8003c80 <RP_IK+0x2b0>)
 8003ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ab8:	f006 fade 	bl	800a078 <__aeabi_dsub>
 8003abc:	f006 ff52 	bl	800a964 <__aeabi_d2f>
	float a0=atan2(L8,L7);

	float th13=-(G+2*a0);
 8003ac0:	4974      	ldr	r1, [pc, #464]	; (8003c94 <RP_IK+0x2c4>)
	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
	float var2=1-cosG*cosG;
	float sinG=sqrt(var2);
	float G=PI-atan2(sinG,cosG);
 8003ac2:	4682      	mov	sl, r0
	float a0=atan2(L8,L7);

	float th13=-(G+2*a0);
 8003ac4:	f006 ffa4 	bl	800aa10 <__addsf3>
 8003ac8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003acc:	9010      	str	r0, [sp, #64]	; 0x40

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
 8003ace:	4631      	mov	r1, r6
 8003ad0:	4638      	mov	r0, r7
 8003ad2:	f006 ff9d 	bl	800aa10 <__addsf3>
 8003ad6:	f006 fc2f 	bl	800a338 <__aeabi_f2d>
 8003ada:	4604      	mov	r4, r0
 8003adc:	460d      	mov	r5, r1
 8003ade:	f007 fba7 	bl	800b230 <sqrt>
 8003ae2:	4606      	mov	r6, r0
 8003ae4:	4648      	mov	r0, r9
 8003ae6:	460f      	mov	r7, r1
 8003ae8:	f006 fc26 	bl	800a338 <__aeabi_f2d>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4630      	mov	r0, r6
 8003af2:	4639      	mov	r1, r7
 8003af4:	f006 fc74 	bl	800a3e0 <__aeabi_dmul>
 8003af8:	4602      	mov	r2, r0
 8003afa:	460b      	mov	r3, r1
 8003afc:	4620      	mov	r0, r4
 8003afe:	4629      	mov	r1, r5
 8003b00:	f006 fd98 	bl	800a634 <__aeabi_ddiv>
 8003b04:	f006 ff2e 	bl	800a964 <__aeabi_d2f>
	float var3=1-cosa1*cosa1;
 8003b08:	4601      	mov	r1, r0
	float G=PI-atan2(sinG,cosG);
	float a0=atan2(L8,L7);

	float th13=-(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
 8003b0a:	4681      	mov	r9, r0
	float var3=1-cosa1*cosa1;
 8003b0c:	f007 f888 	bl	800ac20 <__aeabi_fmul>
 8003b10:	4601      	mov	r1, r0
 8003b12:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003b16:	f006 ff79 	bl	800aa0c <__aeabi_fsub>
	float sina1=sqrt(var3);
 8003b1a:	f006 fc0d 	bl	800a338 <__aeabi_f2d>
 8003b1e:	f007 fb87 	bl	800b230 <sqrt>
 8003b22:	4606      	mov	r6, r0
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8003b24:	4640      	mov	r0, r8

	float th13=-(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8003b26:	460f      	mov	r7, r1
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8003b28:	f006 fc06 	bl	800a338 <__aeabi_f2d>

	float th13=-(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8003b2c:	4630      	mov	r0, r6
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8003b2e:	2900      	cmp	r1, #0

	float th13=-(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8003b30:	4639      	mov	r1, r7
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8003b32:	f04f 0400 	mov.w	r4, #0
 8003b36:	4d58      	ldr	r5, [pc, #352]	; (8003c98 <RP_IK+0x2c8>)
 8003b38:	bfbc      	itt	lt
 8003b3a:	2400      	movlt	r4, #0
 8003b3c:	4d57      	ldrlt	r5, [pc, #348]	; (8003c9c <RP_IK+0x2cc>)

	float th13=-(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8003b3e:	f006 ff11 	bl	800a964 <__aeabi_d2f>
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
 8003b42:	f006 fbf9 	bl	800a338 <__aeabi_f2d>
 8003b46:	4606      	mov	r6, r0
 8003b48:	4648      	mov	r0, r9
 8003b4a:	460f      	mov	r7, r1
 8003b4c:	f006 fbf4 	bl	800a338 <__aeabi_f2d>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4630      	mov	r0, r6
 8003b56:	4639      	mov	r1, r7
 8003b58:	f007 fb68 	bl	800b22c <atan2>
 8003b5c:	4606      	mov	r6, r0
 8003b5e:	460f      	mov	r7, r1

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8003b60:	4620      	mov	r0, r4
 8003b62:	4629      	mov	r1, r5
 8003b64:	f006 fefe 	bl	800a964 <__aeabi_d2f>
	float a1=-signx1*atan2(sina1,cosa1);
 8003b68:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003b6c:	f006 fbe4 	bl	800a338 <__aeabi_f2d>
 8003b70:	4632      	mov	r2, r6
 8003b72:	463b      	mov	r3, r7
 8003b74:	f006 fc34 	bl	800a3e0 <__aeabi_dmul>
 8003b78:	f006 fef4 	bl	800a964 <__aeabi_d2f>
	float a2=(G)/2;
 8003b7c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
 8003b80:	4604      	mov	r4, r0
	float a2=(G)/2;
 8003b82:	4650      	mov	r0, sl
 8003b84:	f007 f84c 	bl	800ac20 <__aeabi_fmul>
 8003b88:	4601      	mov	r1, r0
	float th15=-(a1-a2-a0);
 8003b8a:	4620      	mov	r0, r4
 8003b8c:	f006 ff3e 	bl	800aa0c <__aeabi_fsub>
 8003b90:	4943      	ldr	r1, [pc, #268]	; (8003ca0 <RP_IK+0x2d0>)
 8003b92:	f006 ff3b 	bl	800aa0c <__aeabi_fsub>
 8003b96:	9011      	str	r0, [sp, #68]	; 0x44

	float RAnkle_R_RHip[9];

	RAnkle_R_RHip[0]=cos(th17);
 8003b98:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003b9a:	f006 fbcd 	bl	800a338 <__aeabi_f2d>
 8003b9e:	4606      	mov	r6, r0
 8003ba0:	460f      	mov	r7, r1
 8003ba2:	f007 fa65 	bl	800b070 <cos>
 8003ba6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003baa:	f006 fedb 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
 8003bae:	9911      	ldr	r1, [sp, #68]	; 0x44
	float a2=(G)/2;
	float th15=-(a1-a2-a0);

	float RAnkle_R_RHip[9];

	RAnkle_R_RHip[0]=cos(th17);
 8003bb0:	9006      	str	r0, [sp, #24]
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
 8003bb2:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003bb4:	f006 ff2a 	bl	800aa0c <__aeabi_fsub>
 8003bb8:	f006 fbbe 	bl	800a338 <__aeabi_f2d>
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	460d      	mov	r5, r1
 8003bc0:	f007 faea 	bl	800b198 <sin>
 8003bc4:	4680      	mov	r8, r0
 8003bc6:	4689      	mov	r9, r1
 8003bc8:	4630      	mov	r0, r6
 8003bca:	4639      	mov	r1, r7
 8003bcc:	f007 fae4 	bl	800b198 <sin>
 8003bd0:	4606      	mov	r6, r0
 8003bd2:	460f      	mov	r7, r1
 8003bd4:	4632      	mov	r2, r6
 8003bd6:	463b      	mov	r3, r7
 8003bd8:	4640      	mov	r0, r8
 8003bda:	4649      	mov	r1, r9
 8003bdc:	f006 fc00 	bl	800a3e0 <__aeabi_dmul>
 8003be0:	f006 fec0 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
 8003be4:	4629      	mov	r1, r5
	float th15=-(a1-a2-a0);

	float RAnkle_R_RHip[9];

	RAnkle_R_RHip[0]=cos(th17);
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
 8003be6:	9009      	str	r0, [sp, #36]	; 0x24
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
 8003be8:	4620      	mov	r0, r4
 8003bea:	f007 fa41 	bl	800b070 <cos>
 8003bee:	4604      	mov	r4, r0
 8003bf0:	460d      	mov	r5, r1
 8003bf2:	4632      	mov	r2, r6
 8003bf4:	463b      	mov	r3, r7
 8003bf6:	4620      	mov	r0, r4
 8003bf8:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8003bfc:	f006 fbf0 	bl	800a3e0 <__aeabi_dmul>
 8003c00:	f006 feb0 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[3]=sin(th17);
 8003c04:	4639      	mov	r1, r7

	float RAnkle_R_RHip[9];

	RAnkle_R_RHip[0]=cos(th17);
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
 8003c06:	900a      	str	r0, [sp, #40]	; 0x28
	RAnkle_R_RHip[3]=sin(th17);
 8003c08:	4630      	mov	r0, r6
 8003c0a:	f006 feab 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
 8003c0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	float RAnkle_R_RHip[9];

	RAnkle_R_RHip[0]=cos(th17);
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
	RAnkle_R_RHip[3]=sin(th17);
 8003c12:	4607      	mov	r7, r0
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
 8003c14:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
 8003c18:	4640      	mov	r0, r8
 8003c1a:	f006 fbe1 	bl	800a3e0 <__aeabi_dmul>
 8003c1e:	f006 fea1 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[5]=cos(th13 + th15)*cos(th17);
 8003c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]

	RAnkle_R_RHip[0]=cos(th17);
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
	RAnkle_R_RHip[3]=sin(th17);
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
 8003c26:	4606      	mov	r6, r0
	RAnkle_R_RHip[5]=cos(th13 + th15)*cos(th17);
 8003c28:	4629      	mov	r1, r5
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	f006 fbd8 	bl	800a3e0 <__aeabi_dmul>
 8003c30:	f006 fe98 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[6]=0.0;
	RAnkle_R_RHip[7]=cos(th13 + th15);
 8003c34:	4629      	mov	r1, r5
	RAnkle_R_RHip[0]=cos(th17);
	RAnkle_R_RHip[1]=sin(th13 + th15)*sin(th17);
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
	RAnkle_R_RHip[3]=sin(th17);
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
	RAnkle_R_RHip[5]=cos(th13 + th15)*cos(th17);
 8003c36:	9004      	str	r0, [sp, #16]
	RAnkle_R_RHip[6]=0.0;
	RAnkle_R_RHip[7]=cos(th13 + th15);
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f006 fe93 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip[8]=sin(th13 + th15);
 8003c3e:	4649      	mov	r1, r9
	RAnkle_R_RHip[2]=-cos(th13 + th15)*sin(th17);
	RAnkle_R_RHip[3]=sin(th17);
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
	RAnkle_R_RHip[5]=cos(th13 + th15)*cos(th17);
	RAnkle_R_RHip[6]=0.0;
	RAnkle_R_RHip[7]=cos(th13 + th15);
 8003c40:	4604      	mov	r4, r0
	RAnkle_R_RHip[8]=sin(th13 + th15);
 8003c42:	4640      	mov	r0, r8
 8003c44:	f006 fe8e 	bl	800a964 <__aeabi_d2f>
	RAnkle_R_RHip_T[6]=RAnkle_R_RHip[2];
	RAnkle_R_RHip_T[7]=RAnkle_R_RHip[5];
	RAnkle_R_RHip_T[8]=RAnkle_R_RHip[8];

	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
 8003c48:	f8db 300c 	ldr.w	r3, [fp, #12]
 8003c4c:	f8db c000 	ldr.w	ip, [fp]
	RAnkle_R_RHip[3]=sin(th17);
	RAnkle_R_RHip[4]=-sin(th13 + th15)*cos(th17);
	RAnkle_R_RHip[5]=cos(th13 + th15)*cos(th17);
	RAnkle_R_RHip[6]=0.0;
	RAnkle_R_RHip[7]=cos(th13 + th15);
	RAnkle_R_RHip[8]=sin(th13 + th15);
 8003c50:	900b      	str	r0, [sp, #44]	; 0x2c
	RAnkle_R_RHip_T[6]=RAnkle_R_RHip[2];
	RAnkle_R_RHip_T[7]=RAnkle_R_RHip[5];
	RAnkle_R_RHip_T[8]=RAnkle_R_RHip[8];

	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
 8003c52:	930c      	str	r3, [sp, #48]	; 0x30
 8003c54:	f8db 3018 	ldr.w	r3, [fp, #24]
 8003c58:	4661      	mov	r1, ip
 8003c5a:	9806      	ldr	r0, [sp, #24]
 8003c5c:	f8cd c00c 	str.w	ip, [sp, #12]
 8003c60:	930d      	str	r3, [sp, #52]	; 0x34
 8003c62:	f006 ffdd 	bl	800ac20 <__aeabi_fmul>
 8003c66:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c68:	4605      	mov	r5, r0
 8003c6a:	4638      	mov	r0, r7
 8003c6c:	f006 ffd8 	bl	800ac20 <__aeabi_fmul>
 8003c70:	4601      	mov	r1, r0
 8003c72:	4628      	mov	r0, r5
 8003c74:	f006 fecc 	bl	800aa10 <__addsf3>
 8003c78:	2100      	movs	r1, #0
 8003c7a:	4605      	mov	r5, r0
 8003c7c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003c7e:	e011      	b.n	8003ca4 <RP_IK+0x2d4>
 8003c80:	00000000 	andeq	r0, r0, r0
 8003c84:	400921fb 	strdmi	r2, [r9], -fp
 8003c88:	40766666 	rsbsmi	r6, r6, r6, ror #12
 8003c8c:	40466666 	submi	r6, r6, r6, ror #12
 8003c90:	42e968f5 	rscmi	r6, r9, #16056320	; 0xf50000
 8003c94:	3ec38f85 	cdpcc	15, 12, cr8, cr3, cr5, {4}
 8003c98:	3ff00000 	svccc	0x00f00000	; IMB
 8003c9c:	bff00000 	svclt	0x00f00000	; IMB
 8003ca0:	3e438f85 	cdpcc	15, 4, cr8, cr3, cr5, {4}
 8003ca4:	f006 ffbc 	bl	800ac20 <__aeabi_fmul>
 8003ca8:	4601      	mov	r1, r0
 8003caa:	4628      	mov	r0, r5
 8003cac:	f006 feb0 	bl	800aa10 <__addsf3>
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
 8003cb0:	f8db 2004 	ldr.w	r2, [fp, #4]
 8003cb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003cb8:	4611      	mov	r1, r2
	RAnkle_R_RHip_T[6]=RAnkle_R_RHip[2];
	RAnkle_R_RHip_T[7]=RAnkle_R_RHip[5];
	RAnkle_R_RHip_T[8]=RAnkle_R_RHip[8];

	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
 8003cba:	901f      	str	r0, [sp, #124]	; 0x7c
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
 8003cbc:	9806      	ldr	r0, [sp, #24]
 8003cbe:	f8db 9010 	ldr.w	r9, [fp, #16]
 8003cc2:	930e      	str	r3, [sp, #56]	; 0x38
 8003cc4:	9202      	str	r2, [sp, #8]
 8003cc6:	f006 ffab 	bl	800ac20 <__aeabi_fmul>
 8003cca:	4649      	mov	r1, r9
 8003ccc:	4605      	mov	r5, r0
 8003cce:	4638      	mov	r0, r7
 8003cd0:	f006 ffa6 	bl	800ac20 <__aeabi_fmul>
 8003cd4:	4601      	mov	r1, r0
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	f006 fe9a 	bl	800aa10 <__addsf3>
 8003cdc:	2100      	movs	r1, #0
 8003cde:	4605      	mov	r5, r0
 8003ce0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003ce2:	f006 ff9d 	bl	800ac20 <__aeabi_fmul>
 8003ce6:	4601      	mov	r1, r0
 8003ce8:	4628      	mov	r0, r5
 8003cea:	f006 fe91 	bl	800aa10 <__addsf3>
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
 8003cee:	f8db 3008 	ldr.w	r3, [fp, #8]
	RAnkle_R_RHip_T[7]=RAnkle_R_RHip[5];
	RAnkle_R_RHip_T[8]=RAnkle_R_RHip[8];

	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
 8003cf2:	9020      	str	r0, [sp, #128]	; 0x80
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	9806      	ldr	r0, [sp, #24]
 8003cf8:	f8db 5014 	ldr.w	r5, [fp, #20]
 8003cfc:	f8db a020 	ldr.w	sl, [fp, #32]
 8003d00:	9301      	str	r3, [sp, #4]
 8003d02:	f006 ff8d 	bl	800ac20 <__aeabi_fmul>
 8003d06:	4629      	mov	r1, r5
 8003d08:	4680      	mov	r8, r0
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	f006 ff88 	bl	800ac20 <__aeabi_fmul>
 8003d10:	4601      	mov	r1, r0
 8003d12:	4640      	mov	r0, r8
 8003d14:	f006 fe7c 	bl	800aa10 <__addsf3>
 8003d18:	2100      	movs	r1, #0
 8003d1a:	4607      	mov	r7, r0
 8003d1c:	4650      	mov	r0, sl
 8003d1e:	f006 ff7f 	bl	800ac20 <__aeabi_fmul>
 8003d22:	4601      	mov	r1, r0
 8003d24:	4638      	mov	r0, r7
 8003d26:	f006 fe73 	bl	800aa10 <__addsf3>
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
 8003d2a:	f8dd c00c 	ldr.w	ip, [sp, #12]
	RAnkle_R_RHip_T[8]=RAnkle_R_RHip[8];

	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
 8003d2e:	9021      	str	r0, [sp, #132]	; 0x84
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
 8003d30:	4661      	mov	r1, ip
 8003d32:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d34:	f006 ff74 	bl	800ac20 <__aeabi_fmul>
 8003d38:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d3a:	4607      	mov	r7, r0
 8003d3c:	4630      	mov	r0, r6
 8003d3e:	f006 ff6f 	bl	800ac20 <__aeabi_fmul>
 8003d42:	4601      	mov	r1, r0
 8003d44:	4638      	mov	r0, r7
 8003d46:	f006 fe63 	bl	800aa10 <__addsf3>
 8003d4a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003d4c:	4607      	mov	r7, r0
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f006 ff66 	bl	800ac20 <__aeabi_fmul>
 8003d54:	4601      	mov	r1, r0
 8003d56:	4638      	mov	r0, r7
 8003d58:	f006 fe5a 	bl	800aa10 <__addsf3>
 8003d5c:	9022      	str	r0, [sp, #136]	; 0x88
	R[4]=RAnkle_R_RHip_T[3]*RotPelvis[1] +RAnkle_R_RHip_T[4]*RotPelvis[4] +RAnkle_R_RHip_T[5]*RotPelvis[7];
 8003d5e:	9a02      	ldr	r2, [sp, #8]
 8003d60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d62:	4611      	mov	r1, r2
 8003d64:	f006 ff5c 	bl	800ac20 <__aeabi_fmul>
 8003d68:	4649      	mov	r1, r9
 8003d6a:	4607      	mov	r7, r0
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	f006 ff57 	bl	800ac20 <__aeabi_fmul>
 8003d72:	4601      	mov	r1, r0
 8003d74:	4638      	mov	r0, r7
 8003d76:	f006 fe4b 	bl	800aa10 <__addsf3>
 8003d7a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003d7c:	4607      	mov	r7, r0
 8003d7e:	4620      	mov	r0, r4
 8003d80:	f006 ff4e 	bl	800ac20 <__aeabi_fmul>
 8003d84:	4601      	mov	r1, r0
 8003d86:	4638      	mov	r0, r7
 8003d88:	f006 fe42 	bl	800aa10 <__addsf3>
	R[5]=RAnkle_R_RHip_T[3]*RotPelvis[2] +RAnkle_R_RHip_T[4]*RotPelvis[5] +RAnkle_R_RHip_T[5]*RotPelvis[8];
 8003d8c:	9b01      	ldr	r3, [sp, #4]
	float R[9];
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
	R[4]=RAnkle_R_RHip_T[3]*RotPelvis[1] +RAnkle_R_RHip_T[4]*RotPelvis[4] +RAnkle_R_RHip_T[5]*RotPelvis[7];
 8003d8e:	9023      	str	r0, [sp, #140]	; 0x8c
	R[5]=RAnkle_R_RHip_T[3]*RotPelvis[2] +RAnkle_R_RHip_T[4]*RotPelvis[5] +RAnkle_R_RHip_T[5]*RotPelvis[8];
 8003d90:	4619      	mov	r1, r3
 8003d92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d94:	f006 ff44 	bl	800ac20 <__aeabi_fmul>
 8003d98:	4629      	mov	r1, r5
 8003d9a:	4607      	mov	r7, r0
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	f006 ff3f 	bl	800ac20 <__aeabi_fmul>
 8003da2:	4601      	mov	r1, r0
 8003da4:	4638      	mov	r0, r7
 8003da6:	f006 fe33 	bl	800aa10 <__addsf3>
 8003daa:	4651      	mov	r1, sl
 8003dac:	4606      	mov	r6, r0
 8003dae:	4620      	mov	r0, r4
 8003db0:	f006 ff36 	bl	800ac20 <__aeabi_fmul>
 8003db4:	4601      	mov	r1, r0
 8003db6:	4630      	mov	r0, r6
 8003db8:	f006 fe2a 	bl	800aa10 <__addsf3>
	R[6]=RAnkle_R_RHip_T[6]*RotPelvis[0] +RAnkle_R_RHip_T[7]*RotPelvis[3] +RAnkle_R_RHip_T[8]*RotPelvis[6];
 8003dbc:	f8dd c00c 	ldr.w	ip, [sp, #12]
	R[0]=RAnkle_R_RHip_T[0]*RotPelvis[0] +RAnkle_R_RHip_T[1]*RotPelvis[3] +RAnkle_R_RHip_T[2]*RotPelvis[6];
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
	R[4]=RAnkle_R_RHip_T[3]*RotPelvis[1] +RAnkle_R_RHip_T[4]*RotPelvis[4] +RAnkle_R_RHip_T[5]*RotPelvis[7];
	R[5]=RAnkle_R_RHip_T[3]*RotPelvis[2] +RAnkle_R_RHip_T[4]*RotPelvis[5] +RAnkle_R_RHip_T[5]*RotPelvis[8];
 8003dc0:	9024      	str	r0, [sp, #144]	; 0x90
	R[6]=RAnkle_R_RHip_T[6]*RotPelvis[0] +RAnkle_R_RHip_T[7]*RotPelvis[3] +RAnkle_R_RHip_T[8]*RotPelvis[6];
 8003dc2:	4661      	mov	r1, ip
 8003dc4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003dc6:	f006 ff2b 	bl	800ac20 <__aeabi_fmul>
 8003dca:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003dcc:	4604      	mov	r4, r0
 8003dce:	9804      	ldr	r0, [sp, #16]
 8003dd0:	f006 ff26 	bl	800ac20 <__aeabi_fmul>
 8003dd4:	4601      	mov	r1, r0
 8003dd6:	4620      	mov	r0, r4
 8003dd8:	f006 fe1a 	bl	800aa10 <__addsf3>
 8003ddc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003dde:	4604      	mov	r4, r0
 8003de0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003de2:	f006 ff1d 	bl	800ac20 <__aeabi_fmul>
 8003de6:	4601      	mov	r1, r0
 8003de8:	4620      	mov	r0, r4
 8003dea:	f006 fe11 	bl	800aa10 <__addsf3>
	R[7]=RAnkle_R_RHip_T[6]*RotPelvis[1] +RAnkle_R_RHip_T[7]*RotPelvis[4] +RAnkle_R_RHip_T[8]*RotPelvis[7];
 8003dee:	9a02      	ldr	r2, [sp, #8]
	R[1]=RAnkle_R_RHip_T[0]*RotPelvis[1] +RAnkle_R_RHip_T[1]*RotPelvis[4] +RAnkle_R_RHip_T[2]*RotPelvis[7];
	R[2]=RAnkle_R_RHip_T[0]*RotPelvis[2] +RAnkle_R_RHip_T[1]*RotPelvis[5] +RAnkle_R_RHip_T[2]*RotPelvis[8];
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
	R[4]=RAnkle_R_RHip_T[3]*RotPelvis[1] +RAnkle_R_RHip_T[4]*RotPelvis[4] +RAnkle_R_RHip_T[5]*RotPelvis[7];
	R[5]=RAnkle_R_RHip_T[3]*RotPelvis[2] +RAnkle_R_RHip_T[4]*RotPelvis[5] +RAnkle_R_RHip_T[5]*RotPelvis[8];
	R[6]=RAnkle_R_RHip_T[6]*RotPelvis[0] +RAnkle_R_RHip_T[7]*RotPelvis[3] +RAnkle_R_RHip_T[8]*RotPelvis[6];
 8003df0:	9025      	str	r0, [sp, #148]	; 0x94
	R[7]=RAnkle_R_RHip_T[6]*RotPelvis[1] +RAnkle_R_RHip_T[7]*RotPelvis[4] +RAnkle_R_RHip_T[8]*RotPelvis[7];
 8003df2:	4611      	mov	r1, r2
 8003df4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003df6:	f006 ff13 	bl	800ac20 <__aeabi_fmul>
 8003dfa:	4649      	mov	r1, r9
 8003dfc:	4604      	mov	r4, r0
 8003dfe:	9804      	ldr	r0, [sp, #16]
 8003e00:	f006 ff0e 	bl	800ac20 <__aeabi_fmul>
 8003e04:	4601      	mov	r1, r0
 8003e06:	4620      	mov	r0, r4
 8003e08:	f006 fe02 	bl	800aa10 <__addsf3>
 8003e0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003e0e:	4604      	mov	r4, r0
 8003e10:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003e12:	f006 ff05 	bl	800ac20 <__aeabi_fmul>
 8003e16:	4601      	mov	r1, r0
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f006 fdf9 	bl	800aa10 <__addsf3>
 8003e1e:	9026      	str	r0, [sp, #152]	; 0x98
	R[8]=RAnkle_R_RHip_T[6]*RotPelvis[2] +RAnkle_R_RHip_T[7]*RotPelvis[5] +RAnkle_R_RHip_T[8]*RotPelvis[8];
 8003e20:	9b01      	ldr	r3, [sp, #4]
 8003e22:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003e24:	4619      	mov	r1, r3
 8003e26:	f006 fefb 	bl	800ac20 <__aeabi_fmul>
 8003e2a:	4629      	mov	r1, r5
 8003e2c:	4604      	mov	r4, r0
 8003e2e:	9804      	ldr	r0, [sp, #16]
 8003e30:	f006 fef6 	bl	800ac20 <__aeabi_fmul>
 8003e34:	4601      	mov	r1, r0
 8003e36:	4620      	mov	r0, r4
 8003e38:	f006 fdea 	bl	800aa10 <__addsf3>
 8003e3c:	4651      	mov	r1, sl
 8003e3e:	4604      	mov	r4, r0
 8003e40:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003e42:	f006 feed 	bl	800ac20 <__aeabi_fmul>
 8003e46:	4601      	mov	r1, r0
 8003e48:	4620      	mov	r0, r4
 8003e4a:	f006 fde1 	bl	800aa10 <__addsf3>

	float ths[3];

	R2ths_CadD(R, ths);
 8003e4e:	a91c      	add	r1, sp, #112	; 0x70
	R[3]=RAnkle_R_RHip_T[3]*RotPelvis[0] +RAnkle_R_RHip_T[4]*RotPelvis[3] +RAnkle_R_RHip_T[5]*RotPelvis[6];
	R[4]=RAnkle_R_RHip_T[3]*RotPelvis[1] +RAnkle_R_RHip_T[4]*RotPelvis[4] +RAnkle_R_RHip_T[5]*RotPelvis[7];
	R[5]=RAnkle_R_RHip_T[3]*RotPelvis[2] +RAnkle_R_RHip_T[4]*RotPelvis[5] +RAnkle_R_RHip_T[5]*RotPelvis[8];
	R[6]=RAnkle_R_RHip_T[6]*RotPelvis[0] +RAnkle_R_RHip_T[7]*RotPelvis[3] +RAnkle_R_RHip_T[8]*RotPelvis[6];
	R[7]=RAnkle_R_RHip_T[6]*RotPelvis[1] +RAnkle_R_RHip_T[7]*RotPelvis[4] +RAnkle_R_RHip_T[8]*RotPelvis[7];
	R[8]=RAnkle_R_RHip_T[6]*RotPelvis[2] +RAnkle_R_RHip_T[7]*RotPelvis[5] +RAnkle_R_RHip_T[8]*RotPelvis[8];
 8003e50:	9027      	str	r0, [sp, #156]	; 0x9c

	float ths[3];

	R2ths_CadD(R, ths);
 8003e52:	a81f      	add	r0, sp, #124	; 0x7c
 8003e54:	f7ff fd5a 	bl	800390c <R2ths_CadD>

	float th7=ths[0];
	float th9=ths[1];
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
 8003e58:	981c      	ldr	r0, [sp, #112]	; 0x70
 8003e5a:	4943      	ldr	r1, [pc, #268]	; (8003f68 <RP_IK+0x598>)
 8003e5c:	f006 fee0 	bl	800ac20 <__aeabi_fmul>
 8003e60:	4942      	ldr	r1, [pc, #264]	; (8003f6c <RP_IK+0x59c>)
 8003e62:	f006 ff91 	bl	800ad88 <__aeabi_fdiv>
 8003e66:	f006 fa67 	bl	800a338 <__aeabi_f2d>
 8003e6a:	f007 f947 	bl	800b0fc <round>
 8003e6e:	4680      	mov	r8, r0
 8003e70:	4689      	mov	r9, r1
	float th9d=round((th9*180)/PI);
 8003e72:	981d      	ldr	r0, [sp, #116]	; 0x74
 8003e74:	493c      	ldr	r1, [pc, #240]	; (8003f68 <RP_IK+0x598>)
 8003e76:	f006 fed3 	bl	800ac20 <__aeabi_fmul>
 8003e7a:	493c      	ldr	r1, [pc, #240]	; (8003f6c <RP_IK+0x59c>)
 8003e7c:	f006 ff84 	bl	800ad88 <__aeabi_fdiv>
 8003e80:	f006 fa5a 	bl	800a338 <__aeabi_f2d>
 8003e84:	f007 f93a 	bl	800b0fc <round>
 8003e88:	4606      	mov	r6, r0
 8003e8a:	460f      	mov	r7, r1
	float th11d=round((th11*180)/PI);
 8003e8c:	981e      	ldr	r0, [sp, #120]	; 0x78
 8003e8e:	4936      	ldr	r1, [pc, #216]	; (8003f68 <RP_IK+0x598>)
 8003e90:	f006 fec6 	bl	800ac20 <__aeabi_fmul>
 8003e94:	4935      	ldr	r1, [pc, #212]	; (8003f6c <RP_IK+0x59c>)
 8003e96:	f006 ff77 	bl	800ad88 <__aeabi_fdiv>
 8003e9a:	f006 fa4d 	bl	800a338 <__aeabi_f2d>
 8003e9e:	f007 f92d 	bl	800b0fc <round>
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	460d      	mov	r5, r1
	float th13d=round((th13*180)/PI);
 8003ea6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003ea8:	492f      	ldr	r1, [pc, #188]	; (8003f68 <RP_IK+0x598>)
 8003eaa:	f006 feb9 	bl	800ac20 <__aeabi_fmul>
 8003eae:	492f      	ldr	r1, [pc, #188]	; (8003f6c <RP_IK+0x59c>)
 8003eb0:	f006 ff6a 	bl	800ad88 <__aeabi_fdiv>
 8003eb4:	f006 fa40 	bl	800a338 <__aeabi_f2d>
 8003eb8:	f007 f920 	bl	800b0fc <round>
 8003ebc:	468b      	mov	fp, r1
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
	float a2=(G)/2;
	float th15=-(a1-a2-a0);
 8003ebe:	9911      	ldr	r1, [sp, #68]	; 0x44
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
 8003ec0:	4682      	mov	sl, r0
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
	float a2=(G)/2;
	float th15=-(a1-a2-a0);
 8003ec2:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
 8003ec6:	4928      	ldr	r1, [pc, #160]	; (8003f68 <RP_IK+0x598>)
 8003ec8:	f006 feaa 	bl	800ac20 <__aeabi_fmul>
 8003ecc:	4927      	ldr	r1, [pc, #156]	; (8003f6c <RP_IK+0x59c>)
 8003ece:	f006 ff5b 	bl	800ad88 <__aeabi_fdiv>
 8003ed2:	f006 fa31 	bl	800a338 <__aeabi_f2d>
 8003ed6:	f007 f911 	bl	800b0fc <round>
 8003eda:	4602      	mov	r2, r0
 8003edc:	460b      	mov	r3, r1
	float th17d=round((th17*180)/PI);
 8003ede:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003ee0:	4921      	ldr	r1, [pc, #132]	; (8003f68 <RP_IK+0x598>)
 8003ee2:	9202      	str	r2, [sp, #8]
 8003ee4:	9301      	str	r3, [sp, #4]
 8003ee6:	f006 fe9b 	bl	800ac20 <__aeabi_fmul>
 8003eea:	4920      	ldr	r1, [pc, #128]	; (8003f6c <RP_IK+0x59c>)
 8003eec:	f006 ff4c 	bl	800ad88 <__aeabi_fdiv>
 8003ef0:	f006 fa22 	bl	800a338 <__aeabi_f2d>
 8003ef4:	f007 f902 	bl	800b0fc <round>
 8003ef8:	e9cd 0106 	strd	r0, r1, [sp, #24]

	float th7=ths[0];
	float th9=ths[1];
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
 8003efc:	4649      	mov	r1, r9
 8003efe:	4640      	mov	r0, r8
 8003f00:	f006 fd30 	bl	800a964 <__aeabi_d2f>
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
	float th17d=round((th17*180)/PI);

	int th7d_int=(int) th7d;
 8003f04:	f007 f852 	bl	800afac <__aeabi_f2iz>
 8003f08:	9908      	ldr	r1, [sp, #32]
 8003f0a:	6008      	str	r0, [r1, #0]
	float th7=ths[0];
	float th9=ths[1];
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
 8003f0c:	4639      	mov	r1, r7
 8003f0e:	4630      	mov	r0, r6
 8003f10:	f006 fd28 	bl	800a964 <__aeabi_d2f>
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
	float th17d=round((th17*180)/PI);

	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
 8003f14:	f007 f84a 	bl	800afac <__aeabi_f2iz>
 8003f18:	9908      	ldr	r1, [sp, #32]
 8003f1a:	6048      	str	r0, [r1, #4]
	float th9=ths[1];
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
 8003f1c:	4629      	mov	r1, r5
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f006 fd20 	bl	800a964 <__aeabi_d2f>
	float th15d=round((th15*180)/PI);
	float th17d=round((th17*180)/PI);

	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
	int th11d_int=(int) th11d;
 8003f24:	f007 f842 	bl	800afac <__aeabi_f2iz>
 8003f28:	9908      	ldr	r1, [sp, #32]
 8003f2a:	6088      	str	r0, [r1, #8]
	float th11=ths[2];

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
 8003f2c:	4659      	mov	r1, fp
 8003f2e:	4650      	mov	r0, sl
 8003f30:	f006 fd18 	bl	800a964 <__aeabi_d2f>
	float th17d=round((th17*180)/PI);

	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
	int th11d_int=(int) th11d;
	int th13d_int=(int) th13d;
 8003f34:	f007 f83a 	bl	800afac <__aeabi_f2iz>

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
 8003f38:	9a02      	ldr	r2, [sp, #8]
 8003f3a:	9b01      	ldr	r3, [sp, #4]
	float th17d=round((th17*180)/PI);

	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
	int th11d_int=(int) th11d;
	int th13d_int=(int) th13d;
 8003f3c:	9908      	ldr	r1, [sp, #32]
 8003f3e:	60c8      	str	r0, [r1, #12]

	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
 8003f40:	4610      	mov	r0, r2
 8003f42:	4619      	mov	r1, r3
 8003f44:	f006 fd0e 	bl	800a964 <__aeabi_d2f>

	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
	int th11d_int=(int) th11d;
	int th13d_int=(int) th13d;
	int th15d_int=(int) th15d;
 8003f48:	f007 f830 	bl	800afac <__aeabi_f2iz>
 8003f4c:	9b08      	ldr	r3, [sp, #32]
 8003f4e:	6118      	str	r0, [r3, #16]
	float th7d=round((th7*180)/PI);
	float th9d=round((th9*180)/PI);
	float th11d=round((th11*180)/PI);
	float th13d=round((th13*180)/PI);
	float th15d=round((th15*180)/PI);
	float th17d=round((th17*180)/PI);
 8003f50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f54:	f006 fd06 	bl	800a964 <__aeabi_d2f>
	int th7d_int=(int) th7d;
	int th9d_int=(int) th9d;
	int th11d_int=(int) th11d;
	int th13d_int=(int) th13d;
	int th15d_int=(int) th15d;
	int th17d_int=(int) th17d;
 8003f58:	f007 f828 	bl	800afac <__aeabi_f2iz>
 8003f5c:	9908      	ldr	r1, [sp, #32]
 8003f5e:	6148      	str	r0, [r1, #20]
	ThRLeg[1]=th9d_int;
	ThRLeg[2]=th11d_int;
	ThRLeg[3]=th13d_int;
	ThRLeg[4]=th15d_int;
	ThRLeg[5]=th17d_int;
}
 8003f60:	b029      	add	sp, #164	; 0xa4
 8003f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f66:	bf00      	nop
 8003f68:	43340000 	teqmi	r4, #0
 8003f6c:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08

08003f70 <R2ths_CadI>:
	ths[1]=th9;
	ths[2]=th11;
}

void R2ths_CadI(float Rot[9], float ths[3])
{
 8003f70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			th12=0.0;
		}
	}
	else
	{
		float Sin10=Rot[4];
 8003f74:	6904      	ldr	r4, [r0, #16]
	ths[1]=th9;
	ths[2]=th11;
}

void R2ths_CadI(float Rot[9], float ths[3])
{
 8003f76:	4683      	mov	fp, r0
 8003f78:	468a      	mov	sl, r1
		}
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	4621      	mov	r1, r4
 8003f7e:	f006 fe4f 	bl	800ac20 <__aeabi_fmul>
 8003f82:	4601      	mov	r1, r0
 8003f84:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003f88:	f006 fd40 	bl	800aa0c <__aeabi_fsub>
 8003f8c:	f006 f9d4 	bl	800a338 <__aeabi_f2d>
 8003f90:	f007 f94e 	bl	800b230 <sqrt>
 8003f94:	4606      	mov	r6, r0
		th10=atan2(Sin10,Cos10);
 8003f96:	4620      	mov	r0, r4
		}
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
 8003f98:	460f      	mov	r7, r1
		th10=atan2(Sin10,Cos10);
 8003f9a:	f006 f9cd 	bl	800a338 <__aeabi_f2d>
 8003f9e:	4604      	mov	r4, r0
 8003fa0:	460d      	mov	r5, r1
		}
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
 8003fa2:	4630      	mov	r0, r6
 8003fa4:	4639      	mov	r1, r7
 8003fa6:	f006 fcdd 	bl	800a964 <__aeabi_d2f>
		th10=atan2(Sin10,Cos10);
 8003faa:	f006 f9c5 	bl	800a338 <__aeabi_f2d>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	4629      	mov	r1, r5
 8003fb6:	f007 f939 	bl	800b22c <atan2>
 8003fba:	4606      	mov	r6, r0
		th12=atan2(-Rot[1],-Rot[7]);
 8003fbc:	f8db 0004 	ldr.w	r0, [fp, #4]
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
		th10=atan2(Sin10,Cos10);
 8003fc0:	460f      	mov	r7, r1
		th12=atan2(-Rot[1],-Rot[7]);
 8003fc2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003fc6:	f006 f9b7 	bl	800a338 <__aeabi_f2d>
 8003fca:	4604      	mov	r4, r0
 8003fcc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003fd0:	460d      	mov	r5, r1
 8003fd2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003fd6:	f006 f9af 	bl	800a338 <__aeabi_f2d>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	4620      	mov	r0, r4
 8003fe0:	4629      	mov	r1, r5
 8003fe2:	f007 f923 	bl	800b22c <atan2>
 8003fe6:	4604      	mov	r4, r0
		th8p=atan2(Rot[5],Rot[3]);
 8003fe8:	f8db 0014 	ldr.w	r0, [fp, #20]
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
		th10=atan2(Sin10,Cos10);
		th12=atan2(-Rot[1],-Rot[7]);
 8003fec:	460d      	mov	r5, r1
		th8p=atan2(Rot[5],Rot[3]);
 8003fee:	f006 f9a3 	bl	800a338 <__aeabi_f2d>
 8003ff2:	4680      	mov	r8, r0
 8003ff4:	f8db 000c 	ldr.w	r0, [fp, #12]
 8003ff8:	4689      	mov	r9, r1
 8003ffa:	f006 f99d 	bl	800a338 <__aeabi_f2d>
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
 8004002:	4640      	mov	r0, r8
 8004004:	4649      	mov	r1, r9
 8004006:	f007 f911 	bl	800b22c <atan2>
 800400a:	f006 fcab 	bl	800a964 <__aeabi_d2f>
	}
	ths[0]=th8p+PI/4;
 800400e:	4909      	ldr	r1, [pc, #36]	; (8004034 <R2ths_CadI+0xc4>)
 8004010:	f006 fcfe 	bl	800aa10 <__addsf3>
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
		th10=atan2(Sin10,Cos10);
 8004014:	4639      	mov	r1, r7
		th12=atan2(-Rot[1],-Rot[7]);
		th8p=atan2(Rot[5],Rot[3]);
	}
	ths[0]=th8p+PI/4;
 8004016:	f8ca 0000 	str.w	r0, [sl]
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
		th10=atan2(Sin10,Cos10);
 800401a:	4630      	mov	r0, r6
 800401c:	f006 fca2 	bl	800a964 <__aeabi_d2f>
		th12=atan2(-Rot[1],-Rot[7]);
 8004020:	4629      	mov	r1, r5
	}
	else
	{
		float Sin10=Rot[4];
		float Cos10=sqrt(1-Sin10*Sin10);
		th10=atan2(Sin10,Cos10);
 8004022:	f8ca 0004 	str.w	r0, [sl, #4]
		th12=atan2(-Rot[1],-Rot[7]);
 8004026:	4620      	mov	r0, r4
 8004028:	f006 fc9c 	bl	800a964 <__aeabi_d2f>
 800402c:	f8ca 0008 	str.w	r0, [sl, #8]
 8004030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004034:	3f490fd8 	svccc	0x00490fd8

08004038 <LP_IK>:
	VecSal[1]=Mat[3]*Vec[0] +Mat[4]*Vec[1] +Mat[5]*Vec[2];
	VecSal[2]=Mat[6]*Vec[0] +Mat[7]*Vec[1] +Mat[8]*Vec[2];
}

void LP_IK(float rLA_Pelvis[3], float RotPelvis[9], int ThLLeg[6])
{
 8004038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float L7=75.0/10;
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rLHipPelvis[3];
	rLHipPelvis[0]=-L5/2;
 800403c:	4bae      	ldr	r3, [pc, #696]	; (80042f8 <LP_IK+0x2c0>)
	VecSal[1]=Mat[3]*Vec[0] +Mat[4]*Vec[1] +Mat[5]*Vec[2];
	VecSal[2]=Mat[6]*Vec[0] +Mat[7]*Vec[1] +Mat[8]*Vec[2];
}

void LP_IK(float rLA_Pelvis[3], float RotPelvis[9], int ThLLeg[6])
{
 800403e:	b0a9      	sub	sp, #164	; 0xa4
	float L7=75.0/10;
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rLHipPelvis[3];
	rLHipPelvis[0]=-L5/2;
 8004040:	9313      	str	r3, [sp, #76]	; 0x4c
	rLHipPelvis[1]=L1;
 8004042:	4bae      	ldr	r3, [pc, #696]	; (80042fc <LP_IK+0x2c4>)
	VecSal[1]=Mat[3]*Vec[0] +Mat[4]*Vec[1] +Mat[5]*Vec[2];
	VecSal[2]=Mat[6]*Vec[0] +Mat[7]*Vec[1] +Mat[8]*Vec[2];
}

void LP_IK(float rLA_Pelvis[3], float RotPelvis[9], int ThLLeg[6])
{
 8004044:	468b      	mov	fp, r1
 8004046:	4604      	mov	r4, r0
 8004048:	9207      	str	r2, [sp, #28]
	float L8=14.5/10;
	float Lb=hypot(L7,L8);

	float rLHipPelvis[3];
	rLHipPelvis[0]=-L5/2;
	rLHipPelvis[1]=L1;
 800404a:	9314      	str	r3, [sp, #80]	; 0x50
	rLHipPelvis[2]=0.0;

	float World_rLHipPel[3];
	M_V(RotPelvis, rLHipPelvis, World_rLHipPel);
 800404c:	4608      	mov	r0, r1
	float Lb=hypot(L7,L8);

	float rLHipPelvis[3];
	rLHipPelvis[0]=-L5/2;
	rLHipPelvis[1]=L1;
	rLHipPelvis[2]=0.0;
 800404e:	2300      	movs	r3, #0

	float World_rLHipPel[3];
	M_V(RotPelvis, rLHipPelvis, World_rLHipPel);
 8004050:	a913      	add	r1, sp, #76	; 0x4c
 8004052:	aa16      	add	r2, sp, #88	; 0x58
	float Lb=hypot(L7,L8);

	float rLHipPelvis[3];
	rLHipPelvis[0]=-L5/2;
	rLHipPelvis[1]=L1;
	rLHipPelvis[2]=0.0;
 8004054:	9315      	str	r3, [sp, #84]	; 0x54

	float World_rLHipPel[3];
	M_V(RotPelvis, rLHipPelvis, World_rLHipPel);
 8004056:	f7ff fc0f 	bl	8003878 <M_V>

	float rLA_RHip[3];
	V1mV2(rLA_Pelvis, World_rLHipPel, rLA_RHip);
 800405a:	aa19      	add	r2, sp, #100	; 0x64
 800405c:	4620      	mov	r0, r4
 800405e:	a916      	add	r1, sp, #88	; 0x58
 8004060:	f7ff fbf6 	bl	8003850 <V1mV2>

	float LHipX,LHipY,LHipZ;			//Posicin Cartesiana (cm)
	LHipX=rLA_RHip[2];	//Desired Hip Position X
	LHipY=rLA_RHip[0];	//Desired Hip Position Y
 8004064:	9f19      	ldr	r7, [sp, #100]	; 0x64
	LHipZ=rLA_RHip[1];	//Desired Hip Position Z
 8004066:	9e1a      	ldr	r6, [sp, #104]	; 0x68

	float y1=LHipY;
	float x1=LHipX;
	float z1=LHipZ;

	float th18=-atan2(y1,z1);
 8004068:	4638      	mov	r0, r7
 800406a:	f006 f965 	bl	800a338 <__aeabi_f2d>
 800406e:	4604      	mov	r4, r0
 8004070:	4630      	mov	r0, r6
 8004072:	460d      	mov	r5, r1
 8004074:	f006 f960 	bl	800a338 <__aeabi_f2d>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4620      	mov	r0, r4
 800407e:	4629      	mov	r1, r5

	float rLA_RHip[3];
	V1mV2(rLA_Pelvis, World_rLHipPel, rLA_RHip);

	float LHipX,LHipY,LHipZ;			//Posicin Cartesiana (cm)
	LHipX=rLA_RHip[2];	//Desired Hip Position X
 8004080:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c

	float y1=LHipY;
	float x1=LHipX;
	float z1=LHipZ;

	float th18=-atan2(y1,z1);
 8004084:	f007 f8d2 	bl	800b22c <atan2>
 8004088:	f006 fc6c 	bl	800a964 <__aeabi_d2f>
 800408c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004090:	9010      	str	r0, [sp, #64]	; 0x40

	float var1=x1*x1+y1*y1+z1*z1;
 8004092:	4639      	mov	r1, r7
 8004094:	4638      	mov	r0, r7
 8004096:	f006 fdc3 	bl	800ac20 <__aeabi_fmul>
 800409a:	4631      	mov	r1, r6
 800409c:	4607      	mov	r7, r0
 800409e:	4630      	mov	r0, r6
 80040a0:	f006 fdbe 	bl	800ac20 <__aeabi_fmul>
 80040a4:	4641      	mov	r1, r8
 80040a6:	4606      	mov	r6, r0
 80040a8:	4640      	mov	r0, r8
 80040aa:	f006 fdb9 	bl	800ac20 <__aeabi_fmul>
 80040ae:	4639      	mov	r1, r7
 80040b0:	f006 fcae 	bl	800aa10 <__addsf3>
 80040b4:	4631      	mov	r1, r6
 80040b6:	f006 fcab 	bl	800aa10 <__addsf3>
	float l=sqrt(var1);
 80040ba:	f006 f93d 	bl	800a338 <__aeabi_f2d>
 80040be:	f007 f8b7 	bl	800b230 <sqrt>
 80040c2:	f006 fc4f 	bl	800a964 <__aeabi_d2f>
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 80040c6:	4601      	mov	r1, r0
	float z1=LHipZ;

	float th18=-atan2(y1,z1);

	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
 80040c8:	4681      	mov	r9, r0
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 80040ca:	f006 fda9 	bl	800ac20 <__aeabi_fmul>
 80040ce:	498c      	ldr	r1, [pc, #560]	; (8004300 <LP_IK+0x2c8>)
 80040d0:	f006 fc9c 	bl	800aa0c <__aeabi_fsub>
 80040d4:	498a      	ldr	r1, [pc, #552]	; (8004300 <LP_IK+0x2c8>)
 80040d6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80040da:	f006 fe55 	bl	800ad88 <__aeabi_fdiv>
	float var2=1-cosG*cosG;
 80040de:	4601      	mov	r1, r0

	float th18=-atan2(y1,z1);

	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
 80040e0:	4682      	mov	sl, r0
	float var2=1-cosG*cosG;
 80040e2:	f006 fd9d 	bl	800ac20 <__aeabi_fmul>
 80040e6:	4601      	mov	r1, r0
 80040e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80040ec:	f006 fc8e 	bl	800aa0c <__aeabi_fsub>
	float sinG=sqrt(var2);
 80040f0:	f006 f922 	bl	800a338 <__aeabi_f2d>
 80040f4:	f007 f89c 	bl	800b230 <sqrt>
 80040f8:	f006 fc34 	bl	800a964 <__aeabi_d2f>
	float G=PI-atan2(sinG,cosG);
 80040fc:	f006 f91c 	bl	800a338 <__aeabi_f2d>
 8004100:	4604      	mov	r4, r0
 8004102:	4650      	mov	r0, sl
 8004104:	460d      	mov	r5, r1
 8004106:	f006 f917 	bl	800a338 <__aeabi_f2d>
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	4620      	mov	r0, r4
 8004110:	4629      	mov	r1, r5
 8004112:	f007 f88b 	bl	800b22c <atan2>
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	a175      	add	r1, pc, #468	; (adr r1, 80042f0 <LP_IK+0x2b8>)
 800411c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004120:	f005 ffaa 	bl	800a078 <__aeabi_dsub>
 8004124:	f006 fc1e 	bl	800a964 <__aeabi_d2f>
	float a0=atan2(L8,L7);

	float th14=(G+2*a0);
 8004128:	4976      	ldr	r1, [pc, #472]	; (8004304 <LP_IK+0x2cc>)
	float var1=x1*x1+y1*y1+z1*z1;
	float l=sqrt(var1);
	float cosG=-(l*l-2*Lb*Lb)/(2*Lb*Lb);
	float var2=1-cosG*cosG;
	float sinG=sqrt(var2);
	float G=PI-atan2(sinG,cosG);
 800412a:	4682      	mov	sl, r0
	float a0=atan2(L8,L7);

	float th14=(G+2*a0);
 800412c:	f006 fc70 	bl	800aa10 <__addsf3>

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
 8004130:	4631      	mov	r1, r6
	float var2=1-cosG*cosG;
	float sinG=sqrt(var2);
	float G=PI-atan2(sinG,cosG);
	float a0=atan2(L8,L7);

	float th14=(G+2*a0);
 8004132:	9011      	str	r0, [sp, #68]	; 0x44

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
 8004134:	4638      	mov	r0, r7
 8004136:	f006 fc6b 	bl	800aa10 <__addsf3>
 800413a:	f006 f8fd 	bl	800a338 <__aeabi_f2d>
 800413e:	4604      	mov	r4, r0
 8004140:	460d      	mov	r5, r1
 8004142:	f007 f875 	bl	800b230 <sqrt>
 8004146:	4606      	mov	r6, r0
 8004148:	4648      	mov	r0, r9
 800414a:	460f      	mov	r7, r1
 800414c:	f006 f8f4 	bl	800a338 <__aeabi_f2d>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4630      	mov	r0, r6
 8004156:	4639      	mov	r1, r7
 8004158:	f006 f942 	bl	800a3e0 <__aeabi_dmul>
 800415c:	4602      	mov	r2, r0
 800415e:	460b      	mov	r3, r1
 8004160:	4620      	mov	r0, r4
 8004162:	4629      	mov	r1, r5
 8004164:	f006 fa66 	bl	800a634 <__aeabi_ddiv>
 8004168:	f006 fbfc 	bl	800a964 <__aeabi_d2f>
	float var3=1-cosa1*cosa1;
 800416c:	4601      	mov	r1, r0
	float G=PI-atan2(sinG,cosG);
	float a0=atan2(L8,L7);

	float th14=(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
 800416e:	4681      	mov	r9, r0
	float var3=1-cosa1*cosa1;
 8004170:	f006 fd56 	bl	800ac20 <__aeabi_fmul>
 8004174:	4601      	mov	r1, r0
 8004176:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800417a:	f006 fc47 	bl	800aa0c <__aeabi_fsub>
	float sina1=sqrt(var3);
 800417e:	f006 f8db 	bl	800a338 <__aeabi_f2d>
 8004182:	f007 f855 	bl	800b230 <sqrt>
 8004186:	4606      	mov	r6, r0
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8004188:	4640      	mov	r0, r8

	float th14=(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 800418a:	460f      	mov	r7, r1
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 800418c:	f006 f8d4 	bl	800a338 <__aeabi_f2d>

	float th14=(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8004190:	4630      	mov	r0, r6
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8004192:	2900      	cmp	r1, #0

	float th14=(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 8004194:	4639      	mov	r1, r7
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 8004196:	f04f 0400 	mov.w	r4, #0
 800419a:	4d5b      	ldr	r5, [pc, #364]	; (8004308 <LP_IK+0x2d0>)
 800419c:	bfbc      	itt	lt
 800419e:	2400      	movlt	r4, #0
 80041a0:	4d5a      	ldrlt	r5, [pc, #360]	; (800430c <LP_IK+0x2d4>)

	float th14=(G+2*a0);

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
 80041a2:	f006 fbdf 	bl	800a964 <__aeabi_d2f>
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
 80041a6:	f006 f8c7 	bl	800a338 <__aeabi_f2d>
 80041aa:	4606      	mov	r6, r0
 80041ac:	4648      	mov	r0, r9
 80041ae:	460f      	mov	r7, r1
 80041b0:	f006 f8c2 	bl	800a338 <__aeabi_f2d>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4630      	mov	r0, r6
 80041ba:	4639      	mov	r1, r7
 80041bc:	f007 f836 	bl	800b22c <atan2>
 80041c0:	4606      	mov	r6, r0
 80041c2:	460f      	mov	r7, r1

	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
 80041c4:	4620      	mov	r0, r4
 80041c6:	4629      	mov	r1, r5
 80041c8:	f006 fbcc 	bl	800a964 <__aeabi_d2f>
	float a1=-signx1*atan2(sina1,cosa1);
 80041cc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80041d0:	f006 f8b2 	bl	800a338 <__aeabi_f2d>
 80041d4:	4632      	mov	r2, r6
 80041d6:	463b      	mov	r3, r7
 80041d8:	f006 f902 	bl	800a3e0 <__aeabi_dmul>
 80041dc:	f006 fbc2 	bl	800a964 <__aeabi_d2f>
	float a2=(G)/2;
 80041e0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
	float cosa1=(y1*y1+z1*z1)/(sqrt(y1*y1+z1*z1)*l);
	float var3=1-cosa1*cosa1;
	float sina1=sqrt(var3);
	float pmOne=1;
	float signx1=copysign(pmOne,x1);
	float a1=-signx1*atan2(sina1,cosa1);
 80041e4:	4604      	mov	r4, r0
	float a2=(G)/2;
 80041e6:	4650      	mov	r0, sl
 80041e8:	f006 fd1a 	bl	800ac20 <__aeabi_fmul>
 80041ec:	4601      	mov	r1, r0
	float th16=a1-a2-a0;
 80041ee:	4620      	mov	r0, r4
 80041f0:	f006 fc0c 	bl	800aa0c <__aeabi_fsub>
 80041f4:	4946      	ldr	r1, [pc, #280]	; (8004310 <LP_IK+0x2d8>)
 80041f6:	f006 fc09 	bl	800aa0c <__aeabi_fsub>
 80041fa:	4684      	mov	ip, r0

	float LAnkle_R_LHip[9];

	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
 80041fc:	4661      	mov	r1, ip
 80041fe:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004200:	f8cd c004 	str.w	ip, [sp, #4]
 8004204:	f006 fc04 	bl	800aa10 <__addsf3>
 8004208:	f006 f896 	bl	800a338 <__aeabi_f2d>
 800420c:	4604      	mov	r4, r0
 800420e:	460d      	mov	r5, r1
 8004210:	f006 ffc2 	bl	800b198 <sin>
 8004214:	4680      	mov	r8, r0
 8004216:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004218:	4689      	mov	r9, r1
 800421a:	f006 f88d 	bl	800a338 <__aeabi_f2d>
 800421e:	4606      	mov	r6, r0
 8004220:	460f      	mov	r7, r1
 8004222:	f006 ffb9 	bl	800b198 <sin>
 8004226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800422a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800422e:	4640      	mov	r0, r8
 8004230:	4649      	mov	r1, r9
 8004232:	f006 f8d5 	bl	800a3e0 <__aeabi_dmul>
 8004236:	f006 fb95 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[1]=cos(th18);
 800423a:	4639      	mov	r1, r7
	float a2=(G)/2;
	float th16=a1-a2-a0;

	float LAnkle_R_LHip[9];

	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
 800423c:	4682      	mov	sl, r0
	LAnkle_R_LHip[1]=cos(th18);
 800423e:	4630      	mov	r0, r6
 8004240:	f006 ff16 	bl	800b070 <cos>
 8004244:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004248:	f006 fb8c 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
 800424c:	4629      	mov	r1, r5
	float th16=a1-a2-a0;

	float LAnkle_R_LHip[9];

	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
	LAnkle_R_LHip[1]=cos(th18);
 800424e:	900a      	str	r0, [sp, #40]	; 0x28
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
 8004250:	4620      	mov	r0, r4
 8004252:	f006 ff0d 	bl	800b070 <cos>
 8004256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800425a:	4604      	mov	r4, r0
 800425c:	460d      	mov	r5, r1
 800425e:	f006 f8bf 	bl	800a3e0 <__aeabi_dmul>
 8004262:	f006 fb7f 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[3]=-sin(th14 + th16)*cos(th18);
 8004266:	e9dd 2308 	ldrd	r2, r3, [sp, #32]

	float LAnkle_R_LHip[9];

	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
	LAnkle_R_LHip[1]=cos(th18);
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
 800426a:	900b      	str	r0, [sp, #44]	; 0x2c
	LAnkle_R_LHip[3]=-sin(th14 + th16)*cos(th18);
 800426c:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
 8004270:	4640      	mov	r0, r8
 8004272:	f006 f8b5 	bl	800a3e0 <__aeabi_dmul>
 8004276:	f006 fb75 	bl	800a964 <__aeabi_d2f>
 800427a:	4606      	mov	r6, r0
	LAnkle_R_LHip[4]=sin(th18);
 800427c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004280:	f006 fb70 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[5]=-cos(th14 + th16)*cos(th18);
 8004284:	e9dd 2308 	ldrd	r2, r3, [sp, #32]

	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
	LAnkle_R_LHip[1]=cos(th18);
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
	LAnkle_R_LHip[3]=-sin(th14 + th16)*cos(th18);
	LAnkle_R_LHip[4]=sin(th18);
 8004288:	4607      	mov	r7, r0
	LAnkle_R_LHip[5]=-cos(th14 + th16)*cos(th18);
 800428a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 800428e:	4620      	mov	r0, r4
 8004290:	f006 f8a6 	bl	800a3e0 <__aeabi_dmul>
 8004294:	f006 fb66 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[6]=-cos(th14 + th16);
 8004298:	4629      	mov	r1, r5
	LAnkle_R_LHip[0]=sin(th14 + th16)*sin(th18);
	LAnkle_R_LHip[1]=cos(th18);
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
	LAnkle_R_LHip[3]=-sin(th14 + th16)*cos(th18);
	LAnkle_R_LHip[4]=sin(th18);
	LAnkle_R_LHip[5]=-cos(th14 + th16)*cos(th18);
 800429a:	9004      	str	r0, [sp, #16]
	LAnkle_R_LHip[6]=-cos(th14 + th16);
 800429c:	4620      	mov	r0, r4
 800429e:	f006 fb61 	bl	800a964 <__aeabi_d2f>
	LAnkle_R_LHip[7]=0.0;
	LAnkle_R_LHip[8]=sin(th14 + th16);
 80042a2:	4649      	mov	r1, r9
	LAnkle_R_LHip[1]=cos(th18);
	LAnkle_R_LHip[2]=cos(th14 + th16)*sin(th18);
	LAnkle_R_LHip[3]=-sin(th14 + th16)*cos(th18);
	LAnkle_R_LHip[4]=sin(th18);
	LAnkle_R_LHip[5]=-cos(th14 + th16)*cos(th18);
	LAnkle_R_LHip[6]=-cos(th14 + th16);
 80042a4:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
	LAnkle_R_LHip[7]=0.0;
	LAnkle_R_LHip[8]=sin(th14 + th16);
 80042a8:	4640      	mov	r0, r8
 80042aa:	f006 fb5b 	bl	800a964 <__aeabi_d2f>
 80042ae:	9008      	str	r0, [sp, #32]
	LAnkle_R_LHip_T[6]=LAnkle_R_LHip[2];
	LAnkle_R_LHip_T[7]=LAnkle_R_LHip[5];
	LAnkle_R_LHip_T[8]=LAnkle_R_LHip[8];

	float R[9];
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
 80042b0:	f8db 3000 	ldr.w	r3, [fp]
 80042b4:	4650      	mov	r0, sl
 80042b6:	930c      	str	r3, [sp, #48]	; 0x30
 80042b8:	f8db 300c 	ldr.w	r3, [fp, #12]
 80042bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80042be:	930d      	str	r3, [sp, #52]	; 0x34
 80042c0:	f8db 3018 	ldr.w	r3, [fp, #24]
 80042c4:	930e      	str	r3, [sp, #56]	; 0x38
 80042c6:	f006 fcab 	bl	800ac20 <__aeabi_fmul>
 80042ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042cc:	4605      	mov	r5, r0
 80042ce:	4630      	mov	r0, r6
 80042d0:	f006 fca6 	bl	800ac20 <__aeabi_fmul>
 80042d4:	4601      	mov	r1, r0
 80042d6:	4628      	mov	r0, r5
 80042d8:	f006 fb9a 	bl	800aa10 <__addsf3>
 80042dc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80042de:	4605      	mov	r5, r0
 80042e0:	4620      	mov	r0, r4
 80042e2:	f006 fc9d 	bl	800ac20 <__aeabi_fmul>
 80042e6:	4601      	mov	r1, r0
 80042e8:	e014      	b.n	8004314 <LP_IK+0x2dc>
 80042ea:	bf00      	nop
 80042ec:	f3af 8000 	nop.w
 80042f0:	00000000 	andeq	r0, r0, r0
 80042f4:	400921fb 	strdmi	r2, [r9], -fp
 80042f8:	c0766666 	rsbsgt	r6, r6, r6, ror #12
 80042fc:	40466666 	submi	r6, r6, r6, ror #12
 8004300:	42e968f5 	rscmi	r6, r9, #16056320	; 0xf50000
 8004304:	3ec38f85 	cdpcc	15, 12, cr8, cr3, cr5, {4}
 8004308:	3ff00000 	svccc	0x00f00000	; IMB
 800430c:	bff00000 	svclt	0x00f00000	; IMB
 8004310:	3e438f85 	cdpcc	15, 4, cr8, cr3, cr5, {4}
 8004314:	4628      	mov	r0, r5
 8004316:	f006 fb7b 	bl	800aa10 <__addsf3>
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
 800431a:	f8db 2004 	ldr.w	r2, [fp, #4]
 800431e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004322:	4611      	mov	r1, r2
	LAnkle_R_LHip_T[6]=LAnkle_R_LHip[2];
	LAnkle_R_LHip_T[7]=LAnkle_R_LHip[5];
	LAnkle_R_LHip_T[8]=LAnkle_R_LHip[8];

	float R[9];
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
 8004324:	901f      	str	r0, [sp, #124]	; 0x7c
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
 8004326:	4650      	mov	r0, sl
 8004328:	f8db 8010 	ldr.w	r8, [fp, #16]
 800432c:	930f      	str	r3, [sp, #60]	; 0x3c
 800432e:	9203      	str	r2, [sp, #12]
 8004330:	f006 fc76 	bl	800ac20 <__aeabi_fmul>
 8004334:	4641      	mov	r1, r8
 8004336:	4605      	mov	r5, r0
 8004338:	4630      	mov	r0, r6
 800433a:	f006 fc71 	bl	800ac20 <__aeabi_fmul>
 800433e:	4601      	mov	r1, r0
 8004340:	4628      	mov	r0, r5
 8004342:	f006 fb65 	bl	800aa10 <__addsf3>
 8004346:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004348:	4605      	mov	r5, r0
 800434a:	4620      	mov	r0, r4
 800434c:	f006 fc68 	bl	800ac20 <__aeabi_fmul>
 8004350:	4601      	mov	r1, r0
 8004352:	4628      	mov	r0, r5
 8004354:	f006 fb5c 	bl	800aa10 <__addsf3>
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
 8004358:	f8db 3008 	ldr.w	r3, [fp, #8]
	LAnkle_R_LHip_T[7]=LAnkle_R_LHip[5];
	LAnkle_R_LHip_T[8]=LAnkle_R_LHip[8];

	float R[9];
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
 800435c:	9020      	str	r0, [sp, #128]	; 0x80
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
 800435e:	4619      	mov	r1, r3
 8004360:	4650      	mov	r0, sl
 8004362:	f8db 5014 	ldr.w	r5, [fp, #20]
 8004366:	f8db 9020 	ldr.w	r9, [fp, #32]
 800436a:	9302      	str	r3, [sp, #8]
 800436c:	f006 fc58 	bl	800ac20 <__aeabi_fmul>
 8004370:	4629      	mov	r1, r5
 8004372:	4682      	mov	sl, r0
 8004374:	4630      	mov	r0, r6
 8004376:	f006 fc53 	bl	800ac20 <__aeabi_fmul>
 800437a:	4601      	mov	r1, r0
 800437c:	4650      	mov	r0, sl
 800437e:	f006 fb47 	bl	800aa10 <__addsf3>
 8004382:	4649      	mov	r1, r9
 8004384:	4606      	mov	r6, r0
 8004386:	4620      	mov	r0, r4
 8004388:	f006 fc4a 	bl	800ac20 <__aeabi_fmul>
 800438c:	4601      	mov	r1, r0
 800438e:	4630      	mov	r0, r6
 8004390:	f006 fb3e 	bl	800aa10 <__addsf3>
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
 8004394:	990c      	ldr	r1, [sp, #48]	; 0x30
	LAnkle_R_LHip_T[8]=LAnkle_R_LHip[8];

	float R[9];
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
 8004396:	9021      	str	r0, [sp, #132]	; 0x84
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
 8004398:	980a      	ldr	r0, [sp, #40]	; 0x28
 800439a:	f006 fc41 	bl	800ac20 <__aeabi_fmul>
 800439e:	990d      	ldr	r1, [sp, #52]	; 0x34
 80043a0:	4604      	mov	r4, r0
 80043a2:	4638      	mov	r0, r7
 80043a4:	f006 fc3c 	bl	800ac20 <__aeabi_fmul>
 80043a8:	4601      	mov	r1, r0
 80043aa:	4620      	mov	r0, r4
 80043ac:	f006 fb30 	bl	800aa10 <__addsf3>
 80043b0:	2100      	movs	r1, #0
 80043b2:	4604      	mov	r4, r0
 80043b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80043b6:	f006 fc33 	bl	800ac20 <__aeabi_fmul>
 80043ba:	4601      	mov	r1, r0
 80043bc:	4620      	mov	r0, r4
 80043be:	f006 fb27 	bl	800aa10 <__addsf3>
 80043c2:	9022      	str	r0, [sp, #136]	; 0x88
	R[4]=LAnkle_R_LHip_T[3]*RotPelvis[1] +LAnkle_R_LHip_T[4]*RotPelvis[4] +LAnkle_R_LHip_T[5]*RotPelvis[7];
 80043c4:	9a03      	ldr	r2, [sp, #12]
 80043c6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80043c8:	4611      	mov	r1, r2
 80043ca:	f006 fc29 	bl	800ac20 <__aeabi_fmul>
 80043ce:	4641      	mov	r1, r8
 80043d0:	4604      	mov	r4, r0
 80043d2:	4638      	mov	r0, r7
 80043d4:	f006 fc24 	bl	800ac20 <__aeabi_fmul>
 80043d8:	4601      	mov	r1, r0
 80043da:	4620      	mov	r0, r4
 80043dc:	f006 fb18 	bl	800aa10 <__addsf3>
 80043e0:	2100      	movs	r1, #0
 80043e2:	4604      	mov	r4, r0
 80043e4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80043e6:	f006 fc1b 	bl	800ac20 <__aeabi_fmul>
 80043ea:	4601      	mov	r1, r0
 80043ec:	4620      	mov	r0, r4
 80043ee:	f006 fb0f 	bl	800aa10 <__addsf3>
	R[5]=LAnkle_R_LHip_T[3]*RotPelvis[2] +LAnkle_R_LHip_T[4]*RotPelvis[5] +LAnkle_R_LHip_T[5]*RotPelvis[8];
 80043f2:	9b02      	ldr	r3, [sp, #8]
	float R[9];
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
	R[4]=LAnkle_R_LHip_T[3]*RotPelvis[1] +LAnkle_R_LHip_T[4]*RotPelvis[4] +LAnkle_R_LHip_T[5]*RotPelvis[7];
 80043f4:	9023      	str	r0, [sp, #140]	; 0x8c
	R[5]=LAnkle_R_LHip_T[3]*RotPelvis[2] +LAnkle_R_LHip_T[4]*RotPelvis[5] +LAnkle_R_LHip_T[5]*RotPelvis[8];
 80043f6:	4619      	mov	r1, r3
 80043f8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80043fa:	f006 fc11 	bl	800ac20 <__aeabi_fmul>
 80043fe:	4629      	mov	r1, r5
 8004400:	4604      	mov	r4, r0
 8004402:	4638      	mov	r0, r7
 8004404:	f006 fc0c 	bl	800ac20 <__aeabi_fmul>
 8004408:	4601      	mov	r1, r0
 800440a:	4620      	mov	r0, r4
 800440c:	f006 fb00 	bl	800aa10 <__addsf3>
 8004410:	2100      	movs	r1, #0
 8004412:	4604      	mov	r4, r0
 8004414:	4648      	mov	r0, r9
 8004416:	f006 fc03 	bl	800ac20 <__aeabi_fmul>
 800441a:	4601      	mov	r1, r0
 800441c:	4620      	mov	r0, r4
 800441e:	f006 faf7 	bl	800aa10 <__addsf3>
	R[6]=LAnkle_R_LHip_T[6]*RotPelvis[0] +LAnkle_R_LHip_T[7]*RotPelvis[3] +LAnkle_R_LHip_T[8]*RotPelvis[6];
 8004422:	990c      	ldr	r1, [sp, #48]	; 0x30
	R[0]=LAnkle_R_LHip_T[0]*RotPelvis[0] +LAnkle_R_LHip_T[1]*RotPelvis[3] +LAnkle_R_LHip_T[2]*RotPelvis[6];
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
	R[4]=LAnkle_R_LHip_T[3]*RotPelvis[1] +LAnkle_R_LHip_T[4]*RotPelvis[4] +LAnkle_R_LHip_T[5]*RotPelvis[7];
	R[5]=LAnkle_R_LHip_T[3]*RotPelvis[2] +LAnkle_R_LHip_T[4]*RotPelvis[5] +LAnkle_R_LHip_T[5]*RotPelvis[8];
 8004424:	9024      	str	r0, [sp, #144]	; 0x90
	R[6]=LAnkle_R_LHip_T[6]*RotPelvis[0] +LAnkle_R_LHip_T[7]*RotPelvis[3] +LAnkle_R_LHip_T[8]*RotPelvis[6];
 8004426:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004428:	f006 fbfa 	bl	800ac20 <__aeabi_fmul>
 800442c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800442e:	4604      	mov	r4, r0
 8004430:	9804      	ldr	r0, [sp, #16]
 8004432:	f006 fbf5 	bl	800ac20 <__aeabi_fmul>
 8004436:	4601      	mov	r1, r0
 8004438:	4620      	mov	r0, r4
 800443a:	f006 fae9 	bl	800aa10 <__addsf3>
 800443e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004440:	4604      	mov	r4, r0
 8004442:	9808      	ldr	r0, [sp, #32]
 8004444:	f006 fbec 	bl	800ac20 <__aeabi_fmul>
 8004448:	4601      	mov	r1, r0
 800444a:	4620      	mov	r0, r4
 800444c:	f006 fae0 	bl	800aa10 <__addsf3>
	R[7]=LAnkle_R_LHip_T[6]*RotPelvis[1] +LAnkle_R_LHip_T[7]*RotPelvis[4] +LAnkle_R_LHip_T[8]*RotPelvis[7];
 8004450:	9a03      	ldr	r2, [sp, #12]
	R[1]=LAnkle_R_LHip_T[0]*RotPelvis[1] +LAnkle_R_LHip_T[1]*RotPelvis[4] +LAnkle_R_LHip_T[2]*RotPelvis[7];
	R[2]=LAnkle_R_LHip_T[0]*RotPelvis[2] +LAnkle_R_LHip_T[1]*RotPelvis[5] +LAnkle_R_LHip_T[2]*RotPelvis[8];
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
	R[4]=LAnkle_R_LHip_T[3]*RotPelvis[1] +LAnkle_R_LHip_T[4]*RotPelvis[4] +LAnkle_R_LHip_T[5]*RotPelvis[7];
	R[5]=LAnkle_R_LHip_T[3]*RotPelvis[2] +LAnkle_R_LHip_T[4]*RotPelvis[5] +LAnkle_R_LHip_T[5]*RotPelvis[8];
	R[6]=LAnkle_R_LHip_T[6]*RotPelvis[0] +LAnkle_R_LHip_T[7]*RotPelvis[3] +LAnkle_R_LHip_T[8]*RotPelvis[6];
 8004452:	9025      	str	r0, [sp, #148]	; 0x94
	R[7]=LAnkle_R_LHip_T[6]*RotPelvis[1] +LAnkle_R_LHip_T[7]*RotPelvis[4] +LAnkle_R_LHip_T[8]*RotPelvis[7];
 8004454:	4611      	mov	r1, r2
 8004456:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004458:	f006 fbe2 	bl	800ac20 <__aeabi_fmul>
 800445c:	4641      	mov	r1, r8
 800445e:	4604      	mov	r4, r0
 8004460:	9804      	ldr	r0, [sp, #16]
 8004462:	f006 fbdd 	bl	800ac20 <__aeabi_fmul>
 8004466:	4601      	mov	r1, r0
 8004468:	4620      	mov	r0, r4
 800446a:	f006 fad1 	bl	800aa10 <__addsf3>
 800446e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004470:	4604      	mov	r4, r0
 8004472:	9808      	ldr	r0, [sp, #32]
 8004474:	f006 fbd4 	bl	800ac20 <__aeabi_fmul>
 8004478:	4601      	mov	r1, r0
 800447a:	4620      	mov	r0, r4
 800447c:	f006 fac8 	bl	800aa10 <__addsf3>
 8004480:	9026      	str	r0, [sp, #152]	; 0x98
	R[8]=LAnkle_R_LHip_T[6]*RotPelvis[2] +LAnkle_R_LHip_T[7]*RotPelvis[5] +LAnkle_R_LHip_T[8]*RotPelvis[8];
 8004482:	9b02      	ldr	r3, [sp, #8]
 8004484:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004486:	4619      	mov	r1, r3
 8004488:	f006 fbca 	bl	800ac20 <__aeabi_fmul>
 800448c:	4629      	mov	r1, r5
 800448e:	4604      	mov	r4, r0
 8004490:	9804      	ldr	r0, [sp, #16]
 8004492:	f006 fbc5 	bl	800ac20 <__aeabi_fmul>
 8004496:	4601      	mov	r1, r0
 8004498:	4620      	mov	r0, r4
 800449a:	f006 fab9 	bl	800aa10 <__addsf3>
 800449e:	4649      	mov	r1, r9
 80044a0:	4604      	mov	r4, r0
 80044a2:	9808      	ldr	r0, [sp, #32]
 80044a4:	f006 fbbc 	bl	800ac20 <__aeabi_fmul>
 80044a8:	4601      	mov	r1, r0
 80044aa:	4620      	mov	r0, r4
 80044ac:	f006 fab0 	bl	800aa10 <__addsf3>

	float ths[3];
	R2ths_CadI(R, ths);
 80044b0:	a91c      	add	r1, sp, #112	; 0x70
	R[3]=LAnkle_R_LHip_T[3]*RotPelvis[0] +LAnkle_R_LHip_T[4]*RotPelvis[3] +LAnkle_R_LHip_T[5]*RotPelvis[6];
	R[4]=LAnkle_R_LHip_T[3]*RotPelvis[1] +LAnkle_R_LHip_T[4]*RotPelvis[4] +LAnkle_R_LHip_T[5]*RotPelvis[7];
	R[5]=LAnkle_R_LHip_T[3]*RotPelvis[2] +LAnkle_R_LHip_T[4]*RotPelvis[5] +LAnkle_R_LHip_T[5]*RotPelvis[8];
	R[6]=LAnkle_R_LHip_T[6]*RotPelvis[0] +LAnkle_R_LHip_T[7]*RotPelvis[3] +LAnkle_R_LHip_T[8]*RotPelvis[6];
	R[7]=LAnkle_R_LHip_T[6]*RotPelvis[1] +LAnkle_R_LHip_T[7]*RotPelvis[4] +LAnkle_R_LHip_T[8]*RotPelvis[7];
	R[8]=LAnkle_R_LHip_T[6]*RotPelvis[2] +LAnkle_R_LHip_T[7]*RotPelvis[5] +LAnkle_R_LHip_T[8]*RotPelvis[8];
 80044b2:	9027      	str	r0, [sp, #156]	; 0x9c

	float ths[3];
	R2ths_CadI(R, ths);
 80044b4:	a81f      	add	r0, sp, #124	; 0x7c
 80044b6:	f7ff fd5b 	bl	8003f70 <R2ths_CadI>

	float th8=ths[0];
	float th10=ths[1];
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
 80044ba:	981c      	ldr	r0, [sp, #112]	; 0x70
 80044bc:	4942      	ldr	r1, [pc, #264]	; (80045c8 <LP_IK+0x590>)
 80044be:	f006 fbaf 	bl	800ac20 <__aeabi_fmul>
 80044c2:	4942      	ldr	r1, [pc, #264]	; (80045cc <LP_IK+0x594>)
 80044c4:	f006 fc60 	bl	800ad88 <__aeabi_fdiv>
 80044c8:	f005 ff36 	bl	800a338 <__aeabi_f2d>
 80044cc:	f006 fe16 	bl	800b0fc <round>
 80044d0:	4680      	mov	r8, r0
 80044d2:	4689      	mov	r9, r1
	float th10d=round((th10*180)/PI);
 80044d4:	981d      	ldr	r0, [sp, #116]	; 0x74
 80044d6:	493c      	ldr	r1, [pc, #240]	; (80045c8 <LP_IK+0x590>)
 80044d8:	f006 fba2 	bl	800ac20 <__aeabi_fmul>
 80044dc:	493b      	ldr	r1, [pc, #236]	; (80045cc <LP_IK+0x594>)
 80044de:	f006 fc53 	bl	800ad88 <__aeabi_fdiv>
 80044e2:	f005 ff29 	bl	800a338 <__aeabi_f2d>
 80044e6:	f006 fe09 	bl	800b0fc <round>
 80044ea:	4606      	mov	r6, r0
 80044ec:	460f      	mov	r7, r1
	float th12d=round((th12*180)/PI);
 80044ee:	981e      	ldr	r0, [sp, #120]	; 0x78
 80044f0:	4935      	ldr	r1, [pc, #212]	; (80045c8 <LP_IK+0x590>)
 80044f2:	f006 fb95 	bl	800ac20 <__aeabi_fmul>
 80044f6:	4935      	ldr	r1, [pc, #212]	; (80045cc <LP_IK+0x594>)
 80044f8:	f006 fc46 	bl	800ad88 <__aeabi_fdiv>
 80044fc:	f005 ff1c 	bl	800a338 <__aeabi_f2d>
 8004500:	f006 fdfc 	bl	800b0fc <round>
 8004504:	4604      	mov	r4, r0
 8004506:	460d      	mov	r5, r1
	float th14d=round((th14*180)/PI);
 8004508:	9811      	ldr	r0, [sp, #68]	; 0x44
 800450a:	492f      	ldr	r1, [pc, #188]	; (80045c8 <LP_IK+0x590>)
 800450c:	f006 fb88 	bl	800ac20 <__aeabi_fmul>
 8004510:	492e      	ldr	r1, [pc, #184]	; (80045cc <LP_IK+0x594>)
 8004512:	f006 fc39 	bl	800ad88 <__aeabi_fdiv>
 8004516:	f005 ff0f 	bl	800a338 <__aeabi_f2d>
 800451a:	f006 fdef 	bl	800b0fc <round>
	float th16d=round((th16*180)/PI);
 800451e:	f8dd c004 	ldr.w	ip, [sp, #4]
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
 8004522:	4682      	mov	sl, r0
 8004524:	468b      	mov	fp, r1
	float th16d=round((th16*180)/PI);
 8004526:	4660      	mov	r0, ip
 8004528:	4927      	ldr	r1, [pc, #156]	; (80045c8 <LP_IK+0x590>)
 800452a:	f006 fb79 	bl	800ac20 <__aeabi_fmul>
 800452e:	4927      	ldr	r1, [pc, #156]	; (80045cc <LP_IK+0x594>)
 8004530:	f006 fc2a 	bl	800ad88 <__aeabi_fdiv>
 8004534:	f005 ff00 	bl	800a338 <__aeabi_f2d>
 8004538:	f006 fde0 	bl	800b0fc <round>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
	float th18d=round((th18*180)/PI);
 8004540:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004542:	4921      	ldr	r1, [pc, #132]	; (80045c8 <LP_IK+0x590>)
 8004544:	9203      	str	r2, [sp, #12]
 8004546:	9302      	str	r3, [sp, #8]
 8004548:	f006 fb6a 	bl	800ac20 <__aeabi_fmul>
 800454c:	491f      	ldr	r1, [pc, #124]	; (80045cc <LP_IK+0x594>)
 800454e:	f006 fc1b 	bl	800ad88 <__aeabi_fdiv>
 8004552:	f005 fef1 	bl	800a338 <__aeabi_f2d>
 8004556:	f006 fdd1 	bl	800b0fc <round>
 800455a:	e9cd 0104 	strd	r0, r1, [sp, #16]

	float th8=ths[0];
	float th10=ths[1];
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
 800455e:	4649      	mov	r1, r9
 8004560:	4640      	mov	r0, r8
 8004562:	f006 f9ff 	bl	800a964 <__aeabi_d2f>
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
	float th16d=round((th16*180)/PI);
	float th18d=round((th18*180)/PI);

	int th8d_int=(int) th8d;
 8004566:	f006 fd21 	bl	800afac <__aeabi_f2iz>
 800456a:	9907      	ldr	r1, [sp, #28]
 800456c:	6008      	str	r0, [r1, #0]
	float th8=ths[0];
	float th10=ths[1];
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
 800456e:	4639      	mov	r1, r7
 8004570:	4630      	mov	r0, r6
 8004572:	f006 f9f7 	bl	800a964 <__aeabi_d2f>
	float th14d=round((th14*180)/PI);
	float th16d=round((th16*180)/PI);
	float th18d=round((th18*180)/PI);

	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
 8004576:	f006 fd19 	bl	800afac <__aeabi_f2iz>
 800457a:	9907      	ldr	r1, [sp, #28]
 800457c:	6048      	str	r0, [r1, #4]
	float th10=ths[1];
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
 800457e:	4629      	mov	r1, r5
 8004580:	4620      	mov	r0, r4
 8004582:	f006 f9ef 	bl	800a964 <__aeabi_d2f>
	float th16d=round((th16*180)/PI);
	float th18d=round((th18*180)/PI);

	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
	int th12d_int=(int) th12d;
 8004586:	f006 fd11 	bl	800afac <__aeabi_f2iz>
 800458a:	9907      	ldr	r1, [sp, #28]
 800458c:	6088      	str	r0, [r1, #8]
	float th12=ths[2];

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
 800458e:	4659      	mov	r1, fp
 8004590:	4650      	mov	r0, sl
 8004592:	f006 f9e7 	bl	800a964 <__aeabi_d2f>
	float th18d=round((th18*180)/PI);

	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
	int th12d_int=(int) th12d;
	int th14d_int=(int) th14d;
 8004596:	f006 fd09 	bl	800afac <__aeabi_f2iz>

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
	float th16d=round((th16*180)/PI);
 800459a:	9a03      	ldr	r2, [sp, #12]
 800459c:	9b02      	ldr	r3, [sp, #8]
	float th18d=round((th18*180)/PI);

	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
	int th12d_int=(int) th12d;
	int th14d_int=(int) th14d;
 800459e:	9907      	ldr	r1, [sp, #28]
 80045a0:	60c8      	str	r0, [r1, #12]

	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
	float th16d=round((th16*180)/PI);
 80045a2:	4610      	mov	r0, r2
 80045a4:	4619      	mov	r1, r3
 80045a6:	f006 f9dd 	bl	800a964 <__aeabi_d2f>

	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
	int th12d_int=(int) th12d;
	int th14d_int=(int) th14d;
	int th16d_int=(int) th16d;
 80045aa:	f006 fcff 	bl	800afac <__aeabi_f2iz>
 80045ae:	9b07      	ldr	r3, [sp, #28]
 80045b0:	6118      	str	r0, [r3, #16]
	float th8d=round((th8*180)/PI);
	float th10d=round((th10*180)/PI);
	float th12d=round((th12*180)/PI);
	float th14d=round((th14*180)/PI);
	float th16d=round((th16*180)/PI);
	float th18d=round((th18*180)/PI);
 80045b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045b6:	f006 f9d5 	bl	800a964 <__aeabi_d2f>
	int th8d_int=(int) th8d;
	int th10d_int=(int) th10d;
	int th12d_int=(int) th12d;
	int th14d_int=(int) th14d;
	int th16d_int=(int) th16d;
	int th18d_int=(int) th18d;
 80045ba:	f006 fcf7 	bl	800afac <__aeabi_f2iz>
 80045be:	9907      	ldr	r1, [sp, #28]
 80045c0:	6148      	str	r0, [r1, #20]
	ThLLeg[1]=th10d_int;
	ThLLeg[2]=th12d_int;
	ThLLeg[3]=th14d_int;
	ThLLeg[4]=th16d_int;
	ThLLeg[5]=th18d_int;
}
 80045c2:	b029      	add	sp, #164	; 0xa4
 80045c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c8:	43340000 	teqmi	r4, #0
 80045cc:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08

080045d0 <Deg2Rad>:
	ths[1]=th10;
	ths[2]=th12;
}

float Deg2Rad(int Angle)
{
 80045d0:	b508      	push	{r3, lr}
	float Rad;
	Rad=(float) Angle*PI/180;
 80045d2:	f006 fad1 	bl	800ab78 <__aeabi_i2f>
 80045d6:	4903      	ldr	r1, [pc, #12]	; (80045e4 <Deg2Rad+0x14>)
 80045d8:	f006 fb22 	bl	800ac20 <__aeabi_fmul>
 80045dc:	4902      	ldr	r1, [pc, #8]	; (80045e8 <Deg2Rad+0x18>)
 80045de:	f006 fbd3 	bl	800ad88 <__aeabi_fdiv>
	return Rad;
}
 80045e2:	bd08      	pop	{r3, pc}
 80045e4:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
 80045e8:	43340000 	teqmi	r4, #0

080045ec <getThLeg>:
	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}

void getThLeg(int ThLeg[6], int Tipo)
{
 80045ec:	b530      	push	{r4, r5, lr}
	int i;
	int IDLeg[6];
	if (Tipo==1)
 80045ee:	2901      	cmp	r1, #1
	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}

void getThLeg(int ThLeg[6], int Tipo)
{
 80045f0:	b087      	sub	sp, #28
 80045f2:	4605      	mov	r5, r0
	int i;
	int IDLeg[6];
	if (Tipo==1)
 80045f4:	d10b      	bne.n	800460e <getThLeg+0x22>
	{
		IDLeg[0]=7;
		IDLeg[1]=9;
		IDLeg[2]=11;
		IDLeg[3]=13;
 80045f6:	2307      	movs	r3, #7
 80045f8:	2409      	movs	r4, #9
 80045fa:	f04f 0c0b 	mov.w	ip, #11
 80045fe:	f04f 0e0d 	mov.w	lr, #13
 8004602:	e88d 5018 	stmia.w	sp, {r3, r4, ip, lr}
		IDLeg[4]=15;
 8004606:	230f      	movs	r3, #15
 8004608:	9304      	str	r3, [sp, #16]
		IDLeg[5]=17;
 800460a:	2311      	movs	r3, #17
 800460c:	e008      	b.n	8004620 <getThLeg+0x34>
	else
	{
		IDLeg[0]=8;
		IDLeg[1]=10;
		IDLeg[2]=12;
		IDLeg[3]=14;
 800460e:	230e      	movs	r3, #14
 8004610:	2008      	movs	r0, #8
 8004612:	210a      	movs	r1, #10
 8004614:	220c      	movs	r2, #12
 8004616:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
		IDLeg[4]=16;
 800461a:	2310      	movs	r3, #16
 800461c:	9304      	str	r3, [sp, #16]
		IDLeg[5]=18;
 800461e:	2312      	movs	r3, #18
 8004620:	9305      	str	r3, [sp, #20]
	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}

void getThLeg(int ThLeg[6], int Tipo)
{
 8004622:	2400      	movs	r4, #0
		IDLeg[5]=18;
	}
	//int CommStatus;
	for (i=0; i<6; i++)
	{
		ThLeg[i]=dxl_read_word(IDLeg[i],AXM_PRESENT_POSITION_L);
 8004624:	f81d 0004 	ldrb.w	r0, [sp, r4]
 8004628:	2124      	movs	r1, #36	; 0x24
 800462a:	f002 fd15 	bl	8007058 <dxl_read_word>
 800462e:	5128      	str	r0, [r5, r4]
		//CommStatus = dxl_get_result();
		mDelay(5);
 8004630:	2005      	movs	r0, #5
 8004632:	3404      	adds	r4, #4
 8004634:	f002 f96e 	bl	8006914 <mDelay>
		IDLeg[3]=14;
		IDLeg[4]=16;
		IDLeg[5]=18;
	}
	//int CommStatus;
	for (i=0; i<6; i++)
 8004638:	2c18      	cmp	r4, #24
 800463a:	d1f3      	bne.n	8004624 <getThLeg+0x38>
	{
		ThLeg[i]=dxl_read_word(IDLeg[i],AXM_PRESENT_POSITION_L);
		//CommStatus = dxl_get_result();
		mDelay(5);
	}
}
 800463c:	b007      	add	sp, #28
 800463e:	bd30      	pop	{r4, r5, pc}

08004640 <MoveLegTime>:
	Rad=(float) Angle*PI/180;
	return Rad;
}

void MoveLegTime(int ThLeg[6], float Time, int Tipo)
{
 8004640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//int CommStatus;
	int IDLeg[6];
	if (Tipo==1)
 8004644:	2a01      	cmp	r2, #1
	Rad=(float) Angle*PI/180;
	return Rad;
}

void MoveLegTime(int ThLeg[6], float Time, int Tipo)
{
 8004646:	b095      	sub	sp, #84	; 0x54
 8004648:	4683      	mov	fp, r0
 800464a:	4689      	mov	r9, r1
	//int CommStatus;
	int IDLeg[6];
	if (Tipo==1)
 800464c:	d10b      	bne.n	8004666 <MoveLegTime+0x26>
	{
		IDLeg[0]=7;
 800464e:	2307      	movs	r3, #7
 8004650:	9302      	str	r3, [sp, #8]
		IDLeg[1]=9;
 8004652:	2309      	movs	r3, #9
 8004654:	9303      	str	r3, [sp, #12]
		IDLeg[2]=11;
 8004656:	230b      	movs	r3, #11
 8004658:	9304      	str	r3, [sp, #16]
		IDLeg[3]=13;
 800465a:	230d      	movs	r3, #13
 800465c:	9305      	str	r3, [sp, #20]
		IDLeg[4]=15;
 800465e:	230f      	movs	r3, #15
 8004660:	9306      	str	r3, [sp, #24]
		IDLeg[5]=17;
 8004662:	2311      	movs	r3, #17
 8004664:	e00a      	b.n	800467c <MoveLegTime+0x3c>
	}
	else
	{
		IDLeg[0]=8;
 8004666:	2308      	movs	r3, #8
 8004668:	9302      	str	r3, [sp, #8]
		IDLeg[1]=10;
 800466a:	230a      	movs	r3, #10
 800466c:	9303      	str	r3, [sp, #12]
		IDLeg[2]=12;
 800466e:	230c      	movs	r3, #12
 8004670:	9304      	str	r3, [sp, #16]
		IDLeg[3]=14;
 8004672:	230e      	movs	r3, #14
 8004674:	9305      	str	r3, [sp, #20]
		IDLeg[4]=16;
 8004676:	2310      	movs	r3, #16
 8004678:	9306      	str	r3, [sp, #24]
		IDLeg[5]=18;
 800467a:	2312      	movs	r3, #18
	int ThLegCount[6];
	int RealThLeg[6];
	float DTh1;
	int DTh;

	getThLeg(RealThLeg, Tipo);
 800467c:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8004680:	4611      	mov	r1, r2
 8004682:	4650      	mov	r0, sl
		IDLeg[0]=8;
		IDLeg[1]=10;
		IDLeg[2]=12;
		IDLeg[3]=14;
		IDLeg[4]=16;
		IDLeg[5]=18;
 8004684:	9307      	str	r3, [sp, #28]
	int ThLegCount[6];
	int RealThLeg[6];
	float DTh1;
	int DTh;

	getThLeg(RealThLeg, Tipo);
 8004686:	f7ff ffb1 	bl	80045ec <getThLeg>
	dxl_set_txpacket_id(BROADCAST_ID);
 800468a:	20fe      	movs	r0, #254	; 0xfe
 800468c:	f002 fc04 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 8004690:	2083      	movs	r0, #131	; 0x83
 8004692:	f002 fc07 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
 8004696:	2000      	movs	r0, #0
 8004698:	2120      	movs	r1, #32
 800469a:	f002 fc09 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 800469e:	2001      	movs	r0, #1
 80046a0:	2102      	movs	r1, #2
 80046a2:	f002 fc05 	bl	8006eb0 <dxl_set_txpacket_parameter>
 80046a6:	2700      	movs	r7, #0
 80046a8:	463e      	mov	r6, r7
	for( i=0; i<6; i++ )
	{
		ThLegCount[i]=512+round((ThLeg[i])*(1023/300));
 80046aa:	f85b 0006 	ldr.w	r0, [fp, r6]
 80046ae:	f10d 0820 	add.w	r8, sp, #32
 80046b2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80046b6:	f005 fe2d 	bl	800a314 <__aeabi_i2d>
 80046ba:	f006 fd1f 	bl	800b0fc <round>
 80046be:	2200      	movs	r2, #0
 80046c0:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80046c4:	f005 fcda 	bl	800a07c <__adddf3>
 80046c8:	f006 f924 	bl	800a914 <__aeabi_d2iz>
		if (RealThLeg[i] >= ThLegCount[i])
 80046cc:	f85a 3006 	ldr.w	r3, [sl, r6]
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<6; i++ )
	{
		ThLegCount[i]=512+round((ThLeg[i])*(1023/300));
 80046d0:	f846 0008 	str.w	r0, [r6, r8]
		if (RealThLeg[i] >= ThLegCount[i])
 80046d4:	4283      	cmp	r3, r0
		{
			DTh1=(0.65)*(RealThLeg[i]-ThLegCount[i])/Time;
 80046d6:	bfac      	ite	ge
 80046d8:	ebc0 0003 	rsbge	r0, r0, r3
		}
		else
		{
			DTh1=(0.65)*(ThLegCount[i]-RealThLeg[i])/Time;
 80046dc:	ebc3 0000 	rsblt	r0, r3, r0
 80046e0:	f005 fe18 	bl	800a314 <__aeabi_i2d>
 80046e4:	a33c      	add	r3, pc, #240	; (adr r3, 80047d8 <MoveLegTime+0x198>)
 80046e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ea:	f005 fe79 	bl	800a3e0 <__aeabi_dmul>
 80046ee:	4604      	mov	r4, r0
 80046f0:	4648      	mov	r0, r9
 80046f2:	460d      	mov	r5, r1
 80046f4:	f005 fe20 	bl	800a338 <__aeabi_f2d>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	4620      	mov	r0, r4
 80046fe:	4629      	mov	r1, r5
 8004700:	f005 ff98 	bl	800a634 <__aeabi_ddiv>
 8004704:	f006 f92e 	bl	800a964 <__aeabi_d2f>
		}
		DTh=(int) round(DTh1);
 8004708:	f005 fe16 	bl	800a338 <__aeabi_f2d>
 800470c:	f006 fcf6 	bl	800b0fc <round>
		//DTh= (int) DTh1;
		dxl_set_txpacket_parameter(2+(3*i), IDLeg[i]);
 8004710:	ac02      	add	r4, sp, #8
		}
		else
		{
			DTh1=(0.65)*(ThLegCount[i]-RealThLeg[i])/Time;
		}
		DTh=(int) round(DTh1);
 8004712:	4602      	mov	r2, r0
		//DTh= (int) DTh1;
		dxl_set_txpacket_parameter(2+(3*i), IDLeg[i]);
 8004714:	1cb8      	adds	r0, r7, #2
		}
		else
		{
			DTh1=(0.65)*(ThLegCount[i]-RealThLeg[i])/Time;
		}
		DTh=(int) round(DTh1);
 8004716:	460b      	mov	r3, r1
		//DTh= (int) DTh1;
		dxl_set_txpacket_parameter(2+(3*i), IDLeg[i]);
 8004718:	b2c0      	uxtb	r0, r0
 800471a:	5da1      	ldrb	r1, [r4, r6]
 800471c:	9201      	str	r2, [sp, #4]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	f002 fbc6 	bl	8006eb0 <dxl_set_txpacket_parameter>
		}
		else
		{
			DTh1=(0.65)*(ThLegCount[i]-RealThLeg[i])/Time;
		}
		DTh=(int) round(DTh1);
 8004724:	9a01      	ldr	r2, [sp, #4]
 8004726:	9b00      	ldr	r3, [sp, #0]
 8004728:	4610      	mov	r0, r2
 800472a:	4619      	mov	r1, r3
 800472c:	f006 f8f2 	bl	800a914 <__aeabi_d2iz>
		//DTh= (int) DTh1;
		dxl_set_txpacket_parameter(2+(3*i), IDLeg[i]);
		dxl_set_txpacket_parameter(2+(3*i)+1, dxl_get_lowbyte(DTh));
 8004730:	b285      	uxth	r5, r0
 8004732:	4628      	mov	r0, r5
 8004734:	f002 fc00 	bl	8006f38 <dxl_get_lowbyte>
 8004738:	1cfc      	adds	r4, r7, #3
 800473a:	b2e4      	uxtb	r4, r4
 800473c:	4601      	mov	r1, r0
 800473e:	4620      	mov	r0, r4
 8004740:	f002 fbb6 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+(3*i)+2, dxl_get_highbyte(DTh));
 8004744:	4628      	mov	r0, r5
 8004746:	f002 fbf9 	bl	8006f3c <dxl_get_highbyte>
 800474a:	4601      	mov	r1, r0
 800474c:	1d38      	adds	r0, r7, #4
 800474e:	b2c0      	uxtb	r0, r0
 8004750:	f002 fbae 	bl	8006eb0 <dxl_set_txpacket_parameter>
 8004754:	3604      	adds	r6, #4
		mDelay(5);
 8004756:	2005      	movs	r0, #5
 8004758:	f002 f8dc 	bl	8006914 <mDelay>
	getThLeg(RealThLeg, Tipo);
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<6; i++ )
 800475c:	2e18      	cmp	r6, #24
 800475e:	d001      	beq.n	8004764 <MoveLegTime+0x124>
 8004760:	4627      	mov	r7, r4
 8004762:	e7a2      	b.n	80046aa <MoveLegTime+0x6a>
		dxl_set_txpacket_parameter(2+(3*i), IDLeg[i]);
		dxl_set_txpacket_parameter(2+(3*i)+1, dxl_get_lowbyte(DTh));
		dxl_set_txpacket_parameter(2+(3*i)+2, dxl_get_highbyte(DTh));
		mDelay(5);
	}
	dxl_set_txpacket_length((2+1)*6+4);
 8004764:	2016      	movs	r0, #22
 8004766:	f002 fbab 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
 800476a:	f002 fc0f 	bl	8006f8c <dxl_txrx_packet>
	//CommStatus = dxl_get_result();

	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
 800476e:	20fe      	movs	r0, #254	; 0xfe
 8004770:	f002 fb92 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 8004774:	2083      	movs	r0, #131	; 0x83
 8004776:	f002 fb95 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
 800477a:	2000      	movs	r0, #0
 800477c:	211e      	movs	r1, #30
 800477e:	f002 fb97 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 8004782:	2001      	movs	r0, #1
 8004784:	2102      	movs	r1, #2
 8004786:	f002 fb93 	bl	8006eb0 <dxl_set_txpacket_parameter>
 800478a:	2502      	movs	r5, #2
 800478c:	2400      	movs	r4, #0
	for( i=0; i<6; i++ )
	{
		dxl_set_txpacket_parameter(2+3*i, IDLeg[i]);
 800478e:	ab02      	add	r3, sp, #8
 8004790:	5d19      	ldrb	r1, [r3, r4]
 8004792:	4628      	mov	r0, r5
 8004794:	f002 fb8c 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThLegCount[i]));
 8004798:	f838 6004 	ldrh.w	r6, [r8, r4]
 800479c:	3404      	adds	r4, #4
 800479e:	4630      	mov	r0, r6
 80047a0:	f002 fbca 	bl	8006f38 <dxl_get_lowbyte>
 80047a4:	4601      	mov	r1, r0
 80047a6:	1c68      	adds	r0, r5, #1
 80047a8:	b2c0      	uxtb	r0, r0
 80047aa:	f002 fb81 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThLegCount[i]));
 80047ae:	4630      	mov	r0, r6
 80047b0:	f002 fbc4 	bl	8006f3c <dxl_get_highbyte>
 80047b4:	4601      	mov	r1, r0
 80047b6:	1ca8      	adds	r0, r5, #2
 80047b8:	b2c0      	uxtb	r0, r0
 80047ba:	f002 fb79 	bl	8006eb0 <dxl_set_txpacket_parameter>
 80047be:	3503      	adds	r5, #3
	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<6; i++ )
 80047c0:	2c18      	cmp	r4, #24
 80047c2:	b2ed      	uxtb	r5, r5
 80047c4:	d1e3      	bne.n	800478e <MoveLegTime+0x14e>
	{
		dxl_set_txpacket_parameter(2+3*i, IDLeg[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThLegCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThLegCount[i]));
	}
	dxl_set_txpacket_length((2+1)*12+4);
 80047c6:	2028      	movs	r0, #40	; 0x28
 80047c8:	f002 fb7a 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
 80047cc:	f002 fbde 	bl	8006f8c <dxl_txrx_packet>
	//CommStatus = dxl_get_result();
}
 80047d0:	b015      	add	sp, #84	; 0x54
 80047d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d6:	bf00      	nop
 80047d8:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 80047dc:	3fe4cccc 	svccc	0x00e4cccc

080047e0 <MoveArmTime>:

void MoveArmTime(int ThArm[3], float Time, int Tipo)
{
 80047e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//int CommStatus;
	int IDArm[3];
	if (Tipo==1)
 80047e4:	2a01      	cmp	r2, #1
	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}

void MoveArmTime(int ThArm[3], float Time, int Tipo)
{
 80047e6:	b08d      	sub	sp, #52	; 0x34
 80047e8:	4681      	mov	r9, r0
 80047ea:	468b      	mov	fp, r1
	//int CommStatus;
	int IDArm[3];
	if (Tipo==1)
 80047ec:	d104      	bne.n	80047f8 <MoveArmTime+0x18>
	{
		IDArm[0]=1;
		IDArm[1]=3;
 80047ee:	2303      	movs	r3, #3
 80047f0:	9304      	str	r3, [sp, #16]
{
	//int CommStatus;
	int IDArm[3];
	if (Tipo==1)
	{
		IDArm[0]=1;
 80047f2:	9203      	str	r2, [sp, #12]
		IDArm[1]=3;
		IDArm[2]=5;
 80047f4:	2305      	movs	r3, #5
 80047f6:	e004      	b.n	8004802 <MoveArmTime+0x22>
	}
	else
	{
		IDArm[0]=2;
 80047f8:	2302      	movs	r3, #2
 80047fa:	9303      	str	r3, [sp, #12]
		IDArm[1]=4;
 80047fc:	2304      	movs	r3, #4
 80047fe:	9304      	str	r3, [sp, #16]
		IDArm[2]=6;
 8004800:	2306      	movs	r3, #6
	int ThArmCount[3];
	int RealThArm[3];
	float DTh1;
	int DTh;

	getThLeg(RealThArm, Tipo);
 8004802:	f10d 0824 	add.w	r8, sp, #36	; 0x24
 8004806:	4611      	mov	r1, r2
 8004808:	4640      	mov	r0, r8
	}
	else
	{
		IDArm[0]=2;
		IDArm[1]=4;
		IDArm[2]=6;
 800480a:	9305      	str	r3, [sp, #20]
	int ThArmCount[3];
	int RealThArm[3];
	float DTh1;
	int DTh;

	getThLeg(RealThArm, Tipo);
 800480c:	f7ff feee 	bl	80045ec <getThLeg>
	dxl_set_txpacket_id(BROADCAST_ID);
 8004810:	20fe      	movs	r0, #254	; 0xfe
 8004812:	f002 fb41 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 8004816:	2083      	movs	r0, #131	; 0x83
 8004818:	f002 fb44 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
 800481c:	2000      	movs	r0, #0
 800481e:	2120      	movs	r1, #32
 8004820:	f002 fb46 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 8004824:	2001      	movs	r0, #1
 8004826:	2102      	movs	r1, #2
 8004828:	f002 fb42 	bl	8006eb0 <dxl_set_txpacket_parameter>
 800482c:	f04f 0a00 	mov.w	sl, #0
 8004830:	4656      	mov	r6, sl
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
 8004832:	f859 0006 	ldr.w	r0, [r9, r6]
 8004836:	af06      	add	r7, sp, #24
 8004838:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800483c:	f005 fd6a 	bl	800a314 <__aeabi_i2d>
 8004840:	f006 fc5c 	bl	800b0fc <round>
 8004844:	2200      	movs	r2, #0
 8004846:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800484a:	f005 fc17 	bl	800a07c <__adddf3>
 800484e:	f006 f861 	bl	800a914 <__aeabi_d2iz>
		DTh1=(0.65)*(RealThArm[i]-ThArmCount[i])/Time;
 8004852:	f858 3006 	ldr.w	r3, [r8, r6]
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
 8004856:	51f0      	str	r0, [r6, r7]
		DTh1=(0.65)*(RealThArm[i]-ThArmCount[i])/Time;
 8004858:	1a18      	subs	r0, r3, r0
 800485a:	f005 fd5b 	bl	800a314 <__aeabi_i2d>
 800485e:	a33a      	add	r3, pc, #232	; (adr r3, 8004948 <MoveArmTime+0x168>)
 8004860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004864:	f005 fdbc 	bl	800a3e0 <__aeabi_dmul>
 8004868:	4604      	mov	r4, r0
 800486a:	4658      	mov	r0, fp
 800486c:	460d      	mov	r5, r1
 800486e:	f005 fd63 	bl	800a338 <__aeabi_f2d>
 8004872:	4602      	mov	r2, r0
 8004874:	460b      	mov	r3, r1
 8004876:	4620      	mov	r0, r4
 8004878:	4629      	mov	r1, r5
 800487a:	f005 fedb 	bl	800a634 <__aeabi_ddiv>
 800487e:	f006 f871 	bl	800a964 <__aeabi_d2f>
		DTh=abs( (int) DTh1 );
 8004882:	f006 fb93 	bl	800afac <__aeabi_f2iz>
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
 8004886:	ad03      	add	r5, sp, #12
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
		DTh1=(0.65)*(RealThArm[i]-ThArmCount[i])/Time;
		DTh=abs( (int) DTh1 );
 8004888:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
 800488c:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
 8004890:	f10a 0002 	add.w	r0, sl, #2
 8004894:	5da9      	ldrb	r1, [r5, r6]
 8004896:	b2c0      	uxtb	r0, r0
 8004898:	9301      	str	r3, [sp, #4]
 800489a:	f002 fb09 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(DTh));
 800489e:	9b01      	ldr	r3, [sp, #4]
 80048a0:	f10a 0403 	add.w	r4, sl, #3
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	4618      	mov	r0, r3
 80048a8:	9301      	str	r3, [sp, #4]
 80048aa:	f002 fb45 	bl	8006f38 <dxl_get_lowbyte>
 80048ae:	b2e4      	uxtb	r4, r4
 80048b0:	4601      	mov	r1, r0
 80048b2:	4620      	mov	r0, r4
 80048b4:	f002 fafc 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(DTh));
 80048b8:	9b01      	ldr	r3, [sp, #4]
 80048ba:	3604      	adds	r6, #4
 80048bc:	4618      	mov	r0, r3
 80048be:	f002 fb3d 	bl	8006f3c <dxl_get_highbyte>
 80048c2:	4601      	mov	r1, r0
 80048c4:	f10a 0004 	add.w	r0, sl, #4
 80048c8:	b2c0      	uxtb	r0, r0
 80048ca:	f002 faf1 	bl	8006eb0 <dxl_set_txpacket_parameter>
	getThLeg(RealThArm, Tipo);
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_MOVING_SPEED_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
 80048ce:	2e0c      	cmp	r6, #12
 80048d0:	d001      	beq.n	80048d6 <MoveArmTime+0xf6>
 80048d2:	46a2      	mov	sl, r4
 80048d4:	e7ad      	b.n	8004832 <MoveArmTime+0x52>
		DTh=abs( (int) DTh1 );
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(DTh));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(DTh));
	}
	dxl_set_txpacket_length((2+1)*3+4);
 80048d6:	200d      	movs	r0, #13
 80048d8:	f002 faf2 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
 80048dc:	f002 fb56 	bl	8006f8c <dxl_txrx_packet>
	//CommStatus = dxl_get_result();

	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
 80048e0:	20fe      	movs	r0, #254	; 0xfe
 80048e2:	f002 fad9 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 80048e6:	2083      	movs	r0, #131	; 0x83
 80048e8:	f002 fadc 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
 80048ec:	2000      	movs	r0, #0
 80048ee:	211e      	movs	r1, #30
 80048f0:	f002 fade 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 80048f4:	2001      	movs	r0, #1
 80048f6:	2102      	movs	r1, #2
 80048f8:	f002 fada 	bl	8006eb0 <dxl_set_txpacket_parameter>
 80048fc:	2602      	movs	r6, #2
 80048fe:	2400      	movs	r4, #0
	for( i=0; i<3; i++ )
	{
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
 8004900:	5d29      	ldrb	r1, [r5, r4]
 8004902:	4630      	mov	r0, r6
 8004904:	f002 fad4 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThArmCount[i]));
 8004908:	f837 8004 	ldrh.w	r8, [r7, r4]
 800490c:	3404      	adds	r4, #4
 800490e:	4640      	mov	r0, r8
 8004910:	f002 fb12 	bl	8006f38 <dxl_get_lowbyte>
 8004914:	4601      	mov	r1, r0
 8004916:	1c70      	adds	r0, r6, #1
 8004918:	b2c0      	uxtb	r0, r0
 800491a:	f002 fac9 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThArmCount[i]));
 800491e:	4640      	mov	r0, r8
 8004920:	f002 fb0c 	bl	8006f3c <dxl_get_highbyte>
 8004924:	4601      	mov	r1, r0
 8004926:	1cb0      	adds	r0, r6, #2
 8004928:	b2c0      	uxtb	r0, r0
 800492a:	f002 fac1 	bl	8006eb0 <dxl_set_txpacket_parameter>
 800492e:	3603      	adds	r6, #3
	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
 8004930:	2c0c      	cmp	r4, #12
 8004932:	b2f6      	uxtb	r6, r6
 8004934:	d1e4      	bne.n	8004900 <MoveArmTime+0x120>
	{
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThArmCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThArmCount[i]));
	}
	dxl_set_txpacket_length((2+1)*3+4);
 8004936:	200d      	movs	r0, #13
 8004938:	f002 fac2 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
 800493c:	f002 fb26 	bl	8006f8c <dxl_txrx_packet>
	//CommStatus = dxl_get_result();
}
 8004940:	b00d      	add	sp, #52	; 0x34
 8004942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004946:	bf00      	nop
 8004948:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 800494c:	3fe4cccc 	svccc	0x00e4cccc

08004950 <Mov_CP>:
	dxl_write_byte(BROADCAST_ID,AXM_TORQUE_ENABLE,1);
	//CommStatus = dxl_get_result();
}

void Mov_CP(float Pos[3], int Pitch)
{
 8004950:	b5f0      	push	{r4, r5, r6, r7, lr}
	float XPelvisD[6];
	XPelvisD[0]=Pos[0];
 8004952:	6804      	ldr	r4, [r0, #0]
	dxl_write_byte(BROADCAST_ID,AXM_TORQUE_ENABLE,1);
	//CommStatus = dxl_get_result();
}

void Mov_CP(float Pos[3], int Pitch)
{
 8004954:	b0ab      	sub	sp, #172	; 0xac
	float XPelvisD[6];
	XPelvisD[0]=Pos[0];
	XPelvisD[1]=Pos[1];
 8004956:	6847      	ldr	r7, [r0, #4]
	XPelvisD[2]=Pos[2];
 8004958:	6886      	ldr	r6, [r0, #8]
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 800495a:	4608      	mov	r0, r1
 800495c:	f006 f90c 	bl	800ab78 <__aeabi_i2f>
 8004960:	4943      	ldr	r1, [pc, #268]	; (8004a70 <Mov_CP+0x120>)
	XPelvisD[3]=Deg2Rad(0);
	XPelvisD[4]=Deg2Rad(Pitch);
	XPelvisD[5]=Deg2Rad(0);

	float RotPelvisD[9];
	EulXZY_2_Rot(XPelvisD[4],XPelvisD[3],XPelvisD[5], RotPelvisD);
 8004962:	2500      	movs	r5, #0
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8004964:	f006 f95c 	bl	800ac20 <__aeabi_fmul>
 8004968:	4942      	ldr	r1, [pc, #264]	; (8004a74 <Mov_CP+0x124>)
 800496a:	f006 fa0d 	bl	800ad88 <__aeabi_fdiv>
	XPelvisD[3]=Deg2Rad(0);
	XPelvisD[4]=Deg2Rad(Pitch);
	XPelvisD[5]=Deg2Rad(0);

	float RotPelvisD[9];
	EulXZY_2_Rot(XPelvisD[4],XPelvisD[3],XPelvisD[5], RotPelvisD);
 800496e:	462a      	mov	r2, r5
 8004970:	ab21      	add	r3, sp, #132	; 0x84
 8004972:	4629      	mov	r1, r5
 8004974:	f7fe fea4 	bl	80036c0 <EulXZY_2_Rot>

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvisD[1];
	rCenterPelvis[1]=XPelvisD[2];
	rCenterPelvis[2]=XPelvisD[0];
 8004978:	9402      	str	r4, [sp, #8]

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
 800497a:	4c3f      	ldr	r4, [pc, #252]	; (8004a78 <Mov_CP+0x128>)

	float RotPelvisD[9];
	EulXZY_2_Rot(XPelvisD[4],XPelvisD[3],XPelvisD[5], RotPelvisD);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvisD[1];
 800497c:	9700      	str	r7, [sp, #0]
	rCenterPelvis[1]=XPelvisD[2];
	rCenterPelvis[2]=XPelvisD[0];

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
 800497e:	6da0      	ldr	r0, [r4, #88]	; 0x58
	float RotPelvisD[9];
	EulXZY_2_Rot(XPelvisD[4],XPelvisD[3],XPelvisD[5], RotPelvisD);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvisD[1];
	rCenterPelvis[1]=XPelvisD[2];
 8004980:	9601      	str	r6, [sp, #4]
	rCenterPelvis[2]=XPelvisD[0];

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
 8004982:	f005 fcd9 	bl	800a338 <__aeabi_f2d>
 8004986:	a338      	add	r3, pc, #224	; (adr r3, 8004a68 <Mov_CP+0x118>)
 8004988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498c:	f005 fb74 	bl	800a078 <__aeabi_dsub>
 8004990:	f005 ffe8 	bl	800a964 <__aeabi_d2f>
	rCenterRA[1]=0.0+g_Values_2_Flt[5];
 8004994:	4629      	mov	r1, r5
	rCenterPelvis[1]=XPelvisD[2];
	rCenterPelvis[2]=XPelvisD[0];

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
 8004996:	9003      	str	r0, [sp, #12]
	rCenterRA[1]=0.0+g_Values_2_Flt[5];
 8004998:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800499a:	f006 f839 	bl	800aa10 <__addsf3>
	rCenterRA[2]=0.0+g_Values_2_Flt[3];
 800499e:	4629      	mov	r1, r5
	rCenterPelvis[2]=XPelvisD[0];

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
	rCenterRA[1]=0.0+g_Values_2_Flt[5];
 80049a0:	9004      	str	r0, [sp, #16]
	rCenterRA[2]=0.0+g_Values_2_Flt[3];
 80049a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80049a4:	f006 f834 	bl	800aa10 <__addsf3>
	PrintString("  \r \n");
	Prints32d(g_Values_2_Flt[3]);
	PrintString("  \r \n");
	*/
	float rRA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterRA, rRA_PelvisD);
 80049a8:	a903      	add	r1, sp, #12

	//Right Leg
	float rCenterRA[3];
	rCenterRA[0]=-3.85+g_Values_2_Flt[4];
	rCenterRA[1]=0.0+g_Values_2_Flt[5];
	rCenterRA[2]=0.0+g_Values_2_Flt[3];
 80049aa:	9005      	str	r0, [sp, #20]
	PrintString("  \r \n");
	Prints32d(g_Values_2_Flt[3]);
	PrintString("  \r \n");
	*/
	float rRA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterRA, rRA_PelvisD);
 80049ac:	aa06      	add	r2, sp, #24
 80049ae:	4668      	mov	r0, sp
 80049b0:	f7fe ff4e 	bl	8003850 <V1mV2>

	int ThRLeg[6];
	RP_IK(rRA_PelvisD,RotPelvisD,ThRLeg);
 80049b4:	a806      	add	r0, sp, #24
 80049b6:	a921      	add	r1, sp, #132	; 0x84
 80049b8:	aa15      	add	r2, sp, #84	; 0x54
 80049ba:	f7ff f809 	bl	80039d0 <RP_IK>
	ThRLeg[0]=ThRLeg[0]+g_Values_2_Int[11];
 80049be:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80049c0:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
	Prints32d(ThRLeg[5]);
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	//Left Leg
	float rCenterLA[3];
	rCenterLA[0]=3.85+g_Values_2_Flt[1];
 80049c4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
	float rRA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterRA, rRA_PelvisD);

	int ThRLeg[6];
	RP_IK(rRA_PelvisD,RotPelvisD,ThRLeg);
	ThRLeg[0]=ThRLeg[0]+g_Values_2_Int[11];
 80049c6:	4413      	add	r3, r2
 80049c8:	9315      	str	r3, [sp, #84]	; 0x54
	Prints32d(ThRLeg[5]);
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	//Left Leg
	float rCenterLA[3];
	rCenterLA[0]=3.85+g_Values_2_Flt[1];
 80049ca:	f005 fcb5 	bl	800a338 <__aeabi_f2d>
 80049ce:	a326      	add	r3, pc, #152	; (adr r3, 8004a68 <Mov_CP+0x118>)
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	f005 fb52 	bl	800a07c <__adddf3>
 80049d8:	f005 ffc4 	bl	800a964 <__aeabi_d2f>
	rCenterLA[1]=0.0+g_Values_2_Flt[2];
 80049dc:	4629      	mov	r1, r5
	Prints32d(ThRLeg[5]);
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	//Left Leg
	float rCenterLA[3];
	rCenterLA[0]=3.85+g_Values_2_Flt[1];
 80049de:	9009      	str	r0, [sp, #36]	; 0x24
	rCenterLA[1]=0.0+g_Values_2_Flt[2];
 80049e0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80049e2:	f006 f815 	bl	800aa10 <__addsf3>
	rCenterLA[2]=0.0+g_Values_2_Flt[0];
 80049e6:	4629      	mov	r1, r5
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	//Left Leg
	float rCenterLA[3];
	rCenterLA[0]=3.85+g_Values_2_Flt[1];
	rCenterLA[1]=0.0+g_Values_2_Flt[2];
 80049e8:	900a      	str	r0, [sp, #40]	; 0x28
	rCenterLA[2]=0.0+g_Values_2_Flt[0];
 80049ea:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80049ec:	f006 f810 	bl	800aa10 <__addsf3>
	Prints32d(g_Values_2_Flt[0]);
	PrintString("  \r \n");
	*/

	float rLA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_PelvisD);
 80049f0:	a909      	add	r1, sp, #36	; 0x24
	*/
	//Left Leg
	float rCenterLA[3];
	rCenterLA[0]=3.85+g_Values_2_Flt[1];
	rCenterLA[1]=0.0+g_Values_2_Flt[2];
	rCenterLA[2]=0.0+g_Values_2_Flt[0];
 80049f2:	900b      	str	r0, [sp, #44]	; 0x2c
	Prints32d(g_Values_2_Flt[0]);
	PrintString("  \r \n");
	*/

	float rLA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_PelvisD);
 80049f4:	aa0c      	add	r2, sp, #48	; 0x30
 80049f6:	4668      	mov	r0, sp
 80049f8:	f7fe ff2a 	bl	8003850 <V1mV2>

	int ThLLeg[6];
	LP_IK(rLA_PelvisD,RotPelvisD,ThLLeg);
 80049fc:	a80c      	add	r0, sp, #48	; 0x30
 80049fe:	a921      	add	r1, sp, #132	; 0x84
 8004a00:	aa1b      	add	r2, sp, #108	; 0x6c
 8004a02:	f7ff fb19 	bl	8004038 <LP_IK>
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 8004a06:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004a08:	6e23      	ldr	r3, [r4, #96]	; 0x60
	Prints32d(ThLLeg[5]);
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	int ThLArm[3];
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
 8004a0a:	6921      	ldr	r1, [r4, #16]
	float rLA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_PelvisD);

	int ThLLeg[6];
	LP_IK(rLA_PelvisD,RotPelvisD,ThLLeg);
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 8004a0c:	4413      	add	r3, r2
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	int ThLArm[3];
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
	ThRArm[1]=-g_Values_1_Int[5];
 8004a0e:	6962      	ldr	r2, [r4, #20]
	float rLA_PelvisD[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_PelvisD);

	int ThLLeg[6];
	LP_IK(rLA_PelvisD,RotPelvisD,ThLLeg);
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 8004a10:	931b      	str	r3, [sp, #108]	; 0x6c
	Prints32d(ThLLeg[5]);
	PrintString("  \r \n ----- IK RLeg -------- \r \n");
	*/
	int ThLArm[3];
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
 8004a12:	f1a1 035a 	sub.w	r3, r1, #90	; 0x5a
 8004a16:	9312      	str	r3, [sp, #72]	; 0x48
	ThRArm[1]=-g_Values_1_Int[5];
 8004a18:	4253      	negs	r3, r2
 8004a1a:	9313      	str	r3, [sp, #76]	; 0x4c
	ThRArm[2]=-g_Values_1_Int[6];
 8004a1c:	69a3      	ldr	r3, [r4, #24]

	ThLArm[0]=90-g_Values_1_Int[4];
 8004a1e:	f1c1 015a 	rsb	r1, r1, #90	; 0x5a
	*/
	int ThLArm[3];
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
	ThRArm[1]=-g_Values_1_Int[5];
	ThRArm[2]=-g_Values_1_Int[6];
 8004a22:	4258      	negs	r0, r3

	ThLArm[0]=90-g_Values_1_Int[4];
	ThLArm[1]=g_Values_1_Int[5];
	ThLArm[2]=g_Values_1_Int[6];
 8004a24:	9311      	str	r3, [sp, #68]	; 0x44
	a_m_on();																			//Activa los torques de todos los motores
	mDelay(5);																				//Delay de 5ms

	float T=2;

	MoveLegTime(ThRLeg, T, 1);														//Mover la pierna deracha
 8004a26:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
	ThRArm[1]=-g_Values_1_Int[5];
	ThRArm[2]=-g_Values_1_Int[6];

	ThLArm[0]=90-g_Values_1_Int[4];
 8004a2a:	910f      	str	r1, [sp, #60]	; 0x3c
	ThLArm[1]=g_Values_1_Int[5];
 8004a2c:	9210      	str	r2, [sp, #64]	; 0x40
	*/
	int ThLArm[3];
	int ThRArm[3];
	ThRArm[0]=-90+g_Values_1_Int[4];
	ThRArm[1]=-g_Values_1_Int[5];
	ThRArm[2]=-g_Values_1_Int[6];
 8004a2e:	9014      	str	r0, [sp, #80]	; 0x50

	ThLArm[0]=90-g_Values_1_Int[4];
	ThLArm[1]=g_Values_1_Int[5];
	ThLArm[2]=g_Values_1_Int[6];

	a_m_on();																			//Activa los torques de todos los motores
 8004a30:	f7fe fe41 	bl	80036b6 <a_m_on>
	mDelay(5);																				//Delay de 5ms
 8004a34:	2005      	movs	r0, #5
 8004a36:	f001 ff6d 	bl	8006914 <mDelay>

	float T=2;

	MoveLegTime(ThRLeg, T, 1);														//Mover la pierna deracha
 8004a3a:	a815      	add	r0, sp, #84	; 0x54
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f7ff fdfe 	bl	8004640 <MoveLegTime>
	MoveLegTime(ThLLeg, T, 2);														//Mover la pierna izquierda
 8004a44:	a81b      	add	r0, sp, #108	; 0x6c
 8004a46:	4621      	mov	r1, r4
 8004a48:	2202      	movs	r2, #2
 8004a4a:	f7ff fdf9 	bl	8004640 <MoveLegTime>
	MoveArmTime(ThRArm, T, 1);														//Mover la brazo derecho
 8004a4e:	a812      	add	r0, sp, #72	; 0x48
 8004a50:	4621      	mov	r1, r4
 8004a52:	2201      	movs	r2, #1
 8004a54:	f7ff fec4 	bl	80047e0 <MoveArmTime>
	MoveArmTime(ThLArm, T, 2);														//Mover la brazo izquierdo
 8004a58:	a80f      	add	r0, sp, #60	; 0x3c
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	f7ff febf 	bl	80047e0 <MoveArmTime>
}
 8004a62:	b02b      	add	sp, #172	; 0xac
 8004a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a66:	bf00      	nop
 8004a68:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 8004a6c:	400ecccc 	andmi	ip, lr, ip, asr #25
 8004a70:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
 8004a74:	43340000 	teqmi	r4, #0
 8004a78:	2000050c 	andcs	r0, r0, ip, lsl #10

08004a7c <getThArm>:
		mDelay(5);
	}
}

void getThArm(int ThArm[3], int Tipo)
{
 8004a7c:	b530      	push	{r4, r5, lr}
	int i;
	int IDArm[3];
	if (Tipo==1)
 8004a7e:	2901      	cmp	r1, #1
		mDelay(5);
	}
}

void getThArm(int ThArm[3], int Tipo)
{
 8004a80:	b085      	sub	sp, #20
 8004a82:	4605      	mov	r5, r0
	int i;
	int IDArm[3];
	if (Tipo==1)
 8004a84:	d104      	bne.n	8004a90 <getThArm+0x14>
	{
		IDArm[0]=1;
		IDArm[1]=3;
 8004a86:	2303      	movs	r3, #3
 8004a88:	9302      	str	r3, [sp, #8]
{
	int i;
	int IDArm[3];
	if (Tipo==1)
	{
		IDArm[0]=1;
 8004a8a:	9101      	str	r1, [sp, #4]
		IDArm[1]=3;
		IDArm[2]=5;
 8004a8c:	2305      	movs	r3, #5
 8004a8e:	e004      	b.n	8004a9a <getThArm+0x1e>
	}
	else
	{
		IDArm[0]=2;
 8004a90:	2302      	movs	r3, #2
 8004a92:	9301      	str	r3, [sp, #4]
		IDArm[1]=4;
 8004a94:	2304      	movs	r3, #4
 8004a96:	9302      	str	r3, [sp, #8]
		IDArm[2]=6;
 8004a98:	2306      	movs	r3, #6
 8004a9a:	9303      	str	r3, [sp, #12]
		mDelay(5);
	}
}

void getThArm(int ThArm[3], int Tipo)
{
 8004a9c:	2400      	movs	r4, #0
		IDArm[2]=6;
	}
	//int CommStatus;
	for (i=0; i<3; i++)
	{
		ThArm[i]=dxl_read_word(IDArm[i],AXM_PRESENT_POSITION_L);
 8004a9e:	ab01      	add	r3, sp, #4
 8004aa0:	5d18      	ldrb	r0, [r3, r4]
 8004aa2:	2124      	movs	r1, #36	; 0x24
 8004aa4:	f002 fad8 	bl	8007058 <dxl_read_word>
 8004aa8:	5128      	str	r0, [r5, r4]
 8004aaa:	3404      	adds	r4, #4
		IDArm[0]=2;
		IDArm[1]=4;
		IDArm[2]=6;
	}
	//int CommStatus;
	for (i=0; i<3; i++)
 8004aac:	2c0c      	cmp	r4, #12
 8004aae:	d1f6      	bne.n	8004a9e <getThArm+0x22>
	{
		ThArm[i]=dxl_read_word(IDArm[i],AXM_PRESENT_POSITION_L);
		//CommStatus = dxl_get_result();
	}
}
 8004ab0:	b005      	add	sp, #20
 8004ab2:	bd30      	pop	{r4, r5, pc}

08004ab4 <Cicloidal_1>:
	}
	g_Index_Step++;
}

float Cicloidal_1(float A,float T, float t)
{
 8004ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ab8:	460e      	mov	r6, r1
 8004aba:	4604      	mov	r4, r0
	float f;
	f=A*(t/T-(1/(2*PI))*sin(2*PI*t/T));
 8004abc:	491a      	ldr	r1, [pc, #104]	; (8004b28 <Cicloidal_1+0x74>)
 8004abe:	4610      	mov	r0, r2
	}
	g_Index_Step++;
}

float Cicloidal_1(float A,float T, float t)
{
 8004ac0:	4617      	mov	r7, r2
	float f;
	f=A*(t/T-(1/(2*PI))*sin(2*PI*t/T));
 8004ac2:	f006 f8ad 	bl	800ac20 <__aeabi_fmul>
 8004ac6:	4631      	mov	r1, r6
 8004ac8:	f006 f95e 	bl	800ad88 <__aeabi_fdiv>
 8004acc:	f005 fc34 	bl	800a338 <__aeabi_f2d>
 8004ad0:	f006 fb62 	bl	800b198 <sin>
 8004ad4:	4680      	mov	r8, r0
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	4689      	mov	r9, r1
 8004ada:	f005 fc2d 	bl	800a338 <__aeabi_f2d>
 8004ade:	4604      	mov	r4, r0
 8004ae0:	460d      	mov	r5, r1
 8004ae2:	4638      	mov	r0, r7
 8004ae4:	4631      	mov	r1, r6
 8004ae6:	f006 f94f 	bl	800ad88 <__aeabi_fdiv>
 8004aea:	f005 fc25 	bl	800a338 <__aeabi_f2d>
 8004aee:	a30c      	add	r3, pc, #48	; (adr r3, 8004b20 <Cicloidal_1+0x6c>)
 8004af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af4:	4606      	mov	r6, r0
 8004af6:	460f      	mov	r7, r1
 8004af8:	4640      	mov	r0, r8
 8004afa:	4649      	mov	r1, r9
 8004afc:	f005 fc70 	bl	800a3e0 <__aeabi_dmul>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4630      	mov	r0, r6
 8004b06:	4639      	mov	r1, r7
 8004b08:	f005 fab6 	bl	800a078 <__aeabi_dsub>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4620      	mov	r0, r4
 8004b12:	4629      	mov	r1, r5
 8004b14:	f005 fc64 	bl	800a3e0 <__aeabi_dmul>
 8004b18:	f005 ff24 	bl	800a964 <__aeabi_d2f>
	return f;
}
 8004b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b20:	c0000000 	andgt	r0, r0, r0
 8004b24:	3fc45f30 	svccc	0x00c45f30
 8004b28:	40c90fd8 	ldrdmi	r0, [r9], #248	; 0xf8

08004b2c <Cicloidal_2>:

float Cicloidal_2(float A,float T, float t)
{
 8004b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b30:	460c      	mov	r4, r1
 8004b32:	4680      	mov	r8, r0
	float f;
	f=A*sin(PI/2*(2*t/T-(1/PI)*sin(2*PI*t/T)));
 8004b34:	4920      	ldr	r1, [pc, #128]	; (8004bb8 <Cicloidal_2+0x8c>)
 8004b36:	4610      	mov	r0, r2
	f=A*(t/T-(1/(2*PI))*sin(2*PI*t/T));
	return f;
}

float Cicloidal_2(float A,float T, float t)
{
 8004b38:	4615      	mov	r5, r2
	float f;
	f=A*sin(PI/2*(2*t/T-(1/PI)*sin(2*PI*t/T)));
 8004b3a:	f006 f871 	bl	800ac20 <__aeabi_fmul>
 8004b3e:	4621      	mov	r1, r4
 8004b40:	f006 f922 	bl	800ad88 <__aeabi_fdiv>
 8004b44:	f005 fbf8 	bl	800a338 <__aeabi_f2d>
 8004b48:	f006 fb26 	bl	800b198 <sin>
 8004b4c:	4606      	mov	r6, r0
 8004b4e:	460f      	mov	r7, r1
 8004b50:	4628      	mov	r0, r5
 8004b52:	4629      	mov	r1, r5
 8004b54:	f005 ff5c 	bl	800aa10 <__addsf3>
 8004b58:	4621      	mov	r1, r4
 8004b5a:	f006 f915 	bl	800ad88 <__aeabi_fdiv>
 8004b5e:	f005 fbeb 	bl	800a338 <__aeabi_f2d>
 8004b62:	a311      	add	r3, pc, #68	; (adr r3, 8004ba8 <Cicloidal_2+0x7c>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	4604      	mov	r4, r0
 8004b6a:	460d      	mov	r5, r1
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	4639      	mov	r1, r7
 8004b70:	f005 fc36 	bl	800a3e0 <__aeabi_dmul>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4620      	mov	r0, r4
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	f005 fa7c 	bl	800a078 <__aeabi_dsub>
 8004b80:	a30b      	add	r3, pc, #44	; (adr r3, 8004bb0 <Cicloidal_2+0x84>)
 8004b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b86:	f005 fc2b 	bl	800a3e0 <__aeabi_dmul>
 8004b8a:	f006 fb05 	bl	800b198 <sin>
 8004b8e:	4604      	mov	r4, r0
 8004b90:	460d      	mov	r5, r1
 8004b92:	4640      	mov	r0, r8
 8004b94:	f005 fbd0 	bl	800a338 <__aeabi_f2d>
 8004b98:	4622      	mov	r2, r4
 8004b9a:	462b      	mov	r3, r5
 8004b9c:	f005 fc20 	bl	800a3e0 <__aeabi_dmul>
 8004ba0:	f005 fee0 	bl	800a964 <__aeabi_d2f>
	return f;
}
 8004ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba8:	c0000000 	andgt	r0, r0, r0
 8004bac:	3fd45f30 	svccc	0x00d45f30
 8004bb0:	00000000 	andeq	r0, r0, r0
 8004bb4:	3ff921fb 	svccc	0x00f921fb
 8004bb8:	40c90fd8 	ldrdmi	r0, [r9], #248	; 0xf8

08004bbc <Cicloidal_3>:

float Cicloidal_3(float A,float T, float t)
{
 8004bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bc0:	460e      	mov	r6, r1
 8004bc2:	4604      	mov	r4, r0
	float f;
	f=A*(t/T-(1/PI)*sin(PI*t/T));
 8004bc4:	491a      	ldr	r1, [pc, #104]	; (8004c30 <Cicloidal_3+0x74>)
 8004bc6:	4610      	mov	r0, r2
	f=A*sin(PI/2*(2*t/T-(1/PI)*sin(2*PI*t/T)));
	return f;
}

float Cicloidal_3(float A,float T, float t)
{
 8004bc8:	4617      	mov	r7, r2
	float f;
	f=A*(t/T-(1/PI)*sin(PI*t/T));
 8004bca:	f006 f829 	bl	800ac20 <__aeabi_fmul>
 8004bce:	4631      	mov	r1, r6
 8004bd0:	f006 f8da 	bl	800ad88 <__aeabi_fdiv>
 8004bd4:	f005 fbb0 	bl	800a338 <__aeabi_f2d>
 8004bd8:	f006 fade 	bl	800b198 <sin>
 8004bdc:	4680      	mov	r8, r0
 8004bde:	4620      	mov	r0, r4
 8004be0:	4689      	mov	r9, r1
 8004be2:	f005 fba9 	bl	800a338 <__aeabi_f2d>
 8004be6:	4604      	mov	r4, r0
 8004be8:	460d      	mov	r5, r1
 8004bea:	4638      	mov	r0, r7
 8004bec:	4631      	mov	r1, r6
 8004bee:	f006 f8cb 	bl	800ad88 <__aeabi_fdiv>
 8004bf2:	f005 fba1 	bl	800a338 <__aeabi_f2d>
 8004bf6:	a30c      	add	r3, pc, #48	; (adr r3, 8004c28 <Cicloidal_3+0x6c>)
 8004bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfc:	4606      	mov	r6, r0
 8004bfe:	460f      	mov	r7, r1
 8004c00:	4640      	mov	r0, r8
 8004c02:	4649      	mov	r1, r9
 8004c04:	f005 fbec 	bl	800a3e0 <__aeabi_dmul>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4630      	mov	r0, r6
 8004c0e:	4639      	mov	r1, r7
 8004c10:	f005 fa32 	bl	800a078 <__aeabi_dsub>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4620      	mov	r0, r4
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	f005 fbe0 	bl	800a3e0 <__aeabi_dmul>
 8004c20:	f005 fea0 	bl	800a964 <__aeabi_d2f>
	return f;
}
 8004c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c28:	c0000000 	andgt	r0, r0, r0
 8004c2c:	3fd45f30 	svccc	0x00d45f30
 8004c30:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08

08004c34 <Cicloidal_4>:

float Cicloidal_4(float A,float T, float t)
{
 8004c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c38:	460e      	mov	r6, r1
 8004c3a:	4604      	mov	r4, r0
	float f;
	f=A*(t/T +(1/PI)*sin(PI*t/T));
 8004c3c:	491a      	ldr	r1, [pc, #104]	; (8004ca8 <Cicloidal_4+0x74>)
 8004c3e:	4610      	mov	r0, r2
	f=A*(t/T-(1/PI)*sin(PI*t/T));
	return f;
}

float Cicloidal_4(float A,float T, float t)
{
 8004c40:	4617      	mov	r7, r2
	float f;
	f=A*(t/T +(1/PI)*sin(PI*t/T));
 8004c42:	f005 ffed 	bl	800ac20 <__aeabi_fmul>
 8004c46:	4631      	mov	r1, r6
 8004c48:	f006 f89e 	bl	800ad88 <__aeabi_fdiv>
 8004c4c:	f005 fb74 	bl	800a338 <__aeabi_f2d>
 8004c50:	f006 faa2 	bl	800b198 <sin>
 8004c54:	4680      	mov	r8, r0
 8004c56:	4620      	mov	r0, r4
 8004c58:	4689      	mov	r9, r1
 8004c5a:	f005 fb6d 	bl	800a338 <__aeabi_f2d>
 8004c5e:	4604      	mov	r4, r0
 8004c60:	460d      	mov	r5, r1
 8004c62:	4638      	mov	r0, r7
 8004c64:	4631      	mov	r1, r6
 8004c66:	f006 f88f 	bl	800ad88 <__aeabi_fdiv>
 8004c6a:	f005 fb65 	bl	800a338 <__aeabi_f2d>
 8004c6e:	a30c      	add	r3, pc, #48	; (adr r3, 8004ca0 <Cicloidal_4+0x6c>)
 8004c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c74:	4606      	mov	r6, r0
 8004c76:	460f      	mov	r7, r1
 8004c78:	4640      	mov	r0, r8
 8004c7a:	4649      	mov	r1, r9
 8004c7c:	f005 fbb0 	bl	800a3e0 <__aeabi_dmul>
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4630      	mov	r0, r6
 8004c86:	4639      	mov	r1, r7
 8004c88:	f005 f9f8 	bl	800a07c <__adddf3>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4620      	mov	r0, r4
 8004c92:	4629      	mov	r1, r5
 8004c94:	f005 fba4 	bl	800a3e0 <__aeabi_dmul>
 8004c98:	f005 fe64 	bl	800a964 <__aeabi_d2f>
	return f;
}
 8004c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ca0:	c0000000 	andgt	r0, r0, r0
 8004ca4:	3fd45f30 	svccc	0x00d45f30
 8004ca8:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08

08004cac <Cicloidal_5>:

float Cicloidal_5(float A,float T, float t)
{
 8004cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cb0:	4617      	mov	r7, r2
 8004cb2:	460e      	mov	r6, r1
	float f;
	f=A-A*(t/T-(1/PI)*sin(PI*t/T));
 8004cb4:	f005 fb40 	bl	800a338 <__aeabi_f2d>
 8004cb8:	4604      	mov	r4, r0
 8004cba:	460d      	mov	r5, r1
 8004cbc:	4638      	mov	r0, r7
 8004cbe:	491a      	ldr	r1, [pc, #104]	; (8004d28 <Cicloidal_5+0x7c>)
 8004cc0:	f005 ffae 	bl	800ac20 <__aeabi_fmul>
 8004cc4:	4631      	mov	r1, r6
 8004cc6:	f006 f85f 	bl	800ad88 <__aeabi_fdiv>
 8004cca:	f005 fb35 	bl	800a338 <__aeabi_f2d>
 8004cce:	f006 fa63 	bl	800b198 <sin>
 8004cd2:	4680      	mov	r8, r0
 8004cd4:	4689      	mov	r9, r1
 8004cd6:	4638      	mov	r0, r7
 8004cd8:	4631      	mov	r1, r6
 8004cda:	f006 f855 	bl	800ad88 <__aeabi_fdiv>
 8004cde:	f005 fb2b 	bl	800a338 <__aeabi_f2d>
 8004ce2:	a30f      	add	r3, pc, #60	; (adr r3, 8004d20 <Cicloidal_5+0x74>)
 8004ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce8:	4606      	mov	r6, r0
 8004cea:	460f      	mov	r7, r1
 8004cec:	4640      	mov	r0, r8
 8004cee:	4649      	mov	r1, r9
 8004cf0:	f005 fb76 	bl	800a3e0 <__aeabi_dmul>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4630      	mov	r0, r6
 8004cfa:	4639      	mov	r1, r7
 8004cfc:	f005 f9bc 	bl	800a078 <__aeabi_dsub>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4620      	mov	r0, r4
 8004d06:	4629      	mov	r1, r5
 8004d08:	f005 fb6a 	bl	800a3e0 <__aeabi_dmul>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4620      	mov	r0, r4
 8004d12:	4629      	mov	r1, r5
 8004d14:	f005 f9b0 	bl	800a078 <__aeabi_dsub>
 8004d18:	f005 fe24 	bl	800a964 <__aeabi_d2f>
	return f;
}
 8004d1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d20:	c0000000 	andgt	r0, r0, r0
 8004d24:	3fd45f30 	svccc	0x00d45f30
 8004d28:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08

08004d2c <Mov_L>:
	Mov_A(g_thRArm, 1);														//Mover la pierna deracha
	Mov_A(g_thLArm, 2);														//Mover la pierna izquierda
}

void Mov_L(int ThLeg[6], int Tipo)
{
 8004d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int IDLeg[6];
	if (Tipo==1)
 8004d30:	2901      	cmp	r1, #1
	Mov_A(g_thRArm, 1);														//Mover la pierna deracha
	Mov_A(g_thLArm, 2);														//Mover la pierna izquierda
}

void Mov_L(int ThLeg[6], int Tipo)
{
 8004d32:	b086      	sub	sp, #24
 8004d34:	4680      	mov	r8, r0
	int IDLeg[6];
	if (Tipo==1)
 8004d36:	d109      	bne.n	8004d4c <Mov_L+0x20>
	{
		IDLeg[0]=7;
		IDLeg[1]=9;
		IDLeg[2]=11;
		IDLeg[3]=13;
 8004d38:	2307      	movs	r3, #7
 8004d3a:	2409      	movs	r4, #9
 8004d3c:	250b      	movs	r5, #11
 8004d3e:	260d      	movs	r6, #13
 8004d40:	e88d 0078 	stmia.w	sp, {r3, r4, r5, r6}
		IDLeg[4]=15;
 8004d44:	230f      	movs	r3, #15
 8004d46:	9304      	str	r3, [sp, #16]
		IDLeg[5]=17;
 8004d48:	2311      	movs	r3, #17
 8004d4a:	e008      	b.n	8004d5e <Mov_L+0x32>
	else
	{
		IDLeg[0]=8;
		IDLeg[1]=10;
		IDLeg[2]=12;
		IDLeg[3]=14;
 8004d4c:	230e      	movs	r3, #14
 8004d4e:	2008      	movs	r0, #8
 8004d50:	210a      	movs	r1, #10
 8004d52:	220c      	movs	r2, #12
 8004d54:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
		IDLeg[4]=16;
 8004d58:	2310      	movs	r3, #16
 8004d5a:	9304      	str	r3, [sp, #16]
		IDLeg[5]=18;
 8004d5c:	2312      	movs	r3, #18
	int i;
	//int CommStatus;
	int ThLegCount[6];

	//Set Velocity of the motors
	dxl_write_word(BROADCAST_ID,AXM_MOVING_SPEED_L,1023);
 8004d5e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8004d62:	2120      	movs	r1, #32
 8004d64:	20fe      	movs	r0, #254	; 0xfe
		IDLeg[0]=8;
		IDLeg[1]=10;
		IDLeg[2]=12;
		IDLeg[3]=14;
		IDLeg[4]=16;
		IDLeg[5]=18;
 8004d66:	9305      	str	r3, [sp, #20]
	int i;
	//int CommStatus;
	int ThLegCount[6];

	//Set Velocity of the motors
	dxl_write_word(BROADCAST_ID,AXM_MOVING_SPEED_L,1023);
 8004d68:	f002 f9a0 	bl	80070ac <dxl_write_word>
	//CommStatus = dxl_get_result();

	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
 8004d6c:	20fe      	movs	r0, #254	; 0xfe
 8004d6e:	f002 f893 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 8004d72:	2083      	movs	r0, #131	; 0x83
 8004d74:	f002 f896 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
 8004d78:	2000      	movs	r0, #0
 8004d7a:	211e      	movs	r1, #30
 8004d7c:	f002 f898 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 8004d80:	2001      	movs	r0, #1
 8004d82:	2102      	movs	r1, #2
 8004d84:	f002 f894 	bl	8006eb0 <dxl_set_txpacket_parameter>
 8004d88:	2602      	movs	r6, #2
 8004d8a:	2700      	movs	r7, #0
	for( i=0; i<6; i++ )
	{
		ThLegCount[i]=512+round((ThLeg[i])*(1023/300));
 8004d8c:	f858 0007 	ldr.w	r0, [r8, r7]
 8004d90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004d94:	f005 fabe 	bl	800a314 <__aeabi_i2d>
 8004d98:	f006 f9b0 	bl	800b0fc <round>
 8004d9c:	4604      	mov	r4, r0
 8004d9e:	460d      	mov	r5, r1
		dxl_set_txpacket_parameter(2+3*i, IDLeg[i]);
 8004da0:	4630      	mov	r0, r6
 8004da2:	f81d 1007 	ldrb.w	r1, [sp, r7]
 8004da6:	f002 f883 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<6; i++ )
	{
		ThLegCount[i]=512+round((ThLeg[i])*(1023/300));
 8004daa:	2200      	movs	r2, #0
 8004dac:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8004db0:	4620      	mov	r0, r4
 8004db2:	4629      	mov	r1, r5
 8004db4:	f005 f962 	bl	800a07c <__adddf3>
 8004db8:	f005 fdac 	bl	800a914 <__aeabi_d2iz>
		dxl_set_txpacket_parameter(2+3*i, IDLeg[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThLegCount[i]));
 8004dbc:	b284      	uxth	r4, r0
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	f002 f8ba 	bl	8006f38 <dxl_get_lowbyte>
 8004dc4:	4601      	mov	r1, r0
 8004dc6:	1c70      	adds	r0, r6, #1
 8004dc8:	b2c0      	uxtb	r0, r0
 8004dca:	f002 f871 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThLegCount[i]));
 8004dce:	4620      	mov	r0, r4
 8004dd0:	f002 f8b4 	bl	8006f3c <dxl_get_highbyte>
 8004dd4:	4601      	mov	r1, r0
 8004dd6:	1cb0      	adds	r0, r6, #2
 8004dd8:	b2c0      	uxtb	r0, r0
 8004dda:	3704      	adds	r7, #4
 8004ddc:	f002 f868 	bl	8006eb0 <dxl_set_txpacket_parameter>
 8004de0:	3603      	adds	r6, #3
	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<6; i++ )
 8004de2:	2f18      	cmp	r7, #24
 8004de4:	b2f6      	uxtb	r6, r6
 8004de6:	d1d1      	bne.n	8004d8c <Mov_L+0x60>
		ThLegCount[i]=512+round((ThLeg[i])*(1023/300));
		dxl_set_txpacket_parameter(2+3*i, IDLeg[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThLegCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThLegCount[i]));
	}
	dxl_set_txpacket_length((2+1)*6+4);
 8004de8:	2016      	movs	r0, #22
 8004dea:	f002 f869 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}
 8004dee:	b006      	add	sp, #24
 8004df0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThLegCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThLegCount[i]));
	}
	dxl_set_txpacket_length((2+1)*6+4);

	dxl_txrx_packet();
 8004df4:	f002 b8ca 	b.w	8006f8c <dxl_txrx_packet>

08004df8 <Mov_A>:
}

void Mov_A(int ThArm[6], int Tipo)
{
	int IDArm[3];
	if (Tipo==1)
 8004df8:	2901      	cmp	r1, #1
	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}

void Mov_A(int ThArm[6], int Tipo)
{
 8004dfa:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8004dfe:	4680      	mov	r8, r0
	int IDArm[3];
	if (Tipo==1)
 8004e00:	d104      	bne.n	8004e0c <Mov_A+0x14>
	{
		IDArm[0]=1;
		IDArm[1]=3;
 8004e02:	2303      	movs	r3, #3
 8004e04:	9302      	str	r3, [sp, #8]
void Mov_A(int ThArm[6], int Tipo)
{
	int IDArm[3];
	if (Tipo==1)
	{
		IDArm[0]=1;
 8004e06:	9101      	str	r1, [sp, #4]
		IDArm[1]=3;
		IDArm[2]=5;
 8004e08:	2305      	movs	r3, #5
 8004e0a:	e004      	b.n	8004e16 <Mov_A+0x1e>
	}
	else
	{
		IDArm[0]=2;
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	9301      	str	r3, [sp, #4]
		IDArm[1]=4;
 8004e10:	2304      	movs	r3, #4
 8004e12:	9302      	str	r3, [sp, #8]
		IDArm[2]=6;
 8004e14:	2306      	movs	r3, #6
	int i;
	//int CommStatus;
	int ThArmCount[3];

	//Set Velocity of the motors
	dxl_write_word(BROADCAST_ID,AXM_MOVING_SPEED_L,1023);
 8004e16:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8004e1a:	2120      	movs	r1, #32
 8004e1c:	20fe      	movs	r0, #254	; 0xfe
	}
	else
	{
		IDArm[0]=2;
		IDArm[1]=4;
		IDArm[2]=6;
 8004e1e:	9303      	str	r3, [sp, #12]
	int i;
	//int CommStatus;
	int ThArmCount[3];

	//Set Velocity of the motors
	dxl_write_word(BROADCAST_ID,AXM_MOVING_SPEED_L,1023);
 8004e20:	f002 f944 	bl	80070ac <dxl_write_word>
	//CommStatus = dxl_get_result();

	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
 8004e24:	20fe      	movs	r0, #254	; 0xfe
 8004e26:	f002 f837 	bl	8006e98 <dxl_set_txpacket_id>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
 8004e2a:	2083      	movs	r0, #131	; 0x83
 8004e2c:	f002 f83a 	bl	8006ea4 <dxl_set_txpacket_instruction>
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
 8004e30:	2000      	movs	r0, #0
 8004e32:	211e      	movs	r1, #30
 8004e34:	f002 f83c 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_parameter(1, 2);
 8004e38:	2001      	movs	r0, #1
 8004e3a:	2102      	movs	r1, #2
 8004e3c:	f002 f838 	bl	8006eb0 <dxl_set_txpacket_parameter>
 8004e40:	2602      	movs	r6, #2
 8004e42:	2700      	movs	r7, #0
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
 8004e44:	f858 0007 	ldr.w	r0, [r8, r7]
 8004e48:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004e4c:	f005 fa62 	bl	800a314 <__aeabi_i2d>
 8004e50:	f006 f954 	bl	800b0fc <round>
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
 8004e54:	ab01      	add	r3, sp, #4
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
 8004e56:	4604      	mov	r4, r0
 8004e58:	460d      	mov	r5, r1
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	5dd9      	ldrb	r1, [r3, r7]
 8004e5e:	f002 f827 	bl	8006eb0 <dxl_set_txpacket_parameter>
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
	{
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
 8004e62:	2200      	movs	r2, #0
 8004e64:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8004e68:	4620      	mov	r0, r4
 8004e6a:	4629      	mov	r1, r5
 8004e6c:	f005 f906 	bl	800a07c <__adddf3>
 8004e70:	f005 fd50 	bl	800a914 <__aeabi_d2iz>
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThArmCount[i]));
 8004e74:	b284      	uxth	r4, r0
 8004e76:	4620      	mov	r0, r4
 8004e78:	f002 f85e 	bl	8006f38 <dxl_get_lowbyte>
 8004e7c:	4601      	mov	r1, r0
 8004e7e:	1c70      	adds	r0, r6, #1
 8004e80:	b2c0      	uxtb	r0, r0
 8004e82:	f002 f815 	bl	8006eb0 <dxl_set_txpacket_parameter>
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThArmCount[i]));
 8004e86:	4620      	mov	r0, r4
 8004e88:	f002 f858 	bl	8006f3c <dxl_get_highbyte>
 8004e8c:	4601      	mov	r1, r0
 8004e8e:	1cb0      	adds	r0, r6, #2
 8004e90:	b2c0      	uxtb	r0, r0
 8004e92:	3704      	adds	r7, #4
 8004e94:	f002 f80c 	bl	8006eb0 <dxl_set_txpacket_parameter>
 8004e98:	3603      	adds	r6, #3
	// Set Position of the Motors
	dxl_set_txpacket_id(BROADCAST_ID);
	dxl_set_txpacket_instruction(INST_SYNC_WRITE);
	dxl_set_txpacket_parameter(0, AXM_GOAL_POSITION_L);
	dxl_set_txpacket_parameter(1, 2);
	for( i=0; i<3; i++ )
 8004e9a:	2f0c      	cmp	r7, #12
 8004e9c:	b2f6      	uxtb	r6, r6
 8004e9e:	d1d1      	bne.n	8004e44 <Mov_A+0x4c>
		ThArmCount[i]=512+round((ThArm[i])*(1023/300));
		dxl_set_txpacket_parameter(2+3*i, IDArm[i]);
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThArmCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThArmCount[i]));
	}
	dxl_set_txpacket_length((2+1)*3+4);
 8004ea0:	200d      	movs	r0, #13
 8004ea2:	f002 f80d 	bl	8006ec0 <dxl_set_txpacket_length>

	dxl_txrx_packet();
	//CommStatus = dxl_get_result();
}
 8004ea6:	b004      	add	sp, #16
 8004ea8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		dxl_set_txpacket_parameter(2+3*i+1, dxl_get_lowbyte(ThArmCount[i]));
		dxl_set_txpacket_parameter(2+3*i+2, dxl_get_highbyte(ThArmCount[i]));
	}
	dxl_set_txpacket_length((2+1)*3+4);

	dxl_txrx_packet();
 8004eac:	f002 b86e 	b.w	8006f8c <dxl_txrx_packet>

08004eb0 <Mat3_Traspose>:
	//CommStatus = dxl_get_result();
}

void Mat3_Traspose(float Mat_IN[9], float Mat_OUT[9])
{
	Mat_OUT[0]=Mat_IN[0];
 8004eb0:	6803      	ldr	r3, [r0, #0]
 8004eb2:	600b      	str	r3, [r1, #0]
	Mat_OUT[1]=Mat_IN[3];
 8004eb4:	68c3      	ldr	r3, [r0, #12]
 8004eb6:	604b      	str	r3, [r1, #4]
	Mat_OUT[2]=Mat_IN[6];
 8004eb8:	6983      	ldr	r3, [r0, #24]
 8004eba:	608b      	str	r3, [r1, #8]
	Mat_OUT[3]=Mat_IN[1];
 8004ebc:	6843      	ldr	r3, [r0, #4]
 8004ebe:	60cb      	str	r3, [r1, #12]
	Mat_OUT[4]=Mat_IN[4];
 8004ec0:	6903      	ldr	r3, [r0, #16]
 8004ec2:	610b      	str	r3, [r1, #16]
	Mat_OUT[5]=Mat_IN[7];
 8004ec4:	69c3      	ldr	r3, [r0, #28]
 8004ec6:	614b      	str	r3, [r1, #20]
	Mat_OUT[6]=Mat_IN[2];
 8004ec8:	6883      	ldr	r3, [r0, #8]
 8004eca:	618b      	str	r3, [r1, #24]
	Mat_OUT[7]=Mat_IN[5];
 8004ecc:	6943      	ldr	r3, [r0, #20]
 8004ece:	61cb      	str	r3, [r1, #28]
	Mat_OUT[8]=Mat_IN[8];
 8004ed0:	6a03      	ldr	r3, [r0, #32]
 8004ed2:	620b      	str	r3, [r1, #32]
 8004ed4:	4770      	bx	lr

08004ed6 <Mat3_Multiply>:
}

void Mat3_Multiply(float Mat_IN1[9], float Mat_IN2[9], float R[9])
{
 8004ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed8:	4605      	mov	r5, r0
 8004eda:	460c      	mov	r4, r1
	R[0]=Mat_IN1[0]*Mat_IN2[0] +Mat_IN1[1]*Mat_IN2[3] +Mat_IN1[2]*Mat_IN2[6];
 8004edc:	6800      	ldr	r0, [r0, #0]
 8004ede:	6809      	ldr	r1, [r1, #0]
	Mat_OUT[7]=Mat_IN[5];
	Mat_OUT[8]=Mat_IN[8];
}

void Mat3_Multiply(float Mat_IN1[9], float Mat_IN2[9], float R[9])
{
 8004ee0:	4616      	mov	r6, r2
	R[0]=Mat_IN1[0]*Mat_IN2[0] +Mat_IN1[1]*Mat_IN2[3] +Mat_IN1[2]*Mat_IN2[6];
 8004ee2:	f005 fe9d 	bl	800ac20 <__aeabi_fmul>
 8004ee6:	68e1      	ldr	r1, [r4, #12]
 8004ee8:	4607      	mov	r7, r0
 8004eea:	6868      	ldr	r0, [r5, #4]
 8004eec:	f005 fe98 	bl	800ac20 <__aeabi_fmul>
 8004ef0:	4601      	mov	r1, r0
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	f005 fd8c 	bl	800aa10 <__addsf3>
 8004ef8:	69a1      	ldr	r1, [r4, #24]
 8004efa:	4607      	mov	r7, r0
 8004efc:	68a8      	ldr	r0, [r5, #8]
 8004efe:	f005 fe8f 	bl	800ac20 <__aeabi_fmul>
 8004f02:	4601      	mov	r1, r0
 8004f04:	4638      	mov	r0, r7
 8004f06:	f005 fd83 	bl	800aa10 <__addsf3>
 8004f0a:	6030      	str	r0, [r6, #0]
	R[1]=Mat_IN1[0]*Mat_IN2[1] +Mat_IN1[1]*Mat_IN2[4] +Mat_IN1[2]*Mat_IN2[7];
 8004f0c:	6861      	ldr	r1, [r4, #4]
 8004f0e:	6828      	ldr	r0, [r5, #0]
 8004f10:	f005 fe86 	bl	800ac20 <__aeabi_fmul>
 8004f14:	6921      	ldr	r1, [r4, #16]
 8004f16:	4607      	mov	r7, r0
 8004f18:	6868      	ldr	r0, [r5, #4]
 8004f1a:	f005 fe81 	bl	800ac20 <__aeabi_fmul>
 8004f1e:	4601      	mov	r1, r0
 8004f20:	4638      	mov	r0, r7
 8004f22:	f005 fd75 	bl	800aa10 <__addsf3>
 8004f26:	69e1      	ldr	r1, [r4, #28]
 8004f28:	4607      	mov	r7, r0
 8004f2a:	68a8      	ldr	r0, [r5, #8]
 8004f2c:	f005 fe78 	bl	800ac20 <__aeabi_fmul>
 8004f30:	4601      	mov	r1, r0
 8004f32:	4638      	mov	r0, r7
 8004f34:	f005 fd6c 	bl	800aa10 <__addsf3>
 8004f38:	6070      	str	r0, [r6, #4]
	R[2]=Mat_IN1[0]*Mat_IN2[2] +Mat_IN1[1]*Mat_IN2[5] +Mat_IN1[2]*Mat_IN2[8];
 8004f3a:	68a1      	ldr	r1, [r4, #8]
 8004f3c:	6828      	ldr	r0, [r5, #0]
 8004f3e:	f005 fe6f 	bl	800ac20 <__aeabi_fmul>
 8004f42:	6961      	ldr	r1, [r4, #20]
 8004f44:	4607      	mov	r7, r0
 8004f46:	6868      	ldr	r0, [r5, #4]
 8004f48:	f005 fe6a 	bl	800ac20 <__aeabi_fmul>
 8004f4c:	4601      	mov	r1, r0
 8004f4e:	4638      	mov	r0, r7
 8004f50:	f005 fd5e 	bl	800aa10 <__addsf3>
 8004f54:	6a21      	ldr	r1, [r4, #32]
 8004f56:	4607      	mov	r7, r0
 8004f58:	68a8      	ldr	r0, [r5, #8]
 8004f5a:	f005 fe61 	bl	800ac20 <__aeabi_fmul>
 8004f5e:	4601      	mov	r1, r0
 8004f60:	4638      	mov	r0, r7
 8004f62:	f005 fd55 	bl	800aa10 <__addsf3>
 8004f66:	60b0      	str	r0, [r6, #8]
	R[3]=Mat_IN1[3]*Mat_IN2[0] +Mat_IN1[4]*Mat_IN2[3] +Mat_IN1[5]*Mat_IN2[6];
 8004f68:	6821      	ldr	r1, [r4, #0]
 8004f6a:	68e8      	ldr	r0, [r5, #12]
 8004f6c:	f005 fe58 	bl	800ac20 <__aeabi_fmul>
 8004f70:	68e1      	ldr	r1, [r4, #12]
 8004f72:	4607      	mov	r7, r0
 8004f74:	6928      	ldr	r0, [r5, #16]
 8004f76:	f005 fe53 	bl	800ac20 <__aeabi_fmul>
 8004f7a:	4601      	mov	r1, r0
 8004f7c:	4638      	mov	r0, r7
 8004f7e:	f005 fd47 	bl	800aa10 <__addsf3>
 8004f82:	69a1      	ldr	r1, [r4, #24]
 8004f84:	4607      	mov	r7, r0
 8004f86:	6968      	ldr	r0, [r5, #20]
 8004f88:	f005 fe4a 	bl	800ac20 <__aeabi_fmul>
 8004f8c:	4601      	mov	r1, r0
 8004f8e:	4638      	mov	r0, r7
 8004f90:	f005 fd3e 	bl	800aa10 <__addsf3>
 8004f94:	60f0      	str	r0, [r6, #12]
	R[4]=Mat_IN1[3]*Mat_IN2[1] +Mat_IN1[4]*Mat_IN2[4] +Mat_IN1[5]*Mat_IN2[7];
 8004f96:	6861      	ldr	r1, [r4, #4]
 8004f98:	68e8      	ldr	r0, [r5, #12]
 8004f9a:	f005 fe41 	bl	800ac20 <__aeabi_fmul>
 8004f9e:	6921      	ldr	r1, [r4, #16]
 8004fa0:	4607      	mov	r7, r0
 8004fa2:	6928      	ldr	r0, [r5, #16]
 8004fa4:	f005 fe3c 	bl	800ac20 <__aeabi_fmul>
 8004fa8:	4601      	mov	r1, r0
 8004faa:	4638      	mov	r0, r7
 8004fac:	f005 fd30 	bl	800aa10 <__addsf3>
 8004fb0:	69e1      	ldr	r1, [r4, #28]
 8004fb2:	4607      	mov	r7, r0
 8004fb4:	6968      	ldr	r0, [r5, #20]
 8004fb6:	f005 fe33 	bl	800ac20 <__aeabi_fmul>
 8004fba:	4601      	mov	r1, r0
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	f005 fd27 	bl	800aa10 <__addsf3>
 8004fc2:	6130      	str	r0, [r6, #16]
	R[5]=Mat_IN1[3]*Mat_IN2[2] +Mat_IN1[4]*Mat_IN2[5] +Mat_IN1[5]*Mat_IN2[8];
 8004fc4:	68a1      	ldr	r1, [r4, #8]
 8004fc6:	68e8      	ldr	r0, [r5, #12]
 8004fc8:	f005 fe2a 	bl	800ac20 <__aeabi_fmul>
 8004fcc:	6961      	ldr	r1, [r4, #20]
 8004fce:	4607      	mov	r7, r0
 8004fd0:	6928      	ldr	r0, [r5, #16]
 8004fd2:	f005 fe25 	bl	800ac20 <__aeabi_fmul>
 8004fd6:	4601      	mov	r1, r0
 8004fd8:	4638      	mov	r0, r7
 8004fda:	f005 fd19 	bl	800aa10 <__addsf3>
 8004fde:	6a21      	ldr	r1, [r4, #32]
 8004fe0:	4607      	mov	r7, r0
 8004fe2:	6968      	ldr	r0, [r5, #20]
 8004fe4:	f005 fe1c 	bl	800ac20 <__aeabi_fmul>
 8004fe8:	4601      	mov	r1, r0
 8004fea:	4638      	mov	r0, r7
 8004fec:	f005 fd10 	bl	800aa10 <__addsf3>
 8004ff0:	6170      	str	r0, [r6, #20]
	R[6]=Mat_IN1[6]*Mat_IN2[0] +Mat_IN1[7]*Mat_IN2[3] +Mat_IN1[8]*Mat_IN2[6];
 8004ff2:	6821      	ldr	r1, [r4, #0]
 8004ff4:	69a8      	ldr	r0, [r5, #24]
 8004ff6:	f005 fe13 	bl	800ac20 <__aeabi_fmul>
 8004ffa:	68e1      	ldr	r1, [r4, #12]
 8004ffc:	4607      	mov	r7, r0
 8004ffe:	69e8      	ldr	r0, [r5, #28]
 8005000:	f005 fe0e 	bl	800ac20 <__aeabi_fmul>
 8005004:	4601      	mov	r1, r0
 8005006:	4638      	mov	r0, r7
 8005008:	f005 fd02 	bl	800aa10 <__addsf3>
 800500c:	69a1      	ldr	r1, [r4, #24]
 800500e:	4607      	mov	r7, r0
 8005010:	6a28      	ldr	r0, [r5, #32]
 8005012:	f005 fe05 	bl	800ac20 <__aeabi_fmul>
 8005016:	4601      	mov	r1, r0
 8005018:	4638      	mov	r0, r7
 800501a:	f005 fcf9 	bl	800aa10 <__addsf3>
 800501e:	61b0      	str	r0, [r6, #24]
	R[7]=Mat_IN1[6]*Mat_IN2[1] +Mat_IN1[7]*Mat_IN2[4] +Mat_IN1[8]*Mat_IN2[7];
 8005020:	6861      	ldr	r1, [r4, #4]
 8005022:	69a8      	ldr	r0, [r5, #24]
 8005024:	f005 fdfc 	bl	800ac20 <__aeabi_fmul>
 8005028:	6921      	ldr	r1, [r4, #16]
 800502a:	4607      	mov	r7, r0
 800502c:	69e8      	ldr	r0, [r5, #28]
 800502e:	f005 fdf7 	bl	800ac20 <__aeabi_fmul>
 8005032:	4601      	mov	r1, r0
 8005034:	4638      	mov	r0, r7
 8005036:	f005 fceb 	bl	800aa10 <__addsf3>
 800503a:	69e1      	ldr	r1, [r4, #28]
 800503c:	4607      	mov	r7, r0
 800503e:	6a28      	ldr	r0, [r5, #32]
 8005040:	f005 fdee 	bl	800ac20 <__aeabi_fmul>
 8005044:	4601      	mov	r1, r0
 8005046:	4638      	mov	r0, r7
 8005048:	f005 fce2 	bl	800aa10 <__addsf3>
 800504c:	61f0      	str	r0, [r6, #28]
	R[8]=Mat_IN1[6]*Mat_IN2[2] +Mat_IN1[7]*Mat_IN2[5] +Mat_IN1[8]*Mat_IN2[8];
 800504e:	68a1      	ldr	r1, [r4, #8]
 8005050:	69a8      	ldr	r0, [r5, #24]
 8005052:	f005 fde5 	bl	800ac20 <__aeabi_fmul>
 8005056:	6961      	ldr	r1, [r4, #20]
 8005058:	4607      	mov	r7, r0
 800505a:	69e8      	ldr	r0, [r5, #28]
 800505c:	f005 fde0 	bl	800ac20 <__aeabi_fmul>
 8005060:	4601      	mov	r1, r0
 8005062:	4638      	mov	r0, r7
 8005064:	f005 fcd4 	bl	800aa10 <__addsf3>
 8005068:	6a21      	ldr	r1, [r4, #32]
 800506a:	4607      	mov	r7, r0
 800506c:	6a28      	ldr	r0, [r5, #32]
 800506e:	f005 fdd7 	bl	800ac20 <__aeabi_fmul>
 8005072:	4601      	mov	r1, r0
 8005074:	4638      	mov	r0, r7
 8005076:	f005 fccb 	bl	800aa10 <__addsf3>
 800507a:	6230      	str	r0, [r6, #32]
 800507c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800507e <Mov_P_RF>:
	float f;
	f=A-A*(t/T-(1/PI)*sin(PI*t/T));
	return f;
}
void Mov_P_RF()
{
 800507e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
//Variables de Centro Pelvis
	float XPelvis[6];
	XPelvis[0]=g_P_Pos[0];
 8005082:	4c75      	ldr	r4, [pc, #468]	; (8005258 <Mov_P_RF+0x1da>)
	float f;
	f=A-A*(t/T-(1/PI)*sin(PI*t/T));
	return f;
}
void Mov_P_RF()
{
 8005084:	b0e7      	sub	sp, #412	; 0x19c
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8005086:	f8d4 0184 	ldr.w	r0, [r4, #388]	; 0x184
 800508a:	f005 fd75 	bl	800ab78 <__aeabi_i2f>
 800508e:	4973      	ldr	r1, [pc, #460]	; (800525c <Mov_P_RF+0x1de>)
 8005090:	f005 fdc6 	bl	800ac20 <__aeabi_fmul>
 8005094:	4972      	ldr	r1, [pc, #456]	; (8005260 <Mov_P_RF+0x1e2>)
 8005096:	f005 fe77 	bl	800ad88 <__aeabi_fdiv>
 800509a:	4680      	mov	r8, r0
 800509c:	f8d4 0188 	ldr.w	r0, [r4, #392]	; 0x188
 80050a0:	f005 fd6a 	bl	800ab78 <__aeabi_i2f>
 80050a4:	496d      	ldr	r1, [pc, #436]	; (800525c <Mov_P_RF+0x1de>)
 80050a6:	f005 fdbb 	bl	800ac20 <__aeabi_fmul>
 80050aa:	496d      	ldr	r1, [pc, #436]	; (8005260 <Mov_P_RF+0x1e2>)
 80050ac:	f005 fe6c 	bl	800ad88 <__aeabi_fdiv>
 80050b0:	4681      	mov	r9, r0
 80050b2:	f8d4 018c 	ldr.w	r0, [r4, #396]	; 0x18c
 80050b6:	f005 fd5f 	bl	800ab78 <__aeabi_i2f>
 80050ba:	4968      	ldr	r1, [pc, #416]	; (800525c <Mov_P_RF+0x1de>)
 80050bc:	f005 fdb0 	bl	800ac20 <__aeabi_fmul>
 80050c0:	4967      	ldr	r1, [pc, #412]	; (8005260 <Mov_P_RF+0x1e2>)
 80050c2:	f005 fe61 	bl	800ad88 <__aeabi_fdiv>
 80050c6:	4602      	mov	r2, r0
	float PieIzq_Rot_Pel_A[9];
	float PieIzq_Rot_Pel_B[9];
	float PieIzq_Rot_Pel[9];

	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieIzq_Rot_Pel_A);
 80050c8:	2000      	movs	r0, #0
 80050ca:	4601      	mov	r1, r0
 80050cc:	ab1e      	add	r3, sp, #120	; 0x78
}
void Mov_P_RF()
{
//Variables de Centro Pelvis
	float XPelvis[6];
	XPelvis[0]=g_P_Pos[0];
 80050ce:	f8d4 5178 	ldr.w	r5, [r4, #376]	; 0x178
	XPelvis[1]=g_P_Pos[1];
 80050d2:	f8d4 717c 	ldr.w	r7, [r4, #380]	; 0x17c
	XPelvis[2]=g_P_Pos[2];
 80050d6:	f8d4 6180 	ldr.w	r6, [r4, #384]	; 0x180
	float PieIzq_Rot_Pel_A[9];
	float PieIzq_Rot_Pel_B[9];
	float PieIzq_Rot_Pel[9];

	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieIzq_Rot_Pel_A);
 80050da:	f7fe faf1 	bl	80036c0 <EulXZY_2_Rot>
	EulXZY_2_Rot(XPelvis[4],XPelvis[3],Cero, PieIzq_Rot_Pel_B);
 80050de:	ab27      	add	r3, sp, #156	; 0x9c
 80050e0:	4648      	mov	r0, r9
 80050e2:	4641      	mov	r1, r8
 80050e4:	2200      	movs	r2, #0
 80050e6:	f7fe faeb 	bl	80036c0 <EulXZY_2_Rot>
	Mat3_Multiply(PieIzq_Rot_Pel_A,PieIzq_Rot_Pel_B,PieIzq_Rot_Pel);
 80050ea:	aa30      	add	r2, sp, #192	; 0xc0
 80050ec:	a81e      	add	r0, sp, #120	; 0x78
 80050ee:	a927      	add	r1, sp, #156	; 0x9c
 80050f0:	f7ff fef1 	bl	8004ed6 <Mat3_Multiply>
	rCenterPelvis[0]=XPelvis[1];
	rCenterPelvis[1]=XPelvis[2];
	rCenterPelvis[2]=XPelvis[0];

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
 80050f4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80050f6:	f8d4 0194 	ldr.w	r0, [r4, #404]	; 0x194
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieIzq_Rot_Pel_A);
	EulXZY_2_Rot(XPelvis[4],XPelvis[3],Cero, PieIzq_Rot_Pel_B);
	Mat3_Multiply(PieIzq_Rot_Pel_A,PieIzq_Rot_Pel_B,PieIzq_Rot_Pel);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvis[1];
 80050fa:	9700      	str	r7, [sp, #0]
	rCenterPelvis[1]=XPelvis[2];
 80050fc:	9601      	str	r6, [sp, #4]
	rCenterPelvis[2]=XPelvis[0];
 80050fe:	9502      	str	r5, [sp, #8]

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
 8005100:	f005 fc86 	bl	800aa10 <__addsf3>
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 8005104:	6d21      	ldr	r1, [r4, #80]	; 0x50
	rCenterPelvis[0]=XPelvis[1];
	rCenterPelvis[1]=XPelvis[2];
	rCenterPelvis[2]=XPelvis[0];

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
 8005106:	9003      	str	r0, [sp, #12]
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 8005108:	f8d4 0198 	ldr.w	r0, [r4, #408]	; 0x198
 800510c:	f005 fc80 	bl	800aa10 <__addsf3>
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 8005110:	6ca1      	ldr	r1, [r4, #72]	; 0x48
	rCenterPelvis[1]=XPelvis[2];
	rCenterPelvis[2]=XPelvis[0];

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 8005112:	9004      	str	r0, [sp, #16]
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 8005114:	f8d4 0190 	ldr.w	r0, [r4, #400]	; 0x190
 8005118:	f005 fc7a 	bl	800aa10 <__addsf3>

	float rLA_Pelvis[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_Pelvis);
 800511c:	a903      	add	r1, sp, #12
	rCenterPelvis[2]=XPelvis[0];

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 800511e:	9005      	str	r0, [sp, #20]

	float rLA_Pelvis[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_Pelvis);
 8005120:	aa06      	add	r2, sp, #24
 8005122:	4668      	mov	r0, sp
 8005124:	f7fe fb94 	bl	8003850 <V1mV2>
	int ThLLeg[6];
	LP_IK(rLA_Pelvis,PieIzq_Rot_Pel,ThLLeg);
 8005128:	aa12      	add	r2, sp, #72	; 0x48
 800512a:	a806      	add	r0, sp, #24
 800512c:	a930      	add	r1, sp, #192	; 0xc0
 800512e:	f7fe ff83 	bl	8004038 <LP_IK>
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 8005132:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005134:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005136:	4413      	add	r3, r2
 8005138:	9312      	str	r3, [sp, #72]	; 0x48
	if (g_LSS)
 800513a:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c
 800513e:	b19b      	cbz	r3, 8005168 <Mov_P_RF+0xea>
	{
		ThLLeg[1]=ThLLeg[1]+g_Values_2_Int[5];	//10	LHS_Lat
 8005140:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005142:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005144:	4413      	add	r3, r2
 8005146:	9313      	str	r3, [sp, #76]	; 0x4c
		ThLLeg[2]=ThLLeg[2]+g_Values_2_Int[3];	//12	LHS_Fr
 8005148:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800514a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800514c:	4413      	add	r3, r2
 800514e:	9314      	str	r3, [sp, #80]	; 0x50
		ThLLeg[3]=ThLLeg[3]-g_Values_2_Int[2];	//14	LKS_Fr
 8005150:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005152:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	9315      	str	r3, [sp, #84]	; 0x54
		ThLLeg[4]=ThLLeg[4]+g_Values_2_Int[1];	//16	LAS_Fr
 8005158:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800515a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800515c:	4413      	add	r3, r2
 800515e:	9316      	str	r3, [sp, #88]	; 0x58
		ThLLeg[5]=ThLLeg[5]-g_Values_2_Int[4];	//18    LAS_Lat
 8005160:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005162:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	9317      	str	r3, [sp, #92]	; 0x5c
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8005168:	f8d4 01a8 	ldr.w	r0, [r4, #424]	; 0x1a8
 800516c:	f005 fd04 	bl	800ab78 <__aeabi_i2f>
 8005170:	493a      	ldr	r1, [pc, #232]	; (800525c <Mov_P_RF+0x1de>)
 8005172:	f005 fd55 	bl	800ac20 <__aeabi_fmul>
 8005176:	493a      	ldr	r1, [pc, #232]	; (8005260 <Mov_P_RF+0x1e2>)
 8005178:	f005 fe06 	bl	800ad88 <__aeabi_fdiv>
 800517c:	4602      	mov	r2, r0

	//Right Leg
	float W_Rot_PieDer[9];
	float PieIzq_Rot_Pel_Traspose[9];
	float Pel_Rot_PieDer[9];
	EulXZY_2_Rot(Cero,Cero,Deg2Rad(g_RF_Ori[2]), W_Rot_PieDer);
 800517e:	2000      	movs	r0, #0
 8005180:	ab39      	add	r3, sp, #228	; 0xe4
 8005182:	4601      	mov	r1, r0
 8005184:	f7fe fa9c 	bl	80036c0 <EulXZY_2_Rot>
	Mat3_Traspose(PieIzq_Rot_Pel,PieIzq_Rot_Pel_Traspose);
 8005188:	a830      	add	r0, sp, #192	; 0xc0
 800518a:	a942      	add	r1, sp, #264	; 0x108
 800518c:	f7ff fe90 	bl	8004eb0 <Mat3_Traspose>
	Mat3_Multiply(PieIzq_Rot_Pel_Traspose,W_Rot_PieDer,Pel_Rot_PieDer);
 8005190:	aa4b      	add	r2, sp, #300	; 0x12c
 8005192:	a842      	add	r0, sp, #264	; 0x108
 8005194:	a939      	add	r1, sp, #228	; 0xe4
 8005196:	f7ff fe9e 	bl	8004ed6 <Mat3_Multiply>

	float r_Center1_RA[3];
	r_Center1_RA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
 800519a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800519c:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 80051a0:	f005 fc36 	bl	800aa10 <__addsf3>
	r_Center1_RA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 80051a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
	EulXZY_2_Rot(Cero,Cero,Deg2Rad(g_RF_Ori[2]), W_Rot_PieDer);
	Mat3_Traspose(PieIzq_Rot_Pel,PieIzq_Rot_Pel_Traspose);
	Mat3_Multiply(PieIzq_Rot_Pel_Traspose,W_Rot_PieDer,Pel_Rot_PieDer);

	float r_Center1_RA[3];
	r_Center1_RA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
 80051a6:	9009      	str	r0, [sp, #36]	; 0x24
	r_Center1_RA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 80051a8:	f8d4 01b4 	ldr.w	r0, [r4, #436]	; 0x1b4
 80051ac:	f005 fc30 	bl	800aa10 <__addsf3>
	r_Center1_RA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 80051b0:	6d61      	ldr	r1, [r4, #84]	; 0x54
	Mat3_Traspose(PieIzq_Rot_Pel,PieIzq_Rot_Pel_Traspose);
	Mat3_Multiply(PieIzq_Rot_Pel_Traspose,W_Rot_PieDer,Pel_Rot_PieDer);

	float r_Center1_RA[3];
	r_Center1_RA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
	r_Center1_RA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 80051b2:	900a      	str	r0, [sp, #40]	; 0x28
	r_Center1_RA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 80051b4:	f8d4 01ac 	ldr.w	r0, [r4, #428]	; 0x1ac
 80051b8:	f005 fc2a 	bl	800aa10 <__addsf3>

	float	r_RA_Pel[3];
	V1mV2(rCenterPelvis, r_Center1_RA, r_RA_Pel);
 80051bc:	aa0c      	add	r2, sp, #48	; 0x30
	Mat3_Multiply(PieIzq_Rot_Pel_Traspose,W_Rot_PieDer,Pel_Rot_PieDer);

	float r_Center1_RA[3];
	r_Center1_RA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
	r_Center1_RA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
	r_Center1_RA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 80051be:	900b      	str	r0, [sp, #44]	; 0x2c

	float	r_RA_Pel[3];
	V1mV2(rCenterPelvis, r_Center1_RA, r_RA_Pel);
 80051c0:	a909      	add	r1, sp, #36	; 0x24
 80051c2:	4668      	mov	r0, sp
 80051c4:	f7fe fb44 	bl	8003850 <V1mV2>
	int ThRLeg[6];
	float Pel_Rot_PieDer_Tr[9];
	Mat3_Traspose(Pel_Rot_PieDer,Pel_Rot_PieDer_Tr);
 80051c8:	a84b      	add	r0, sp, #300	; 0x12c
 80051ca:	a954      	add	r1, sp, #336	; 0x150
 80051cc:	f7ff fe70 	bl	8004eb0 <Mat3_Traspose>
	float r_RA_Pel_1[3];
	float W_Rot_PieDer_Tr[9];
	Mat3_Traspose(W_Rot_PieDer,W_Rot_PieDer_Tr);
 80051d0:	a839      	add	r0, sp, #228	; 0xe4
 80051d2:	a95d      	add	r1, sp, #372	; 0x174
 80051d4:	f7ff fe6c 	bl	8004eb0 <Mat3_Traspose>
	M_V(W_Rot_PieDer_Tr,r_RA_Pel,r_RA_Pel_1);
 80051d8:	a85d      	add	r0, sp, #372	; 0x174
 80051da:	a90c      	add	r1, sp, #48	; 0x30
 80051dc:	aa0f      	add	r2, sp, #60	; 0x3c
 80051de:	f7fe fb4b 	bl	8003878 <M_V>
	RP_IK(r_RA_Pel_1,Pel_Rot_PieDer_Tr,ThRLeg);
 80051e2:	aa18      	add	r2, sp, #96	; 0x60
 80051e4:	a80f      	add	r0, sp, #60	; 0x3c
 80051e6:	a954      	add	r1, sp, #336	; 0x150
 80051e8:	f7fe fbf2 	bl	80039d0 <RP_IK>
	ThRLeg[0]=ThRLeg[0]+g_Values_2_Int[11];
 80051ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80051ee:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c

	//Right Leg
	float W_Rot_PieDer[9];
	float PieIzq_Rot_Pel_Traspose[9];
	float Pel_Rot_PieDer[9];
	EulXZY_2_Rot(Cero,Cero,Deg2Rad(g_RF_Ori[2]), W_Rot_PieDer);
 80051f2:	4d19      	ldr	r5, [pc, #100]	; (8005258 <Mov_P_RF+0x1da>)
	float r_RA_Pel_1[3];
	float W_Rot_PieDer_Tr[9];
	Mat3_Traspose(W_Rot_PieDer,W_Rot_PieDer_Tr);
	M_V(W_Rot_PieDer_Tr,r_RA_Pel,r_RA_Pel_1);
	RP_IK(r_RA_Pel_1,Pel_Rot_PieDer_Tr,ThRLeg);
	ThRLeg[0]=ThRLeg[0]+g_Values_2_Int[11];
 80051f4:	4413      	add	r3, r2
 80051f6:	9318      	str	r3, [sp, #96]	; 0x60
	if (g_LSS)
 80051f8:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c
 80051fc:	b1c3      	cbz	r3, 8005230 <Mov_P_RF+0x1b2>
	{
		ThRLeg[1]=ThRLeg[1]-g_Values_2_Int[21];	//9		RHNS_Lat
 80051fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005200:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	9319      	str	r3, [sp, #100]	; 0x64
		ThRLeg[2]=ThRLeg[2]-g_Values_2_Int[19];	//11	RHNS_Fr
 8005208:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800520a:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	931a      	str	r3, [sp, #104]	; 0x68
		ThRLeg[3]=ThRLeg[3]-g_Values_2_Int[18];	//13	RKNS_Fr
 8005212:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005214:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	931b      	str	r3, [sp, #108]	; 0x6c
		ThRLeg[4]=ThRLeg[4]-g_Values_2_Int[17];	//15	RANS_Fr
 800521c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800521e:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	931c      	str	r3, [sp, #112]	; 0x70
		ThRLeg[5]=ThRLeg[5]+g_Values_2_Int[20];	//17	RANS_Lat
 8005226:	f8d5 20b0 	ldr.w	r2, [r5, #176]	; 0xb0
 800522a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800522c:	4413      	add	r3, r2
 800522e:	931d      	str	r3, [sp, #116]	; 0x74
	}

	Mov_L(ThRLeg,1);														//Mover la pierna deracha
 8005230:	a818      	add	r0, sp, #96	; 0x60
 8005232:	2101      	movs	r1, #1
 8005234:	f7ff fd7a 	bl	8004d2c <Mov_L>
	Mov_L(ThLLeg,2);														//Mover la pierna izquierda
 8005238:	a812      	add	r0, sp, #72	; 0x48
 800523a:	2102      	movs	r1, #2
 800523c:	f7ff fd76 	bl	8004d2c <Mov_L>
	Mov_A(g_thRArm,1);														//Mover la pierna deracha
 8005240:	4808      	ldr	r0, [pc, #32]	; (8005264 <Mov_P_RF+0x1e6>)
 8005242:	2101      	movs	r1, #1
 8005244:	f7ff fdd8 	bl	8004df8 <Mov_A>
	Mov_A(g_thLArm,2);														//Mover la pierna izquierda
 8005248:	4807      	ldr	r0, [pc, #28]	; (8005268 <Mov_P_RF+0x1ea>)
 800524a:	2102      	movs	r1, #2
 800524c:	f7ff fdd4 	bl	8004df8 <Mov_A>
}
 8005250:	b067      	add	sp, #412	; 0x19c
 8005252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005256:	bf00      	nop
 8005258:	2000050c 	andcs	r0, r0, ip, lsl #10
 800525c:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
 8005260:	43340000 	teqmi	r4, #0
 8005264:	200006c4 	andcs	r0, r0, r4, asr #13
 8005268:	200006d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>

0800526c <Mov_P_LF>:

void Mov_P_LF()
{
 800526c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	float XPelvis[6];
	XPelvis[0]=g_P_Pos[0];
 8005270:	4c76      	ldr	r4, [pc, #472]	; (800544c <Mov_P_LF+0x1e0>)
	Mov_A(g_thRArm,1);														//Mover la pierna deracha
	Mov_A(g_thLArm,2);														//Mover la pierna izquierda
}

void Mov_P_LF()
{
 8005272:	b0e6      	sub	sp, #408	; 0x198
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8005274:	f8d4 0184 	ldr.w	r0, [r4, #388]	; 0x184
 8005278:	f005 fc7e 	bl	800ab78 <__aeabi_i2f>
 800527c:	4974      	ldr	r1, [pc, #464]	; (8005450 <Mov_P_LF+0x1e4>)
 800527e:	f005 fccf 	bl	800ac20 <__aeabi_fmul>
 8005282:	4974      	ldr	r1, [pc, #464]	; (8005454 <Mov_P_LF+0x1e8>)
 8005284:	f005 fd80 	bl	800ad88 <__aeabi_fdiv>
 8005288:	4605      	mov	r5, r0
 800528a:	f8d4 0188 	ldr.w	r0, [r4, #392]	; 0x188
 800528e:	f005 fc73 	bl	800ab78 <__aeabi_i2f>
 8005292:	496f      	ldr	r1, [pc, #444]	; (8005450 <Mov_P_LF+0x1e4>)
 8005294:	f005 fcc4 	bl	800ac20 <__aeabi_fmul>
 8005298:	496e      	ldr	r1, [pc, #440]	; (8005454 <Mov_P_LF+0x1e8>)
 800529a:	f005 fd75 	bl	800ad88 <__aeabi_fdiv>
 800529e:	4606      	mov	r6, r0
 80052a0:	f8d4 018c 	ldr.w	r0, [r4, #396]	; 0x18c
 80052a4:	f005 fc68 	bl	800ab78 <__aeabi_i2f>
 80052a8:	4969      	ldr	r1, [pc, #420]	; (8005450 <Mov_P_LF+0x1e4>)
 80052aa:	f005 fcb9 	bl	800ac20 <__aeabi_fmul>
 80052ae:	4969      	ldr	r1, [pc, #420]	; (8005454 <Mov_P_LF+0x1e8>)
 80052b0:	f005 fd6a 	bl	800ad88 <__aeabi_fdiv>
	XPelvis[3]=Deg2Rad(g_P_Ori[0]);
	XPelvis[4]=Deg2Rad(g_P_Ori[1]);
	XPelvis[5]=Deg2Rad(g_P_Ori[2]);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvis[1];
 80052b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 80052b8:	4602      	mov	r2, r0
}

void Mov_P_LF()
{
	float XPelvis[6];
	XPelvis[0]=g_P_Pos[0];
 80052ba:	f8d4 7178 	ldr.w	r7, [r4, #376]	; 0x178
	//Right Leg
	float PieDer_Rot_Pel_1[9];
	float PieDer_Rot_Pel_2[9];
	float PieDer_Rot_Pel[9];
	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieDer_Rot_Pel_1);
 80052be:	2000      	movs	r0, #0
void Mov_P_LF()
{
	float XPelvis[6];
	XPelvis[0]=g_P_Pos[0];
	XPelvis[1]=g_P_Pos[1];
	XPelvis[2]=g_P_Pos[2];
 80052c0:	f8d4 8180 	ldr.w	r8, [r4, #384]	; 0x180
	//Right Leg
	float PieDer_Rot_Pel_1[9];
	float PieDer_Rot_Pel_2[9];
	float PieDer_Rot_Pel[9];
	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieDer_Rot_Pel_1);
 80052c4:	4601      	mov	r1, r0
	XPelvis[3]=Deg2Rad(g_P_Ori[0]);
	XPelvis[4]=Deg2Rad(g_P_Ori[1]);
	XPelvis[5]=Deg2Rad(g_P_Ori[2]);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvis[1];
 80052c6:	9300      	str	r3, [sp, #0]
	//Right Leg
	float PieDer_Rot_Pel_1[9];
	float PieDer_Rot_Pel_2[9];
	float PieDer_Rot_Pel[9];
	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieDer_Rot_Pel_1);
 80052c8:	ab1e      	add	r3, sp, #120	; 0x78
	XPelvis[4]=Deg2Rad(g_P_Ori[1]);
	XPelvis[5]=Deg2Rad(g_P_Ori[2]);

	float rCenterPelvis[3];
	rCenterPelvis[0]=XPelvis[1];
	rCenterPelvis[1]=XPelvis[2];
 80052ca:	f8cd 8004 	str.w	r8, [sp, #4]
	rCenterPelvis[2]=XPelvis[0];
 80052ce:	9702      	str	r7, [sp, #8]
	//Right Leg
	float PieDer_Rot_Pel_1[9];
	float PieDer_Rot_Pel_2[9];
	float PieDer_Rot_Pel[9];
	float Cero=0.0;
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieDer_Rot_Pel_1);
 80052d0:	f7fe f9f6 	bl	80036c0 <EulXZY_2_Rot>
	EulXZY_2_Rot(XPelvis[4],XPelvis[3],Cero, PieDer_Rot_Pel_2);
 80052d4:	ab27      	add	r3, sp, #156	; 0x9c
 80052d6:	4630      	mov	r0, r6
 80052d8:	4629      	mov	r1, r5
 80052da:	2200      	movs	r2, #0
 80052dc:	f7fe f9f0 	bl	80036c0 <EulXZY_2_Rot>
	Mat3_Multiply(PieDer_Rot_Pel_1,PieDer_Rot_Pel_2,PieDer_Rot_Pel);
 80052e0:	aa30      	add	r2, sp, #192	; 0xc0
 80052e2:	a81e      	add	r0, sp, #120	; 0x78
 80052e4:	a927      	add	r1, sp, #156	; 0x9c
 80052e6:	f7ff fdf6 	bl	8004ed6 <Mat3_Multiply>

	float rCenterRA[3];
	rCenterRA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
 80052ea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80052ec:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 80052f0:	f005 fb8e 	bl	800aa10 <__addsf3>
	rCenterRA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 80052f4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
	EulXZY_2_Rot(Cero,Cero,XPelvis[5], PieDer_Rot_Pel_1);
	EulXZY_2_Rot(XPelvis[4],XPelvis[3],Cero, PieDer_Rot_Pel_2);
	Mat3_Multiply(PieDer_Rot_Pel_1,PieDer_Rot_Pel_2,PieDer_Rot_Pel);

	float rCenterRA[3];
	rCenterRA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
 80052f6:	9003      	str	r0, [sp, #12]
	rCenterRA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 80052f8:	f8d4 01b4 	ldr.w	r0, [r4, #436]	; 0x1b4
 80052fc:	f005 fb88 	bl	800aa10 <__addsf3>
	rCenterRA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 8005300:	6d61      	ldr	r1, [r4, #84]	; 0x54
	EulXZY_2_Rot(XPelvis[4],XPelvis[3],Cero, PieDer_Rot_Pel_2);
	Mat3_Multiply(PieDer_Rot_Pel_1,PieDer_Rot_Pel_2,PieDer_Rot_Pel);

	float rCenterRA[3];
	rCenterRA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
	rCenterRA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
 8005302:	9004      	str	r0, [sp, #16]
	rCenterRA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 8005304:	f8d4 01ac 	ldr.w	r0, [r4, #428]	; 0x1ac
 8005308:	f005 fb82 	bl	800aa10 <__addsf3>

	float rRA_PelvisC[3];
	V1mV2(rCenterPelvis, rCenterRA, rRA_PelvisC);
 800530c:	a903      	add	r1, sp, #12
	Mat3_Multiply(PieDer_Rot_Pel_1,PieDer_Rot_Pel_2,PieDer_Rot_Pel);

	float rCenterRA[3];
	rCenterRA[0]=g_RF_Pos[1]+g_Values_2_Flt[4];
	rCenterRA[1]=g_RF_Pos[2]+g_Values_2_Flt[5];
	rCenterRA[2]=g_RF_Pos[0]+g_Values_2_Flt[3];
 800530e:	9005      	str	r0, [sp, #20]

	float rRA_PelvisC[3];
	V1mV2(rCenterPelvis, rCenterRA, rRA_PelvisC);
 8005310:	aa06      	add	r2, sp, #24
 8005312:	4668      	mov	r0, sp
 8005314:	f7fe fa9c 	bl	8003850 <V1mV2>

	int ThRLeg[6];
	RP_IK(rRA_PelvisC,PieDer_Rot_Pel,ThRLeg);
 8005318:	aa12      	add	r2, sp, #72	; 0x48
 800531a:	a806      	add	r0, sp, #24
 800531c:	a930      	add	r1, sp, #192	; 0xc0
 800531e:	f7fe fb57 	bl	80039d0 <RP_IK>
	ThRLeg[0]=ThRLeg[0]+g_Values_2_Int[11];
 8005322:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005324:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8005328:	4413      	add	r3, r2
 800532a:	9312      	str	r3, [sp, #72]	; 0x48
	if (g_RSS)
 800532c:	f8d4 31d0 	ldr.w	r3, [r4, #464]	; 0x1d0
 8005330:	b1c3      	cbz	r3, 8005364 <Mov_P_LF+0xf8>
	{
		ThRLeg[1]=ThRLeg[1]-g_Values_2_Int[16]; //9   RHS_Lat
 8005332:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005334:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	9313      	str	r3, [sp, #76]	; 0x4c
		ThRLeg[2]=ThRLeg[2]-g_Values_2_Int[14]; //11  RHS_Front
 800533c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800533e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	9314      	str	r3, [sp, #80]	; 0x50
		ThRLeg[3]=ThRLeg[3]+g_Values_2_Int[13]; //13  RKS_Front
 8005346:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005348:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800534c:	4413      	add	r3, r2
 800534e:	9315      	str	r3, [sp, #84]	; 0x54
		ThRLeg[4]=ThRLeg[4]-g_Values_2_Int[12]; //15  RAS_Front
 8005350:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005352:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	9316      	str	r3, [sp, #88]	; 0x58
		ThRLeg[5]=ThRLeg[5]+g_Values_2_Int[15]; //17  RAS_Lat
 800535a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800535c:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8005360:	4413      	add	r3, r2
 8005362:	9317      	str	r3, [sp, #92]	; 0x5c
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8005364:	f8d4 01dc 	ldr.w	r0, [r4, #476]	; 0x1dc
 8005368:	f005 fc06 	bl	800ab78 <__aeabi_i2f>
 800536c:	4938      	ldr	r1, [pc, #224]	; (8005450 <Mov_P_LF+0x1e4>)
 800536e:	f005 fc57 	bl	800ac20 <__aeabi_fmul>
 8005372:	4938      	ldr	r1, [pc, #224]	; (8005454 <Mov_P_LF+0x1e8>)
 8005374:	f005 fd08 	bl	800ad88 <__aeabi_fdiv>
 8005378:	4602      	mov	r2, r0
		ThRLeg[4]=ThRLeg[4]-g_Values_2_Int[12]; //15  RAS_Front
		ThRLeg[5]=ThRLeg[5]+g_Values_2_Int[15]; //17  RAS_Lat
	}
	//Left Leg
	float W_Rot_PieIzq[9];
	EulXZY_2_Rot(0,0,Deg2Rad(g_LF_Ori[2]), W_Rot_PieIzq);
 800537a:	2000      	movs	r0, #0
 800537c:	ab39      	add	r3, sp, #228	; 0xe4
 800537e:	4601      	mov	r1, r0
 8005380:	f7fe f99e 	bl	80036c0 <EulXZY_2_Rot>
	float Pel_Rot_PieIzq[9];
	float PieDer_Rot_Pel_Tr[9];
	Mat3_Traspose(PieDer_Rot_Pel, PieDer_Rot_Pel_Tr);
 8005384:	a830      	add	r0, sp, #192	; 0xc0
 8005386:	a94b      	add	r1, sp, #300	; 0x12c
 8005388:	f7ff fd92 	bl	8004eb0 <Mat3_Traspose>
	Mat3_Multiply(PieDer_Rot_Pel_Tr, W_Rot_PieIzq, Pel_Rot_PieIzq);
 800538c:	aa42      	add	r2, sp, #264	; 0x108
 800538e:	a84b      	add	r0, sp, #300	; 0x12c
 8005390:	a939      	add	r1, sp, #228	; 0xe4
 8005392:	f7ff fda0 	bl	8004ed6 <Mat3_Multiply>

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
 8005396:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005398:	f8d4 0194 	ldr.w	r0, [r4, #404]	; 0x194
 800539c:	f005 fb38 	bl	800aa10 <__addsf3>
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 80053a0:	6d21      	ldr	r1, [r4, #80]	; 0x50
	float PieDer_Rot_Pel_Tr[9];
	Mat3_Traspose(PieDer_Rot_Pel, PieDer_Rot_Pel_Tr);
	Mat3_Multiply(PieDer_Rot_Pel_Tr, W_Rot_PieIzq, Pel_Rot_PieIzq);

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
 80053a2:	9009      	str	r0, [sp, #36]	; 0x24
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 80053a4:	f8d4 0198 	ldr.w	r0, [r4, #408]	; 0x198
 80053a8:	f005 fb32 	bl	800aa10 <__addsf3>
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 80053ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
	Mat3_Traspose(PieDer_Rot_Pel, PieDer_Rot_Pel_Tr);
	Mat3_Multiply(PieDer_Rot_Pel_Tr, W_Rot_PieIzq, Pel_Rot_PieIzq);

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
 80053ae:	900a      	str	r0, [sp, #40]	; 0x28
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 80053b0:	f8d4 0190 	ldr.w	r0, [r4, #400]	; 0x190
 80053b4:	f005 fb2c 	bl	800aa10 <__addsf3>

	float rLA_Pelvis[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_Pelvis);
 80053b8:	aa0c      	add	r2, sp, #48	; 0x30
	Mat3_Multiply(PieDer_Rot_Pel_Tr, W_Rot_PieIzq, Pel_Rot_PieIzq);

	float rCenterLA[3];
	rCenterLA[0]=g_LF_Pos[1]+g_Values_2_Flt[1];
	rCenterLA[1]=g_LF_Pos[2]+g_Values_2_Flt[2];
	rCenterLA[2]=g_LF_Pos[0]+g_Values_2_Flt[0];
 80053ba:	900b      	str	r0, [sp, #44]	; 0x2c

	float rLA_Pelvis[3];
	V1mV2(rCenterPelvis, rCenterLA, rLA_Pelvis);
 80053bc:	a909      	add	r1, sp, #36	; 0x24
 80053be:	4668      	mov	r0, sp
 80053c0:	f7fe fa46 	bl	8003850 <V1mV2>
	float rLA_Pelvis_1[3];

	float W_Rot_PieIzq_Tr[9];
	Mat3_Traspose(W_Rot_PieIzq,W_Rot_PieIzq_Tr);
 80053c4:	a839      	add	r0, sp, #228	; 0xe4
 80053c6:	a954      	add	r1, sp, #336	; 0x150
 80053c8:	f7ff fd72 	bl	8004eb0 <Mat3_Traspose>
	M_V(W_Rot_PieIzq_Tr,rLA_Pelvis,rLA_Pelvis_1);
 80053cc:	aa0f      	add	r2, sp, #60	; 0x3c
 80053ce:	a854      	add	r0, sp, #336	; 0x150
 80053d0:	a90c      	add	r1, sp, #48	; 0x30
 80053d2:	f7fe fa51 	bl	8003878 <M_V>

	float Pel_Rot_PieIzq_Tr[9];
	Mat3_Traspose(Pel_Rot_PieIzq,Pel_Rot_PieIzq_Tr);
 80053d6:	a842      	add	r0, sp, #264	; 0x108
 80053d8:	a95d      	add	r1, sp, #372	; 0x174
 80053da:	f7ff fd69 	bl	8004eb0 <Mat3_Traspose>

	int ThLLeg[6];
	LP_IK(rLA_Pelvis_1,Pel_Rot_PieIzq_Tr,ThLLeg);
 80053de:	aa18      	add	r2, sp, #96	; 0x60
 80053e0:	a80f      	add	r0, sp, #60	; 0x3c
 80053e2:	a95d      	add	r1, sp, #372	; 0x174
 80053e4:	f7fe fe28 	bl	8004038 <LP_IK>
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 80053e8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80053ea:	6e23      	ldr	r3, [r4, #96]	; 0x60
		ThRLeg[4]=ThRLeg[4]-g_Values_2_Int[12]; //15  RAS_Front
		ThRLeg[5]=ThRLeg[5]+g_Values_2_Int[15]; //17  RAS_Lat
	}
	//Left Leg
	float W_Rot_PieIzq[9];
	EulXZY_2_Rot(0,0,Deg2Rad(g_LF_Ori[2]), W_Rot_PieIzq);
 80053ec:	4d17      	ldr	r5, [pc, #92]	; (800544c <Mov_P_LF+0x1e0>)
	float Pel_Rot_PieIzq_Tr[9];
	Mat3_Traspose(Pel_Rot_PieIzq,Pel_Rot_PieIzq_Tr);

	int ThLLeg[6];
	LP_IK(rLA_Pelvis_1,Pel_Rot_PieIzq_Tr,ThLLeg);
	ThLLeg[0]=ThLLeg[0]+g_Values_2_Int[0];
 80053ee:	4413      	add	r3, r2
 80053f0:	9318      	str	r3, [sp, #96]	; 0x60

	if (g_RSS)
 80053f2:	f8d4 31d0 	ldr.w	r3, [r4, #464]	; 0x1d0
 80053f6:	b1b3      	cbz	r3, 8005426 <Mov_P_LF+0x1ba>
	{
		ThLLeg[1]=ThLLeg[1]+g_Values_2_Int[10];		//10   LHNS_Lat
 80053f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80053fa:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80053fe:	4413      	add	r3, r2
 8005400:	9319      	str	r3, [sp, #100]	; 0x64
		ThLLeg[2]=ThLLeg[2]+g_Values_2_Int[8];		//12   LHNS_Frnt
 8005402:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005404:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 8005408:	4413      	add	r3, r2
 800540a:	931a      	str	r3, [sp, #104]	; 0x68
		ThLLeg[3]=ThLLeg[3]+g_Values_2_Int[7];		//14   LKNS_Frnt
 800540c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800540e:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8005410:	4413      	add	r3, r2
 8005412:	931b      	str	r3, [sp, #108]	; 0x6c
		ThLLeg[4]=ThLLeg[4]+g_Values_2_Int[6];		//16   LANS_Frnt
 8005414:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005416:	6fab      	ldr	r3, [r5, #120]	; 0x78
 8005418:	4413      	add	r3, r2
 800541a:	931c      	str	r3, [sp, #112]	; 0x70
		ThLLeg[5]=ThLLeg[5]-g_Values_2_Int[9];		//18   LANS_Lat
 800541c:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
 8005420:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	931d      	str	r3, [sp, #116]	; 0x74
	}
	Mov_L(ThRLeg, 1);														//Mover la pierna deracha
 8005426:	a812      	add	r0, sp, #72	; 0x48
 8005428:	2101      	movs	r1, #1
 800542a:	f7ff fc7f 	bl	8004d2c <Mov_L>
	Mov_L(ThLLeg, 2);														//Mover la pierna izquierda
 800542e:	a818      	add	r0, sp, #96	; 0x60
 8005430:	2102      	movs	r1, #2
 8005432:	f7ff fc7b 	bl	8004d2c <Mov_L>
	Mov_A(g_thRArm, 1);														//Mover la pierna deracha
 8005436:	4808      	ldr	r0, [pc, #32]	; (8005458 <Mov_P_LF+0x1ec>)
 8005438:	2101      	movs	r1, #1
 800543a:	f7ff fcdd 	bl	8004df8 <Mov_A>
	Mov_A(g_thLArm, 2);														//Mover la pierna izquierda
 800543e:	4807      	ldr	r0, [pc, #28]	; (800545c <Mov_P_LF+0x1f0>)
 8005440:	2102      	movs	r1, #2
 8005442:	f7ff fcd9 	bl	8004df8 <Mov_A>
}
 8005446:	b066      	add	sp, #408	; 0x198
 8005448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544c:	2000050c 	andcs	r0, r0, ip, lsl #10
 8005450:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
 8005454:	43340000 	teqmi	r4, #0
 8005458:	200006c4 	andcs	r0, r0, r4, asr #13
 800545c:	200006d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>

08005460 <SND_Data>:
	R[7]=Mat_IN1[6]*Mat_IN2[1] +Mat_IN1[7]*Mat_IN2[4] +Mat_IN1[8]*Mat_IN2[7];
	R[8]=Mat_IN1[6]*Mat_IN2[2] +Mat_IN1[7]*Mat_IN2[5] +Mat_IN1[8]*Mat_IN2[8];
}

void SND_Data(float t)
{
 8005460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//_delay_ms(1);
	int IDs[18];
	IDs[0]=1;
	IDs[1]=2;
	IDs[2]=3;
	IDs[3]=4;
 8005464:	2303      	movs	r3, #3
	R[7]=Mat_IN1[6]*Mat_IN2[1] +Mat_IN1[7]*Mat_IN2[4] +Mat_IN1[8]*Mat_IN2[7];
	R[8]=Mat_IN1[6]*Mat_IN2[2] +Mat_IN1[7]*Mat_IN2[5] +Mat_IN1[8]*Mat_IN2[8];
}

void SND_Data(float t)
{
 8005466:	b0a4      	sub	sp, #144	; 0x90
	//_delay_ms(1);
	int IDs[18];
	IDs[0]=1;
	IDs[1]=2;
	IDs[2]=3;
	IDs[3]=4;
 8005468:	2404      	movs	r4, #4
 800546a:	2101      	movs	r1, #1
 800546c:	2202      	movs	r2, #2
 800546e:	e88d 001e 	stmia.w	sp, {r1, r2, r3, r4}
	IDs[4]=5;
 8005472:	2305      	movs	r3, #5
 8005474:	9304      	str	r3, [sp, #16]
	IDs[5]=6;
 8005476:	2306      	movs	r3, #6
 8005478:	9305      	str	r3, [sp, #20]
	IDs[6]=7;
 800547a:	2307      	movs	r3, #7
 800547c:	9306      	str	r3, [sp, #24]
	IDs[7]=8;
 800547e:	2308      	movs	r3, #8
 8005480:	9307      	str	r3, [sp, #28]
	IDs[8]=9;
 8005482:	2309      	movs	r3, #9
 8005484:	9308      	str	r3, [sp, #32]
	IDs[9]=10;
 8005486:	230a      	movs	r3, #10
 8005488:	9309      	str	r3, [sp, #36]	; 0x24
	IDs[10]=11;
 800548a:	230b      	movs	r3, #11
 800548c:	930a      	str	r3, [sp, #40]	; 0x28
	IDs[11]=12;
 800548e:	230c      	movs	r3, #12
 8005490:	930b      	str	r3, [sp, #44]	; 0x2c
	IDs[12]=13;
 8005492:	230d      	movs	r3, #13
 8005494:	930c      	str	r3, [sp, #48]	; 0x30
	IDs[13]=14;
 8005496:	230e      	movs	r3, #14
 8005498:	930d      	str	r3, [sp, #52]	; 0x34
	IDs[14]=15;
 800549a:	230f      	movs	r3, #15
 800549c:	930e      	str	r3, [sp, #56]	; 0x38
	IDs[15]=16;
 800549e:	2310      	movs	r3, #16
 80054a0:	930f      	str	r3, [sp, #60]	; 0x3c
	int clave=0;
	int Dynamixel=0;
	float Var1=0;
	int Var2=0;

	switch (g_Sens)
 80054a2:	4c89      	ldr	r4, [pc, #548]	; (80056c8 <SND_Data+0x268>)
	IDs[11]=12;
	IDs[12]=13;
	IDs[13]=14;
	IDs[14]=15;
	IDs[15]=16;
	IDs[16]=17;
 80054a4:	2311      	movs	r3, #17
 80054a6:	9310      	str	r3, [sp, #64]	; 0x40
	IDs[17]=18;
 80054a8:	2312      	movs	r3, #18
 80054aa:	9311      	str	r3, [sp, #68]	; 0x44
 80054ac:	f8d4 31e0 	ldr.w	r3, [r4, #480]	; 0x1e0
	R[7]=Mat_IN1[6]*Mat_IN2[1] +Mat_IN1[7]*Mat_IN2[4] +Mat_IN1[8]*Mat_IN2[7];
	R[8]=Mat_IN1[6]*Mat_IN2[2] +Mat_IN1[7]*Mat_IN2[5] +Mat_IN1[8]*Mat_IN2[8];
}

void SND_Data(float t)
{
 80054b0:	4605      	mov	r5, r0
 80054b2:	3b41      	subs	r3, #65	; 0x41
 80054b4:	2b06      	cmp	r3, #6
 80054b6:	f200 8104 	bhi.w	80056c2 <SND_Data+0x262>
 80054ba:	4a84      	ldr	r2, [pc, #528]	; (80056cc <SND_Data+0x26c>)
 80054bc:	f812 8003 	ldrb.w	r8, [r2, r3]
 80054c0:	4413      	add	r3, r2
		case 'G':
			clave='G';
			Dynamixel=0;
		break;
	}
	if (Dynamixel==1)
 80054c2:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d134      	bne.n	8005534 <SND_Data+0xd4>
	{
		//int result;
		//result=zgb_tx_data((int) t);
		zgb_tx_data((int) t);
 80054ca:	f005 fd6f 	bl	800afac <__aeabi_f2iz>
 80054ce:	b280      	uxth	r0, r0
 80054d0:	f002 fa3a 	bl	8007948 <zgb_tx_data>
 80054d4:	ac11      	add	r4, sp, #68	; 0x44
 80054d6:	2500      	movs	r5, #0
		int CommStatus;
		int Dato[18];
		for (int i=0; i<18; i++)
		{
			Dato[i]=dxl_read_word(IDs[i],clave);
 80054d8:	f81d 7005 	ldrb.w	r7, [sp, r5]
 80054dc:	fa5f f688 	uxtb.w	r6, r8
 80054e0:	4631      	mov	r1, r6
 80054e2:	4638      	mov	r0, r7
 80054e4:	f001 fdb8 	bl	8007058 <dxl_read_word>
 80054e8:	6060      	str	r0, [r4, #4]
			CommStatus = dxl_get_result();
 80054ea:	f001 fccd 	bl	8006e88 <dxl_get_result>
			if (CommStatus == DXL_TXSUCCESS || CommStatus == DXL_RXSUCCESS)
 80054ee:	3801      	subs	r0, #1
 80054f0:	2801      	cmp	r0, #1
 80054f2:	d916      	bls.n	8005522 <SND_Data+0xc2>
			{

			}
			else
			{
				Dato[i]=dxl_read_word(IDs[i],clave);
 80054f4:	4631      	mov	r1, r6
 80054f6:	4638      	mov	r0, r7
 80054f8:	f001 fdae 	bl	8007058 <dxl_read_word>
 80054fc:	6060      	str	r0, [r4, #4]
				CommStatus = dxl_get_result();
 80054fe:	f001 fcc3 	bl	8006e88 <dxl_get_result>
				if (CommStatus == DXL_TXSUCCESS || CommStatus == DXL_RXSUCCESS)
 8005502:	3801      	subs	r0, #1
 8005504:	2801      	cmp	r0, #1
 8005506:	d90c      	bls.n	8005522 <SND_Data+0xc2>
				{

				}
				else
				{
					Dato[i]=dxl_read_word(IDs[i],clave);
 8005508:	4631      	mov	r1, r6
 800550a:	4638      	mov	r0, r7
 800550c:	f001 fda4 	bl	8007058 <dxl_read_word>
 8005510:	6060      	str	r0, [r4, #4]
					CommStatus = dxl_get_result();
 8005512:	f001 fcb9 	bl	8006e88 <dxl_get_result>
					if (CommStatus == DXL_TXSUCCESS || CommStatus == DXL_RXSUCCESS)
 8005516:	3801      	subs	r0, #1
 8005518:	2801      	cmp	r0, #1
					{

					}
					else
					{
						Dato[i]=0xFFFF;
 800551a:	bf84      	itt	hi
 800551c:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
 8005520:	6063      	strhi	r3, [r4, #4]
					}
				}
			}
			zgb_tx_data(Dato[i]);
 8005522:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8005526:	3504      	adds	r5, #4
 8005528:	b280      	uxth	r0, r0
 800552a:	f002 fa0d 	bl	8007948 <zgb_tx_data>
		//int result;
		//result=zgb_tx_data((int) t);
		zgb_tx_data((int) t);
		int CommStatus;
		int Dato[18];
		for (int i=0; i<18; i++)
 800552e:	2d48      	cmp	r5, #72	; 0x48
 8005530:	d1d2      	bne.n	80054d8 <SND_Data+0x78>
 8005532:	e0c6      	b.n	80056c2 <SND_Data+0x262>
		}
	}
	else
	{
		//int result;
		switch(clave)
 8005534:	fa4f f888 	sxtb.w	r8, r8
 8005538:	f1a8 0841 	sub.w	r8, r8, #65	; 0x41
 800553c:	f1b8 0f06 	cmp.w	r8, #6
 8005540:	f200 80bf 	bhi.w	80056c2 <SND_Data+0x262>
 8005544:	e8df f008 	tbb	[pc, r8]
 8005548:	bdbdbd04 	ldclt	13, cr11, [sp, #16]!
 800554c:	007e4308 	rsbseq	r4, lr, r8, lsl #6
		{
			case 'A':
				zgb_tx_data((int) t);
 8005550:	f005 fd2c 	bl	800afac <__aeabi_f2iz>
 8005554:	b280      	uxth	r0, r0
 8005556:	e0af      	b.n	80056b8 <SND_Data+0x258>
				{
					//zgb_tx_data(ThBioloid[i]);
				}
			break;
			case 'E':
				zgb_tx_data(0xFFFF);
 8005558:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800555c:	f002 f9f4 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 8005560:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005564:	f002 f9f0 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 8005568:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800556c:	f002 f9ec 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) t);
 8005570:	4628      	mov	r0, r5
 8005572:	f005 fd1b 	bl	800afac <__aeabi_f2iz>
 8005576:	b280      	uxth	r0, r0
 8005578:	f002 f9e6 	bl	8007948 <zgb_tx_data>

				Var1=g_P_Pos[0]*10;
 800557c:	4954      	ldr	r1, [pc, #336]	; (80056d0 <SND_Data+0x270>)
 800557e:	f8d4 0178 	ldr.w	r0, [r4, #376]	; 0x178
 8005582:	f005 fb4d 	bl	800ac20 <__aeabi_fmul>
				Var2= (int) Var1;
 8005586:	f005 fd11 	bl	800afac <__aeabi_f2iz>
				zgb_tx_data(Var2);
 800558a:	b280      	uxth	r0, r0
 800558c:	f002 f9dc 	bl	8007948 <zgb_tx_data>

				Var1=g_P_Pos[1]*10;
 8005590:	494f      	ldr	r1, [pc, #316]	; (80056d0 <SND_Data+0x270>)
 8005592:	f8d4 017c 	ldr.w	r0, [r4, #380]	; 0x17c
 8005596:	f005 fb43 	bl	800ac20 <__aeabi_fmul>
				Var2= (int) Var1;
 800559a:	f005 fd07 	bl	800afac <__aeabi_f2iz>
				zgb_tx_data(Var2);
 800559e:	b280      	uxth	r0, r0
 80055a0:	f002 f9d2 	bl	8007948 <zgb_tx_data>

				Var1=g_P_Pos[2]*10;
 80055a4:	494a      	ldr	r1, [pc, #296]	; (80056d0 <SND_Data+0x270>)
 80055a6:	f8d4 0180 	ldr.w	r0, [r4, #384]	; 0x180
 80055aa:	f005 fb39 	bl	800ac20 <__aeabi_fmul>
				Var2= (int) Var1;
 80055ae:	f005 fcfd 	bl	800afac <__aeabi_f2iz>
				zgb_tx_data(Var2);
 80055b2:	b280      	uxth	r0, r0
 80055b4:	f002 f9c8 	bl	8007948 <zgb_tx_data>

				zgb_tx_data(g_P_Ori[0]);
 80055b8:	f8b4 0184 	ldrh.w	r0, [r4, #388]	; 0x184
 80055bc:	f002 f9c4 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_P_Ori[1]);
 80055c0:	f8b4 0188 	ldrh.w	r0, [r4, #392]	; 0x188
 80055c4:	f002 f9c0 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_P_Ori[2]);
 80055c8:	f8b4 018c 	ldrh.w	r0, [r4, #396]	; 0x18c
 80055cc:	e074      	b.n	80056b8 <SND_Data+0x258>
			break;
			case 'F':
				zgb_tx_data(0xFFFF);
 80055ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80055d2:	f002 f9b9 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 80055d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80055da:	f002 f9b5 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 80055de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80055e2:	f002 f9b1 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) t);
 80055e6:	4628      	mov	r0, r5
 80055e8:	f005 fce0 	bl	800afac <__aeabi_f2iz>
 80055ec:	b280      	uxth	r0, r0
 80055ee:	f002 f9ab 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_RF_Pos[0]*10);
 80055f2:	f8d4 01ac 	ldr.w	r0, [r4, #428]	; 0x1ac
 80055f6:	f005 fcd9 	bl	800afac <__aeabi_f2iz>
 80055fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80055fe:	0040      	lsls	r0, r0, #1
 8005600:	b280      	uxth	r0, r0
 8005602:	f002 f9a1 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_RF_Pos[1]*10);
 8005606:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
 800560a:	f005 fccf 	bl	800afac <__aeabi_f2iz>
 800560e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005612:	0040      	lsls	r0, r0, #1
 8005614:	b280      	uxth	r0, r0
 8005616:	f002 f997 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_RF_Pos[2]*10);
 800561a:	f8d4 01b4 	ldr.w	r0, [r4, #436]	; 0x1b4
 800561e:	f005 fcc5 	bl	800afac <__aeabi_f2iz>
 8005622:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005626:	0040      	lsls	r0, r0, #1
 8005628:	b280      	uxth	r0, r0
 800562a:	f002 f98d 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_RF_Ori[0]);
 800562e:	f8b4 01a0 	ldrh.w	r0, [r4, #416]	; 0x1a0
 8005632:	f002 f989 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_RF_Ori[1]);
 8005636:	f8b4 01a4 	ldrh.w	r0, [r4, #420]	; 0x1a4
 800563a:	f002 f985 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_RF_Ori[2]);
 800563e:	f8b4 01a8 	ldrh.w	r0, [r4, #424]	; 0x1a8
 8005642:	e039      	b.n	80056b8 <SND_Data+0x258>
			break;
			case 'G':
				zgb_tx_data(0xFFFF);
 8005644:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005648:	f002 f97e 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 800564c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005650:	f002 f97a 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(0xFFFF);
 8005654:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005658:	f002 f976 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) t);
 800565c:	4628      	mov	r0, r5
 800565e:	f005 fca5 	bl	800afac <__aeabi_f2iz>
 8005662:	b280      	uxth	r0, r0
 8005664:	f002 f970 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_LF_Pos[0]*10);
 8005668:	f8d4 0190 	ldr.w	r0, [r4, #400]	; 0x190
 800566c:	f005 fc9e 	bl	800afac <__aeabi_f2iz>
 8005670:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005674:	0040      	lsls	r0, r0, #1
 8005676:	b280      	uxth	r0, r0
 8005678:	f002 f966 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_LF_Pos[1]*10);
 800567c:	f8d4 0194 	ldr.w	r0, [r4, #404]	; 0x194
 8005680:	f005 fc94 	bl	800afac <__aeabi_f2iz>
 8005684:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005688:	0040      	lsls	r0, r0, #1
 800568a:	b280      	uxth	r0, r0
 800568c:	f002 f95c 	bl	8007948 <zgb_tx_data>
				zgb_tx_data((int) g_LF_Pos[2]*10);
 8005690:	f8d4 0198 	ldr.w	r0, [r4, #408]	; 0x198
 8005694:	f005 fc8a 	bl	800afac <__aeabi_f2iz>
 8005698:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800569c:	0040      	lsls	r0, r0, #1
 800569e:	b280      	uxth	r0, r0
 80056a0:	f002 f952 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_LF_Ori[0]);
 80056a4:	f8b4 01d4 	ldrh.w	r0, [r4, #468]	; 0x1d4
 80056a8:	f002 f94e 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_LF_Ori[1]);
 80056ac:	f8b4 01d8 	ldrh.w	r0, [r4, #472]	; 0x1d8
 80056b0:	f002 f94a 	bl	8007948 <zgb_tx_data>
				zgb_tx_data(g_LF_Ori[2]);
 80056b4:	f8b4 01dc 	ldrh.w	r0, [r4, #476]	; 0x1dc
			break;
		}
	}
}
 80056b8:	b024      	add	sp, #144	; 0x90
 80056ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				zgb_tx_data((int) g_LF_Pos[0]*10);
				zgb_tx_data((int) g_LF_Pos[1]*10);
				zgb_tx_data((int) g_LF_Pos[2]*10);
				zgb_tx_data(g_LF_Ori[0]);
				zgb_tx_data(g_LF_Ori[1]);
				zgb_tx_data(g_LF_Ori[2]);
 80056be:	f002 b943 	b.w	8007948 <zgb_tx_data>
			break;
		}
	}
}
 80056c2:	b024      	add	sp, #144	; 0x90
 80056c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c8:	2000050c 	andcs	r0, r0, ip, lsl #10
 80056cc:	0800cbf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, lr, pc}
 80056d0:	41200000 	teqmi	r0, r0

080056d4 <Zancada>:
		}
	}
}

void Zancada(int Tipo)
{
 80056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	2300      	movs	r3, #0
 80056da:	b0bb      	sub	sp, #236	; 0xec
 80056dc:	4681      	mov	r9, r0
	float Values_Flt[6];
	int Flag_Kick=0;

	for (int i=0; i<12; i++)
	{
		Values_Int[i]=g_Values_1_Int[i];
 80056de:	4a96      	ldr	r2, [pc, #600]	; (8005938 <Zancada+0x264>)
 80056e0:	a92e      	add	r1, sp, #184	; 0xb8
 80056e2:	589a      	ldr	r2, [r3, r2]
 80056e4:	505a      	str	r2, [r3, r1]
 80056e6:	3304      	adds	r3, #4
	//Parametors principales
	int Values_Int[12];
	float Values_Flt[6];
	int Flag_Kick=0;

	for (int i=0; i<12; i++)
 80056e8:	2b30      	cmp	r3, #48	; 0x30
 80056ea:	d1f8      	bne.n	80056de <Zancada+0xa>
 80056ec:	2300      	movs	r3, #0
	{
		Values_Int[i]=g_Values_1_Int[i];
	}
	for (int i=0; i<6; i++)
	{
		Values_Flt[i]=g_Values_1_Flt[i];
 80056ee:	4a92      	ldr	r2, [pc, #584]	; (8005938 <Zancada+0x264>)
 80056f0:	f103 05a0 	add.w	r5, r3, #160	; 0xa0
 80056f4:	f102 0030 	add.w	r0, r2, #48	; 0x30
 80056f8:	5818      	ldr	r0, [r3, r0]
 80056fa:	3304      	adds	r3, #4
 80056fc:	466c      	mov	r4, sp

	for (int i=0; i<12; i++)
	{
		Values_Int[i]=g_Values_1_Int[i];
	}
	for (int i=0; i<6; i++)
 80056fe:	2b18      	cmp	r3, #24
	{
		Values_Flt[i]=g_Values_1_Flt[i];
 8005700:	5128      	str	r0, [r5, r4]

	for (int i=0; i<12; i++)
	{
		Values_Int[i]=g_Values_1_Int[i];
	}
	for (int i=0; i<6; i++)
 8005702:	d1f4      	bne.n	80056ee <Zancada+0x1a>
	{
		Values_Flt[i]=g_Values_1_Flt[i];
	}
	if ((g_Kick==1) && (g_Index_Step==Values_Int[0]-1))
 8005704:	f8d2 31e4 	ldr.w	r3, [r2, #484]	; 0x1e4
 8005708:	2b01      	cmp	r3, #1
 800570a:	d115      	bne.n	8005738 <Zancada+0x64>
 800570c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800570e:	f8d2 21e8 	ldr.w	r2, [r2, #488]	; 0x1e8
 8005712:	3b01      	subs	r3, #1
 8005714:	429a      	cmp	r2, r3
 8005716:	d10f      	bne.n	8005738 <Zancada+0x64>
 8005718:	2300      	movs	r3, #0
	{
		for (int i=0; i<12; i++)
		{
			Values_Int[i]=g_Values_4_Int[i];
 800571a:	4a88      	ldr	r2, [pc, #544]	; (800593c <Zancada+0x268>)
 800571c:	589a      	ldr	r2, [r3, r2]
 800571e:	50ca      	str	r2, [r1, r3]
 8005720:	3304      	adds	r3, #4
	{
		Values_Flt[i]=g_Values_1_Flt[i];
	}
	if ((g_Kick==1) && (g_Index_Step==Values_Int[0]-1))
	{
		for (int i=0; i<12; i++)
 8005722:	2b30      	cmp	r3, #48	; 0x30
 8005724:	d1f9      	bne.n	800571a <Zancada+0x46>
 8005726:	2300      	movs	r3, #0
		{
			Values_Int[i]=g_Values_4_Int[i];
		}
		for (int i=0; i<6; i++)
		{
			Values_Flt[i]=g_Values_4_Flt[i];
 8005728:	4a85      	ldr	r2, [pc, #532]	; (8005940 <Zancada+0x26c>)
 800572a:	a928      	add	r1, sp, #160	; 0xa0
 800572c:	589a      	ldr	r2, [r3, r2]
 800572e:	50ca      	str	r2, [r1, r3]
 8005730:	3304      	adds	r3, #4
	{
		for (int i=0; i<12; i++)
		{
			Values_Int[i]=g_Values_4_Int[i];
		}
		for (int i=0; i<6; i++)
 8005732:	2b18      	cmp	r3, #24
 8005734:	d1f8      	bne.n	8005728 <Zancada+0x54>
 8005736:	e001      	b.n	800573c <Zancada+0x68>
{

	//Parametors principales
	int Values_Int[12];
	float Values_Flt[6];
	int Flag_Kick=0;
 8005738:	2500      	movs	r5, #0
 800573a:	e000      	b.n	800573e <Zancada+0x6a>
		}
		for (int i=0; i<6; i++)
		{
			Values_Flt[i]=g_Values_4_Flt[i];
		}
		Flag_Kick=1;
 800573c:	2501      	movs	r5, #1
	}

	float CP_x=Values_Flt[0];
 800573e:	9c28      	ldr	r4, [sp, #160]	; 0xa0
	float CP_z=Values_Flt[1];
	float DP_y=Values_Flt[2];
	int i_CP_th=Values_Int[1];
	float CP_th=(float) i_CP_th;
 8005740:	982f      	ldr	r0, [sp, #188]	; 0xbc
			Values_Flt[i]=g_Values_4_Flt[i];
		}
		Flag_Kick=1;
	}

	float CP_x=Values_Flt[0];
 8005742:	9424      	str	r4, [sp, #144]	; 0x90
	float CP_z=Values_Flt[1];
 8005744:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8005746:	9425      	str	r4, [sp, #148]	; 0x94
	float DP_y=Values_Flt[2];
 8005748:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800574a:	9407      	str	r4, [sp, #28]
	int i_CP_th=Values_Int[1];
	float CP_th=(float) i_CP_th;
 800574c:	f005 fa14 	bl	800ab78 <__aeabi_i2f>
 8005750:	9026      	str	r0, [sp, #152]	; 0x98
	int i_DP_phi=Values_Int[2];
	float DP_phi=(float) i_DP_phi;
 8005752:	9830      	ldr	r0, [sp, #192]	; 0xc0
 8005754:	f005 fa10 	bl	800ab78 <__aeabi_i2f>

	float DF_x=Values_Flt[3];
 8005758:	9c2b      	ldr	r4, [sp, #172]	; 0xac
	float DF_y=Values_Flt[4];
	float DF_z=Values_Flt[5];
	int i_DF_psi=Values_Int[3];
 800575a:	f8dd 80c4 	ldr.w	r8, [sp, #196]	; 0xc4
	int i_CP_th=Values_Int[1];
	float CP_th=(float) i_CP_th;
	int i_DP_phi=Values_Int[2];
	float DP_phi=(float) i_DP_phi;

	float DF_x=Values_Flt[3];
 800575e:	9408      	str	r4, [sp, #32]
	float DF_y=Values_Flt[4];
	float DF_z=Values_Flt[5];
 8005760:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
	float CP_z=Values_Flt[1];
	float DP_y=Values_Flt[2];
	int i_CP_th=Values_Int[1];
	float CP_th=(float) i_CP_th;
	int i_DP_phi=Values_Int[2];
	float DP_phi=(float) i_DP_phi;
 8005762:	9011      	str	r0, [sp, #68]	; 0x44

	float DF_x=Values_Flt[3];
	float DF_y=Values_Flt[4];
	float DF_z=Values_Flt[5];
	int i_DF_psi=Values_Int[3];
	float DF_psi=(float) i_DF_psi;
 8005764:	4640      	mov	r0, r8
	int i_DP_phi=Values_Int[2];
	float DP_phi=(float) i_DP_phi;

	float DF_x=Values_Flt[3];
	float DF_y=Values_Flt[4];
	float DF_z=Values_Flt[5];
 8005766:	9413      	str	r4, [sp, #76]	; 0x4c
	int i_DF_psi=Values_Int[3];
	float DF_psi=(float) i_DF_psi;
 8005768:	f005 fa06 	bl	800ab78 <__aeabi_i2f>
	if (i_DF_psi > 32767)
 800576c:	f5b8 4f00 	cmp.w	r8, #32768	; 0x8000
	float CP_th=(float) i_CP_th;
	int i_DP_phi=Values_Int[2];
	float DP_phi=(float) i_DP_phi;

	float DF_x=Values_Flt[3];
	float DF_y=Values_Flt[4];
 8005770:	f8dd a0b0 	ldr.w	sl, [sp, #176]	; 0xb0
	float DF_z=Values_Flt[5];
	int i_DF_psi=Values_Int[3];
	float DF_psi=(float) i_DF_psi;
 8005774:	4604      	mov	r4, r0
	if (i_DF_psi > 32767)
 8005776:	db05      	blt.n	8005784 <Zancada+0xb0>
	{
		DF_psi=-((65535-i_DF_psi)+1);
 8005778:	f5a8 3080 	sub.w	r0, r8, #65536	; 0x10000
 800577c:	f005 f9fc 	bl	800ab78 <__aeabi_i2f>
 8005780:	900d      	str	r0, [sp, #52]	; 0x34
 8005782:	e000      	b.n	8005786 <Zancada+0xb2>

	float DF_x=Values_Flt[3];
	float DF_y=Values_Flt[4];
	float DF_z=Values_Flt[5];
	int i_DF_psi=Values_Int[3];
	float DF_psi=(float) i_DF_psi;
 8005784:	900d      	str	r0, [sp, #52]	; 0x34
	if (i_DF_psi > 32767)
	{
		DF_psi=-((65535-i_DF_psi)+1);
	}
	int i_CS_th=Values_Int[4];
	float CS_th=(float) i_CS_th;
 8005786:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8005788:	f005 f9f6 	bl	800ab78 <__aeabi_i2f>
 800578c:	9014      	str	r0, [sp, #80]	; 0x50
	int i_DS_th=Values_Int[7];
	float DS_th=(float) i_DS_th;
 800578e:	9835      	ldr	r0, [sp, #212]	; 0xd4
 8005790:	f005 f9f2 	bl	800ab78 <__aeabi_i2f>

	int i_T =Values_Int[8];
 8005794:	9936      	ldr	r1, [sp, #216]	; 0xd8
		DF_psi=-((65535-i_DF_psi)+1);
	}
	int i_CS_th=Values_Int[4];
	float CS_th=(float) i_CS_th;
	int i_DS_th=Values_Int[7];
	float DS_th=(float) i_DS_th;
 8005796:	901a      	str	r0, [sp, #104]	; 0x68

	int i_T =Values_Int[8];
	float T= (float) i_T;
 8005798:	4608      	mov	r0, r1
	int i_CS_th=Values_Int[4];
	float CS_th=(float) i_CS_th;
	int i_DS_th=Values_Int[7];
	float DS_th=(float) i_DS_th;

	int i_T =Values_Int[8];
 800579a:	9122      	str	r1, [sp, #136]	; 0x88
	float T= (float) i_T;
 800579c:	f005 f9ec 	bl	800ab78 <__aeabi_i2f>
 80057a0:	900c      	str	r0, [sp, #48]	; 0x30
	int i_T_ds =Values_Int[9];
	float T_ds= (float) i_T_ds;
 80057a2:	9837      	ldr	r0, [sp, #220]	; 0xdc
 80057a4:	f005 f9e8 	bl	800ab78 <__aeabi_i2f>
 80057a8:	9023      	str	r0, [sp, #140]	; 0x8c
	int i_t_ini =Values_Int[10];
	float t_ini= (float) i_t_ini;
 80057aa:	9838      	ldr	r0, [sp, #224]	; 0xe0
 80057ac:	f005 f9e4 	bl	800ab78 <__aeabi_i2f>
 80057b0:	9012      	str	r0, [sp, #72]	; 0x48
	int i_T_ss=Values_Int[11];
	float T_ss= (float) i_T_ss;
 80057b2:	9839      	ldr	r0, [sp, #228]	; 0xe4
 80057b4:	f005 f9e0 	bl	800ab78 <__aeabi_i2f>
 80057b8:	9015      	str	r0, [sp, #84]	; 0x54

	float T_zFmax;
	float DF_xKick;

	if (Flag_Kick==1)
 80057ba:	b14d      	cbz	r5, 80057d0 <Zancada+0xfc>
	{
	    DF_x=g_Values_1_Flt[3];
 80057bc:	4b5e      	ldr	r3, [pc, #376]	; (8005938 <Zancada+0x264>)
	    T_zFmax=(float) g_Values_4_Int[12];
 80057be:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
	float T_zFmax;
	float DF_xKick;

	if (Flag_Kick==1)
	{
	    DF_x=g_Values_1_Flt[3];
 80057c2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	    T_zFmax=(float) g_Values_4_Int[12];
 80057c4:	f005 f9d8 	bl	800ab78 <__aeabi_i2f>
	    DF_xKick=Values_Flt[3];
 80057c8:	9a08      	ldr	r2, [sp, #32]
	float DF_xKick;

	if (Flag_Kick==1)
	{
	    DF_x=g_Values_1_Flt[3];
	    T_zFmax=(float) g_Values_4_Int[12];
 80057ca:	9016      	str	r0, [sp, #88]	; 0x58
	    DF_xKick=Values_Flt[3];
 80057cc:	921b      	str	r2, [sp, #108]	; 0x6c
	float T_zFmax;
	float DF_xKick;

	if (Flag_Kick==1)
	{
	    DF_x=g_Values_1_Flt[3];
 80057ce:	9508      	str	r5, [sp, #32]
 80057d0:	f109 35ff 	add.w	r5, r9, #4294967295
 80057d4:	2d05      	cmp	r5, #5
 80057d6:	9503      	str	r5, [sp, #12]
 80057d8:	d80c      	bhi.n	80057f4 <Zancada+0x120>
 80057da:	2301      	movs	r3, #1
 80057dc:	40ab      	lsls	r3, r5
 80057de:	f013 0f2a 	tst.w	r3, #42	; 0x2a
 80057e2:	d104      	bne.n	80057ee <Zancada+0x11a>
 80057e4:	f013 0f15 	tst.w	r3, #21
 80057e8:	d004      	beq.n	80057f4 <Zancada+0x120>
	switch (Tipo)
	{
		case 1:
		case 3:
		case 5:
			E=-1;
 80057ea:	4d56      	ldr	r5, [pc, #344]	; (8005944 <Zancada+0x270>)
 80057ec:	e003      	b.n	80057f6 <Zancada+0x122>
			break;
		case 2:
		case 4:
		case 6:
			E=1;
 80057ee:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 80057f2:	e000      	b.n	80057f6 <Zancada+0x122>
	    DF_x=g_Values_1_Flt[3];
	    T_zFmax=(float) g_Values_4_Int[12];
	    DF_xKick=Values_Flt[3];
	}

	float E=0;
 80057f4:	2500      	movs	r5, #0
		case 6:
			E=1;
			break;
	}

	int i_Th_RA=-90+CS_th;
 80057f6:	4954      	ldr	r1, [pc, #336]	; (8005948 <Zancada+0x274>)
 80057f8:	9814      	ldr	r0, [sp, #80]	; 0x50
	    DF_x=g_Values_1_Flt[3];
	    T_zFmax=(float) g_Values_4_Int[12];
	    DF_xKick=Values_Flt[3];
	}

	float E=0;
 80057fa:	9501      	str	r5, [sp, #4]
		case 6:
			E=1;
			break;
	}

	int i_Th_RA=-90+CS_th;
 80057fc:	f005 f906 	bl	800aa0c <__aeabi_fsub>
 8005800:	f005 fbd4 	bl	800afac <__aeabi_f2iz>
	float Th_RA=(float) i_Th_RA;
 8005804:	f005 f9b8 	bl	800ab78 <__aeabi_i2f>
	int i_Th_LA= 90-CS_th;
 8005808:	9914      	ldr	r1, [sp, #80]	; 0x50
			E=1;
			break;
	}

	int i_Th_RA=-90+CS_th;
	float Th_RA=(float) i_Th_RA;
 800580a:	9017      	str	r0, [sp, #92]	; 0x5c
	int i_Th_LA= 90-CS_th;
 800580c:	484e      	ldr	r0, [pc, #312]	; (8005948 <Zancada+0x274>)
 800580e:	f005 f8fd 	bl	800aa0c <__aeabi_fsub>
 8005812:	f005 fbcb 	bl	800afac <__aeabi_f2iz>
	float Th_LA=(float) i_Th_LA;
 8005816:	f005 f9af 	bl	800ab78 <__aeabi_i2f>
	float T1=((T-T_ds)/2);
 800581a:	9923      	ldr	r1, [sp, #140]	; 0x8c
	}

	int i_Th_RA=-90+CS_th;
	float Th_RA=(float) i_Th_RA;
	int i_Th_LA= 90-CS_th;
	float Th_LA=(float) i_Th_LA;
 800581c:	9018      	str	r0, [sp, #96]	; 0x60
	float T1=((T-T_ds)/2);
 800581e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005820:	f005 f8f4 	bl	800aa0c <__aeabi_fsub>
 8005824:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005828:	f005 f9fa 	bl	800ac20 <__aeabi_fmul>
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 800582c:	4947      	ldr	r1, [pc, #284]	; (800594c <Zancada+0x278>)

	int i_Th_RA=-90+CS_th;
	float Th_RA=(float) i_Th_RA;
	int i_Th_LA= 90-CS_th;
	float Th_LA=(float) i_Th_LA;
	float T1=((T-T_ds)/2);
 800582e:	9005      	str	r0, [sp, #20]
}

float Deg2Rad(int Angle)
{
	float Rad;
	Rad=(float) Angle*PI/180;
 8005830:	4620      	mov	r0, r4
 8005832:	f005 f9f5 	bl	800ac20 <__aeabi_fmul>
 8005836:	4946      	ldr	r1, [pc, #280]	; (8005950 <Zancada+0x27c>)
 8005838:	f005 faa6 	bl	800ad88 <__aeabi_fdiv>
	float Th_LA=(float) i_Th_LA;
	float T1=((T-T_ds)/2);

	float L_1=4.8;
	float L_2=3.85;
	float c_th=cos(Deg2Rad(i_DF_psi));
 800583c:	f004 fd7c 	bl	800a338 <__aeabi_f2d>
 8005840:	4606      	mov	r6, r0
 8005842:	460f      	mov	r7, r1
 8005844:	f005 fc14 	bl	800b070 <cos>
 8005848:	4604      	mov	r4, r0
 800584a:	460d      	mov	r5, r1
	float s_th=sin(Deg2Rad(i_DF_psi));
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f005 fca2 	bl	800b198 <sin>
 8005854:	f005 f886 	bl	800a964 <__aeabi_d2f>
	float Th_LA=(float) i_Th_LA;
	float T1=((T-T_ds)/2);

	float L_1=4.8;
	float L_2=3.85;
	float c_th=cos(Deg2Rad(i_DF_psi));
 8005858:	4629      	mov	r1, r5
	float s_th=sin(Deg2Rad(i_DF_psi));
 800585a:	4606      	mov	r6, r0
	float Th_LA=(float) i_Th_LA;
	float T1=((T-T_ds)/2);

	float L_1=4.8;
	float L_2=3.85;
	float c_th=cos(Deg2Rad(i_DF_psi));
 800585c:	4620      	mov	r0, r4
 800585e:	f005 f881 	bl	800a964 <__aeabi_d2f>
	float s_th=sin(Deg2Rad(i_DF_psi));

	float D_x_TurnP=L_1*(-1+c_th);
 8005862:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005866:	f005 f8d1 	bl	800aa0c <__aeabi_fsub>
 800586a:	493a      	ldr	r1, [pc, #232]	; (8005954 <Zancada+0x280>)
 800586c:	4604      	mov	r4, r0
 800586e:	f005 f9d7 	bl	800ac20 <__aeabi_fmul>
	float D_y_TurnP=L_1*s_th;
 8005872:	4938      	ldr	r1, [pc, #224]	; (8005954 <Zancada+0x280>)
	float L_1=4.8;
	float L_2=3.85;
	float c_th=cos(Deg2Rad(i_DF_psi));
	float s_th=sin(Deg2Rad(i_DF_psi));

	float D_x_TurnP=L_1*(-1+c_th);
 8005874:	9020      	str	r0, [sp, #128]	; 0x80
	float D_y_TurnP=L_1*s_th;
 8005876:	4630      	mov	r0, r6
 8005878:	f005 f9d2 	bl	800ac20 <__aeabi_fmul>
	float D_x_Turn_fFin=0;
	float D_y_Turn_fFin=0;
	float D_x_Turn_fIni=0;
	float D_y_Turn_fIni=0;

	if (i_DF_psi>=0)
 800587c:	f1b8 0f00 	cmp.w	r8, #0
	float L_2=3.85;
	float c_th=cos(Deg2Rad(i_DF_psi));
	float s_th=sin(Deg2Rad(i_DF_psi));

	float D_x_TurnP=L_1*(-1+c_th);
	float D_y_TurnP=L_1*s_th;
 8005880:	9021      	str	r0, [sp, #132]	; 0x84
	float D_x_Turn_fIni=0;
	float D_y_Turn_fIni=0;

	if (i_DF_psi>=0)
	{
		D_x_Turn_fFin=L_1*(-1+c_th)-L_2*(s_th);
 8005882:	4935      	ldr	r1, [pc, #212]	; (8005958 <Zancada+0x284>)
 8005884:	4630      	mov	r0, r6
	float D_x_Turn_fFin=0;
	float D_y_Turn_fFin=0;
	float D_x_Turn_fIni=0;
	float D_y_Turn_fIni=0;

	if (i_DF_psi>=0)
 8005886:	db18      	blt.n	80058ba <Zancada+0x1e6>
	{
		D_x_Turn_fFin=L_1*(-1+c_th)-L_2*(s_th);
 8005888:	f005 f9ca 	bl	800ac20 <__aeabi_fmul>
 800588c:	4601      	mov	r1, r0
 800588e:	9820      	ldr	r0, [sp, #128]	; 0x80
 8005890:	f005 f8bc 	bl	800aa0c <__aeabi_fsub>
		D_y_Turn_fFin=L_1*s_th     +L_2*(-1+c_th);
 8005894:	4930      	ldr	r1, [pc, #192]	; (8005958 <Zancada+0x284>)
	float D_x_Turn_fIni=0;
	float D_y_Turn_fIni=0;

	if (i_DF_psi>=0)
	{
		D_x_Turn_fFin=L_1*(-1+c_th)-L_2*(s_th);
 8005896:	900f      	str	r0, [sp, #60]	; 0x3c
		D_y_Turn_fFin=L_1*s_th     +L_2*(-1+c_th);
 8005898:	4620      	mov	r0, r4
 800589a:	f005 f9c1 	bl	800ac20 <__aeabi_fmul>
 800589e:	4604      	mov	r4, r0
 80058a0:	4621      	mov	r1, r4
 80058a2:	9821      	ldr	r0, [sp, #132]	; 0x84
 80058a4:	f005 f8b4 	bl	800aa10 <__addsf3>
		D_x_Turn_fIni=L_1*(-1+c_th)-L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th-L_2*(-1+c_th);
 80058a8:	492c      	ldr	r1, [pc, #176]	; (800595c <Zancada+0x288>)
	float D_y_Turn_fIni=0;

	if (i_DF_psi>=0)
	{
		D_x_Turn_fFin=L_1*(-1+c_th)-L_2*(s_th);
		D_y_Turn_fFin=L_1*s_th     +L_2*(-1+c_th);
 80058aa:	901c      	str	r0, [sp, #112]	; 0x70
		D_x_Turn_fIni=L_1*(-1+c_th)-L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th-L_2*(-1+c_th);
 80058ac:	4630      	mov	r0, r6
 80058ae:	f005 f9b7 	bl	800ac20 <__aeabi_fmul>
 80058b2:	4621      	mov	r1, r4
 80058b4:	f005 f8aa 	bl	800aa0c <__aeabi_fsub>
 80058b8:	e017      	b.n	80058ea <Zancada+0x216>
	}
	else
	{
		D_x_Turn_fFin=L_1*(-1+c_th)+L_2*(s_th);
 80058ba:	f005 f9b1 	bl	800ac20 <__aeabi_fmul>
 80058be:	4601      	mov	r1, r0
 80058c0:	9820      	ldr	r0, [sp, #128]	; 0x80
 80058c2:	f005 f8a5 	bl	800aa10 <__addsf3>
		D_y_Turn_fFin=L_1*s_th     -L_2*(-1+c_th);
 80058c6:	4924      	ldr	r1, [pc, #144]	; (8005958 <Zancada+0x284>)
		D_x_Turn_fIni=L_1*(-1+c_th)-L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th-L_2*(-1+c_th);
	}
	else
	{
		D_x_Turn_fFin=L_1*(-1+c_th)+L_2*(s_th);
 80058c8:	900f      	str	r0, [sp, #60]	; 0x3c
		D_y_Turn_fFin=L_1*s_th     -L_2*(-1+c_th);
 80058ca:	4620      	mov	r0, r4
 80058cc:	f005 f9a8 	bl	800ac20 <__aeabi_fmul>
 80058d0:	4604      	mov	r4, r0
 80058d2:	4621      	mov	r1, r4
 80058d4:	9821      	ldr	r0, [sp, #132]	; 0x84
 80058d6:	f005 f899 	bl	800aa0c <__aeabi_fsub>
		D_x_Turn_fIni=L_1*(-1+c_th)+L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th+L_2*(-1+c_th);
 80058da:	4920      	ldr	r1, [pc, #128]	; (800595c <Zancada+0x288>)
		D_y_Turn_fIni=-L_1*s_th-L_2*(-1+c_th);
	}
	else
	{
		D_x_Turn_fFin=L_1*(-1+c_th)+L_2*(s_th);
		D_y_Turn_fFin=L_1*s_th     -L_2*(-1+c_th);
 80058dc:	901c      	str	r0, [sp, #112]	; 0x70
		D_x_Turn_fIni=L_1*(-1+c_th)+L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th+L_2*(-1+c_th);
 80058de:	4630      	mov	r0, r6
 80058e0:	f005 f99e 	bl	800ac20 <__aeabi_fmul>
 80058e4:	4621      	mov	r1, r4
 80058e6:	f005 f893 	bl	800aa10 <__addsf3>
	float Mf_Lx;
	float P_Ly1;
	float P_Ly2;

	//Tiempos
	timer=0;
 80058ea:	4b13      	ldr	r3, [pc, #76]	; (8005938 <Zancada+0x264>)
 80058ec:	2700      	movs	r7, #0
 80058ee:	9c03      	ldr	r4, [sp, #12]
 80058f0:	f8c3 71ec 	str.w	r7, [r3, #492]	; 0x1ec

	g_RSS=0;
 80058f4:	f8c3 71d0 	str.w	r7, [r3, #464]	; 0x1d0
	g_LSS=0;
 80058f8:	f8c3 719c 	str.w	r7, [r3, #412]	; 0x19c
 80058fc:	2301      	movs	r3, #1
 80058fe:	40a3      	lsls	r3, r4
 8005900:	f003 052a 	and.w	r5, r3, #42	; 0x2a
 8005904:	f003 0315 	and.w	r3, r3, #21
	else
	{
		D_x_Turn_fFin=L_1*(-1+c_th)+L_2*(s_th);
		D_y_Turn_fFin=L_1*s_th     -L_2*(-1+c_th);
		D_x_Turn_fIni=L_1*(-1+c_th)+L_2*s_th;
		D_y_Turn_fIni=-L_1*s_th+L_2*(-1+c_th);
 8005908:	9019      	str	r0, [sp, #100]	; 0x64
 800590a:	950e      	str	r5, [sp, #56]	; 0x38
 800590c:	9327      	str	r3, [sp, #156]	; 0x9c
	//Tiempos
	timer=0;

	g_RSS=0;
	g_LSS=0;
	int Ff_SS=0;
 800590e:	970b      	str	r7, [sp, #44]	; 0x2c

	while (timer <= i_T)
 8005910:	4b09      	ldr	r3, [pc, #36]	; (8005938 <Zancada+0x264>)
 8005912:	9c22      	ldr	r4, [sp, #136]	; 0x88
 8005914:	f8d3 01ec 	ldr.w	r0, [r3, #492]	; 0x1ec
 8005918:	42a0      	cmp	r0, r4
 800591a:	f300 8506 	bgt.w	800632a <Zancada+0xc56>
	{
		float t=(float) timer;
 800591e:	f005 f92b 	bl	800ab78 <__aeabi_i2f>
		//_________________________________________________________________
		//Cordenadas del pie fijo
		//_________________________________________________________________
		if (Tipo==1 || Tipo==2)
 8005922:	9c03      	ldr	r4, [sp, #12]
	g_LSS=0;
	int Ff_SS=0;

	while (timer <= i_T)
	{
		float t=(float) timer;
 8005924:	4683      	mov	fp, r0
		//_________________________________________________________________
		//Cordenadas del pie fijo
		//_________________________________________________________________
		if (Tipo==1 || Tipo==2)
 8005926:	2c01      	cmp	r4, #1
 8005928:	d91a      	bls.n	8005960 <Zancada+0x28c>
		{
			Ff_x=0;
		}
		else
		{
			Ff_x=DF_x/4;
 800592a:	9808      	ldr	r0, [sp, #32]
 800592c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005930:	f005 f976 	bl	800ac20 <__aeabi_fmul>
 8005934:	901d      	str	r0, [sp, #116]	; 0x74
 8005936:	e015      	b.n	8005964 <Zancada+0x290>
 8005938:	2000050c 	andcs	r0, r0, ip, lsl #10
 800593c:	20000638 	andcs	r0, r0, r8, lsr r6
 8005940:	2000066c 	andcs	r0, r0, ip, ror #12
 8005944:	bf800000 	svclt	0x00800000
 8005948:	42b40000 	adcsmi	r0, r4, #0
 800594c:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
 8005950:	43340000 	teqmi	r4, #0
 8005954:	4099999a 	umullsmi	r9, r9, sl, r9	; <UNPREDICTABLE>
 8005958:	40766666 	rsbsmi	r6, r6, r6, ror #12
 800595c:	c099999a 	umullsgt	r9, r9, sl, r9	; <UNPREDICTABLE>
		//_________________________________________________________________
		//Cordenadas del pie fijo
		//_________________________________________________________________
		if (Tipo==1 || Tipo==2)
		{
			Ff_x=0;
 8005960:	2500      	movs	r5, #0
 8005962:	951d      	str	r5, [sp, #116]	; 0x74
		}
		else
		{
			Ff_x=DF_x/4;
		}
		Ff_y=-E*L_2;
 8005964:	9901      	ldr	r1, [sp, #4]
 8005966:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800596a:	9104      	str	r1, [sp, #16]
 800596c:	9804      	ldr	r0, [sp, #16]
 800596e:	49a0      	ldr	r1, [pc, #640]	; (8005bf0 <Zancada+0x51c>)
 8005970:	f005 f956 	bl	800ac20 <__aeabi_fmul>
		if (Tipo==1 || Tipo==2)
 8005974:	9c03      	ldr	r4, [sp, #12]
		}
		else
		{
			Ff_x=DF_x/4;
		}
		Ff_y=-E*L_2;
 8005976:	9010      	str	r0, [sp, #64]	; 0x40
		if (Tipo==1 || Tipo==2)
 8005978:	2c01      	cmp	r4, #1
 800597a:	d914      	bls.n	80059a6 <Zancada+0x2d2>
		{
		}
		else
		{
			if ((DF_y >=0) && (Tipo ==3 || Tipo == 5))
 800597c:	4650      	mov	r0, sl
 800597e:	2100      	movs	r1, #0
 8005980:	f005 fb00 	bl	800af84 <__aeabi_fcmpge>
 8005984:	b178      	cbz	r0, 80059a6 <Zancada+0x2d2>
 8005986:	f1b9 0f03 	cmp.w	r9, #3
 800598a:	d002      	beq.n	8005992 <Zancada+0x2be>
 800598c:	f1b9 0f05 	cmp.w	r9, #5
 8005990:	d109      	bne.n	80059a6 <Zancada+0x2d2>
			{
				Ff_y=Ff_y+DF_y/2;
 8005992:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005996:	4650      	mov	r0, sl
 8005998:	f005 f942 	bl	800ac20 <__aeabi_fmul>
 800599c:	4601      	mov	r1, r0
 800599e:	9810      	ldr	r0, [sp, #64]	; 0x40
 80059a0:	f005 f836 	bl	800aa10 <__addsf3>
 80059a4:	9010      	str	r0, [sp, #64]	; 0x40
			}
		}
		if (DF_y <=0 && (Tipo ==4 || Tipo == 6))
 80059a6:	4650      	mov	r0, sl
 80059a8:	2100      	movs	r1, #0
 80059aa:	f005 fae1 	bl	800af70 <__aeabi_fcmple>
 80059ae:	b168      	cbz	r0, 80059cc <Zancada+0x2f8>
 80059b0:	f029 0302 	bic.w	r3, r9, #2
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d109      	bne.n	80059cc <Zancada+0x2f8>
		{
			Ff_y=Ff_y+DF_y/2;
 80059b8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80059bc:	4650      	mov	r0, sl
 80059be:	f005 f92f 	bl	800ac20 <__aeabi_fmul>
 80059c2:	4601      	mov	r1, r0
 80059c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80059c6:	f005 f823 	bl	800aa10 <__addsf3>
 80059ca:	9010      	str	r0, [sp, #64]	; 0x40
		Ff_psi=0.0;
		Ff_z=0.0;
		//_________________________________________________________________
		//Desplazamiento del pie movil
		//_________________________________________________________________
		if (Tipo==1 || Tipo==2)
 80059cc:	9d03      	ldr	r5, [sp, #12]
 80059ce:	2d01      	cmp	r5, #1
 80059d0:	f200 84c1 	bhi.w	8006356 <Zancada+0xc82>
		{
			Mf_Lx=DF_x/2;
 80059d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80059d8:	9808      	ldr	r0, [sp, #32]
 80059da:	f005 f921 	bl	800ac20 <__aeabi_fmul>
		}
		else
		{
			Mf_Lx=DF_x;
		}
		if (t < t_ini)
 80059de:	9912      	ldr	r1, [sp, #72]	; 0x48
		//_________________________________________________________________
		//Desplazamiento del pie movil
		//_________________________________________________________________
		if (Tipo==1 || Tipo==2)
		{
			Mf_Lx=DF_x/2;
 80059e0:	4604      	mov	r4, r0
		}
		else
		{
			Mf_Lx=DF_x;
		}
		if (t < t_ini)
 80059e2:	4658      	mov	r0, fp
 80059e4:	f005 faba 	bl	800af5c <__aeabi_fcmplt>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	d043      	beq.n	8005a74 <Zancada+0x3a0>
		{
			if (Tipo==1 || Tipo==2)
			{
				Mf_x=0;
 80059ec:	2500      	movs	r5, #0
 80059ee:	9509      	str	r5, [sp, #36]	; 0x24
			}
			else
			{
				Mf_x=-Mf_Lx/4;
			}
			Mf_y=E*L_2;
 80059f0:	497f      	ldr	r1, [pc, #508]	; (8005bf0 <Zancada+0x51c>)
 80059f2:	9801      	ldr	r0, [sp, #4]
 80059f4:	f005 f914 	bl	800ac20 <__aeabi_fmul>
			if ((DF_y >=0) && ((Tipo==3) || (Tipo==5)))
 80059f8:	2100      	movs	r1, #0
			}
			else
			{
				Mf_x=-Mf_Lx/4;
			}
			Mf_y=E*L_2;
 80059fa:	9002      	str	r0, [sp, #8]
			if ((DF_y >=0) && ((Tipo==3) || (Tipo==5)))
 80059fc:	4650      	mov	r0, sl
 80059fe:	f005 fac1 	bl	800af84 <__aeabi_fcmpge>
 8005a02:	b178      	cbz	r0, 8005a24 <Zancada+0x350>
 8005a04:	f1b9 0f03 	cmp.w	r9, #3
 8005a08:	d002      	beq.n	8005a10 <Zancada+0x33c>
 8005a0a:	f1b9 0f05 	cmp.w	r9, #5
 8005a0e:	d109      	bne.n	8005a24 <Zancada+0x350>
			{
				Mf_y=Mf_y-DF_y/2;
 8005a10:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005a14:	4650      	mov	r0, sl
 8005a16:	f005 f903 	bl	800ac20 <__aeabi_fmul>
 8005a1a:	4601      	mov	r1, r0
 8005a1c:	9802      	ldr	r0, [sp, #8]
 8005a1e:	f004 fff5 	bl	800aa0c <__aeabi_fsub>
 8005a22:	9002      	str	r0, [sp, #8]
			}
			if ((DF_y < 0) && ((Tipo==4) || (Tipo==6)))
 8005a24:	4650      	mov	r0, sl
 8005a26:	2100      	movs	r1, #0
 8005a28:	f005 fa98 	bl	800af5c <__aeabi_fcmplt>
 8005a2c:	b168      	cbz	r0, 8005a4a <Zancada+0x376>
 8005a2e:	f029 0302 	bic.w	r3, r9, #2
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d109      	bne.n	8005a4a <Zancada+0x376>
			{
				Mf_y=Mf_y-DF_y/2;
 8005a36:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005a3a:	4650      	mov	r0, sl
 8005a3c:	f005 f8f0 	bl	800ac20 <__aeabi_fmul>
 8005a40:	4601      	mov	r1, r0
 8005a42:	9802      	ldr	r0, [sp, #8]
 8005a44:	f004 ffe2 	bl	800aa0c <__aeabi_fsub>
 8005a48:	9002      	str	r0, [sp, #8]
			}
			Mf_z=0;
			if (((g_Index_Step+1)%2) == 1)
 8005a4a:	4b6a      	ldr	r3, [pc, #424]	; (8005bf4 <Zancada+0x520>)
 8005a4c:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8005a50:	4b69      	ldr	r3, [pc, #420]	; (8005bf8 <Zancada+0x524>)
 8005a52:	3201      	adds	r2, #1
 8005a54:	4013      	ands	r3, r2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	da03      	bge.n	8005a62 <Zancada+0x38e>
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	f063 0301 	orn	r3, r3, #1
 8005a60:	3301      	adds	r3, #1
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	f000 81c6 	beq.w	8005df4 <Zancada+0x720>
			{
				Mf_psi=0;
			}
			else
			{
				Mf_psi=-DF_psi;
 8005a68:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005a6a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8005a6e:	910a      	str	r1, [sp, #40]	; 0x28
 8005a70:	e1b4      	b.n	8005ddc <Zancada+0x708>
		{
			Mf_Lx=DF_x/2;
		}
		else
		{
			Mf_Lx=DF_x;
 8005a72:	9c08      	ldr	r4, [sp, #32]
			}
		}
		else
		{
			float T_ss1;
			if ((Tipo==5 || Tipo==6) && g_Kick==1)
 8005a74:	f1a9 0305 	sub.w	r3, r9, #5
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	9306      	str	r3, [sp, #24]
 8005a7c:	d80a      	bhi.n	8005a94 <Zancada+0x3c0>
 8005a7e:	4b5d      	ldr	r3, [pc, #372]	; (8005bf4 <Zancada+0x520>)
 8005a80:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d105      	bne.n	8005a94 <Zancada+0x3c0>
			{
			    T_ss1=T_ss+ T_zFmax;
 8005a88:	9815      	ldr	r0, [sp, #84]	; 0x54
 8005a8a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005a8c:	f004 ffc0 	bl	800aa10 <__addsf3>
 8005a90:	4605      	mov	r5, r0
 8005a92:	e000      	b.n	8005a96 <Zancada+0x3c2>
			}
			else
			{
				T_ss1=T_ss;
 8005a94:	9d15      	ldr	r5, [sp, #84]	; 0x54
			}
			if (t < (t_ini+T_ss1))
 8005a96:	4629      	mov	r1, r5
 8005a98:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005a9a:	f004 ffb9 	bl	800aa10 <__addsf3>
 8005a9e:	4601      	mov	r1, r0
 8005aa0:	4658      	mov	r0, fp
 8005aa2:	f005 fa5b 	bl	800af5c <__aeabi_fcmplt>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f000 8144 	beq.w	8005d34 <Zancada+0x660>
			{
				Ff_SS=1;
				T_local= T_ss1;
				t_local=t-t_ini;
 8005aac:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005aae:	4658      	mov	r0, fp
 8005ab0:	f004 ffac 	bl	800aa0c <__aeabi_fsub>
				if (Tipo==1 || Tipo==2)
 8005ab4:	9903      	ldr	r1, [sp, #12]
			}
			if (t < (t_ini+T_ss1))
			{
				Ff_SS=1;
				T_local= T_ss1;
				t_local=t-t_ini;
 8005ab6:	4606      	mov	r6, r0
				if (Tipo==1 || Tipo==2)
 8005ab8:	2901      	cmp	r1, #1
 8005aba:	d806      	bhi.n	8005aca <Zancada+0x3f6>
				{
					Mf_x=Cicloidal_1(Mf_Lx,T_local,t_local);
 8005abc:	4620      	mov	r0, r4
 8005abe:	4629      	mov	r1, r5
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	f7fe fff7 	bl	8004ab4 <Cicloidal_1>
 8005ac6:	4607      	mov	r7, r0
 8005ac8:	e08c      	b.n	8005be4 <Zancada+0x510>
				}
				else
				{
					if (Tipo==3 || Tipo==4)
 8005aca:	f1a9 0303 	sub.w	r3, r9, #3
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d801      	bhi.n	8005ad6 <Zancada+0x402>
					{
					Mf_x=-Mf_Lx/4+Cicloidal_1(Mf_Lx,T_local,t_local);
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	e06b      	b.n	8005bae <Zancada+0x4da>
					}
					else
					{
						if (g_Kick==1)
 8005ad6:	4b47      	ldr	r3, [pc, #284]	; (8005bf4 <Zancada+0x520>)
 8005ad8:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d161      	bne.n	8005ba4 <Zancada+0x4d0>
						{
							if (t < (t_ini+T_ss/2))
 8005ae0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005ae4:	9815      	ldr	r0, [sp, #84]	; 0x54
 8005ae6:	f005 f89b 	bl	800ac20 <__aeabi_fmul>
 8005aea:	4680      	mov	r8, r0
 8005aec:	4641      	mov	r1, r8
 8005aee:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005af0:	f004 ff8e 	bl	800aa10 <__addsf3>
 8005af4:	4607      	mov	r7, r0
 8005af6:	4639      	mov	r1, r7
 8005af8:	4658      	mov	r0, fp
 8005afa:	f005 fa2f 	bl	800af5c <__aeabi_fcmplt>
 8005afe:	b148      	cbz	r0, 8005b14 <Zancada+0x440>
							{
								T_local=T_ss/2;
						        Mf_x=-Mf_Lx/4+Cicloidal_3(Mf_Lx/2,T_local,t_local);
 8005b00:	4620      	mov	r0, r4
 8005b02:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005b06:	f005 f88b 	bl	800ac20 <__aeabi_fmul>
 8005b0a:	4641      	mov	r1, r8
 8005b0c:	4632      	mov	r2, r6
 8005b0e:	f7ff f855 	bl	8004bbc <Cicloidal_3>
 8005b12:	e050      	b.n	8005bb6 <Zancada+0x4e2>
							}
						    else
						    {
						    	if (t <(t_ini+T_ss/2+T_zFmax/2))
 8005b14:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005b18:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005b1a:	f005 f881 	bl	800ac20 <__aeabi_fmul>
 8005b1e:	4680      	mov	r8, r0
 8005b20:	4641      	mov	r1, r8
 8005b22:	4638      	mov	r0, r7
 8005b24:	f004 ff74 	bl	800aa10 <__addsf3>
 8005b28:	9002      	str	r0, [sp, #8]
 8005b2a:	9902      	ldr	r1, [sp, #8]
 8005b2c:	4658      	mov	r0, fp
 8005b2e:	f005 fa15 	bl	800af5c <__aeabi_fcmplt>
 8005b32:	b158      	cbz	r0, 8005b4c <Zancada+0x478>
						    	{
						    		T_local=T_zFmax/2;
						            t_local=t-(t_ini+T_ss/2);
 8005b34:	4639      	mov	r1, r7
 8005b36:	4658      	mov	r0, fp
 8005b38:	f004 ff68 	bl	800aa0c <__aeabi_fsub>
						            Mf_x=Mf_Lx/4+Cicloidal_4(DF_xKick,T_local,t_local);
 8005b3c:	4641      	mov	r1, r8
						    else
						    {
						    	if (t <(t_ini+T_ss/2+T_zFmax/2))
						    	{
						    		T_local=T_zFmax/2;
						            t_local=t-(t_ini+T_ss/2);
 8005b3e:	4602      	mov	r2, r0
						            Mf_x=Mf_Lx/4+Cicloidal_4(DF_xKick,T_local,t_local);
 8005b40:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005b42:	f7ff f877 	bl	8004c34 <Cicloidal_4>
 8005b46:	4607      	mov	r7, r0
 8005b48:	4620      	mov	r0, r4
 8005b4a:	e037      	b.n	8005bbc <Zancada+0x4e8>
						    	}
						        else
						        {
						        	if (t < (t_ini+T_ss/2+T_zFmax))
 8005b4c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005b4e:	4638      	mov	r0, r7
 8005b50:	f004 ff5e 	bl	800aa10 <__addsf3>
 8005b54:	4601      	mov	r1, r0
 8005b56:	4658      	mov	r0, fp
 8005b58:	f005 fa00 	bl	800af5c <__aeabi_fcmplt>
 8005b5c:	b1e0      	cbz	r0, 8005b98 <Zancada+0x4c4>
						        	{
						        		t_local=t-(t_ini+T_ss/2+T_zFmax/2);
						                T_local=T_zFmax/2;
						                Mf_x=Mf_Lx/4+DF_xKick-Cicloidal_1(DF_xKick,T_local,t_local);
 8005b5e:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005b62:	4620      	mov	r0, r4
 8005b64:	f005 f85c 	bl	800ac20 <__aeabi_fmul>
 8005b68:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8005b6a:	f004 ff51 	bl	800aa10 <__addsf3>
						    	}
						        else
						        {
						        	if (t < (t_ini+T_ss/2+T_zFmax))
						        	{
						        		t_local=t-(t_ini+T_ss/2+T_zFmax/2);
 8005b6e:	9902      	ldr	r1, [sp, #8]
						                T_local=T_zFmax/2;
						                Mf_x=Mf_Lx/4+DF_xKick-Cicloidal_1(DF_xKick,T_local,t_local);
 8005b70:	4607      	mov	r7, r0
						    	}
						        else
						        {
						        	if (t < (t_ini+T_ss/2+T_zFmax))
						        	{
						        		t_local=t-(t_ini+T_ss/2+T_zFmax/2);
 8005b72:	4658      	mov	r0, fp
 8005b74:	f004 ff4a 	bl	800aa0c <__aeabi_fsub>
						                T_local=T_zFmax/2;
						                Mf_x=Mf_Lx/4+DF_xKick-Cicloidal_1(DF_xKick,T_local,t_local);
 8005b78:	4641      	mov	r1, r8
						    	}
						        else
						        {
						        	if (t < (t_ini+T_ss/2+T_zFmax))
						        	{
						        		t_local=t-(t_ini+T_ss/2+T_zFmax/2);
 8005b7a:	4602      	mov	r2, r0
						                T_local=T_zFmax/2;
						                Mf_x=Mf_Lx/4+DF_xKick-Cicloidal_1(DF_xKick,T_local,t_local);
 8005b7c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005b7e:	f7fe ff99 	bl	8004ab4 <Cicloidal_1>
 8005b82:	4601      	mov	r1, r0
 8005b84:	4638      	mov	r0, r7
 8005b86:	f004 ff41 	bl	800aa0c <__aeabi_fsub>
 8005b8a:	4607      	mov	r7, r0
				{
					Mf_y=Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
				}
				else
				{
					if (((DF_y >= 0) && ((Tipo==4) || (Tipo==6)) ) || ( DF_y < 0 && Tipo==3))
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	4650      	mov	r0, sl
 8005b90:	f005 f9f8 	bl	800af84 <__aeabi_fcmpge>
 8005b94:	b9d0      	cbnz	r0, 8005bcc <Zancada+0x4f8>
 8005b96:	e01d      	b.n	8005bd4 <Zancada+0x500>
						                T_local=T_zFmax/2;
						                Mf_x=Mf_Lx/4+DF_xKick-Cicloidal_1(DF_xKick,T_local,t_local);
						        	}
						            else
						            {
						            	Mf_x=Mf_Lx/4;
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005b9e:	f005 f83f 	bl	800ac20 <__aeabi_fmul>
 8005ba2:	e7f2      	b.n	8005b8a <Zancada+0x4b6>
						         }
						     }
						}
						else
						{
							Mf_x=-Mf_Lx/4+Cicloidal_1(Mf_Lx/2,T_local,t_local);
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005baa:	f005 f839 	bl	800ac20 <__aeabi_fmul>
 8005bae:	4629      	mov	r1, r5
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	f7fe ff7f 	bl	8004ab4 <Cicloidal_1>
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
 8005bbc:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005bc0:	f005 f82e 	bl	800ac20 <__aeabi_fmul>
 8005bc4:	4639      	mov	r1, r7
 8005bc6:	f004 ff23 	bl	800aa10 <__addsf3>
 8005bca:	e7de      	b.n	8005b8a <Zancada+0x4b6>
				{
					Mf_y=Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
				}
				else
				{
					if (((DF_y >= 0) && ((Tipo==4) || (Tipo==6)) ) || ( DF_y < 0 && Tipo==3))
 8005bcc:	f029 0302 	bic.w	r3, r9, #2
 8005bd0:	2b04      	cmp	r3, #4
 8005bd2:	d007      	beq.n	8005be4 <Zancada+0x510>
 8005bd4:	4650      	mov	r0, sl
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	f005 f9c0 	bl	800af5c <__aeabi_fcmplt>
 8005bdc:	b170      	cbz	r0, 8005bfc <Zancada+0x528>
 8005bde:	f1b9 0f03 	cmp.w	r9, #3
 8005be2:	d10b      	bne.n	8005bfc <Zancada+0x528>
					{
						Mf_y=Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
 8005be4:	4650      	mov	r0, sl
 8005be6:	4629      	mov	r1, r5
 8005be8:	4632      	mov	r2, r6
 8005bea:	f7fe ff63 	bl	8004ab4 <Cicloidal_1>
 8005bee:	e014      	b.n	8005c1a <Zancada+0x546>
 8005bf0:	40766666 	rsbsmi	r6, r6, r6, ror #12
 8005bf4:	2000050c 	andcs	r0, r0, ip, lsl #10
 8005bf8:	80000001 	andhi	r0, r0, r1
					}
					else
					{
						Mf_y=-DF_y/2+Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	4632      	mov	r2, r6
 8005c00:	4650      	mov	r0, sl
 8005c02:	f7fe ff57 	bl	8004ab4 <Cicloidal_1>
 8005c06:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005c0a:	4680      	mov	r8, r0
 8005c0c:	f10a 4000 	add.w	r0, sl, #2147483648	; 0x80000000
 8005c10:	f005 f806 	bl	800ac20 <__aeabi_fmul>
 8005c14:	4641      	mov	r1, r8
 8005c16:	f004 fefb 	bl	800aa10 <__addsf3>
 8005c1a:	4680      	mov	r8, r0
 8005c1c:	499f      	ldr	r1, [pc, #636]	; (8005e9c <Zancada+0x7c8>)
 8005c1e:	9801      	ldr	r0, [sp, #4]
 8005c20:	f004 fffe 	bl	800ac20 <__aeabi_fmul>
 8005c24:	4601      	mov	r1, r0
 8005c26:	4640      	mov	r0, r8
 8005c28:	f004 fef2 	bl	800aa10 <__addsf3>
					}
				}
				if ((g_Index_Step+1)%2 == 1)
 8005c2c:	4b9c      	ldr	r3, [pc, #624]	; (8005ea0 <Zancada+0x7cc>)
					{
						Mf_y=Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
					}
					else
					{
						Mf_y=-DF_y/2+Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
 8005c2e:	4680      	mov	r8, r0
					}
				}
				if ((g_Index_Step+1)%2 == 1)
 8005c30:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8005c34:	4b9b      	ldr	r3, [pc, #620]	; (8005ea4 <Zancada+0x7d0>)
 8005c36:	3201      	adds	r2, #1
 8005c38:	4013      	ands	r3, r2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	da03      	bge.n	8005c46 <Zancada+0x572>
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	f063 0301 	orn	r3, r3, #1
 8005c44:	3301      	adds	r3, #1
 8005c46:	2b01      	cmp	r3, #1
				{
					Mf_x=Mf_x+Cicloidal_1(D_x_Turn_fFin,T_local,t_local);
 8005c48:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	4632      	mov	r2, r6
					else
					{
						Mf_y=-DF_y/2+Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
					}
				}
				if ((g_Index_Step+1)%2 == 1)
 8005c4e:	d116      	bne.n	8005c7e <Zancada+0x5aa>
				{
					Mf_x=Mf_x+Cicloidal_1(D_x_Turn_fFin,T_local,t_local);
 8005c50:	f7fe ff30 	bl	8004ab4 <Cicloidal_1>
 8005c54:	4601      	mov	r1, r0
 8005c56:	4638      	mov	r0, r7
 8005c58:	f004 feda 	bl	800aa10 <__addsf3>
					Mf_y=Mf_y+Cicloidal_1(D_y_Turn_fFin,T_local,t_local);
 8005c5c:	4632      	mov	r2, r6
						Mf_y=-DF_y/2+Cicloidal_1(DF_y,T_local,t_local)+E*L_2;
					}
				}
				if ((g_Index_Step+1)%2 == 1)
				{
					Mf_x=Mf_x+Cicloidal_1(D_x_Turn_fFin,T_local,t_local);
 8005c5e:	9009      	str	r0, [sp, #36]	; 0x24
					Mf_y=Mf_y+Cicloidal_1(D_y_Turn_fFin,T_local,t_local);
 8005c60:	4629      	mov	r1, r5
 8005c62:	981c      	ldr	r0, [sp, #112]	; 0x70
 8005c64:	f7fe ff26 	bl	8004ab4 <Cicloidal_1>
 8005c68:	4601      	mov	r1, r0
 8005c6a:	4640      	mov	r0, r8
 8005c6c:	f004 fed0 	bl	800aa10 <__addsf3>
					Mf_psi=Cicloidal_1(DF_psi,T_local,t_local);
 8005c70:	4629      	mov	r1, r5
					}
				}
				if ((g_Index_Step+1)%2 == 1)
				{
					Mf_x=Mf_x+Cicloidal_1(D_x_Turn_fFin,T_local,t_local);
					Mf_y=Mf_y+Cicloidal_1(D_y_Turn_fFin,T_local,t_local);
 8005c72:	9002      	str	r0, [sp, #8]
					Mf_psi=Cicloidal_1(DF_psi,T_local,t_local);
 8005c74:	4632      	mov	r2, r6
 8005c76:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005c78:	f7fe ff1c 	bl	8004ab4 <Cicloidal_1>
 8005c7c:	e018      	b.n	8005cb0 <Zancada+0x5dc>
				}
				else
				{
					Mf_x=Mf_x-Cicloidal_1(D_x_Turn_fIni,T_local,t_local);
 8005c7e:	f7fe ff19 	bl	8004ab4 <Cicloidal_1>
 8005c82:	4601      	mov	r1, r0
 8005c84:	4638      	mov	r0, r7
 8005c86:	f004 fec1 	bl	800aa0c <__aeabi_fsub>
					Mf_y=Mf_y-Cicloidal_1(D_y_Turn_fIni,T_local,t_local);
 8005c8a:	4632      	mov	r2, r6
					Mf_y=Mf_y+Cicloidal_1(D_y_Turn_fFin,T_local,t_local);
					Mf_psi=Cicloidal_1(DF_psi,T_local,t_local);
				}
				else
				{
					Mf_x=Mf_x-Cicloidal_1(D_x_Turn_fIni,T_local,t_local);
 8005c8c:	9009      	str	r0, [sp, #36]	; 0x24
					Mf_y=Mf_y-Cicloidal_1(D_y_Turn_fIni,T_local,t_local);
 8005c8e:	4629      	mov	r1, r5
 8005c90:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005c92:	f7fe ff0f 	bl	8004ab4 <Cicloidal_1>
 8005c96:	4601      	mov	r1, r0
 8005c98:	4640      	mov	r0, r8
 8005c9a:	f004 feb7 	bl	800aa0c <__aeabi_fsub>
					Mf_psi=-DF_psi+Cicloidal_1(DF_psi,T_local,t_local);
 8005c9e:	4629      	mov	r1, r5
					Mf_psi=Cicloidal_1(DF_psi,T_local,t_local);
				}
				else
				{
					Mf_x=Mf_x-Cicloidal_1(D_x_Turn_fIni,T_local,t_local);
					Mf_y=Mf_y-Cicloidal_1(D_y_Turn_fIni,T_local,t_local);
 8005ca0:	9002      	str	r0, [sp, #8]
					Mf_psi=-DF_psi+Cicloidal_1(DF_psi,T_local,t_local);
 8005ca2:	4632      	mov	r2, r6
 8005ca4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ca6:	f7fe ff05 	bl	8004ab4 <Cicloidal_1>
 8005caa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005cac:	f004 feae 	bl	800aa0c <__aeabi_fsub>
				}
				if ((Tipo==5 || Tipo==6) && g_Kick==1)
 8005cb0:	9b06      	ldr	r3, [sp, #24]
				}
				else
				{
					Mf_x=Mf_x-Cicloidal_1(D_x_Turn_fIni,T_local,t_local);
					Mf_y=Mf_y-Cicloidal_1(D_y_Turn_fIni,T_local,t_local);
					Mf_psi=-DF_psi+Cicloidal_1(DF_psi,T_local,t_local);
 8005cb2:	900a      	str	r0, [sp, #40]	; 0x28
				}
				if ((Tipo==5 || Tipo==6) && g_Kick==1)
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d834      	bhi.n	8005d22 <Zancada+0x64e>
 8005cb8:	4b79      	ldr	r3, [pc, #484]	; (8005ea0 <Zancada+0x7cc>)
 8005cba:	f8d3 71e4 	ldr.w	r7, [r3, #484]	; 0x1e4
 8005cbe:	2f01      	cmp	r7, #1
 8005cc0:	d12f      	bne.n	8005d22 <Zancada+0x64e>
				{
					if (t < (t_ini+T_ss/2))
 8005cc2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005cc6:	9815      	ldr	r0, [sp, #84]	; 0x54
 8005cc8:	f004 ffaa 	bl	800ac20 <__aeabi_fmul>
 8005ccc:	4605      	mov	r5, r0
 8005cce:	4629      	mov	r1, r5
 8005cd0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005cd2:	f004 fe9d 	bl	800aa10 <__addsf3>
 8005cd6:	4680      	mov	r8, r0
 8005cd8:	4641      	mov	r1, r8
 8005cda:	4658      	mov	r0, fp
 8005cdc:	f005 f93e 	bl	800af5c <__aeabi_fcmplt>
 8005ce0:	b128      	cbz	r0, 8005cee <Zancada+0x61a>
					{
						T_local=T_ss/2;
				        Mf_z=Cicloidal_1(DF_z,T_local,t_local);
 8005ce2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	4632      	mov	r2, r6
 8005ce8:	f7fe fee4 	bl	8004ab4 <Cicloidal_1>
 8005cec:	e017      	b.n	8005d1e <Zancada+0x64a>
					}
				    else
				    {
				    	if (t <(t_ini+T_ss/2+T_zFmax))
 8005cee:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005cf0:	4640      	mov	r0, r8
 8005cf2:	f004 fe8d 	bl	800aa10 <__addsf3>
 8005cf6:	4606      	mov	r6, r0
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4658      	mov	r0, fp
 8005cfc:	f005 f92e 	bl	800af5c <__aeabi_fcmplt>
 8005d00:	2800      	cmp	r0, #0
 8005d02:	d17b      	bne.n	8005dfc <Zancada+0x728>
				                    Mf_z=DF_z;
				    	}
				        else
				        {
				        	T_local=T_ss/2;
				            t_local=t-(t_ini+T_ss/2+T_zFmax);
 8005d04:	4631      	mov	r1, r6
 8005d06:	4658      	mov	r0, fp
 8005d08:	f004 fe80 	bl	800aa0c <__aeabi_fsub>
				            Mf_z=DF_z-Cicloidal_1(DF_z,T_local,t_local);
 8005d0c:	4629      	mov	r1, r5
				                    Mf_z=DF_z;
				    	}
				        else
				        {
				        	T_local=T_ss/2;
				            t_local=t-(t_ini+T_ss/2+T_zFmax);
 8005d0e:	4602      	mov	r2, r0
				            Mf_z=DF_z-Cicloidal_1(DF_z,T_local,t_local);
 8005d10:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005d12:	f7fe fecf 	bl	8004ab4 <Cicloidal_1>
 8005d16:	4601      	mov	r1, r0
 8005d18:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005d1a:	f004 fe77 	bl	800aa0c <__aeabi_fsub>
 8005d1e:	9006      	str	r0, [sp, #24]
 8005d20:	e06e      	b.n	8005e00 <Zancada+0x72c>
				        }
				    }
				}
				else
				{
					Mf_z=Cicloidal_2(DF_z,T_local,t_local);
 8005d22:	4629      	mov	r1, r5
 8005d24:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005d26:	4632      	mov	r2, r6
 8005d28:	f7fe ff00 	bl	8004b2c <Cicloidal_2>
			{
				T_ss1=T_ss;
			}
			if (t < (t_ini+T_ss1))
			{
				Ff_SS=1;
 8005d2c:	2501      	movs	r5, #1
				        }
				    }
				}
				else
				{
					Mf_z=Cicloidal_2(DF_z,T_local,t_local);
 8005d2e:	9006      	str	r0, [sp, #24]
			{
				T_ss1=T_ss;
			}
			if (t < (t_ini+T_ss1))
			{
				Ff_SS=1;
 8005d30:	950b      	str	r5, [sp, #44]	; 0x2c
 8005d32:	e066      	b.n	8005e02 <Zancada+0x72e>
				}
			}
			else
			{
				Ff_SS=0;
				if (Tipo==1 || Tipo==2)
 8005d34:	9d03      	ldr	r5, [sp, #12]
 8005d36:	2d01      	cmp	r5, #1
 8005d38:	f240 82ff 	bls.w	800633a <Zancada+0xc66>
				{
					Mf_x=Mf_Lx;
				}
				else
				{
					if (Tipo==3 || Tipo==4)
 8005d3c:	f1a9 0303 	sub.w	r3, r9, #3
 8005d40:	2b01      	cmp	r3, #1
					{
						Mf_x=3*Mf_Lx/4;
 8005d42:	4620      	mov	r0, r4
				{
					Mf_x=Mf_Lx;
				}
				else
				{
					if (Tipo==3 || Tipo==4)
 8005d44:	d802      	bhi.n	8005d4c <Zancada+0x678>
					{
						Mf_x=3*Mf_Lx/4;
 8005d46:	4958      	ldr	r1, [pc, #352]	; (8005ea8 <Zancada+0x7d4>)
 8005d48:	f004 ff6a 	bl	800ac20 <__aeabi_fmul>
					}
					else
					{
						Mf_x=Mf_Lx/4;
 8005d4c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005d50:	f004 ff66 	bl	800ac20 <__aeabi_fmul>
				{
					Mf_y=DF_y+E*L_2;
				}
				else
				{
					if (((DF_y >= 0) && ((Tipo==4) ||(Tipo==6)) ) || ( DF_y < 0 && Tipo==3))
 8005d54:	2100      	movs	r1, #0
					{
						Mf_x=3*Mf_Lx/4;
					}
					else
					{
						Mf_x=Mf_Lx/4;
 8005d56:	4605      	mov	r5, r0
				{
					Mf_y=DF_y+E*L_2;
				}
				else
				{
					if (((DF_y >= 0) && ((Tipo==4) ||(Tipo==6)) ) || ( DF_y < 0 && Tipo==3))
 8005d58:	4650      	mov	r0, sl
 8005d5a:	f005 f913 	bl	800af84 <__aeabi_fcmpge>
 8005d5e:	b118      	cbz	r0, 8005d68 <Zancada+0x694>
 8005d60:	f029 0302 	bic.w	r3, r9, #2
 8005d64:	2b04      	cmp	r3, #4
 8005d66:	d007      	beq.n	8005d78 <Zancada+0x6a4>
 8005d68:	4650      	mov	r0, sl
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	f005 f8f6 	bl	800af5c <__aeabi_fcmplt>
 8005d70:	b148      	cbz	r0, 8005d86 <Zancada+0x6b2>
 8005d72:	f1b9 0f03 	cmp.w	r9, #3
 8005d76:	d106      	bne.n	8005d86 <Zancada+0x6b2>
					{
						Mf_y=DF_y+E*L_2;
 8005d78:	4948      	ldr	r1, [pc, #288]	; (8005e9c <Zancada+0x7c8>)
 8005d7a:	9801      	ldr	r0, [sp, #4]
 8005d7c:	f004 ff50 	bl	800ac20 <__aeabi_fmul>
 8005d80:	4601      	mov	r1, r0
 8005d82:	4650      	mov	r0, sl
 8005d84:	e00b      	b.n	8005d9e <Zancada+0x6ca>
					}
					else
					{
						Mf_y=DF_y/2+E*L_2;
 8005d86:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005d8a:	4650      	mov	r0, sl
 8005d8c:	f004 ff48 	bl	800ac20 <__aeabi_fmul>
 8005d90:	4942      	ldr	r1, [pc, #264]	; (8005e9c <Zancada+0x7c8>)
 8005d92:	4606      	mov	r6, r0
 8005d94:	9801      	ldr	r0, [sp, #4]
 8005d96:	f004 ff43 	bl	800ac20 <__aeabi_fmul>
 8005d9a:	4601      	mov	r1, r0
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	f004 fe37 	bl	800aa10 <__addsf3>
 8005da2:	4606      	mov	r6, r0
					}
				}
				if (((g_Index_Step+1)%2) == 1)
 8005da4:	4b3e      	ldr	r3, [pc, #248]	; (8005ea0 <Zancada+0x7cc>)
 8005da6:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8005daa:	4b3e      	ldr	r3, [pc, #248]	; (8005ea4 <Zancada+0x7d0>)
 8005dac:	3201      	adds	r2, #1
 8005dae:	4013      	ands	r3, r2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	da03      	bge.n	8005dbc <Zancada+0x6e8>
 8005db4:	3b01      	subs	r3, #1
 8005db6:	f063 0301 	orn	r3, r3, #1
 8005dba:	3301      	adds	r3, #1
 8005dbc:	2b01      	cmp	r3, #1
				{
					Mf_x=Mf_x+D_x_Turn_fFin;
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	990f      	ldr	r1, [sp, #60]	; 0x3c
					else
					{
						Mf_y=DF_y/2+E*L_2;
					}
				}
				if (((g_Index_Step+1)%2) == 1)
 8005dc2:	d10d      	bne.n	8005de0 <Zancada+0x70c>
				{
					Mf_x=Mf_x+D_x_Turn_fFin;
 8005dc4:	f004 fe24 	bl	800aa10 <__addsf3>
					Mf_y=Mf_y+D_y_Turn_fFin;
 8005dc8:	991c      	ldr	r1, [sp, #112]	; 0x70
						Mf_y=DF_y/2+E*L_2;
					}
				}
				if (((g_Index_Step+1)%2) == 1)
				{
					Mf_x=Mf_x+D_x_Turn_fFin;
 8005dca:	9009      	str	r0, [sp, #36]	; 0x24
					Mf_y=Mf_y+D_y_Turn_fFin;
 8005dcc:	4630      	mov	r0, r6
 8005dce:	f004 fe1f 	bl	800aa10 <__addsf3>
					Mf_psi=DF_psi;
 8005dd2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
					}
				}
				if (((g_Index_Step+1)%2) == 1)
				{
					Mf_x=Mf_x+D_x_Turn_fFin;
					Mf_y=Mf_y+D_y_Turn_fFin;
 8005dd4:	9002      	str	r0, [sp, #8]
					Mf_psi=DF_psi;
 8005dd6:	950a      	str	r5, [sp, #40]	; 0x28
					Mf_z=Cicloidal_2(DF_z,T_local,t_local);
				}
			}
			else
			{
				Ff_SS=0;
 8005dd8:	2500      	movs	r5, #0
 8005dda:	950b      	str	r5, [sp, #44]	; 0x2c
				{
					Mf_x=Mf_x-D_x_Turn_fIni;
					Mf_y=Mf_y-D_y_Turn_fIni;
					Mf_psi=0;
				}
				Mf_z=0.0;
 8005ddc:	2500      	movs	r5, #0
 8005dde:	e00b      	b.n	8005df8 <Zancada+0x724>
					Mf_y=Mf_y+D_y_Turn_fFin;
					Mf_psi=DF_psi;
				}
				else
				{
					Mf_x=Mf_x-D_x_Turn_fIni;
 8005de0:	f004 fe14 	bl	800aa0c <__aeabi_fsub>
					Mf_y=Mf_y-D_y_Turn_fIni;
 8005de4:	9919      	ldr	r1, [sp, #100]	; 0x64
					Mf_y=Mf_y+D_y_Turn_fFin;
					Mf_psi=DF_psi;
				}
				else
				{
					Mf_x=Mf_x-D_x_Turn_fIni;
 8005de6:	9009      	str	r0, [sp, #36]	; 0x24
					Mf_y=Mf_y-D_y_Turn_fIni;
 8005de8:	4630      	mov	r0, r6
 8005dea:	f004 fe0f 	bl	800aa0c <__aeabi_fsub>
					Mf_z=Cicloidal_2(DF_z,T_local,t_local);
				}
			}
			else
			{
				Ff_SS=0;
 8005dee:	2500      	movs	r5, #0
					Mf_psi=DF_psi;
				}
				else
				{
					Mf_x=Mf_x-D_x_Turn_fIni;
					Mf_y=Mf_y-D_y_Turn_fIni;
 8005df0:	9002      	str	r0, [sp, #8]
					Mf_z=Cicloidal_2(DF_z,T_local,t_local);
				}
			}
			else
			{
				Ff_SS=0;
 8005df2:	950b      	str	r5, [sp, #44]	; 0x2c
				Mf_y=Mf_y-DF_y/2;
			}
			Mf_z=0;
			if (((g_Index_Step+1)%2) == 1)
			{
				Mf_psi=0;
 8005df4:	2500      	movs	r5, #0
 8005df6:	950a      	str	r5, [sp, #40]	; 0x28
			}
			if ((DF_y < 0) && ((Tipo==4) || (Tipo==6)))
			{
				Mf_y=Mf_y-DF_y/2;
			}
			Mf_z=0;
 8005df8:	9506      	str	r5, [sp, #24]
 8005dfa:	e002      	b.n	8005e02 <Zancada+0x72e>
					}
				    else
				    {
				    	if (t <(t_ini+T_ss/2+T_zFmax))
				    	{
				                    Mf_z=DF_z;
 8005dfc:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8005dfe:	9506      	str	r5, [sp, #24]
			{
				T_ss1=T_ss;
			}
			if (t < (t_ini+T_ss1))
			{
				Ff_SS=1;
 8005e00:	970b      	str	r7, [sp, #44]	; 0x2c
					Mf_psi=0;
				}
				Mf_z=0.0;
			}
		}
		if (((g_Index_Step+1)%2) == 1)
 8005e02:	4b27      	ldr	r3, [pc, #156]	; (8005ea0 <Zancada+0x7cc>)
 8005e04:	4d27      	ldr	r5, [pc, #156]	; (8005ea4 <Zancada+0x7d0>)
 8005e06:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	401d      	ands	r5, r3
 8005e0e:	2d00      	cmp	r5, #0
 8005e10:	da03      	bge.n	8005e1a <Zancada+0x746>
 8005e12:	3d01      	subs	r5, #1
 8005e14:	f065 0501 	orn	r5, r5, #1
 8005e18:	3501      	adds	r5, #1
 8005e1a:	2d01      	cmp	r5, #1
 8005e1c:	d009      	beq.n	8005e32 <Zancada+0x75e>
		{

		}
		else
		{
			Mf_x=Mf_x+D_x_Turn_fIni;
 8005e1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005e22:	f004 fdf5 	bl	800aa10 <__addsf3>
			Mf_y=Mf_y+D_y_Turn_fIni;
 8005e26:	9919      	ldr	r1, [sp, #100]	; 0x64
		{

		}
		else
		{
			Mf_x=Mf_x+D_x_Turn_fIni;
 8005e28:	9009      	str	r0, [sp, #36]	; 0x24
			Mf_y=Mf_y+D_y_Turn_fIni;
 8005e2a:	9802      	ldr	r0, [sp, #8]
 8005e2c:	f004 fdf0 	bl	800aa10 <__addsf3>
 8005e30:	9002      	str	r0, [sp, #8]
		}
		//_________________________________________________________________
		//Desplazamiento de la pelvis
		//_________________________________________________________________
		float P_Lx=Mf_Lx/2;
		if ((Tipo==1) || (Tipo == 2))
 8005e32:	9903      	ldr	r1, [sp, #12]
 8005e34:	2901      	cmp	r1, #1
 8005e36:	d80c      	bhi.n	8005e52 <Zancada+0x77e>
			Mf_y=Mf_y+D_y_Turn_fIni;
		}
		//_________________________________________________________________
		//Desplazamiento de la pelvis
		//_________________________________________________________________
		float P_Lx=Mf_Lx/2;
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005e3e:	f004 feef 	bl	800ac20 <__aeabi_fmul>
		if ((Tipo==1) || (Tipo == 2))
		{
			P_x=Cicloidal_3(P_Lx+D_x_TurnP,T,t);
 8005e42:	9920      	ldr	r1, [sp, #128]	; 0x80
 8005e44:	f004 fde4 	bl	800aa10 <__addsf3>
 8005e48:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e4a:	465a      	mov	r2, fp
 8005e4c:	f7fe feb6 	bl	8004bbc <Cicloidal_3>
 8005e50:	e01a      	b.n	8005e88 <Zancada+0x7b4>
		}
		else
		{
			if (Tipo==3 || Tipo == 4)
 8005e52:	f1a9 0303 	sub.w	r3, r9, #3
 8005e56:	2b01      	cmp	r3, #1
			{
				P_x=DF_x/2*(t/T);
 8005e58:	9808      	ldr	r0, [sp, #32]
		{
			P_x=Cicloidal_3(P_Lx+D_x_TurnP,T,t);
		}
		else
		{
			if (Tipo==3 || Tipo == 4)
 8005e5a:	d80d      	bhi.n	8005e78 <Zancada+0x7a4>
			{
				P_x=DF_x/2*(t/T);
 8005e5c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005e60:	f004 fede 	bl	800ac20 <__aeabi_fmul>
 8005e64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e66:	4604      	mov	r4, r0
 8005e68:	4658      	mov	r0, fp
 8005e6a:	f004 ff8d 	bl	800ad88 <__aeabi_fdiv>
 8005e6e:	4601      	mov	r1, r0
 8005e70:	4620      	mov	r0, r4
 8005e72:	f004 fed5 	bl	800ac20 <__aeabi_fmul>
 8005e76:	e007      	b.n	8005e88 <Zancada+0x7b4>
			}
			else
			{
				P_x=Cicloidal_4(DF_x/4,T,t);
 8005e78:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8005e7c:	f004 fed0 	bl	800ac20 <__aeabi_fmul>
 8005e80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e82:	465a      	mov	r2, fp
 8005e84:	f7fe fed6 	bl	8004c34 <Cicloidal_4>
			}
		}
		if (((g_Index_Step+1)%2) == 1)
 8005e88:	2d01      	cmp	r5, #1
			{
				P_x=DF_x/2*(t/T);
			}
			else
			{
				P_x=Cicloidal_4(DF_x/4,T,t);
 8005e8a:	901e      	str	r0, [sp, #120]	; 0x78
			}
		}
		if (((g_Index_Step+1)%2) == 1)
 8005e8c:	d10e      	bne.n	8005eac <Zancada+0x7d8>
		{
			P_psi=Cicloidal_3(DF_psi,T,t);
 8005e8e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005e90:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005e92:	465a      	mov	r2, fp
 8005e94:	f7fe fe92 	bl	8004bbc <Cicloidal_3>
 8005e98:	901f      	str	r0, [sp, #124]	; 0x7c
 8005e9a:	e009      	b.n	8005eb0 <Zancada+0x7dc>
 8005e9c:	40766666 	rsbsmi	r6, r6, r6, ror #12
 8005ea0:	2000050c 	andcs	r0, r0, ip, lsl #10
 8005ea4:	80000001 	andhi	r0, r0, r1
 8005ea8:	40400000 	submi	r0, r0, r0
		}
		else
		{
			P_psi=0.0;
 8005eac:	2400      	movs	r4, #0
 8005eae:	941f      	str	r4, [sp, #124]	; 0x7c
		}
		float P_Ly=DF_y/2;
 8005eb0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005eb4:	4650      	mov	r0, sl
 8005eb6:	f004 feb3 	bl	800ac20 <__aeabi_fmul>
		if (((DF_y <=0) && (Tipo==3 || Tipo==5)) || ( (DF_y >=0) && (Tipo==4 || Tipo==6) ))
 8005eba:	2100      	movs	r1, #0
		}
		else
		{
			P_psi=0.0;
		}
		float P_Ly=DF_y/2;
 8005ebc:	4606      	mov	r6, r0
		if (((DF_y <=0) && (Tipo==3 || Tipo==5)) || ( (DF_y >=0) && (Tipo==4 || Tipo==6) ))
 8005ebe:	4650      	mov	r0, sl
 8005ec0:	f005 f856 	bl	800af70 <__aeabi_fcmple>
 8005ec4:	b128      	cbz	r0, 8005ed2 <Zancada+0x7fe>
 8005ec6:	f1b9 0f03 	cmp.w	r9, #3
 8005eca:	d00b      	beq.n	8005ee4 <Zancada+0x810>
 8005ecc:	f1b9 0f05 	cmp.w	r9, #5
 8005ed0:	d008      	beq.n	8005ee4 <Zancada+0x810>
 8005ed2:	4650      	mov	r0, sl
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	f005 f855 	bl	800af84 <__aeabi_fcmpge>
 8005eda:	b130      	cbz	r0, 8005eea <Zancada+0x816>
 8005edc:	f029 0302 	bic.w	r3, r9, #2
 8005ee0:	2b04      	cmp	r3, #4
 8005ee2:	d107      	bne.n	8005ef4 <Zancada+0x820>
		{
			P_Ly1=-E*DP_y;
 8005ee4:	9804      	ldr	r0, [sp, #16]
 8005ee6:	9907      	ldr	r1, [sp, #28]
 8005ee8:	e015      	b.n	8005f16 <Zancada+0x842>
		}
		else
		{
			if ( (DF_y >=0) && (Tipo==3 || Tipo==5))
 8005eea:	4650      	mov	r0, sl
 8005eec:	2100      	movs	r1, #0
 8005eee:	f005 f849 	bl	800af84 <__aeabi_fcmpge>
 8005ef2:	b150      	cbz	r0, 8005f0a <Zancada+0x836>
 8005ef4:	f1b9 0f03 	cmp.w	r9, #3
 8005ef8:	d002      	beq.n	8005f00 <Zancada+0x82c>
 8005efa:	f1b9 0f05 	cmp.w	r9, #5
 8005efe:	d104      	bne.n	8005f0a <Zancada+0x836>
			{
				P_Ly1=-E*(DP_y+P_Ly);
 8005f00:	9807      	ldr	r0, [sp, #28]
 8005f02:	4631      	mov	r1, r6
 8005f04:	f004 fd84 	bl	800aa10 <__addsf3>
 8005f08:	e003      	b.n	8005f12 <Zancada+0x83e>
			}
			else
			{
				P_Ly1=-E*(DP_y-P_Ly);
 8005f0a:	9807      	ldr	r0, [sp, #28]
 8005f0c:	4631      	mov	r1, r6
 8005f0e:	f004 fd7d 	bl	800aa0c <__aeabi_fsub>
 8005f12:	4601      	mov	r1, r0
 8005f14:	9804      	ldr	r0, [sp, #16]
 8005f16:	f004 fe83 	bl	800ac20 <__aeabi_fmul>
			}
		}
		if (t < T1)
 8005f1a:	9905      	ldr	r1, [sp, #20]
			{
				P_Ly1=-E*(DP_y+P_Ly);
			}
			else
			{
				P_Ly1=-E*(DP_y-P_Ly);
 8005f1c:	4680      	mov	r8, r0
			}
		}
		if (t < T1)
 8005f1e:	4658      	mov	r0, fp
 8005f20:	f005 f81c 	bl	800af5c <__aeabi_fcmplt>
 8005f24:	b1d0      	cbz	r0, 8005f5c <Zancada+0x888>
		{
			if (Tipo==1 || Tipo == 2)
 8005f26:	9d03      	ldr	r5, [sp, #12]
 8005f28:	2d01      	cmp	r5, #1
 8005f2a:	d809      	bhi.n	8005f40 <Zancada+0x86c>
			{
				P_y=-E*Cicloidal_1(DP_y,T1,t);
 8005f2c:	9905      	ldr	r1, [sp, #20]
 8005f2e:	9807      	ldr	r0, [sp, #28]
 8005f30:	465a      	mov	r2, fp
 8005f32:	f7fe fdbf 	bl	8004ab4 <Cicloidal_1>
 8005f36:	4601      	mov	r1, r0
 8005f38:	9804      	ldr	r0, [sp, #16]
 8005f3a:	f004 fe71 	bl	800ac20 <__aeabi_fmul>
 8005f3e:	e004      	b.n	8005f4a <Zancada+0x876>
			}
			else
			{
				P_y=Cicloidal_4(P_Ly1,T1,t);
 8005f40:	4640      	mov	r0, r8
 8005f42:	9905      	ldr	r1, [sp, #20]
 8005f44:	465a      	mov	r2, fp
 8005f46:	f7fe fe75 	bl	8004c34 <Cicloidal_4>
			}
			P_phi=E*Cicloidal_1(DP_phi,T1,t);
 8005f4a:	9905      	ldr	r1, [sp, #20]
			{
				P_y=-E*Cicloidal_1(DP_y,T1,t);
			}
			else
			{
				P_y=Cicloidal_4(P_Ly1,T1,t);
 8005f4c:	4680      	mov	r8, r0
			}
			P_phi=E*Cicloidal_1(DP_phi,T1,t);
 8005f4e:	465a      	mov	r2, fp
 8005f50:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005f52:	f7fe fdaf 	bl	8004ab4 <Cicloidal_1>
 8005f56:	4601      	mov	r1, r0
 8005f58:	9801      	ldr	r0, [sp, #4]
 8005f5a:	e013      	b.n	8005f84 <Zancada+0x8b0>
		}
		else
		{
			if (t < T1+T_ds)
 8005f5c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8005f5e:	9805      	ldr	r0, [sp, #20]
 8005f60:	f004 fd56 	bl	800aa10 <__addsf3>
 8005f64:	4604      	mov	r4, r0
 8005f66:	4621      	mov	r1, r4
 8005f68:	4658      	mov	r0, fp
 8005f6a:	f004 fff7 	bl	800af5c <__aeabi_fcmplt>
 8005f6e:	b168      	cbz	r0, 8005f8c <Zancada+0x8b8>
			{
				if (Tipo==1 || Tipo == 2)
 8005f70:	9c03      	ldr	r4, [sp, #12]
 8005f72:	2c01      	cmp	r4, #1
 8005f74:	d804      	bhi.n	8005f80 <Zancada+0x8ac>
				{
					P_y=-E*DP_y;
 8005f76:	9804      	ldr	r0, [sp, #16]
 8005f78:	9907      	ldr	r1, [sp, #28]
 8005f7a:	f004 fe51 	bl	800ac20 <__aeabi_fmul>
 8005f7e:	4680      	mov	r8, r0
				}
				else
				{
					P_y=P_Ly1;
				}
				P_phi=E*DP_phi;
 8005f80:	9801      	ldr	r0, [sp, #4]
 8005f82:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005f84:	f004 fe4c 	bl	800ac20 <__aeabi_fmul>
 8005f88:	9004      	str	r0, [sp, #16]
 8005f8a:	e091      	b.n	80060b0 <Zancada+0x9dc>
			}
			else
			{
				T_local=T1;
				t_local=t-(T1+T_ds);
 8005f8c:	4621      	mov	r1, r4
 8005f8e:	4658      	mov	r0, fp
 8005f90:	f004 fd3c 	bl	800aa0c <__aeabi_fsub>
				if (Tipo==1 || Tipo == 2)
 8005f94:	9903      	ldr	r1, [sp, #12]
				P_phi=E*DP_phi;
			}
			else
			{
				T_local=T1;
				t_local=t-(T1+T_ds);
 8005f96:	4604      	mov	r4, r0
				if (Tipo==1 || Tipo == 2)
 8005f98:	2901      	cmp	r1, #1
 8005f9a:	d823      	bhi.n	8005fe4 <Zancada+0x910>
				{
					P_Ly2=P_Ly+E*DP_y;
					P_y=-E*DP_y+Cicloidal_3(P_Ly2,T_local,t_local);
 8005f9c:	9907      	ldr	r1, [sp, #28]
 8005f9e:	9804      	ldr	r0, [sp, #16]
 8005fa0:	f004 fe3e 	bl	800ac20 <__aeabi_fmul>
			{
				T_local=T1;
				t_local=t-(T1+T_ds);
				if (Tipo==1 || Tipo == 2)
				{
					P_Ly2=P_Ly+E*DP_y;
 8005fa4:	9907      	ldr	r1, [sp, #28]
					P_y=-E*DP_y+Cicloidal_3(P_Ly2,T_local,t_local);
 8005fa6:	4607      	mov	r7, r0
			{
				T_local=T1;
				t_local=t-(T1+T_ds);
				if (Tipo==1 || Tipo == 2)
				{
					P_Ly2=P_Ly+E*DP_y;
 8005fa8:	9801      	ldr	r0, [sp, #4]
 8005faa:	f004 fe39 	bl	800ac20 <__aeabi_fmul>
 8005fae:	4601      	mov	r1, r0
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f004 fd2d 	bl	800aa10 <__addsf3>
					P_y=-E*DP_y+Cicloidal_3(P_Ly2,T_local,t_local);
 8005fb6:	4622      	mov	r2, r4
 8005fb8:	9905      	ldr	r1, [sp, #20]
 8005fba:	f7fe fdff 	bl	8004bbc <Cicloidal_3>
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	4638      	mov	r0, r7
 8005fc2:	f004 fd25 	bl	800aa10 <__addsf3>
						}
					}
				}
				if (Tipo==1 || Tipo == 2)
				{
					P_phi=E*(DP_phi-Cicloidal_1(DP_phi,T_local,t_local));
 8005fc6:	9905      	ldr	r1, [sp, #20]
 8005fc8:	4622      	mov	r2, r4
				T_local=T1;
				t_local=t-(T1+T_ds);
				if (Tipo==1 || Tipo == 2)
				{
					P_Ly2=P_Ly+E*DP_y;
					P_y=-E*DP_y+Cicloidal_3(P_Ly2,T_local,t_local);
 8005fca:	4680      	mov	r8, r0
						}
					}
				}
				if (Tipo==1 || Tipo == 2)
				{
					P_phi=E*(DP_phi-Cicloidal_1(DP_phi,T_local,t_local));
 8005fcc:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005fce:	f7fe fd71 	bl	8004ab4 <Cicloidal_1>
 8005fd2:	4601      	mov	r1, r0
 8005fd4:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005fd6:	f004 fd19 	bl	800aa0c <__aeabi_fsub>
 8005fda:	4601      	mov	r1, r0
 8005fdc:	9801      	ldr	r0, [sp, #4]
 8005fde:	f004 fe1f 	bl	800ac20 <__aeabi_fmul>
 8005fe2:	e057      	b.n	8006094 <Zancada+0x9c0>
					P_Ly2=P_Ly+E*DP_y;
					P_y=-E*DP_y+Cicloidal_3(P_Ly2,T_local,t_local);
				}
				else
				{
					if ( ((DF_y <= 0) && (Tipo==3 || Tipo==5)) || ((DF_y > 0) && (Tipo==4 || Tipo==6)) )
 8005fe4:	4650      	mov	r0, sl
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	f004 ffc2 	bl	800af70 <__aeabi_fcmple>
 8005fec:	b128      	cbz	r0, 8005ffa <Zancada+0x926>
 8005fee:	f1b9 0f03 	cmp.w	r9, #3
 8005ff2:	d00b      	beq.n	800600c <Zancada+0x938>
 8005ff4:	f1b9 0f05 	cmp.w	r9, #5
 8005ff8:	d008      	beq.n	800600c <Zancada+0x938>
 8005ffa:	4650      	mov	r0, sl
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	f004 ffcb 	bl	800af98 <__aeabi_fcmpgt>
 8006002:	b190      	cbz	r0, 800602a <Zancada+0x956>
 8006004:	f029 0302 	bic.w	r3, r9, #2
 8006008:	2b04      	cmp	r3, #4
 800600a:	d113      	bne.n	8006034 <Zancada+0x960>
					{
						P_Ly2=-E*DP_y-P_Ly;
 800600c:	9907      	ldr	r1, [sp, #28]
 800600e:	9804      	ldr	r0, [sp, #16]
 8006010:	f004 fe06 	bl	800ac20 <__aeabi_fmul>
 8006014:	4631      	mov	r1, r6
 8006016:	4607      	mov	r7, r0
 8006018:	f004 fcf8 	bl	800aa0c <__aeabi_fsub>
						P_y=-E*DP_y-Cicloidal_3(P_Ly2,T_local,t_local);
 800601c:	9905      	ldr	r1, [sp, #20]
 800601e:	4622      	mov	r2, r4
 8006020:	f7fe fdcc 	bl	8004bbc <Cicloidal_3>
 8006024:	4601      	mov	r1, r0
 8006026:	4638      	mov	r0, r7
 8006028:	e01f      	b.n	800606a <Zancada+0x996>
					}
					else
					{
						if ((DF_y >= 0 && (Tipo==3 || Tipo==5)))
 800602a:	4650      	mov	r0, sl
 800602c:	2100      	movs	r1, #0
 800602e:	f004 ffa9 	bl	800af84 <__aeabi_fcmpge>
 8006032:	b178      	cbz	r0, 8006054 <Zancada+0x980>
 8006034:	f1b9 0f03 	cmp.w	r9, #3
 8006038:	d002      	beq.n	8006040 <Zancada+0x96c>
 800603a:	f1b9 0f05 	cmp.w	r9, #5
 800603e:	d109      	bne.n	8006054 <Zancada+0x980>
						{
							P_y=P_Ly+Cicloidal_5(DP_y,T_local,t_local);
 8006040:	9905      	ldr	r1, [sp, #20]
 8006042:	9807      	ldr	r0, [sp, #28]
 8006044:	4622      	mov	r2, r4
 8006046:	f7fe fe31 	bl	8004cac <Cicloidal_5>
 800604a:	4601      	mov	r1, r0
 800604c:	4630      	mov	r0, r6
 800604e:	f004 fcdf 	bl	800aa10 <__addsf3>
 8006052:	e00c      	b.n	800606e <Zancada+0x99a>
						}
						else
						{
							P_Ly2=-(DP_y-P_Ly);
 8006054:	4631      	mov	r1, r6
 8006056:	9807      	ldr	r0, [sp, #28]
 8006058:	f004 fcd8 	bl	800aa0c <__aeabi_fsub>
							P_y=P_Ly2+Cicloidal_3(DP_y,T_local,t_local);
 800605c:	9905      	ldr	r1, [sp, #20]
						{
							P_y=P_Ly+Cicloidal_5(DP_y,T_local,t_local);
						}
						else
						{
							P_Ly2=-(DP_y-P_Ly);
 800605e:	4606      	mov	r6, r0
							P_y=P_Ly2+Cicloidal_3(DP_y,T_local,t_local);
 8006060:	4622      	mov	r2, r4
 8006062:	9807      	ldr	r0, [sp, #28]
 8006064:	f7fe fdaa 	bl	8004bbc <Cicloidal_3>
 8006068:	4631      	mov	r1, r6
 800606a:	f004 fccf 	bl	800aa0c <__aeabi_fsub>
				{
					P_phi=E*(DP_phi-Cicloidal_1(DP_phi,T_local,t_local));
				}
				else
				{
					P_phi=E*DP_phi-E*Cicloidal_1(DP_phi,T_local,t_local);
 800606e:	9911      	ldr	r1, [sp, #68]	; 0x44
							P_y=P_Ly+Cicloidal_5(DP_y,T_local,t_local);
						}
						else
						{
							P_Ly2=-(DP_y-P_Ly);
							P_y=P_Ly2+Cicloidal_3(DP_y,T_local,t_local);
 8006070:	4680      	mov	r8, r0
				{
					P_phi=E*(DP_phi-Cicloidal_1(DP_phi,T_local,t_local));
				}
				else
				{
					P_phi=E*DP_phi-E*Cicloidal_1(DP_phi,T_local,t_local);
 8006072:	9801      	ldr	r0, [sp, #4]
 8006074:	f004 fdd4 	bl	800ac20 <__aeabi_fmul>
 8006078:	9905      	ldr	r1, [sp, #20]
 800607a:	4606      	mov	r6, r0
 800607c:	4622      	mov	r2, r4
 800607e:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006080:	f7fe fd18 	bl	8004ab4 <Cicloidal_1>
 8006084:	4601      	mov	r1, r0
 8006086:	9801      	ldr	r0, [sp, #4]
 8006088:	f004 fdca 	bl	800ac20 <__aeabi_fmul>
 800608c:	4601      	mov	r1, r0
 800608e:	4630      	mov	r0, r6
 8006090:	f004 fcbc 	bl	800aa0c <__aeabi_fsub>
				}
				if (((g_Index_Step+1)%2) == 1)
 8006094:	2d01      	cmp	r5, #1
				{
					P_phi=E*(DP_phi-Cicloidal_1(DP_phi,T_local,t_local));
				}
				else
				{
					P_phi=E*DP_phi-E*Cicloidal_1(DP_phi,T_local,t_local);
 8006096:	9004      	str	r0, [sp, #16]
				}
				if (((g_Index_Step+1)%2) == 1)
 8006098:	f040 815a 	bne.w	8006350 <Zancada+0xc7c>
				{
					P_y=P_y+Cicloidal_1(D_y_TurnP,T_local,t_local);
 800609c:	9905      	ldr	r1, [sp, #20]
 800609e:	4622      	mov	r2, r4
 80060a0:	9821      	ldr	r0, [sp, #132]	; 0x84
 80060a2:	f7fe fd07 	bl	8004ab4 <Cicloidal_1>
 80060a6:	4601      	mov	r1, r0
 80060a8:	4640      	mov	r0, r8
 80060aa:	f004 fcb1 	bl	800aa10 <__addsf3>
 80060ae:	4680      	mov	r8, r0
		}

		//_________________________________________________________________
		//Desplazamiento de los brazos
		//_________________________________________________________________
		if (Tipo==1 || Tipo == 2)
 80060b0:	9d03      	ldr	r5, [sp, #12]
 80060b2:	2d01      	cmp	r5, #1
 80060b4:	d82f      	bhi.n	8006116 <Zancada+0xa42>
		{
            Th_RA=-90.0+ CS_th+E*Cicloidal_1(DS_th/2,T,t);
 80060b6:	9814      	ldr	r0, [sp, #80]	; 0x50
 80060b8:	f004 f93e 	bl	800a338 <__aeabi_f2d>
 80060bc:	4606      	mov	r6, r0
 80060be:	460f      	mov	r7, r1
 80060c0:	981a      	ldr	r0, [sp, #104]	; 0x68
 80060c2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80060c6:	f004 fdab 	bl	800ac20 <__aeabi_fmul>
 80060ca:	465a      	mov	r2, fp
 80060cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060ce:	f7fe fcf1 	bl	8004ab4 <Cicloidal_1>
 80060d2:	4601      	mov	r1, r0
 80060d4:	9801      	ldr	r0, [sp, #4]
 80060d6:	f004 fda3 	bl	800ac20 <__aeabi_fmul>
 80060da:	f004 f92d 	bl	800a338 <__aeabi_f2d>
 80060de:	2200      	movs	r2, #0
 80060e0:	4604      	mov	r4, r0
 80060e2:	460d      	mov	r5, r1
 80060e4:	4ba5      	ldr	r3, [pc, #660]	; (800637c <Zancada+0xca8>)
 80060e6:	4630      	mov	r0, r6
 80060e8:	4639      	mov	r1, r7
 80060ea:	f003 ffc5 	bl	800a078 <__aeabi_dsub>
 80060ee:	4622      	mov	r2, r4
 80060f0:	462b      	mov	r3, r5
 80060f2:	f003 ffc3 	bl	800a07c <__adddf3>
 80060f6:	f004 fc35 	bl	800a964 <__aeabi_d2f>
            Th_LA= 90.0- CS_th+E*Cicloidal_1(DS_th/2,T,t);
 80060fa:	4632      	mov	r2, r6
		//_________________________________________________________________
		//Desplazamiento de los brazos
		//_________________________________________________________________
		if (Tipo==1 || Tipo == 2)
		{
            Th_RA=-90.0+ CS_th+E*Cicloidal_1(DS_th/2,T,t);
 80060fc:	9017      	str	r0, [sp, #92]	; 0x5c
            Th_LA= 90.0- CS_th+E*Cicloidal_1(DS_th/2,T,t);
 80060fe:	463b      	mov	r3, r7
 8006100:	2000      	movs	r0, #0
 8006102:	499e      	ldr	r1, [pc, #632]	; (800637c <Zancada+0xca8>)
 8006104:	f003 ffb8 	bl	800a078 <__aeabi_dsub>
 8006108:	4622      	mov	r2, r4
 800610a:	462b      	mov	r3, r5
 800610c:	f003 ffb6 	bl	800a07c <__adddf3>
 8006110:	f004 fc28 	bl	800a964 <__aeabi_d2f>
 8006114:	9018      	str	r0, [sp, #96]	; 0x60
		}
		if (Tipo==3 || Tipo == 4)
 8006116:	f1a9 0303 	sub.w	r3, r9, #3
 800611a:	2b01      	cmp	r3, #1
 800611c:	d834      	bhi.n	8006188 <Zancada+0xab4>
		{
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
 800611e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006120:	f004 f90a 	bl	800a338 <__aeabi_f2d>
 8006124:	465a      	mov	r2, fp
 8006126:	4606      	mov	r6, r0
 8006128:	460f      	mov	r7, r1
 800612a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800612c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800612e:	f7fe fcc1 	bl	8004ab4 <Cicloidal_1>
 8006132:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8006136:	4604      	mov	r4, r0
 8006138:	981a      	ldr	r0, [sp, #104]	; 0x68
 800613a:	f004 fd71 	bl	800ac20 <__aeabi_fmul>
 800613e:	4621      	mov	r1, r4
 8006140:	f004 fc64 	bl	800aa0c <__aeabi_fsub>
 8006144:	4601      	mov	r1, r0
 8006146:	9801      	ldr	r0, [sp, #4]
 8006148:	f004 fd6a 	bl	800ac20 <__aeabi_fmul>
 800614c:	f004 f8f4 	bl	800a338 <__aeabi_f2d>
 8006150:	2200      	movs	r2, #0
 8006152:	4604      	mov	r4, r0
 8006154:	460d      	mov	r5, r1
 8006156:	4b89      	ldr	r3, [pc, #548]	; (800637c <Zancada+0xca8>)
 8006158:	4630      	mov	r0, r6
 800615a:	4639      	mov	r1, r7
 800615c:	f003 ff8c 	bl	800a078 <__aeabi_dsub>
 8006160:	4622      	mov	r2, r4
 8006162:	462b      	mov	r3, r5
 8006164:	f003 ff88 	bl	800a078 <__aeabi_dsub>
 8006168:	f004 fbfc 	bl	800a964 <__aeabi_d2f>
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
 800616c:	4632      	mov	r2, r6
            Th_RA=-90.0+ CS_th+E*Cicloidal_1(DS_th/2,T,t);
            Th_LA= 90.0- CS_th+E*Cicloidal_1(DS_th/2,T,t);
		}
		if (Tipo==3 || Tipo == 4)
		{
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
 800616e:	9017      	str	r0, [sp, #92]	; 0x5c
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
 8006170:	463b      	mov	r3, r7
 8006172:	2000      	movs	r0, #0
 8006174:	4981      	ldr	r1, [pc, #516]	; (800637c <Zancada+0xca8>)
 8006176:	f003 ff7f 	bl	800a078 <__aeabi_dsub>
 800617a:	4622      	mov	r2, r4
 800617c:	462b      	mov	r3, r5
 800617e:	f003 ff7b 	bl	800a078 <__aeabi_dsub>
 8006182:	f004 fbef 	bl	800a964 <__aeabi_d2f>
 8006186:	9018      	str	r0, [sp, #96]	; 0x60
		}
		if (Tipo==5 || Tipo == 6)
 8006188:	f1a9 0305 	sub.w	r3, r9, #5
 800618c:	2b01      	cmp	r3, #1
 800618e:	d834      	bhi.n	80061fa <Zancada+0xb26>
		{
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
 8006190:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006192:	f004 f8d1 	bl	800a338 <__aeabi_f2d>
 8006196:	4606      	mov	r6, r0
 8006198:	460f      	mov	r7, r1
 800619a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800619c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80061a0:	f004 fd3e 	bl	800ac20 <__aeabi_fmul>
 80061a4:	465a      	mov	r2, fp
 80061a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80061a8:	4604      	mov	r4, r0
 80061aa:	f7fe fc83 	bl	8004ab4 <Cicloidal_1>
 80061ae:	4601      	mov	r1, r0
 80061b0:	4620      	mov	r0, r4
 80061b2:	f004 fc2b 	bl	800aa0c <__aeabi_fsub>
 80061b6:	4601      	mov	r1, r0
 80061b8:	9801      	ldr	r0, [sp, #4]
 80061ba:	f004 fd31 	bl	800ac20 <__aeabi_fmul>
 80061be:	f004 f8bb 	bl	800a338 <__aeabi_f2d>
 80061c2:	2200      	movs	r2, #0
 80061c4:	4604      	mov	r4, r0
 80061c6:	460d      	mov	r5, r1
 80061c8:	4b6c      	ldr	r3, [pc, #432]	; (800637c <Zancada+0xca8>)
 80061ca:	4630      	mov	r0, r6
 80061cc:	4639      	mov	r1, r7
 80061ce:	f003 ff53 	bl	800a078 <__aeabi_dsub>
 80061d2:	4622      	mov	r2, r4
 80061d4:	462b      	mov	r3, r5
 80061d6:	f003 ff4f 	bl	800a078 <__aeabi_dsub>
 80061da:	f004 fbc3 	bl	800a964 <__aeabi_d2f>
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
 80061de:	4632      	mov	r2, r6
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th,T,t));
		}
		if (Tipo==5 || Tipo == 6)
		{
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
 80061e0:	9017      	str	r0, [sp, #92]	; 0x5c
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
 80061e2:	463b      	mov	r3, r7
 80061e4:	2000      	movs	r0, #0
 80061e6:	4965      	ldr	r1, [pc, #404]	; (800637c <Zancada+0xca8>)
 80061e8:	f003 ff46 	bl	800a078 <__aeabi_dsub>
 80061ec:	4622      	mov	r2, r4
 80061ee:	462b      	mov	r3, r5
 80061f0:	f003 ff42 	bl	800a078 <__aeabi_dsub>
 80061f4:	f004 fbb6 	bl	800a964 <__aeabi_d2f>
 80061f8:	9018      	str	r0, [sp, #96]	; 0x60
		}

		//Movimiento
		g_P_Pos[0]=P_x+CP_x;
 80061fa:	9924      	ldr	r1, [sp, #144]	; 0x90
 80061fc:	981e      	ldr	r0, [sp, #120]	; 0x78
 80061fe:	f004 fc07 	bl	800aa10 <__addsf3>
 8006202:	4c5f      	ldr	r4, [pc, #380]	; (8006380 <Zancada+0xcac>)
		g_P_Pos[1]=P_y;
		g_P_Pos[2]=CP_z;
 8006204:	9d25      	ldr	r5, [sp, #148]	; 0x94
            Th_RA=-90.0+ CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
		}

		//Movimiento
		g_P_Pos[0]=P_x+CP_x;
 8006206:	f8c4 0178 	str.w	r0, [r4, #376]	; 0x178
		g_P_Pos[1]=P_y;
		g_P_Pos[2]=CP_z;
 800620a:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
            Th_LA= 90.0- CS_th-E*(DS_th/2-Cicloidal_1(DS_th/2,T,t));
		}

		//Movimiento
		g_P_Pos[0]=P_x+CP_x;
		g_P_Pos[1]=P_y;
 800620e:	f8c4 817c 	str.w	r8, [r4, #380]	; 0x17c
		g_P_Pos[2]=CP_z;
		g_P_Ori[0]=(int) P_phi;
 8006212:	9804      	ldr	r0, [sp, #16]
 8006214:	f004 feca 	bl	800afac <__aeabi_f2iz>
 8006218:	f8c4 0184 	str.w	r0, [r4, #388]	; 0x184
		g_P_Ori[1]=(int) CP_th;
 800621c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800621e:	f004 fec5 	bl	800afac <__aeabi_f2iz>
 8006222:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
		g_P_Ori[2]=(int) P_psi;
 8006226:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8006228:	f004 fec0 	bl	800afac <__aeabi_f2iz>
 800622c:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c

		g_thRArm[0]=(int) Th_RA;
 8006230:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006232:	f004 febb 	bl	800afac <__aeabi_f2iz>
		g_thRArm[1]=-Values_Int[5];
 8006236:	9e33      	ldr	r6, [sp, #204]	; 0xcc
		g_thRArm[2]=-Values_Int[6];
 8006238:	9d34      	ldr	r5, [sp, #208]	; 0xd0
		g_P_Ori[0]=(int) P_phi;
		g_P_Ori[1]=(int) CP_th;
		g_P_Ori[2]=(int) P_psi;

		g_thRArm[0]=(int) Th_RA;
		g_thRArm[1]=-Values_Int[5];
 800623a:	4273      	negs	r3, r6
 800623c:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
		g_thRArm[2]=-Values_Int[6];
 8006240:	426b      	negs	r3, r5
		g_P_Pos[2]=CP_z;
		g_P_Ori[0]=(int) P_phi;
		g_P_Ori[1]=(int) CP_th;
		g_P_Ori[2]=(int) P_psi;

		g_thRArm[0]=(int) Th_RA;
 8006242:	f8c4 01b8 	str.w	r0, [r4, #440]	; 0x1b8
		g_thRArm[1]=-Values_Int[5];
		g_thRArm[2]=-Values_Int[6];
 8006246:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0

		g_thLArm[0]=(int) Th_LA;
 800624a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800624c:	f004 feae 	bl	800afac <__aeabi_f2iz>
		g_thLArm[1]=Values_Int[5];
		g_thLArm[2]=Values_Int[6];
 8006250:	f8c4 51cc 	str.w	r5, [r4, #460]	; 0x1cc
 8006254:	9d03      	ldr	r5, [sp, #12]

		g_thRArm[0]=(int) Th_RA;
		g_thRArm[1]=-Values_Int[5];
		g_thRArm[2]=-Values_Int[6];

		g_thLArm[0]=(int) Th_LA;
 8006256:	f8c4 01c4 	str.w	r0, [r4, #452]	; 0x1c4
 800625a:	2d05      	cmp	r5, #5
		g_thLArm[1]=Values_Int[5];
 800625c:	f8c4 61c8 	str.w	r6, [r4, #456]	; 0x1c8
 8006260:	d858      	bhi.n	8006314 <Zancada+0xc40>
 8006262:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8006264:	bb6d      	cbnz	r5, 80062c2 <Zancada+0xbee>
 8006266:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8006268:	2d00      	cmp	r5, #0
 800626a:	d053      	beq.n	8006314 <Zancada+0xc40>
		switch (Tipo)
		{
			case 1:
			case 3:
			case 5:
				g_LF_Pos[0]=Ff_x;
 800626c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
				g_LF_Pos[1]=Ff_y;
				g_LF_Pos[2]=Ff_z;
 800626e:	2300      	movs	r3, #0
		switch (Tipo)
		{
			case 1:
			case 3:
			case 5:
				g_LF_Pos[0]=Ff_x;
 8006270:	f8c4 5190 	str.w	r5, [r4, #400]	; 0x190
				g_LF_Pos[1]=Ff_y;
 8006274:	9d10      	ldr	r5, [sp, #64]	; 0x40
				g_LF_Pos[2]=Ff_z;
 8006276:	f8c4 3198 	str.w	r3, [r4, #408]	; 0x198
		{
			case 1:
			case 3:
			case 5:
				g_LF_Pos[0]=Ff_x;
				g_LF_Pos[1]=Ff_y;
 800627a:	f8c4 5194 	str.w	r5, [r4, #404]	; 0x194
				g_LF_Pos[2]=Ff_z;
				g_LF_Ori[0]=0;
 800627e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
				g_RF_Pos[0]=Mf_x;
				g_RF_Pos[1]=Mf_y;
				g_RF_Pos[2]=Mf_z;
				g_RF_Ori[0]=0;
				g_RF_Ori[1]=0;
				g_RF_Ori[2]=(int) Mf_psi;
 8006280:	980a      	ldr	r0, [sp, #40]	; 0x28
			case 3:
			case 5:
				g_LF_Pos[0]=Ff_x;
				g_LF_Pos[1]=Ff_y;
				g_LF_Pos[2]=Ff_z;
				g_LF_Ori[0]=0;
 8006282:	f8c4 51d4 	str.w	r5, [r4, #468]	; 0x1d4
				g_LF_Ori[1]=0;
 8006286:	f8c4 51d8 	str.w	r5, [r4, #472]	; 0x1d8
				g_LF_Ori[2]=(int) Ff_psi;
 800628a:	f8c4 51dc 	str.w	r5, [r4, #476]	; 0x1dc
				g_LSS=Ff_SS;
 800628e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006290:	f8c4 519c 	str.w	r5, [r4, #412]	; 0x19c

				g_RF_Pos[0]=Mf_x;
 8006294:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006296:	f8c4 51ac 	str.w	r5, [r4, #428]	; 0x1ac
				g_RF_Pos[1]=Mf_y;
 800629a:	9d02      	ldr	r5, [sp, #8]
 800629c:	f8c4 51b0 	str.w	r5, [r4, #432]	; 0x1b0
				g_RF_Pos[2]=Mf_z;
 80062a0:	9d06      	ldr	r5, [sp, #24]
 80062a2:	f8c4 51b4 	str.w	r5, [r4, #436]	; 0x1b4
				g_RF_Ori[0]=0;
 80062a6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80062a8:	f8c4 51a0 	str.w	r5, [r4, #416]	; 0x1a0
				g_RF_Ori[1]=0;
 80062ac:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
				g_RF_Ori[2]=(int) Mf_psi;
 80062b0:	f004 fe7c 	bl	800afac <__aeabi_f2iz>
				g_RSS=0;
 80062b4:	f8c4 51d0 	str.w	r5, [r4, #464]	; 0x1d0
				g_RF_Pos[0]=Mf_x;
				g_RF_Pos[1]=Mf_y;
				g_RF_Pos[2]=Mf_z;
				g_RF_Ori[0]=0;
				g_RF_Ori[1]=0;
				g_RF_Ori[2]=(int) Mf_psi;
 80062b8:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
				g_RSS=0;

				Mov_P_RF();
 80062bc:	f7fe fedf 	bl	800507e <Mov_P_RF>
			break;
 80062c0:	e028      	b.n	8006314 <Zancada+0xc40>
			case 2:
			case 4:
			case 6:
				g_RF_Pos[0]=Ff_x;
 80062c2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
				g_RF_Pos[1]=Ff_y;
				g_RF_Pos[2]=Ff_z;
				g_RF_Ori[0]=0;
				g_RF_Ori[1]=0;
				g_RF_Ori[2]=(int) Ff_psi;
				g_RSS=Ff_SS;
 80062c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
				Mov_P_RF();
			break;
			case 2:
			case 4:
			case 6:
				g_RF_Pos[0]=Ff_x;
 80062c6:	f8c4 51ac 	str.w	r5, [r4, #428]	; 0x1ac
				g_RF_Pos[1]=Ff_y;
				g_RF_Pos[2]=Ff_z;
 80062ca:	2300      	movs	r3, #0
			break;
			case 2:
			case 4:
			case 6:
				g_RF_Pos[0]=Ff_x;
				g_RF_Pos[1]=Ff_y;
 80062cc:	9d10      	ldr	r5, [sp, #64]	; 0x40
				g_RF_Pos[2]=Ff_z;
 80062ce:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
				g_RF_Ori[0]=0;
				g_RF_Ori[1]=0;
				g_RF_Ori[2]=(int) Ff_psi;
				g_RSS=Ff_SS;
 80062d2:	f8c4 11d0 	str.w	r1, [r4, #464]	; 0x1d0

				g_LF_Pos[0]=Mf_x;
 80062d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
				g_LF_Pos[1]=Mf_y;
 80062d8:	9b02      	ldr	r3, [sp, #8]
				g_LF_Pos[2]=Mf_z;
 80062da:	9906      	ldr	r1, [sp, #24]
			break;
			case 2:
			case 4:
			case 6:
				g_RF_Pos[0]=Ff_x;
				g_RF_Pos[1]=Ff_y;
 80062dc:	f8c4 51b0 	str.w	r5, [r4, #432]	; 0x1b0
				g_RF_Pos[2]=Ff_z;
				g_RF_Ori[0]=0;
 80062e0:	2500      	movs	r5, #0
 80062e2:	f8c4 51a0 	str.w	r5, [r4, #416]	; 0x1a0
				g_RF_Ori[1]=0;
 80062e6:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
				g_RF_Ori[2]=(int) Ff_psi;
 80062ea:	f8c4 51a8 	str.w	r5, [r4, #424]	; 0x1a8
				g_RSS=Ff_SS;

				g_LF_Pos[0]=Mf_x;
 80062ee:	f8c4 2190 	str.w	r2, [r4, #400]	; 0x190
				g_LF_Pos[1]=Mf_y;
 80062f2:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
				g_LF_Pos[2]=Mf_z;
 80062f6:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
				g_LF_Ori[0]=0;
 80062fa:	f8c4 51d4 	str.w	r5, [r4, #468]	; 0x1d4
				g_LF_Ori[1]=0;
 80062fe:	f8c4 51d8 	str.w	r5, [r4, #472]	; 0x1d8
				g_LF_Ori[2]=(int) Mf_psi;
 8006302:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006304:	f004 fe52 	bl	800afac <__aeabi_f2iz>
				g_LSS=0;
 8006308:	f8c4 519c 	str.w	r5, [r4, #412]	; 0x19c
				g_LF_Pos[0]=Mf_x;
				g_LF_Pos[1]=Mf_y;
				g_LF_Pos[2]=Mf_z;
				g_LF_Ori[0]=0;
				g_LF_Ori[1]=0;
				g_LF_Ori[2]=(int) Mf_psi;
 800630c:	f8c4 01dc 	str.w	r0, [r4, #476]	; 0x1dc
				g_LSS=0;

				Mov_P_LF();
 8006310:	f7fe ffac 	bl	800526c <Mov_P_LF>
			break;
		}
		if (g_Sens != 'N')
 8006314:	4b1a      	ldr	r3, [pc, #104]	; (8006380 <Zancada+0xcac>)
 8006316:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800631a:	2b4e      	cmp	r3, #78	; 0x4e
 800631c:	f43f aaf8 	beq.w	8005910 <Zancada+0x23c>
		{
			SND_Data(t);
 8006320:	4658      	mov	r0, fp
 8006322:	f7ff f89d 	bl	8005460 <SND_Data>
 8006326:	f7ff baf3 	b.w	8005910 <Zancada+0x23c>
		}
	}
	g_Index_Step++;
 800632a:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 800632e:	3201      	adds	r2, #1
 8006330:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
}
 8006334:	b03b      	add	sp, #236	; 0xec
 8006336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					}

				}
				if (Tipo==1 || Tipo==2)
				{
					Mf_y=DF_y+E*L_2;
 800633a:	4912      	ldr	r1, [pc, #72]	; (8006384 <Zancada+0xcb0>)
 800633c:	9801      	ldr	r0, [sp, #4]
 800633e:	f004 fc6f 	bl	800ac20 <__aeabi_fmul>
 8006342:	4601      	mov	r1, r0
 8006344:	4650      	mov	r0, sl
 8006346:	f004 fb63 	bl	800aa10 <__addsf3>
 800634a:	4625      	mov	r5, r4
 800634c:	4606      	mov	r6, r0
 800634e:	e529      	b.n	8005da4 <Zancada+0x6d0>
				{
					P_y=P_y+Cicloidal_1(D_y_TurnP,T_local,t_local);
				}
				else
				{
					P_psi=0;
 8006350:	2400      	movs	r4, #0
 8006352:	941f      	str	r4, [sp, #124]	; 0x7c
 8006354:	e6ac      	b.n	80060b0 <Zancada+0x9dc>
		}
		else
		{
			Mf_Lx=DF_x;
		}
		if (t < t_ini)
 8006356:	4658      	mov	r0, fp
 8006358:	9912      	ldr	r1, [sp, #72]	; 0x48
 800635a:	f004 fdff 	bl	800af5c <__aeabi_fcmplt>
 800635e:	2800      	cmp	r0, #0
 8006360:	f43f ab87 	beq.w	8005a72 <Zancada+0x39e>
			{
				Mf_x=0;
			}
			else
			{
				Mf_x=-Mf_Lx/4;
 8006364:	9908      	ldr	r1, [sp, #32]
 8006366:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 800636a:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800636e:	f004 fc57 	bl	800ac20 <__aeabi_fmul>
		{
			Mf_Lx=DF_x/2;
		}
		else
		{
			Mf_Lx=DF_x;
 8006372:	9c08      	ldr	r4, [sp, #32]
			{
				Mf_x=0;
			}
			else
			{
				Mf_x=-Mf_Lx/4;
 8006374:	9009      	str	r0, [sp, #36]	; 0x24
 8006376:	f7ff bb3b 	b.w	80059f0 <Zancada+0x31c>
 800637a:	bf00      	nop
 800637c:	40568000 	subsmi	r8, r6, r0
 8006380:	2000050c 	andcs	r0, r0, ip, lsl #10
 8006384:	40766666 	rsbsmi	r6, r6, r6, ror #12

08006388 <MarchaIzquierda>:
		//CommStatus = dxl_get_result();
	}
}

void MarchaIzquierda()
{
 8006388:	b538      	push	{r3, r4, r5, lr}
	g_Index_Step=0;
 800638a:	4b0f      	ldr	r3, [pc, #60]	; (80063c8 <MarchaIzquierda+0x40>)
 800638c:	2200      	movs	r2, #0
 800638e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	for (int i=1; i<=g_Values_1_Int[0]; i++)
 8006392:	2401      	movs	r4, #1
 8006394:	461d      	mov	r5, r3
 8006396:	682b      	ldr	r3, [r5, #0]
 8006398:	429c      	cmp	r4, r3
 800639a:	dc14      	bgt.n	80063c6 <MarchaIzquierda+0x3e>
	{
		if (i==1)
 800639c:	2c01      	cmp	r4, #1
 800639e:	d101      	bne.n	80063a4 <MarchaIzquierda+0x1c>
		{
			Zancada(2);
 80063a0:	2002      	movs	r0, #2
 80063a2:	e00c      	b.n	80063be <MarchaIzquierda+0x36>
		}
		else {
			if (i<g_Values_1_Int[0])
 80063a4:	429c      	cmp	r4, r3
 80063a6:	f004 0201 	and.w	r2, r4, #1
 80063aa:	da04      	bge.n	80063b6 <MarchaIzquierda+0x2e>
			{
				if (i%2)
 80063ac:	b10a      	cbz	r2, 80063b2 <MarchaIzquierda+0x2a>
				Zancada(4);
 80063ae:	2004      	movs	r0, #4
 80063b0:	e005      	b.n	80063be <MarchaIzquierda+0x36>
				else
				Zancada(3);
 80063b2:	2003      	movs	r0, #3
 80063b4:	e003      	b.n	80063be <MarchaIzquierda+0x36>
			}
			else
			{
				if (i%2)
 80063b6:	b10a      	cbz	r2, 80063bc <MarchaIzquierda+0x34>
				Zancada(6);
 80063b8:	2006      	movs	r0, #6
 80063ba:	e000      	b.n	80063be <MarchaIzquierda+0x36>
				else
				Zancada(5);
 80063bc:	2005      	movs	r0, #5
 80063be:	f7ff f989 	bl	80056d4 <Zancada>
}

void MarchaIzquierda()
{
	g_Index_Step=0;
	for (int i=1; i<=g_Values_1_Int[0]; i++)
 80063c2:	3401      	adds	r4, #1
 80063c4:	e7e7      	b.n	8006396 <MarchaIzquierda+0xe>
				else
				Zancada(5);
			}
		}
	}
}
 80063c6:	bd38      	pop	{r3, r4, r5, pc}
 80063c8:	2000050c 	andcs	r0, r0, ip, lsl #10

080063cc <MarchaDerecha>:

void MarchaDerecha()
{
 80063cc:	b538      	push	{r3, r4, r5, lr}
	g_Index_Step=0;
 80063ce:	4b0f      	ldr	r3, [pc, #60]	; (800640c <MarchaDerecha+0x40>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	for (int i=1; i<=g_Values_1_Int[0]; i++)
 80063d6:	2401      	movs	r4, #1
 80063d8:	461d      	mov	r5, r3
 80063da:	682b      	ldr	r3, [r5, #0]
 80063dc:	429c      	cmp	r4, r3
 80063de:	dc14      	bgt.n	800640a <MarchaDerecha+0x3e>
	{
		if (i==1)
 80063e0:	2c01      	cmp	r4, #1
 80063e2:	d101      	bne.n	80063e8 <MarchaDerecha+0x1c>
		{
			Zancada(1);
 80063e4:	4620      	mov	r0, r4
 80063e6:	e00c      	b.n	8006402 <MarchaDerecha+0x36>
		}
		else {
			if (i<g_Values_1_Int[0])
 80063e8:	429c      	cmp	r4, r3
 80063ea:	f004 0201 	and.w	r2, r4, #1
 80063ee:	da04      	bge.n	80063fa <MarchaDerecha+0x2e>
			{
				if (i%2)
 80063f0:	b10a      	cbz	r2, 80063f6 <MarchaDerecha+0x2a>
				Zancada(3);
 80063f2:	2003      	movs	r0, #3
 80063f4:	e005      	b.n	8006402 <MarchaDerecha+0x36>
				else
				Zancada(4);
 80063f6:	2004      	movs	r0, #4
 80063f8:	e003      	b.n	8006402 <MarchaDerecha+0x36>
			}
			else
			{
				if (i%2)
 80063fa:	b10a      	cbz	r2, 8006400 <MarchaDerecha+0x34>
				Zancada(5);
 80063fc:	2005      	movs	r0, #5
 80063fe:	e000      	b.n	8006402 <MarchaDerecha+0x36>
				else
				Zancada(6);
 8006400:	2006      	movs	r0, #6
 8006402:	f7ff f967 	bl	80056d4 <Zancada>
}

void MarchaDerecha()
{
	g_Index_Step=0;
	for (int i=1; i<=g_Values_1_Int[0]; i++)
 8006406:	3401      	adds	r4, #1
 8006408:	e7e7      	b.n	80063da <MarchaDerecha+0xe>
				else
				Zancada(6);
			}
		}
	}
}
 800640a:	bd38      	pop	{r3, r4, r5, pc}
 800640c:	2000050c 	andcs	r0, r0, ip, lsl #10

08006410 <EntraOpcion>:
    }
		return 0;
}

void EntraOpcion()
{
 8006410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	int Int_Opcion;
	char Opcion;

	Int_Opcion=Recibe1Dato();
 8006412:	f7fc fffd 	bl	8003410 <Recibe1Dato>
	int Clave;

	float Pos[3];
	int Pitch;

	switch (Opcion)
 8006416:	b2c0      	uxtb	r0, r0
 8006418:	2832      	cmp	r0, #50	; 0x32
 800641a:	d038      	beq.n	800648e <EntraOpcion+0x7e>
 800641c:	dc0f      	bgt.n	800643e <EntraOpcion+0x2e>
 800641e:	2830      	cmp	r0, #48	; 0x30
 8006420:	d024      	beq.n	800646c <EntraOpcion+0x5c>
 8006422:	2831      	cmp	r0, #49	; 0x31
 8006424:	d150      	bne.n	80064c8 <EntraOpcion+0xb8>
			Mov_CP(Pos, Pitch);
			mDelay(2500);
			a_m_off();
		break;
		case '1':
			Pos[0]=g_Values_1_Flt[0];
 8006426:	4b29      	ldr	r3, [pc, #164]	; (80064cc <EntraOpcion+0xbc>)
			Pos[1]=0.0;
			Pos[2]=g_Values_1_Flt[1];
			Pitch = g_Values_1_Int[1];
			Mov_CP(Pos, Pitch);
 8006428:	a801      	add	r0, sp, #4
			Mov_CP(Pos, Pitch);
			mDelay(2500);
			a_m_off();
		break;
		case '1':
			Pos[0]=g_Values_1_Flt[0];
 800642a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			Pos[1]=0.0;
			Pos[2]=g_Values_1_Flt[1];
			Pitch = g_Values_1_Int[1];
			Mov_CP(Pos, Pitch);
 800642c:	6859      	ldr	r1, [r3, #4]
			Mov_CP(Pos, Pitch);
			mDelay(2500);
			a_m_off();
		break;
		case '1':
			Pos[0]=g_Values_1_Flt[0];
 800642e:	9201      	str	r2, [sp, #4]
			Pos[1]=0.0;
 8006430:	2200      	movs	r2, #0
 8006432:	9202      	str	r2, [sp, #8]
			Pos[2]=g_Values_1_Flt[1];
 8006434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006436:	9203      	str	r2, [sp, #12]
			Pitch = g_Values_1_Int[1];
			Mov_CP(Pos, Pitch);
 8006438:	f7fe fa8a 	bl	8004950 <Mov_CP>
		break;
 800643c:	e044      	b.n	80064c8 <EntraOpcion+0xb8>
	int Clave;

	float Pos[3];
	int Pitch;

	switch (Opcion)
 800643e:	2867      	cmp	r0, #103	; 0x67
 8006440:	d009      	beq.n	8006456 <EntraOpcion+0x46>
 8006442:	2873      	cmp	r0, #115	; 0x73
 8006444:	d002      	beq.n	800644c <EntraOpcion+0x3c>
 8006446:	2833      	cmp	r0, #51	; 0x33
 8006448:	d13e      	bne.n	80064c8 <EntraOpcion+0xb8>
 800644a:	e02f      	b.n	80064ac <EntraOpcion+0x9c>
	{
		case 's':
		Clave=Recibe1Dato();
 800644c:	f7fc ffe0 	bl	8003410 <Recibe1Dato>
		RcvPrms(Clave);
 8006450:	f7fc ffe6 	bl	8003420 <RcvPrms>
		break;
 8006454:	e038      	b.n	80064c8 <EntraOpcion+0xb8>
		case 'g':
		Clave=Recibe1Dato();
 8006456:	f7fc ffdb 	bl	8003410 <Recibe1Dato>
 800645a:	4604      	mov	r4, r0
		mDelay(300);
 800645c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006460:	f000 fa58 	bl	8006914 <mDelay>
		SndPrms(Clave);
 8006464:	4620      	mov	r0, r4
 8006466:	f7fc fe67 	bl	8003138 <SndPrms>
		break;
 800646a:	e02d      	b.n	80064c8 <EntraOpcion+0xb8>
		break;
		case 'r':
		//EEPROM_r();
		break;
		case '0':
			Pos[0]=-1.0;
 800646c:	4b18      	ldr	r3, [pc, #96]	; (80064d0 <EntraOpcion+0xc0>)
			Pos[1]=0.0;
			Pos[2]=10.0;
			Pitch = 10;
			Mov_CP(Pos, Pitch);
 800646e:	a801      	add	r0, sp, #4
		break;
		case 'r':
		//EEPROM_r();
		break;
		case '0':
			Pos[0]=-1.0;
 8006470:	9301      	str	r3, [sp, #4]
			Pos[1]=0.0;
 8006472:	2300      	movs	r3, #0
 8006474:	9302      	str	r3, [sp, #8]
			Pos[2]=10.0;
 8006476:	4b17      	ldr	r3, [pc, #92]	; (80064d4 <EntraOpcion+0xc4>)
			Pitch = 10;
			Mov_CP(Pos, Pitch);
 8006478:	210a      	movs	r1, #10
		//EEPROM_r();
		break;
		case '0':
			Pos[0]=-1.0;
			Pos[1]=0.0;
			Pos[2]=10.0;
 800647a:	9303      	str	r3, [sp, #12]
			Pitch = 10;
			Mov_CP(Pos, Pitch);
 800647c:	f7fe fa68 	bl	8004950 <Mov_CP>
			mDelay(2500);
 8006480:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8006484:	f000 fa46 	bl	8006914 <mDelay>
			a_m_off();
 8006488:	f7fd f910 	bl	80036ac <a_m_off>
		break;
 800648c:	e01c      	b.n	80064c8 <EntraOpcion+0xb8>
			Pos[2]=g_Values_1_Flt[1];
			Pitch = g_Values_1_Int[1];
			Mov_CP(Pos, Pitch);
		break;
		case '2':
		g_Sens=Recibe1Dato();
 800648e:	f7fc ffbf 	bl	8003410 <Recibe1Dato>
 8006492:	4c0e      	ldr	r4, [pc, #56]	; (80064cc <EntraOpcion+0xbc>)
 8006494:	f8c4 01e0 	str.w	r0, [r4, #480]	; 0x1e0
		g_Kick=Recibe1Dato();
 8006498:	f7fc ffba 	bl	8003410 <Recibe1Dato>
		if (g_Values_1_Int[0] > 1)
 800649c:	6823      	ldr	r3, [r4, #0]
			Pitch = g_Values_1_Int[1];
			Mov_CP(Pos, Pitch);
		break;
		case '2':
		g_Sens=Recibe1Dato();
		g_Kick=Recibe1Dato();
 800649e:	f8c4 01e4 	str.w	r0, [r4, #484]	; 0x1e4
		if (g_Values_1_Int[0] > 1)
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	dd10      	ble.n	80064c8 <EntraOpcion+0xb8>
		{
			MarchaIzquierda();
 80064a6:	f7ff ff6f 	bl	8006388 <MarchaIzquierda>
 80064aa:	e00d      	b.n	80064c8 <EntraOpcion+0xb8>
		}
		break;
		case '3':
		g_Sens=Recibe1Dato();
 80064ac:	f7fc ffb0 	bl	8003410 <Recibe1Dato>
 80064b0:	4c06      	ldr	r4, [pc, #24]	; (80064cc <EntraOpcion+0xbc>)
 80064b2:	f8c4 01e0 	str.w	r0, [r4, #480]	; 0x1e0
		g_Kick=Recibe1Dato();
 80064b6:	f7fc ffab 	bl	8003410 <Recibe1Dato>
		if (g_Values_1_Int[0] > 1 )
 80064ba:	6823      	ldr	r3, [r4, #0]
			MarchaIzquierda();
		}
		break;
		case '3':
		g_Sens=Recibe1Dato();
		g_Kick=Recibe1Dato();
 80064bc:	f8c4 01e4 	str.w	r0, [r4, #484]	; 0x1e4
		if (g_Values_1_Int[0] > 1 )
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	dd01      	ble.n	80064c8 <EntraOpcion+0xb8>
		{
			MarchaDerecha();
 80064c4:	f7ff ff82 	bl	80063cc <MarchaDerecha>
		}
		break;
	}
}
 80064c8:	b004      	add	sp, #16
 80064ca:	bd10      	pop	{r4, pc}
 80064cc:	2000050c 	andcs	r0, r0, ip, lsl #10
 80064d0:	bf800000 	svclt	0x00800000
 80064d4:	41200000 	teqmi	r0, r0

080064d8 <Init_Params>:
}

void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
 80064d8:	4b4c      	ldr	r3, [pc, #304]	; (800660c <Init_Params+0x134>)
		}
	}
}

void Init_Params()
{
 80064da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
	g_Values_1_Int[6]=30;	//CE phi
 80064de:	251e      	movs	r5, #30
void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
 80064e0:	2209      	movs	r2, #9
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
	g_Values_1_Int[6]=30;	//CE phi
 80064e2:	619d      	str	r5, [r3, #24]
	g_Values_1_Int[7]=50;	//DS th
	g_Values_1_Int[8]=1200;	//T
	g_Values_1_Int[9]=100;	//T ymax
 80064e4:	2564      	movs	r5, #100	; 0x64
void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
 80064e6:	609a      	str	r2, [r3, #8]
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
	g_Values_1_Int[6]=30;	//CE phi
	g_Values_1_Int[7]=50;	//DS th
 80064e8:	2632      	movs	r6, #50	; 0x32
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
 80064ea:	2246      	movs	r2, #70	; 0x46
	g_Values_1_Int[6]=30;	//CE phi
	g_Values_1_Int[7]=50;	//DS th
	g_Values_1_Int[8]=1200;	//T
	g_Values_1_Int[9]=100;	//T ymax
 80064ec:	625d      	str	r5, [r3, #36]	; 0x24
	//int g_Values_2_Int[22];
	g_Values_2_Int[0]=5;
	g_Values_2_Int[1]=0;
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
 80064ee:	2504      	movs	r5, #4
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
 80064f0:	615a      	str	r2, [r3, #20]
	g_Values_1_Int[6]=30;	//CE phi
	g_Values_1_Int[7]=50;	//DS th
 80064f2:	61de      	str	r6, [r3, #28]
	g_Values_1_Int[8]=1200;	//T
 80064f4:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
	g_Values_1_Int[9]=100;	//T ymax
	g_Values_1_Int[10]=300;	//t ini
 80064f8:	f44f 7696 	mov.w	r6, #300	; 0x12c
	//int g_Values_2_Int[22];
	g_Values_2_Int[0]=5;
	g_Values_2_Int[1]=0;
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
 80064fc:	671d      	str	r5, [r3, #112]	; 0x70
	g_Values_2_Int[5]=4;
 80064fe:	675d      	str	r5, [r3, #116]	; 0x74
	g_Values_2_Int[6]=1;
	g_Values_2_Int[7]=2;
	g_Values_2_Int[8]=0;
	g_Values_2_Int[9]=4;
 8006500:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	g_Values_2_Int[10]=4;
 8006504:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
	g_Values_2_Int[11]=-4;
 8006508:	f06f 0503 	mvn.w	r5, #3
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
	g_Values_1_Int[5]=70;	//CS phi
	g_Values_1_Int[6]=30;	//CE phi
	g_Values_1_Int[7]=50;	//DS th
	g_Values_1_Int[8]=1200;	//T
 800650c:	621a      	str	r2, [r3, #32]
	g_Values_1_Int[9]=100;	//T ymax
	g_Values_1_Int[10]=300;	//t ini
 800650e:	629e      	str	r6, [r3, #40]	; 0x28
	g_Values_1_Int[11]=350;	//T ss
 8006510:	f44f 72af 	mov.w	r2, #350	; 0x15e

	g_Values_1_Flt[0]=1;		//CP x
	g_Values_1_Flt[1]=15.3;		//CP z
 8006514:	f8df a104 	ldr.w	sl, [pc, #260]	; 800661c <Init_Params+0x144>
	g_Values_1_Flt[2]=3.3;		//DP y
 8006518:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8006620 <Init_Params+0x148>
	g_Values_2_Int[1]=0;
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
	g_Values_2_Int[5]=4;
	g_Values_2_Int[6]=1;
 800651c:	2601      	movs	r6, #1
	g_Values_2_Int[7]=2;
	g_Values_2_Int[8]=0;
	g_Values_2_Int[9]=4;
	g_Values_2_Int[10]=4;
	g_Values_2_Int[11]=-4;
 800651e:	f8c3 508c 	str.w	r5, [r3, #140]	; 0x8c
	g_Values_2_Int[12]=5;
	g_Values_2_Int[13]=7;
 8006522:	2507      	movs	r5, #7
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
 8006524:	2105      	movs	r1, #5

void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
 8006526:	2406      	movs	r4, #6
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
 8006528:	2000      	movs	r0, #0

void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
 800652a:	270c      	movs	r7, #12
	//Parametors RRobot
	//int g_Values_2_Int[22];
	g_Values_2_Int[0]=5;
	g_Values_2_Int[1]=0;
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
 800652c:	f04f 0c03 	mov.w	ip, #3
	g_Values_1_Int[6]=30;	//CE phi
	g_Values_1_Int[7]=50;	//DS th
	g_Values_1_Int[8]=1200;	//T
	g_Values_1_Int[9]=100;	//T ymax
	g_Values_1_Int[10]=300;	//t ini
	g_Values_1_Int[11]=350;	//T ss
 8006530:	62da      	str	r2, [r3, #44]	; 0x2c

	g_Values_1_Flt[0]=1;		//CP x
 8006532:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
	g_Values_1_Flt[1]=15.3;		//CP z
	g_Values_1_Flt[2]=3.3;		//DP y
	g_Values_1_Flt[3]=0;		//DF x
 8006536:	2200      	movs	r2, #0
	g_Values_1_Flt[4]=0;		//DF y
	g_Values_1_Flt[5]=4;		//DF z
 8006538:	f04f 4881 	mov.w	r8, #1082130432	; 0x40800000
	g_Values_2_Int[1]=0;
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
	g_Values_2_Int[5]=4;
	g_Values_2_Int[6]=1;
 800653c:	679e      	str	r6, [r3, #120]	; 0x78
	g_Values_2_Int[8]=0;
	g_Values_2_Int[9]=4;
	g_Values_2_Int[10]=4;
	g_Values_2_Int[11]=-4;
	g_Values_2_Int[12]=5;
	g_Values_2_Int[13]=7;
 800653e:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
	g_Values_2_Int[5]=4;
	g_Values_2_Int[6]=1;
	g_Values_2_Int[7]=2;
 8006542:	2602      	movs	r6, #2
	g_Values_2_Int[13]=7;
	g_Values_2_Int[14]=5;
	g_Values_2_Int[15]=6;
	g_Values_2_Int[16]=6;
	g_Values_2_Int[17]=0;
	g_Values_2_Int[18]=1;
 8006544:	2501      	movs	r5, #1
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
	g_Values_1_Int[4]=5;	//CS th
 8006546:	6119      	str	r1, [r3, #16]
	g_Values_1_Flt[4]=0;		//DF y
	g_Values_1_Flt[5]=4;		//DF z

	//Parametors RRobot
	//int g_Values_2_Int[22];
	g_Values_2_Int[0]=5;
 8006548:	6619      	str	r1, [r3, #96]	; 0x60
	g_Values_2_Int[2]=6;
	g_Values_2_Int[3]=3;
	g_Values_2_Int[4]=4;
	g_Values_2_Int[5]=4;
	g_Values_2_Int[6]=1;
	g_Values_2_Int[7]=2;
 800654a:	67de      	str	r6, [r3, #124]	; 0x7c
	g_Values_2_Int[8]=0;
	g_Values_2_Int[9]=4;
	g_Values_2_Int[10]=4;
	g_Values_2_Int[11]=-4;
	g_Values_2_Int[12]=5;
 800654c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90

void Init_Params()
{
	//Parametors principales
	g_Values_1_Int[0]=6;	//N
	g_Values_1_Int[1]=12;	//CP th
 8006550:	e883 0090 	stmia.w	r3, {r4, r7}
	g_Values_1_Int[2]=9;	//DP phi
	g_Values_1_Int[3]=0;	//DF psi
 8006554:	60d8      	str	r0, [r3, #12]
	g_Values_1_Int[8]=1200;	//T
	g_Values_1_Int[9]=100;	//T ymax
	g_Values_1_Int[10]=300;	//t ini
	g_Values_1_Int[11]=350;	//T ss

	g_Values_1_Flt[0]=1;		//CP x
 8006556:	f8c3 b030 	str.w	fp, [r3, #48]	; 0x30
	g_Values_1_Flt[1]=15.3;		//CP z
 800655a:	f8c3 a034 	str.w	sl, [r3, #52]	; 0x34
	g_Values_1_Flt[2]=3.3;		//DP y
 800655e:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	g_Values_1_Flt[3]=0;		//DF x
 8006562:	63da      	str	r2, [r3, #60]	; 0x3c
	g_Values_1_Flt[4]=0;		//DF y
 8006564:	641a      	str	r2, [r3, #64]	; 0x40
	g_Values_1_Flt[5]=4;		//DF z
 8006566:	f8c3 8044 	str.w	r8, [r3, #68]	; 0x44

	//Parametors RRobot
	//int g_Values_2_Int[22];
	g_Values_2_Int[0]=5;
	g_Values_2_Int[1]=0;
 800656a:	6658      	str	r0, [r3, #100]	; 0x64
	g_Values_2_Int[2]=6;
 800656c:	669c      	str	r4, [r3, #104]	; 0x68
	g_Values_2_Int[3]=3;
 800656e:	f8c3 c06c 	str.w	ip, [r3, #108]	; 0x6c
	g_Values_2_Int[4]=4;
	g_Values_2_Int[5]=4;
	g_Values_2_Int[6]=1;
	g_Values_2_Int[7]=2;
	g_Values_2_Int[8]=0;
 8006572:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
	g_Values_2_Int[9]=4;
	g_Values_2_Int[10]=4;
	g_Values_2_Int[11]=-4;
	g_Values_2_Int[12]=5;
	g_Values_2_Int[13]=7;
	g_Values_2_Int[14]=5;
 8006576:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	g_Values_2_Int[15]=6;
	g_Values_2_Int[16]=6;
	g_Values_2_Int[17]=0;
	g_Values_2_Int[18]=1;
 800657a:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	g_Values_2_Int[19]=2;
	g_Values_2_Int[20]=3;
	g_Values_2_Int[21]=3;

	g_Values_2_Flt[0]=0;
	g_Values_2_Flt[1]=0.4;
 800657e:	4d24      	ldr	r5, [pc, #144]	; (8006610 <Init_Params+0x138>)
	g_Values_2_Int[14]=5;
	g_Values_2_Int[15]=6;
	g_Values_2_Int[16]=6;
	g_Values_2_Int[17]=0;
	g_Values_2_Int[18]=1;
	g_Values_2_Int[19]=2;
 8006580:	f8c3 60ac 	str.w	r6, [r3, #172]	; 0xac
	g_Values_2_Int[20]=3;
	g_Values_2_Int[21]=3;

	g_Values_2_Flt[0]=0;
	g_Values_2_Flt[1]=0.4;
 8006584:	64dd      	str	r5, [r3, #76]	; 0x4c
	g_Values_2_Flt[2]=0;
	g_Values_2_Flt[3]=-0.8;
 8006586:	4d23      	ldr	r5, [pc, #140]	; (8006614 <Init_Params+0x13c>)
	g_Values_4_Int[0]=6;	//N
	g_Values_4_Int[1]=12;	//CP th
	g_Values_4_Int[2]=12;	//DP phi
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
 8006588:	2646      	movs	r6, #70	; 0x46
	g_Values_2_Int[21]=3;

	g_Values_2_Flt[0]=0;
	g_Values_2_Flt[1]=0.4;
	g_Values_2_Flt[2]=0;
	g_Values_2_Flt[3]=-0.8;
 800658a:	655d      	str	r5, [r3, #84]	; 0x54
	g_Values_2_Flt[4]=-0.4;
 800658c:	4d22      	ldr	r5, [pc, #136]	; (8006618 <Init_Params+0x140>)
	//Parametors patada
	g_Values_4_Int[0]=6;	//N
	g_Values_4_Int[1]=12;	//CP th
	g_Values_4_Int[2]=12;	//DP phi
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
 800658e:	f8c3 113c 	str.w	r1, [r3, #316]	; 0x13c

	g_Values_2_Flt[0]=0;
	g_Values_2_Flt[1]=0.4;
	g_Values_2_Flt[2]=0;
	g_Values_2_Flt[3]=-0.8;
	g_Values_2_Flt[4]=-0.4;
 8006592:	659d      	str	r5, [r3, #88]	; 0x58
	g_Values_4_Int[1]=12;	//CP th
	g_Values_4_Int[2]=12;	//DP phi
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
	g_Values_4_Int[6]=30;	//CE phi
 8006594:	211e      	movs	r1, #30
	g_Values_4_Int[7]=50;	//DS th
 8006596:	2532      	movs	r5, #50	; 0x32
	g_Values_4_Int[0]=6;	//N
	g_Values_4_Int[1]=12;	//CP th
	g_Values_4_Int[2]=12;	//DP phi
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
 8006598:	f8c3 6140 	str.w	r6, [r3, #320]	; 0x140
	g_Values_4_Int[6]=30;	//CE phi
	g_Values_4_Int[7]=50;	//DS th
	g_Values_4_Int[8]=1200;	//T
 800659c:	f44f 6696 	mov.w	r6, #1200	; 0x4b0
	g_Values_4_Int[1]=12;	//CP th
	g_Values_4_Int[2]=12;	//DP phi
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
	g_Values_4_Int[6]=30;	//CE phi
 80065a0:	f8c3 1144 	str.w	r1, [r3, #324]	; 0x144
	g_Values_4_Int[7]=50;	//DS th
 80065a4:	f8c3 5148 	str.w	r5, [r3, #328]	; 0x148
	g_Values_4_Int[8]=1200;	//T
	g_Values_4_Int[9]=100;	//T ymax
 80065a8:	2164      	movs	r1, #100	; 0x64
	g_Values_4_Int[3]=0;	//DF psi
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
	g_Values_4_Int[6]=30;	//CE phi
	g_Values_4_Int[7]=50;	//DS th
	g_Values_4_Int[8]=1200;	//T
 80065aa:	f8c3 614c 	str.w	r6, [r3, #332]	; 0x14c
	g_Values_4_Int[9]=100;	//T ymax
	g_Values_4_Int[10]=300;	//t ini
 80065ae:	f44f 7596 	mov.w	r5, #300	; 0x12c
	g_Values_4_Int[11]=350;	//T ss
 80065b2:	f44f 76af 	mov.w	r6, #350	; 0x15e
	g_Values_2_Int[10]=4;
	g_Values_2_Int[11]=-4;
	g_Values_2_Int[12]=5;
	g_Values_2_Int[13]=7;
	g_Values_2_Int[14]=5;
	g_Values_2_Int[15]=6;
 80065b6:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
	g_Values_2_Int[16]=6;
 80065ba:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	g_Values_2_Int[17]=0;
 80065be:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
	g_Values_2_Int[18]=1;
	g_Values_2_Int[19]=2;
	g_Values_2_Int[20]=3;
 80065c2:	f8c3 c0b0 	str.w	ip, [r3, #176]	; 0xb0
	g_Values_2_Int[21]=3;
 80065c6:	f8c3 c0b4 	str.w	ip, [r3, #180]	; 0xb4

	g_Values_2_Flt[0]=0;
 80065ca:	649a      	str	r2, [r3, #72]	; 0x48
	g_Values_2_Flt[1]=0.4;
	g_Values_2_Flt[2]=0;
 80065cc:	651a      	str	r2, [r3, #80]	; 0x50
	g_Values_2_Flt[3]=-0.8;
	g_Values_2_Flt[4]=-0.4;
	g_Values_2_Flt[5]=0;
 80065ce:	65da      	str	r2, [r3, #92]	; 0x5c
	//Parametors Primer Paso
	//int g_Values_3_Int[26];
	//float g_Values_3_Flt[3];

	//Parametors patada
	g_Values_4_Int[0]=6;	//N
 80065d0:	f8c3 412c 	str.w	r4, [r3, #300]	; 0x12c
	g_Values_4_Int[1]=12;	//CP th
 80065d4:	f8c3 7130 	str.w	r7, [r3, #304]	; 0x130
	g_Values_4_Int[2]=12;	//DP phi
 80065d8:	f8c3 7134 	str.w	r7, [r3, #308]	; 0x134
	g_Values_4_Int[3]=0;	//DF psi
 80065dc:	f8c3 0138 	str.w	r0, [r3, #312]	; 0x138
	g_Values_4_Int[4]=5;	//CS th
	g_Values_4_Int[5]=70;	//CS phi
	g_Values_4_Int[6]=30;	//CE phi
	g_Values_4_Int[7]=50;	//DS th
	g_Values_4_Int[8]=1200;	//T
	g_Values_4_Int[9]=100;	//T ymax
 80065e0:	f8c3 1150 	str.w	r1, [r3, #336]	; 0x150
	g_Values_4_Int[10]=300;	//t ini
 80065e4:	f8c3 5154 	str.w	r5, [r3, #340]	; 0x154
	g_Values_4_Int[11]=350;	//T ss
 80065e8:	f8c3 6158 	str.w	r6, [r3, #344]	; 0x158
	g_Values_4_Int[12]=100;	//T ss
 80065ec:	f8c3 115c 	str.w	r1, [r3, #348]	; 0x15c

	g_Values_4_Flt[0]=1;		//CP x
 80065f0:	f8c3 b160 	str.w	fp, [r3, #352]	; 0x160
	g_Values_4_Flt[1]=15.3;		//CP z
 80065f4:	f8c3 a164 	str.w	sl, [r3, #356]	; 0x164
	g_Values_4_Flt[2]=3.3;		//DP y
 80065f8:	f8c3 9168 	str.w	r9, [r3, #360]	; 0x168
	g_Values_4_Flt[3]=0;		//DF x
 80065fc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	g_Values_4_Flt[4]=0;		//DF y
 8006600:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	g_Values_4_Flt[5]=4;		//DF z
 8006604:	f8c3 8174 	str.w	r8, [r3, #372]	; 0x174
 8006608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800660c:	2000050c 	andcs	r0, r0, ip, lsl #10
 8006610:	3ecccccd 	cdpcc	12, 12, cr12, cr12, cr13, {6}
 8006614:	bf4ccccd 	svclt	0x004ccccd
 8006618:	becccccd 	cdplt	12, 12, cr12, cr12, cr13, {6}
 800661c:	4174cccd 	cmnmi	r4, sp, asr #25
 8006620:	40533333 	subsmi	r3, r3, r3, lsr r3
 8006624:	f3af 8000 	nop.w

08006628 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8006628:	4770      	bx	lr

0800662a <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 800662a:	e7fe      	b.n	800662a <HardFaultException>

0800662c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800662c:	e7fe      	b.n	800662c <MemManageException>

0800662e <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800662e:	e7fe      	b.n	800662e <BusFaultException>

08006630 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8006630:	e7fe      	b.n	8006630 <UsageFaultException>

08006632 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8006632:	4770      	bx	lr

08006634 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8006634:	4770      	bx	lr

08006636 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8006636:	4770      	bx	lr

08006638 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	ISR_Delay_Base();
 8006638:	f001 ba28 	b.w	8007a8c <ISR_Delay_Base>

0800663c <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 800663c:	4770      	bx	lr

0800663e <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800663e:	4770      	bx	lr

08006640 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8006640:	4770      	bx	lr

08006642 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8006642:	4770      	bx	lr

08006644 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8006644:	4770      	bx	lr

08006646 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8006646:	4770      	bx	lr

08006648 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8006648:	4770      	bx	lr

0800664a <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 800664a:	4770      	bx	lr

0800664c <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 800664c:	4770      	bx	lr

0800664e <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800664e:	4770      	bx	lr

08006650 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8006650:	4770      	bx	lr

08006652 <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8006652:	4770      	bx	lr

08006654 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8006654:	4770      	bx	lr

08006656 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8006656:	4770      	bx	lr

08006658 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8006658:	4770      	bx	lr

0800665a <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 800665a:	4770      	bx	lr

0800665c <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 800665c:	4770      	bx	lr

0800665e <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 800665e:	4770      	bx	lr

08006660 <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 8006660:	4770      	bx	lr

08006662 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8006662:	4770      	bx	lr

08006664 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8006664:	4770      	bx	lr

08006666 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8006666:	4770      	bx	lr

08006668 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8006668:	4770      	bx	lr

0800666a <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 800666a:	4770      	bx	lr

0800666c <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800666c:	4770      	bx	lr

0800666e <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 800666e:	4770      	bx	lr

08006670 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8006670:	4770      	bx	lr

08006672 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8006672:	4770      	bx	lr

08006674 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8006674:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_Update) == SET)
 8006676:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800667a:	2101      	movs	r1, #1
 800667c:	f003 fae6 	bl	8009c4c <TIM_GetITStatus>
 8006680:	2801      	cmp	r0, #1
 8006682:	4604      	mov	r4, r0
 8006684:	d10f      	bne.n	80066a6 <TIM2_IRQHandler+0x32>
	{
		timer++;
 8006686:	4b08      	ldr	r3, [pc, #32]	; (80066a8 <TIM2_IRQHandler+0x34>)
		TIM_SetCounter(TIM2, 0);
 8006688:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
*******************************************************************************/
void TIM2_IRQHandler(void)
{
	if(TIM_GetITStatus(TIM2, TIM_IT_Update) == SET)
	{
		timer++;
 800668c:	681a      	ldr	r2, [r3, #0]
		TIM_SetCounter(TIM2, 0);
 800668e:	2100      	movs	r1, #0
*******************************************************************************/
void TIM2_IRQHandler(void)
{
	if(TIM_GetITStatus(TIM2, TIM_IT_Update) == SET)
	{
		timer++;
 8006690:	3201      	adds	r2, #1
 8006692:	601a      	str	r2, [r3, #0]
		TIM_SetCounter(TIM2, 0);
 8006694:	f003 f9e7 	bl	8009a66 <TIM_SetCounter>
		TIM_ClearITPendingBit(TIM2 ,TIM_IT_Update);
 8006698:	4621      	mov	r1, r4
 800669a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    }
}
 800669e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	if(TIM_GetITStatus(TIM2, TIM_IT_Update) == SET)
	{
		timer++;
		TIM_SetCounter(TIM2, 0);
		TIM_ClearITPendingBit(TIM2 ,TIM_IT_Update);
 80066a2:	f003 bade 	b.w	8009c62 <TIM_ClearITPendingBit>
 80066a6:	bd10      	pop	{r4, pc}
 80066a8:	200006f8 	strdcs	r0, [r0], -r8

080066ac <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 80066ac:	4770      	bx	lr

080066ae <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 80066ae:	4770      	bx	lr

080066b0 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 80066b0:	4770      	bx	lr

080066b2 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 80066b2:	4770      	bx	lr

080066b4 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 80066b4:	4770      	bx	lr

080066b6 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 80066b6:	4770      	bx	lr

080066b8 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 80066b8:	4770      	bx	lr

080066ba <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 80066ba:	4770      	bx	lr

080066bc <USART1_IRQHandler>:
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
#ifdef USING_DYNAMIXEL
	RxD_DXL_Interrupt();
 80066bc:	f000 ba52 	b.w	8006b64 <RxD_DXL_Interrupt>

080066c0 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 80066c0:	4770      	bx	lr

080066c2 <USART3_IRQHandler>:
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
#ifdef USING_PC_UART
	RxD_PCU_Interrupt();
 80066c2:	f000 be9d 	b.w	8007400 <RxD_PCU_Interrupt>

080066c6 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80066c6:	4770      	bx	lr

080066c8 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 80066c8:	4770      	bx	lr

080066ca <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 80066ca:	4770      	bx	lr

080066cc <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 80066cc:	4770      	bx	lr

080066ce <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 80066ce:	4770      	bx	lr

080066d0 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 80066d0:	4770      	bx	lr

080066d2 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 80066d2:	4770      	bx	lr

080066d4 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 80066d4:	4770      	bx	lr

080066d6 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 80066d6:	4770      	bx	lr

080066d8 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 80066d8:	4770      	bx	lr

080066da <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 80066da:	4770      	bx	lr

080066dc <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 80066dc:	4770      	bx	lr

080066de <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 80066de:	4770      	bx	lr

080066e0 <UART5_IRQHandler>:
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
#ifdef USING_ZIGBEE
	RxD_ZIG_Interrupt();
 80066e0:	f001 b8de 	b.w	80078a0 <RxD_ZIG_Interrupt>

080066e4 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 80066e4:	4770      	bx	lr

080066e6 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 80066e6:	4770      	bx	lr

080066e8 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 80066e8:	4770      	bx	lr

080066ea <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 80066ea:	4770      	bx	lr

080066ec <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 80066ec:	4770      	bx	lr

080066ee <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 80066ee:	4770      	bx	lr

080066f0 <SetLED.part.0>:

//##############################################################################
void SetLED(LED_t led, uint8_t state)
{
    if (state)
        GPIO_ResetBits(EasyLED[led].port, EasyLED[led].pin);
 80066f0:	4b03      	ldr	r3, [pc, #12]	; (8006700 <SetLED.part.0+0x10>)
 80066f2:	eb03 02c0 	add.w	r2, r3, r0, lsl #3
 80066f6:	8891      	ldrh	r1, [r2, #4]
 80066f8:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80066fc:	f002 b957 	b.w	80089ae <GPIO_ResetBits>
 8006700:	20000000 	andcs	r0, r0, r0

08006704 <SetLED>:
    };

//##############################################################################
void SetLED(LED_t led, uint8_t state)
{
    if (state)
 8006704:	b109      	cbz	r1, 800670a <SetLED+0x6>
 8006706:	f7ff bff3 	b.w	80066f0 <SetLED.part.0>
        GPIO_ResetBits(EasyLED[led].port, EasyLED[led].pin);
    else
        GPIO_SetBits(EasyLED[led].port, EasyLED[led].pin);
 800670a:	4a04      	ldr	r2, [pc, #16]	; (800671c <SetLED+0x18>)
 800670c:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
 8006710:	8889      	ldrh	r1, [r1, #4]
 8006712:	f852 0030 	ldr.w	r0, [r2, r0, lsl #3]
 8006716:	f002 b948 	b.w	80089aa <GPIO_SetBits>
 800671a:	bf00      	nop
 800671c:	20000000 	andcs	r0, r0, r0

08006720 <ReadButton>:
}

//##############################################################################
uint8_t ReadButton(Button_t button)
{
 8006720:	b508      	push	{r3, lr}
    if (GPIO_ReadInputDataBit(EasyButton[button].port, EasyButton[button].pin)!=SET)
 8006722:	4b06      	ldr	r3, [pc, #24]	; (800673c <ReadButton+0x1c>)
 8006724:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8006728:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800672a:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 800672c:	f002 f92b 	bl	8008986 <GPIO_ReadInputDataBit>
        return 1;
    return 0;
}
 8006730:	f110 30ff 	adds.w	r0, r0, #4294967295
 8006734:	bf18      	it	ne
 8006736:	2001      	movne	r0, #1
 8006738:	bd08      	pop	{r3, pc}
 800673a:	bf00      	nop
 800673c:	20000000 	andcs	r0, r0, r0

08006740 <SetEPort>:
    Buzzed(mlength, (uint32_t) (note>>octave));
}

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
 8006740:	4b06      	ldr	r3, [pc, #24]	; (800675c <SetEPort+0x1c>)
 8006742:	00c0      	lsls	r0, r0, #3
    if (state)
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 8006744:	4403      	add	r3, r0
 8006746:	6e98      	ldr	r0, [r3, #104]	; 0x68
}

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
    if (state)
 8006748:	b119      	cbz	r1, 8006752 <SetEPort+0x12>
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 800674a:	f8b3 106c 	ldrh.w	r1, [r3, #108]	; 0x6c
 800674e:	f002 b92c 	b.w	80089aa <GPIO_SetBits>
    else
        GPIO_ResetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 8006752:	f8b3 106c 	ldrh.w	r1, [r3, #108]	; 0x6c
 8006756:	f002 b92a 	b.w	80089ae <GPIO_ResetBits>
 800675a:	bf00      	nop
 800675c:	20000000 	andcs	r0, r0, r0

08006760 <uDelay>:
    uDelay(nTime*1000);
}

//##############################################################################
void uDelay(uint32_t nTime)
{
 8006760:	b510      	push	{r4, lr}
    if (glDelayCounter==0)
 8006762:	4c0d      	ldr	r4, [pc, #52]	; (8006798 <uDelay+0x38>)
 8006764:	6823      	ldr	r3, [r4, #0]
 8006766:	b91b      	cbnz	r3, 8006770 <uDelay+0x10>
        gbCounterCount++;
 8006768:	7923      	ldrb	r3, [r4, #4]
 800676a:	3301      	adds	r3, #1
 800676c:	b2db      	uxtb	r3, r3
 800676e:	7123      	strb	r3, [r4, #4]
    if (nTime>=100)
        glDelayCounter = (nTime/100);
    else
        glDelayCounter = 1;
#elif defined USING_SYSTICK_10US
    if (nTime>=10)
 8006770:	2809      	cmp	r0, #9
 8006772:	d904      	bls.n	800677e <uDelay+0x1e>
        glDelayCounter = (nTime/10);
 8006774:	230a      	movs	r3, #10
 8006776:	fbb0 f0f3 	udiv	r0, r0, r3
 800677a:	6020      	str	r0, [r4, #0]
 800677c:	e001      	b.n	8006782 <uDelay+0x22>
    else
        glDelayCounter = 1;
 800677e:	2301      	movs	r3, #1
 8006780:	6023      	str	r3, [r4, #0]
#elif defined USING_SYSTICK_1US
    glDelayCounter = (nTime);
#endif

    if (gbCounterCount==1)
 8006782:	7920      	ldrb	r0, [r4, #4]
 8006784:	b2c0      	uxtb	r0, r0
 8006786:	2801      	cmp	r0, #1
 8006788:	d101      	bne.n	800678e <uDelay+0x2e>
    {
        // Enable the SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Enable);
 800678a:	f002 fd19 	bl	80091c0 <SysTick_CounterCmd>
    }

    while (glDelayCounter!=0);
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1fc      	bne.n	800678e <uDelay+0x2e>
}
 8006794:	bd10      	pop	{r4, pc}
 8006796:	bf00      	nop
 8006798:	20000730 	andcs	r0, r0, r0, lsr r7

0800679c <ReadAnalog.part.2>:
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
            uDelay(5);
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
        }
    }
    else if ( (port==EPORT2A) || (port==EPORT5A) )
 800679c:	2801      	cmp	r0, #1
        GPIO_ResetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
}

#define ANALOG_RIGHT_BIT_SHIFT          0
//##############################################################################
uint16_t ReadAnalog(EPortA_t port)
 800679e:	b510      	push	{r4, lr}
 80067a0:	4604      	mov	r4, r0
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
            uDelay(5);
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
        }
    }
    else if ( (port==EPORT2A) || (port==EPORT5A) )
 80067a2:	d001      	beq.n	80067a8 <ReadAnalog.part.2+0xc>
 80067a4:	2804      	cmp	r0, #4
 80067a6:	d10f      	bne.n	80067c8 <ReadAnalog.part.2+0x2c>
    {
        // Select EPORT2A and EPORT5A via multiplexer
        GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 80067a8:	482c      	ldr	r0, [pc, #176]	; (800685c <ReadAnalog.part.2+0xc0>)
 80067aa:	2102      	movs	r1, #2
 80067ac:	f002 f8fd 	bl	80089aa <GPIO_SetBits>
        GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 80067b0:	482a      	ldr	r0, [pc, #168]	; (800685c <ReadAnalog.part.2+0xc0>)
 80067b2:	2104      	movs	r1, #4
 80067b4:	f002 f8fb 	bl	80089ae <GPIO_ResetBits>

        uDelay(5);
 80067b8:	2005      	movs	r0, #5
 80067ba:	f7ff ffd1 	bl	8006760 <uDelay>

        if (port==EPORT2A)
 80067be:	2c01      	cmp	r4, #1
 80067c0:	d11c      	bne.n	80067fc <ReadAnalog.part.2+0x60>
        {
            // Start ADC1 Software Conversion
            ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80067c2:	4827      	ldr	r0, [pc, #156]	; (8006860 <ReadAnalog.part.2+0xc4>)
 80067c4:	4621      	mov	r1, r4
 80067c6:	e012      	b.n	80067ee <ReadAnalog.part.2+0x52>
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
            uDelay(5);
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
        }
    }
    else if ( (port==EPORT3A) || (port==EPORT6A) )
 80067c8:	2802      	cmp	r0, #2
 80067ca:	d001      	beq.n	80067d0 <ReadAnalog.part.2+0x34>
 80067cc:	2805      	cmp	r0, #5
 80067ce:	d121      	bne.n	8006814 <ReadAnalog.part.2+0x78>
    {
        // Select EPORT3A and EPORT6A via multiplexer
        GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 80067d0:	4822      	ldr	r0, [pc, #136]	; (800685c <ReadAnalog.part.2+0xc0>)
 80067d2:	2102      	movs	r1, #2
 80067d4:	f002 f8eb 	bl	80089ae <GPIO_ResetBits>
        GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 80067d8:	4820      	ldr	r0, [pc, #128]	; (800685c <ReadAnalog.part.2+0xc0>)
 80067da:	2104      	movs	r1, #4
 80067dc:	f002 f8e5 	bl	80089aa <GPIO_SetBits>

        uDelay(5);
 80067e0:	2005      	movs	r0, #5
 80067e2:	f7ff ffbd 	bl	8006760 <uDelay>

        if (port==EPORT3A)
 80067e6:	2c02      	cmp	r4, #2
 80067e8:	d108      	bne.n	80067fc <ReadAnalog.part.2+0x60>
        {
            // Start ADC1 Software Conversion
            ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80067ea:	481d      	ldr	r0, [pc, #116]	; (8006860 <ReadAnalog.part.2+0xc4>)
 80067ec:	2101      	movs	r1, #1
 80067ee:	f001 fcc3 	bl	8008178 <ADC_SoftwareStartConvCmd>
            uDelay(5);
 80067f2:	2005      	movs	r0, #5
 80067f4:	f7ff ffb4 	bl	8006760 <uDelay>
            return (uint16_t) (ADC_GetConversionValue(ADC1))>>ANALOG_RIGHT_BIT_SHIFT;
 80067f8:	4819      	ldr	r0, [pc, #100]	; (8006860 <ReadAnalog.part.2+0xc4>)
 80067fa:	e007      	b.n	800680c <ReadAnalog.part.2+0x70>
        }
        else
        {
            // Start ADC2 Software Conversion
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 80067fc:	4819      	ldr	r0, [pc, #100]	; (8006864 <ReadAnalog.part.2+0xc8>)
 80067fe:	2101      	movs	r1, #1
 8006800:	f001 fcba 	bl	8008178 <ADC_SoftwareStartConvCmd>
            uDelay(5);
 8006804:	2005      	movs	r0, #5
 8006806:	f7ff ffab 	bl	8006760 <uDelay>
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
 800680a:	4816      	ldr	r0, [pc, #88]	; (8006864 <ReadAnalog.part.2+0xc8>)
        uDelay(5);

        return temp;
    }
    return 0x8000;
}
 800680c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        else
        {
            // Start ADC2 Software Conversion
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
            uDelay(5);
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
 8006810:	f001 bd21 	b.w	8008256 <ADC_GetConversionValue>
        }
    }
    else if (port==VBUS)
 8006814:	2806      	cmp	r0, #6
 8006816:	d11e      	bne.n	8006856 <ReadAnalog.part.2+0xba>
    {
        uint16_t temp;

        // Set ADC1 to read SIG_VDD/VBUS on Channel 13
        ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1 , ADC_SampleTime_239Cycles5);
 8006818:	2201      	movs	r2, #1
 800681a:	2307      	movs	r3, #7
 800681c:	210d      	movs	r1, #13
 800681e:	4810      	ldr	r0, [pc, #64]	; (8006860 <ReadAnalog.part.2+0xc4>)
 8006820:	f001 fcc8 	bl	80081b4 <ADC_RegularChannelConfig>
        uDelay(5);
 8006824:	2005      	movs	r0, #5
 8006826:	f7ff ff9b 	bl	8006760 <uDelay>
        ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 800682a:	2101      	movs	r1, #1
 800682c:	480c      	ldr	r0, [pc, #48]	; (8006860 <ReadAnalog.part.2+0xc4>)
 800682e:	f001 fca3 	bl	8008178 <ADC_SoftwareStartConvCmd>
        uDelay(5);
 8006832:	2005      	movs	r0, #5
 8006834:	f7ff ff94 	bl	8006760 <uDelay>
        temp = (ADC_GetConversionValue(ADC1))>>ANALOG_RIGHT_BIT_SHIFT;
 8006838:	4809      	ldr	r0, [pc, #36]	; (8006860 <ReadAnalog.part.2+0xc4>)
 800683a:	f001 fd0c 	bl	8008256 <ADC_GetConversionValue>

        // Set ADC1 to read SIG_ADC0 (ADC1 multiplexer output) on Channel 10
        ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 800683e:	210a      	movs	r1, #10
        // Set ADC1 to read SIG_VDD/VBUS on Channel 13
        ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1 , ADC_SampleTime_239Cycles5);
        uDelay(5);
        ADC_SoftwareStartConvCmd(ADC1, ENABLE);
        uDelay(5);
        temp = (ADC_GetConversionValue(ADC1))>>ANALOG_RIGHT_BIT_SHIFT;
 8006840:	4604      	mov	r4, r0

        // Set ADC1 to read SIG_ADC0 (ADC1 multiplexer output) on Channel 10
        ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8006842:	2201      	movs	r2, #1
 8006844:	2307      	movs	r3, #7
 8006846:	4806      	ldr	r0, [pc, #24]	; (8006860 <ReadAnalog.part.2+0xc4>)
 8006848:	f001 fcb4 	bl	80081b4 <ADC_RegularChannelConfig>
        uDelay(5);
 800684c:	2005      	movs	r0, #5
 800684e:	f7ff ff87 	bl	8006760 <uDelay>

        return temp;
 8006852:	4620      	mov	r0, r4
 8006854:	bd10      	pop	{r4, pc}
    }
    return 0x8000;
 8006856:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 800685a:	bd10      	pop	{r4, pc}
 800685c:	40011000 	andmi	r1, r1, r0
 8006860:	40012400 	andmi	r2, r1, r0, lsl #8
 8006864:	40012800 	andmi	r2, r1, r0, lsl #16

08006868 <ReadAnalog>:
}

#define ANALOG_RIGHT_BIT_SHIFT          0
//##############################################################################
uint16_t ReadAnalog(EPortA_t port)
{
 8006868:	b510      	push	{r4, lr}
    if ( (port==EPORT1A) || (port==EPORT4A) )
 800686a:	4604      	mov	r4, r0
 800686c:	b108      	cbz	r0, 8006872 <ReadAnalog+0xa>
 800686e:	2803      	cmp	r0, #3
 8006870:	d120      	bne.n	80068b4 <ReadAnalog+0x4c>
    {
        // Select EPORT1A and EPORT4A via multiplexer
        GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8006872:	4812      	ldr	r0, [pc, #72]	; (80068bc <ReadAnalog+0x54>)
 8006874:	2102      	movs	r1, #2
 8006876:	f002 f89a 	bl	80089ae <GPIO_ResetBits>
        GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 800687a:	4810      	ldr	r0, [pc, #64]	; (80068bc <ReadAnalog+0x54>)
 800687c:	2104      	movs	r1, #4
 800687e:	f002 f896 	bl	80089ae <GPIO_ResetBits>

        uDelay(5);
 8006882:	2005      	movs	r0, #5
 8006884:	f7ff ff6c 	bl	8006760 <uDelay>

        if (port==EPORT1A)
 8006888:	b944      	cbnz	r4, 800689c <ReadAnalog+0x34>
        {
            // Start ADC1 Software Conversion
            ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 800688a:	480d      	ldr	r0, [pc, #52]	; (80068c0 <ReadAnalog+0x58>)
 800688c:	2101      	movs	r1, #1
 800688e:	f001 fc73 	bl	8008178 <ADC_SoftwareStartConvCmd>
            uDelay(5);
 8006892:	2005      	movs	r0, #5
 8006894:	f7ff ff64 	bl	8006760 <uDelay>
            return (uint16_t) (ADC_GetConversionValue(ADC1))>>ANALOG_RIGHT_BIT_SHIFT;
 8006898:	4809      	ldr	r0, [pc, #36]	; (80068c0 <ReadAnalog+0x58>)
 800689a:	e007      	b.n	80068ac <ReadAnalog+0x44>
        }
        else
        {
            // Start ADC2 Software Conversion
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 800689c:	4809      	ldr	r0, [pc, #36]	; (80068c4 <ReadAnalog+0x5c>)
 800689e:	2101      	movs	r1, #1
 80068a0:	f001 fc6a 	bl	8008178 <ADC_SoftwareStartConvCmd>
            uDelay(5);
 80068a4:	2005      	movs	r0, #5
 80068a6:	f7ff ff5b 	bl	8006760 <uDelay>
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
 80068aa:	4806      	ldr	r0, [pc, #24]	; (80068c4 <ReadAnalog+0x5c>)
        uDelay(5);

        return temp;
    }
    return 0x8000;
}
 80068ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        else
        {
            // Start ADC2 Software Conversion
            ADC_SoftwareStartConvCmd(ADC2, ENABLE);
            uDelay(5);
            return (uint16_t) (ADC_GetConversionValue(ADC2))>>ANALOG_RIGHT_BIT_SHIFT;
 80068b0:	f001 bcd1 	b.w	8008256 <ADC_GetConversionValue>
        uDelay(5);

        return temp;
    }
    return 0x8000;
}
 80068b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b8:	f7ff bf70 	b.w	800679c <ReadAnalog.part.2>
 80068bc:	40011000 	andmi	r1, r1, r0
 80068c0:	40012400 	andmi	r2, r1, r0, lsl #8
 80068c4:	40012800 	andmi	r2, r1, r0, lsl #16

080068c8 <ReadIR>:

//##############################################################################
uint16_t ReadIR(EPortA_t port)
{
 80068c8:	b570      	push	{r4, r5, r6, lr}

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
    if (state)
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 80068ca:	4b11      	ldr	r3, [pc, #68]	; (8006910 <ReadIR+0x48>)
//##############################################################################
uint16_t ReadIR(EPortA_t port)
{
    uint16_t temp;

    SetEPort((port*2), 1);
 80068cc:	0044      	lsls	r4, r0, #1
 80068ce:	b2e4      	uxtb	r4, r4

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
    if (state)
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 80068d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
uint16_t ReadIR(EPortA_t port)
{
    uint16_t temp;

    SetEPort((port*2), 1);
    SetEPort((port*2)+1, 0);
 80068d4:	1c65      	adds	r5, r4, #1

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
    if (state)
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 80068d6:	f8b3 106c 	ldrh.w	r1, [r3, #108]	; 0x6c
    return 0x8000;
}

//##############################################################################
uint16_t ReadIR(EPortA_t port)
{
 80068da:	4606      	mov	r6, r0
    uint16_t temp;

    SetEPort((port*2), 1);
    SetEPort((port*2)+1, 0);
 80068dc:	b2ed      	uxtb	r5, r5

//##############################################################################
void SetEPort(EPortD_t pin, uint8_t state)
{
    if (state)
        GPIO_SetBits(EasyEPort[pin].port, EasyEPort[pin].pin);
 80068de:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80068e0:	f002 f863 	bl	80089aa <GPIO_SetBits>
uint16_t ReadIR(EPortA_t port)
{
    uint16_t temp;

    SetEPort((port*2), 1);
    SetEPort((port*2)+1, 0);
 80068e4:	2100      	movs	r1, #0
 80068e6:	4628      	mov	r0, r5
 80068e8:	f7ff ff2a 	bl	8006740 <SetEPort>

    uDelay(25);
 80068ec:	2019      	movs	r0, #25
 80068ee:	f7ff ff37 	bl	8006760 <uDelay>
    temp = ReadAnalog(port);
 80068f2:	4630      	mov	r0, r6
 80068f4:	f7ff ffb8 	bl	8006868 <ReadAnalog>

    SetEPort((port*2), 0);
 80068f8:	2100      	movs	r1, #0

    SetEPort((port*2), 1);
    SetEPort((port*2)+1, 0);

    uDelay(25);
    temp = ReadAnalog(port);
 80068fa:	4606      	mov	r6, r0

    SetEPort((port*2), 0);
 80068fc:	4620      	mov	r0, r4
 80068fe:	f7ff ff1f 	bl	8006740 <SetEPort>
    SetEPort((port*2)+1, 0);
 8006902:	4628      	mov	r0, r5
 8006904:	2100      	movs	r1, #0
 8006906:	f7ff ff1b 	bl	8006740 <SetEPort>

    return temp;
}
 800690a:	4630      	mov	r0, r6
 800690c:	bd70      	pop	{r4, r5, r6, pc}
 800690e:	bf00      	nop
 8006910:	20000000 	andcs	r0, r0, r0

08006914 <mDelay>:
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8006914:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006918:	4358      	muls	r0, r3
 800691a:	f7ff bf21 	b.w	8006760 <uDelay>

0800691e <StartCountdown>:
    while (glDelayCounter!=0);
}

//##############################################################################
void StartCountdown(uint32_t StartTime)
{
 800691e:	b508      	push	{r3, lr}
    if (glCountdownCounter==0)
 8006920:	4b0a      	ldr	r3, [pc, #40]	; (800694c <StartCountdown+0x2e>)
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	b91a      	cbnz	r2, 800692e <StartCountdown+0x10>
        gbCounterCount++;
 8006926:	791a      	ldrb	r2, [r3, #4]
 8006928:	3201      	adds	r2, #1
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	711a      	strb	r2, [r3, #4]

    // Want Timer counting in 1 [ms] intervals
#ifdef USING_SYSTICK_100US
    glCountdownCounter = (StartTime*10);
#elif defined USING_SYSTICK_10US
    glCountdownCounter = (StartTime*100);
 800692e:	2264      	movs	r2, #100	; 0x64
 8006930:	4350      	muls	r0, r2
 8006932:	6098      	str	r0, [r3, #8]
#elif defined USING_SYSTICK_1US
    glCountdownCounter = (StartTime*1000);
#endif

    if (gbCounterCount==1)
 8006934:	7918      	ldrb	r0, [r3, #4]
 8006936:	b2c0      	uxtb	r0, r0
 8006938:	2801      	cmp	r0, #1
 800693a:	d101      	bne.n	8006940 <StartCountdown+0x22>
    {
        // Enable the SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Enable);
 800693c:	f002 fc40 	bl	80091c0 <SysTick_CounterCmd>
    }

    SetLED(AUX, 1);
}
 8006940:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006944:	2006      	movs	r0, #6
 8006946:	f7ff bed3 	b.w	80066f0 <SetLED.part.0>
 800694a:	bf00      	nop
 800694c:	20000730 	andcs	r0, r0, r0, lsr r7

08006950 <start_countdown_buzzer>:

//##############################################################################
void start_countdown_buzzer(uint32_t nTime)
{
    if (glBuzzerCounter==0)
 8006950:	4b08      	ldr	r3, [pc, #32]	; (8006974 <start_countdown_buzzer+0x24>)
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	b91a      	cbnz	r2, 800695e <start_countdown_buzzer+0xe>
        gbCounterCount++;
 8006956:	791a      	ldrb	r2, [r3, #4]
 8006958:	3201      	adds	r2, #1
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	711a      	strb	r2, [r3, #4]

    // Want Timer counting in 1 [ms] intervals
#ifdef USING_SYSTICK_100US
    glBuzzerCounter = (nTime*10);
#elif defined USING_SYSTICK_10US
    glBuzzerCounter = (nTime*100);
 800695e:	2264      	movs	r2, #100	; 0x64
 8006960:	4350      	muls	r0, r2
 8006962:	60d8      	str	r0, [r3, #12]
#elif defined USING_SYSTICK_1US
    glBuzzerCounter = (nTime*1000);
#endif

    if (gbCounterCount==1)
 8006964:	7918      	ldrb	r0, [r3, #4]
 8006966:	b2c0      	uxtb	r0, r0
 8006968:	2801      	cmp	r0, #1
 800696a:	d101      	bne.n	8006970 <start_countdown_buzzer+0x20>
    {
        // Enable the SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Enable);
 800696c:	f002 bc28 	b.w	80091c0 <SysTick_CounterCmd>
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	20000730 	andcs	r0, r0, r0, lsr r7

08006978 <Buzzed>:

volatile uint32_t glBuzzerCounter;
void start_countdown_buzzer(uint32_t);
//##############################################################################
void Buzzed(uint32_t mlength, uint32_t tone)
{
 8006978:	b510      	push	{r4, lr}
 800697a:	460c      	mov	r4, r1
    // tone = 1/(2*1e-6*f) = 1/(2*1e-6*440*2^(cents_relative/1200))
    //   using uDelay(), 50% duty cycle, cents relative to A_5

//#define FREQTOTONE(f)    (5000000/f)    // (1/(2*1e-6*f))

    start_countdown_buzzer(mlength);
 800697c:	f7ff ffe8 	bl	8006950 <start_countdown_buzzer>
    while (glBuzzerCounter>0)
 8006980:	4b09      	ldr	r3, [pc, #36]	; (80069a8 <Buzzed+0x30>)
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	b173      	cbz	r3, 80069a4 <Buzzed+0x2c>
    {
        GPIO_ResetBits(PORT_BUZZER, PIN_BUZZER);
 8006986:	2140      	movs	r1, #64	; 0x40
 8006988:	4808      	ldr	r0, [pc, #32]	; (80069ac <Buzzed+0x34>)
 800698a:	f002 f810 	bl	80089ae <GPIO_ResetBits>
        uDelay(tone);
 800698e:	4620      	mov	r0, r4
 8006990:	f7ff fee6 	bl	8006760 <uDelay>
        GPIO_SetBits(PORT_BUZZER, PIN_BUZZER);
 8006994:	4805      	ldr	r0, [pc, #20]	; (80069ac <Buzzed+0x34>)
 8006996:	2140      	movs	r1, #64	; 0x40
 8006998:	f002 f807 	bl	80089aa <GPIO_SetBits>
        uDelay(tone);
 800699c:	4620      	mov	r0, r4
 800699e:	f7ff fedf 	bl	8006760 <uDelay>
 80069a2:	e7ed      	b.n	8006980 <Buzzed+0x8>
    }
}
 80069a4:	bd10      	pop	{r4, pc}
 80069a6:	bf00      	nop
 80069a8:	20000730 	andcs	r0, r0, r0, lsr r7
 80069ac:	40010800 	andmi	r0, r1, r0, lsl #16

080069b0 <PlayNote>:

//##############################################################################
void PlayNote(uint32_t mlength, buzzed_note_t note, uint8_t octave)
{
    Buzzed(mlength, (uint32_t) (note>>octave));
 80069b0:	4111      	asrs	r1, r2
 80069b2:	f7ff bfe1 	b.w	8006978 <Buzzed>

080069b6 <start_timeout_dxl>:
}

//##############################################################################
void start_timeout_dxl(uint32_t nTime)
{
    if (glDxlTimeoutCounter==0)
 80069b6:	4b0b      	ldr	r3, [pc, #44]	; (80069e4 <start_timeout_dxl+0x2e>)
 80069b8:	691a      	ldr	r2, [r3, #16]
 80069ba:	b91a      	cbnz	r2, 80069c4 <start_timeout_dxl+0xe>
        gbCounterCount++;
 80069bc:	791a      	ldrb	r2, [r3, #4]
 80069be:	3201      	adds	r2, #1
 80069c0:	b2d2      	uxtb	r2, r2
 80069c2:	711a      	strb	r2, [r3, #4]
    if (nTime>=100)
        glDxlTimeoutCounter = (nTime/100);
    else
        glDxlTimeoutCounter = 1;
#elif defined USING_SYSTICK_10US
    if (nTime>=10)
 80069c4:	2809      	cmp	r0, #9
 80069c6:	d904      	bls.n	80069d2 <start_timeout_dxl+0x1c>
        glDxlTimeoutCounter = (nTime/10);
 80069c8:	220a      	movs	r2, #10
 80069ca:	fbb0 f0f2 	udiv	r0, r0, r2
 80069ce:	6118      	str	r0, [r3, #16]
 80069d0:	e001      	b.n	80069d6 <start_timeout_dxl+0x20>
    else
        glDxlTimeoutCounter = 1;
 80069d2:	2201      	movs	r2, #1
 80069d4:	611a      	str	r2, [r3, #16]
#elif defined USING_SYSTICK_1US
    glDxlTimeoutCounter = (nTime);
#endif

    if (gbCounterCount==1)
 80069d6:	7918      	ldrb	r0, [r3, #4]
 80069d8:	b2c0      	uxtb	r0, r0
 80069da:	2801      	cmp	r0, #1
 80069dc:	d101      	bne.n	80069e2 <start_timeout_dxl+0x2c>
    {
        // Enable the SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Enable);
 80069de:	f002 bbef 	b.w	80091c0 <SysTick_CounterCmd>
 80069e2:	4770      	bx	lr
 80069e4:	20000730 	andcs	r0, r0, r0, lsr r7

080069e8 <start_timeout_pcu>:
}

//##############################################################################
void start_timeout_pcu(uint32_t nTime)
{
    if (glPcuTimeoutCounter==0)
 80069e8:	4b0b      	ldr	r3, [pc, #44]	; (8006a18 <start_timeout_pcu+0x30>)
 80069ea:	695a      	ldr	r2, [r3, #20]
 80069ec:	b91a      	cbnz	r2, 80069f6 <start_timeout_pcu+0xe>
        gbCounterCount++;
 80069ee:	791a      	ldrb	r2, [r3, #4]
 80069f0:	3201      	adds	r2, #1
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	711a      	strb	r2, [r3, #4]
    if (nTime>=100)
        glPcuTimeoutCounter = (nTime/100);
    else
        glPcuTimeoutCounter = 1;
#elif defined USING_SYSTICK_10US
    if (nTime>=10)
 80069f6:	2809      	cmp	r0, #9
 80069f8:	d904      	bls.n	8006a04 <start_timeout_pcu+0x1c>
        glPcuTimeoutCounter = (nTime/10);
 80069fa:	220a      	movs	r2, #10
 80069fc:	fbb0 f0f2 	udiv	r0, r0, r2
 8006a00:	6158      	str	r0, [r3, #20]
 8006a02:	e001      	b.n	8006a08 <start_timeout_pcu+0x20>
    else
        glPcuTimeoutCounter = 1;
 8006a04:	2201      	movs	r2, #1
 8006a06:	615a      	str	r2, [r3, #20]
#elif defined USING_SYSTICK_1US
    glPcuTimeoutCounter = (nTime);
#endif

    if (gbCounterCount==1)
 8006a08:	7918      	ldrb	r0, [r3, #4]
 8006a0a:	b2c0      	uxtb	r0, r0
 8006a0c:	2801      	cmp	r0, #1
 8006a0e:	d101      	bne.n	8006a14 <start_timeout_pcu+0x2c>
    {
        // Enable the SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Enable);
 8006a10:	f002 bbd6 	b.w	80091c0 <SysTick_CounterCmd>
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	20000730 	andcs	r0, r0, r0, lsr r7

08006a1c <dxl_hal_open>:
uint8_t dxl_hal_timeout(void);
void RxD_DXL_Interrupt(void);

//##############################################################################
uint8_t dxl_hal_open(uint32_t baudrate)
{
 8006a1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a1e:	4604      	mov	r4, r0
    USART_InitTypeDef USART_InitStructure;

    USART_StructInit(&USART_InitStructure);
 8006a20:	4668      	mov	r0, sp
 8006a22:	f003 f9b1 	bl	8009d88 <USART_StructInit>

    USART_InitStructure.USART_BaudRate = baudrate;
 8006a26:	9400      	str	r4, [sp, #0]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No ;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART1);
 8006a28:	4c12      	ldr	r4, [pc, #72]	; (8006a74 <dxl_hal_open+0x58>)
    USART_InitTypeDef USART_InitStructure;

    USART_StructInit(&USART_InitStructure);

    USART_InitStructure.USART_BaudRate = baudrate;
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f8ad 3004 	strh.w	r3, [sp, #4]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8006a30:	f8ad 3006 	strh.w	r3, [sp, #6]
    USART_InitStructure.USART_Parity = USART_Parity_No ;
 8006a34:	f8ad 3008 	strh.w	r3, [sp, #8]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006a38:	f8ad 300c 	strh.w	r3, [sp, #12]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART1);
 8006a3c:	4620      	mov	r0, r4
    USART_InitStructure.USART_BaudRate = baudrate;
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No ;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006a3e:	230c      	movs	r3, #12
 8006a40:	f8ad 300a 	strh.w	r3, [sp, #10]

    USART_DeInit(USART1);
 8006a44:	f003 f912 	bl	8009c6c <USART_DeInit>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8006a48:	f242 7010 	movw	r0, #10000	; 0x2710
 8006a4c:	f7ff fe88 	bl	8006760 <uDelay>
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART1);
    mDelay(10);
    // Configure USART1 (dynamixel)
    USART_Init(USART1, &USART_InitStructure);
 8006a50:	4620      	mov	r0, r4
 8006a52:	4669      	mov	r1, sp
 8006a54:	f003 f954 	bl	8009d00 <USART_Init>

    // Enable USART1 (dynamixel) Receive interrupt
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8006a58:	4620      	mov	r0, r4
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f240 5125 	movw	r1, #1317	; 0x525
 8006a60:	f003 f9bf 	bl	8009de2 <USART_ITConfig>

    // Enable USART1 (dynamixel)
    USART_Cmd(USART1, ENABLE);
 8006a64:	4620      	mov	r0, r4
 8006a66:	2101      	movs	r1, #1
 8006a68:	f003 f9af 	bl	8009dca <USART_Cmd>

    return 1;
}
 8006a6c:	2001      	movs	r0, #1
 8006a6e:	b004      	add	sp, #16
 8006a70:	bd10      	pop	{r4, pc}
 8006a72:	bf00      	nop
 8006a74:	40013800 	andmi	r3, r1, r0, lsl #16

08006a78 <dxl_hal_close>:

//##############################################################################
void dxl_hal_close(void)
{
    // Disable USART1 (dynamixel)
    USART_Cmd(USART1, DISABLE);
 8006a78:	4801      	ldr	r0, [pc, #4]	; (8006a80 <dxl_hal_close+0x8>)
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	f003 b9a5 	b.w	8009dca <USART_Cmd>
 8006a80:	40013800 	andmi	r3, r1, r0, lsl #16

08006a84 <dxl_hal_clear>:
}

//##############################################################################
void dxl_hal_clear(void)
{
 8006a84:	2300      	movs	r3, #0
    // Clear communication buffer
    uint16_t i;
    for (i=0; i<DXL_BUFFER_LENGTH; i++)
        gbpDxlBuffer[i] = 0;
 8006a86:	4a06      	ldr	r2, [pc, #24]	; (8006aa0 <dxl_hal_clear+0x1c>)
 8006a88:	2100      	movs	r1, #0
 8006a8a:	18d0      	adds	r0, r2, r3
 8006a8c:	3301      	adds	r3, #1
//##############################################################################
void dxl_hal_clear(void)
{
    // Clear communication buffer
    uint16_t i;
    for (i=0; i<DXL_BUFFER_LENGTH; i++)
 8006a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
        gbpDxlBuffer[i] = 0;
 8006a92:	7601      	strb	r1, [r0, #24]
//##############################################################################
void dxl_hal_clear(void)
{
    // Clear communication buffer
    uint16_t i;
    for (i=0; i<DXL_BUFFER_LENGTH; i++)
 8006a94:	d1f7      	bne.n	8006a86 <dxl_hal_clear+0x2>
        gbpDxlBuffer[i] = 0;
    gbDxlRead = 0;
 8006a96:	f8a2 1118 	strh.w	r1, [r2, #280]	; 0x118
    gbDxlWrite = 0;
 8006a9a:	f8a2 111a 	strh.w	r1, [r2, #282]	; 0x11a
 8006a9e:	4770      	bx	lr
 8006aa0:	20000730 	andcs	r0, r0, r0, lsr r7

08006aa4 <dxl_hal_tx>:
}

//##############################################################################
uint8_t dxl_hal_tx(uint8_t *pPacket, uint8_t numPacket)
{
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	460d      	mov	r5, r1
    uint8_t i;
    for (i=0; i<numPacket; i++)
 8006aaa:	2400      	movs	r4, #0
 8006aac:	b2e3      	uxtb	r3, r4
 8006aae:	42ab      	cmp	r3, r5
 8006ab0:	d21b      	bcs.n	8006aea <dxl_hal_tx+0x46>
    {
        // RX Disable
        GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);
 8006ab2:	480f      	ldr	r0, [pc, #60]	; (8006af0 <dxl_hal_tx+0x4c>)
 8006ab4:	2120      	movs	r1, #32
 8006ab6:	f001 ff7a 	bl	80089ae <GPIO_ResetBits>
        // TX Enable
        GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);
 8006aba:	480d      	ldr	r0, [pc, #52]	; (8006af0 <dxl_hal_tx+0x4c>)
 8006abc:	2110      	movs	r1, #16
 8006abe:	f001 ff74 	bl	80089aa <GPIO_SetBits>

        USART_SendData(USART1,pPacket[i]);
 8006ac2:	480c      	ldr	r0, [pc, #48]	; (8006af4 <dxl_hal_tx+0x50>)
 8006ac4:	5d31      	ldrb	r1, [r6, r4]
 8006ac6:	f003 f9e6 	bl	8009e96 <USART_SendData>
        while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 8006aca:	480a      	ldr	r0, [pc, #40]	; (8006af4 <dxl_hal_tx+0x50>)
 8006acc:	2140      	movs	r1, #64	; 0x40
 8006ace:	f003 fa3d 	bl	8009f4c <USART_GetFlagStatus>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d0f9      	beq.n	8006aca <dxl_hal_tx+0x26>

        // TX Disable
        GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);
 8006ad6:	4806      	ldr	r0, [pc, #24]	; (8006af0 <dxl_hal_tx+0x4c>)
 8006ad8:	2110      	movs	r1, #16
 8006ada:	f001 ff68 	bl	80089ae <GPIO_ResetBits>
        // RX Enable
        GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);
 8006ade:	4804      	ldr	r0, [pc, #16]	; (8006af0 <dxl_hal_tx+0x4c>)
 8006ae0:	2120      	movs	r1, #32
 8006ae2:	f001 ff62 	bl	80089aa <GPIO_SetBits>
 8006ae6:	3401      	adds	r4, #1
 8006ae8:	e7e0      	b.n	8006aac <dxl_hal_tx+0x8>
    }

    return numPacket;
}
 8006aea:	4628      	mov	r0, r5
 8006aec:	bd70      	pop	{r4, r5, r6, pc}
 8006aee:	bf00      	nop
 8006af0:	40010c00 	andmi	r0, r1, r0, lsl #24
 8006af4:	40013800 	andmi	r3, r1, r0, lsl #16

08006af8 <dxl_hal_rx>:

//##############################################################################
uint8_t dxl_hal_rx(uint8_t *pPacket, uint8_t numPacket)
{
 8006af8:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;
    for (i=0; i<numPacket; i++)
 8006afa:	2200      	movs	r2, #0
 8006afc:	b2d4      	uxtb	r4, r2
 8006afe:	428c      	cmp	r4, r1
 8006b00:	d21c      	bcs.n	8006b3c <dxl_hal_rx+0x44>
    {
        if (gbDxlRead!=gbDxlWrite)
 8006b02:	4b10      	ldr	r3, [pc, #64]	; (8006b44 <dxl_hal_rx+0x4c>)
 8006b04:	f8b3 6118 	ldrh.w	r6, [r3, #280]	; 0x118
 8006b08:	f8b3 511a 	ldrh.w	r5, [r3, #282]	; 0x11a
 8006b0c:	b2b6      	uxth	r6, r6
 8006b0e:	b2ad      	uxth	r5, r5
 8006b10:	42ae      	cmp	r6, r5
 8006b12:	d015      	beq.n	8006b40 <dxl_hal_rx+0x48>
        {
            pPacket[i] = gbpDxlBuffer[gbDxlRead++];
 8006b14:	f8b3 4118 	ldrh.w	r4, [r3, #280]	; 0x118
 8006b18:	b2a4      	uxth	r4, r4
 8006b1a:	1c65      	adds	r5, r4, #1
 8006b1c:	b2ad      	uxth	r5, r5
 8006b1e:	f8a3 5118 	strh.w	r5, [r3, #280]	; 0x118
 8006b22:	441c      	add	r4, r3
 8006b24:	7e24      	ldrb	r4, [r4, #24]
 8006b26:	5484      	strb	r4, [r0, r2]
            if (gbDxlRead>(DXL_BUFFER_LENGTH-1))
 8006b28:	f8b3 4118 	ldrh.w	r4, [r3, #280]	; 0x118
 8006b2c:	3201      	adds	r2, #1
 8006b2e:	b2a4      	uxth	r4, r4
 8006b30:	2cff      	cmp	r4, #255	; 0xff
                gbDxlRead = 0;
 8006b32:	bf84      	itt	hi
 8006b34:	2400      	movhi	r4, #0
 8006b36:	f8a3 4118 	strhhi.w	r4, [r3, #280]	; 0x118
 8006b3a:	e7df      	b.n	8006afc <dxl_hal_rx+0x4>
 8006b3c:	4608      	mov	r0, r1
 8006b3e:	bd70      	pop	{r4, r5, r6, pc}
 8006b40:	4620      	mov	r0, r4
        else
            return i;
    }

    return numPacket;
}
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
 8006b44:	20000730 	andcs	r0, r0, r0, lsr r7

08006b48 <dxl_hal_set_timeout>:

//##############################################################################
void dxl_hal_set_timeout(uint8_t NumRcvByte)
{
    start_timeout_dxl(NumRcvByte*30);
 8006b48:	231e      	movs	r3, #30
 8006b4a:	4358      	muls	r0, r3
 8006b4c:	f7ff bf33 	b.w	80069b6 <start_timeout_dxl>

08006b50 <dxl_hal_timeout>:
}

//##############################################################################
uint8_t dxl_hal_timeout(void)
{
    if (glDxlTimeoutCounter==0)
 8006b50:	4b03      	ldr	r3, [pc, #12]	; (8006b60 <dxl_hal_timeout+0x10>)
 8006b52:	6918      	ldr	r0, [r3, #16]
        return 1;
    else
        return 0;
}
 8006b54:	f1d0 0001 	rsbs	r0, r0, #1
 8006b58:	bf38      	it	cc
 8006b5a:	2000      	movcc	r0, #0
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	20000730 	andcs	r0, r0, r0, lsr r7

08006b64 <RxD_DXL_Interrupt>:

//##############################################################################
void RxD_DXL_Interrupt(void)
{
 8006b64:	b508      	push	{r3, lr}
    uint8_t temp;
    if (USART_GetITStatus(USART1, USART_IT_RXNE)!=RESET)
 8006b66:	481c      	ldr	r0, [pc, #112]	; (8006bd8 <RxD_DXL_Interrupt+0x74>)
 8006b68:	f240 5125 	movw	r1, #1317	; 0x525
 8006b6c:	f003 f9f8 	bl	8009f60 <USART_GetITStatus>
 8006b70:	b380      	cbz	r0, 8006bd4 <RxD_DXL_Interrupt+0x70>
    {
        temp = USART_ReceiveData(USART1);
 8006b72:	4819      	ldr	r0, [pc, #100]	; (8006bd8 <RxD_DXL_Interrupt+0x74>)
 8006b74:	f003 f993 	bl	8009e9e <USART_ReceiveData>
    }
    else
        return;

    if (gbDxlWrite<(DXL_BUFFER_LENGTH-1))
 8006b78:	4b18      	ldr	r3, [pc, #96]	; (8006bdc <RxD_DXL_Interrupt+0x78>)
void RxD_DXL_Interrupt(void)
{
    uint8_t temp;
    if (USART_GetITStatus(USART1, USART_IT_RXNE)!=RESET)
    {
        temp = USART_ReceiveData(USART1);
 8006b7a:	b2c0      	uxtb	r0, r0
    }
    else
        return;

    if (gbDxlWrite<(DXL_BUFFER_LENGTH-1))
 8006b7c:	f8b3 211a 	ldrh.w	r2, [r3, #282]	; 0x11a
 8006b80:	b292      	uxth	r2, r2
 8006b82:	2afe      	cmp	r2, #254	; 0xfe
    {
        gbpDxlBuffer[gbDxlWrite++] = temp;
 8006b84:	f8b3 211a 	ldrh.w	r2, [r3, #282]	; 0x11a
 8006b88:	b292      	uxth	r2, r2
        temp = USART_ReceiveData(USART1);
    }
    else
        return;

    if (gbDxlWrite<(DXL_BUFFER_LENGTH-1))
 8006b8a:	d806      	bhi.n	8006b9a <RxD_DXL_Interrupt+0x36>
    {
        gbpDxlBuffer[gbDxlWrite++] = temp;
 8006b8c:	1c51      	adds	r1, r2, #1
 8006b8e:	b289      	uxth	r1, r1
 8006b90:	441a      	add	r2, r3
 8006b92:	f8a3 111a 	strh.w	r1, [r3, #282]	; 0x11a
 8006b96:	7610      	strb	r0, [r2, #24]
 8006b98:	e004      	b.n	8006ba4 <RxD_DXL_Interrupt+0x40>
    }
    else
    {
        gbpDxlBuffer[gbDxlWrite] = temp;
 8006b9a:	441a      	add	r2, r3
 8006b9c:	7610      	strb	r0, [r2, #24]
        gbDxlWrite = 0;
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
    }

    if (gbDxlRead==gbDxlWrite)
 8006ba4:	f8b3 0118 	ldrh.w	r0, [r3, #280]	; 0x118
 8006ba8:	f8b3 111a 	ldrh.w	r1, [r3, #282]	; 0x11a
 8006bac:	b280      	uxth	r0, r0
 8006bae:	b289      	uxth	r1, r1
 8006bb0:	4288      	cmp	r0, r1
 8006bb2:	4a0a      	ldr	r2, [pc, #40]	; (8006bdc <RxD_DXL_Interrupt+0x78>)
 8006bb4:	d105      	bne.n	8006bc2 <RxD_DXL_Interrupt+0x5e>
        gbDxlRead++;
 8006bb6:	f8b2 1118 	ldrh.w	r1, [r2, #280]	; 0x118
 8006bba:	3101      	adds	r1, #1
 8006bbc:	b289      	uxth	r1, r1
 8006bbe:	f8a2 1118 	strh.w	r1, [r2, #280]	; 0x118
    if (gbDxlRead>(DXL_BUFFER_LENGTH-1))
 8006bc2:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2bff      	cmp	r3, #255	; 0xff
 8006bca:	d903      	bls.n	8006bd4 <RxD_DXL_Interrupt+0x70>
        gbDxlRead=0;
 8006bcc:	4b03      	ldr	r3, [pc, #12]	; (8006bdc <RxD_DXL_Interrupt+0x78>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8006bd4:	bd08      	pop	{r3, pc}
 8006bd6:	bf00      	nop
 8006bd8:	40013800 	andmi	r3, r1, r0, lsl #16
 8006bdc:	20000730 	andcs	r0, r0, r0, lsr r7

08006be0 <dxl_initialize>:
void dxl_rx_packet(void);
void dxl_clear_statpkt(void);

//##############################################################################
uint8_t dxl_initialize(uint32_t baudrate)
{
 8006be0:	b508      	push	{r3, lr}
    if (dxl_hal_open(baudrate)==0)
 8006be2:	f7ff ff1b 	bl	8006a1c <dxl_hal_open>
 8006be6:	b140      	cbz	r0, 8006bfa <dxl_initialize+0x1a>
        return 0;

    gbCommStatus = DXL_RXSUCCESS;
 8006be8:	4b04      	ldr	r3, [pc, #16]	; (8006bfc <dxl_initialize+0x1c>)
 8006bea:	2202      	movs	r2, #2
 8006bec:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
    giBusUsing = 0;
 8006bf0:	4b03      	ldr	r3, [pc, #12]	; (8006c00 <dxl_initialize+0x20>)
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    return 1;
 8006bf8:	2001      	movs	r0, #1
}
 8006bfa:	bd08      	pop	{r3, pc}
 8006bfc:	20000000 	andcs	r0, r0, r0
 8006c00:	20000730 	andcs	r0, r0, r0, lsr r7

08006c04 <dxl_terminate>:

//##############################################################################
void dxl_terminate(void)
{
    dxl_hal_close();
 8006c04:	f7ff bf38 	b.w	8006a78 <dxl_hal_close>

08006c08 <dxl_tx_packet>:
}

//##############################################################################
void dxl_tx_packet(void)
{
 8006c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t TxNumByte, RealTxNumByte;
    uint8_t checksum = 0;

    if (giBusUsing==1)
 8006c0a:	4b3a      	ldr	r3, [pc, #232]	; (8006cf4 <dxl_tx_packet+0xec>)
 8006c0c:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8006c10:	461c      	mov	r4, r3
 8006c12:	2a01      	cmp	r2, #1
 8006c14:	d06d      	beq.n	8006cf2 <dxl_tx_packet+0xea>
        return;

    giBusUsing = 1;
 8006c16:	2201      	movs	r2, #1

    gbCommStatus = 0;

    if (gbInstructionPacket[DXL_PKT_LEN]>(DXL_MAXNUM_TXPARAM+2))
 8006c18:	f893 1120 	ldrb.w	r1, [r3, #288]	; 0x120
    uint8_t checksum = 0;

    if (giBusUsing==1)
        return;

    giBusUsing = 1;
 8006c1c:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    gbCommStatus = 0;
 8006c20:	4a35      	ldr	r2, [pc, #212]	; (8006cf8 <dxl_tx_packet+0xf0>)
 8006c22:	2000      	movs	r0, #0

    if (gbInstructionPacket[DXL_PKT_LEN]>(DXL_MAXNUM_TXPARAM+2))
 8006c24:	29a2      	cmp	r1, #162	; 0xa2
    if (giBusUsing==1)
        return;

    giBusUsing = 1;

    gbCommStatus = 0;
 8006c26:	f8a2 00c8 	strh.w	r0, [r2, #200]	; 0xc8
 8006c2a:	4615      	mov	r5, r2

    if (gbInstructionPacket[DXL_PKT_LEN]>(DXL_MAXNUM_TXPARAM+2))
 8006c2c:	d905      	bls.n	8006c3a <dxl_tx_packet+0x32>
    {
        gbCommStatus |= DXL_TXERROR;
 8006c2e:	f8b2 10c8 	ldrh.w	r1, [r2, #200]	; 0xc8
 8006c32:	b289      	uxth	r1, r1
 8006c34:	f041 0110 	orr.w	r1, r1, #16
 8006c38:	e00d      	b.n	8006c56 <dxl_tx_packet+0x4e>
        giBusUsing = 0;
        return;
    }

    if (   (gbInstructionPacket[DXL_PKT_INST] != INST_PING)
 8006c3a:	f893 6121 	ldrb.w	r6, [r3, #289]	; 0x121
 8006c3e:	1e77      	subs	r7, r6, #1
 8006c40:	2f05      	cmp	r7, #5
 8006c42:	d90d      	bls.n	8006c60 <dxl_tx_packet+0x58>
        && (gbInstructionPacket[DXL_PKT_INST] != INST_READ_DATA)
        && (gbInstructionPacket[DXL_PKT_INST] != INST_WRITE_DATA)
        && (gbInstructionPacket[DXL_PKT_INST] != INST_REG_WRITE)
        && (gbInstructionPacket[DXL_PKT_INST] != INST_ACTION)
        && (gbInstructionPacket[DXL_PKT_INST] != INST_RESET)
        && (gbInstructionPacket[DXL_PKT_INST] != INST_SYNC_WRITE)
 8006c44:	2e83      	cmp	r6, #131	; 0x83
 8006c46:	d00b      	beq.n	8006c60 <dxl_tx_packet+0x58>
        && (gbInstructionPacket[DXL_PKT_INST] != INST_CAP_REGION) )
 8006c48:	2e0e      	cmp	r6, #14
 8006c4a:	d009      	beq.n	8006c60 <dxl_tx_packet+0x58>
    {
        gbCommStatus |= DXL_BAD_INST;
 8006c4c:	f8b2 10c8 	ldrh.w	r1, [r2, #200]	; 0xc8
 8006c50:	b289      	uxth	r1, r1
 8006c52:	f041 0120 	orr.w	r1, r1, #32
 8006c56:	f8a2 10c8 	strh.w	r1, [r2, #200]	; 0xc8
        giBusUsing = 0;
 8006c5a:	f883 011c 	strb.w	r0, [r3, #284]	; 0x11c
        return;
 8006c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    gbInstructionPacket[0] = 0xFF;
 8006c60:	23ff      	movs	r3, #255	; 0xff
 8006c62:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
    gbInstructionPacket[1] = 0xFF;
 8006c66:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
    for (i=0; i<(gbInstructionPacket[DXL_PKT_LEN]+1); i++)
 8006c6a:	2300      	movs	r3, #0
//##############################################################################
void dxl_tx_packet(void)
{
    uint8_t i;
    uint8_t TxNumByte, RealTxNumByte;
    uint8_t checksum = 0;
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	b2d8      	uxtb	r0, r3
        return;
    }

    gbInstructionPacket[0] = 0xFF;
    gbInstructionPacket[1] = 0xFF;
    for (i=0; i<(gbInstructionPacket[DXL_PKT_LEN]+1); i++)
 8006c70:	4281      	cmp	r1, r0
 8006c72:	f103 0301 	add.w	r3, r3, #1
 8006c76:	db05      	blt.n	8006c84 <dxl_tx_packet+0x7c>
        checksum += gbInstructionPacket[i+2];
 8006c78:	4420      	add	r0, r4
 8006c7a:	f890 011f 	ldrb.w	r0, [r0, #287]	; 0x11f
 8006c7e:	4402      	add	r2, r0
 8006c80:	b2d2      	uxtb	r2, r2
 8006c82:	e7f4      	b.n	8006c6e <dxl_tx_packet+0x66>
    gbInstructionPacket[gbInstructionPacket[DXL_PKT_LEN]+3] = ~checksum;

    if (gbCommStatus&(DXL_RXFAIL | DXL_RXTIMEOUT | DXL_RXCHECKSUM | DXL_RXLENGTH | DXL_BAD_INST | DXL_BAD_ID))
 8006c84:	f8b5 30c8 	ldrh.w	r3, [r5, #200]	; 0xc8

    gbInstructionPacket[0] = 0xFF;
    gbInstructionPacket[1] = 0xFF;
    for (i=0; i<(gbInstructionPacket[DXL_PKT_LEN]+1); i++)
        checksum += gbInstructionPacket[i+2];
    gbInstructionPacket[gbInstructionPacket[DXL_PKT_LEN]+3] = ~checksum;
 8006c88:	4421      	add	r1, r4

    if (gbCommStatus&(DXL_RXFAIL | DXL_RXTIMEOUT | DXL_RXCHECKSUM | DXL_RXLENGTH | DXL_BAD_INST | DXL_BAD_ID))
 8006c8a:	f423 7365 	bic.w	r3, r3, #916	; 0x394
 8006c8e:	f023 0303 	bic.w	r3, r3, #3
 8006c92:	04db      	lsls	r3, r3, #19

    gbInstructionPacket[0] = 0xFF;
    gbInstructionPacket[1] = 0xFF;
    for (i=0; i<(gbInstructionPacket[DXL_PKT_LEN]+1); i++)
        checksum += gbInstructionPacket[i+2];
    gbInstructionPacket[gbInstructionPacket[DXL_PKT_LEN]+3] = ~checksum;
 8006c94:	43d2      	mvns	r2, r2

    if (gbCommStatus&(DXL_RXFAIL | DXL_RXTIMEOUT | DXL_RXCHECKSUM | DXL_RXLENGTH | DXL_BAD_INST | DXL_BAD_ID))
 8006c96:	0cdb      	lsrs	r3, r3, #19

    gbInstructionPacket[0] = 0xFF;
    gbInstructionPacket[1] = 0xFF;
    for (i=0; i<(gbInstructionPacket[DXL_PKT_LEN]+1); i++)
        checksum += gbInstructionPacket[i+2];
    gbInstructionPacket[gbInstructionPacket[DXL_PKT_LEN]+3] = ~checksum;
 8006c98:	f881 2120 	strb.w	r2, [r1, #288]	; 0x120

    if (gbCommStatus&(DXL_RXFAIL | DXL_RXTIMEOUT | DXL_RXCHECKSUM | DXL_RXLENGTH | DXL_BAD_INST | DXL_BAD_ID))
 8006c9c:	b10b      	cbz	r3, 8006ca2 <dxl_tx_packet+0x9a>
    {
        dxl_hal_clear();
 8006c9e:	f7ff fef1 	bl	8006a84 <dxl_hal_clear>
    }

    TxNumByte = gbInstructionPacket[DXL_PKT_LEN] + 4;
 8006ca2:	f894 4120 	ldrb.w	r4, [r4, #288]	; 0x120
 8006ca6:	4e13      	ldr	r6, [pc, #76]	; (8006cf4 <dxl_tx_packet+0xec>)
 8006ca8:	3404      	adds	r4, #4
 8006caa:	b2e4      	uxtb	r4, r4
    RealTxNumByte = dxl_hal_tx((uint8_t*)gbInstructionPacket, TxNumByte);
 8006cac:	f206 101d 	addw	r0, r6, #285	; 0x11d
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	f7ff fef7 	bl	8006aa4 <dxl_hal_tx>

    if (TxNumByte!=RealTxNumByte)
 8006cb6:	4284      	cmp	r4, r0
 8006cb8:	d00a      	beq.n	8006cd0 <dxl_tx_packet+0xc8>
    {
        gbCommStatus |= DXL_TXFAIL;
 8006cba:	f8b5 30c8 	ldrh.w	r3, [r5, #200]	; 0xc8
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f043 0304 	orr.w	r3, r3, #4
 8006cc4:	f8a5 30c8 	strh.w	r3, [r5, #200]	; 0xc8
        giBusUsing = 0;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	f886 311c 	strb.w	r3, [r6, #284]	; 0x11c
        return;
 8006cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    if (gbInstructionPacket[DXL_PKT_INST]==INST_READ_DATA)
 8006cd0:	f896 3121 	ldrb.w	r3, [r6, #289]	; 0x121
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d106      	bne.n	8006ce6 <dxl_tx_packet+0xde>
        dxl_hal_set_timeout(gbInstructionPacket[DXL_PKT_PARA+1]+6);
 8006cd8:	f896 0123 	ldrb.w	r0, [r6, #291]	; 0x123
 8006cdc:	3006      	adds	r0, #6
 8006cde:	b2c0      	uxtb	r0, r0
 8006ce0:	f7ff ff32 	bl	8006b48 <dxl_hal_set_timeout>
 8006ce4:	e002      	b.n	8006cec <dxl_tx_packet+0xe4>
}

//##############################################################################
void dxl_hal_set_timeout(uint8_t NumRcvByte)
{
    start_timeout_dxl(NumRcvByte*30);
 8006ce6:	20b4      	movs	r0, #180	; 0xb4
 8006ce8:	f7ff fe65 	bl	80069b6 <start_timeout_dxl>
    if (gbInstructionPacket[DXL_PKT_INST]==INST_READ_DATA)
        dxl_hal_set_timeout(gbInstructionPacket[DXL_PKT_PARA+1]+6);
    else
        dxl_hal_set_timeout(6);

    gbCommStatus = DXL_TXSUCCESS;
 8006cec:	2301      	movs	r3, #1
 8006cee:	f8a5 30c8 	strh.w	r3, [r5, #200]	; 0xc8
 8006cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cf4:	20000730 	andcs	r0, r0, r0, lsr r7
 8006cf8:	20000000 	andcs	r0, r0, r0

08006cfc <dxl_rx_packet>:
}

//##############################################################################
void dxl_rx_packet(void)
{
 8006cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i, j, nRead;
    uint8_t checksum = 0;

    if (giBusUsing==0)
 8006d00:	4b5e      	ldr	r3, [pc, #376]	; (8006e7c <dxl_rx_packet+0x180>)
 8006d02:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8006d06:	461c      	mov	r4, r3
 8006d08:	2a00      	cmp	r2, #0
 8006d0a:	f000 80b4 	beq.w	8006e76 <dxl_rx_packet+0x17a>
        return;

    giBusUsing = 1;
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    if (gbInstructionPacket[DXL_PKT_ID]==BROADCAST_ID)
 8006d14:	f893 211f 	ldrb.w	r2, [r3, #287]	; 0x11f
 8006d18:	4d59      	ldr	r5, [pc, #356]	; (8006e80 <dxl_rx_packet+0x184>)
 8006d1a:	2afe      	cmp	r2, #254	; 0xfe
 8006d1c:	d104      	bne.n	8006d28 <dxl_rx_packet+0x2c>
    {
        gbCommStatus = DXL_RXSUCCESS;
 8006d1e:	2202      	movs	r2, #2
 8006d20:	f8a5 20c8 	strh.w	r2, [r5, #200]	; 0xc8
        giBusUsing = 0;
 8006d24:	2200      	movs	r2, #0
 8006d26:	e0a4      	b.n	8006e72 <dxl_rx_packet+0x176>
        return;
    }

    if (gbCommStatus&DXL_TXSUCCESS)
 8006d28:	f8b5 30c8 	ldrh.w	r3, [r5, #200]	; 0xc8
 8006d2c:	07db      	lsls	r3, r3, #31
 8006d2e:	d505      	bpl.n	8006d3c <dxl_rx_packet+0x40>
    {
        gbRxGetLength = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	f884 31bd 	strb.w	r3, [r4, #445]	; 0x1bd
        gbRxPacketLength = 6;
 8006d36:	2306      	movs	r3, #6
 8006d38:	f884 31be 	strb.w	r3, [r4, #446]	; 0x1be
    }

    nRead = dxl_hal_rx((uint8_t*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength-gbRxGetLength);
 8006d3c:	f894 61bd 	ldrb.w	r6, [r4, #445]	; 0x1bd
 8006d40:	f894 81be 	ldrb.w	r8, [r4, #446]	; 0x1be
 8006d44:	4f4f      	ldr	r7, [pc, #316]	; (8006e84 <dxl_rx_packet+0x188>)
 8006d46:	ebc6 0108 	rsb	r1, r6, r8
 8006d4a:	19b8      	adds	r0, r7, r6
 8006d4c:	b2c9      	uxtb	r1, r1
 8006d4e:	f7ff fed3 	bl	8006af8 <dxl_hal_rx>

    gbRxGetLength += nRead;
 8006d52:	4430      	add	r0, r6
 8006d54:	b2c6      	uxtb	r6, r0
    if (gbRxGetLength<gbRxPacketLength)
 8006d56:	4546      	cmp	r6, r8
        gbRxPacketLength = 6;
    }

    nRead = dxl_hal_rx((uint8_t*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength-gbRxGetLength);

    gbRxGetLength += nRead;
 8006d58:	f884 61bd 	strb.w	r6, [r4, #445]	; 0x1bd
 8006d5c:	46b9      	mov	r9, r7
    if (gbRxGetLength<gbRxPacketLength)
 8006d5e:	d210      	bcs.n	8006d82 <dxl_rx_packet+0x86>
    {
        if (dxl_hal_timeout()==1)
 8006d60:	f7ff fef6 	bl	8006b50 <dxl_hal_timeout>
 8006d64:	2801      	cmp	r0, #1
 8006d66:	d10c      	bne.n	8006d82 <dxl_rx_packet+0x86>
        {
            if (gbRxGetLength==0)
 8006d68:	b916      	cbnz	r6, 8006d70 <dxl_rx_packet+0x74>
                gbCommStatus = DXL_RXTIMEOUT;
 8006d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d6e:	e001      	b.n	8006d74 <dxl_rx_packet+0x78>
            else
                gbCommStatus = DXL_RXLENGTH;
 8006d70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006d74:	f8a5 30c8 	strh.w	r3, [r5, #200]	; 0xc8
            giBusUsing = 0;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f884 311c 	strb.w	r3, [r4, #284]	; 0x11c
            return;
 8006d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        }
    }

    // Find packet header
    for (i=0; i<(gbRxGetLength-1); i++)
 8006d82:	2200      	movs	r2, #0
 8006d84:	b2d3      	uxtb	r3, r2
 8006d86:	1e71      	subs	r1, r6, #1
 8006d88:	428b      	cmp	r3, r1
 8006d8a:	da08      	bge.n	8006d9e <dxl_rx_packet+0xa2>
    {
        if ( (gbStatusPacket[i]==0xFF) && (gbStatusPacket[i+1]==0xFF) )
 8006d8c:	18e0      	adds	r0, r4, r3
 8006d8e:	f890 71bf 	ldrb.w	r7, [r0, #447]	; 0x1bf
 8006d92:	2fff      	cmp	r7, #255	; 0xff
 8006d94:	d106      	bne.n	8006da4 <dxl_rx_packet+0xa8>
 8006d96:	f890 01c0 	ldrb.w	r0, [r0, #448]	; 0x1c0
 8006d9a:	28ff      	cmp	r0, #255	; 0xff
 8006d9c:	d102      	bne.n	8006da4 <dxl_rx_packet+0xa8>
        else if ( (i==gbRxGetLength-2) && (gbStatusPacket[gbRxGetLength-1]==0xFF) )
        {
            break;
        }
    }
    if (i>0)
 8006d9e:	b1db      	cbz	r3, 8006dd8 <dxl_rx_packet+0xdc>
 8006da0:	2100      	movs	r1, #0
 8006da2:	e009      	b.n	8006db8 <dxl_rx_packet+0xbc>
    {
        if ( (gbStatusPacket[i]==0xFF) && (gbStatusPacket[i+1]==0xFF) )
        {
            break;
        }
        else if ( (i==gbRxGetLength-2) && (gbStatusPacket[gbRxGetLength-1]==0xFF) )
 8006da4:	1eb0      	subs	r0, r6, #2
 8006da6:	4283      	cmp	r3, r0
 8006da8:	d104      	bne.n	8006db4 <dxl_rx_packet+0xb8>
 8006daa:	4421      	add	r1, r4
 8006dac:	f891 11bf 	ldrb.w	r1, [r1, #447]	; 0x1bf
 8006db0:	29ff      	cmp	r1, #255	; 0xff
 8006db2:	d0f4      	beq.n	8006d9e <dxl_rx_packet+0xa2>
 8006db4:	3201      	adds	r2, #1
 8006db6:	e7e5      	b.n	8006d84 <dxl_rx_packet+0x88>
 8006db8:	b2ca      	uxtb	r2, r1
            break;
        }
    }
    if (i>0)
    {
        for (j=0; j<(gbRxGetLength-i); j++)
 8006dba:	1af0      	subs	r0, r6, r3
 8006dbc:	4282      	cmp	r2, r0
 8006dbe:	f101 0101 	add.w	r1, r1, #1
 8006dc2:	da07      	bge.n	8006dd4 <dxl_rx_packet+0xd8>
            gbStatusPacket[j] = gbStatusPacket[j + i];
 8006dc4:	18e0      	adds	r0, r4, r3
 8006dc6:	4410      	add	r0, r2
 8006dc8:	f890 01bf 	ldrb.w	r0, [r0, #447]	; 0x1bf
 8006dcc:	4422      	add	r2, r4
 8006dce:	f882 01bf 	strb.w	r0, [r2, #447]	; 0x1bf
 8006dd2:	e7f1      	b.n	8006db8 <dxl_rx_packet+0xbc>

        gbRxGetLength -= i;
 8006dd4:	f884 01bd 	strb.w	r0, [r4, #445]	; 0x1bd
    }

    // Check if received full packet
    if (gbRxGetLength<gbRxPacketLength)
 8006dd8:	f894 71bd 	ldrb.w	r7, [r4, #445]	; 0x1bd
 8006ddc:	4e27      	ldr	r6, [pc, #156]	; (8006e7c <dxl_rx_packet+0x180>)
 8006dde:	4547      	cmp	r7, r8
 8006de0:	d324      	bcc.n	8006e2c <dxl_rx_packet+0x130>
        gbCommStatus = DXL_RXWAITING;
        return;
    }

    // Check id pairing
    if (gbInstructionPacket[DXL_PKT_ID]!=gbStatusPacket[DXL_PKT_ID])
 8006de2:	f896 211f 	ldrb.w	r2, [r6, #287]	; 0x11f
 8006de6:	f896 31c1 	ldrb.w	r3, [r6, #449]	; 0x1c1
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d007      	beq.n	8006dfe <dxl_rx_packet+0x102>
    {
        gbCommStatus = DXL_BAD_ID | DXL_RXFAIL;
 8006dee:	2348      	movs	r3, #72	; 0x48
 8006df0:	f8a5 30c8 	strh.w	r3, [r5, #200]	; 0xc8
        giBusUsing = 0;
 8006df4:	2300      	movs	r3, #0
 8006df6:	f886 311c 	strb.w	r3, [r6, #284]	; 0x11c
        return;
 8006dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    gbRxPacketLength = gbStatusPacket[DXL_PKT_LEN] + 4;
 8006dfe:	f896 81c2 	ldrb.w	r8, [r6, #450]	; 0x1c2
 8006e02:	f108 0804 	add.w	r8, r8, #4
 8006e06:	fa5f f888 	uxtb.w	r8, r8
    if (gbRxGetLength<gbRxPacketLength)
 8006e0a:	4547      	cmp	r7, r8
        gbCommStatus = DXL_BAD_ID | DXL_RXFAIL;
        giBusUsing = 0;
        return;
    }

    gbRxPacketLength = gbStatusPacket[DXL_PKT_LEN] + 4;
 8006e0c:	f886 81be 	strb.w	r8, [r6, #446]	; 0x1be
    if (gbRxGetLength<gbRxPacketLength)
 8006e10:	d212      	bcs.n	8006e38 <dxl_rx_packet+0x13c>
    {
        nRead = dxl_hal_rx((uint8_t*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength-gbRxGetLength);
 8006e12:	ebc7 0108 	rsb	r1, r7, r8
 8006e16:	eb09 0007 	add.w	r0, r9, r7
 8006e1a:	b2c9      	uxtb	r1, r1
 8006e1c:	f7ff fe6c 	bl	8006af8 <dxl_hal_rx>
        gbRxGetLength += nRead;
 8006e20:	4438      	add	r0, r7
 8006e22:	b2c7      	uxtb	r7, r0
        if (gbRxGetLength<gbRxPacketLength)
 8006e24:	4547      	cmp	r7, r8

    gbRxPacketLength = gbStatusPacket[DXL_PKT_LEN] + 4;
    if (gbRxGetLength<gbRxPacketLength)
    {
        nRead = dxl_hal_rx((uint8_t*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength-gbRxGetLength);
        gbRxGetLength += nRead;
 8006e26:	f886 71bd 	strb.w	r7, [r6, #445]	; 0x1bd
        if (gbRxGetLength<gbRxPacketLength)
 8006e2a:	d205      	bcs.n	8006e38 <dxl_rx_packet+0x13c>
        {
            gbCommStatus = DXL_RXWAITING;
 8006e2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e30:	f8a5 30c8 	strh.w	r3, [r5, #200]	; 0xc8
            return;
 8006e34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        }
    }

    // Check checksum
    for (i=0; i<(gbStatusPacket[DXL_PKT_LEN]+1); i++)
 8006e38:	2300      	movs	r3, #0
 8006e3a:	f894 11c2 	ldrb.w	r1, [r4, #450]	; 0x1c2

//##############################################################################
void dxl_rx_packet(void)
{
    uint8_t i, j, nRead;
    uint8_t checksum = 0;
 8006e3e:	461a      	mov	r2, r3
 8006e40:	b2d8      	uxtb	r0, r3
            return;
        }
    }

    // Check checksum
    for (i=0; i<(gbStatusPacket[DXL_PKT_LEN]+1); i++)
 8006e42:	4281      	cmp	r1, r0
 8006e44:	f103 0301 	add.w	r3, r3, #1
 8006e48:	db05      	blt.n	8006e56 <dxl_rx_packet+0x15a>
        checksum += gbStatusPacket[i+2];
 8006e4a:	4420      	add	r0, r4
 8006e4c:	f890 01c1 	ldrb.w	r0, [r0, #449]	; 0x1c1
 8006e50:	4402      	add	r2, r0
 8006e52:	b2d2      	uxtb	r2, r2
 8006e54:	e7f4      	b.n	8006e40 <dxl_rx_packet+0x144>
    checksum = ~checksum;

    if (gbStatusPacket[gbStatusPacket[DXL_PKT_LEN]+3]!=checksum)
 8006e56:	440c      	add	r4, r1
 8006e58:	f894 11c2 	ldrb.w	r1, [r4, #450]	; 0x1c2
    }

    // Check checksum
    for (i=0; i<(gbStatusPacket[DXL_PKT_LEN]+1); i++)
        checksum += gbStatusPacket[i+2];
    checksum = ~checksum;
 8006e5c:	43d2      	mvns	r2, r2

    if (gbStatusPacket[gbStatusPacket[DXL_PKT_LEN]+3]!=checksum)
 8006e5e:	b2d2      	uxtb	r2, r2
 8006e60:	4291      	cmp	r1, r2
    {
        gbCommStatus = DXL_RXCHECKSUM | DXL_RXFAIL;
 8006e62:	bf14      	ite	ne
 8006e64:	f241 0108 	movwne	r1, #4104	; 0x1008
        giBusUsing = 0;
        return;
    }

    gbCommStatus = DXL_RXSUCCESS;
 8006e68:	2102      	moveq	r1, #2
    // Check checksum
    for (i=0; i<(gbStatusPacket[DXL_PKT_LEN]+1); i++)
        checksum += gbStatusPacket[i+2];
    checksum = ~checksum;

    if (gbStatusPacket[gbStatusPacket[DXL_PKT_LEN]+3]!=checksum)
 8006e6a:	4b04      	ldr	r3, [pc, #16]	; (8006e7c <dxl_rx_packet+0x180>)
 8006e6c:	2200      	movs	r2, #0
        gbCommStatus = DXL_RXCHECKSUM | DXL_RXFAIL;
        giBusUsing = 0;
        return;
    }

    gbCommStatus = DXL_RXSUCCESS;
 8006e6e:	f8a5 10c8 	strh.w	r1, [r5, #200]	; 0xc8
    giBusUsing = 0;
 8006e72:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8006e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000730 	andcs	r0, r0, r0, lsr r7
 8006e80:	20000000 	andcs	r0, r0, r0
 8006e84:	200008ef 	andcs	r0, r0, pc, ror #17

08006e88 <dxl_get_result>:
}

//##############################################################################
uint16_t dxl_get_result(void)
{
    return gbCommStatus;
 8006e88:	4b02      	ldr	r3, [pc, #8]	; (8006e94 <dxl_get_result+0xc>)
 8006e8a:	f8b3 00c8 	ldrh.w	r0, [r3, #200]	; 0xc8
}
 8006e8e:	b280      	uxth	r0, r0
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	20000000 	andcs	r0, r0, r0

08006e98 <dxl_set_txpacket_id>:

//##############################################################################
void dxl_set_txpacket_id(uint8_t id)
{
    gbInstructionPacket[DXL_PKT_ID] = id;
 8006e98:	4b01      	ldr	r3, [pc, #4]	; (8006ea0 <dxl_set_txpacket_id+0x8>)
 8006e9a:	f883 011f 	strb.w	r0, [r3, #287]	; 0x11f
 8006e9e:	4770      	bx	lr
 8006ea0:	20000730 	andcs	r0, r0, r0, lsr r7

08006ea4 <dxl_set_txpacket_instruction>:
}

//##############################################################################
void dxl_set_txpacket_instruction(uint8_t instruction)
{
    gbInstructionPacket[DXL_PKT_INST] = instruction;
 8006ea4:	4b01      	ldr	r3, [pc, #4]	; (8006eac <dxl_set_txpacket_instruction+0x8>)
 8006ea6:	f883 0121 	strb.w	r0, [r3, #289]	; 0x121
 8006eaa:	4770      	bx	lr
 8006eac:	20000730 	andcs	r0, r0, r0, lsr r7

08006eb0 <dxl_set_txpacket_parameter>:
}

//##############################################################################
void dxl_set_txpacket_parameter(uint8_t index, uint8_t value )
{
    gbInstructionPacket[DXL_PKT_PARA+index] = value;
 8006eb0:	4b02      	ldr	r3, [pc, #8]	; (8006ebc <dxl_set_txpacket_parameter+0xc>)
 8006eb2:	4418      	add	r0, r3
 8006eb4:	f880 1122 	strb.w	r1, [r0, #290]	; 0x122
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	20000730 	andcs	r0, r0, r0, lsr r7

08006ec0 <dxl_set_txpacket_length>:
}

//##############################################################################
void dxl_set_txpacket_length(uint8_t length)
{
    gbInstructionPacket[DXL_PKT_LEN] = length;
 8006ec0:	4b01      	ldr	r3, [pc, #4]	; (8006ec8 <dxl_set_txpacket_length+0x8>)
 8006ec2:	f883 0120 	strb.w	r0, [r3, #288]	; 0x120
 8006ec6:	4770      	bx	lr
 8006ec8:	20000730 	andcs	r0, r0, r0, lsr r7

08006ecc <dxl_get_rxpacket_error>:
}

//##############################################################################
uint8_t dxl_get_rxpacket_error(uint8_t errbit)
{
    if ((gbCommStatus&DXL_RXFAIL))
 8006ecc:	4b07      	ldr	r3, [pc, #28]	; (8006eec <dxl_get_rxpacket_error+0x20>)
 8006ece:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8006ed2:	071b      	lsls	r3, r3, #28
 8006ed4:	d407      	bmi.n	8006ee6 <dxl_get_rxpacket_error+0x1a>
        return 0x80;

    if (gbStatusPacket[DXL_PKT_ERR]&errbit)
 8006ed6:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <dxl_get_rxpacket_error+0x24>)
 8006ed8:	f893 31c3 	ldrb.w	r3, [r3, #451]	; 0x1c3
 8006edc:	4218      	tst	r0, r3
        return 1;
 8006ede:	bf0c      	ite	eq
 8006ee0:	2000      	moveq	r0, #0
 8006ee2:	2001      	movne	r0, #1
 8006ee4:	4770      	bx	lr

//##############################################################################
uint8_t dxl_get_rxpacket_error(uint8_t errbit)
{
    if ((gbCommStatus&DXL_RXFAIL))
        return 0x80;
 8006ee6:	2080      	movs	r0, #128	; 0x80

    if (gbStatusPacket[DXL_PKT_ERR]&errbit)
        return 1;

    return 0;
}
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000000 	andcs	r0, r0, r0
 8006ef0:	20000730 	andcs	r0, r0, r0, lsr r7

08006ef4 <dxl_get_rxpacket_length>:

//##############################################################################
uint8_t dxl_get_rxpacket_length(void)
{
    if ((gbCommStatus&DXL_RXFAIL))
 8006ef4:	4b04      	ldr	r3, [pc, #16]	; (8006f08 <dxl_get_rxpacket_length+0x14>)
 8006ef6:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8006efa:	071b      	lsls	r3, r3, #28
        return 0;

    return gbStatusPacket[DXL_PKT_LEN];
 8006efc:	bf5a      	itte	pl
 8006efe:	4b03      	ldrpl	r3, [pc, #12]	; (8006f0c <dxl_get_rxpacket_length+0x18>)
 8006f00:	f893 01c2 	ldrbpl.w	r0, [r3, #450]	; 0x1c2

//##############################################################################
uint8_t dxl_get_rxpacket_length(void)
{
    if ((gbCommStatus&DXL_RXFAIL))
        return 0;
 8006f04:	2000      	movmi	r0, #0

    return gbStatusPacket[DXL_PKT_LEN];
}
 8006f06:	4770      	bx	lr
 8006f08:	20000000 	andcs	r0, r0, r0
 8006f0c:	20000730 	andcs	r0, r0, r0, lsr r7

08006f10 <dxl_get_rxpacket_parameter>:

//##############################################################################
uint8_t dxl_get_rxpacket_parameter(uint8_t index)
{
    if ((gbCommStatus&DXL_RXFAIL))
 8006f10:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <dxl_get_rxpacket_parameter+0x18>)
 8006f12:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8006f16:	071b      	lsls	r3, r3, #28
        return 0;

    return gbStatusPacket[DXL_PKT_PARA+index];
 8006f18:	bf5d      	ittte	pl
 8006f1a:	4b04      	ldrpl	r3, [pc, #16]	; (8006f2c <dxl_get_rxpacket_parameter+0x1c>)
 8006f1c:	18c0      	addpl	r0, r0, r3
 8006f1e:	f890 01c4 	ldrbpl.w	r0, [r0, #452]	; 0x1c4

//##############################################################################
uint8_t dxl_get_rxpacket_parameter(uint8_t index)
{
    if ((gbCommStatus&DXL_RXFAIL))
        return 0;
 8006f22:	2000      	movmi	r0, #0

    return gbStatusPacket[DXL_PKT_PARA+index];
}
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	20000000 	andcs	r0, r0, r0
 8006f2c:	20000730 	andcs	r0, r0, r0, lsr r7

08006f30 <dxl_makeword>:
{
    uint16_t word;

    word = highbyte;
    word = word<<8;
    word = word+lowbyte;
 8006f30:	eb00 2001 	add.w	r0, r0, r1, lsl #8
    return word;
}
 8006f34:	b280      	uxth	r0, r0
 8006f36:	4770      	bx	lr

08006f38 <dxl_get_lowbyte>:
//##############################################################################
uint8_t dxl_get_lowbyte(uint16_t word)
{
    uint16_t temp = (word&0x00FF);
    return (uint8_t) temp;
}
 8006f38:	b2c0      	uxtb	r0, r0
 8006f3a:	4770      	bx	lr

08006f3c <dxl_get_highbyte>:
//##############################################################################
uint8_t dxl_get_highbyte(uint16_t word)
{
    uint16_t temp = ((word&0xFF00)>>8);
    return (uint8_t) temp;
}
 8006f3c:	0a00      	lsrs	r0, r0, #8
 8006f3e:	4770      	bx	lr

08006f40 <dxl_clear_statpkt>:
    dxl_txrx_packet();
}

//##############################################################################
void dxl_clear_statpkt(void)
{
 8006f40:	b510      	push	{r4, lr}
    uint8_t i, max=gbStatusPacket[DXL_PKT_LEN];
 8006f42:	4b11      	ldr	r3, [pc, #68]	; (8006f88 <dxl_clear_statpkt+0x48>)
 8006f44:	f893 11c2 	ldrb.w	r1, [r3, #450]	; 0x1c2
 8006f48:	461c      	mov	r4, r3
    if ( (max>0) && (max<DXL_MAXNUM_RXPARAM) )
 8006f4a:	1e4a      	subs	r2, r1, #1
 8006f4c:	2a4e      	cmp	r2, #78	; 0x4e
 8006f4e:	f04f 0200 	mov.w	r2, #0
 8006f52:	d80b      	bhi.n	8006f6c <dxl_clear_statpkt+0x2c>
 8006f54:	b2d3      	uxtb	r3, r2
    {
        for (i=0; i<(max+4); i++)
 8006f56:	1cc8      	adds	r0, r1, #3
 8006f58:	4298      	cmp	r0, r3
 8006f5a:	f102 0201 	add.w	r2, r2, #1
 8006f5e:	db04      	blt.n	8006f6a <dxl_clear_statpkt+0x2a>
            gbStatusPacket[i]=0;
 8006f60:	4423      	add	r3, r4
 8006f62:	2000      	movs	r0, #0
 8006f64:	f883 01bf 	strb.w	r0, [r3, #447]	; 0x1bf
 8006f68:	e7f4      	b.n	8006f54 <dxl_clear_statpkt+0x14>
 8006f6a:	bd10      	pop	{r4, pc}
    }
    else
    {
        for (i=0; i<6; i++)
            gbStatusPacket[i]=0;
 8006f6c:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8006f70:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8006f74:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8006f78:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8006f7c:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8006f80:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8006f84:	bd10      	pop	{r4, pc}
 8006f86:	bf00      	nop
 8006f88:	20000730 	andcs	r0, r0, r0, lsr r7

08006f8c <dxl_txrx_packet>:
    giBusUsing = 0;
}

//##############################################################################
void dxl_txrx_packet(void)
{
 8006f8c:	b510      	push	{r4, lr}
    dxl_tx_packet();
 8006f8e:	f7ff fe3b 	bl	8006c08 <dxl_tx_packet>

    if (!(gbCommStatus&DXL_TXSUCCESS))
 8006f92:	4b09      	ldr	r3, [pc, #36]	; (8006fb8 <dxl_txrx_packet+0x2c>)
 8006f94:	f8b3 20c8 	ldrh.w	r2, [r3, #200]	; 0xc8
 8006f98:	461c      	mov	r4, r3
 8006f9a:	f012 0f01 	tst.w	r2, #1
 8006f9e:	d00a      	beq.n	8006fb6 <dxl_txrx_packet+0x2a>
        return;

    dxl_clear_statpkt();
 8006fa0:	f7ff ffce 	bl	8006f40 <dxl_clear_statpkt>
    do {
        dxl_rx_packet();
 8006fa4:	f7ff feaa 	bl	8006cfc <dxl_rx_packet>
        uDelay(50);
 8006fa8:	2032      	movs	r0, #50	; 0x32
 8006faa:	f7ff fbd9 	bl	8006760 <uDelay>
    } while (gbCommStatus&DXL_RXWAITING);
 8006fae:	f8b4 30c8 	ldrh.w	r3, [r4, #200]	; 0xc8
 8006fb2:	059b      	lsls	r3, r3, #22
 8006fb4:	d4f6      	bmi.n	8006fa4 <dxl_txrx_packet+0x18>
 8006fb6:	bd10      	pop	{r4, pc}
 8006fb8:	20000000 	andcs	r0, r0, r0

08006fbc <dxl_ping>:
}

//##############################################################################
void dxl_ping(uint8_t id)
{
    while (giBusUsing);
 8006fbc:	4b07      	ldr	r3, [pc, #28]	; (8006fdc <dxl_ping+0x20>)
 8006fbe:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8006fc2:	2a00      	cmp	r2, #0
 8006fc4:	d1fa      	bne.n	8006fbc <dxl_ping>

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_PING;
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2121 	strb.w	r2, [r3, #289]	; 0x121
    gbInstructionPacket[DXL_PKT_LEN] = 2;
 8006fcc:	2202      	movs	r2, #2
//##############################################################################
void dxl_ping(uint8_t id)
{
    while (giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
 8006fce:	f883 011f 	strb.w	r0, [r3, #287]	; 0x11f
    gbInstructionPacket[DXL_PKT_INST] = INST_PING;
    gbInstructionPacket[DXL_PKT_LEN] = 2;
 8006fd2:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120

    dxl_txrx_packet();
 8006fd6:	f7ff bfd9 	b.w	8006f8c <dxl_txrx_packet>
 8006fda:	bf00      	nop
 8006fdc:	20000730 	andcs	r0, r0, r0, lsr r7

08006fe0 <dxl_read_byte>:
}

//##############################################################################
uint8_t dxl_read_byte(uint8_t id, uint8_t address)
{
 8006fe0:	b538      	push	{r3, r4, r5, lr}
    while(giBusUsing);
 8006fe2:	4c0f      	ldr	r4, [pc, #60]	; (8007020 <dxl_read_byte+0x40>)
 8006fe4:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 8006fe8:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1f8      	bne.n	8006fe2 <dxl_read_byte+0x2>

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	f884 3121 	strb.w	r3, [r4, #289]	; 0x121
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = 1;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	f884 3123 	strb.w	r3, [r4, #291]	; 0x123
    gbInstructionPacket[DXL_PKT_LEN] = 4;
 8006ffc:	2304      	movs	r3, #4
//##############################################################################
uint8_t dxl_read_byte(uint8_t id, uint8_t address)
{
    while(giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
 8006ffe:	f884 011f 	strb.w	r0, [r4, #287]	; 0x11f
    gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = 1;
    gbInstructionPacket[DXL_PKT_LEN] = 4;
 8007002:	f884 3120 	strb.w	r3, [r4, #288]	; 0x120
{
    while(giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
    gbInstructionPacket[DXL_PKT_PARA] = address;
 8007006:	f884 1122 	strb.w	r1, [r4, #290]	; 0x122
    gbInstructionPacket[DXL_PKT_PARA+1] = 1;
    gbInstructionPacket[DXL_PKT_LEN] = 4;

    dxl_txrx_packet();
 800700a:	f7ff ffbf 	bl	8006f8c <dxl_txrx_packet>

    if ((gbCommStatus&DXL_RXFAIL))
 800700e:	4b05      	ldr	r3, [pc, #20]	; (8007024 <dxl_read_byte+0x44>)
 8007010:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8007014:	071b      	lsls	r3, r3, #28
        return 0;

    return gbStatusPacket[DXL_PKT_PARA];
 8007016:	bf54      	ite	pl
 8007018:	f894 01c4 	ldrbpl.w	r0, [r4, #452]	; 0x1c4
    gbInstructionPacket[DXL_PKT_LEN] = 4;

    dxl_txrx_packet();

    if ((gbCommStatus&DXL_RXFAIL))
        return 0;
 800701c:	4628      	movmi	r0, r5

    return gbStatusPacket[DXL_PKT_PARA];
}
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	20000730 	andcs	r0, r0, r0, lsr r7
 8007024:	20000000 	andcs	r0, r0, r0

08007028 <dxl_write_byte>:

//##############################################################################
void dxl_write_byte(uint8_t id, uint8_t address, uint8_t value)
{
 8007028:	b510      	push	{r4, lr}
    while(giBusUsing);
 800702a:	4b0a      	ldr	r3, [pc, #40]	; (8007054 <dxl_write_byte+0x2c>)
 800702c:	f893 411c 	ldrb.w	r4, [r3, #284]	; 0x11c
 8007030:	2c00      	cmp	r4, #0
 8007032:	d1fa      	bne.n	800702a <dxl_write_byte+0x2>

    gbInstructionPacket[DXL_PKT_ID] = id;
 8007034:	f883 011f 	strb.w	r0, [r3, #287]	; 0x11f
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = value;
 8007038:	f883 2123 	strb.w	r2, [r3, #291]	; 0x123
void dxl_write_byte(uint8_t id, uint8_t address, uint8_t value)
{
    while(giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
 800703c:	2003      	movs	r0, #3
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = value;
    gbInstructionPacket[DXL_PKT_LEN] = 4;
 800703e:	2204      	movs	r2, #4
void dxl_write_byte(uint8_t id, uint8_t address, uint8_t value)
{
    while(giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
 8007040:	f883 0121 	strb.w	r0, [r3, #289]	; 0x121
    gbInstructionPacket[DXL_PKT_PARA] = address;
 8007044:	f883 1122 	strb.w	r1, [r3, #290]	; 0x122
    gbInstructionPacket[DXL_PKT_PARA+1] = value;
    gbInstructionPacket[DXL_PKT_LEN] = 4;
 8007048:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120

    dxl_txrx_packet();
}
 800704c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = value;
    gbInstructionPacket[DXL_PKT_LEN] = 4;

    dxl_txrx_packet();
 8007050:	f7ff bf9c 	b.w	8006f8c <dxl_txrx_packet>
 8007054:	20000730 	andcs	r0, r0, r0, lsr r7

08007058 <dxl_read_word>:
}

//##############################################################################
uint16_t dxl_read_word(uint8_t id, uint8_t address)
{
 8007058:	b538      	push	{r3, r4, r5, lr}
    while (giBusUsing);
 800705a:	4c12      	ldr	r4, [pc, #72]	; (80070a4 <dxl_read_word+0x4c>)
 800705c:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 8007060:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1f8      	bne.n	800705a <dxl_read_word+0x2>

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
 8007068:	2302      	movs	r3, #2
 800706a:	f884 3121 	strb.w	r3, [r4, #289]	; 0x121
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = 2;
 800706e:	f884 3123 	strb.w	r3, [r4, #291]	; 0x123
    gbInstructionPacket[DXL_PKT_LEN] = 4;
 8007072:	2304      	movs	r3, #4
 8007074:	f884 3120 	strb.w	r3, [r4, #288]	; 0x120
//##############################################################################
uint16_t dxl_read_word(uint8_t id, uint8_t address)
{
    while (giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
 8007078:	f884 011f 	strb.w	r0, [r4, #287]	; 0x11f
    gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
    gbInstructionPacket[DXL_PKT_PARA] = address;
 800707c:	f884 1122 	strb.w	r1, [r4, #290]	; 0x122
    gbInstructionPacket[DXL_PKT_PARA+1] = 2;
    gbInstructionPacket[DXL_PKT_LEN] = 4;

    dxl_txrx_packet();
 8007080:	f7ff ff84 	bl	8006f8c <dxl_txrx_packet>

    if ((gbCommStatus&DXL_RXFAIL))
 8007084:	4b08      	ldr	r3, [pc, #32]	; (80070a8 <dxl_read_word+0x50>)
 8007086:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800708a:	071b      	lsls	r3, r3, #28
 800708c:	d407      	bmi.n	800709e <dxl_read_word+0x46>
//##############################################################################
uint16_t dxl_makeword(uint8_t lowbyte, uint8_t highbyte)
{
    uint16_t word;

    word = highbyte;
 800708e:	f894 01c5 	ldrb.w	r0, [r4, #453]	; 0x1c5
    word = word<<8;
    word = word+lowbyte;
 8007092:	f894 31c4 	ldrb.w	r3, [r4, #452]	; 0x1c4
 8007096:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 800709a:	b280      	uxth	r0, r0
    dxl_txrx_packet();

    if ((gbCommStatus&DXL_RXFAIL))
        return 0;

    return dxl_makeword(gbStatusPacket[DXL_PKT_PARA], gbStatusPacket[DXL_PKT_PARA+1]);
 800709c:	bd38      	pop	{r3, r4, r5, pc}
    gbInstructionPacket[DXL_PKT_LEN] = 4;

    dxl_txrx_packet();

    if ((gbCommStatus&DXL_RXFAIL))
        return 0;
 800709e:	4628      	mov	r0, r5

    return dxl_makeword(gbStatusPacket[DXL_PKT_PARA], gbStatusPacket[DXL_PKT_PARA+1]);
}
 80070a0:	bd38      	pop	{r3, r4, r5, pc}
 80070a2:	bf00      	nop
 80070a4:	20000730 	andcs	r0, r0, r0, lsr r7
 80070a8:	20000000 	andcs	r0, r0, r0

080070ac <dxl_write_word>:

//##############################################################################
void dxl_write_word(uint8_t id, uint8_t address, uint16_t value)
{
 80070ac:	b510      	push	{r4, lr}
    while (giBusUsing);
 80070ae:	4b0c      	ldr	r3, [pc, #48]	; (80070e0 <dxl_write_word+0x34>)
 80070b0:	f893 411c 	ldrb.w	r4, [r3, #284]	; 0x11c
 80070b4:	2c00      	cmp	r4, #0
 80070b6:	d1fa      	bne.n	80070ae <dxl_write_word+0x2>

//##############################################################################
uint8_t dxl_get_lowbyte(uint16_t word)
{
    uint16_t temp = (word&0x00FF);
    return (uint8_t) temp;
 80070b8:	f883 2123 	strb.w	r2, [r3, #291]	; 0x123
}

//##############################################################################
uint8_t dxl_get_highbyte(uint16_t word)
{
    uint16_t temp = ((word&0xFF00)>>8);
 80070bc:	0a12      	lsrs	r2, r2, #8
//##############################################################################
void dxl_write_word(uint8_t id, uint8_t address, uint16_t value)
{
    while (giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
 80070be:	f883 011f 	strb.w	r0, [r3, #287]	; 0x11f

//##############################################################################
uint8_t dxl_get_highbyte(uint16_t word)
{
    uint16_t temp = ((word&0xFF00)>>8);
    return (uint8_t) temp;
 80070c2:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
void dxl_write_word(uint8_t id, uint8_t address, uint16_t value)
{
    while (giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
 80070c6:	2003      	movs	r0, #3
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = dxl_get_lowbyte(value);
    gbInstructionPacket[DXL_PKT_PARA+2] = dxl_get_highbyte(value);
    gbInstructionPacket[DXL_PKT_LEN] = 5;
 80070c8:	2205      	movs	r2, #5
void dxl_write_word(uint8_t id, uint8_t address, uint16_t value)
{
    while (giBusUsing);

    gbInstructionPacket[DXL_PKT_ID] = id;
    gbInstructionPacket[DXL_PKT_INST] = INST_WRITE_DATA;
 80070ca:	f883 0121 	strb.w	r0, [r3, #289]	; 0x121
    gbInstructionPacket[DXL_PKT_PARA] = address;
 80070ce:	f883 1122 	strb.w	r1, [r3, #290]	; 0x122
    gbInstructionPacket[DXL_PKT_PARA+1] = dxl_get_lowbyte(value);
    gbInstructionPacket[DXL_PKT_PARA+2] = dxl_get_highbyte(value);
    gbInstructionPacket[DXL_PKT_LEN] = 5;
 80070d2:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120

    dxl_txrx_packet();
}
 80070d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gbInstructionPacket[DXL_PKT_PARA] = address;
    gbInstructionPacket[DXL_PKT_PARA+1] = dxl_get_lowbyte(value);
    gbInstructionPacket[DXL_PKT_PARA+2] = dxl_get_highbyte(value);
    gbInstructionPacket[DXL_PKT_LEN] = 5;

    dxl_txrx_packet();
 80070da:	f7ff bf57 	b.w	8006f8c <dxl_txrx_packet>
 80070de:	bf00      	nop
 80070e0:	20000730 	andcs	r0, r0, r0, lsr r7

080070e4 <dxl_capture>:
//    gbInstructionPacket[DXL_PKT_INST] = INST_CAP_REGION;
//    gbInstructionPacket[DXL_PKT_LEN] = 2;

//    dxl_txrx_packet();

    dxl_write_byte(id, 0, 0);
 80070e4:	2100      	movs	r1, #0
 80070e6:	460a      	mov	r2, r1
 80070e8:	f7ff bf9e 	b.w	8007028 <dxl_write_byte>

080070ec <dxl_recover>:
}

//##############################################################################
uint8_t dxl_recover(uint8_t id, HaViMo2_Region_Buffer_t* hvm2rb)
{
 80070ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f0:	4682      	mov	sl, r0
    if (hvm2rb==0)//NULL)
 80070f2:	4688      	mov	r8, r1
 80070f4:	2900      	cmp	r1, #0
 80070f6:	d067      	beq.n	80071c8 <dxl_recover+0xdc>
        return 0xFF;

    while (giBusUsing);
 80070f8:	4f35      	ldr	r7, [pc, #212]	; (80071d0 <dxl_recover+0xe4>)
 80070fa:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1fa      	bne.n	80070f8 <dxl_recover+0xc>
 8007102:	4645      	mov	r5, r8
 8007104:	f108 060c 	add.w	r6, r8, #12
 8007108:	f04f 0910 	mov.w	r9, #16

    uint8_t i;
    for (i=0; i<15; i++)
    {
        gbInstructionPacket[DXL_PKT_ID] = id;
        gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
 800710c:	2302      	movs	r3, #2
 800710e:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
        gbInstructionPacket[DXL_PKT_PARA] = ((i+1)*16);
        gbInstructionPacket[DXL_PKT_PARA+1] = 16;
 8007112:	2310      	movs	r3, #16
 8007114:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
        gbInstructionPacket[DXL_PKT_LEN] = 4;
 8007118:	2304      	movs	r3, #4
 800711a:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
    while (giBusUsing);

    uint8_t i;
    for (i=0; i<15; i++)
    {
        gbInstructionPacket[DXL_PKT_ID] = id;
 800711e:	f887 a11f 	strb.w	sl, [r7, #287]	; 0x11f
        gbInstructionPacket[DXL_PKT_INST] = INST_READ_DATA;
        gbInstructionPacket[DXL_PKT_PARA] = ((i+1)*16);
 8007122:	f887 9122 	strb.w	r9, [r7, #290]	; 0x122
        gbInstructionPacket[DXL_PKT_PARA+1] = 16;
        gbInstructionPacket[DXL_PKT_LEN] = 4;

        dxl_txrx_packet();
 8007126:	f7ff ff31 	bl	8006f8c <dxl_txrx_packet>

        if (gbStatusPacket[DXL_PKT_LEN]==(16+2))
 800712a:	f897 31c2 	ldrb.w	r3, [r7, #450]	; 0x1c2
    while (giBusUsing);

    uint8_t i;
    for (i=0; i<15; i++)
    {
        gbInstructionPacket[DXL_PKT_ID] = id;
 800712e:	4c28      	ldr	r4, [pc, #160]	; (80071d0 <dxl_recover+0xe4>)
        gbInstructionPacket[DXL_PKT_PARA+1] = 16;
        gbInstructionPacket[DXL_PKT_LEN] = 4;

        dxl_txrx_packet();

        if (gbStatusPacket[DXL_PKT_LEN]==(16+2))
 8007130:	2b12      	cmp	r3, #18
 8007132:	f898 3000 	ldrb.w	r3, [r8]
 8007136:	d144      	bne.n	80071c2 <dxl_recover+0xd6>
        {
        	hvm2rb->valid++;
 8007138:	1c58      	adds	r0, r3, #1
 800713a:	b2c0      	uxtb	r0, r0
 800713c:	f888 0000 	strb.w	r0, [r8]
//            PrintErrorCode();
            return hvm2rb->valid;
//            break;
        }

        hvm2rb->rb[i].Index=gbStatusPacket[DXL_PKT_PARA];
 8007140:	f894 31c4 	ldrb.w	r3, [r4, #452]	; 0x1c4
 8007144:	f109 0910 	add.w	r9, r9, #16
 8007148:	f806 3c08 	strb.w	r3, [r6, #-8]
        hvm2rb->rb[i].Color=gbStatusPacket[DXL_PKT_PARA+1];
 800714c:	f894 31c5 	ldrb.w	r3, [r4, #453]	; 0x1c5
        return 0xFF;

    while (giBusUsing);

    uint8_t i;
    for (i=0; i<15; i++)
 8007150:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
            return hvm2rb->valid;
//            break;
        }

        hvm2rb->rb[i].Index=gbStatusPacket[DXL_PKT_PARA];
        hvm2rb->rb[i].Color=gbStatusPacket[DXL_PKT_PARA+1];
 8007154:	f806 3c07 	strb.w	r3, [r6, #-7]
        hvm2rb->rb[i].NumPix=(
 8007158:	f894 21c7 	ldrb.w	r2, [r4, #455]	; 0x1c7
 800715c:	f894 31c6 	ldrb.w	r3, [r4, #454]	; 0x1c6
 8007160:	f105 0510 	add.w	r5, r5, #16
 8007164:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8007168:	f826 3c06 	strh.w	r3, [r6, #-6]
                ((uint16_t)gbStatusPacket[DXL_PKT_PARA+3]<<8));
        hvm2rb->rb[i].SumX=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+4]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+5]<<8)+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+6]<<16))
 800716c:	f894 31ca 	ldrb.w	r3, [r4, #458]	; 0x1ca
                (uint16_t)gbStatusPacket[DXL_PKT_PARA+2]+
                ((uint16_t)gbStatusPacket[DXL_PKT_PARA+3]<<8));
        hvm2rb->rb[i].SumX=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+4]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+5]<<8)+
 8007170:	f894 21c9 	ldrb.w	r2, [r4, #457]	; 0x1c9
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+6]<<16))
 8007174:	ea4f 4303 	mov.w	r3, r3, lsl #16
        hvm2rb->rb[i].NumPix=(
                (uint16_t)gbStatusPacket[DXL_PKT_PARA+2]+
                ((uint16_t)gbStatusPacket[DXL_PKT_PARA+3]<<8));
        hvm2rb->rb[i].SumX=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+4]+
 8007178:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800717c:	f894 21c8 	ldrb.w	r2, [r4, #456]	; 0x1c8
 8007180:	f106 0610 	add.w	r6, r6, #16
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+5]<<8)+
 8007184:	4413      	add	r3, r2
        hvm2rb->rb[i].Index=gbStatusPacket[DXL_PKT_PARA];
        hvm2rb->rb[i].Color=gbStatusPacket[DXL_PKT_PARA+1];
        hvm2rb->rb[i].NumPix=(
                (uint16_t)gbStatusPacket[DXL_PKT_PARA+2]+
                ((uint16_t)gbStatusPacket[DXL_PKT_PARA+3]<<8));
        hvm2rb->rb[i].SumX=
 8007186:	f846 3c14 	str.w	r3, [r6, #-20]
                );
        hvm2rb->rb[i].SumY=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+8]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+9]<<8)+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+10]<<16))
 800718a:	f894 31ce 	ldrb.w	r3, [r4, #462]	; 0x1ce
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+6]<<16))
                );
        hvm2rb->rb[i].SumY=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+8]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+9]<<8)+
 800718e:	f894 21cd 	ldrb.w	r2, [r4, #461]	; 0x1cd
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+10]<<16))
 8007192:	ea4f 4303 	mov.w	r3, r3, lsl #16
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+5]<<8)+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+6]<<16))
                );
        hvm2rb->rb[i].SumY=
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+8]+
 8007196:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800719a:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+9]<<8)+
 800719e:	4413      	add	r3, r2
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+4]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+5]<<8)+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+6]<<16))
                );
        hvm2rb->rb[i].SumY=
 80071a0:	f845 3c04 	str.w	r3, [r5, #-4]
                (
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+8]+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+9]<<8)+
                    ((uint32_t)gbStatusPacket[DXL_PKT_PARA+10]<<16))
                );
        hvm2rb->rb[i].MaxX=gbStatusPacket[DXL_PKT_PARA+12];
 80071a4:	f894 31d0 	ldrb.w	r3, [r4, #464]	; 0x1d0
 80071a8:	702b      	strb	r3, [r5, #0]
        hvm2rb->rb[i].MinX=gbStatusPacket[DXL_PKT_PARA+13];
 80071aa:	f894 31d1 	ldrb.w	r3, [r4, #465]	; 0x1d1
 80071ae:	706b      	strb	r3, [r5, #1]
        hvm2rb->rb[i].MaxY=gbStatusPacket[DXL_PKT_PARA+14];
 80071b0:	f894 31d2 	ldrb.w	r3, [r4, #466]	; 0x1d2
 80071b4:	70ab      	strb	r3, [r5, #2]
        hvm2rb->rb[i].MinY=gbStatusPacket[DXL_PKT_PARA+15];
 80071b6:	f894 31d3 	ldrb.w	r3, [r4, #467]	; 0x1d3
 80071ba:	70eb      	strb	r3, [r5, #3]
        return 0xFF;

    while (giBusUsing);

    uint8_t i;
    for (i=0; i<15; i++)
 80071bc:	d1a6      	bne.n	800710c <dxl_recover+0x20>
 80071be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        }
        else
        {
//            PrintCommStatus(gbCommStatus);
//            PrintErrorCode();
            return hvm2rb->valid;
 80071c2:	4618      	mov	r0, r3
 80071c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

//##############################################################################
uint8_t dxl_recover(uint8_t id, HaViMo2_Region_Buffer_t* hvm2rb)
{
    if (hvm2rb==0)//NULL)
        return 0xFF;
 80071c8:	20ff      	movs	r0, #255	; 0xff
        hvm2rb->rb[i].MinX=gbStatusPacket[DXL_PKT_PARA+13];
        hvm2rb->rb[i].MaxY=gbStatusPacket[DXL_PKT_PARA+14];
        hvm2rb->rb[i].MinY=gbStatusPacket[DXL_PKT_PARA+15];
    }
    return hvm2rb->valid;
}
 80071ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ce:	bf00      	nop
 80071d0:	20000730 	andcs	r0, r0, r0, lsr r7

080071d4 <pcu_hal_open>:

//static FILE *PC_UART_Device;

//##############################################################################
uint8_t pcu_hal_open(uint32_t baudrate)
{
 80071d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071d6:	4604      	mov	r4, r0
    USART_InitTypeDef USART_InitStructure;

    USART_StructInit(&USART_InitStructure);
 80071d8:	4668      	mov	r0, sp
 80071da:	f002 fdd5 	bl	8009d88 <USART_StructInit>

    USART_InitStructure.USART_BaudRate = baudrate;
 80071de:	9400      	str	r4, [sp, #0]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No ;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART3);
 80071e0:	4c12      	ldr	r4, [pc, #72]	; (800722c <pcu_hal_open+0x58>)
    USART_InitTypeDef USART_InitStructure;

    USART_StructInit(&USART_InitStructure);

    USART_InitStructure.USART_BaudRate = baudrate;
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80071e2:	2300      	movs	r3, #0
 80071e4:	f8ad 3004 	strh.w	r3, [sp, #4]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80071e8:	f8ad 3006 	strh.w	r3, [sp, #6]
    USART_InitStructure.USART_Parity = USART_Parity_No ;
 80071ec:	f8ad 3008 	strh.w	r3, [sp, #8]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80071f0:	f8ad 300c 	strh.w	r3, [sp, #12]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART3);
 80071f4:	4620      	mov	r0, r4
    USART_InitStructure.USART_BaudRate = baudrate;
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No ;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80071f6:	230c      	movs	r3, #12
 80071f8:	f8ad 300a 	strh.w	r3, [sp, #10]

    USART_DeInit(USART3);
 80071fc:	f002 fd36 	bl	8009c6c <USART_DeInit>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8007200:	f242 7010 	movw	r0, #10000	; 0x2710
 8007204:	f7ff faac 	bl	8006760 <uDelay>
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

    USART_DeInit(USART3);
    mDelay(10);
    // Configure USART3 (PC_UART)
    USART_Init(USART3, &USART_InitStructure);
 8007208:	4620      	mov	r0, r4
 800720a:	4669      	mov	r1, sp
 800720c:	f002 fd78 	bl	8009d00 <USART_Init>

    // Enable USART3 (PC_UART) Receive interrupt
    USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8007210:	4620      	mov	r0, r4
 8007212:	2201      	movs	r2, #1
 8007214:	f240 5125 	movw	r1, #1317	; 0x525
 8007218:	f002 fde3 	bl	8009de2 <USART_ITConfig>

    // Enable USART3 (PC_UART)
    USART_Cmd(USART3, ENABLE);
 800721c:	4620      	mov	r0, r4
 800721e:	2101      	movs	r1, #1
 8007220:	f002 fdd3 	bl	8009dca <USART_Cmd>

//    PC_UART_Device = fdevopen( std_putchar, std_getchar );

    return 1;
}
 8007224:	2001      	movs	r0, #1
 8007226:	b004      	add	sp, #16
 8007228:	bd10      	pop	{r4, pc}
 800722a:	bf00      	nop
 800722c:	40004800 	andmi	r4, r0, r0, lsl #16

08007230 <pcu_hal_close>:

//##############################################################################
void pcu_hal_close(void)
{
    // Disable USART3 (PC UART)
    USART_Cmd(USART3, DISABLE);
 8007230:	4801      	ldr	r0, [pc, #4]	; (8007238 <pcu_hal_close+0x8>)
 8007232:	2100      	movs	r1, #0
 8007234:	f002 bdc9 	b.w	8009dca <USART_Cmd>
 8007238:	40004800 	andmi	r4, r0, r0, lsl #16

0800723c <pcu_hal_set_timeout>:

//##############################################################################
void pcu_hal_set_timeout(uint8_t NumRcvByte)
{
    // 200us; ~180 us to transmit one byte at 57600 bps
    start_timeout_pcu(NumRcvByte*200);
 800723c:	23c8      	movs	r3, #200	; 0xc8
 800723e:	4358      	muls	r0, r3
 8007240:	f7ff bbd2 	b.w	80069e8 <start_timeout_pcu>

08007244 <pcu_hal_timeout>:
}

//##############################################################################
uint8_t pcu_hal_timeout(void)
{
    if (glPcuTimeoutCounter==0)
 8007244:	4b03      	ldr	r3, [pc, #12]	; (8007254 <pcu_hal_timeout+0x10>)
 8007246:	6958      	ldr	r0, [r3, #20]
        return 1;
    else
        return 0;
}
 8007248:	f1d0 0001 	rsbs	r0, r0, #1
 800724c:	bf38      	it	cc
 800724e:	2000      	movcc	r0, #0
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	20000730 	andcs	r0, r0, r0, lsr r7

08007258 <pcu_put_byte>:

//##############################################################################
void pcu_put_byte(uint8_t bTxdData)
{
 8007258:	b510      	push	{r4, lr}
 800725a:	4604      	mov	r4, r0
 800725c:	2004      	movs	r0, #4
 800725e:	f7ff fa47 	bl	80066f0 <SetLED.part.0>
    SetLED(TXD, 1);

    USART_SendData(USART3,bTxdData);
 8007262:	4808      	ldr	r0, [pc, #32]	; (8007284 <pcu_put_byte+0x2c>)
 8007264:	4621      	mov	r1, r4
 8007266:	f002 fe16 	bl	8009e96 <USART_SendData>
    while (USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET);
 800726a:	4806      	ldr	r0, [pc, #24]	; (8007284 <pcu_put_byte+0x2c>)
 800726c:	2140      	movs	r1, #64	; 0x40
 800726e:	f002 fe6d 	bl	8009f4c <USART_GetFlagStatus>
 8007272:	2800      	cmp	r0, #0
 8007274:	d0f9      	beq.n	800726a <pcu_put_byte+0x12>

    SetLED(TXD, 0);
 8007276:	2004      	movs	r0, #4
 8007278:	2100      	movs	r1, #0
}
 800727a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SetLED(TXD, 1);

    USART_SendData(USART3,bTxdData);
    while (USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET);

    SetLED(TXD, 0);
 800727e:	f7ff ba41 	b.w	8006704 <SetLED>
 8007282:	bf00      	nop
 8007284:	40004800 	andmi	r4, r0, r0, lsl #16

08007288 <pcu_get_queue>:
}

//##############################################################################
uint8_t pcu_get_queue(void)
{
    if (gbPcuWrite==gbPcuRead)
 8007288:	4b0f      	ldr	r3, [pc, #60]	; (80072c8 <pcu_get_queue+0x40>)
 800728a:	f8b3 1210 	ldrh.w	r1, [r3, #528]	; 0x210
 800728e:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 8007292:	b289      	uxth	r1, r1
 8007294:	b292      	uxth	r2, r2
 8007296:	4291      	cmp	r1, r2
 8007298:	d013      	beq.n	80072c2 <pcu_get_queue+0x3a>
        return 0xFF;

    uint8_t data = gbpPcuBuffer[gbPcuRead++];
 800729a:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 800729e:	b292      	uxth	r2, r2
 80072a0:	1c51      	adds	r1, r2, #1
 80072a2:	b289      	uxth	r1, r1
 80072a4:	f8a3 1212 	strh.w	r1, [r3, #530]	; 0x212
 80072a8:	441a      	add	r2, r3
 80072aa:	f892 0214 	ldrb.w	r0, [r2, #532]	; 0x214

    if (gbPcuRead>(PC_UART_BUFFER_LENGTH-1))
 80072ae:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
uint8_t pcu_get_queue(void)
{
    if (gbPcuWrite==gbPcuRead)
        return 0xFF;

    uint8_t data = gbpPcuBuffer[gbPcuRead++];
 80072b2:	b2c0      	uxtb	r0, r0

    if (gbPcuRead>(PC_UART_BUFFER_LENGTH-1))
 80072b4:	b292      	uxth	r2, r2
 80072b6:	2a7f      	cmp	r2, #127	; 0x7f
 80072b8:	d904      	bls.n	80072c4 <pcu_get_queue+0x3c>
        gbPcuRead = 0;
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8a3 2212 	strh.w	r2, [r3, #530]	; 0x212
 80072c0:	4770      	bx	lr

//##############################################################################
uint8_t pcu_get_queue(void)
{
    if (gbPcuWrite==gbPcuRead)
        return 0xFF;
 80072c2:	20ff      	movs	r0, #255	; 0xff

    if (gbPcuRead>(PC_UART_BUFFER_LENGTH-1))
        gbPcuRead = 0;

    return data;
}
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	20000730 	andcs	r0, r0, r0, lsr r7

080072cc <pcu_peek_queue>:

//##############################################################################
uint8_t pcu_peek_queue(void)
{
    if (gbPcuWrite==gbPcuRead)
 80072cc:	4b09      	ldr	r3, [pc, #36]	; (80072f4 <pcu_peek_queue+0x28>)
 80072ce:	f8b3 1210 	ldrh.w	r1, [r3, #528]	; 0x210
 80072d2:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 80072d6:	b289      	uxth	r1, r1
 80072d8:	b292      	uxth	r2, r2
 80072da:	4291      	cmp	r1, r2
 80072dc:	d007      	beq.n	80072ee <pcu_peek_queue+0x22>
        return 0xFF;

    uint8_t data = gbpPcuBuffer[gbPcuRead];
 80072de:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 80072e2:	b292      	uxth	r2, r2
 80072e4:	4413      	add	r3, r2
 80072e6:	f893 0214 	ldrb.w	r0, [r3, #532]	; 0x214
 80072ea:	b2c0      	uxtb	r0, r0

    return data;
 80072ec:	4770      	bx	lr

//##############################################################################
uint8_t pcu_peek_queue(void)
{
    if (gbPcuWrite==gbPcuRead)
        return 0xFF;
 80072ee:	20ff      	movs	r0, #255	; 0xff

    uint8_t data = gbpPcuBuffer[gbPcuRead];

    return data;
}
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	20000730 	andcs	r0, r0, r0, lsr r7

080072f8 <pcu_put_queue>:

//##############################################################################
void pcu_put_queue(void)
{
 80072f8:	b570      	push	{r4, r5, r6, lr}
    uint8_t temp;
    if (USART_GetITStatus(USART3, USART_IT_RXNE)!=RESET)
 80072fa:	4828      	ldr	r0, [pc, #160]	; (800739c <pcu_put_queue+0xa4>)
 80072fc:	f240 5125 	movw	r1, #1317	; 0x525
 8007300:	f002 fe2e 	bl	8009f60 <USART_GetITStatus>
 8007304:	2800      	cmp	r0, #0
 8007306:	d047      	beq.n	8007398 <pcu_put_queue+0xa0>
    {
        temp = USART_ReceiveData(USART3);
 8007308:	4824      	ldr	r0, [pc, #144]	; (800739c <pcu_put_queue+0xa4>)
 800730a:	f002 fdc8 	bl	8009e9e <USART_ReceiveData>
 800730e:	4c24      	ldr	r4, [pc, #144]	; (80073a0 <pcu_put_queue+0xa8>)
 8007310:	b2c6      	uxtb	r6, r0
        if (temp=='#')
 8007312:	2e23      	cmp	r6, #35	; 0x23
            ReBootToBootLoader++;
 8007314:	bf09      	itett	eq
 8007316:	f894 3294 	ldrbeq.w	r3, [r4, #660]	; 0x294
        else
            ReBootToBootLoader=0;
 800731a:	2300      	movne	r3, #0
    uint8_t temp;
    if (USART_GetITStatus(USART3, USART_IT_RXNE)!=RESET)
    {
        temp = USART_ReceiveData(USART3);
        if (temp=='#')
            ReBootToBootLoader++;
 800731c:	3301      	addeq	r3, #1
 800731e:	b2db      	uxtbeq	r3, r3
        else
            ReBootToBootLoader=0;
 8007320:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
 8007324:	2005      	movs	r0, #5

        if (ReBootToBootLoader>15)
 8007326:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 800732a:	f7ff f9e1 	bl	80066f0 <SetLED.part.0>
    else
        return;

    SetLED(RXD, 1);

    if (gbPcuWrite<(PC_UART_BUFFER_LENGTH-1))
 800732e:	f8b4 3210 	ldrh.w	r3, [r4, #528]	; 0x210
        if (temp=='#')
            ReBootToBootLoader++;
        else
            ReBootToBootLoader=0;

        if (ReBootToBootLoader>15)
 8007332:	4d1b      	ldr	r5, [pc, #108]	; (80073a0 <pcu_put_queue+0xa8>)
    else
        return;

    SetLED(RXD, 1);

    if (gbPcuWrite<(PC_UART_BUFFER_LENGTH-1))
 8007334:	b29b      	uxth	r3, r3
 8007336:	2b7e      	cmp	r3, #126	; 0x7e
    {
        gbpPcuBuffer[gbPcuWrite++] = temp;
 8007338:	f8b5 3210 	ldrh.w	r3, [r5, #528]	; 0x210
 800733c:	b29b      	uxth	r3, r3
    else
        return;

    SetLED(RXD, 1);

    if (gbPcuWrite<(PC_UART_BUFFER_LENGTH-1))
 800733e:	d807      	bhi.n	8007350 <pcu_put_queue+0x58>
    {
        gbpPcuBuffer[gbPcuWrite++] = temp;
 8007340:	1c5a      	adds	r2, r3, #1
 8007342:	b292      	uxth	r2, r2
 8007344:	f8a5 2210 	strh.w	r2, [r5, #528]	; 0x210
 8007348:	441d      	add	r5, r3
 800734a:	f885 6214 	strb.w	r6, [r5, #532]	; 0x214
 800734e:	e005      	b.n	800735c <pcu_put_queue+0x64>
    }
    else
    {
        gbpPcuBuffer[gbPcuWrite] = temp;
 8007350:	442b      	add	r3, r5
 8007352:	f883 6214 	strb.w	r6, [r3, #532]	; 0x214
        gbPcuWrite = 0;
 8007356:	2300      	movs	r3, #0
 8007358:	f8a5 3210 	strh.w	r3, [r5, #528]	; 0x210
    }

    if (gbPcuRead==gbPcuWrite)
 800735c:	f8b4 1212 	ldrh.w	r1, [r4, #530]	; 0x212
 8007360:	f8b4 2210 	ldrh.w	r2, [r4, #528]	; 0x210
 8007364:	b289      	uxth	r1, r1
 8007366:	b292      	uxth	r2, r2
 8007368:	4291      	cmp	r1, r2
 800736a:	4b0d      	ldr	r3, [pc, #52]	; (80073a0 <pcu_put_queue+0xa8>)
 800736c:	d105      	bne.n	800737a <pcu_put_queue+0x82>
        gbPcuRead++;
 800736e:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 8007372:	3201      	adds	r2, #1
 8007374:	b292      	uxth	r2, r2
 8007376:	f8a3 2212 	strh.w	r2, [r3, #530]	; 0x212
    if (gbPcuRead>(PC_UART_BUFFER_LENGTH-1))
 800737a:	f8b4 3212 	ldrh.w	r3, [r4, #530]	; 0x212
 800737e:	b29b      	uxth	r3, r3
 8007380:	2b7f      	cmp	r3, #127	; 0x7f
 8007382:	d903      	bls.n	800738c <pcu_put_queue+0x94>
        gbPcuRead=0;
 8007384:	4b06      	ldr	r3, [pc, #24]	; (80073a0 <pcu_put_queue+0xa8>)
 8007386:	2200      	movs	r2, #0
 8007388:	f8a3 2212 	strh.w	r2, [r3, #530]	; 0x212

    SetLED(RXD, 0);
 800738c:	2005      	movs	r0, #5
 800738e:	2100      	movs	r1, #0
}
 8007390:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (gbPcuRead==gbPcuWrite)
        gbPcuRead++;
    if (gbPcuRead>(PC_UART_BUFFER_LENGTH-1))
        gbPcuRead=0;

    SetLED(RXD, 0);
 8007394:	f7ff b9b6 	b.w	8006704 <SetLED>
 8007398:	bd70      	pop	{r4, r5, r6, pc}
 800739a:	bf00      	nop
 800739c:	40004800 	andmi	r4, r0, r0, lsl #16
 80073a0:	20000730 	andcs	r0, r0, r0, lsr r7

080073a4 <pcu_clear_queue>:
}

//##############################################################################
void pcu_clear_queue(void)
{
    gbPcuWrite = 0;
 80073a4:	4b03      	ldr	r3, [pc, #12]	; (80073b4 <pcu_clear_queue+0x10>)
 80073a6:	2200      	movs	r2, #0
 80073a8:	f8a3 2210 	strh.w	r2, [r3, #528]	; 0x210
    gbPcuRead = 0;
 80073ac:	f8a3 2212 	strh.w	r2, [r3, #530]	; 0x212
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000730 	andcs	r0, r0, r0, lsr r7

080073b8 <pcu_get_qstate>:
}

//##############################################################################
uint8_t pcu_get_qstate(void)
{
 80073b8:	b508      	push	{r3, lr}
    if (gbPcuWrite==gbPcuRead)
 80073ba:	4b10      	ldr	r3, [pc, #64]	; (80073fc <pcu_get_qstate+0x44>)
 80073bc:	f8b3 1210 	ldrh.w	r1, [r3, #528]	; 0x210
 80073c0:	f8b3 2212 	ldrh.w	r2, [r3, #530]	; 0x212
 80073c4:	b289      	uxth	r1, r1
 80073c6:	b292      	uxth	r2, r2
 80073c8:	4291      	cmp	r1, r2
 80073ca:	d103      	bne.n	80073d4 <pcu_get_qstate+0x1c>
    {
        pcu_clear_queue();
 80073cc:	f7ff ffea 	bl	80073a4 <pcu_clear_queue>
        return 0;
 80073d0:	2000      	movs	r0, #0
 80073d2:	bd08      	pop	{r3, pc}
    }
    else if (gbPcuRead<gbPcuWrite)
 80073d4:	f8b3 1212 	ldrh.w	r1, [r3, #530]	; 0x212
 80073d8:	f8b3 2210 	ldrh.w	r2, [r3, #528]	; 0x210
 80073dc:	b289      	uxth	r1, r1
        return (uint8_t) (gbPcuWrite-gbPcuRead);
 80073de:	f8b3 0210 	ldrh.w	r0, [r3, #528]	; 0x210
    if (gbPcuWrite==gbPcuRead)
    {
        pcu_clear_queue();
        return 0;
    }
    else if (gbPcuRead<gbPcuWrite)
 80073e2:	b292      	uxth	r2, r2
 80073e4:	4291      	cmp	r1, r2
        return (uint8_t) (gbPcuWrite-gbPcuRead);
    else
        return (uint8_t) (PC_UART_BUFFER_LENGTH-(gbPcuRead-gbPcuWrite));
 80073e6:	bf29      	itett	cs
 80073e8:	b280      	uxthcs	r0, r0
    {
        pcu_clear_queue();
        return 0;
    }
    else if (gbPcuRead<gbPcuWrite)
        return (uint8_t) (gbPcuWrite-gbPcuRead);
 80073ea:	f8b3 3212 	ldrhcc.w	r3, [r3, #530]	; 0x212
    else
        return (uint8_t) (PC_UART_BUFFER_LENGTH-(gbPcuRead-gbPcuWrite));
 80073ee:	f8b3 3212 	ldrhcs.w	r3, [r3, #530]	; 0x212
 80073f2:	3880      	subcs	r0, #128	; 0x80
 80073f4:	1ac0      	subs	r0, r0, r3
 80073f6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
}
 80073fa:	bd08      	pop	{r3, pc}
 80073fc:	20000730 	andcs	r0, r0, r0, lsr r7

08007400 <RxD_PCU_Interrupt>:

//##############################################################################
void RxD_PCU_Interrupt(void)
{
    pcu_put_queue();
 8007400:	f7ff bf7a 	b.w	80072f8 <pcu_put_queue>

08007404 <pcu_initialize>:
//##############################################################################
//##############################################################################

//##############################################################################
uint8_t pcu_initialize(uint32_t baudrate)
{
 8007404:	b508      	push	{r3, lr}
    if (pcu_hal_open(baudrate)==0)
 8007406:	f7ff fee5 	bl	80071d4 <pcu_hal_open>
        return 0;

    return 1;
}
 800740a:	3000      	adds	r0, #0
 800740c:	bf18      	it	ne
 800740e:	2001      	movne	r0, #1
 8007410:	bd08      	pop	{r3, pc}

08007412 <pcu_terminate>:

//##############################################################################
void pcu_terminate(void)
{
    pcu_hal_close();
 8007412:	f7ff bf0d 	b.w	8007230 <pcu_hal_close>

08007416 <std_putchar>:
}

//##############################################################################
int std_putchar(char c)
{
    if (c=='\n')
 8007416:	280a      	cmp	r0, #10
    pcu_hal_close();
}

//##############################################################################
int std_putchar(char c)
{
 8007418:	b510      	push	{r4, lr}
 800741a:	4604      	mov	r4, r0
    if (c=='\n')
 800741c:	d103      	bne.n	8007426 <std_putchar+0x10>
    {
        pcu_put_byte((uint8_t) '\r'); //0x0D
 800741e:	200d      	movs	r0, #13
 8007420:	f7ff ff1a 	bl	8007258 <pcu_put_byte>
        pcu_put_byte((uint8_t) '\n'); //0x0A
 8007424:	4620      	mov	r0, r4
    }
    else
    {
        pcu_put_byte((uint8_t) c);
 8007426:	f7ff ff17 	bl	8007258 <pcu_put_byte>
    }

    return c;
}
 800742a:	4620      	mov	r0, r4
 800742c:	bd10      	pop	{r4, pc}

0800742e <std_puts>:

//##############################################################################
int std_puts(const char *str)
{
 800742e:	b538      	push	{r3, r4, r5, lr}
 8007430:	4605      	mov	r5, r0
    int n=0;
 8007432:	2400      	movs	r4, #0
    while (str[n])
 8007434:	5d28      	ldrb	r0, [r5, r4]
 8007436:	b118      	cbz	r0, 8007440 <std_puts+0x12>
        std_putchar(str[n++]);
 8007438:	3401      	adds	r4, #1
 800743a:	f7ff ffec 	bl	8007416 <std_putchar>
 800743e:	e7f9      	b.n	8007434 <std_puts+0x6>

    return n;
}
 8007440:	4620      	mov	r0, r4
 8007442:	bd38      	pop	{r3, r4, r5, pc}

08007444 <std_getchar>:

//##############################################################################
int std_getchar(void)
{
 8007444:	b508      	push	{r3, lr}

//##############################################################################
void pcu_hal_set_timeout(uint8_t NumRcvByte)
{
    // 200us; ~180 us to transmit one byte at 57600 bps
    start_timeout_pcu(NumRcvByte*200);
 8007446:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800744a:	f7ff facd 	bl	80069e8 <start_timeout_pcu>
int std_getchar(void)
{
    char c;

    pcu_hal_set_timeout(10);
    while ( (pcu_hal_timeout()==0) && (pcu_get_qstate()==0) );
 800744e:	f7ff fef9 	bl	8007244 <pcu_hal_timeout>
 8007452:	b140      	cbz	r0, 8007466 <std_getchar+0x22>
    if (pcu_get_qstate()==0)
 8007454:	f7ff ffb0 	bl	80073b8 <pcu_get_qstate>
 8007458:	b150      	cbz	r0, 8007470 <std_getchar+0x2c>
        return 0xFF;

    c = pcu_get_queue();
 800745a:	f7ff ff15 	bl	8007288 <pcu_get_queue>

    if (c=='\r')
        c = '\n';
 800745e:	280d      	cmp	r0, #13
 8007460:	bf08      	it	eq
 8007462:	200a      	moveq	r0, #10

    return c;
 8007464:	bd08      	pop	{r3, pc}
int std_getchar(void)
{
    char c;

    pcu_hal_set_timeout(10);
    while ( (pcu_hal_timeout()==0) && (pcu_get_qstate()==0) );
 8007466:	f7ff ffa7 	bl	80073b8 <pcu_get_qstate>
 800746a:	2800      	cmp	r0, #0
 800746c:	d0ef      	beq.n	800744e <std_getchar+0xa>
 800746e:	e7f1      	b.n	8007454 <std_getchar+0x10>
    if (pcu_get_qstate()==0)
        return 0xFF;
 8007470:	20ff      	movs	r0, #255	; 0xff

    if (c=='\r')
        c = '\n';

    return c;
}
 8007472:	bd08      	pop	{r3, pc}

08007474 <std_gets>:

//##############################################################################
char* std_gets(char *str)
{
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4604      	mov	r4, r0
    uint8_t c, len=0;

    while (len<128)
 8007478:	2500      	movs	r5, #0
 800747a:	2d80      	cmp	r5, #128	; 0x80
 800747c:	b2ee      	uxtb	r6, r5
 800747e:	d022      	beq.n	80074c6 <std_gets+0x52>

//##############################################################################
void pcu_hal_set_timeout(uint8_t NumRcvByte)
{
    // 200us; ~180 us to transmit one byte at 57600 bps
    start_timeout_pcu(NumRcvByte*200);
 8007480:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007484:	f7ff fab0 	bl	80069e8 <start_timeout_pcu>
    uint8_t c, len=0;

    while (len<128)
    {
        pcu_hal_set_timeout(10);
        while ( (pcu_hal_timeout()==0) && (pcu_get_qstate()==0) );
 8007488:	f7ff fedc 	bl	8007244 <pcu_hal_timeout>
 800748c:	b118      	cbz	r0, 8007496 <std_gets+0x22>
        if (pcu_get_qstate()==0)
 800748e:	f7ff ff93 	bl	80073b8 <pcu_get_qstate>
 8007492:	b950      	cbnz	r0, 80074aa <std_gets+0x36>
 8007494:	e004      	b.n	80074a0 <std_gets+0x2c>
    uint8_t c, len=0;

    while (len<128)
    {
        pcu_hal_set_timeout(10);
        while ( (pcu_hal_timeout()==0) && (pcu_get_qstate()==0) );
 8007496:	f7ff ff8f 	bl	80073b8 <pcu_get_qstate>
 800749a:	2800      	cmp	r0, #0
 800749c:	d0f4      	beq.n	8007488 <std_gets+0x14>
 800749e:	e7f6      	b.n	800748e <std_gets+0x1a>
        if (pcu_get_qstate()==0)
        {
            if (len==0)
 80074a0:	b90e      	cbnz	r6, 80074a6 <std_gets+0x32>
            {
                return 0;//NULL;
 80074a2:	2000      	movs	r0, #0
 80074a4:	bd70      	pop	{r4, r5, r6, pc}
            }
            else
            {
                str[len] = '\0';
 80074a6:	55a0      	strb	r0, [r4, r6]
 80074a8:	e00d      	b.n	80074c6 <std_gets+0x52>
                return str;
            }
        }

        c = pcu_get_queue();
 80074aa:	f7ff feed 	bl	8007288 <pcu_get_queue>
        if ( (c=='\n') || (c=='\0') )
 80074ae:	280a      	cmp	r0, #10
 80074b0:	d104      	bne.n	80074bc <std_gets+0x48>
        {
            if (len==0)
 80074b2:	2e00      	cmp	r6, #0
 80074b4:	d0f5      	beq.n	80074a2 <std_gets+0x2e>
            {
                return 0;//NULL;
            }
            else
            {
                str[len] = '\0';
 80074b6:	2300      	movs	r3, #0
 80074b8:	55a3      	strb	r3, [r4, r6]
 80074ba:	e004      	b.n	80074c6 <std_gets+0x52>
                return str;
            }
        }

        c = pcu_get_queue();
        if ( (c=='\n') || (c=='\0') )
 80074bc:	2800      	cmp	r0, #0
 80074be:	d0f8      	beq.n	80074b2 <std_gets+0x3e>
                str[len] = '\0';
                return str;
            }
        }
        else
            str[len++] = (int8_t) c;
 80074c0:	5560      	strb	r0, [r4, r5]
 80074c2:	3501      	adds	r5, #1
 80074c4:	e7d9      	b.n	800747a <std_gets+0x6>
    }

    return str;
 80074c6:	4620      	mov	r0, r4
}
 80074c8:	bd70      	pop	{r4, r5, r6, pc}

080074ca <PrintCommStatus>:


//##############################################################################
void PrintCommStatus(uint16_t Status)
{
 80074ca:	b510      	push	{r4, lr}
 80074cc:	4604      	mov	r4, r0
    if (Status&DXL_TXFAIL)
 80074ce:	0760      	lsls	r0, r4, #29
 80074d0:	d502      	bpl.n	80074d8 <PrintCommStatus+0xe>
        std_puts("\nDXL_TXFAIL: Failed transmit instruction packet!\n");
 80074d2:	4814      	ldr	r0, [pc, #80]	; (8007524 <PrintCommStatus+0x5a>)
 80074d4:	f7ff ffab 	bl	800742e <std_puts>

    if (Status&DXL_RXFAIL)
 80074d8:	0721      	lsls	r1, r4, #28
 80074da:	d502      	bpl.n	80074e2 <PrintCommStatus+0x18>
        std_puts("\nDXL_RXFAIL: Failed get status packet from device!\n");
 80074dc:	4812      	ldr	r0, [pc, #72]	; (8007528 <PrintCommStatus+0x5e>)
 80074de:	f7ff ffa6 	bl	800742e <std_puts>

    if (Status&DXL_TXERROR)
 80074e2:	06e2      	lsls	r2, r4, #27
 80074e4:	d502      	bpl.n	80074ec <PrintCommStatus+0x22>
        std_puts("\nDXL_TXERROR: Incorrect instruction packet!\n");
 80074e6:	4811      	ldr	r0, [pc, #68]	; (800752c <PrintCommStatus+0x62>)
 80074e8:	f7ff ffa1 	bl	800742e <std_puts>

    if (Status&DXL_BAD_INST)
 80074ec:	06a3      	lsls	r3, r4, #26
 80074ee:	d502      	bpl.n	80074f6 <PrintCommStatus+0x2c>
        std_puts("\nDXL_BAD_INST: Invalid Instruction byte\n");
 80074f0:	480f      	ldr	r0, [pc, #60]	; (8007530 <PrintCommStatus+0x66>)
 80074f2:	f7ff ff9c 	bl	800742e <std_puts>

    if (Status&DXL_BAD_ID)
 80074f6:	0660      	lsls	r0, r4, #25
 80074f8:	d502      	bpl.n	8007500 <PrintCommStatus+0x36>
        std_puts("\nDXL_BAD_ID: ID's not same for instruction and status packets\n");
 80074fa:	480e      	ldr	r0, [pc, #56]	; (8007534 <PrintCommStatus+0x6a>)
 80074fc:	f7ff ff97 	bl	800742e <std_puts>

    if (Status&DXL_RXWAITING)
 8007500:	05a1      	lsls	r1, r4, #22
 8007502:	d502      	bpl.n	800750a <PrintCommStatus+0x40>
        std_puts("\nDXL_RXWAITING: Now receiving status packet!\n");
 8007504:	480c      	ldr	r0, [pc, #48]	; (8007538 <PrintCommStatus+0x6e>)
 8007506:	f7ff ff92 	bl	800742e <std_puts>

    if (Status&DXL_RXTIMEOUT)
 800750a:	0562      	lsls	r2, r4, #21
 800750c:	d502      	bpl.n	8007514 <PrintCommStatus+0x4a>
        std_puts("\nDXL_RXTIMEOUT: There is no status packet!\n");
 800750e:	480b      	ldr	r0, [pc, #44]	; (800753c <PrintCommStatus+0x72>)
 8007510:	f7ff ff8d 	bl	800742e <std_puts>

    if (Status&DXL_RXCHECKSUM)
 8007514:	04e3      	lsls	r3, r4, #19
 8007516:	d504      	bpl.n	8007522 <PrintCommStatus+0x58>
        std_puts("\nDXL_RXCHECKSUM: Incorrect status packet checksum!\n");

//    else
//        std_puts("\nThis is unknown error code!\n");
}
 8007518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    if (Status&DXL_RXTIMEOUT)
        std_puts("\nDXL_RXTIMEOUT: There is no status packet!\n");

    if (Status&DXL_RXCHECKSUM)
        std_puts("\nDXL_RXCHECKSUM: Incorrect status packet checksum!\n");
 800751c:	4808      	ldr	r0, [pc, #32]	; (8007540 <PrintCommStatus+0x76>)
 800751e:	f7ff bf86 	b.w	800742e <std_puts>
 8007522:	bd10      	pop	{r4, pc}
 8007524:	0800cc1a 	stmdaeq	r0, {r1, r3, r4, sl, fp, lr, pc}
 8007528:	0800cc4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, lr, pc}
 800752c:	0800cc80 	stmdaeq	r0, {r7, sl, fp, lr, pc}
 8007530:	0800ccad 	stmdaeq	r0, {r0, r2, r3, r5, r7, sl, fp, lr, pc}
 8007534:	0800ccd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp, lr, pc}
 8007538:	0800cd15 	stmdaeq	r0, {r0, r2, r4, r8, sl, fp, lr, pc}
 800753c:	0800cd43 	stmdaeq	r0, {r0, r1, r6, r8, sl, fp, lr, pc}
 8007540:	0800cd6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, sl, fp, lr, pc}

08007544 <PrintErrorCode>:
//        std_puts("\nThis is unknown error code!\n");
}

//##############################################################################
void PrintErrorCode(void)
{
 8007544:	b508      	push	{r3, lr}
    if(dxl_get_rxpacket_error(ERRBIT_VOLTAGE) == 1)
 8007546:	2001      	movs	r0, #1
 8007548:	f7ff fcc0 	bl	8006ecc <dxl_get_rxpacket_error>
 800754c:	2801      	cmp	r0, #1
 800754e:	d102      	bne.n	8007556 <PrintErrorCode+0x12>
        std_puts("\nInput voltage error!\n");
 8007550:	481a      	ldr	r0, [pc, #104]	; (80075bc <PrintErrorCode+0x78>)
 8007552:	f7ff ff6c 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_ANGLE) == 1)
 8007556:	2002      	movs	r0, #2
 8007558:	f7ff fcb8 	bl	8006ecc <dxl_get_rxpacket_error>
 800755c:	2801      	cmp	r0, #1
 800755e:	d102      	bne.n	8007566 <PrintErrorCode+0x22>
        std_puts("\nAngle limit error!\n");
 8007560:	4817      	ldr	r0, [pc, #92]	; (80075c0 <PrintErrorCode+0x7c>)
 8007562:	f7ff ff64 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_OVERHEAT) == 1)
 8007566:	2004      	movs	r0, #4
 8007568:	f7ff fcb0 	bl	8006ecc <dxl_get_rxpacket_error>
 800756c:	2801      	cmp	r0, #1
 800756e:	d102      	bne.n	8007576 <PrintErrorCode+0x32>
        std_puts("\nOverheat error!\n");
 8007570:	4814      	ldr	r0, [pc, #80]	; (80075c4 <PrintErrorCode+0x80>)
 8007572:	f7ff ff5c 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_RANGE) == 1)
 8007576:	2008      	movs	r0, #8
 8007578:	f7ff fca8 	bl	8006ecc <dxl_get_rxpacket_error>
 800757c:	2801      	cmp	r0, #1
 800757e:	d102      	bne.n	8007586 <PrintErrorCode+0x42>
        std_puts("\nOut of range error!\n");
 8007580:	4811      	ldr	r0, [pc, #68]	; (80075c8 <PrintErrorCode+0x84>)
 8007582:	f7ff ff54 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_CHECKSUM) == 1)
 8007586:	2010      	movs	r0, #16
 8007588:	f7ff fca0 	bl	8006ecc <dxl_get_rxpacket_error>
 800758c:	2801      	cmp	r0, #1
 800758e:	d102      	bne.n	8007596 <PrintErrorCode+0x52>
        std_puts("\nChecksum error!\n");
 8007590:	480e      	ldr	r0, [pc, #56]	; (80075cc <PrintErrorCode+0x88>)
 8007592:	f7ff ff4c 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_OVERLOAD) == 1)
 8007596:	2020      	movs	r0, #32
 8007598:	f7ff fc98 	bl	8006ecc <dxl_get_rxpacket_error>
 800759c:	2801      	cmp	r0, #1
 800759e:	d102      	bne.n	80075a6 <PrintErrorCode+0x62>
        std_puts("\nOverload error!\n");
 80075a0:	480b      	ldr	r0, [pc, #44]	; (80075d0 <PrintErrorCode+0x8c>)
 80075a2:	f7ff ff44 	bl	800742e <std_puts>

    if(dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
 80075a6:	2040      	movs	r0, #64	; 0x40
 80075a8:	f7ff fc90 	bl	8006ecc <dxl_get_rxpacket_error>
 80075ac:	2801      	cmp	r0, #1
 80075ae:	d104      	bne.n	80075ba <PrintErrorCode+0x76>
        std_puts("\nInstruction code error!\n");
}
 80075b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    if(dxl_get_rxpacket_error(ERRBIT_OVERLOAD) == 1)
        std_puts("\nOverload error!\n");

    if(dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
        std_puts("\nInstruction code error!\n");
 80075b4:	4807      	ldr	r0, [pc, #28]	; (80075d4 <PrintErrorCode+0x90>)
 80075b6:	f7ff bf3a 	b.w	800742e <std_puts>
 80075ba:	bd08      	pop	{r3, pc}
 80075bc:	0800cda3 	stmdaeq	r0, {r0, r1, r5, r7, r8, sl, fp, lr, pc}
 80075c0:	0800cdba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, sl, fp, lr, pc}
 80075c4:	0800cdcf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, sl, fp, lr, pc}
 80075c8:	0800cde1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sl, fp, lr, pc}
 80075cc:	0800cdf7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, lr, pc}
 80075d0:	0800ce09 	stmdaeq	r0, {r0, r3, r9, sl, fp, lr, pc}
 80075d4:	0800ce1b 	stmdaeq	r0, {r0, r1, r3, r4, r9, sl, fp, lr, pc}

080075d8 <PrintChar>:
}

//##############################################################################
int PrintChar(char c){return std_putchar(c);}
 80075d8:	f7ff bf1d 	b.w	8007416 <std_putchar>

080075dc <PrintString>:

//##############################################################################
int PrintString(const char* s){return std_puts(s);}
 80075dc:	f7ff bf27 	b.w	800742e <std_puts>

080075e0 <GetChar>:

//##############################################################################
int GetChar(void){return std_getchar();}
 80075e0:	f7ff bf30 	b.w	8007444 <std_getchar>

080075e4 <GetString>:

//##############################################################################
char* GetString(char* s){return std_gets(s);}
 80075e4:	f7ff bf46 	b.w	8007474 <std_gets>

080075e8 <Printu32d>:

//##############################################################################
void Printu32d(uint32_t lNum)
{
 80075e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint32_t temp, div=1000000000;
 80075ea:	4a16      	ldr	r2, [pc, #88]	; (8007644 <Printu32d+0x5c>)
//##############################################################################
char* GetString(char* s){return std_gets(s);}

//##############################################################################
void Printu32d(uint32_t lNum)
{
 80075ec:	4601      	mov	r1, r0
 80075ee:	2300      	movs	r3, #0
    char out[11];
    uint8_t i, j;

    for (i=0; i<10; i++)
    {
        temp = (char) (lNum/div);
 80075f0:	fbb1 f4f2 	udiv	r4, r1, r2
        lNum = (lNum%div);
 80075f4:	fb02 1114 	mls	r1, r2, r4, r1
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
 80075f8:	f004 040f 	and.w	r4, r4, #15
 80075fc:	3430      	adds	r4, #48	; 0x30
 80075fe:	a801      	add	r0, sp, #4
 8007600:	541c      	strb	r4, [r3, r0]
        div /= 10;
 8007602:	240a      	movs	r4, #10
 8007604:	3301      	adds	r3, #1
{
    uint32_t temp, div=1000000000;
    char out[11];
    uint8_t i, j;

    for (i=0; i<10; i++)
 8007606:	42a3      	cmp	r3, r4
        temp = (char) (lNum/div);
        lNum = (lNum%div);
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
 8007608:	fbb2 f2f4 	udiv	r2, r2, r4
{
    uint32_t temp, div=1000000000;
    char out[11];
    uint8_t i, j;

    for (i=0; i<10; i++)
 800760c:	d1f0      	bne.n	80075f0 <Printu32d+0x8>
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
    }
    out[i] = '\0';
 800760e:	2200      	movs	r2, #0
 8007610:	f88d 200e 	strb.w	r2, [sp, #14]

    for (i=0; i<10; i++)
    {
        if (out[0]=='0')
 8007614:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007618:	2a30      	cmp	r2, #48	; 0x30
 800761a:	d007      	beq.n	800762c <Printu32d+0x44>
 800761c:	3b01      	subs	r3, #1
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
    }
    out[i] = '\0';

    for (i=0; i<10; i++)
 800761e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8007622:	d1f7      	bne.n	8007614 <Printu32d+0x2c>
                    break;
            }
        }
    }

    std_puts(out);
 8007624:	f7ff ff03 	bl	800742e <std_puts>
    return;
}
 8007628:	b004      	add	sp, #16
 800762a:	bd10      	pop	{r4, pc}
 800762c:	f10d 0203 	add.w	r2, sp, #3
 8007630:	f10d 040d 	add.w	r4, sp, #13
    {
        if (out[0]=='0')
        {
            for (j=0; j<10; j++)
            {
                out[j] = out[j+1];
 8007634:	7891      	ldrb	r1, [r2, #2]
 8007636:	f802 1f01 	strb.w	r1, [r2, #1]!
                if (out[j]=='\0')
 800763a:	2900      	cmp	r1, #0
 800763c:	d0ee      	beq.n	800761c <Printu32d+0x34>

    for (i=0; i<10; i++)
    {
        if (out[0]=='0')
        {
            for (j=0; j<10; j++)
 800763e:	42a2      	cmp	r2, r4
 8007640:	d1f8      	bne.n	8007634 <Printu32d+0x4c>
 8007642:	e7eb      	b.n	800761c <Printu32d+0x34>
 8007644:	3b9aca00 	blcc	66b9e4c <__Stack_Size+0x66b9a4c>

08007648 <Battery_Monitor_Alarm>:
    return temp;
}

//##############################################################################
void Battery_Monitor_Alarm(void)
{
 8007648:	b510      	push	{r4, lr}
 800764a:	2006      	movs	r0, #6
 800764c:	f7ff f8a6 	bl	800679c <ReadAnalog.part.2>
    uint16_t volt = ReadAnalog(VBUS)>>4;
 8007650:	f3c0 140f 	ubfx	r4, r0, #4, #16
#ifdef DEBUG_PRINT_VOLTAGE
    PrintString("\nBattery Voltage: ");
 8007654:	4816      	ldr	r0, [pc, #88]	; (80076b0 <Battery_Monitor_Alarm+0x68>)
 8007656:	f7ff ffc1 	bl	80075dc <PrintString>
    Printu32d(volt);
 800765a:	4620      	mov	r0, r4
 800765c:	f7ff ffc4 	bl	80075e8 <Printu32d>
    PrintString("e-1 [Volts]\n");
 8007660:	4814      	ldr	r0, [pc, #80]	; (80076b4 <Battery_Monitor_Alarm+0x6c>)
 8007662:	f7ff ffbb 	bl	80075dc <PrintString>
#endif

    // ALARM!!!
    if (volt<VBUS_LOW_LIMIT)
 8007666:	2c72      	cmp	r4, #114	; 0x72
 8007668:	d820      	bhi.n	80076ac <Battery_Monitor_Alarm+0x64>
    {
        Buzzed(500,100);
 800766a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800766e:	2164      	movs	r1, #100	; 0x64
 8007670:	f7ff f982 	bl	8006978 <Buzzed>
        Buzzed(500,5000);
 8007674:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007678:	f241 3188 	movw	r1, #5000	; 0x1388
 800767c:	f7ff f97c 	bl	8006978 <Buzzed>
        Buzzed(500,100);
 8007680:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007684:	2164      	movs	r1, #100	; 0x64
 8007686:	f7ff f977 	bl	8006978 <Buzzed>
        Buzzed(500,5000);
 800768a:	f241 3188 	movw	r1, #5000	; 0x1388
 800768e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007692:	f7ff f971 	bl	8006978 <Buzzed>
        PrintString("\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n");
 8007696:	4808      	ldr	r0, [pc, #32]	; (80076b8 <Battery_Monitor_Alarm+0x70>)
 8007698:	f7ff ffa0 	bl	80075dc <PrintString>
        PrintString("Battery Voltage Critical");
 800769c:	4807      	ldr	r0, [pc, #28]	; (80076bc <Battery_Monitor_Alarm+0x74>)
 800769e:	f7ff ff9d 	bl	80075dc <PrintString>
        PrintString("\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n");
    }
    return;
}
 80076a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        Buzzed(500,5000);
        Buzzed(500,100);
        Buzzed(500,5000);
        PrintString("\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n");
        PrintString("Battery Voltage Critical");
        PrintString("\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n");
 80076a6:	4804      	ldr	r0, [pc, #16]	; (80076b8 <Battery_Monitor_Alarm+0x70>)
 80076a8:	f7ff bf98 	b.w	80075dc <PrintString>
 80076ac:	bd10      	pop	{r4, pc}
 80076ae:	bf00      	nop
 80076b0:	0800ce35 	stmdaeq	r0, {r0, r2, r4, r5, r9, sl, fp, lr, pc}
 80076b4:	0800ce48 	stmdaeq	r0, {r3, r6, r9, sl, fp, lr, pc}
 80076b8:	0800ce55 	stmdaeq	r0, {r0, r2, r4, r6, r9, sl, fp, lr, pc}
 80076bc:	0800ce80 	stmdaeq	r0, {r7, r9, sl, fp, lr, pc}

080076c0 <Prints32d>:
    return;
}

//##############################################################################
void Prints32d(int32_t lNumS)
{
 80076c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
        out[0] = '-';
        lNum = (uint32_t) ((~lNumS)+1);
    }
    else
    {
        out[0] = '+';
 80076c2:	232b      	movs	r3, #43	; 0x2b
}

//##############################################################################
void Prints32d(int32_t lNumS)
{
    uint32_t temp, lNum, div=1000000000;
 80076c4:	4a18      	ldr	r2, [pc, #96]	; (8007728 <Prints32d+0x68>)
        out[0] = '-';
        lNum = (uint32_t) ((~lNumS)+1);
    }
    else
    {
        out[0] = '+';
 80076c6:	f88d 3004 	strb.w	r3, [sp, #4]
        lNum = (uint32_t) (lNumS);
 80076ca:	2300      	movs	r3, #0
    }

    for (i=1; i<11; i++)
    {
        temp = (lNum/div);
 80076cc:	fbb0 f1f2 	udiv	r1, r0, r2
        lNum = (lNum%div);
 80076d0:	fb02 0011 	mls	r0, r2, r1, r0
 80076d4:	ac01      	add	r4, sp, #4
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
 80076d6:	f001 010f 	and.w	r1, r1, #15
 80076da:	441c      	add	r4, r3
 80076dc:	3130      	adds	r1, #48	; 0x30
 80076de:	7061      	strb	r1, [r4, #1]
 80076e0:	3301      	adds	r3, #1
        div /= 10;
 80076e2:	210a      	movs	r1, #10
    {
        out[0] = '+';
        lNum = (uint32_t) (lNumS);
    }

    for (i=1; i<11; i++)
 80076e4:	428b      	cmp	r3, r1
        temp = (lNum/div);
        lNum = (lNum%div);
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
 80076e6:	fbb2 f2f1 	udiv	r2, r2, r1
    {
        out[0] = '+';
        lNum = (uint32_t) (lNumS);
    }

    for (i=1; i<11; i++)
 80076ea:	d1ef      	bne.n	80076cc <Prints32d+0xc>
//        lNum -= (uint32_t) (temp*div);
//        out[i] = (char) (temp&0x0000000F)+0x30;
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
    }
    out[i] = '\0';
 80076ec:	2300      	movs	r3, #0
 80076ee:	f88d 300f 	strb.w	r3, [sp, #15]
 80076f2:	220b      	movs	r2, #11

    for (i=0; i<11; i++)
    {
        if (out[0]=='0')
 80076f4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80076f8:	2b30      	cmp	r3, #48	; 0x30
 80076fa:	d008      	beq.n	800770e <Prints32d+0x4e>
 80076fc:	3a01      	subs	r2, #1
        out[i] = (char) ((temp&0x0F)+0x30);
        div /= 10;
    }
    out[i] = '\0';

    for (i=0; i<11; i++)
 80076fe:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8007702:	d1f7      	bne.n	80076f4 <Prints32d+0x34>
                    break;
            }
        }
    }

    std_puts(out);
 8007704:	a801      	add	r0, sp, #4
 8007706:	f7ff fe92 	bl	800742e <std_puts>
    return;
}
 800770a:	b004      	add	sp, #16
 800770c:	bd10      	pop	{r4, pc}
 800770e:	f10d 0303 	add.w	r3, sp, #3
 8007712:	f10d 000e 	add.w	r0, sp, #14
    {
        if (out[0]=='0')
        {
            for (j=0; j<11; j++)
            {
                out[j] = out[j+1];
 8007716:	7899      	ldrb	r1, [r3, #2]
 8007718:	f803 1f01 	strb.w	r1, [r3, #1]!
                if (out[j]=='\0')
 800771c:	2900      	cmp	r1, #0
 800771e:	d0ed      	beq.n	80076fc <Prints32d+0x3c>

    for (i=0; i<11; i++)
    {
        if (out[0]=='0')
        {
            for (j=0; j<11; j++)
 8007720:	4283      	cmp	r3, r0
 8007722:	d1f8      	bne.n	8007716 <Prints32d+0x56>
 8007724:	e7ea      	b.n	80076fc <Prints32d+0x3c>
 8007726:	bf00      	nop
 8007728:	3b9aca00 	blcc	66b9f30 <__Stack_Size+0x66b9b30>

0800772c <Printu16h>:
    return;
}

//##############################################################################
void Printu16h(uint16_t wNum)
{
 800772c:	b507      	push	{r0, r1, r2, lr}
    char out[7];
    out[0] = '0';
 800772e:	2330      	movs	r3, #48	; 0x30
 8007730:	f88d 3000 	strb.w	r3, [sp]
    out[1] = 'x';
 8007734:	2378      	movs	r3, #120	; 0x78
 8007736:	f88d 3001 	strb.w	r3, [sp, #1]
    out[6] = '\0';
 800773a:	2300      	movs	r3, #0
 800773c:	f88d 3006 	strb.w	r3, [sp, #6]

    out[2] = (char) ((wNum>>12)&0x0F)+0x30;
 8007740:	0b03      	lsrs	r3, r0, #12
 8007742:	f103 0230 	add.w	r2, r3, #48	; 0x30
    if (out[2] > '9')
 8007746:	2a39      	cmp	r2, #57	; 0x39
        out[2] += 7;
 8007748:	bf84      	itt	hi
 800774a:	3337      	addhi	r3, #55	; 0x37
 800774c:	f88d 3002 	strbhi.w	r3, [sp, #2]

    out[3] = (char) ((wNum>>8)&0x0F)+0x30;
 8007750:	f3c0 2303 	ubfx	r3, r0, #8, #4
    char out[7];
    out[0] = '0';
    out[1] = 'x';
    out[6] = '\0';

    out[2] = (char) ((wNum>>12)&0x0F)+0x30;
 8007754:	bf98      	it	ls
 8007756:	f88d 2002 	strbls.w	r2, [sp, #2]
    if (out[2] > '9')
        out[2] += 7;

    out[3] = (char) ((wNum>>8)&0x0F)+0x30;
 800775a:	f103 0230 	add.w	r2, r3, #48	; 0x30
    if (out[3] > '9')
 800775e:	2a39      	cmp	r2, #57	; 0x39
        out[3] += 7;
 8007760:	bf84      	itt	hi
 8007762:	3337      	addhi	r3, #55	; 0x37
 8007764:	f88d 3003 	strbhi.w	r3, [sp, #3]

    out[4] = (char) ((wNum>>4)&0x0F)+0x30;
 8007768:	f3c0 1303 	ubfx	r3, r0, #4, #4

    out[2] = (char) ((wNum>>12)&0x0F)+0x30;
    if (out[2] > '9')
        out[2] += 7;

    out[3] = (char) ((wNum>>8)&0x0F)+0x30;
 800776c:	bf98      	it	ls
 800776e:	f88d 2003 	strbls.w	r2, [sp, #3]
    if (out[3] > '9')
        out[3] += 7;

    out[4] = (char) ((wNum>>4)&0x0F)+0x30;
 8007772:	f103 0230 	add.w	r2, r3, #48	; 0x30
    if (out[4] > '9')
 8007776:	2a39      	cmp	r2, #57	; 0x39
        out[4] += 7;

    out[5] = (char) (wNum&0x0F)+0x30;
 8007778:	f000 000f 	and.w	r0, r0, #15
    if (out[3] > '9')
        out[3] += 7;

    out[4] = (char) ((wNum>>4)&0x0F)+0x30;
    if (out[4] > '9')
        out[4] += 7;
 800777c:	bf84      	itt	hi
 800777e:	3337      	addhi	r3, #55	; 0x37
 8007780:	f88d 3004 	strbhi.w	r3, [sp, #4]

    out[5] = (char) (wNum&0x0F)+0x30;
 8007784:	f100 0330 	add.w	r3, r0, #48	; 0x30

    out[3] = (char) ((wNum>>8)&0x0F)+0x30;
    if (out[3] > '9')
        out[3] += 7;

    out[4] = (char) ((wNum>>4)&0x0F)+0x30;
 8007788:	bf98      	it	ls
 800778a:	f88d 2004 	strbls.w	r2, [sp, #4]
    if (out[4] > '9')
        out[4] += 7;

    out[5] = (char) (wNum&0x0F)+0x30;
    if (out[5] > '9')
 800778e:	2b39      	cmp	r3, #57	; 0x39
        out[5] += 7;
 8007790:	bf84      	itt	hi
 8007792:	3037      	addhi	r0, #55	; 0x37
 8007794:	f88d 0005 	strbhi.w	r0, [sp, #5]

    std_puts(out);
 8007798:	4668      	mov	r0, sp

    out[4] = (char) ((wNum>>4)&0x0F)+0x30;
    if (out[4] > '9')
        out[4] += 7;

    out[5] = (char) (wNum&0x0F)+0x30;
 800779a:	bf98      	it	ls
 800779c:	f88d 3005 	strbls.w	r3, [sp, #5]
    if (out[5] > '9')
        out[5] += 7;

    std_puts(out);
 80077a0:	f7ff fe45 	bl	800742e <std_puts>
    return;
}
 80077a4:	b003      	add	sp, #12
 80077a6:	f85d fb04 	ldr.w	pc, [sp], #4

080077aa <Printu8h>:

//##############################################################################
void Printu8h(uint8_t bNum)
{
 80077aa:	b507      	push	{r0, r1, r2, lr}
    char out[5];
    out[0] = '0';
 80077ac:	2330      	movs	r3, #48	; 0x30
 80077ae:	f88d 3000 	strb.w	r3, [sp]
    out[1] = 'x';
 80077b2:	2378      	movs	r3, #120	; 0x78
 80077b4:	f88d 3001 	strb.w	r3, [sp, #1]
    out[4] = '\0';
 80077b8:	2300      	movs	r3, #0
 80077ba:	f88d 3004 	strb.w	r3, [sp, #4]

    out[2] = (char) ((bNum>>4)&0x0F)+0x30;
 80077be:	0903      	lsrs	r3, r0, #4
 80077c0:	f103 0230 	add.w	r2, r3, #48	; 0x30
    if (out[2] > '9')
 80077c4:	2a39      	cmp	r2, #57	; 0x39
        out[2] += 7;

    out[3] = (char) (bNum&0x0F)+0x30;
 80077c6:	f000 000f 	and.w	r0, r0, #15
    out[1] = 'x';
    out[4] = '\0';

    out[2] = (char) ((bNum>>4)&0x0F)+0x30;
    if (out[2] > '9')
        out[2] += 7;
 80077ca:	bf84      	itt	hi
 80077cc:	3337      	addhi	r3, #55	; 0x37
 80077ce:	f88d 3002 	strbhi.w	r3, [sp, #2]

    out[3] = (char) (bNum&0x0F)+0x30;
 80077d2:	f100 0330 	add.w	r3, r0, #48	; 0x30
    char out[5];
    out[0] = '0';
    out[1] = 'x';
    out[4] = '\0';

    out[2] = (char) ((bNum>>4)&0x0F)+0x30;
 80077d6:	bf98      	it	ls
 80077d8:	f88d 2002 	strbls.w	r2, [sp, #2]
    if (out[2] > '9')
        out[2] += 7;

    out[3] = (char) (bNum&0x0F)+0x30;
    if (out[3] > '9')
 80077dc:	2b39      	cmp	r3, #57	; 0x39
        out[3] += 7;
 80077de:	bf84      	itt	hi
 80077e0:	3037      	addhi	r0, #55	; 0x37
 80077e2:	f88d 0003 	strbhi.w	r0, [sp, #3]

    std_puts(out);
 80077e6:	4668      	mov	r0, sp

    out[2] = (char) ((bNum>>4)&0x0F)+0x30;
    if (out[2] > '9')
        out[2] += 7;

    out[3] = (char) (bNum&0x0F)+0x30;
 80077e8:	bf98      	it	ls
 80077ea:	f88d 3003 	strbls.w	r3, [sp, #3]
    if (out[3] > '9')
        out[3] += 7;

    std_puts(out);
 80077ee:	f7ff fe1e 	bl	800742e <std_puts>
    return;
}
 80077f2:	b003      	add	sp, #12
 80077f4:	f85d fb04 	ldr.w	pc, [sp], #4

080077f8 <zgb_hal_close>:
	return 1;
}

//##############################################################################
void zgb_hal_close(void)
{
 80077f8:	b508      	push	{r3, lr}
    // Disable UART5 (ZigBee)
    USART_Cmd(UART5, DISABLE);
 80077fa:	4805      	ldr	r0, [pc, #20]	; (8007810 <zgb_hal_close+0x18>)
 80077fc:	2100      	movs	r1, #0
 80077fe:	f002 fae4 	bl	8009dca <USART_Cmd>
    // Activate Reset mode of ZIG-110 module
//    GPIO_SetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);    // original
    GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);    // correct?
}
 8007802:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
    // Disable UART5 (ZigBee)
    USART_Cmd(UART5, DISABLE);
    // Activate Reset mode of ZIG-110 module
//    GPIO_SetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);    // original
    GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);    // correct?
 8007806:	4803      	ldr	r0, [pc, #12]	; (8007814 <zgb_hal_close+0x1c>)
 8007808:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800780c:	f001 b8cf 	b.w	80089ae <GPIO_ResetBits>
 8007810:	40005000 	andmi	r5, r0, r0
 8007814:	40010800 	andmi	r0, r1, r0, lsl #16

08007818 <zgb_hal_tx>:
}

//##############################################################################
uint8_t zgb_hal_tx(uint8_t *pPacket, uint8_t numPacket)
{
 8007818:	b570      	push	{r4, r5, r6, lr}
 800781a:	4606      	mov	r6, r0
 800781c:	460d      	mov	r5, r1
    uint8_t i;
    for (i=0; i<numPacket; i++)
 800781e:	2400      	movs	r4, #0
 8007820:	b2e3      	uxtb	r3, r4
 8007822:	42ab      	cmp	r3, r5
 8007824:	d212      	bcs.n	800784c <zgb_hal_tx+0x34>
 8007826:	2004      	movs	r0, #4
 8007828:	f7fe ff62 	bl	80066f0 <SetLED.part.0>
    {
        SetLED(TXD, 1);

        USART_SendData(UART5,pPacket[i]);
 800782c:	4808      	ldr	r0, [pc, #32]	; (8007850 <zgb_hal_tx+0x38>)
 800782e:	5d31      	ldrb	r1, [r6, r4]
 8007830:	f002 fb31 	bl	8009e96 <USART_SendData>
        while (USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET);
 8007834:	4806      	ldr	r0, [pc, #24]	; (8007850 <zgb_hal_tx+0x38>)
 8007836:	2140      	movs	r1, #64	; 0x40
 8007838:	f002 fb88 	bl	8009f4c <USART_GetFlagStatus>
 800783c:	2800      	cmp	r0, #0
 800783e:	d0f9      	beq.n	8007834 <zgb_hal_tx+0x1c>

        SetLED(TXD, 0);
 8007840:	2004      	movs	r0, #4
 8007842:	2100      	movs	r1, #0
 8007844:	f7fe ff5e 	bl	8006704 <SetLED>
 8007848:	3401      	adds	r4, #1
 800784a:	e7e9      	b.n	8007820 <zgb_hal_tx+0x8>
    }

    return numPacket;
}
 800784c:	4628      	mov	r0, r5
 800784e:	bd70      	pop	{r4, r5, r6, pc}
 8007850:	40005000 	andmi	r5, r0, r0

08007854 <zgb_hal_rx>:

//##############################################################################
uint8_t zgb_hal_rx(uint8_t *pPacket, uint8_t numPacket)
{
 8007854:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;
    for (i=0; i<numPacket; i++)
 8007856:	2200      	movs	r2, #0
 8007858:	b2d4      	uxtb	r4, r2
 800785a:	428c      	cmp	r4, r1
 800785c:	d21a      	bcs.n	8007894 <zgb_hal_rx+0x40>
    {
        if (gbZigRead!=gbZigWrite)
 800785e:	4b0f      	ldr	r3, [pc, #60]	; (800789c <zgb_hal_rx+0x48>)
 8007860:	f893 6295 	ldrb.w	r6, [r3, #661]	; 0x295
 8007864:	f893 5296 	ldrb.w	r5, [r3, #662]	; 0x296
 8007868:	42ae      	cmp	r6, r5
 800786a:	d015      	beq.n	8007898 <zgb_hal_rx+0x44>
        {
            pPacket[i] = gbpZigBuffer[gbZigRead++];
 800786c:	f893 4295 	ldrb.w	r4, [r3, #661]	; 0x295
 8007870:	b2e4      	uxtb	r4, r4
 8007872:	1c65      	adds	r5, r4, #1
 8007874:	b2ed      	uxtb	r5, r5
 8007876:	f883 5295 	strb.w	r5, [r3, #661]	; 0x295
 800787a:	441c      	add	r4, r3
 800787c:	f894 4297 	ldrb.w	r4, [r4, #663]	; 0x297
 8007880:	5484      	strb	r4, [r0, r2]
            if (gbZigRead>(ZIGBEE_BUFFER_LENGTH-1))
 8007882:	f893 4295 	ldrb.w	r4, [r3, #661]	; 0x295
 8007886:	3201      	adds	r2, #1
 8007888:	2c3f      	cmp	r4, #63	; 0x3f
                gbZigRead = 0;
 800788a:	bf84      	itt	hi
 800788c:	2400      	movhi	r4, #0
 800788e:	f883 4295 	strbhi.w	r4, [r3, #661]	; 0x295
 8007892:	e7e1      	b.n	8007858 <zgb_hal_rx+0x4>
 8007894:	4608      	mov	r0, r1
 8007896:	bd70      	pop	{r4, r5, r6, pc}
 8007898:	4620      	mov	r0, r4
        else
            return i;
    }

    return numPacket;
}
 800789a:	bd70      	pop	{r4, r5, r6, pc}
 800789c:	20000730 	andcs	r0, r0, r0, lsr r7

080078a0 <RxD_ZIG_Interrupt>:

//##############################################################################
void RxD_ZIG_Interrupt(void)
{
 80078a0:	b570      	push	{r4, r5, r6, lr}
    uint8_t temp;
    if (USART_GetITStatus(UART5, USART_IT_RXNE)!=RESET)
 80078a2:	4826      	ldr	r0, [pc, #152]	; (800793c <RxD_ZIG_Interrupt+0x9c>)
 80078a4:	f240 5125 	movw	r1, #1317	; 0x525
 80078a8:	f002 fb5a 	bl	8009f60 <USART_GetITStatus>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	d043      	beq.n	8007938 <RxD_ZIG_Interrupt+0x98>
    {
        temp = USART_ReceiveData(UART5);
 80078b0:	4822      	ldr	r0, [pc, #136]	; (800793c <RxD_ZIG_Interrupt+0x9c>)
 80078b2:	f002 faf4 	bl	8009e9e <USART_ReceiveData>
 80078b6:	4c22      	ldr	r4, [pc, #136]	; (8007940 <RxD_ZIG_Interrupt+0xa0>)
 80078b8:	b2c6      	uxtb	r6, r0
        if (temp=='#')
 80078ba:	2e23      	cmp	r6, #35	; 0x23
            ReBootToBootLoader++;
 80078bc:	bf09      	itett	eq
 80078be:	f894 3294 	ldrbeq.w	r3, [r4, #660]	; 0x294
        else
            ReBootToBootLoader=0;
 80078c2:	2300      	movne	r3, #0
    uint8_t temp;
    if (USART_GetITStatus(UART5, USART_IT_RXNE)!=RESET)
    {
        temp = USART_ReceiveData(UART5);
        if (temp=='#')
            ReBootToBootLoader++;
 80078c4:	3301      	addeq	r3, #1
 80078c6:	b2db      	uxtbeq	r3, r3
        else
            ReBootToBootLoader=0;
 80078c8:	f884 3294 	strb.w	r3, [r4, #660]	; 0x294
 80078cc:	2005      	movs	r0, #5

        if (ReBootToBootLoader>15)
 80078ce:	f894 3294 	ldrb.w	r3, [r4, #660]	; 0x294
 80078d2:	f7fe ff0d 	bl	80066f0 <SetLED.part.0>
    else
        return;

    SetLED(RXD, 1);

    if (gbZigWrite<(ZIGBEE_BUFFER_LENGTH-1))
 80078d6:	f894 3296 	ldrb.w	r3, [r4, #662]	; 0x296
        if (temp=='#')
            ReBootToBootLoader++;
        else
            ReBootToBootLoader=0;

        if (ReBootToBootLoader>15)
 80078da:	4d19      	ldr	r5, [pc, #100]	; (8007940 <RxD_ZIG_Interrupt+0xa0>)
    else
        return;

    SetLED(RXD, 1);

    if (gbZigWrite<(ZIGBEE_BUFFER_LENGTH-1))
 80078dc:	2b3e      	cmp	r3, #62	; 0x3e
    {
        gbpZigBuffer[gbZigWrite++] = temp;
 80078de:	f895 3296 	ldrb.w	r3, [r5, #662]	; 0x296
    else
        return;

    SetLED(RXD, 1);

    if (gbZigWrite<(ZIGBEE_BUFFER_LENGTH-1))
 80078e2:	d808      	bhi.n	80078f6 <RxD_ZIG_Interrupt+0x56>
    {
        gbpZigBuffer[gbZigWrite++] = temp;
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	b2d2      	uxtb	r2, r2
 80078ea:	f885 2296 	strb.w	r2, [r5, #662]	; 0x296
 80078ee:	441d      	add	r5, r3
 80078f0:	f885 6297 	strb.w	r6, [r5, #663]	; 0x297
 80078f4:	e005      	b.n	8007902 <RxD_ZIG_Interrupt+0x62>
    }
    else
    {
        gbpZigBuffer[gbZigWrite] = temp;
 80078f6:	442b      	add	r3, r5
 80078f8:	f883 6297 	strb.w	r6, [r3, #663]	; 0x297
        gbZigWrite = 0;
 80078fc:	2300      	movs	r3, #0
 80078fe:	f885 3296 	strb.w	r3, [r5, #662]	; 0x296
    }

    if (gbZigRead==gbZigWrite)
 8007902:	f894 1295 	ldrb.w	r1, [r4, #661]	; 0x295
 8007906:	f894 2296 	ldrb.w	r2, [r4, #662]	; 0x296
 800790a:	4b0d      	ldr	r3, [pc, #52]	; (8007940 <RxD_ZIG_Interrupt+0xa0>)
 800790c:	4291      	cmp	r1, r2
 800790e:	d105      	bne.n	800791c <RxD_ZIG_Interrupt+0x7c>
        gbZigRead++;
 8007910:	f893 2295 	ldrb.w	r2, [r3, #661]	; 0x295
 8007914:	3201      	adds	r2, #1
 8007916:	b2d2      	uxtb	r2, r2
 8007918:	f883 2295 	strb.w	r2, [r3, #661]	; 0x295
    if (gbZigRead>(ZIGBEE_BUFFER_LENGTH-1))
 800791c:	f894 3295 	ldrb.w	r3, [r4, #661]	; 0x295
 8007920:	2b3f      	cmp	r3, #63	; 0x3f
 8007922:	d903      	bls.n	800792c <RxD_ZIG_Interrupt+0x8c>
        gbZigRead=0;
 8007924:	4b06      	ldr	r3, [pc, #24]	; (8007940 <RxD_ZIG_Interrupt+0xa0>)
 8007926:	2200      	movs	r2, #0
 8007928:	f883 2295 	strb.w	r2, [r3, #661]	; 0x295

    SetLED(RXD, 0);
 800792c:	2005      	movs	r0, #5
 800792e:	2100      	movs	r1, #0
}
 8007930:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (gbZigRead==gbZigWrite)
        gbZigRead++;
    if (gbZigRead>(ZIGBEE_BUFFER_LENGTH-1))
        gbZigRead=0;

    SetLED(RXD, 0);
 8007934:	f7fe bee6 	b.w	8006704 <SetLED>
 8007938:	bd70      	pop	{r4, r5, r6, pc}
 800793a:	bf00      	nop
 800793c:	40005000 	andmi	r5, r0, r0
 8007940:	20000730 	andcs	r0, r0, r0, lsr r7

08007944 <zgb_terminate>:
}

//##############################################################################
void zgb_terminate(void)
{
    zgb_hal_close();
 8007944:	f7ff bf58 	b.w	80077f8 <zgb_hal_close>

08007948 <zgb_tx_data>:
}

//##############################################################################
uint8_t zgb_tx_data(uint16_t word)
{
 8007948:	b507      	push	{r0, r1, r2, lr}
    uint8_t SndPacket[6];
    uint8_t lowbyte = (uint8_t) (word&0xFF);
 800794a:	b2c3      	uxtb	r3, r0
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);
 800794c:	0a00      	lsrs	r0, r0, #8

    SndPacket[0] = 0xFF;
    SndPacket[1] = 0x55;
    SndPacket[2] = lowbyte;
    SndPacket[3] = ~lowbyte;
    SndPacket[4] = highbyte;
 800794e:	f88d 0004 	strb.w	r0, [sp, #4]
{
    uint8_t SndPacket[6];
    uint8_t lowbyte = (uint8_t) (word&0xFF);
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);

    SndPacket[0] = 0xFF;
 8007952:	22ff      	movs	r2, #255	; 0xff
    SndPacket[1] = 0x55;
    SndPacket[2] = lowbyte;
    SndPacket[3] = ~lowbyte;
    SndPacket[4] = highbyte;
    SndPacket[5] = ~highbyte;
 8007954:	43c0      	mvns	r0, r0
{
    uint8_t SndPacket[6];
    uint8_t lowbyte = (uint8_t) (word&0xFF);
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);

    SndPacket[0] = 0xFF;
 8007956:	f88d 2000 	strb.w	r2, [sp]
    SndPacket[1] = 0x55;
    SndPacket[2] = lowbyte;
 800795a:	f88d 3002 	strb.w	r3, [sp, #2]
    uint8_t SndPacket[6];
    uint8_t lowbyte = (uint8_t) (word&0xFF);
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);

    SndPacket[0] = 0xFF;
    SndPacket[1] = 0x55;
 800795e:	2255      	movs	r2, #85	; 0x55
    SndPacket[2] = lowbyte;
    SndPacket[3] = ~lowbyte;
 8007960:	43db      	mvns	r3, r3
    SndPacket[4] = highbyte;
    SndPacket[5] = ~highbyte;
 8007962:	f88d 0005 	strb.w	r0, [sp, #5]

    if (zgb_hal_tx(SndPacket, 6)!=6)
 8007966:	2106      	movs	r1, #6
 8007968:	4668      	mov	r0, sp
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);

    SndPacket[0] = 0xFF;
    SndPacket[1] = 0x55;
    SndPacket[2] = lowbyte;
    SndPacket[3] = ~lowbyte;
 800796a:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8_t SndPacket[6];
    uint8_t lowbyte = (uint8_t) (word&0xFF);
    uint8_t highbyte = (uint8_t) ((word>>8)&0xFF);

    SndPacket[0] = 0xFF;
    SndPacket[1] = 0x55;
 800796e:	f88d 2001 	strb.w	r2, [sp, #1]
    SndPacket[2] = lowbyte;
    SndPacket[3] = ~lowbyte;
    SndPacket[4] = highbyte;
    SndPacket[5] = ~highbyte;

    if (zgb_hal_tx(SndPacket, 6)!=6)
 8007972:	f7ff ff51 	bl	8007818 <zgb_hal_tx>
        return 0;

    return 1;
}
 8007976:	1f83      	subs	r3, r0, #6
 8007978:	4258      	negs	r0, r3
 800797a:	4158      	adcs	r0, r3
 800797c:	b003      	add	sp, #12
 800797e:	f85d fb04 	ldr.w	pc, [sp], #4

08007982 <zgb_rx_check>:

//##############################################################################
uint8_t zgb_rx_check(void)
{
 8007982:	b538      	push	{r3, r4, r5, lr}
    uint8_t RcvNum;
    uint8_t checksum;
    uint8_t i, j;

    if (gbRcvFlag==1)
 8007984:	4c3a      	ldr	r4, [pc, #232]	; (8007a70 <zgb_rx_check+0xee>)
 8007986:	f894 02d7 	ldrb.w	r0, [r4, #727]	; 0x2d7
 800798a:	b2c0      	uxtb	r0, r0
 800798c:	2801      	cmp	r0, #1
 800798e:	d06d      	beq.n	8007a6c <zgb_rx_check+0xea>
        return 1;

    // Fill packet buffer
    if (gbRcvPacketNum<6)
 8007990:	f894 52d8 	ldrb.w	r5, [r4, #728]	; 0x2d8
 8007994:	2d05      	cmp	r5, #5
 8007996:	d80a      	bhi.n	80079ae <zgb_rx_check+0x2c>
    {
        RcvNum = zgb_hal_rx((uint8_t*)&gbRcvPacket[gbRcvPacketNum], (6-gbRcvPacketNum));
 8007998:	f204 20d9 	addw	r0, r4, #729	; 0x2d9
 800799c:	f1c5 0106 	rsb	r1, r5, #6
 80079a0:	4428      	add	r0, r5
 80079a2:	b2c9      	uxtb	r1, r1
 80079a4:	f7ff ff56 	bl	8007854 <zgb_hal_rx>
        if (RcvNum!=-1)
            gbRcvPacketNum += RcvNum;
 80079a8:	4428      	add	r0, r5
 80079aa:	f884 02d8 	strb.w	r0, [r4, #728]	; 0x2d8
    }

    // Find header
    if (gbRcvPacketNum>=2)
 80079ae:	f894 12d8 	ldrb.w	r1, [r4, #728]	; 0x2d8
 80079b2:	2901      	cmp	r1, #1
 80079b4:	d92e      	bls.n	8007a14 <zgb_rx_check+0x92>
 80079b6:	2200      	movs	r2, #0
    {
        for (i=0; i<gbRcvPacketNum; i++)
        {
            if (gbRcvPacket[i]==0xFF)
 80079b8:	482e      	ldr	r0, [pc, #184]	; (8007a74 <zgb_rx_check+0xf2>)
 80079ba:	b2d3      	uxtb	r3, r2
 80079bc:	5c15      	ldrb	r5, [r2, r0]
 80079be:	2dff      	cmp	r5, #255	; 0xff
 80079c0:	d106      	bne.n	80079d0 <zgb_rx_check+0x4e>
            {
                if (i<=(gbRcvPacketNum-2))
 80079c2:	1e4d      	subs	r5, r1, #1
 80079c4:	4295      	cmp	r5, r2
 80079c6:	dd03      	ble.n	80079d0 <zgb_rx_check+0x4e>
 80079c8:	4410      	add	r0, r2
                {
                    if (gbRcvPacket[i+1]==0x55)
 80079ca:	7840      	ldrb	r0, [r0, #1]
 80079cc:	2855      	cmp	r0, #85	; 0x55
 80079ce:	d006      	beq.n	80079de <zgb_rx_check+0x5c>
 80079d0:	3201      	adds	r2, #1
    }

    // Find header
    if (gbRcvPacketNum>=2)
    {
        for (i=0; i<gbRcvPacketNum; i++)
 80079d2:	b2d0      	uxtb	r0, r2
 80079d4:	3301      	adds	r3, #1
 80079d6:	4288      	cmp	r0, r1
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	d3ed      	bcc.n	80079b8 <zgb_rx_check+0x36>
 80079dc:	e000      	b.n	80079e0 <zgb_rx_check+0x5e>
                        break;
                }
            }
        }

        if (i>0)
 80079de:	b1cb      	cbz	r3, 8007a14 <zgb_rx_check+0x92>
        {
            if (i==gbRcvPacketNum)
 80079e0:	428b      	cmp	r3, r1
 80079e2:	d107      	bne.n	80079f4 <zgb_rx_check+0x72>
            {
                // Cannot find header
                if (gbRcvPacket[i-1]==0xFF)
 80079e4:	18e2      	adds	r2, r4, r3
 80079e6:	f892 22d8 	ldrb.w	r2, [r2, #728]	; 0x2d8
 80079ea:	2aff      	cmp	r2, #255	; 0xff
                    i--;
 80079ec:	bf04      	itt	eq
 80079ee:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80079f2:	b2db      	uxtbeq	r3, r3
            }

            // Remove data before header
            for (j=i; j<gbRcvPacketNum; j++)
 80079f4:	461a      	mov	r2, r3
 80079f6:	428a      	cmp	r2, r1
 80079f8:	d209      	bcs.n	8007a0e <zgb_rx_check+0x8c>
            {
                gbRcvPacket[j-i] = gbRcvPacket[j];
 80079fa:	18a0      	adds	r0, r4, r2
 80079fc:	f890 52d9 	ldrb.w	r5, [r0, #729]	; 0x2d9
 8007a00:	1ad0      	subs	r0, r2, r3
 8007a02:	4420      	add	r0, r4
                if (gbRcvPacket[i-1]==0xFF)
                    i--;
            }

            // Remove data before header
            for (j=i; j<gbRcvPacketNum; j++)
 8007a04:	3201      	adds	r2, #1
            {
                gbRcvPacket[j-i] = gbRcvPacket[j];
 8007a06:	f880 52d9 	strb.w	r5, [r0, #729]	; 0x2d9
                if (gbRcvPacket[i-1]==0xFF)
                    i--;
            }

            // Remove data before header
            for (j=i; j<gbRcvPacketNum; j++)
 8007a0a:	b2d2      	uxtb	r2, r2
 8007a0c:	e7f3      	b.n	80079f6 <zgb_rx_check+0x74>
            {
                gbRcvPacket[j-i] = gbRcvPacket[j];
            }
            gbRcvPacketNum -= i;
 8007a0e:	1acb      	subs	r3, r1, r3
 8007a10:	f884 32d8 	strb.w	r3, [r4, #728]	; 0x2d8
        }
    }

    // Verify packet
    if (gbRcvPacketNum==6)
 8007a14:	f894 22d8 	ldrb.w	r2, [r4, #728]	; 0x2d8
 8007a18:	4b15      	ldr	r3, [pc, #84]	; (8007a70 <zgb_rx_check+0xee>)
 8007a1a:	2a06      	cmp	r2, #6
 8007a1c:	d123      	bne.n	8007a66 <zgb_rx_check+0xe4>
    {
        if ( (gbRcvPacket[0]==0xFF) && (gbRcvPacket[1]==0x55) )
 8007a1e:	f893 22d9 	ldrb.w	r2, [r3, #729]	; 0x2d9
 8007a22:	2aff      	cmp	r2, #255	; 0xff
 8007a24:	d11a      	bne.n	8007a5c <zgb_rx_check+0xda>
 8007a26:	f893 22da 	ldrb.w	r2, [r3, #730]	; 0x2da
 8007a2a:	2a55      	cmp	r2, #85	; 0x55
 8007a2c:	d116      	bne.n	8007a5c <zgb_rx_check+0xda>
        {
            checksum = ~gbRcvPacket[3];
 8007a2e:	f893 12dc 	ldrb.w	r1, [r3, #732]	; 0x2dc
            if (gbRcvPacket[2]==checksum)
 8007a32:	f893 22db 	ldrb.w	r2, [r3, #731]	; 0x2db
    // Verify packet
    if (gbRcvPacketNum==6)
    {
        if ( (gbRcvPacket[0]==0xFF) && (gbRcvPacket[1]==0x55) )
        {
            checksum = ~gbRcvPacket[3];
 8007a36:	43c9      	mvns	r1, r1
            if (gbRcvPacket[2]==checksum)
 8007a38:	b2c9      	uxtb	r1, r1
 8007a3a:	428a      	cmp	r2, r1
 8007a3c:	d10e      	bne.n	8007a5c <zgb_rx_check+0xda>
            {
                checksum = ~gbRcvPacket[5];
 8007a3e:	f893 02de 	ldrb.w	r0, [r3, #734]	; 0x2de
                if (gbRcvPacket[4]==checksum)
 8007a42:	f893 12dd 	ldrb.w	r1, [r3, #733]	; 0x2dd
        if ( (gbRcvPacket[0]==0xFF) && (gbRcvPacket[1]==0x55) )
        {
            checksum = ~gbRcvPacket[3];
            if (gbRcvPacket[2]==checksum)
            {
                checksum = ~gbRcvPacket[5];
 8007a46:	43c0      	mvns	r0, r0
                if (gbRcvPacket[4]==checksum)
 8007a48:	b2c0      	uxtb	r0, r0
 8007a4a:	4281      	cmp	r1, r0
 8007a4c:	d106      	bne.n	8007a5c <zgb_rx_check+0xda>
                {
                    gwRcvData = (uint16_t) ((gbRcvPacket[4]<<8)&0xFF00);
                    gwRcvData += gbRcvPacket[2];
 8007a4e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8007a52:	f8a3 22e0 	strh.w	r2, [r3, #736]	; 0x2e0
                    gbRcvFlag = 1;
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
                }
            }
        }
        gbRcvPacket[0] = 0x00;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	f884 32d9 	strb.w	r3, [r4, #729]	; 0x2d9
        gbRcvPacketNum = 0;
 8007a62:	f884 32d8 	strb.w	r3, [r4, #728]	; 0x2d8
    }

    return gbRcvFlag;
 8007a66:	f894 02d7 	ldrb.w	r0, [r4, #727]	; 0x2d7
 8007a6a:	b2c0      	uxtb	r0, r0
}
 8007a6c:	bd38      	pop	{r3, r4, r5, pc}
 8007a6e:	bf00      	nop
 8007a70:	20000730 	andcs	r0, r0, r0, lsr r7
 8007a74:	20000a09 	andcs	r0, r0, r9, lsl #20

08007a78 <zgb_rx_data>:

//##############################################################################
uint16_t zgb_rx_data(void)
{
    gbRcvFlag = 0;
 8007a78:	4b03      	ldr	r3, [pc, #12]	; (8007a88 <zgb_rx_data+0x10>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
    return gwRcvData;
}
 8007a80:	f8b3 02e0 	ldrh.w	r0, [r3, #736]	; 0x2e0
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	20000730 	andcs	r0, r0, r0, lsr r7

08007a8c <ISR_Delay_Base>:
    */
}

//##############################################################################
void ISR_Delay_Base(void)
{
 8007a8c:	b538      	push	{r3, r4, r5, lr}
    // User accessible delay counter
    if (glDelayCounter>1)
 8007a8e:	4c36      	ldr	r4, [pc, #216]	; (8007b68 <ISR_Delay_Base+0xdc>)
 8007a90:	6823      	ldr	r3, [r4, #0]
 8007a92:	2b01      	cmp	r3, #1
        glDelayCounter--;
 8007a94:	6823      	ldr	r3, [r4, #0]

//##############################################################################
void ISR_Delay_Base(void)
{
    // User accessible delay counter
    if (glDelayCounter>1)
 8007a96:	d902      	bls.n	8007a9e <ISR_Delay_Base+0x12>
        glDelayCounter--;
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	6023      	str	r3, [r4, #0]
 8007a9c:	e007      	b.n	8007aae <ISR_Delay_Base+0x22>
    else if (glDelayCounter>0)
 8007a9e:	b133      	cbz	r3, 8007aae <ISR_Delay_Base+0x22>
    {
        glDelayCounter--;
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	6023      	str	r3, [r4, #0]
        gbCounterCount--;
 8007aa6:	7923      	ldrb	r3, [r4, #4]
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	7123      	strb	r3, [r4, #4]
    }

    // User accessible timeout/countdown counter
    if (glCountdownCounter>1)
 8007aae:	68a3      	ldr	r3, [r4, #8]
 8007ab0:	4d2d      	ldr	r5, [pc, #180]	; (8007b68 <ISR_Delay_Base+0xdc>)
 8007ab2:	2b01      	cmp	r3, #1
    {
        glCountdownCounter--;
 8007ab4:	68ab      	ldr	r3, [r5, #8]
        glDelayCounter--;
        gbCounterCount--;
    }

    // User accessible timeout/countdown counter
    if (glCountdownCounter>1)
 8007ab6:	d90c      	bls.n	8007ad2 <ISR_Delay_Base+0x46>
    {
        glCountdownCounter--;
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	60ab      	str	r3, [r5, #8]
#ifdef USING_SYSTICK_100US
        if ( (glCountdownCounter&0x00000200) )
#elif defined USING_SYSTICK_10US
        if ( (glCountdownCounter&0x00001000) )
 8007abc:	68a9      	ldr	r1, [r5, #8]
 8007abe:	2006      	movs	r0, #6
 8007ac0:	f411 5180 	ands.w	r1, r1, #4096	; 0x1000
 8007ac4:	d002      	beq.n	8007acc <ISR_Delay_Base+0x40>
 8007ac6:	f7fe fe13 	bl	80066f0 <SetLED.part.0>
 8007aca:	e00e      	b.n	8007aea <ISR_Delay_Base+0x5e>
#elif defined USING_SYSTICK_1US
        if ( (glCountdownCounter&0x00010000) )
#endif
            SetLED(AUX, 1);
        else
            SetLED(AUX, 0);
 8007acc:	f7fe fe1a 	bl	8006704 <SetLED>
 8007ad0:	e00b      	b.n	8007aea <ISR_Delay_Base+0x5e>
    }
    else if (glCountdownCounter>0)
 8007ad2:	b153      	cbz	r3, 8007aea <ISR_Delay_Base+0x5e>
    {
        SetLED(AUX, 0);
 8007ad4:	2006      	movs	r0, #6
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	f7fe fe14 	bl	8006704 <SetLED>
        glCountdownCounter--;
 8007adc:	68ab      	ldr	r3, [r5, #8]
 8007ade:	3b01      	subs	r3, #1
 8007ae0:	60ab      	str	r3, [r5, #8]
        gbCounterCount--;
 8007ae2:	792b      	ldrb	r3, [r5, #4]
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	712b      	strb	r3, [r5, #4]
    }

    // Buzzer countdown counter
    if (glBuzzerCounter>1)
 8007aea:	68e2      	ldr	r2, [r4, #12]
 8007aec:	4b1e      	ldr	r3, [pc, #120]	; (8007b68 <ISR_Delay_Base+0xdc>)
 8007aee:	2a01      	cmp	r2, #1
        glBuzzerCounter--;
 8007af0:	68da      	ldr	r2, [r3, #12]
        glCountdownCounter--;
        gbCounterCount--;
    }

    // Buzzer countdown counter
    if (glBuzzerCounter>1)
 8007af2:	d902      	bls.n	8007afa <ISR_Delay_Base+0x6e>
        glBuzzerCounter--;
 8007af4:	3a01      	subs	r2, #1
 8007af6:	60da      	str	r2, [r3, #12]
 8007af8:	e007      	b.n	8007b0a <ISR_Delay_Base+0x7e>
    else if (glBuzzerCounter>0)
 8007afa:	b132      	cbz	r2, 8007b0a <ISR_Delay_Base+0x7e>
    {
        glBuzzerCounter--;
 8007afc:	68da      	ldr	r2, [r3, #12]
 8007afe:	3a01      	subs	r2, #1
 8007b00:	60da      	str	r2, [r3, #12]
        gbCounterCount--;
 8007b02:	791a      	ldrb	r2, [r3, #4]
 8007b04:	3a01      	subs	r2, #1
 8007b06:	b2d2      	uxtb	r2, r2
 8007b08:	711a      	strb	r2, [r3, #4]
    }

    // Dynamixel timeout counter
    if (glDxlTimeoutCounter>1)
 8007b0a:	6922      	ldr	r2, [r4, #16]
 8007b0c:	4b16      	ldr	r3, [pc, #88]	; (8007b68 <ISR_Delay_Base+0xdc>)
 8007b0e:	2a01      	cmp	r2, #1
        glDxlTimeoutCounter--;
 8007b10:	691a      	ldr	r2, [r3, #16]
        glBuzzerCounter--;
        gbCounterCount--;
    }

    // Dynamixel timeout counter
    if (glDxlTimeoutCounter>1)
 8007b12:	d902      	bls.n	8007b1a <ISR_Delay_Base+0x8e>
        glDxlTimeoutCounter--;
 8007b14:	3a01      	subs	r2, #1
 8007b16:	611a      	str	r2, [r3, #16]
 8007b18:	e007      	b.n	8007b2a <ISR_Delay_Base+0x9e>
    else if (glDxlTimeoutCounter>0)
 8007b1a:	b132      	cbz	r2, 8007b2a <ISR_Delay_Base+0x9e>
    {
        glDxlTimeoutCounter--;
 8007b1c:	691a      	ldr	r2, [r3, #16]
 8007b1e:	3a01      	subs	r2, #1
 8007b20:	611a      	str	r2, [r3, #16]
        gbCounterCount--;
 8007b22:	791a      	ldrb	r2, [r3, #4]
 8007b24:	3a01      	subs	r2, #1
 8007b26:	b2d2      	uxtb	r2, r2
 8007b28:	711a      	strb	r2, [r3, #4]
    }

    // PC UART timeout counter
    if (glPcuTimeoutCounter>1)
 8007b2a:	6962      	ldr	r2, [r4, #20]
 8007b2c:	4b0e      	ldr	r3, [pc, #56]	; (8007b68 <ISR_Delay_Base+0xdc>)
 8007b2e:	2a01      	cmp	r2, #1
        glPcuTimeoutCounter--;
 8007b30:	695a      	ldr	r2, [r3, #20]
        glDxlTimeoutCounter--;
        gbCounterCount--;
    }

    // PC UART timeout counter
    if (glPcuTimeoutCounter>1)
 8007b32:	d902      	bls.n	8007b3a <ISR_Delay_Base+0xae>
        glPcuTimeoutCounter--;
 8007b34:	3a01      	subs	r2, #1
 8007b36:	615a      	str	r2, [r3, #20]
 8007b38:	e007      	b.n	8007b4a <ISR_Delay_Base+0xbe>
    else if (glPcuTimeoutCounter>0)
 8007b3a:	b132      	cbz	r2, 8007b4a <ISR_Delay_Base+0xbe>
    {
        glPcuTimeoutCounter--;
 8007b3c:	695a      	ldr	r2, [r3, #20]
 8007b3e:	3a01      	subs	r2, #1
 8007b40:	615a      	str	r2, [r3, #20]
        gbCounterCount--;
 8007b42:	791a      	ldrb	r2, [r3, #4]
 8007b44:	3a01      	subs	r2, #1
 8007b46:	b2d2      	uxtb	r2, r2
 8007b48:	711a      	strb	r2, [r3, #4]
//        else
//            glBatTimeoutCounter = 100000;
//    }

    // If no active counters, disable interrupt
    if (gbCounterCount==0)
 8007b4a:	7923      	ldrb	r3, [r4, #4]
 8007b4c:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8007b50:	b943      	cbnz	r3, 8007b64 <ISR_Delay_Base+0xd8>
    {
        // Disable SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Disable);
 8007b52:	f06f 0001 	mvn.w	r0, #1
 8007b56:	f001 fb33 	bl	80091c0 <SysTick_CounterCmd>
        // Clear SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Clear);
 8007b5a:	4620      	mov	r0, r4
    }
}
 8007b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    if (gbCounterCount==0)
    {
        // Disable SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Disable);
        // Clear SysTick Counter
        SysTick_CounterCmd(SysTick_Counter_Clear);
 8007b60:	f001 bb2e 	b.w	80091c0 <SysTick_CounterCmd>
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
 8007b66:	bf00      	nop
 8007b68:	20000730 	andcs	r0, r0, r0, lsr r7

08007b6c <SysTick_Configuration>:
    }
}

//##############################################################################
void SysTick_Configuration(void)
{
 8007b6c:	b508      	push	{r3, lr}
#ifdef USING_SYSTICK_100US
    // SysTick end of count event each 100us with input clock equal to 9MHz (HCLK/8, default)
    SysTick_SetReload(900);
#elif defined USING_SYSTICK_10US
    // SysTick end of count event each 10us with input clock equal to 9MHz (HCLK/8, default)
    SysTick_SetReload(90);
 8007b6e:	205a      	movs	r0, #90	; 0x5a
 8007b70:	f001 fb20 	bl	80091b4 <SysTick_SetReload>
#elif defined USING_SYSTICK_1US
    // SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default)
    SysTick_SetReload(9);
#endif
    // Enable SysTick interrupt
    SysTick_ITConfig(ENABLE);
 8007b74:	2001      	movs	r0, #1
 8007b76:	f001 fb37 	bl	80091e8 <SysTick_ITConfig>

    // Reset Active Counter count
    gbCounterCount = 0;
 8007b7a:	4b02      	ldr	r3, [pc, #8]	; (8007b84 <SysTick_Configuration+0x18>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	711a      	strb	r2, [r3, #4]
 8007b80:	bd08      	pop	{r3, pc}
 8007b82:	bf00      	nop
 8007b84:	20000730 	andcs	r0, r0, r0, lsr r7

08007b88 <RCC_Configuration>:
}

//##############################################################################
void RCC_Configuration(void)
{
 8007b88:	b510      	push	{r4, lr}
    ErrorStatus HSEStartUpStatus;
    // RCC system reset(for debug purpose)
    RCC_DeInit();
 8007b8a:	f001 f969 	bl	8008e60 <RCC_DeInit>

    // Enable HSE
    RCC_HSEConfig(RCC_HSE_ON);
 8007b8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8007b92:	f001 f983 	bl	8008e9c <RCC_HSEConfig>

    // Wait till HSE is ready
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8007b96:	f001 fad1 	bl	800913c <RCC_WaitForHSEStartUp>

    if (HSEStartUpStatus==SUCCESS)
 8007b9a:	2801      	cmp	r0, #1

    // Enable HSE
    RCC_HSEConfig(RCC_HSE_ON);

    // Wait till HSE is ready
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8007b9c:	4604      	mov	r4, r0

    if (HSEStartUpStatus==SUCCESS)
 8007b9e:	d018      	beq.n	8007bd2 <RCC_Configuration+0x4a>
    }

    // Enable peripheral clocks

    // Enable GPIOB and GPIOC clocks
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2, ENABLE);
 8007ba0:	f240 601c 	movw	r0, #1564	; 0x61c
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	f001 fa73 	bl	8009090 <RCC_APB2PeriphClockCmd>

    // Enable USART1 Clock (Dynamixel)
#ifdef USING_DYNAMIXEL
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8007baa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007bae:	2101      	movs	r1, #1
 8007bb0:	f001 fa6e 	bl	8009090 <RCC_APB2PeriphClockCmd>
#endif
#ifdef USING_PC_UART
    // Enable USART3 Clock (PC_UART)
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8007bb4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007bb8:	2101      	movs	r1, #1
 8007bba:	f001 fa75 	bl	80090a8 <RCC_APB1PeriphClockCmd>
#endif
#ifdef USING_ZIGBEE
    // Enable UART5 Clock (Zigbee)
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
 8007bbe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007bc2:	2101      	movs	r1, #1
 8007bc4:	f001 fa70 	bl	80090a8 <RCC_APB1PeriphClockCmd>
#endif

    PWR_BackupAccessCmd(ENABLE);
}
 8007bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#ifdef USING_ZIGBEE
    // Enable UART5 Clock (Zigbee)
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
#endif

    PWR_BackupAccessCmd(ENABLE);
 8007bcc:	2001      	movs	r0, #1
 8007bce:	f001 b8f0 	b.w	8008db2 <PWR_BackupAccessCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

    if (HSEStartUpStatus==SUCCESS)
    {
        // Enable Prefetch Buffer
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8007bd2:	2010      	movs	r0, #16
 8007bd4:	f000 fc00 	bl	80083d8 <FLASH_PrefetchBufferCmd>

        // Flash 2 wait state
        FLASH_SetLatency(FLASH_Latency_2);
 8007bd8:	2002      	movs	r0, #2
 8007bda:	f000 fbe5 	bl	80083a8 <FLASH_SetLatency>

        // HCLK = SYSCLK
        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8007bde:	2000      	movs	r0, #0
 8007be0:	f001 f9aa 	bl	8008f38 <RCC_HCLKConfig>

        // PCLK2 = HCLK
        RCC_PCLK2Config(RCC_HCLK_Div1);
 8007be4:	2000      	movs	r0, #0
 8007be6:	f001 f9bb 	bl	8008f60 <RCC_PCLK2Config>

        // PCLK1 = HCLK/2
        RCC_PCLK1Config(RCC_HCLK_Div2);
 8007bea:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8007bee:	f001 f9ad 	bl	8008f4c <RCC_PCLK1Config>

        // PLLCLK = 8MHz * 9 = 72 MHz
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8007bf2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8007bf6:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8007bfa:	f001 f97b 	bl	8008ef4 <RCC_PLLConfig>

        // Enable PLL
        RCC_PLLCmd(ENABLE);
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f001 f982 	bl	8008f08 <RCC_PLLCmd>

        // Wait till PLL is ready
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY)==RESET)
 8007c04:	2039      	movs	r0, #57	; 0x39
 8007c06:	f001 fa85 	bl	8009114 <RCC_GetFlagStatus>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	d0fa      	beq.n	8007c04 <RCC_Configuration+0x7c>
        {
        }

        // Select PLL as system clock source
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8007c0e:	2002      	movs	r0, #2
 8007c10:	f001 f980 	bl	8008f14 <RCC_SYSCLKConfig>

        // Wait till PLL is used as system clock source
        while (RCC_GetSYSCLKSource()!=0x08)
 8007c14:	f001 f988 	bl	8008f28 <RCC_GetSYSCLKSource>
 8007c18:	2808      	cmp	r0, #8
 8007c1a:	d1fb      	bne.n	8007c14 <RCC_Configuration+0x8c>
 8007c1c:	e7c0      	b.n	8007ba0 <RCC_Configuration+0x18>

08007c1e <NVIC_Configuration>:
    PWR_BackupAccessCmd(ENABLE);
}

//##############################################################################
void NVIC_Configuration(void)
{
 8007c1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
    #ifdef  VECT_TAB_RAM
        // Set the Vector Table base location at 0x20000000
        NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
    #else  // VECT_TAB_FLASH
        // Set the Vector Table base location at 0x08003000
        NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 8007c20:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007c24:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8007c28:	f001 f802 	bl	8008c30 <NVIC_SetVectorTable>
    #endif

    // Configure the NVIC Preemption Priority Bits
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8007c2c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8007c30:	f000 ff54 	bl	8008adc <NVIC_PriorityGroupConfig>

    // Enable the USART1 Interrupt (Dynamixel)
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007c34:	2500      	movs	r5, #0
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007c36:	2401      	movs	r4, #1

    // Configure the NVIC Preemption Priority Bits
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

    // Enable the USART1 Interrupt (Dynamixel)
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8007c38:	2325      	movs	r3, #37	; 0x25
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 8007c3a:	a801      	add	r0, sp, #4

    // Configure the NVIC Preemption Priority Bits
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

    // Enable the USART1 Interrupt (Dynamixel)
    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8007c3c:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007c40:	f88d 5005 	strb.w	r5, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8007c44:	f88d 5006 	strb.w	r5, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007c48:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 8007c4c:	f000 ff50 	bl	8008af0 <NVIC_Init>

    // Enable the USART3 Interrupt (Serial/PC_UART)
    NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 8007c50:	2327      	movs	r3, #39	; 0x27
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 8007c52:	a801      	add	r0, sp, #4
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);

    // Enable the USART3 Interrupt (Serial/PC_UART)
    NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 8007c54:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007c58:	f88d 5005 	strb.w	r5, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8007c5c:	f88d 4006 	strb.w	r4, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007c60:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 8007c64:	f000 ff44 	bl	8008af0 <NVIC_Init>

    // Enable the UART5 Interrupt (Zigbee)
    NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 8007c68:	2335      	movs	r3, #53	; 0x35
 8007c6a:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 8007c6e:	a801      	add	r0, sp, #4
    NVIC_Init(&NVIC_InitStructure);

    // Enable the UART5 Interrupt (Zigbee)
    NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8007c70:	2302      	movs	r3, #2
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);

    // Enable the UART5 Interrupt (Zigbee)
    NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007c72:	f88d 5005 	strb.w	r5, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8007c76:	f88d 3006 	strb.w	r3, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007c7a:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 8007c7e:	f000 ff37 	bl	8008af0 <NVIC_Init>
}
 8007c82:	b003      	add	sp, #12
 8007c84:	bd30      	pop	{r4, r5, pc}

08007c86 <GPIO_Configuration>:

//##############################################################################
void GPIO_Configuration(void)
{
 8007c86:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}

    // PORTA CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT1P | PIN_SIG_MOT1M | PIN_SIG_MOT2P | PIN_SIG_MOT2M  | PIN_SIG_MOT5P | PIN_SIG_MOT5M;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007c8a:	4e6d      	ldr	r6, [pc, #436]	; (8007e40 <GPIO_Configuration+0x1ba>)

//##############################################################################
void GPIO_Configuration(void)
{
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_StructInit(&GPIO_InitStructure);
 8007c8c:	a801      	add	r0, sp, #4

    // PORTA CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT1P | PIN_SIG_MOT1M | PIN_SIG_MOT2P | PIN_SIG_MOT2M  | PIN_SIG_MOT5P | PIN_SIG_MOT5M;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007c8e:	2403      	movs	r4, #3
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007c90:	2510      	movs	r5, #16

//##############################################################################
void GPIO_Configuration(void)
{
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_StructInit(&GPIO_InitStructure);
 8007c92:	f000 fe70 	bl	8008976 <GPIO_StructInit>

    // PORTA CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT1P | PIN_SIG_MOT1M | PIN_SIG_MOT2P | PIN_SIG_MOT2M  | PIN_SIG_MOT5P | PIN_SIG_MOT5M;
 8007c96:	f640 130f 	movw	r3, #2319	; 0x90f
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007c9a:	4630      	mov	r0, r6
 8007c9c:	a901      	add	r1, sp, #4
{
    GPIO_InitTypeDef GPIO_InitStructure;
    GPIO_StructInit(&GPIO_InitStructure);

    // PORTA CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT1P | PIN_SIG_MOT1M | PIN_SIG_MOT2P | PIN_SIG_MOT2M  | PIN_SIG_MOT5P | PIN_SIG_MOT5M;
 8007c9e:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007ca2:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007ca6:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007caa:	f000 fe16 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_BUZZER | PIN_ZIGBEE_RESET;
 8007cae:	f44f 5382 	mov.w	r3, #4160	; 0x1040
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007cb2:	4630      	mov	r0, r6
 8007cb4:	a901      	add	r1, sp, #4
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT1P | PIN_SIG_MOT1M | PIN_SIG_MOT2P | PIN_SIG_MOT2M  | PIN_SIG_MOT5P | PIN_SIG_MOT5M;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_BUZZER | PIN_ZIGBEE_RESET;
 8007cb6:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ADC1;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8007cba:	f04f 0900 	mov.w	r9, #0
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_BUZZER | PIN_ZIGBEE_RESET;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007cbe:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007cc2:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007cc6:	f000 fe08 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_ADC1;
 8007cca:	2320      	movs	r3, #32
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007ccc:	4630      	mov	r0, r6
 8007cce:	a901      	add	r1, sp, #4

    GPIO_InitStructure.GPIO_Pin = PIN_SW_RIGHT | PIN_SW_LEFT;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8007cd0:	2748      	movs	r7, #72	; 0x48
    GPIO_InitStructure.GPIO_Pin = PIN_BUZZER | PIN_ZIGBEE_RESET;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ADC1;
 8007cd2:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8007cd6:	f88d 9007 	strb.w	r9, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007cda:	f000 fdfe 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_SW_RIGHT | PIN_SW_LEFT;
 8007cde:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	a901      	add	r1, sp, #4

    // PORTB CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_LED_AUX | PIN_LED_MANAGE | PIN_LED_PROGRAM | PIN_LED_PLAY;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007ce6:	f506 6680 	add.w	r6, r6, #1024	; 0x400

    GPIO_InitStructure.GPIO_Pin = PIN_ADC1;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_SW_RIGHT | PIN_SW_LEFT;
 8007cea:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8007cee:	f88d 7007 	strb.w	r7, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8007cf2:	f000 fdf2 	bl	80088da <GPIO_Init>


    // PORTB CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_LED_AUX | PIN_LED_MANAGE | PIN_LED_PROGRAM | PIN_LED_PLAY;
 8007cf6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	a901      	add	r1, sp, #4
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8007cfe:	f04f 0804 	mov.w	r8, #4
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOA, &GPIO_InitStructure);


    // PORTB CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_LED_AUX | PIN_LED_MANAGE | PIN_LED_PROGRAM | PIN_LED_PLAY;
 8007d02:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d06:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007d0a:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d0e:	f000 fde4 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 8007d12:	2330      	movs	r3, #48	; 0x30
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d14:	4630      	mov	r0, r6
 8007d16:	a901      	add	r1, sp, #4
    GPIO_InitStructure.GPIO_Pin = PIN_LED_AUX | PIN_LED_MANAGE | PIN_LED_PROGRAM | PIN_LED_PLAY;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 8007d18:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d1c:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007d20:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d24:	f000 fdd9 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8007d28:	f44f 6308 	mov.w	r3, #2176	; 0x880
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Pin = PIN_ENABLE_TXD | PIN_ENABLE_RXD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8007d32:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8007d36:	f04f 0a18 	mov.w	sl, #24
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8007d3a:	f88d 8007 	strb.w	r8, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d3e:	f000 fdcc 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8007d42:	f44f 6388 	mov.w	r3, #1088	; 0x440
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d46:	4630      	mov	r0, r6
 8007d48:	eb0d 0108 	add.w	r1, sp, r8

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8007d4c:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d50:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8007d54:	f88d a007 	strb.w	sl, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d58:	f000 fdbf 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_SW_START;
 8007d5c:	2308      	movs	r3, #8
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d5e:	4630      	mov	r0, r6
 8007d60:	eb0d 0108 	add.w	r1, sp, r8

    // PORTC CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT3P | PIN_SIG_MOT3M | PIN_SIG_MOT4P | PIN_SIG_MOT4M;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007d64:	f506 6680 	add.w	r6, r6, #1024	; 0x400
    GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_Init(GPIOB, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_SW_START;
 8007d68:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8007d6c:	f88d 7007 	strb.w	r7, [sp, #7]
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8007d70:	f000 fdb3 	bl	80088da <GPIO_Init>


    // PORTC CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT3P | PIN_SIG_MOT3M | PIN_SIG_MOT4P | PIN_SIG_MOT4M;
 8007d74:	f44f 7370 	mov.w	r3, #960	; 0x3c0
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007d78:	4630      	mov	r0, r6
 8007d7a:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOB, &GPIO_InitStructure);


    // PORTC CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT3P | PIN_SIG_MOT3M | PIN_SIG_MOT4P | PIN_SIG_MOT4M;
 8007d7e:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d82:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007d86:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007d8a:	f000 fda6 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_ADC_SELECT0 | PIN_ADC_SELECT1;
 8007d8e:	2306      	movs	r3, #6
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007d90:	4630      	mov	r0, r6
 8007d92:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Pin = PIN_SIG_MOT3P | PIN_SIG_MOT3M | PIN_SIG_MOT4P | PIN_SIG_MOT4M;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ADC_SELECT0 | PIN_ADC_SELECT1;
 8007d96:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d9a:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007d9e:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007da2:	f000 fd9a 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_LED_POWER | PIN_LED_TXD | PIN_LED_RXD;
 8007da6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007daa:	4630      	mov	r0, r6
 8007dac:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Pin = PIN_ADC_SELECT0 | PIN_ADC_SELECT1;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_LED_POWER | PIN_LED_TXD | PIN_LED_RXD;
 8007db0:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007db4:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8007db8:	f88d 5007 	strb.w	r5, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dbc:	f000 fd8d 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_TXD;
 8007dc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Pin = PIN_LED_POWER | PIN_LED_TXD | PIN_LED_RXD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_TXD;
 8007dca:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007dce:	f88d 4006 	strb.w	r4, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8007dd2:	f88d a007 	strb.w	sl, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dd6:	f000 fd80 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_VDD_VOLT;
 8007dda:	2309      	movs	r3, #9
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007ddc:	4630      	mov	r0, r6
 8007dde:	eb0d 0108 	add.w	r1, sp, r8
    GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_TXD;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_VDD_VOLT;
 8007de2:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8007de6:	f88d 9007 	strb.w	r9, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dea:	f000 fd76 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_MIC;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dee:	4630      	mov	r0, r6
 8007df0:	eb0d 0108 	add.w	r1, sp, r8

    GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_VDD_VOLT;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_MIC;
 8007df4:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8007df8:	f88d 7007 	strb.w	r7, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007dfc:	f000 fd6d 	bl	80088da <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = PIN_SW_UP | PIN_SW_DOWN;
 8007e00:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007e04:	4630      	mov	r0, r6
 8007e06:	eb0d 0108 	add.w	r1, sp, r8

    GPIO_InitStructure.GPIO_Pin = PIN_MIC;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOC, &GPIO_InitStructure);

    GPIO_InitStructure.GPIO_Pin = PIN_SW_UP | PIN_SW_DOWN;
 8007e0a:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8007e0e:	f88d 7007 	strb.w	r7, [sp, #7]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8007e12:	f000 fd62 	bl	80088da <GPIO_Init>


    // PORTD CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
 8007e16:	eb0d 0108 	add.w	r1, sp, r8
 8007e1a:	480a      	ldr	r0, [pc, #40]	; (8007e44 <GPIO_Configuration+0x1be>)
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
    GPIO_Init(GPIOC, &GPIO_InitStructure);


    // PORTD CONFIG
    GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 8007e1c:	f8ad 8004 	strh.w	r8, [sp, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8007e20:	f88d 8007 	strb.w	r8, [sp, #7]
    GPIO_Init(GPIOD, &GPIO_InitStructure);
 8007e24:	f000 fd59 	bl	80088da <GPIO_Init>


    GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8007e28:	4640      	mov	r0, r8
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	f000 fde4 	bl	80089f8 <GPIO_PinRemapConfig>
    GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8007e30:	4805      	ldr	r0, [pc, #20]	; (8007e48 <GPIO_Configuration+0x1c2>)
 8007e32:	2101      	movs	r1, #1
 8007e34:	f000 fde0 	bl	80089f8 <GPIO_PinRemapConfig>
}
 8007e38:	b002      	add	sp, #8
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3e:	bf00      	nop
 8007e40:	40010800 	andmi	r0, r1, r0, lsl #16
 8007e44:	40011400 	andmi	r1, r1, r0, lsl #8
 8007e48:	00300400 	eorseq	r0, r0, r0, lsl #8

08007e4c <ADC_Configuration>:


void ADC_Configuration(void)
{
 8007e4c:	b530      	push	{r4, r5, lr}
 8007e4e:	b087      	sub	sp, #28
    ADC_InitTypeDef ADC_InitStructure;

    ADC_StructInit(&ADC_InitStructure);
 8007e50:	a801      	add	r0, sp, #4
 8007e52:	f000 f95b 	bl	800810c <ADC_StructInit>

    // ADC1 configuration
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8007e56:	2400      	movs	r4, #0
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 2;
 8007e58:	2302      	movs	r3, #2

    // ADC1 configuration
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8007e5a:	f44f 2560 	mov.w	r5, #917504	; 0xe0000
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 2;

    ADC_Init(ADC1, &ADC_InitStructure);
 8007e5e:	482c      	ldr	r0, [pc, #176]	; (8007f10 <ADC_Configuration+0xc4>)
 8007e60:	a901      	add	r1, sp, #4
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 2;
 8007e62:	f88d 3014 	strb.w	r3, [sp, #20]
    ADC_InitTypeDef ADC_InitStructure;

    ADC_StructInit(&ADC_InitStructure);

    // ADC1 configuration
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8007e66:	9401      	str	r4, [sp, #4]
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8007e68:	f88d 4008 	strb.w	r4, [sp, #8]
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8007e6c:	f88d 4009 	strb.w	r4, [sp, #9]
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8007e70:	9404      	str	r4, [sp, #16]

    // ADC1 configuration
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8007e72:	9503      	str	r5, [sp, #12]
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 2;

    ADC_Init(ADC1, &ADC_InitStructure);
 8007e74:	f000 f926 	bl	80080c4 <ADC_Init>

    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8007e78:	9401      	str	r4, [sp, #4]
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8007e7a:	f88d 4008 	strb.w	r4, [sp, #8]
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8007e7e:	f88d 4009 	strb.w	r4, [sp, #9]
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8007e82:	9404      	str	r4, [sp, #16]
    ADC_InitStructure.ADC_NbrOfChannel = 1;

    ADC_Init(ADC2, &ADC_InitStructure);
 8007e84:	4823      	ldr	r0, [pc, #140]	; (8007f14 <ADC_Configuration+0xc8>)
    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
 8007e86:	2401      	movs	r4, #1

    ADC_Init(ADC2, &ADC_InitStructure);
 8007e88:	a901      	add	r1, sp, #4
    ADC_Init(ADC1, &ADC_InitStructure);

    ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
    ADC_InitStructure.ADC_ScanConvMode = DISABLE;
    ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
    ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8007e8a:	9503      	str	r5, [sp, #12]
    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
    ADC_InitStructure.ADC_NbrOfChannel = 1;
 8007e8c:	f88d 4014 	strb.w	r4, [sp, #20]

    ADC_Init(ADC2, &ADC_InitStructure);
 8007e90:	f000 f918 	bl	80080c4 <ADC_Init>

    // ADC1 regular channels configuration
        // Set ADC1 to read SIG_ADC0 (ADC1 multiplexer output) on Channel 10
    ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 8007e94:	481e      	ldr	r0, [pc, #120]	; (8007f10 <ADC_Configuration+0xc4>)
 8007e96:	210a      	movs	r1, #10
 8007e98:	4622      	mov	r2, r4
 8007e9a:	2307      	movs	r3, #7
 8007e9c:	f000 f98a 	bl	80081b4 <ADC_RegularChannelConfig>
//    ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1 , ADC_SampleTime_239Cycles5);    // SIG_VDD/VBUS
    //ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);

    // ADC2 regular channels configuration
        // Set ADC2 to read SIG_ADC1 (ADC2 multiplexer output) on Channel 5
    ADC_RegularChannelConfig(ADC2, ADC_Channel_5, 1, ADC_SampleTime_239Cycles5);    // SIG_ADC1
 8007ea0:	4622      	mov	r2, r4
 8007ea2:	2307      	movs	r3, #7
 8007ea4:	481b      	ldr	r0, [pc, #108]	; (8007f14 <ADC_Configuration+0xc8>)
 8007ea6:	2105      	movs	r1, #5
 8007ea8:	f000 f984 	bl	80081b4 <ADC_RegularChannelConfig>

    // Enable ADC1 DMA
    //ADC_DMACmd(ADC1, ENABLE);

    // Enable ADC1,2
    ADC_Cmd(ADC1, ENABLE);
 8007eac:	4818      	ldr	r0, [pc, #96]	; (8007f10 <ADC_Configuration+0xc4>)
 8007eae:	4621      	mov	r1, r4
 8007eb0:	f000 f935 	bl	800811e <ADC_Cmd>
    ADC_Cmd(ADC2, ENABLE);
 8007eb4:	4817      	ldr	r0, [pc, #92]	; (8007f14 <ADC_Configuration+0xc8>)
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	f000 f931 	bl	800811e <ADC_Cmd>

    // Enable ADC1,2 reset calibration register
    // Check the end of ADC1,2 reset calibration register
    ADC_ResetCalibration(ADC1);
 8007ebc:	4814      	ldr	r0, [pc, #80]	; (8007f10 <ADC_Configuration+0xc4>)
 8007ebe:	f000 f949 	bl	8008154 <ADC_ResetCalibration>
    while(ADC_GetResetCalibrationStatus(ADC1));
 8007ec2:	4813      	ldr	r0, [pc, #76]	; (8007f10 <ADC_Configuration+0xc4>)
 8007ec4:	f000 f94b 	bl	800815e <ADC_GetResetCalibrationStatus>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	d1fa      	bne.n	8007ec2 <ADC_Configuration+0x76>

    ADC_ResetCalibration(ADC2);
 8007ecc:	4811      	ldr	r0, [pc, #68]	; (8007f14 <ADC_Configuration+0xc8>)
 8007ece:	f000 f941 	bl	8008154 <ADC_ResetCalibration>
    while(ADC_GetResetCalibrationStatus(ADC2));
 8007ed2:	4810      	ldr	r0, [pc, #64]	; (8007f14 <ADC_Configuration+0xc8>)
 8007ed4:	f000 f943 	bl	800815e <ADC_GetResetCalibrationStatus>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d1fa      	bne.n	8007ed2 <ADC_Configuration+0x86>

    // Start ADC1,2 calibration
    // Check the end of ADC1,2 calibration
    ADC_StartCalibration(ADC1);
 8007edc:	480c      	ldr	r0, [pc, #48]	; (8007f10 <ADC_Configuration+0xc4>)
 8007ede:	f000 f942 	bl	8008166 <ADC_StartCalibration>
    while(ADC_GetCalibrationStatus(ADC1));
 8007ee2:	480b      	ldr	r0, [pc, #44]	; (8007f10 <ADC_Configuration+0xc4>)
 8007ee4:	f000 f944 	bl	8008170 <ADC_GetCalibrationStatus>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d1fa      	bne.n	8007ee2 <ADC_Configuration+0x96>

    ADC_StartCalibration(ADC2);
 8007eec:	4809      	ldr	r0, [pc, #36]	; (8007f14 <ADC_Configuration+0xc8>)
 8007eee:	f000 f93a 	bl	8008166 <ADC_StartCalibration>
    while(ADC_GetCalibrationStatus(ADC2));
 8007ef2:	4808      	ldr	r0, [pc, #32]	; (8007f14 <ADC_Configuration+0xc8>)
 8007ef4:	f000 f93c 	bl	8008170 <ADC_GetCalibrationStatus>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	d1fa      	bne.n	8007ef2 <ADC_Configuration+0xa6>


    // Start ADC2 Software Conversion
    ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8007efc:	4804      	ldr	r0, [pc, #16]	; (8007f10 <ADC_Configuration+0xc4>)
 8007efe:	2101      	movs	r1, #1
 8007f00:	f000 f93a 	bl	8008178 <ADC_SoftwareStartConvCmd>
    ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 8007f04:	4803      	ldr	r0, [pc, #12]	; (8007f14 <ADC_Configuration+0xc8>)
 8007f06:	2101      	movs	r1, #1
 8007f08:	f000 f936 	bl	8008178 <ADC_SoftwareStartConvCmd>
}
 8007f0c:	b007      	add	sp, #28
 8007f0e:	bd30      	pop	{r4, r5, pc}
 8007f10:	40012400 	andmi	r2, r1, r0, lsl #8
 8007f14:	40012800 	andmi	r2, r1, r0, lsl #16

08007f18 <TxDByte_PC>:
		bTmp += 7;
	TxDByte_PC(bTmp);
}

void TxDByte_PC(uint8_t bTxdData)
{
 8007f18:	4601      	mov	r1, r0
 8007f1a:	b508      	push	{r3, lr}
	USART_SendData(USART3,bTxdData);
 8007f1c:	4804      	ldr	r0, [pc, #16]	; (8007f30 <TxDByte_PC+0x18>)
 8007f1e:	f001 ffba 	bl	8009e96 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8007f22:	4803      	ldr	r0, [pc, #12]	; (8007f30 <TxDByte_PC+0x18>)
 8007f24:	2140      	movs	r1, #64	; 0x40
 8007f26:	f002 f811 	bl	8009f4c <USART_GetFlagStatus>
 8007f2a:	2800      	cmp	r0, #0
 8007f2c:	d0f9      	beq.n	8007f22 <TxDByte_PC+0xa>
}
 8007f2e:	bd08      	pop	{r3, pc}
 8007f30:	40004800 	andmi	r4, r0, r0, lsl #16

08007f34 <TxDByte16>:

void TxDByte16(uint8_t bSentData)
{
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
 8007f34:	0902      	lsrs	r2, r0, #4
	TxDByte16((wSentData >> 8) & 0xff);
	TxDByte16(wSentData & 0xff);
}

void TxDByte16(uint8_t bSentData)
{
 8007f36:	b510      	push	{r4, lr}
 8007f38:	4604      	mov	r4, r0
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
 8007f3a:	f102 0030 	add.w	r0, r2, #48	; 0x30
	if (bTmp > '9')
 8007f3e:	2839      	cmp	r0, #57	; 0x39
		bTmp += 7;
 8007f40:	bf88      	it	hi
 8007f42:	f102 0037 	addhi.w	r0, r2, #55	; 0x37
	TxDByte_PC(bTmp);
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
 8007f46:	f004 040f 	and.w	r4, r4, #15
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
	if (bTmp > '9')
		bTmp += 7;
	TxDByte_PC(bTmp);
 8007f4a:	f7ff ffe5 	bl	8007f18 <TxDByte_PC>
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
 8007f4e:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if (bTmp > '9')
 8007f52:	2839      	cmp	r0, #57	; 0x39
		bTmp += 7;
 8007f54:	bf88      	it	hi
 8007f56:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte_PC(bTmp);
}
 8007f5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		bTmp += 7;
	TxDByte_PC(bTmp);
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
	if (bTmp > '9')
		bTmp += 7;
	TxDByte_PC(bTmp);
 8007f5e:	f7ff bfdb 	b.w	8007f18 <TxDByte_PC>

08007f62 <TxDWord16>:
}

//____________________________________________________________

void TxDWord16(uint16_t wSentData)
{
 8007f62:	b510      	push	{r4, lr}
 8007f64:	4604      	mov	r4, r0
	TxDByte16((wSentData >> 8) & 0xff);
 8007f66:	0a00      	lsrs	r0, r0, #8
 8007f68:	f7ff ffe4 	bl	8007f34 <TxDByte16>
	TxDByte16(wSentData & 0xff);
 8007f6c:	b2e0      	uxtb	r0, r4
}
 8007f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
//____________________________________________________________

void TxDWord16(uint16_t wSentData)
{
	TxDByte16((wSentData >> 8) & 0xff);
	TxDByte16(wSentData & 0xff);
 8007f72:	f7ff bfdf 	b.w	8007f34 <TxDByte16>

08007f76 <USART_Configuration>:
	USART_Configuration(USART_ZIGBEE, 57600);
	GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);
}

void USART_Configuration(u8 PORT, u32 baudrate)
{
 8007f76:	b530      	push	{r4, r5, lr}
 8007f78:	b085      	sub	sp, #20
 8007f7a:	4604      	mov	r4, r0
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8007f7c:	4668      	mov	r0, sp
	USART_Configuration(USART_ZIGBEE, 57600);
	GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);
}

void USART_Configuration(u8 PORT, u32 baudrate)
{
 8007f7e:	460d      	mov	r5, r1
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8007f80:	f001 ff02 	bl	8009d88 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8007f84:	2300      	movs	r3, #0
 8007f86:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8007f8a:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8007f8e:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8007f92:	f8ad 300c 	strh.w	r3, [sp, #12]
	//USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_RTS_CTS;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == USART_ZIGBEE )
 8007f96:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	//USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_RTS_CTS;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007f98:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8007f9c:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	//USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_RTS_CTS;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8007f9e:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == USART_ZIGBEE )
 8007fa2:	d114      	bne.n	8007fce <USART_Configuration+0x58>
	{
		USART_DeInit(UART5);
 8007fa4:	480b      	ldr	r0, [pc, #44]	; (8007fd4 <USART_Configuration+0x5e>)
 8007fa6:	f001 fe61 	bl	8009c6c <USART_DeInit>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8007faa:	f242 7010 	movw	r0, #10000	; 0x2710
 8007fae:	f7fe fbd7 	bl	8006760 <uDelay>
	if( PORT == USART_ZIGBEE )
	{
		USART_DeInit(UART5);
		mDelay(10);
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 8007fb2:	4808      	ldr	r0, [pc, #32]	; (8007fd4 <USART_Configuration+0x5e>)
 8007fb4:	4669      	mov	r1, sp
 8007fb6:	f001 fea3 	bl	8009d00 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 8007fba:	4806      	ldr	r0, [pc, #24]	; (8007fd4 <USART_Configuration+0x5e>)
 8007fbc:	f240 5125 	movw	r1, #1317	; 0x525
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	f001 ff0e 	bl	8009de2 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 8007fc6:	4803      	ldr	r0, [pc, #12]	; (8007fd4 <USART_Configuration+0x5e>)
 8007fc8:	4621      	mov	r1, r4
 8007fca:	f001 fefe 	bl	8009dca <USART_Cmd>
	}
}
 8007fce:	b005      	add	sp, #20
 8007fd0:	bd30      	pop	{r4, r5, pc}
 8007fd2:	bf00      	nop
 8007fd4:	40005000 	andmi	r5, r0, r0

08007fd8 <EnableZigbee>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void EnableZigbee(void)
{
 8007fd8:	b508      	push	{r3, lr}
	USART_Configuration(USART_ZIGBEE, 57600);
 8007fda:	2001      	movs	r0, #1
 8007fdc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8007fe0:	f7ff ffc9 	bl	8007f76 <USART_Configuration>
	GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);
}
 8007fe4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void EnableZigbee(void)
{
	USART_Configuration(USART_ZIGBEE, 57600);
	GPIO_ResetBits(PORT_ZIGBEE_RESET, PIN_ZIGBEE_RESET);
 8007fe8:	4802      	ldr	r0, [pc, #8]	; (8007ff4 <EnableZigbee+0x1c>)
 8007fea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007fee:	f000 bcde 	b.w	80089ae <GPIO_ResetBits>
 8007ff2:	bf00      	nop
 8007ff4:	40010800 	andmi	r0, r1, r0, lsl #16

08007ff8 <zgb_hal_open>:
uint8_t zgb_hal_rx(uint8_t*, uint8_t);
void RxD_ZIG_Interrupt(void);

//##############################################################################
int zgb_hal_open( int devIndex, float baudrate )
{
 8007ff8:	b508      	push	{r3, lr}
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)
	EnableZigbee();
 8007ffa:	f7ff ffed 	bl	8007fd8 <EnableZigbee>

	return 1;
}
 8007ffe:	2001      	movs	r0, #1
 8008000:	bd08      	pop	{r3, pc}

08008002 <zgb_initialize>:
static uint16_t gwRcvData;
static volatile uint8_t gbRcvFlag;

//##############################################################################
int zgb_initialize( int devIndex )
{
 8008002:	b508      	push	{r3, lr}
{
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)
	EnableZigbee();
 8008004:	f7ff ffe8 	bl	8007fd8 <EnableZigbee>
int zgb_initialize( int devIndex )
{
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
		return 0;

	gbRcvFlag = 0;
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <zgb_initialize+0x1a>)
 800800a:	2200      	movs	r2, #0
 800800c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
	gwRcvData = 0;
	gbRcvPacketNum = 0;
 8008010:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
{
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
		return 0;

	gbRcvFlag = 0;
	gwRcvData = 0;
 8008014:	f8a3 22e0 	strh.w	r2, [r3, #736]	; 0x2e0
	gbRcvPacketNum = 0;
	return 1;
}
 8008018:	2001      	movs	r0, #1
 800801a:	bd08      	pop	{r3, pc}
 800801c:	20000730 	andcs	r0, r0, r0, lsr r7

08008020 <SysInit>:
void GPIO_Configuration(void);
void ADC_Configuration(void);

//##############################################################################
void SysInit(void)
{
 8008020:	b538      	push	{r3, r4, r5, lr}
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8008022:	4d10      	ldr	r5, [pc, #64]	; (8008064 <SysInit+0x44>)
//##############################################################################
    uint16_t error=0, tog=0;

#ifdef USING_PC_UART
    mDelay(100);
    if (!pcu_initialize(Baudrate_PCU))
 8008024:	4c10      	ldr	r4, [pc, #64]	; (8008068 <SysInit+0x48>)
    // Clear the WatchDog Early Wakeup interrupt flag
//    WWDG_ClearFlag();
    //ReBootToBootLoader = 0;

    // System Clocks Configuration
    RCC_Configuration();
 8008026:	f7ff fdaf 	bl	8007b88 <RCC_Configuration>

    // NVIC configuration
    NVIC_Configuration();
 800802a:	f7ff fdf8 	bl	8007c1e <NVIC_Configuration>

    // GPIO configuration
    GPIO_Configuration();
 800802e:	f7ff fe2a 	bl	8007c86 <GPIO_Configuration>

    // System clock count configuration
    SysTick_Configuration();
 8008032:	f7ff fd9b 	bl	8007b6c <SysTick_Configuration>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8008036:	4628      	mov	r0, r5
 8008038:	f7fe fb92 	bl	8006760 <uDelay>
//##############################################################################
    uint16_t error=0, tog=0;

#ifdef USING_PC_UART
    mDelay(100);
    if (!pcu_initialize(Baudrate_PCU))
 800803c:	f8d4 00cc 	ldr.w	r0, [r4, #204]	; 0xcc
 8008040:	f7ff f9e0 	bl	8007404 <pcu_initialize>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8008044:	4628      	mov	r0, r5
 8008046:	f7fe fb8b 	bl	8006760 <uDelay>
    if (!pcu_initialize(Baudrate_PCU))
        error|=(1<<0);
#endif
#ifdef USING_ZIGBEE
    mDelay(100);
    if (!zgb_initialize(Baudrate_ZIG))
 800804a:	f8d4 00d0 	ldr.w	r0, [r4, #208]	; 0xd0
 800804e:	f7ff ffd8 	bl	8008002 <zgb_initialize>
#endif

//##############################################################################
void mDelay(uint32_t nTime)
{
    uDelay(nTime*1000);
 8008052:	4628      	mov	r0, r5
 8008054:	f7fe fb84 	bl	8006760 <uDelay>
    if (!zgb_initialize(Baudrate_ZIG))
        error|=(1<<1);
#endif
#ifdef USING_DYNAMIXEL
    mDelay(100);
    if (!dxl_initialize(Baudrate_DXL))
 8008058:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
            tog ^= 1;
            StartCountdown(500);
        }
    }
    */
}
 800805c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    if (!zgb_initialize(Baudrate_ZIG))
        error|=(1<<1);
#endif
#ifdef USING_DYNAMIXEL
    mDelay(100);
    if (!dxl_initialize(Baudrate_DXL))
 8008060:	f7fe bdbe 	b.w	8006be0 <dxl_initialize>
 8008064:	000186a0 	andeq	r8, r1, r0, lsr #13
 8008068:	20000000 	andcs	r0, r0, r0

0800806c <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 800806c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800806e:	4b14      	ldr	r3, [pc, #80]	; (80080c0 <ADC_DeInit+0x54>)
 8008070:	4298      	cmp	r0, r3
 8008072:	d00f      	beq.n	8008094 <ADC_DeInit+0x28>
 8008074:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8008078:	4298      	cmp	r0, r3
 800807a:	d013      	beq.n	80080a4 <ADC_DeInit+0x38>
 800807c:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8008080:	4298      	cmp	r0, r3
 8008082:	d11b      	bne.n	80080bc <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8008084:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008088:	2101      	movs	r1, #1
 800808a:	f001 f819 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800808e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008092:	e00e      	b.n	80080b2 <ADC_DeInit+0x46>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8008094:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008098:	2101      	movs	r1, #1
 800809a:	f001 f811 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800809e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80080a2:	e006      	b.n	80080b2 <ADC_DeInit+0x46>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80080a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80080a8:	2101      	movs	r1, #1
 80080aa:	f001 f809 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80080ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80080b2:	2100      	movs	r1, #0
      break; 

    default:
      break;
  }
}
 80080b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80080b8:	f001 b802 	b.w	80090c0 <RCC_APB2PeriphResetCmd>
 80080bc:	bd08      	pop	{r3, pc}
 80080be:	bf00      	nop
 80080c0:	40012800 	andmi	r2, r1, r0, lsl #16

080080c4 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80080c4:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80080c6:	680a      	ldr	r2, [r1, #0]

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80080c8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80080cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80080d0:	4313      	orrs	r3, r2
 80080d2:	790a      	ldrb	r2, [r1, #4]
*                    ADC peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80080d4:	b510      	push	{r4, lr}
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80080d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80080da:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80080dc:	688a      	ldr	r2, [r1, #8]
 80080de:	68cb      	ldr	r3, [r1, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80080e0:	6884      	ldr	r4, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80080e2:	431a      	orrs	r2, r3

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80080e4:	4b08      	ldr	r3, [pc, #32]	; (8008108 <ADC_Init+0x44>)
 80080e6:	4023      	ands	r3, r4
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80080e8:	4313      	orrs	r3, r2
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80080ea:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80080ec:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80080f0:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80080f2:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80080f4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80080f6:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80080f8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8008102:	62c3      	str	r3, [r0, #44]	; 0x2c
 8008104:	bd10      	pop	{r4, pc}
 8008106:	bf00      	nop
 8008108:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

0800810c <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 800810c:	2300      	movs	r3, #0
 800810e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8008110:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8008112:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8008114:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8008116:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8008118:	2301      	movs	r3, #1
 800811a:	7403      	strb	r3, [r0, #16]
 800811c:	4770      	bx	lr

0800811e <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800811e:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008120:	b111      	cbz	r1, 8008128 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8008122:	f043 0301 	orr.w	r3, r3, #1
 8008126:	e001      	b.n	800812c <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8008128:	f023 0301 	bic.w	r3, r3, #1
 800812c:	6083      	str	r3, [r0, #8]
 800812e:	4770      	bx	lr

08008130 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8008130:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008132:	b111      	cbz	r1, 800813a <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8008134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008138:	e001      	b.n	800813e <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 800813a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800813e:	6083      	str	r3, [r0, #8]
 8008140:	4770      	bx	lr

08008142 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8008142:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8008144:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
 8008146:	b10a      	cbz	r2, 800814c <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8008148:	4319      	orrs	r1, r3
 800814a:	e001      	b.n	8008150 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 800814c:	ea23 0101 	bic.w	r1, r3, r1
 8008150:	6041      	str	r1, [r0, #4]
 8008152:	4770      	bx	lr

08008154 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8008154:	6883      	ldr	r3, [r0, #8]
 8008156:	f043 0308 	orr.w	r3, r3, #8
 800815a:	6083      	str	r3, [r0, #8]
 800815c:	4770      	bx	lr

0800815e <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 800815e:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8008160:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8008164:	4770      	bx	lr

08008166 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8008166:	6883      	ldr	r3, [r0, #8]
 8008168:	f043 0304 	orr.w	r3, r3, #4
 800816c:	6083      	str	r3, [r0, #8]
 800816e:	4770      	bx	lr

08008170 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8008170:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8008172:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8008176:	4770      	bx	lr

08008178 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8008178:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800817a:	b111      	cbz	r1, 8008182 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800817c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8008180:	e001      	b.n	8008186 <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8008182:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8008186:	6083      	str	r3, [r0, #8]
 8008188:	4770      	bx	lr

0800818a <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 800818a:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 800818c:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8008190:	4770      	bx	lr

08008192 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8008192:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8008194:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8008196:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800819a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800819e:	6043      	str	r3, [r0, #4]
 80081a0:	4770      	bx	lr

080081a2 <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80081a2:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80081a4:	b111      	cbz	r1, 80081ac <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80081a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80081aa:	e001      	b.n	80081b0 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 80081ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80081b0:	6043      	str	r3, [r0, #4]
 80081b2:	4770      	bx	lr

080081b4 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80081b4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80081b6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80081b8:	d90d      	bls.n	80081d6 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80081ba:	f1a1 040a 	sub.w	r4, r1, #10
 80081be:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80081c2:	2507      	movs	r5, #7
 80081c4:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80081c6:	40a3      	lsls	r3, r4

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80081c8:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80081ca:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80081ce:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80081d2:	60c4      	str	r4, [r0, #12]
 80081d4:	e00b      	b.n	80081ee <ADC_RegularChannelConfig+0x3a>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80081d6:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80081da:	2507      	movs	r5, #7
 80081dc:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80081de:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80081e2:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80081e4:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80081e8:	ea45 0304 	orr.w	r3, r5, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80081ec:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80081ee:	2a06      	cmp	r2, #6
 80081f0:	d80c      	bhi.n	800820c <ADC_RegularChannelConfig+0x58>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80081f2:	3a01      	subs	r2, #1
 80081f4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80081f8:	231f      	movs	r3, #31
 80081fa:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
 80081fc:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8008200:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8008202:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8008206:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8008208:	6342      	str	r2, [r0, #52]	; 0x34
 800820a:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800820c:	2a0c      	cmp	r2, #12
 800820e:	d80c      	bhi.n	800822a <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8008210:	3a07      	subs	r2, #7
 8008212:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008216:	231f      	movs	r3, #31
 8008218:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
 800821a:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800821e:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8008220:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8008224:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8008226:	6302      	str	r2, [r0, #48]	; 0x30
 8008228:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800822a:	3a0d      	subs	r2, #13
 800822c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008230:	231f      	movs	r3, #31
 8008232:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
 8008234:	fa01 f202 	lsl.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8008238:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800823a:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800823e:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8008240:	62c2      	str	r2, [r0, #44]	; 0x2c
 8008242:	bd70      	pop	{r4, r5, r6, pc}

08008244 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8008244:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008246:	b111      	cbz	r1, 800824e <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8008248:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800824c:	e001      	b.n	8008252 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 800824e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008252:	6083      	str	r3, [r0, #8]
 8008254:	4770      	bx	lr

08008256 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8008256:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8008258:	b280      	uxth	r0, r0
 800825a:	4770      	bx	lr

0800825c <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 800825c:	4b01      	ldr	r3, [pc, #4]	; (8008264 <ADC_GetDualModeConversionValue+0x8>)
 800825e:	6818      	ldr	r0, [r3, #0]
}
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	4001244c 	andmi	r2, r1, ip, asr #8

08008268 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8008268:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800826a:	b111      	cbz	r1, 8008272 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800826c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008270:	e001      	b.n	8008276 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8008272:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008276:	6043      	str	r3, [r0, #4]
 8008278:	4770      	bx	lr

0800827a <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800827a:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800827c:	b111      	cbz	r1, 8008284 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800827e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008282:	e001      	b.n	8008288 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8008284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008288:	6043      	str	r3, [r0, #4]
 800828a:	4770      	bx	lr

0800828c <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800828c:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800828e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8008292:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8008294:	6081      	str	r1, [r0, #8]
 8008296:	4770      	bx	lr

08008298 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8008298:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800829a:	b111      	cbz	r1, 80082a2 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 800829c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082a0:	e001      	b.n	80082a6 <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 80082a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80082a6:	6083      	str	r3, [r0, #8]
 80082a8:	4770      	bx	lr

080082aa <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80082aa:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80082ac:	b111      	cbz	r1, 80082b4 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80082ae:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 80082b2:	e001      	b.n	80082b8 <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 80082b4:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 80082b8:	6083      	str	r3, [r0, #8]
 80082ba:	4770      	bx	lr

080082bc <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 80082bc:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 80082be:	f3c0 5040 	ubfx	r0, r0, #21, #1
 80082c2:	4770      	bx	lr

080082c4 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80082c4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80082c6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80082c8:	d90d      	bls.n	80082e6 <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80082ca:	f1a1 040a 	sub.w	r4, r1, #10
 80082ce:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80082d2:	2507      	movs	r5, #7
 80082d4:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
 80082d6:	40a3      	lsls	r3, r4

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80082d8:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80082da:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80082de:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80082e2:	60c4      	str	r4, [r0, #12]
 80082e4:	e00b      	b.n	80082fe <ADC_InjectedChannelConfig+0x3a>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80082e6:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80082ea:	2507      	movs	r5, #7
 80082ec:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80082ee:	fa03 f404 	lsl.w	r4, r3, r4
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80082f2:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80082f4:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80082f8:	ea45 0304 	orr.w	r3, r5, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80082fc:	6103      	str	r3, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80082fe:	6b84      	ldr	r4, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8008300:	1c93      	adds	r3, r2, #2

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8008302:	f3c4 5501 	ubfx	r5, r4, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8008306:	1b5b      	subs	r3, r3, r5
 8008308:	b2db      	uxtb	r3, r3
 800830a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800830e:	221f      	movs	r2, #31
 8008310:	409a      	lsls	r2, r3
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8008312:	4099      	lsls	r1, r3
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8008314:	ea24 0402 	bic.w	r4, r4, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8008318:	ea44 0301 	orr.w	r3, r4, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800831c:	6383      	str	r3, [r0, #56]	; 0x38
 800831e:	bd70      	pop	{r4, r5, r6, pc}

08008320 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8008320:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8008322:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8008324:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8008328:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800832c:	6383      	str	r3, [r0, #56]	; 0x38
 800832e:	4770      	bx	lr

08008330 <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8008330:	5042      	str	r2, [r0, r1]
 8008332:	4770      	bx	lr

08008334 <ADC_GetInjectedConversionValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8008334:	3128      	adds	r1, #40	; 0x28
 8008336:	5840      	ldr	r0, [r0, r1]
}
 8008338:	b280      	uxth	r0, r0
 800833a:	4770      	bx	lr

0800833c <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800833c:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 800833e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008342:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8008346:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8008348:	6041      	str	r1, [r0, #4]
 800834a:	4770      	bx	lr

0800834c <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 800834c:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 800834e:	6282      	str	r2, [r0, #40]	; 0x28
 8008350:	4770      	bx	lr

08008352 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8008352:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8008354:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8008358:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800835a:	6041      	str	r1, [r0, #4]
 800835c:	4770      	bx	lr

0800835e <ADC_TempSensorVrefintCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 800835e:	4b05      	ldr	r3, [pc, #20]	; (8008374 <ADC_TempSensorVrefintCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8008360:	689a      	ldr	r2, [r3, #8]
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008362:	b110      	cbz	r0, 800836a <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8008364:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008368:	e001      	b.n	800836e <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 800836a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800836e:	609a      	str	r2, [r3, #8]
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40012400 	andmi	r2, r1, r0, lsl #8

08008378 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8008378:	6803      	ldr	r3, [r0, #0]
 800837a:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 800837c:	bf0c      	ite	eq
 800837e:	2000      	moveq	r0, #0
 8008380:	2001      	movne	r0, #1
 8008382:	4770      	bx	lr

08008384 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8008384:	43c9      	mvns	r1, r1
 8008386:	6001      	str	r1, [r0, #0]
 8008388:	4770      	bx	lr

0800838a <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 800838a:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 800838c:	6800      	ldr	r0, [r0, #0]
 800838e:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8008392:	d004      	beq.n	800839e <ADC_GetITStatus+0x14>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8008394:	b2c9      	uxtb	r1, r1

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8008396:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8008398:	bf0c      	ite	eq
 800839a:	2000      	moveq	r0, #0
 800839c:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 800839e:	4770      	bx	lr

080083a0 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 80083a0:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 80083a4:	6001      	str	r1, [r0, #0]
 80083a6:	4770      	bx	lr

080083a8 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80083a8:	4b04      	ldr	r3, [pc, #16]	; (80083bc <FLASH_SetLatency+0x14>)
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80083b0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	4310      	orrs	r0, r2
 80083b6:	6018      	str	r0, [r3, #0]
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	40022000 	andmi	r2, r2, r0

080083c0 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80083c0:	4b04      	ldr	r3, [pc, #16]	; (80083d4 <FLASH_HalfCycleAccessCmd+0x14>)
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	f022 0208 	bic.w	r2, r2, #8
 80083c8:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	4310      	orrs	r0, r2
 80083ce:	6018      	str	r0, [r3, #0]
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	40022000 	andmi	r2, r2, r0

080083d8 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80083d8:	4b04      	ldr	r3, [pc, #16]	; (80083ec <FLASH_PrefetchBufferCmd+0x14>)
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	f022 0210 	bic.w	r2, r2, #16
 80083e0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	4310      	orrs	r0, r2
 80083e6:	6018      	str	r0, [r3, #0]
 80083e8:	4770      	bx	lr
 80083ea:	bf00      	nop
 80083ec:	40022000 	andmi	r2, r2, r0

080083f0 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80083f0:	4b03      	ldr	r3, [pc, #12]	; (8008400 <FLASH_Unlock+0x10>)
 80083f2:	4a04      	ldr	r2, [pc, #16]	; (8008404 <FLASH_Unlock+0x14>)
 80083f4:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80083f6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80083fa:	605a      	str	r2, [r3, #4]
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	40022000 	andmi	r2, r2, r0
 8008404:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08008408 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8008408:	4b02      	ldr	r3, [pc, #8]	; (8008414 <FLASH_Lock+0xc>)
 800840a:	691a      	ldr	r2, [r3, #16]
 800840c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008410:	611a      	str	r2, [r3, #16]
 8008412:	4770      	bx	lr
 8008414:	40022000 	andmi	r2, r2, r0

08008418 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 8008418:	4b01      	ldr	r3, [pc, #4]	; (8008420 <FLASH_GetUserOptionByte+0x8>)
 800841a:	69d8      	ldr	r0, [r3, #28]
}
 800841c:	0880      	lsrs	r0, r0, #2
 800841e:	4770      	bx	lr
 8008420:	40022000 	andmi	r2, r2, r0

08008424 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8008424:	4b01      	ldr	r3, [pc, #4]	; (800842c <FLASH_GetWriteProtectionOptionByte+0x8>)
 8008426:	6a18      	ldr	r0, [r3, #32]
}
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	40022000 	andmi	r2, r2, r0

08008430 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8008430:	4b02      	ldr	r3, [pc, #8]	; (800843c <FLASH_GetReadOutProtectionStatus+0xc>)
 8008432:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8008434:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	40022000 	andmi	r2, r2, r0

08008440 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8008440:	4b02      	ldr	r3, [pc, #8]	; (800844c <FLASH_GetPrefetchBufferStatus+0xc>)
 8008442:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8008444:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	40022000 	andmi	r2, r2, r0

08008450 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 8008450:	4b04      	ldr	r3, [pc, #16]	; (8008464 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8008452:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8008454:	b109      	cbz	r1, 800845a <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8008456:	4310      	orrs	r0, r2
 8008458:	e001      	b.n	800845e <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 800845a:	ea22 0000 	bic.w	r0, r2, r0
 800845e:	6118      	str	r0, [r3, #16]
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	40022000 	andmi	r2, r2, r0

08008468 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8008468:	2801      	cmp	r0, #1
 800846a:	4b06      	ldr	r3, [pc, #24]	; (8008484 <FLASH_GetFlagStatus+0x1c>)
 800846c:	d103      	bne.n	8008476 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 800846e:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8008470:	f000 0001 	and.w	r0, r0, #1
 8008474:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800847a:	bf0c      	ite	eq
 800847c:	2000      	moveq	r0, #0
 800847e:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	40022000 	andmi	r2, r2, r0

08008488 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8008488:	4b01      	ldr	r3, [pc, #4]	; (8008490 <FLASH_ClearFlag+0x8>)
 800848a:	60d8      	str	r0, [r3, #12]
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	40022000 	andmi	r2, r2, r0

08008494 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8008494:	4b08      	ldr	r3, [pc, #32]	; (80084b8 <FLASH_GetStatus+0x24>)
 8008496:	68da      	ldr	r2, [r3, #12]
 8008498:	07d1      	lsls	r1, r2, #31
 800849a:	d409      	bmi.n	80084b0 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 800849c:	68da      	ldr	r2, [r3, #12]
 800849e:	0752      	lsls	r2, r2, #29
 80084a0:	d408      	bmi.n	80084b4 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 80084a8:	bf0c      	ite	eq
 80084aa:	2004      	moveq	r0, #4
 80084ac:	2003      	movne	r0, #3
 80084ae:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80084b0:	2001      	movs	r0, #1
 80084b2:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80084b4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80084b6:	4770      	bx	lr
 80084b8:	40022000 	andmi	r2, r2, r0

080084bc <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80084bc:	b513      	push	{r0, r1, r4, lr}
 80084be:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80084c0:	f7ff ffe8 	bl	8008494 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80084c4:	2801      	cmp	r0, #1
 80084c6:	d10f      	bne.n	80084e8 <FLASH_WaitForLastOperation+0x2c>
 80084c8:	b164      	cbz	r4, 80084e4 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80084ca:	2300      	movs	r3, #0
 80084cc:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80084ce:	23ff      	movs	r3, #255	; 0xff
 80084d0:	9301      	str	r3, [sp, #4]
 80084d2:	9b01      	ldr	r3, [sp, #4]
 80084d4:	b113      	cbz	r3, 80084dc <FLASH_WaitForLastOperation+0x20>
 80084d6:	9b01      	ldr	r3, [sp, #4]
 80084d8:	3b01      	subs	r3, #1
 80084da:	e7f9      	b.n	80084d0 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80084dc:	f7ff ffda 	bl	8008494 <FLASH_GetStatus>
    Timeout--;
 80084e0:	3c01      	subs	r4, #1
 80084e2:	e7ef      	b.n	80084c4 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80084e4:	2005      	movs	r0, #5
 80084e6:	e002      	b.n	80084ee <FLASH_WaitForLastOperation+0x32>
 80084e8:	2c00      	cmp	r4, #0
 80084ea:	bf08      	it	eq
 80084ec:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80084ee:	b002      	add	sp, #8
 80084f0:	bd10      	pop	{r4, pc}

080084f2 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 80084f2:	b538      	push	{r3, r4, r5, lr}
 80084f4:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80084f6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80084fa:	f7ff ffdf 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80084fe:	2804      	cmp	r0, #4
 8008500:	d114      	bne.n	800852c <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8008502:	4c0b      	ldr	r4, [pc, #44]	; (8008530 <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008504:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8008508:	6923      	ldr	r3, [r4, #16]
 800850a:	f043 0302 	orr.w	r3, r3, #2
 800850e:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8008510:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008518:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800851a:	f7ff ffcf 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800851e:	2801      	cmp	r0, #1
 8008520:	d004      	beq.n	800852c <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8008522:	6922      	ldr	r2, [r4, #16]
 8008524:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8008528:	4013      	ands	r3, r2
 800852a:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800852c:	bd38      	pop	{r3, r4, r5, pc}
 800852e:	bf00      	nop
 8008530:	40022000 	andmi	r2, r2, r0

08008534 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8008534:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8008536:	f640 70ff 	movw	r0, #4095	; 0xfff
 800853a:	f7ff ffbf 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800853e:	2804      	cmp	r0, #4
 8008540:	d113      	bne.n	800856a <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8008542:	4c0a      	ldr	r4, [pc, #40]	; (800856c <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008544:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8008548:	6923      	ldr	r3, [r4, #16]
 800854a:	f043 0304 	orr.w	r3, r3, #4
 800854e:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8008550:	6923      	ldr	r3, [r4, #16]
 8008552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008556:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008558:	f7ff ffb0 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800855c:	2801      	cmp	r0, #1
 800855e:	d004      	beq.n	800856a <FLASH_EraseAllPages+0x36>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8008560:	6922      	ldr	r2, [r4, #16]
 8008562:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 8008566:	4013      	ands	r3, r2
 8008568:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800856a:	bd10      	pop	{r4, pc}
 800856c:	40022000 	andmi	r2, r2, r0

08008570 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8008570:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8008572:	f640 70ff 	movw	r0, #4095	; 0xfff
 8008576:	f7ff ffa1 	bl	80084bc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800857a:	2804      	cmp	r0, #4
 800857c:	d129      	bne.n	80085d2 <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800857e:	4c15      	ldr	r4, [pc, #84]	; (80085d4 <FLASH_EraseOptionBytes+0x64>)
 8008580:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008582:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8008586:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8008588:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800858c:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800858e:	6923      	ldr	r3, [r4, #16]
 8008590:	f043 0320 	orr.w	r3, r3, #32
 8008594:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8008596:	6923      	ldr	r3, [r4, #16]
 8008598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800859c:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800859e:	f7ff ff8d 	bl	80084bc <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80085a2:	2804      	cmp	r0, #4
 80085a4:	d10e      	bne.n	80085c4 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80085a6:	6922      	ldr	r2, [r4, #16]
 80085a8:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80085ac:	4013      	ands	r3, r2
 80085ae:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80085b0:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80085b2:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80085b4:	f043 0310 	orr.w	r3, r3, #16
 80085b8:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80085ba:	4b08      	ldr	r3, [pc, #32]	; (80085dc <FLASH_EraseOptionBytes+0x6c>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80085bc:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80085be:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80085c0:	f7ff ff7c 	bl	80084bc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80085c4:	2801      	cmp	r0, #1
 80085c6:	d004      	beq.n	80085d2 <FLASH_EraseOptionBytes+0x62>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80085c8:	6922      	ldr	r2, [r4, #16]
 80085ca:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80085ce:	4013      	ands	r3, r2
 80085d0:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80085d2:	bd10      	pop	{r4, pc}
 80085d4:	40022000 	andmi	r2, r2, r0
 80085d8:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 80085dc:	1ffff800 	svcne	0x00fff800

080085e0 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80085e0:	b570      	push	{r4, r5, r6, lr}
 80085e2:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80085e4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80085e6:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80085e8:	f7ff ff68 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80085ec:	2804      	cmp	r0, #4
 80085ee:	d117      	bne.n	8008620 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80085f0:	4c0c      	ldr	r4, [pc, #48]	; (8008624 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80085f2:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80085f4:	6923      	ldr	r3, [r4, #16]
 80085f6:	f043 0301 	orr.w	r3, r3, #1
 80085fa:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80085fc:	b2b3      	uxth	r3, r6
 80085fe:	802b      	strh	r3, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008600:	f7ff ff5c 	bl	80084bc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8008604:	2804      	cmp	r0, #4
 8008606:	d104      	bne.n	8008612 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8008608:	0c36      	lsrs	r6, r6, #16
 800860a:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800860c:	200f      	movs	r0, #15
 800860e:	f7ff ff55 	bl	80084bc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8008612:	2801      	cmp	r0, #1
 8008614:	d004      	beq.n	8008620 <FLASH_ProgramWord+0x40>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8008616:	6922      	ldr	r2, [r4, #16]
 8008618:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 800861c:	4013      	ands	r3, r2
 800861e:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8008620:	bd70      	pop	{r4, r5, r6, pc}
 8008622:	bf00      	nop
 8008624:	40022000 	andmi	r2, r2, r0

08008628 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8008628:	b570      	push	{r4, r5, r6, lr}
 800862a:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800862c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800862e:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008630:	f7ff ff44 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8008634:	2804      	cmp	r0, #4
 8008636:	d10f      	bne.n	8008658 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8008638:	4c08      	ldr	r4, [pc, #32]	; (800865c <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800863a:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800863c:	6923      	ldr	r3, [r4, #16]
 800863e:	f043 0301 	orr.w	r3, r3, #1
 8008642:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8008644:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008646:	f7ff ff39 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800864a:	2801      	cmp	r0, #1
 800864c:	d004      	beq.n	8008658 <FLASH_ProgramHalfWord+0x30>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 800864e:	6922      	ldr	r2, [r4, #16]
 8008650:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8008654:	4013      	ands	r3, r2
 8008656:	6123      	str	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8008658:	bd70      	pop	{r4, r5, r6, pc}
 800865a:	bf00      	nop
 800865c:	40022000 	andmi	r2, r2, r0

08008660 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008664:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8008666:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008668:	f7ff ff28 	bl	80084bc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800866c:	2804      	cmp	r0, #4
 800866e:	d114      	bne.n	800869a <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8008670:	4c0a      	ldr	r4, [pc, #40]	; (800869c <FLASH_ProgramOptionByteData+0x3c>)
 8008672:	4b0b      	ldr	r3, [pc, #44]	; (80086a0 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008674:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8008676:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8008678:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800867c:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800867e:	6923      	ldr	r3, [r4, #16]
 8008680:	f043 0310 	orr.w	r3, r3, #16
 8008684:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8008686:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008688:	f7ff ff18 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800868c:	2801      	cmp	r0, #1
 800868e:	d004      	beq.n	800869a <FLASH_ProgramOptionByteData+0x3a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8008690:	6922      	ldr	r2, [r4, #16]
 8008692:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8008696:	4013      	ands	r3, r2
 8008698:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 800869a:	bd70      	pop	{r4, r5, r6, pc}
 800869c:	40022000 	andmi	r2, r2, r0
 80086a0:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080086a4 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80086a4:	b510      	push	{r4, lr}
 80086a6:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80086a8:	200f      	movs	r0, #15
 80086aa:	f7ff ff07 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80086ae:	2804      	cmp	r0, #4
 80086b0:	d13e      	bne.n	8008730 <FLASH_EnableWriteProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80086b2:	4b20      	ldr	r3, [pc, #128]	; (8008734 <FLASH_EnableWriteProtection+0x90>)
 80086b4:	4920      	ldr	r1, [pc, #128]	; (8008738 <FLASH_EnableWriteProtection+0x94>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 80086b6:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80086b8:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80086ba:	f101 3188 	add.w	r1, r1, #2290649224	; 0x88888888
 80086be:	6099      	str	r1, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 80086c0:	6919      	ldr	r1, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 80086c2:	b2e2      	uxtb	r2, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80086c4:	f041 0110 	orr.w	r1, r1, #16

    if(WRP0_Data != 0xFF)
 80086c8:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80086ca:	6119      	str	r1, [r3, #16]

    if(WRP0_Data != 0xFF)
 80086cc:	d104      	bne.n	80086d8 <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 80086ce:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 80086d2:	2bff      	cmp	r3, #255	; 0xff
 80086d4:	d108      	bne.n	80086e8 <FLASH_EnableWriteProtection+0x44>
 80086d6:	e00e      	b.n	80086f6 <FLASH_EnableWriteProtection+0x52>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 80086d8:	4b18      	ldr	r3, [pc, #96]	; (800873c <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80086da:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 80086dc:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80086de:	f7ff feed 	bl	80084bc <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 80086e2:	2804      	cmp	r0, #4
 80086e4:	d11c      	bne.n	8008720 <FLASH_EnableWriteProtection+0x7c>
 80086e6:	e7f2      	b.n	80086ce <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 80086e8:	4a14      	ldr	r2, [pc, #80]	; (800873c <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80086ea:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 80086ec:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80086ee:	f7ff fee5 	bl	80084bc <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 80086f2:	2804      	cmp	r0, #4
 80086f4:	d114      	bne.n	8008720 <FLASH_EnableWriteProtection+0x7c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 80086f6:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 80086fa:	2bff      	cmp	r3, #255	; 0xff
 80086fc:	d006      	beq.n	800870c <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP2 = WRP2_Data;
 80086fe:	4a0f      	ldr	r2, [pc, #60]	; (800873c <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008700:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8008702:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008704:	f7ff feda 	bl	80084bc <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8008708:	2804      	cmp	r0, #4
 800870a:	d109      	bne.n	8008720 <FLASH_EnableWriteProtection+0x7c>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 800870c:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800870e:	2cff      	cmp	r4, #255	; 0xff
 8008710:	d101      	bne.n	8008716 <FLASH_EnableWriteProtection+0x72>
 8008712:	2004      	movs	r0, #4
 8008714:	e006      	b.n	8008724 <FLASH_EnableWriteProtection+0x80>
    {
      OB->WRP3 = WRP3_Data;
 8008716:	4b09      	ldr	r3, [pc, #36]	; (800873c <FLASH_EnableWriteProtection+0x98>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8008718:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 800871a:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800871c:	f7ff fece 	bl	80084bc <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8008720:	2801      	cmp	r0, #1
 8008722:	d005      	beq.n	8008730 <FLASH_EnableWriteProtection+0x8c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8008724:	4a03      	ldr	r2, [pc, #12]	; (8008734 <FLASH_EnableWriteProtection+0x90>)
 8008726:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800872a:	6911      	ldr	r1, [r2, #16]
 800872c:	400b      	ands	r3, r1
 800872e:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8008730:	bd10      	pop	{r4, pc}
 8008732:	bf00      	nop
 8008734:	40022000 	andmi	r2, r2, r0
 8008738:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800873c:	1ffff800 	svcne	0x00fff800

08008740 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8008744:	f640 70ff 	movw	r0, #4095	; 0xfff
 8008748:	f7ff feb8 	bl	80084bc <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800874c:	2804      	cmp	r0, #4
 800874e:	d136      	bne.n	80087be <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8008750:	4c1b      	ldr	r4, [pc, #108]	; (80087c0 <FLASH_ReadOutProtection+0x80>)
 8008752:	4b1c      	ldr	r3, [pc, #112]	; (80087c4 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008754:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8008758:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800875a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800875e:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8008760:	6923      	ldr	r3, [r4, #16]
 8008762:	f043 0320 	orr.w	r3, r3, #32
 8008766:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8008768:	6923      	ldr	r3, [r4, #16]
 800876a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800876e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8008770:	f7ff fea4 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8008774:	2804      	cmp	r0, #4
 8008776:	d11b      	bne.n	80087b0 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8008778:	6922      	ldr	r2, [r4, #16]
 800877a:	f641 73df 	movw	r3, #8159	; 0x1fdf
 800877e:	4013      	ands	r3, r2
 8008780:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8008782:	6923      	ldr	r3, [r4, #16]
 8008784:	f043 0310 	orr.w	r3, r3, #16
 8008788:	6123      	str	r3, [r4, #16]
 800878a:	4b0f      	ldr	r3, [pc, #60]	; (80087c8 <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 800878c:	b10d      	cbz	r5, 8008792 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 800878e:	2200      	movs	r2, #0
 8008790:	e000      	b.n	8008794 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8008792:	22a5      	movs	r2, #165	; 0xa5
 8008794:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8008796:	f640 70ff 	movw	r0, #4095	; 0xfff
 800879a:	f7ff fe8f 	bl	80084bc <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 800879e:	2801      	cmp	r0, #1
 80087a0:	d00d      	beq.n	80087be <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80087a2:	4a07      	ldr	r2, [pc, #28]	; (80087c0 <FLASH_ReadOutProtection+0x80>)
 80087a4:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80087a8:	6911      	ldr	r1, [r2, #16]
 80087aa:	400b      	ands	r3, r1
 80087ac:	6113      	str	r3, [r2, #16]
 80087ae:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80087b0:	2801      	cmp	r0, #1
 80087b2:	d004      	beq.n	80087be <FLASH_ReadOutProtection+0x7e>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80087b4:	6922      	ldr	r2, [r4, #16]
 80087b6:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80087ba:	4013      	ands	r3, r2
 80087bc:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80087be:	bd38      	pop	{r3, r4, r5, pc}
 80087c0:	40022000 	andmi	r2, r2, r0
 80087c4:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 80087c8:	1ffff800 	svcne	0x00fff800

080087cc <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80087cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80087ce:	4c11      	ldr	r4, [pc, #68]	; (8008814 <FLASH_UserOptionByteConfig+0x48>)
 80087d0:	4b11      	ldr	r3, [pc, #68]	; (8008818 <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80087d2:	4605      	mov	r5, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80087d4:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80087d6:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80087da:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80087dc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80087de:	460e      	mov	r6, r1
 80087e0:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80087e2:	f7ff fe6b 	bl	80084bc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80087e6:	2804      	cmp	r0, #4
 80087e8:	d113      	bne.n	8008812 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80087ea:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 80087ec:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80087f0:	f043 0310 	orr.w	r3, r3, #16
 80087f4:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 80087f6:	433e      	orrs	r6, r7
 80087f8:	4b08      	ldr	r3, [pc, #32]	; (800881c <FLASH_UserOptionByteConfig+0x50>)
 80087fa:	4335      	orrs	r5, r6
 80087fc:	805d      	strh	r5, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80087fe:	200f      	movs	r0, #15
 8008800:	f7ff fe5c 	bl	80084bc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8008804:	2801      	cmp	r0, #1
 8008806:	d004      	beq.n	8008812 <FLASH_UserOptionByteConfig+0x46>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8008808:	6922      	ldr	r2, [r4, #16]
 800880a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800880e:	4013      	ands	r3, r2
 8008810:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8008812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008814:	40022000 	andmi	r2, r2, r0
 8008818:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800881c:	1ffff800 	svcne	0x00fff800

08008820 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8008820:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8008822:	4b26      	ldr	r3, [pc, #152]	; (80088bc <GPIO_DeInit+0x9c>)
 8008824:	4298      	cmp	r0, r3
 8008826:	d02f      	beq.n	8008888 <GPIO_DeInit+0x68>
 8008828:	d811      	bhi.n	800884e <GPIO_DeInit+0x2e>
 800882a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800882e:	4298      	cmp	r0, r3
 8008830:	d01e      	beq.n	8008870 <GPIO_DeInit+0x50>
 8008832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008836:	4298      	cmp	r0, r3
 8008838:	d020      	beq.n	800887c <GPIO_DeInit+0x5c>
 800883a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800883e:	4298      	cmp	r0, r3
 8008840:	d13a      	bne.n	80088b8 <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8008842:	2004      	movs	r0, #4
 8008844:	2101      	movs	r1, #1
 8008846:	f000 fc3b 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 800884a:	2004      	movs	r0, #4
 800884c:	e02f      	b.n	80088ae <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800884e:	4b1c      	ldr	r3, [pc, #112]	; (80088c0 <GPIO_DeInit+0xa0>)
 8008850:	4298      	cmp	r0, r3
 8008852:	d01f      	beq.n	8008894 <GPIO_DeInit+0x74>
 8008854:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008858:	4298      	cmp	r0, r3
 800885a:	d021      	beq.n	80088a0 <GPIO_DeInit+0x80>
 800885c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8008860:	4298      	cmp	r0, r3
 8008862:	d129      	bne.n	80088b8 <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8008864:	2040      	movs	r0, #64	; 0x40
 8008866:	2101      	movs	r1, #1
 8008868:	f000 fc2a 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 800886c:	2040      	movs	r0, #64	; 0x40
 800886e:	e01e      	b.n	80088ae <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8008870:	2008      	movs	r0, #8
 8008872:	2101      	movs	r1, #1
 8008874:	f000 fc24 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8008878:	2008      	movs	r0, #8
 800887a:	e018      	b.n	80088ae <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800887c:	2010      	movs	r0, #16
 800887e:	2101      	movs	r1, #1
 8008880:	f000 fc1e 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8008884:	2010      	movs	r0, #16
 8008886:	e012      	b.n	80088ae <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8008888:	2020      	movs	r0, #32
 800888a:	2101      	movs	r1, #1
 800888c:	f000 fc18 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8008890:	2020      	movs	r0, #32
 8008892:	e00c      	b.n	80088ae <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8008894:	2080      	movs	r0, #128	; 0x80
 8008896:	2101      	movs	r1, #1
 8008898:	f000 fc12 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 800889c:	2080      	movs	r0, #128	; 0x80
 800889e:	e006      	b.n	80088ae <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80088a0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80088a4:	2101      	movs	r1, #1
 80088a6:	f000 fc0b 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80088aa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80088ae:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 80088b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80088b4:	f000 bc04 	b.w	80090c0 <RCC_APB2PeriphResetCmd>
 80088b8:	bd08      	pop	{r3, pc}
 80088ba:	bf00      	nop
 80088bc:	40011400 	andmi	r1, r1, r0, lsl #8
 80088c0:	40011c00 	andmi	r1, r1, r0, lsl #24

080088c4 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 80088c4:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80088c6:	2001      	movs	r0, #1
 80088c8:	4601      	mov	r1, r0
 80088ca:	f000 fbf9 	bl	80090c0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 80088ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80088d2:	2001      	movs	r0, #1
 80088d4:	2100      	movs	r1, #0
 80088d6:	f000 bbf3 	b.w	80090c0 <RCC_APB2PeriphResetCmd>

080088da <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80088da:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80088dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80088de:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80088e0:	bf48      	it	mi
 80088e2:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80088e4:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80088e6:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80088ea:	bf48      	it	mi
 80088ec:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80088ee:	f011 0fff 	tst.w	r1, #255	; 0xff
 80088f2:	d01d      	beq.n	8008930 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 80088f4:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80088f6:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 80088f8:	2701      	movs	r7, #1
 80088fa:	4097      	lsls	r7, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80088fc:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 8008900:	42be      	cmp	r6, r7
 8008902:	d111      	bne.n	8008928 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8008904:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8008906:	f04f 0c0f 	mov.w	ip, #15
 800890a:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800890e:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8008912:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008916:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8008918:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800891c:	d101      	bne.n	8008922 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 800891e:	6146      	str	r6, [r0, #20]
 8008920:	e002      	b.n	8008928 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8008922:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8008924:	bf08      	it	eq
 8008926:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008928:	3201      	adds	r2, #1
 800892a:	2a08      	cmp	r2, #8
 800892c:	d1e4      	bne.n	80088f8 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800892e:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8008930:	29ff      	cmp	r1, #255	; 0xff
 8008932:	d91f      	bls.n	8008974 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8008934:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8008936:	2200      	movs	r2, #0
 8008938:	f102 0608 	add.w	r6, r2, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800893c:	2701      	movs	r7, #1
 800893e:	40b7      	lsls	r7, r6
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8008940:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 8008944:	42be      	cmp	r6, r7
 8008946:	d111      	bne.n	800896c <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8008948:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800894a:	f04f 0c0f 	mov.w	ip, #15
 800894e:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8008952:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8008956:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800895a:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800895c:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8008960:	d101      	bne.n	8008966 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8008962:	6146      	str	r6, [r0, #20]
 8008964:	e002      	b.n	800896c <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8008966:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8008968:	bf08      	it	eq
 800896a:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800896c:	3201      	adds	r2, #1
 800896e:	2a08      	cmp	r2, #8
 8008970:	d1e2      	bne.n	8008938 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8008972:	6044      	str	r4, [r0, #4]
 8008974:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008976 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8008976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800897a:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800897c:	2302      	movs	r3, #2
 800897e:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8008980:	2304      	movs	r3, #4
 8008982:	70c3      	strb	r3, [r0, #3]
 8008984:	4770      	bx	lr

08008986 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8008986:	6883      	ldr	r3, [r0, #8]
 8008988:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800898a:	bf0c      	ite	eq
 800898c:	2000      	moveq	r0, #0
 800898e:	2001      	movne	r0, #1
 8008990:	4770      	bx	lr

08008992 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8008992:	6880      	ldr	r0, [r0, #8]
}
 8008994:	b280      	uxth	r0, r0
 8008996:	4770      	bx	lr

08008998 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8008998:	68c3      	ldr	r3, [r0, #12]
 800899a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800899c:	bf0c      	ite	eq
 800899e:	2000      	moveq	r0, #0
 80089a0:	2001      	movne	r0, #1
 80089a2:	4770      	bx	lr

080089a4 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 80089a4:	68c0      	ldr	r0, [r0, #12]
}
 80089a6:	b280      	uxth	r0, r0
 80089a8:	4770      	bx	lr

080089aa <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80089aa:	6101      	str	r1, [r0, #16]
 80089ac:	4770      	bx	lr

080089ae <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80089ae:	6141      	str	r1, [r0, #20]
 80089b0:	4770      	bx	lr

080089b2 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80089b2:	b10a      	cbz	r2, 80089b8 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80089b4:	6101      	str	r1, [r0, #16]
 80089b6:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 80089b8:	6141      	str	r1, [r0, #20]
 80089ba:	4770      	bx	lr

080089bc <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80089bc:	60c1      	str	r1, [r0, #12]
 80089be:	4770      	bx	lr

080089c0 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80089c0:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80089c4:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80089c6:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80089c8:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80089ca:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80089cc:	6983      	ldr	r3, [r0, #24]
 80089ce:	4770      	bx	lr

080089d0 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80089d0:	4b05      	ldr	r3, [pc, #20]	; (80089e8 <GPIO_EventOutputConfig+0x18>)
 80089d2:	681a      	ldr	r2, [r3, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80089d4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80089d8:	0412      	lsls	r2, r2, #16
 80089da:	0c12      	lsrs	r2, r2, #16
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 80089dc:	4311      	orrs	r1, r2
  tmpreg |= GPIO_PinSource;
 80089de:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 80089e2:	6018      	str	r0, [r3, #0]
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	40010000 	andmi	r0, r1, r0

080089ec <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 80089ec:	4b01      	ldr	r3, [pc, #4]	; (80089f4 <GPIO_EventOutputCmd+0x8>)
 80089ee:	6018      	str	r0, [r3, #0]
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	4220001c 	eormi	r0, r0, #28

080089f8 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80089f8:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80089fa:	4a13      	ldr	r2, [pc, #76]	; (8008a48 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80089fc:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8008a00:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8008a04:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8008a06:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8008a08:	d106      	bne.n	8008a18 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008a0a:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8008a0c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8008a10:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8008a14:	6055      	str	r5, [r2, #4]
 8008a16:	e00f      	b.n	8008a38 <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8008a18:	02c2      	lsls	r2, r0, #11
 8008a1a:	d505      	bpl.n	8008a28 <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8008a1c:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8008a20:	2503      	movs	r5, #3
 8008a22:	fa05 f202 	lsl.w	r2, r5, r2
 8008a26:	e003      	b.n	8008a30 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008a28:	0d42      	lsrs	r2, r0, #21
 8008a2a:	0112      	lsls	r2, r2, #4
 8008a2c:	fa04 f202 	lsl.w	r2, r4, r2
 8008a30:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8008a34:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8008a38:	b119      	cbz	r1, 8008a42 <GPIO_PinRemapConfig+0x4a>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8008a3a:	0d40      	lsrs	r0, r0, #21
 8008a3c:	0100      	lsls	r0, r0, #4
 8008a3e:	4084      	lsls	r4, r0
 8008a40:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 8008a42:	4a01      	ldr	r2, [pc, #4]	; (8008a48 <GPIO_PinRemapConfig+0x50>)
 8008a44:	6053      	str	r3, [r2, #4]
 8008a46:	bd30      	pop	{r4, r5, pc}
 8008a48:	40010000 	andmi	r0, r1, r0

08008a4c <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8008a4c:	f001 0303 	and.w	r3, r1, #3
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	220f      	movs	r2, #15
 8008a54:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8008a56:	4098      	lsls	r0, r3
 8008a58:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8008a5c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8008a60:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8008a64:	b510      	push	{r4, lr}
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8008a66:	688c      	ldr	r4, [r1, #8]
 8008a68:	ea24 0202 	bic.w	r2, r4, r2
 8008a6c:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8008a6e:	688a      	ldr	r2, [r1, #8]
 8008a70:	4302      	orrs	r2, r0
 8008a72:	608a      	str	r2, [r1, #8]
 8008a74:	bd10      	pop	{r4, pc}
 8008a76:	bf00      	nop

08008a78 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8008a78:	4b0b      	ldr	r3, [pc, #44]	; (8008aa8 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8008a7a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8008a7e:	f04f 31ff 	mov.w	r1, #4294967295
 8008a82:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8008a86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8008a8a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8008a8e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8008a92:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8008a94:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8008a98:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8008a9a:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8008a9c:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8008a9e:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8008aa2:	d1f7      	bne.n	8008a94 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	e000e100 	and	lr, r0, r0, lsl #2

08008aac <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8008aac:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <NVIC_SCBDeInit+0x28>)
 8008aae:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8008ab2:	4909      	ldr	r1, [pc, #36]	; (8008ad8 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8008ab4:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8008aba:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8008abc:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8008abe:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8008ac0:	619a      	str	r2, [r3, #24]
 8008ac2:	61da      	str	r2, [r3, #28]
 8008ac4:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8008ac6:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8008ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8008acc:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8008ace:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8008ad0:	631a      	str	r2, [r3, #48]	; 0x30
 8008ad2:	4770      	bx	lr
 8008ad4:	e000ed00 	and	lr, r0, r0, lsl #26
 8008ad8:	05fa0000 	ldrbeq	r0, [sl, #0]!

08008adc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8008adc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8008ae0:	4b02      	ldr	r3, [pc, #8]	; (8008aec <NVIC_PriorityGroupConfig+0x10>)
 8008ae2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8008ae6:	60d8      	str	r0, [r3, #12]
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop
 8008aec:	e000ed00 	and	lr, r0, r0, lsl #26

08008af0 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8008af0:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8008af2:	b530      	push	{r4, r5, lr}
 8008af4:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8008af6:	b35a      	cbz	r2, 8008b50 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8008af8:	4a1b      	ldr	r2, [pc, #108]	; (8008b68 <NVIC_Init+0x78>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008afa:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8008afc:	68d2      	ldr	r2, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8008afe:	7885      	ldrb	r5, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8008b00:	43d2      	mvns	r2, r2
 8008b02:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8008b06:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008b0a:	fa04 f101 	lsl.w	r1, r4, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8008b0e:	240f      	movs	r4, #15
 8008b10:	40d4      	lsrs	r4, r2
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8008b12:	402c      	ands	r4, r5
 8008b14:	430c      	orrs	r4, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8008b16:	f003 0103 	and.w	r1, r3, #3
 8008b1a:	00c9      	lsls	r1, r1, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8008b1c:	0124      	lsls	r4, r4, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8008b1e:	22ff      	movs	r2, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8008b20:	408c      	lsls	r4, r1
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8008b22:	408a      	lsls	r2, r1
 8008b24:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8008b28:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8008b2c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8008b30:	f8d3 5300 	ldr.w	r5, [r3, #768]	; 0x300
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8008b34:	ea25 0102 	bic.w	r1, r5, r2
    tmppriority &= tmpmask;  
 8008b38:	4022      	ands	r2, r4
    tmpreg |= tmppriority;
 8008b3a:	430a      	orrs	r2, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8008b3c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8008b40:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8008b42:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8008b44:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8008b46:	f003 031f 	and.w	r3, r3, #31
 8008b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b4e:	e006      	b.n	8008b5e <NVIC_Init+0x6e>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8008b50:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8008b52:	2201      	movs	r2, #1
 8008b54:	f003 031f 	and.w	r3, r3, #31
 8008b58:	fa02 f303 	lsl.w	r3, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8008b5c:	3120      	adds	r1, #32
 8008b5e:	4a03      	ldr	r2, [pc, #12]	; (8008b6c <NVIC_Init+0x7c>)
 8008b60:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008b64:	bd30      	pop	{r4, r5, pc}
 8008b66:	bf00      	nop
 8008b68:	e000ed00 	and	lr, r0, r0, lsl #26
 8008b6c:	e000e100 	and	lr, r0, r0, lsl #2

08008b70 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8008b70:	2300      	movs	r3, #0
 8008b72:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8008b74:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8008b76:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8008b78:	70c3      	strb	r3, [r0, #3]
 8008b7a:	4770      	bx	lr

08008b7c <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8008b7c:	f001 ba3d 	b.w	8009ffa <__SETPRIMASK>

08008b80 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8008b80:	f001 ba3d 	b.w	8009ffe <__RESETPRIMASK>

08008b84 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8008b84:	f001 ba3d 	b.w	800a002 <__SETFAULTMASK>

08008b88 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8008b88:	f001 ba3d 	b.w	800a006 <__RESETFAULTMASK>

08008b8c <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8008b8c:	0100      	lsls	r0, r0, #4
 8008b8e:	f001 ba3c 	b.w	800a00a <__BASEPRICONFIG>

08008b92 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8008b92:	f001 ba3d 	b.w	800a010 <__GetBASEPRI>

08008b96 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8008b96:	4b02      	ldr	r3, [pc, #8]	; (8008ba0 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8008b98:	6858      	ldr	r0, [r3, #4]
}
 8008b9a:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8008b9e:	4770      	bx	lr
 8008ba0:	e000ed00 	and	lr, r0, r0, lsl #26

08008ba4 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8008ba4:	f000 031f 	and.w	r3, r0, #31
 8008ba8:	2201      	movs	r2, #1
 8008baa:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8008bae:	0940      	lsrs	r0, r0, #5
 8008bb0:	4a04      	ldr	r2, [pc, #16]	; (8008bc4 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8008bb2:	3040      	adds	r0, #64	; 0x40
 8008bb4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8008bb8:	4018      	ands	r0, r3
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8008bba:	1ac3      	subs	r3, r0, r3
 8008bbc:	4258      	negs	r0, r3
 8008bbe:	4158      	adcs	r0, r3
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop
 8008bc4:	e000e100 	and	lr, r0, r0, lsl #2

08008bc8 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8008bc8:	4b01      	ldr	r3, [pc, #4]	; (8008bd0 <NVIC_SetIRQChannelPendingBit+0x8>)
 8008bca:	6018      	str	r0, [r3, #0]
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	e000ef00 	and	lr, r0, r0, lsl #30

08008bd4 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8008bd4:	0942      	lsrs	r2, r0, #5
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	f000 001f 	and.w	r0, r0, #31
 8008bdc:	fa03 f000 	lsl.w	r0, r3, r0
 8008be0:	4b02      	ldr	r3, [pc, #8]	; (8008bec <NVIC_ClearIRQChannelPendingBit+0x18>)
 8008be2:	3260      	adds	r2, #96	; 0x60
 8008be4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	e000e100 	and	lr, r0, r0, lsl #2

08008bf0 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8008bf0:	4b02      	ldr	r3, [pc, #8]	; (8008bfc <NVIC_GetCurrentActiveHandler+0xc>)
 8008bf2:	6858      	ldr	r0, [r3, #4]
}
 8008bf4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	e000ed00 	and	lr, r0, r0, lsl #26

08008c00 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8008c00:	f000 031f 	and.w	r3, r0, #31
 8008c04:	2201      	movs	r2, #1
 8008c06:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8008c0a:	0940      	lsrs	r0, r0, #5
 8008c0c:	4a04      	ldr	r2, [pc, #16]	; (8008c20 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8008c0e:	3080      	adds	r0, #128	; 0x80
 8008c10:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8008c14:	4018      	ands	r0, r3
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8008c16:	1ac3      	subs	r3, r0, r3
 8008c18:	4258      	negs	r0, r3
 8008c1a:	4158      	adcs	r0, r3
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop
 8008c20:	e000e100 	and	lr, r0, r0, lsl #2

08008c24 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8008c24:	4b01      	ldr	r3, [pc, #4]	; (8008c2c <NVIC_GetCPUID+0x8>)
 8008c26:	6818      	ldr	r0, [r3, #0]
}
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	e000ed00 	and	lr, r0, r0, lsl #26

08008c30 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8008c30:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8008c34:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8008c38:	4b01      	ldr	r3, [pc, #4]	; (8008c40 <NVIC_SetVectorTable+0x10>)
 8008c3a:	4308      	orrs	r0, r1
 8008c3c:	6098      	str	r0, [r3, #8]
 8008c3e:	4770      	bx	lr
 8008c40:	e000ed00 	and	lr, r0, r0, lsl #26

08008c44 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8008c44:	4a01      	ldr	r2, [pc, #4]	; (8008c4c <NVIC_GenerateSystemReset+0x8>)
 8008c46:	4b02      	ldr	r3, [pc, #8]	; (8008c50 <NVIC_GenerateSystemReset+0xc>)
 8008c48:	60da      	str	r2, [r3, #12]
 8008c4a:	4770      	bx	lr
 8008c4c:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8008c50:	e000ed00 	and	lr, r0, r0, lsl #26

08008c54 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8008c54:	4a01      	ldr	r2, [pc, #4]	; (8008c5c <NVIC_GenerateCoreReset+0x8>)
 8008c56:	4b02      	ldr	r3, [pc, #8]	; (8008c60 <NVIC_GenerateCoreReset+0xc>)
 8008c58:	60da      	str	r2, [r3, #12]
 8008c5a:	4770      	bx	lr
 8008c5c:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8008c60:	e000ed00 	and	lr, r0, r0, lsl #26

08008c64 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8008c64:	4b04      	ldr	r3, [pc, #16]	; (8008c78 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8008c66:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8008c68:	b109      	cbz	r1, 8008c6e <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8008c6a:	4310      	orrs	r0, r2
 8008c6c:	e001      	b.n	8008c72 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8008c6e:	ea22 0000 	bic.w	r0, r2, r0
 8008c72:	6118      	str	r0, [r3, #16]
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	e000ed00 	and	lr, r0, r0, lsl #26

08008c7c <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	f000 001f 	and.w	r0, r0, #31
 8008c82:	fa03 f000 	lsl.w	r0, r3, r0
 8008c86:	4b04      	ldr	r3, [pc, #16]	; (8008c98 <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
  {
    SCB->SHCSR |= tmpreg;
 8008c88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);

  if (NewState != DISABLE)
 8008c8a:	b109      	cbz	r1, 8008c90 <NVIC_SystemHandlerConfig+0x14>
  {
    SCB->SHCSR |= tmpreg;
 8008c8c:	4310      	orrs	r0, r2
 8008c8e:	e001      	b.n	8008c94 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8008c90:	ea22 0000 	bic.w	r0, r2, r0
 8008c94:	6258      	str	r0, [r3, #36]	; 0x24
 8008c96:	4770      	bx	lr
 8008c98:	e000ed00 	and	lr, r0, r0, lsl #26

08008c9c <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8008c9c:	4b11      	ldr	r3, [pc, #68]	; (8008ce4 <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8008c9e:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8008ca0:	68db      	ldr	r3, [r3, #12]
 8008ca2:	43db      	mvns	r3, r3
 8008ca4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 8008ca8:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8008cac:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8008cae:	24ff      	movs	r4, #255	; 0xff
 8008cb0:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8008cb4:	401a      	ands	r2, r3
 8008cb6:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 8008cb8:	f3c0 2201 	ubfx	r2, r0, #8, #2
  tmppriority = tmppriority << (tmp2 * 0x08);
 8008cbc:	00d2      	lsls	r2, r2, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8008cbe:	4094      	lsls	r4, r2
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8008cc0:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8008cc2:	fa01 f202 	lsl.w	r2, r1, r2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8008cc6:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8008cca:	0080      	lsls	r0, r0, #2
 8008ccc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8008cd0:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8008cd4:	6983      	ldr	r3, [r0, #24]
 8008cd6:	ea23 0404 	bic.w	r4, r3, r4
 8008cda:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 8008cdc:	6985      	ldr	r5, [r0, #24]
 8008cde:	432a      	orrs	r2, r5
 8008ce0:	6182      	str	r2, [r0, #24]
 8008ce2:	bd30      	pop	{r4, r5, pc}
 8008ce4:	e000ed00 	and	lr, r0, r0, lsl #26

08008ce8 <NVIC_GetSystemHandlerPendingBitStatus>:

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 8008ce8:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8008cec:	2301      	movs	r3, #1
 8008cee:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8008cf0:	4a03      	ldr	r2, [pc, #12]	; (8008d00 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)
 8008cf2:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8008cf4:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8008cf6:	1ac3      	subs	r3, r0, r3
 8008cf8:	4258      	negs	r0, r3
 8008cfa:	4158      	adcs	r0, r3
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	e000ed00 	and	lr, r0, r0, lsl #26

08008d04 <NVIC_SetSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8008d04:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8008d08:	2101      	movs	r1, #1
 8008d0a:	fa01 f000 	lsl.w	r0, r1, r0
 8008d0e:	4b02      	ldr	r3, [pc, #8]	; (8008d18 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	4302      	orrs	r2, r0
 8008d14:	605a      	str	r2, [r3, #4]
 8008d16:	4770      	bx	lr
 8008d18:	e000ed00 	and	lr, r0, r0, lsl #26

08008d1c <NVIC_ClearSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8008d1c:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8008d20:	1e41      	subs	r1, r0, #1
 8008d22:	2001      	movs	r0, #1
 8008d24:	fa00 f101 	lsl.w	r1, r0, r1
 8008d28:	4b02      	ldr	r3, [pc, #8]	; (8008d34 <NVIC_ClearSystemHandlerPendingBit+0x18>)
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	430a      	orrs	r2, r1
 8008d2e:	605a      	str	r2, [r3, #4]
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	e000ed00 	and	lr, r0, r0, lsl #26

08008d38 <NVIC_GetSystemHandlerActiveBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 8008d38:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8008d40:	4a03      	ldr	r2, [pc, #12]	; (8008d50 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
 8008d42:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8008d44:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8008d46:	1ac3      	subs	r3, r0, r3
 8008d48:	4258      	negs	r0, r3
 8008d4a:	4158      	adcs	r0, r3
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	e000ed00 	and	lr, r0, r0, lsl #26

08008d54 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8008d54:	f3c0 4281 	ubfx	r2, r0, #18, #2
 8008d58:	4b09      	ldr	r3, [pc, #36]	; (8008d80 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8008d5a:	b90a      	cbnz	r2, 8008d60 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 8008d5c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008d5e:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8008d60:	2a01      	cmp	r2, #1
 8008d62:	d10a      	bne.n	8008d7a <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8008d64:	f3c0 5201 	ubfx	r2, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8008d68:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008d6a:	00d3      	lsls	r3, r2, #3
 8008d6c:	40d8      	lsrs	r0, r3
    if (tmppos != 0x02)
 8008d6e:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8008d70:	bf14      	ite	ne
 8008d72:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 8008d76:	b2c0      	uxtbeq	r0, r0
 8008d78:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8008d7a:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	e000ed00 	and	lr, r0, r0, lsl #26

08008d84 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 8008d84:	4b03      	ldr	r3, [pc, #12]	; (8008d94 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8008d86:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8008d8a:	bf0c      	ite	eq
 8008d8c:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8008d8e:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	e000ed00 	and	lr, r0, r0, lsl #26

08008d98 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8008d98:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8008d9a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008d9e:	2101      	movs	r1, #1
 8008da0:	f000 f99a 	bl	80090d8 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8008da4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8008da8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008dac:	2100      	movs	r1, #0
 8008dae:	f000 b993 	b.w	80090d8 <RCC_APB1PeriphResetCmd>

08008db2 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8008db2:	4b01      	ldr	r3, [pc, #4]	; (8008db8 <PWR_BackupAccessCmd+0x6>)
 8008db4:	6018      	str	r0, [r3, #0]
 8008db6:	4770      	bx	lr
 8008db8:	420e0020 	andmi	r0, lr, #32

08008dbc <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8008dbc:	4b01      	ldr	r3, [pc, #4]	; (8008dc4 <PWR_PVDCmd+0x8>)
 8008dbe:	6018      	str	r0, [r3, #0]
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	420e0010 	andmi	r0, lr, #16

08008dc8 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8008dc8:	4b03      	ldr	r3, [pc, #12]	; (8008dd8 <PWR_PVDLevelConfig+0x10>)
 8008dca:	681a      	ldr	r2, [r3, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8008dcc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8008dd0:	4310      	orrs	r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 8008dd2:	6018      	str	r0, [r3, #0]
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop
 8008dd8:	40007000 	andmi	r7, r0, r0

08008ddc <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8008ddc:	4b01      	ldr	r3, [pc, #4]	; (8008de4 <PWR_WakeUpPinCmd+0x8>)
 8008dde:	6018      	str	r0, [r3, #0]
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08008de8 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8008de8:	4b08      	ldr	r3, [pc, #32]	; (8008e0c <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8008dea:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8008dec:	681a      	ldr	r2, [r3, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8008dee:	f022 0203 	bic.w	r2, r2, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8008df2:	ea40 0002 	orr.w	r0, r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 8008df6:	6018      	str	r0, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8008df8:	4b05      	ldr	r3, [pc, #20]	; (8008e10 <PWR_EnterSTOPMode+0x28>)
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	f042 0204 	orr.w	r2, r2, #4
 8008e00:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8008e02:	d101      	bne.n	8008e08 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8008e04:	f001 b8d4 	b.w	8009fb0 <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8008e08:	f001 b8d4 	b.w	8009fb4 <__WFE>
 8008e0c:	40007000 	andmi	r7, r0, r0
 8008e10:	e000ed10 	and	lr, r0, r0, lsl sp

08008e14 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8008e14:	4b07      	ldr	r3, [pc, #28]	; (8008e34 <PWR_EnterSTANDBYMode+0x20>)
 8008e16:	681a      	ldr	r2, [r3, #0]
 8008e18:	f042 0204 	orr.w	r2, r2, #4
 8008e1c:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	f042 0202 	orr.w	r2, r2, #2
 8008e24:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8008e26:	4b04      	ldr	r3, [pc, #16]	; (8008e38 <PWR_EnterSTANDBYMode+0x24>)
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	f042 0204 	orr.w	r2, r2, #4
 8008e2e:	601a      	str	r2, [r3, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8008e30:	f001 b8be 	b.w	8009fb0 <__WFI>
 8008e34:	40007000 	andmi	r7, r0, r0
 8008e38:	e000ed10 	and	lr, r0, r0, lsl sp

08008e3c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8008e3c:	4b03      	ldr	r3, [pc, #12]	; (8008e4c <PWR_GetFlagStatus+0x10>)
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8008e42:	bf0c      	ite	eq
 8008e44:	2000      	moveq	r0, #0
 8008e46:	2001      	movne	r0, #1
 8008e48:	4770      	bx	lr
 8008e4a:	bf00      	nop
 8008e4c:	40007000 	andmi	r7, r0, r0

08008e50 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8008e50:	4b02      	ldr	r3, [pc, #8]	; (8008e5c <PWR_ClearFlag+0xc>)
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 8008e58:	6018      	str	r0, [r3, #0]
 8008e5a:	4770      	bx	lr
 8008e5c:	40007000 	andmi	r7, r0, r0

08008e60 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8008e60:	4b0c      	ldr	r3, [pc, #48]	; (8008e94 <RCC_DeInit+0x34>)
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	f042 0201 	orr.w	r2, r2, #1
 8008e68:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8008e6a:	6859      	ldr	r1, [r3, #4]
 8008e6c:	4a0a      	ldr	r2, [pc, #40]	; (8008e98 <RCC_DeInit+0x38>)
 8008e6e:	400a      	ands	r2, r1
 8008e70:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8008e78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e7c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e84:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8008e86:	685a      	ldr	r2, [r3, #4]
 8008e88:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8008e8c:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008e8e:	2200      	movs	r2, #0
 8008e90:	609a      	str	r2, [r3, #8]
 8008e92:	4770      	bx	lr
 8008e94:	40021000 	andmi	r1, r2, r0
 8008e98:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08008e9c <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8008e9c:	4b0c      	ldr	r3, [pc, #48]	; (8008ed0 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8008e9e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008ea8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008eb0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8008eb2:	d003      	beq.n	8008ebc <RCC_HSEConfig+0x20>
 8008eb4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8008eb8:	d004      	beq.n	8008ec4 <RCC_HSEConfig+0x28>
 8008eba:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8008ebc:	681a      	ldr	r2, [r3, #0]
 8008ebe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008ec2:	e002      	b.n	8008eca <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8008eca:	601a      	str	r2, [r3, #0]
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	40021000 	andmi	r1, r2, r0

08008ed4 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8008ed4:	4b03      	ldr	r3, [pc, #12]	; (8008ee4 <RCC_AdjustHSICalibrationValue+0x10>)
 8008ed6:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8008ed8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8008edc:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8008ee0:	6018      	str	r0, [r3, #0]
 8008ee2:	4770      	bx	lr
 8008ee4:	40021000 	andmi	r1, r2, r0

08008ee8 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8008ee8:	4b01      	ldr	r3, [pc, #4]	; (8008ef0 <RCC_HSICmd+0x8>)
 8008eea:	6018      	str	r0, [r3, #0]
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	42420000 	submi	r0, r2, #0

08008ef4 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8008ef4:	4b03      	ldr	r3, [pc, #12]	; (8008f04 <RCC_PLLConfig+0x10>)
 8008ef6:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8008ef8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8008efc:	4311      	orrs	r1, r2
 8008efe:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f00:	6058      	str	r0, [r3, #4]
 8008f02:	4770      	bx	lr
 8008f04:	40021000 	andmi	r1, r2, r0

08008f08 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8008f08:	4b01      	ldr	r3, [pc, #4]	; (8008f10 <RCC_PLLCmd+0x8>)
 8008f0a:	6018      	str	r0, [r3, #0]
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	42420060 	submi	r0, r2, #96	; 0x60

08008f14 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8008f14:	4b03      	ldr	r3, [pc, #12]	; (8008f24 <RCC_SYSCLKConfig+0x10>)
 8008f16:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8008f18:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8008f1c:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f1e:	6058      	str	r0, [r3, #4]
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	40021000 	andmi	r1, r2, r0

08008f28 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8008f28:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <RCC_GetSYSCLKSource+0xc>)
 8008f2a:	6858      	ldr	r0, [r3, #4]
}
 8008f2c:	f000 000c 	and.w	r0, r0, #12
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	40021000 	andmi	r1, r2, r0

08008f38 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8008f38:	4b03      	ldr	r3, [pc, #12]	; (8008f48 <RCC_HCLKConfig+0x10>)
 8008f3a:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8008f3c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8008f40:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f42:	6058      	str	r0, [r3, #4]
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	40021000 	andmi	r1, r2, r0

08008f4c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8008f4c:	4b03      	ldr	r3, [pc, #12]	; (8008f5c <RCC_PCLK1Config+0x10>)
 8008f4e:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8008f50:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8008f54:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f56:	6058      	str	r0, [r3, #4]
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	40021000 	andmi	r1, r2, r0

08008f60 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8008f60:	4b03      	ldr	r3, [pc, #12]	; (8008f70 <RCC_PCLK2Config+0x10>)
 8008f62:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8008f64:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8008f68:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f6c:	6058      	str	r0, [r3, #4]
 8008f6e:	4770      	bx	lr
 8008f70:	40021000 	andmi	r1, r2, r0

08008f74 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 8008f74:	4b04      	ldr	r3, [pc, #16]	; (8008f88 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8008f76:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008f78:	b109      	cbz	r1, 8008f7e <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8008f7a:	4310      	orrs	r0, r2
 8008f7c:	e001      	b.n	8008f82 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8008f7e:	ea22 0000 	bic.w	r0, r2, r0
 8008f82:	7018      	strb	r0, [r3, #0]
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	40021009 	andmi	r1, r2, r9

08008f8c <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8008f8c:	4b01      	ldr	r3, [pc, #4]	; (8008f94 <RCC_USBCLKConfig+0x8>)
 8008f8e:	6018      	str	r0, [r3, #0]
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	424200d8 	submi	r0, r2, #216	; 0xd8

08008f98 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8008f98:	4b03      	ldr	r3, [pc, #12]	; (8008fa8 <RCC_ADCCLKConfig+0x10>)
 8008f9a:	685a      	ldr	r2, [r3, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8008f9c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8008fa0:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008fa2:	6058      	str	r0, [r3, #4]
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop
 8008fa8:	40021000 	andmi	r1, r2, r0

08008fac <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8008fac:	4b06      	ldr	r3, [pc, #24]	; (8008fc8 <RCC_LSEConfig+0x1c>)
 8008fae:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8008fb0:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8008fb2:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8008fb4:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8008fb6:	d002      	beq.n	8008fbe <RCC_LSEConfig+0x12>
 8008fb8:	2804      	cmp	r0, #4
 8008fba:	d002      	beq.n	8008fc2 <RCC_LSEConfig+0x16>
 8008fbc:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8008fbe:	7018      	strb	r0, [r3, #0]
      break;
 8008fc0:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8008fc2:	2205      	movs	r2, #5
 8008fc4:	701a      	strb	r2, [r3, #0]
 8008fc6:	4770      	bx	lr
 8008fc8:	40021020 	andmi	r1, r2, r0, lsr #32

08008fcc <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8008fcc:	4b01      	ldr	r3, [pc, #4]	; (8008fd4 <RCC_LSICmd+0x8>)
 8008fce:	6018      	str	r0, [r3, #0]
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08008fd8 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8008fd8:	4b02      	ldr	r3, [pc, #8]	; (8008fe4 <RCC_RTCCLKConfig+0xc>)
 8008fda:	6a1a      	ldr	r2, [r3, #32]
 8008fdc:	4310      	orrs	r0, r2
 8008fde:	6218      	str	r0, [r3, #32]
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	40021000 	andmi	r1, r2, r0

08008fe8 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8008fe8:	4b01      	ldr	r3, [pc, #4]	; (8008ff0 <RCC_RTCCLKCmd+0x8>)
 8008fea:	6018      	str	r0, [r3, #0]
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08008ff4 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8008ff4:	4b1c      	ldr	r3, [pc, #112]	; (8009068 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8008ff6:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8008ff8:	685a      	ldr	r2, [r3, #4]
 8008ffa:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 8008ffe:	2a04      	cmp	r2, #4
 8009000:	d001      	beq.n	8009006 <RCC_GetClocksFreq+0x12>
 8009002:	2a08      	cmp	r2, #8
 8009004:	d001      	beq.n	800900a <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8009006:	4a19      	ldr	r2, [pc, #100]	; (800906c <RCC_GetClocksFreq+0x78>)
 8009008:	e00e      	b.n	8009028 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800900a:	685a      	ldr	r2, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800900c:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800900e:	f3c2 4283 	ubfx	r2, r2, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8009012:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8009014:	f102 0202 	add.w	r2, r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8009018:	d502      	bpl.n	8009020 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800901a:	6859      	ldr	r1, [r3, #4]
 800901c:	0389      	lsls	r1, r1, #14
 800901e:	d501      	bpl.n	8009024 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8009020:	4913      	ldr	r1, [pc, #76]	; (8009070 <RCC_GetClocksFreq+0x7c>)
 8009022:	e000      	b.n	8009026 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8009024:	4911      	ldr	r1, [pc, #68]	; (800906c <RCC_GetClocksFreq+0x78>)
 8009026:	434a      	muls	r2, r1
 8009028:	6002      	str	r2, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800902a:	6859      	ldr	r1, [r3, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800902c:	4a11      	ldr	r2, [pc, #68]	; (8009074 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 800902e:	f3c1 1103 	ubfx	r1, r1, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8009032:	5c54      	ldrb	r4, [r2, r1]
 8009034:	6801      	ldr	r1, [r0, #0]
 8009036:	40e1      	lsrs	r1, r4
 8009038:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800903a:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 8;
 800903c:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8009040:	5d14      	ldrb	r4, [r2, r4]
 8009042:	fa21 f404 	lsr.w	r4, r1, r4
 8009046:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8009048:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 11;
 800904a:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800904e:	5d14      	ldrb	r4, [r2, r4]
 8009050:	40e1      	lsrs	r1, r4
 8009052:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8009054:	685b      	ldr	r3, [r3, #4]
  tmp = tmp >> 14;
 8009056:	f3c3 3381 	ubfx	r3, r3, #14, #2
  presc = ADCPrescTable[tmp];
 800905a:	441a      	add	r2, r3
 800905c:	7c13      	ldrb	r3, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800905e:	fbb1 f1f3 	udiv	r1, r1, r3
 8009062:	6101      	str	r1, [r0, #16]
 8009064:	bd10      	pop	{r4, pc}
 8009066:	bf00      	nop
 8009068:	40021000 	andmi	r1, r2, r0
 800906c:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8009070:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8009074:	0800cc06 	stmdaeq	r0, {r1, r2, sl, fp, lr, pc}

08009078 <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 8009078:	4b04      	ldr	r3, [pc, #16]	; (800908c <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800907a:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800907c:	b109      	cbz	r1, 8009082 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800907e:	4310      	orrs	r0, r2
 8009080:	e001      	b.n	8009086 <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8009082:	ea22 0000 	bic.w	r0, r2, r0
 8009086:	6158      	str	r0, [r3, #20]
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop
 800908c:	40021000 	andmi	r1, r2, r0

08009090 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8009090:	4b04      	ldr	r3, [pc, #16]	; (80090a4 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8009092:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009094:	b109      	cbz	r1, 800909a <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8009096:	4310      	orrs	r0, r2
 8009098:	e001      	b.n	800909e <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800909a:	ea22 0000 	bic.w	r0, r2, r0
 800909e:	6198      	str	r0, [r3, #24]
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	40021000 	andmi	r1, r2, r0

080090a8 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80090a8:	4b04      	ldr	r3, [pc, #16]	; (80090bc <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80090aa:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80090ac:	b109      	cbz	r1, 80090b2 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80090ae:	4310      	orrs	r0, r2
 80090b0:	e001      	b.n	80090b6 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80090b2:	ea22 0000 	bic.w	r0, r2, r0
 80090b6:	61d8      	str	r0, [r3, #28]
 80090b8:	4770      	bx	lr
 80090ba:	bf00      	nop
 80090bc:	40021000 	andmi	r1, r2, r0

080090c0 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80090c0:	4b04      	ldr	r3, [pc, #16]	; (80090d4 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80090c2:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80090c4:	b109      	cbz	r1, 80090ca <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80090c6:	4310      	orrs	r0, r2
 80090c8:	e001      	b.n	80090ce <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80090ca:	ea22 0000 	bic.w	r0, r2, r0
 80090ce:	60d8      	str	r0, [r3, #12]
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	40021000 	andmi	r1, r2, r0

080090d8 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80090d8:	4b04      	ldr	r3, [pc, #16]	; (80090ec <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80090da:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80090dc:	b109      	cbz	r1, 80090e2 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80090de:	4310      	orrs	r0, r2
 80090e0:	e001      	b.n	80090e6 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80090e2:	ea22 0000 	bic.w	r0, r2, r0
 80090e6:	6118      	str	r0, [r3, #16]
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	40021000 	andmi	r1, r2, r0

080090f0 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 80090f0:	4b01      	ldr	r3, [pc, #4]	; (80090f8 <RCC_BackupResetCmd+0x8>)
 80090f2:	6018      	str	r0, [r3, #0]
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

080090fc <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 80090fc:	4b01      	ldr	r3, [pc, #4]	; (8009104 <RCC_ClockSecuritySystemCmd+0x8>)
 80090fe:	6018      	str	r0, [r3, #0]
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	4242004c 	submi	r0, r2, #76	; 0x4c

08009108 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8009108:	4b01      	ldr	r3, [pc, #4]	; (8009110 <RCC_MCOConfig+0x8>)
 800910a:	7018      	strb	r0, [r3, #0]
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	40021007 	andmi	r1, r2, r7

08009114 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8009114:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8009116:	2b01      	cmp	r3, #1
 8009118:	4a07      	ldr	r2, [pc, #28]	; (8009138 <RCC_GetFlagStatus+0x24>)
 800911a:	d101      	bne.n	8009120 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 800911c:	6813      	ldr	r3, [r2, #0]
 800911e:	e003      	b.n	8009128 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8009120:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8009122:	bf0c      	ite	eq
 8009124:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8009126:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8009128:	f000 001f 	and.w	r0, r0, #31
 800912c:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8009130:	f000 0001 	and.w	r0, r0, #1
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	40021000 	andmi	r1, r2, r0

0800913c <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800913c:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 800913e:	2300      	movs	r3, #0
 8009140:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8009142:	2031      	movs	r0, #49	; 0x31
 8009144:	f7ff ffe6 	bl	8009114 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8009148:	9b01      	ldr	r3, [sp, #4]
 800914a:	3301      	adds	r3, #1
 800914c:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800914e:	b918      	cbnz	r0, 8009158 <RCC_WaitForHSEStartUp+0x1c>
 8009150:	9b01      	ldr	r3, [sp, #4]
 8009152:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8009156:	d1f4      	bne.n	8009142 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8009158:	2031      	movs	r0, #49	; 0x31
 800915a:	f7ff ffdb 	bl	8009114 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 800915e:	3000      	adds	r0, #0
 8009160:	bf18      	it	ne
 8009162:	2001      	movne	r0, #1
 8009164:	b003      	add	sp, #12
 8009166:	f85d fb04 	ldr.w	pc, [sp], #4

0800916a <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 800916a:	4b03      	ldr	r3, [pc, #12]	; (8009178 <RCC_ClearFlag+0xe>)
 800916c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800916e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009172:	625a      	str	r2, [r3, #36]	; 0x24
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	40021000 	andmi	r1, r2, r0

0800917c <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 800917c:	4b03      	ldr	r3, [pc, #12]	; (800918c <RCC_GetITStatus+0x10>)
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8009182:	bf0c      	ite	eq
 8009184:	2000      	moveq	r0, #0
 8009186:	2001      	movne	r0, #1
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	40021000 	andmi	r1, r2, r0

08009190 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8009190:	4b01      	ldr	r3, [pc, #4]	; (8009198 <RCC_ClearITPendingBit+0x8>)
 8009192:	7018      	strb	r0, [r3, #0]
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	4002100a 	andmi	r1, r2, sl

0800919c <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 800919c:	4b04      	ldr	r3, [pc, #16]	; (80091b0 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800919e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	bf0c      	ite	eq
 80091a4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80091a8:	f022 0204 	bicne.w	r2, r2, #4
 80091ac:	601a      	str	r2, [r3, #0]
 80091ae:	4770      	bx	lr
 80091b0:	e000e010 	and	lr, r0, r0, lsl r0

080091b4 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80091b4:	4b01      	ldr	r3, [pc, #4]	; (80091bc <SysTick_SetReload+0x8>)
 80091b6:	6058      	str	r0, [r3, #4]
 80091b8:	4770      	bx	lr
 80091ba:	bf00      	nop
 80091bc:	e000e010 	and	lr, r0, r0, lsl r0

080091c0 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80091c0:	2801      	cmp	r0, #1
 80091c2:	4b08      	ldr	r3, [pc, #32]	; (80091e4 <SysTick_CounterCmd+0x24>)
 80091c4:	d103      	bne.n	80091ce <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	f042 0201 	orr.w	r2, r2, #1
 80091cc:	e004      	b.n	80091d8 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80091ce:	3002      	adds	r0, #2
 80091d0:	d104      	bne.n	80091dc <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	f022 0201 	bic.w	r2, r2, #1
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80091dc:	2200      	movs	r2, #0
 80091de:	609a      	str	r2, [r3, #8]
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	e000e010 	and	lr, r0, r0, lsl r0

080091e8 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80091e8:	4b04      	ldr	r3, [pc, #16]	; (80091fc <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80091ea:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80091ec:	b110      	cbz	r0, 80091f4 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80091ee:	f042 0202 	orr.w	r2, r2, #2
 80091f2:	e001      	b.n	80091f8 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80091f4:	f022 0202 	bic.w	r2, r2, #2
 80091f8:	601a      	str	r2, [r3, #0]
 80091fa:	4770      	bx	lr
 80091fc:	e000e010 	and	lr, r0, r0, lsl r0

08009200 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8009200:	4b01      	ldr	r3, [pc, #4]	; (8009208 <SysTick_GetCounter+0x8>)
 8009202:	6898      	ldr	r0, [r3, #8]
}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	e000e010 	and	lr, r0, r0, lsl r0

0800920c <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800920c:	08c3      	lsrs	r3, r0, #3
 800920e:	2b02      	cmp	r3, #2
 8009210:	4b04      	ldr	r3, [pc, #16]	; (8009224 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 8009212:	bf0c      	ite	eq
 8009214:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8009216:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8009218:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800921c:	f000 0001 	and.w	r0, r0, #1
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	e000e010 	and	lr, r0, r0, lsl r0

08009228 <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 8009228:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800922a:	8c04      	ldrh	r4, [r0, #32]
 800922c:	f024 0401 	bic.w	r4, r4, #1
 8009230:	0424      	lsls	r4, r4, #16
 8009232:	0c24      	lsrs	r4, r4, #16
 8009234:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8009236:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8009238:	8c04      	ldrh	r4, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 800923a:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800923c:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8009240:	b2a4      	uxth	r4, r4

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8009242:	432a      	orrs	r2, r5

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8009244:	f024 0402 	bic.w	r4, r4, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8009248:	ea42 1303 	orr.w	r3, r2, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800924c:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8009250:	b29d      	uxth	r5, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8009252:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009254:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8009256:	8401      	strh	r1, [r0, #32]
 8009258:	bd30      	pop	{r4, r5, pc}

0800925a <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 800925a:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800925c:	8c04      	ldrh	r4, [r0, #32]
 800925e:	f024 0410 	bic.w	r4, r4, #16
 8009262:	0424      	lsls	r4, r4, #16
 8009264:	0c24      	lsrs	r4, r4, #16
 8009266:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8009268:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 800926a:	8c04      	ldrh	r4, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800926c:	f425 7540 	bic.w	r5, r5, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8009270:	b2a4      	uxth	r4, r4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8009272:	052d      	lsls	r5, r5, #20
 8009274:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 8009276:	f024 0420 	bic.w	r4, r4, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 800927a:	f044 0410 	orr.w	r4, r4, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800927e:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8009282:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8009286:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800928a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800928c:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800928e:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8009290:	8404      	strh	r4, [r0, #32]
 8009292:	bd30      	pop	{r4, r5, pc}

08009294 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8009294:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8009296:	4b2e      	ldr	r3, [pc, #184]	; (8009350 <TIM_DeInit+0xbc>)
 8009298:	4298      	cmp	r0, r3
 800929a:	d03a      	beq.n	8009312 <TIM_DeInit+0x7e>
 800929c:	d810      	bhi.n	80092c0 <TIM_DeInit+0x2c>
 800929e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80092a2:	4298      	cmp	r0, r3
 80092a4:	d025      	beq.n	80092f2 <TIM_DeInit+0x5e>
 80092a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092aa:	4298      	cmp	r0, r3
 80092ac:	d02b      	beq.n	8009306 <TIM_DeInit+0x72>
 80092ae:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80092b2:	d14c      	bne.n	800934e <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80092b4:	2001      	movs	r0, #1
 80092b6:	4601      	mov	r1, r0
 80092b8:	f7ff ff0e 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80092bc:	2001      	movs	r0, #1
 80092be:	e01d      	b.n	80092fc <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 80092c0:	4b24      	ldr	r3, [pc, #144]	; (8009354 <TIM_DeInit+0xc0>)
 80092c2:	4298      	cmp	r0, r3
 80092c4:	d031      	beq.n	800932a <TIM_DeInit+0x96>
 80092c6:	d804      	bhi.n	80092d2 <TIM_DeInit+0x3e>
 80092c8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80092cc:	4298      	cmp	r0, r3
 80092ce:	d026      	beq.n	800931e <TIM_DeInit+0x8a>
 80092d0:	bd08      	pop	{r3, pc}
 80092d2:	4b21      	ldr	r3, [pc, #132]	; (8009358 <TIM_DeInit+0xc4>)
 80092d4:	4298      	cmp	r0, r3
 80092d6:	d004      	beq.n	80092e2 <TIM_DeInit+0x4e>
 80092d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092dc:	4298      	cmp	r0, r3
 80092de:	d02a      	beq.n	8009336 <TIM_DeInit+0xa2>
 80092e0:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80092e2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80092e6:	2101      	movs	r1, #1
 80092e8:	f7ff feea 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80092ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80092f0:	e028      	b.n	8009344 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80092f2:	2002      	movs	r0, #2
 80092f4:	2101      	movs	r1, #1
 80092f6:	f7ff feef 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80092fa:	2002      	movs	r0, #2
 80092fc:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 80092fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8009302:	f7ff bee9 	b.w	80090d8 <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8009306:	2004      	movs	r0, #4
 8009308:	2101      	movs	r1, #1
 800930a:	f7ff fee5 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800930e:	2004      	movs	r0, #4
 8009310:	e7f4      	b.n	80092fc <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8009312:	2008      	movs	r0, #8
 8009314:	2101      	movs	r1, #1
 8009316:	f7ff fedf 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800931a:	2008      	movs	r0, #8
 800931c:	e7ee      	b.n	80092fc <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800931e:	2010      	movs	r0, #16
 8009320:	2101      	movs	r1, #1
 8009322:	f7ff fed9 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8009326:	2010      	movs	r0, #16
 8009328:	e7e8      	b.n	80092fc <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800932a:	2020      	movs	r0, #32
 800932c:	2101      	movs	r1, #1
 800932e:	f7ff fed3 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8009332:	2020      	movs	r0, #32
 8009334:	e7e2      	b.n	80092fc <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8009336:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800933a:	2101      	movs	r1, #1
 800933c:	f7ff fec0 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8009340:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009344:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8009346:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800934a:	f7ff beb9 	b.w	80090c0 <RCC_APB2PeriphResetCmd>
 800934e:	bd08      	pop	{r3, pc}
 8009350:	40000c00 	andmi	r0, r0, r0, lsl #24
 8009354:	40001400 	andmi	r1, r0, r0, lsl #8
 8009358:	40012c00 	andmi	r2, r1, r0, lsl #24

0800935c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 800935c:	8803      	ldrh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800935e:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8009360:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8009364:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8009366:	8803      	ldrh	r3, [r0, #0]
 8009368:	b29b      	uxth	r3, r3
 800936a:	4313      	orrs	r3, r2
 800936c:	884a      	ldrh	r2, [r1, #2]
 800936e:	4313      	orrs	r3, r2
 8009370:	b29b      	uxth	r3, r3
 8009372:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8009374:	888b      	ldrh	r3, [r1, #4]
 8009376:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8009378:	880b      	ldrh	r3, [r1, #0]
 800937a:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 800937c:	2301      	movs	r3, #1
 800937e:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8009380:	4b04      	ldr	r3, [pc, #16]	; (8009394 <TIM_TimeBaseInit+0x38>)
 8009382:	4298      	cmp	r0, r3
 8009384:	d003      	beq.n	800938e <TIM_TimeBaseInit+0x32>
 8009386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800938a:	4298      	cmp	r0, r3
 800938c:	d101      	bne.n	8009392 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800938e:	7a0b      	ldrb	r3, [r1, #8]
 8009390:	8603      	strh	r3, [r0, #48]	; 0x30
 8009392:	4770      	bx	lr
 8009394:	40012c00 	andmi	r2, r1, r0, lsl #24

08009398 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8009398:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800939a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800939c:	f023 0301 	bic.w	r3, r3, #1
 80093a0:	041b      	lsls	r3, r3, #16
 80093a2:	0c1b      	lsrs	r3, r3, #16
 80093a4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093a6:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093a8:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093aa:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80093ac:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80093ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80093b2:	0412      	lsls	r2, r2, #16
 80093b4:	0c12      	lsrs	r2, r2, #16
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80093b6:	884e      	ldrh	r6, [r1, #2]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80093b8:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80093ba:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80093bc:	f023 0302 	bic.w	r3, r3, #2
 80093c0:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80093c2:	4335      	orrs	r5, r6
 80093c4:	b2ad      	uxth	r5, r5
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 80093c6:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80093c8:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80093ca:	88cd      	ldrh	r5, [r1, #6]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093cc:	b2a4      	uxth	r4, r4
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80093ce:	8685      	strh	r5, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80093d0:	4d0d      	ldr	r5, [pc, #52]	; (8009408 <TIM_OC1Init+0x70>)
 80093d2:	42a8      	cmp	r0, r5
 80093d4:	d003      	beq.n	80093de <TIM_OC1Init+0x46>
 80093d6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80093da:	42a8      	cmp	r0, r5
 80093dc:	d10f      	bne.n	80093fe <TIM_OC1Init+0x66>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80093de:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 80093e0:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80093e4:	432b      	orrs	r3, r5

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80093e6:	888d      	ldrh	r5, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 80093e8:	f023 0304 	bic.w	r3, r3, #4
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80093ec:	432b      	orrs	r3, r5

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 80093ee:	f647 45ff 	movw	r5, #31999	; 0x7cff
 80093f2:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80093f4:	89cc      	ldrh	r4, [r1, #14]
 80093f6:	8989      	ldrh	r1, [r1, #12]
 80093f8:	430c      	orrs	r4, r1
 80093fa:	b2a4      	uxth	r4, r4

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80093fc:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093fe:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009400:	8302      	strh	r2, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009402:	8403      	strh	r3, [r0, #32]
 8009404:	bd70      	pop	{r4, r5, r6, pc}
 8009406:	bf00      	nop
 8009408:	40012c00 	andmi	r2, r1, r0, lsl #24

0800940c <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800940c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800940e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8009410:	f023 0310 	bic.w	r3, r3, #16
 8009414:	041b      	lsls	r3, r3, #16
 8009416:	0c1b      	lsrs	r3, r3, #16
 8009418:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800941a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800941c:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800941e:	8b04      	ldrh	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009420:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8009422:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 8009426:	0424      	lsls	r4, r4, #16
 8009428:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 800942a:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800942e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8009432:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8009434:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8009436:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8009438:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 800943c:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800943e:	b292      	uxth	r2, r2

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009440:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8009444:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009446:	b2a4      	uxth	r4, r4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8009448:	8705      	strh	r5, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800944a:	4d11      	ldr	r5, [pc, #68]	; (8009490 <TIM_OC2Init+0x84>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 800944c:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800944e:	42a8      	cmp	r0, r5
 8009450:	d003      	beq.n	800945a <TIM_OC2Init+0x4e>
 8009452:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009456:	42a8      	cmp	r0, r5
 8009458:	d116      	bne.n	8009488 <TIM_OC2Init+0x7c>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800945a:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 800945c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009460:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8009462:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8009466:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 800946a:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800946c:	888b      	ldrh	r3, [r1, #4]
 800946e:	ea45 1303 	orr.w	r3, r5, r3, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8009472:	f247 35ff 	movw	r5, #29695	; 0x73ff
 8009476:	4015      	ands	r5, r2

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8009478:	898a      	ldrh	r2, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800947a:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800947c:	ea45 0582 	orr.w	r5, r5, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8009480:	89ca      	ldrh	r2, [r1, #14]
 8009482:	ea45 0282 	orr.w	r2, r5, r2, lsl #2
 8009486:	b292      	uxth	r2, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009488:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800948a:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800948c:	8403      	strh	r3, [r0, #32]
 800948e:	bd30      	pop	{r4, r5, pc}
 8009490:	40012c00 	andmi	r2, r1, r0, lsl #24

08009494 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8009494:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009496:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8009498:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800949c:	041b      	lsls	r3, r3, #16
 800949e:	0c1b      	lsrs	r3, r3, #16
 80094a0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094a2:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a4:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094a6:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80094a8:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80094aa:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 80094ae:	0424      	lsls	r4, r4, #16
 80094b0:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80094b2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80094b6:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80094b8:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80094ba:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 80094bc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80094be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80094c2:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094c4:	b292      	uxth	r2, r2

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80094c6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80094ca:	88cd      	ldrh	r5, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 80094cc:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80094ce:	8785      	strh	r5, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80094d0:	4d10      	ldr	r5, [pc, #64]	; (8009514 <TIM_OC3Init+0x80>)
 80094d2:	42a8      	cmp	r0, r5
 80094d4:	d003      	beq.n	80094de <TIM_OC3Init+0x4a>
 80094d6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80094da:	42a8      	cmp	r0, r5
 80094dc:	d116      	bne.n	800950c <TIM_OC3Init+0x78>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80094de:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80094e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80094e4:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80094e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80094ea:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 80094ee:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80094f0:	888b      	ldrh	r3, [r1, #4]
 80094f2:	ea45 2303 	orr.w	r3, r5, r3, lsl #8

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80094f6:	f644 75ff 	movw	r5, #20479	; 0x4fff
 80094fa:	4015      	ands	r5, r2

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80094fc:	898a      	ldrh	r2, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80094fe:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8009500:	ea45 1502 	orr.w	r5, r5, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8009504:	89ca      	ldrh	r2, [r1, #14]
 8009506:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
 800950a:	b292      	uxth	r2, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800950c:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800950e:	8384      	strh	r4, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009510:	8403      	strh	r3, [r0, #32]
 8009512:	bd30      	pop	{r4, r5, pc}
 8009514:	40012c00 	andmi	r2, r1, r0, lsl #24

08009518 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8009518:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800951a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800951c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009520:	041b      	lsls	r3, r3, #16
 8009522:	0c1b      	lsrs	r3, r3, #16
 8009524:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009526:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009528:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800952a:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800952c:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800952e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009532:	0412      	lsls	r2, r2, #16
 8009534:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8009536:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800953a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800953e:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8009540:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8009542:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8009544:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009548:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800954a:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800954c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8009550:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009552:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8009554:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8009558:	4d08      	ldr	r5, [pc, #32]	; (800957c <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800955a:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800955c:	42a8      	cmp	r0, r5
 800955e:	d003      	beq.n	8009568 <TIM_OC4Init+0x50>
 8009560:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009564:	42a8      	cmp	r0, r5
 8009566:	d105      	bne.n	8009574 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8009568:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800956a:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800956e:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 8009572:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009574:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8009576:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009578:	8403      	strh	r3, [r0, #32]
 800957a:	bd30      	pop	{r4, r5, pc}
 800957c:	40012c00 	andmi	r2, r1, r0, lsl #24

08009580 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8009580:	884a      	ldrh	r2, [r1, #2]
 8009582:	880b      	ldrh	r3, [r1, #0]
 8009584:	4313      	orrs	r3, r2
 8009586:	888a      	ldrh	r2, [r1, #4]
 8009588:	4313      	orrs	r3, r2
 800958a:	88ca      	ldrh	r2, [r1, #6]
 800958c:	4313      	orrs	r3, r2
 800958e:	890a      	ldrh	r2, [r1, #8]
 8009590:	4313      	orrs	r3, r2
 8009592:	894a      	ldrh	r2, [r1, #10]
 8009594:	4313      	orrs	r3, r2
 8009596:	898a      	ldrh	r2, [r1, #12]
 8009598:	4313      	orrs	r3, r2
 800959a:	b29b      	uxth	r3, r3
 800959c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 80095a0:	4770      	bx	lr

080095a2 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 80095a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80095a6:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80095a8:	2300      	movs	r3, #0
 80095aa:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80095ac:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80095ae:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80095b0:	7203      	strb	r3, [r0, #8]
 80095b2:	4770      	bx	lr

080095b4 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80095b4:	2300      	movs	r3, #0
 80095b6:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80095b8:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80095ba:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80095bc:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80095be:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80095c0:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80095c2:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80095c4:	81c3      	strh	r3, [r0, #14]
 80095c6:	4770      	bx	lr

080095c8 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80095c8:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80095ca:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80095cc:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80095ce:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80095d0:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80095d2:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80095d4:	8103      	strh	r3, [r0, #8]
 80095d6:	4770      	bx	lr

080095d8 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80095d8:	2300      	movs	r3, #0
 80095da:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80095dc:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80095de:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80095e0:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80095e2:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80095e4:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80095e6:	8183      	strh	r3, [r0, #12]
 80095e8:	4770      	bx	lr

080095ea <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80095ea:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80095ec:	b119      	cbz	r1, 80095f6 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80095ee:	b29b      	uxth	r3, r3
 80095f0:	f043 0301 	orr.w	r3, r3, #1
 80095f4:	e003      	b.n	80095fe <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80095f6:	f023 0301 	bic.w	r3, r3, #1
 80095fa:	059b      	lsls	r3, r3, #22
 80095fc:	0d9b      	lsrs	r3, r3, #22
 80095fe:	8003      	strh	r3, [r0, #0]
 8009600:	4770      	bx	lr

08009602 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8009602:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009606:	b129      	cbz	r1, 8009614 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8009608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800960c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009610:	b29b      	uxth	r3, r3
 8009612:	e001      	b.n	8009618 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8009614:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009618:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800961c:	4770      	bx	lr

0800961e <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800961e:	8983      	ldrh	r3, [r0, #12]
 8009620:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009622:	b10a      	cbz	r2, 8009628 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8009624:	4319      	orrs	r1, r3
 8009626:	e001      	b.n	800962c <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8009628:	ea23 0101 	bic.w	r1, r3, r1
 800962c:	8181      	strh	r1, [r0, #12]
 800962e:	4770      	bx	lr

08009630 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8009630:	8281      	strh	r1, [r0, #20]
 8009632:	4770      	bx	lr

08009634 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8009634:	430a      	orrs	r2, r1
 8009636:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 800963a:	4770      	bx	lr

0800963c <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800963c:	8983      	ldrh	r3, [r0, #12]
 800963e:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009640:	b10a      	cbz	r2, 8009646 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8009642:	4319      	orrs	r1, r3
 8009644:	e001      	b.n	800964a <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8009646:	ea23 0101 	bic.w	r1, r3, r1
 800964a:	8181      	strh	r1, [r0, #12]
 800964c:	4770      	bx	lr

0800964e <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 800964e:	8903      	ldrh	r3, [r0, #8]
 8009650:	f023 0307 	bic.w	r3, r3, #7
 8009654:	041b      	lsls	r3, r3, #16
 8009656:	0c1b      	lsrs	r3, r3, #16
 8009658:	8103      	strh	r3, [r0, #8]
 800965a:	4770      	bx	lr

0800965c <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800965c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800965e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009662:	041b      	lsls	r3, r3, #16
 8009664:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8009666:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009668:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800966a:	8903      	ldrh	r3, [r0, #8]
 800966c:	b29b      	uxth	r3, r3
 800966e:	f043 0307 	orr.w	r3, r3, #7
 8009672:	8103      	strh	r3, [r0, #8]
 8009674:	4770      	bx	lr

08009676 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8009676:	b538      	push	{r3, r4, r5, lr}
 8009678:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800967a:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800967c:	4611      	mov	r1, r2
 800967e:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8009680:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8009684:	d102      	bne.n	800968c <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8009686:	f7ff fde8 	bl	800925a <TI2_Config>
 800968a:	e001      	b.n	8009690 <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800968c:	f7ff fdcc 	bl	8009228 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009690:	8923      	ldrh	r3, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8009692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009696:	041b      	lsls	r3, r3, #16
 8009698:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800969a:	432b      	orrs	r3, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800969c:	8123      	strh	r3, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800969e:	8923      	ldrh	r3, [r4, #8]
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	f043 0307 	orr.w	r3, r3, #7
 80096a6:	8123      	strh	r3, [r4, #8]
 80096a8:	bd38      	pop	{r3, r4, r5, pc}

080096aa <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 80096aa:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80096ac:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 80096ae:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 80096b2:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 80096b4:	431c      	orrs	r4, r3
 80096b6:	b2a4      	uxth	r4, r4
 80096b8:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096ba:	8101      	strh	r1, [r0, #8]
 80096bc:	bd10      	pop	{r4, pc}

080096be <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 80096be:	b510      	push	{r4, lr}
 80096c0:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80096c2:	f7ff fff2 	bl	80096aa <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096c6:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 80096c8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80096cc:	041b      	lsls	r3, r3, #16
 80096ce:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 80096d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096d4:	8123      	strh	r3, [r4, #8]
 80096d6:	bd10      	pop	{r4, pc}

080096d8 <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 80096d8:	b510      	push	{r4, lr}
 80096da:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80096dc:	f7ff ffe5 	bl	80096aa <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 80096e0:	8923      	ldrh	r3, [r4, #8]
 80096e2:	b29b      	uxth	r3, r3
 80096e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80096e8:	8123      	strh	r3, [r4, #8]
 80096ea:	bd10      	pop	{r4, pc}

080096ec <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80096ec:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80096ee:	8282      	strh	r2, [r0, #20]
 80096f0:	4770      	bx	lr

080096f2 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80096f2:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 80096f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096f8:	059b      	lsls	r3, r3, #22
 80096fa:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80096fc:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80096fe:	8001      	strh	r1, [r0, #0]
 8009700:	4770      	bx	lr

08009702 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009702:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8009704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009708:	041b      	lsls	r3, r3, #16
 800970a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800970c:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800970e:	8101      	strh	r1, [r0, #8]
 8009710:	4770      	bx	lr

08009712 <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8009712:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009714:	8905      	ldrh	r5, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009716:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009718:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800971a:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800971e:	b2b6      	uxth	r6, r6
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8009720:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8009724:	f026 0622 	bic.w	r6, r6, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8009728:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 800972c:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800972e:	4332      	orrs	r2, r6

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8009730:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8009732:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8009734:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8009736:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 800973a:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 800973e:	4329      	orrs	r1, r5

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8009740:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8009744:	b29e      	uxth	r6, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009746:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8009748:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800974a:	8406      	strh	r6, [r0, #32]
 800974c:	bd70      	pop	{r4, r5, r6, pc}

0800974e <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 800974e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8009750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009754:	041b      	lsls	r3, r3, #16
 8009756:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8009758:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800975a:	8301      	strh	r1, [r0, #24]
 800975c:	4770      	bx	lr

0800975e <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 800975e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8009760:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009764:	041b      	lsls	r3, r3, #16
 8009766:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8009768:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800976c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800976e:	8303      	strh	r3, [r0, #24]
 8009770:	4770      	bx	lr

08009772 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8009772:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8009774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009778:	041b      	lsls	r3, r3, #16
 800977a:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800977c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800977e:	8381      	strh	r1, [r0, #28]
 8009780:	4770      	bx	lr

08009782 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8009782:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8009784:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009788:	041b      	lsls	r3, r3, #16
 800978a:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 800978c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009790:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009792:	8383      	strh	r3, [r0, #28]
 8009794:	4770      	bx	lr

08009796 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8009796:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009798:	b119      	cbz	r1, 80097a2 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 800979a:	b29b      	uxth	r3, r3
 800979c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097a0:	e003      	b.n	80097aa <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 80097a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097a6:	059b      	lsls	r3, r3, #22
 80097a8:	0d9b      	lsrs	r3, r3, #22
 80097aa:	8003      	strh	r3, [r0, #0]
 80097ac:	4770      	bx	lr

080097ae <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 80097ae:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80097b0:	b119      	cbz	r1, 80097ba <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	f043 0304 	orr.w	r3, r3, #4
 80097b8:	e003      	b.n	80097c2 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 80097ba:	f023 0304 	bic.w	r3, r3, #4
 80097be:	041b      	lsls	r3, r3, #16
 80097c0:	0c1b      	lsrs	r3, r3, #16
 80097c2:	8083      	strh	r3, [r0, #4]
 80097c4:	4770      	bx	lr

080097c6 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 80097c6:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80097c8:	b119      	cbz	r1, 80097d2 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	f043 0308 	orr.w	r3, r3, #8
 80097d0:	e003      	b.n	80097da <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 80097d2:	f023 0308 	bic.w	r3, r3, #8
 80097d6:	041b      	lsls	r3, r3, #16
 80097d8:	0c1b      	lsrs	r3, r3, #16
 80097da:	8083      	strh	r3, [r0, #4]
 80097dc:	4770      	bx	lr

080097de <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 80097de:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80097e0:	b119      	cbz	r1, 80097ea <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	f043 0301 	orr.w	r3, r3, #1
 80097e8:	e003      	b.n	80097f2 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 80097ea:	f023 0301 	bic.w	r3, r3, #1
 80097ee:	041b      	lsls	r3, r3, #16
 80097f0:	0c1b      	lsrs	r3, r3, #16
 80097f2:	8083      	strh	r3, [r0, #4]
 80097f4:	4770      	bx	lr

080097f6 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80097f6:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80097f8:	f023 0308 	bic.w	r3, r3, #8
 80097fc:	041b      	lsls	r3, r3, #16
 80097fe:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8009800:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009802:	8301      	strh	r1, [r0, #24]
 8009804:	4770      	bx	lr

08009806 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8009806:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8009808:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800980c:	041b      	lsls	r3, r3, #16
 800980e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8009810:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009814:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009816:	8303      	strh	r3, [r0, #24]
 8009818:	4770      	bx	lr

0800981a <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800981a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 800981c:	f023 0308 	bic.w	r3, r3, #8
 8009820:	041b      	lsls	r3, r3, #16
 8009822:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8009824:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009826:	8381      	strh	r1, [r0, #28]
 8009828:	4770      	bx	lr

0800982a <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800982a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 800982c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009830:	041b      	lsls	r3, r3, #16
 8009832:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8009834:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009838:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800983a:	8383      	strh	r3, [r0, #28]
 800983c:	4770      	bx	lr

0800983e <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800983e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8009840:	f023 0304 	bic.w	r3, r3, #4
 8009844:	041b      	lsls	r3, r3, #16
 8009846:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8009848:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800984a:	8301      	strh	r1, [r0, #24]
 800984c:	4770      	bx	lr

0800984e <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800984e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8009850:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009854:	041b      	lsls	r3, r3, #16
 8009856:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8009858:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800985c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800985e:	8303      	strh	r3, [r0, #24]
 8009860:	4770      	bx	lr

08009862 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8009862:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8009864:	f023 0304 	bic.w	r3, r3, #4
 8009868:	041b      	lsls	r3, r3, #16
 800986a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800986c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800986e:	8381      	strh	r1, [r0, #28]
 8009870:	4770      	bx	lr

08009872 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8009872:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8009874:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009878:	041b      	lsls	r3, r3, #16
 800987a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 800987c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009880:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8009882:	8383      	strh	r3, [r0, #28]
 8009884:	4770      	bx	lr

08009886 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8009886:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8009888:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800988c:	041b      	lsls	r3, r3, #16
 800988e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8009890:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009892:	8301      	strh	r1, [r0, #24]
 8009894:	4770      	bx	lr

08009896 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8009896:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8009898:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 800989c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80098a0:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80098a2:	8303      	strh	r3, [r0, #24]
 80098a4:	4770      	bx	lr

080098a6 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80098a6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 80098a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098ac:	041b      	lsls	r3, r3, #16
 80098ae:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80098b0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80098b2:	8381      	strh	r1, [r0, #28]
 80098b4:	4770      	bx	lr

080098b6 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80098b6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 80098b8:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 80098bc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80098c0:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80098c2:	8383      	strh	r3, [r0, #28]
 80098c4:	4770      	bx	lr

080098c6 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80098c6:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 80098c8:	f023 0302 	bic.w	r3, r3, #2
 80098cc:	041b      	lsls	r3, r3, #16
 80098ce:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 80098d0:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80098d2:	8401      	strh	r1, [r0, #32]
 80098d4:	4770      	bx	lr

080098d6 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80098d6:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 80098d8:	f023 0308 	bic.w	r3, r3, #8
 80098dc:	041b      	lsls	r3, r3, #16
 80098de:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 80098e0:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80098e2:	8401      	strh	r1, [r0, #32]
 80098e4:	4770      	bx	lr

080098e6 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80098e6:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 80098e8:	f023 0320 	bic.w	r3, r3, #32
 80098ec:	041b      	lsls	r3, r3, #16
 80098ee:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 80098f0:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 80098f4:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80098f6:	8403      	strh	r3, [r0, #32]
 80098f8:	4770      	bx	lr

080098fa <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80098fa:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 80098fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009900:	041b      	lsls	r3, r3, #16
 8009902:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8009904:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8009908:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800990a:	8403      	strh	r3, [r0, #32]
 800990c:	4770      	bx	lr

0800990e <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800990e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8009910:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009914:	041b      	lsls	r3, r3, #16
 8009916:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8009918:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800991c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800991e:	8403      	strh	r3, [r0, #32]
 8009920:	4770      	bx	lr

08009922 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8009922:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8009924:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009928:	041b      	lsls	r3, r3, #16
 800992a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 800992c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009930:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009932:	8403      	strh	r3, [r0, #32]
 8009934:	4770      	bx	lr

08009936 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8009936:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8009938:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800993c:	041b      	lsls	r3, r3, #16
 800993e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8009940:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8009944:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009946:	8403      	strh	r3, [r0, #32]
 8009948:	4770      	bx	lr

0800994a <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800994a:	2301      	movs	r3, #1
 800994c:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 800994e:	408a      	lsls	r2, r1
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8009950:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8009952:	8c04      	ldrh	r4, [r0, #32]
 8009954:	b2a4      	uxth	r4, r4
 8009956:	ea24 0303 	bic.w	r3, r4, r3
 800995a:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 800995c:	8c03      	ldrh	r3, [r0, #32]
 800995e:	4313      	orrs	r3, r2
 8009960:	b29b      	uxth	r3, r3
 8009962:	8403      	strh	r3, [r0, #32]
 8009964:	bd10      	pop	{r4, pc}

08009966 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8009966:	2304      	movs	r3, #4
 8009968:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 800996a:	408a      	lsls	r2, r1
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 800996c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 800996e:	8c04      	ldrh	r4, [r0, #32]
 8009970:	b2a4      	uxth	r4, r4
 8009972:	ea24 0303 	bic.w	r3, r4, r3
 8009976:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8009978:	8c03      	ldrh	r3, [r0, #32]
 800997a:	4313      	orrs	r3, r2
 800997c:	b29b      	uxth	r3, r3
 800997e:	8403      	strh	r3, [r0, #32]
 8009980:	bd10      	pop	{r4, pc}

08009982 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8009982:	2301      	movs	r3, #1
 8009984:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8009986:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8009988:	8c04      	ldrh	r4, [r0, #32]
 800998a:	3018      	adds	r0, #24
 800998c:	b2a4      	uxth	r4, r4
 800998e:	ea24 0303 	bic.w	r3, r4, r3
 8009992:	8103      	strh	r3, [r0, #8]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8009994:	f021 0308 	bic.w	r3, r1, #8
 8009998:	b93b      	cbnz	r3, 80099aa <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 800999a:	0849      	lsrs	r1, r1, #1
 800999c:	5844      	ldr	r4, [r0, r1]
 800999e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80099a2:	4023      	ands	r3, r4
 80099a4:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 80099a6:	5843      	ldr	r3, [r0, r1]
 80099a8:	e00a      	b.n	80099c0 <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 80099aa:	3904      	subs	r1, #4
 80099ac:	f3c1 014e 	ubfx	r1, r1, #1, #15
 80099b0:	5844      	ldr	r4, [r0, r1]
 80099b2:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80099b6:	4023      	ands	r3, r4
 80099b8:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 80099ba:	0212      	lsls	r2, r2, #8
 80099bc:	5843      	ldr	r3, [r0, r1]
 80099be:	b292      	uxth	r2, r2
 80099c0:	431a      	orrs	r2, r3
 80099c2:	5042      	str	r2, [r0, r1]
 80099c4:	bd10      	pop	{r4, pc}

080099c6 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 80099c6:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80099c8:	b119      	cbz	r1, 80099d2 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 80099ca:	b29b      	uxth	r3, r3
 80099cc:	f043 0302 	orr.w	r3, r3, #2
 80099d0:	e003      	b.n	80099da <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 80099d2:	f023 0302 	bic.w	r3, r3, #2
 80099d6:	059b      	lsls	r3, r3, #22
 80099d8:	0d9b      	lsrs	r3, r3, #22
 80099da:	8003      	strh	r3, [r0, #0]
 80099dc:	4770      	bx	lr

080099de <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 80099de:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80099e0:	b119      	cbz	r1, 80099ea <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	f043 0304 	orr.w	r3, r3, #4
 80099e8:	e003      	b.n	80099f2 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 80099ea:	f023 0304 	bic.w	r3, r3, #4
 80099ee:	059b      	lsls	r3, r3, #22
 80099f0:	0d9b      	lsrs	r3, r3, #22
 80099f2:	8003      	strh	r3, [r0, #0]
 80099f4:	4770      	bx	lr

080099f6 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80099f6:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80099f8:	b119      	cbz	r1, 8009a02 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a00:	e003      	b.n	8009a0a <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8009a02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a06:	041b      	lsls	r3, r3, #16
 8009a08:	0c1b      	lsrs	r3, r3, #16
 8009a0a:	8083      	strh	r3, [r0, #4]
 8009a0c:	4770      	bx	lr

08009a0e <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8009a0e:	8803      	ldrh	r3, [r0, #0]
 8009a10:	f023 0308 	bic.w	r3, r3, #8
 8009a14:	059b      	lsls	r3, r3, #22
 8009a16:	0d9b      	lsrs	r3, r3, #22
 8009a18:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8009a1a:	8803      	ldrh	r3, [r0, #0]
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	4319      	orrs	r1, r3
 8009a20:	8001      	strh	r1, [r0, #0]
 8009a22:	4770      	bx	lr

08009a24 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8009a24:	8883      	ldrh	r3, [r0, #4]
 8009a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a2a:	041b      	lsls	r3, r3, #16
 8009a2c:	0c1b      	lsrs	r3, r3, #16
 8009a2e:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8009a30:	8883      	ldrh	r3, [r0, #4]
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	4319      	orrs	r1, r3
 8009a36:	8081      	strh	r1, [r0, #4]
 8009a38:	4770      	bx	lr

08009a3a <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8009a3a:	8903      	ldrh	r3, [r0, #8]
 8009a3c:	f023 0307 	bic.w	r3, r3, #7
 8009a40:	041b      	lsls	r3, r3, #16
 8009a42:	0c1b      	lsrs	r3, r3, #16
 8009a44:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8009a46:	8903      	ldrh	r3, [r0, #8]
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	4319      	orrs	r1, r3
 8009a4c:	8101      	strh	r1, [r0, #8]
 8009a4e:	4770      	bx	lr

08009a50 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8009a50:	8903      	ldrh	r3, [r0, #8]
 8009a52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a56:	041b      	lsls	r3, r3, #16
 8009a58:	0c1b      	lsrs	r3, r3, #16
 8009a5a:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8009a5c:	8903      	ldrh	r3, [r0, #8]
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	4319      	orrs	r1, r3
 8009a62:	8101      	strh	r1, [r0, #8]
 8009a64:	4770      	bx	lr

08009a66 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8009a66:	8481      	strh	r1, [r0, #36]	; 0x24
 8009a68:	4770      	bx	lr

08009a6a <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8009a6a:	8581      	strh	r1, [r0, #44]	; 0x2c
 8009a6c:	4770      	bx	lr

08009a6e <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8009a6e:	8681      	strh	r1, [r0, #52]	; 0x34
 8009a70:	4770      	bx	lr

08009a72 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8009a72:	8701      	strh	r1, [r0, #56]	; 0x38
 8009a74:	4770      	bx	lr

08009a76 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8009a76:	8781      	strh	r1, [r0, #60]	; 0x3c
 8009a78:	4770      	bx	lr

08009a7a <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8009a7a:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8009a7e:	4770      	bx	lr

08009a80 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8009a80:	8b03      	ldrh	r3, [r0, #24]
 8009a82:	f023 030c 	bic.w	r3, r3, #12
 8009a86:	041b      	lsls	r3, r3, #16
 8009a88:	0c1b      	lsrs	r3, r3, #16
 8009a8a:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8009a8c:	8b03      	ldrh	r3, [r0, #24]
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	4319      	orrs	r1, r3
 8009a92:	8301      	strh	r1, [r0, #24]
 8009a94:	4770      	bx	lr

08009a96 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8009a96:	8b03      	ldrh	r3, [r0, #24]
 8009a98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009a9c:	041b      	lsls	r3, r3, #16
 8009a9e:	0c1b      	lsrs	r3, r3, #16
 8009aa0:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8009aa2:	8b03      	ldrh	r3, [r0, #24]
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009aaa:	b28b      	uxth	r3, r1
 8009aac:	8303      	strh	r3, [r0, #24]
 8009aae:	4770      	bx	lr

08009ab0 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab2:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8009ab4:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8009ab6:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8009ab8:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8009aba:	f8b4 e000 	ldrh.w	lr, [r4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8009abe:	bf14      	ite	ne
 8009ac0:	2700      	movne	r7, #0
 8009ac2:	2702      	moveq	r7, #2
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8009ac4:	2a01      	cmp	r2, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009ac6:	4605      	mov	r5, r0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8009ac8:	bf14      	ite	ne
 8009aca:	2601      	movne	r6, #1
 8009acc:	2602      	moveq	r6, #2
 8009ace:	8923      	ldrh	r3, [r4, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8009ad0:	f1be 0f00 	cmp.w	lr, #0
 8009ad4:	d111      	bne.n	8009afa <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8009ad6:	f7ff fba7 	bl	8009228 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009ada:	4628      	mov	r0, r5
 8009adc:	88e1      	ldrh	r1, [r4, #6]
 8009ade:	f7ff ffcf 	bl	8009a80 <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	4639      	mov	r1, r7
 8009ae6:	4632      	mov	r2, r6
 8009ae8:	8923      	ldrh	r3, [r4, #8]
 8009aea:	f7ff fbb6 	bl	800925a <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009aee:	4628      	mov	r0, r5
 8009af0:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8009af2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009af6:	f7ff bfce 	b.w	8009a96 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8009afa:	f7ff fbae 	bl	800925a <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009afe:	4628      	mov	r0, r5
 8009b00:	88e1      	ldrh	r1, [r4, #6]
 8009b02:	f7ff ffc8 	bl	8009a96 <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8009b06:	4628      	mov	r0, r5
 8009b08:	4639      	mov	r1, r7
 8009b0a:	4632      	mov	r2, r6
 8009b0c:	8923      	ldrh	r3, [r4, #8]
 8009b0e:	f7ff fb8b 	bl	8009228 <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b12:	4628      	mov	r0, r5
 8009b14:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8009b16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b1a:	f7ff bfb1 	b.w	8009a80 <TIM_SetIC1Prescaler>

08009b1e <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8009b1e:	8b83      	ldrh	r3, [r0, #28]
 8009b20:	f023 030c 	bic.w	r3, r3, #12
 8009b24:	041b      	lsls	r3, r3, #16
 8009b26:	0c1b      	lsrs	r3, r3, #16
 8009b28:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8009b2a:	8b83      	ldrh	r3, [r0, #28]
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	4319      	orrs	r1, r3
 8009b30:	8381      	strh	r1, [r0, #28]
 8009b32:	4770      	bx	lr

08009b34 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8009b34:	8b83      	ldrh	r3, [r0, #28]
 8009b36:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009b3a:	041b      	lsls	r3, r3, #16
 8009b3c:	0c1b      	lsrs	r3, r3, #16
 8009b3e:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8009b40:	8b83      	ldrh	r3, [r0, #28]
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009b48:	b28b      	uxth	r3, r1
 8009b4a:	8383      	strh	r3, [r0, #28]
 8009b4c:	4770      	bx	lr

08009b4e <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009b4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8009b50:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009b52:	460d      	mov	r5, r1
 8009b54:	4604      	mov	r4, r0
 8009b56:	8849      	ldrh	r1, [r1, #2]
 8009b58:	88aa      	ldrh	r2, [r5, #4]
 8009b5a:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8009b5c:	b93e      	cbnz	r6, 8009b6e <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8009b5e:	f7ff fb63 	bl	8009228 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b62:	4620      	mov	r0, r4
 8009b64:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8009b66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b6a:	f7ff bf89 	b.w	8009a80 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8009b6e:	2e04      	cmp	r6, #4
 8009b70:	d107      	bne.n	8009b82 <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8009b72:	f7ff fb72 	bl	800925a <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b76:	4620      	mov	r0, r4
 8009b78:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8009b7a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009b7e:	f7ff bf8a 	b.w	8009a96 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8009b82:	2e08      	cmp	r6, #8
 8009b84:	88ef      	ldrh	r7, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8009b86:	8c06      	ldrh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8009b88:	d11c      	bne.n	8009bc4 <TIM_ICInit+0x76>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8009b8a:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 8009b8e:	0436      	lsls	r6, r6, #16
 8009b90:	0c36      	lsrs	r6, r6, #16
 8009b92:	8406      	strh	r6, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8009b94:	8b85      	ldrh	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8009b96:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 8009b98:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8009b9a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8009b9e:	ea45 1303 	orr.w	r3, r5, r3, lsl #4

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8009ba2:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8009ba8:	f426 7300 	bic.w	r3, r6, #512	; 0x200
  tmpccer |= tmp | CCER_CC3E_Set;
 8009bac:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009bb0:	b289      	uxth	r1, r1
 8009bb2:	f441 7180 	orr.w	r1, r1, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009bb6:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8009bb8:	8401      	strh	r1, [r0, #32]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009bba:	4639      	mov	r1, r7
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8009bbc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009bc0:	f7ff bfad 	b.w	8009b1e <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8009bc4:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
 8009bc8:	0436      	lsls	r6, r6, #16
 8009bca:	0c36      	lsrs	r6, r6, #16
 8009bcc:	8406      	strh	r6, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8009bce:	8b85      	ldrh	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8009bd0:	8c06      	ldrh	r6, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8009bd2:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 8009bd6:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8009bd8:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8009bda:	0d2d      	lsrs	r5, r5, #20
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8009bdc:	ea45 2502 	orr.w	r5, r5, r2, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8009be0:	f426 5200 	bic.w	r2, r6, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8009be4:	ea42 3101 	orr.w	r1, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8009be8:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8009bec:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8009bee:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8009bf0:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009bf4:	8383      	strh	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8009bf6:	8401      	strh	r1, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009bf8:	4639      	mov	r1, r7
  }
}
 8009bfa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009bfe:	f7ff bf99 	b.w	8009b34 <TIM_SetIC4Prescaler>

08009c02 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8009c02:	8803      	ldrh	r3, [r0, #0]
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8009c08:	8803      	ldrh	r3, [r0, #0]
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	4319      	orrs	r1, r3
 8009c0e:	8001      	strh	r1, [r0, #0]
 8009c10:	4770      	bx	lr

08009c12 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8009c12:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8009c14:	b280      	uxth	r0, r0
 8009c16:	4770      	bx	lr

08009c18 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8009c18:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8009c1a:	b280      	uxth	r0, r0
 8009c1c:	4770      	bx	lr

08009c1e <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8009c1e:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8009c20:	b280      	uxth	r0, r0
 8009c22:	4770      	bx	lr

08009c24 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8009c24:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8009c28:	b280      	uxth	r0, r0
 8009c2a:	4770      	bx	lr

08009c2c <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8009c2c:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8009c2e:	b280      	uxth	r0, r0
 8009c30:	4770      	bx	lr

08009c32 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8009c32:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8009c34:	b280      	uxth	r0, r0
 8009c36:	4770      	bx	lr

08009c38 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8009c38:	8a03      	ldrh	r3, [r0, #16]
 8009c3a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8009c3c:	bf0c      	ite	eq
 8009c3e:	2000      	moveq	r0, #0
 8009c40:	2001      	movne	r0, #1
 8009c42:	4770      	bx	lr

08009c44 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8009c44:	43c9      	mvns	r1, r1
 8009c46:	b289      	uxth	r1, r1
 8009c48:	8201      	strh	r1, [r0, #16]
 8009c4a:	4770      	bx	lr

08009c4c <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8009c4c:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8009c4e:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8009c50:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8009c54:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8009c56:	d003      	beq.n	8009c60 <TIM_GetITStatus+0x14>
 8009c58:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8009c5a:	bf0c      	ite	eq
 8009c5c:	2000      	moveq	r0, #0
 8009c5e:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8009c60:	4770      	bx	lr

08009c62 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8009c62:	43c9      	mvns	r1, r1
 8009c64:	b289      	uxth	r1, r1
 8009c66:	8201      	strh	r1, [r0, #16]
 8009c68:	4770      	bx	lr
 8009c6a:	bf00      	nop

08009c6c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8009c6c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8009c6e:	4b22      	ldr	r3, [pc, #136]	; (8009cf8 <USART_DeInit+0x8c>)
 8009c70:	4298      	cmp	r0, r3
 8009c72:	d02c      	beq.n	8009cce <USART_DeInit+0x62>
 8009c74:	d808      	bhi.n	8009c88 <USART_DeInit+0x1c>
 8009c76:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8009c7a:	4298      	cmp	r0, r3
 8009c7c:	d017      	beq.n	8009cae <USART_DeInit+0x42>
 8009c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c82:	4298      	cmp	r0, r3
 8009c84:	d01b      	beq.n	8009cbe <USART_DeInit+0x52>
 8009c86:	bd08      	pop	{r3, pc}
 8009c88:	4b1c      	ldr	r3, [pc, #112]	; (8009cfc <USART_DeInit+0x90>)
 8009c8a:	4298      	cmp	r0, r3
 8009c8c:	d027      	beq.n	8009cde <USART_DeInit+0x72>
 8009c8e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8009c92:	4298      	cmp	r0, r3
 8009c94:	d12f      	bne.n	8009cf6 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8009c96:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	f7ff fa10 	bl	80090c0 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8009ca0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8009ca4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8009ca8:	2100      	movs	r1, #0
 8009caa:	f7ff ba09 	b.w	80090c0 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8009cae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009cb2:	2101      	movs	r1, #1
 8009cb4:	f7ff fa10 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8009cb8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009cbc:	e016      	b.n	8009cec <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8009cbe:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8009cc2:	2101      	movs	r1, #1
 8009cc4:	f7ff fa08 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8009cc8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8009ccc:	e00e      	b.n	8009cec <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8009cce:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8009cd2:	2101      	movs	r1, #1
 8009cd4:	f7ff fa00 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8009cd8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8009cdc:	e006      	b.n	8009cec <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8009cde:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	f7ff f9f8 	bl	80090d8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8009ce8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009cec:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8009cee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8009cf2:	f7ff b9f1 	b.w	80090d8 <RCC_APB1PeriphResetCmd>
 8009cf6:	bd08      	pop	{r3, pc}
 8009cf8:	40004c00 	andmi	r4, r0, r0, lsl #24
 8009cfc:	40005000 	andmi	r5, r0, r0

08009d00 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009d00:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8009d02:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009d04:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8009d06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8009d0a:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009d0c:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8009d0e:	8203      	strh	r3, [r0, #16]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009d10:	460d      	mov	r5, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8009d12:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009d14:	8909      	ldrh	r1, [r1, #8]
 8009d16:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8009d18:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009d1a:	430b      	orrs	r3, r1
 8009d1c:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8009d1e:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009d22:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8009d24:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8009d2c:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8009d2e:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8009d30:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8009d32:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8009d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009d38:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8009d3a:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009d3c:	4604      	mov	r4, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8009d3e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8009d40:	a801      	add	r0, sp, #4
 8009d42:	f7ff f957 	bl	8008ff4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8009d46:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8009d48:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8009d4a:	490e      	ldr	r1, [pc, #56]	; (8009d84 <USART_Init+0x84>)
 8009d4c:	428c      	cmp	r4, r1
 8009d4e:	bf08      	it	eq
 8009d50:	4613      	moveq	r3, r2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8009d52:	2119      	movs	r1, #25
 8009d54:	434b      	muls	r3, r1
 8009d56:	682a      	ldr	r2, [r5, #0]
 8009d58:	0092      	lsls	r2, r2, #2
 8009d5a:	fbb3 f1f2 	udiv	r1, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8009d5e:	2364      	movs	r3, #100	; 0x64
 8009d60:	fbb1 f2f3 	udiv	r2, r1, r3
 8009d64:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8009d66:	0910      	lsrs	r0, r2, #4
 8009d68:	fb03 1110 	mls	r1, r3, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8009d6c:	0109      	lsls	r1, r1, #4
 8009d6e:	3132      	adds	r1, #50	; 0x32
 8009d70:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d74:	f003 030f 	and.w	r3, r3, #15
 8009d78:	431a      	orrs	r2, r3

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8009d7a:	b292      	uxth	r2, r2
 8009d7c:	8122      	strh	r2, [r4, #8]
}
 8009d7e:	b007      	add	sp, #28
 8009d80:	bd30      	pop	{r4, r5, pc}
 8009d82:	bf00      	nop
 8009d84:	40013800 	andmi	r3, r1, r0, lsl #16

08009d88 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8009d88:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8009d8c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8009d8e:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8009d90:	2300      	movs	r3, #0
 8009d92:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8009d94:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8009d96:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8009d98:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8009d9a:	8183      	strh	r3, [r0, #12]
 8009d9c:	4770      	bx	lr

08009d9e <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8009d9e:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8009da0:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8009da2:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009da4:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8009da6:	4323      	orrs	r3, r4
 8009da8:	888c      	ldrh	r4, [r1, #4]
 8009daa:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009dac:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8009dae:	4323      	orrs	r3, r4
 8009db0:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8009db2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8009db6:	4313      	orrs	r3, r2
 8009db8:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8009dba:	8203      	strh	r3, [r0, #16]
 8009dbc:	bd10      	pop	{r4, pc}

08009dbe <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8009dc2:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8009dc4:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8009dc6:	80c3      	strh	r3, [r0, #6]
 8009dc8:	4770      	bx	lr

08009dca <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8009dca:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009dcc:	b119      	cbz	r1, 8009dd6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009dd4:	e003      	b.n	8009dde <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8009dd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009dda:	041b      	lsls	r3, r3, #16
 8009ddc:	0c1b      	lsrs	r3, r3, #16
 8009dde:	8183      	strh	r3, [r0, #12]
 8009de0:	4770      	bx	lr

08009de2 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8009de2:	f3c1 1342 	ubfx	r3, r1, #5, #3
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8009de6:	b510      	push	{r4, lr}
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8009de8:	2401      	movs	r4, #1
 8009dea:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8009dee:	42a3      	cmp	r3, r4
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8009df0:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8009df4:	d101      	bne.n	8009dfa <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8009df6:	300c      	adds	r0, #12
 8009df8:	e003      	b.n	8009e02 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8009dfa:	2b02      	cmp	r3, #2
  {
    usartxbase += 0x10;
 8009dfc:	bf0c      	ite	eq
 8009dfe:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8009e00:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 8009e02:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8009e04:	b10a      	cbz	r2, 8009e0a <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8009e06:	4319      	orrs	r1, r3
 8009e08:	e001      	b.n	8009e0e <USART_ITConfig+0x2c>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8009e0a:	ea23 0101 	bic.w	r1, r3, r1
 8009e0e:	6001      	str	r1, [r0, #0]
 8009e10:	bd10      	pop	{r4, pc}

08009e12 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8009e12:	8a83      	ldrh	r3, [r0, #20]
 8009e14:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8009e16:	b10a      	cbz	r2, 8009e1c <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8009e18:	4319      	orrs	r1, r3
 8009e1a:	e001      	b.n	8009e20 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8009e1c:	ea23 0101 	bic.w	r1, r3, r1
 8009e20:	8281      	strh	r1, [r0, #20]
 8009e22:	4770      	bx	lr

08009e24 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8009e24:	8a03      	ldrh	r3, [r0, #16]
 8009e26:	f023 030f 	bic.w	r3, r3, #15
 8009e2a:	041b      	lsls	r3, r3, #16
 8009e2c:	0c1b      	lsrs	r3, r3, #16
 8009e2e:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8009e30:	8a03      	ldrh	r3, [r0, #16]
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	4319      	orrs	r1, r3
 8009e36:	8201      	strh	r1, [r0, #16]
 8009e38:	4770      	bx	lr

08009e3a <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8009e3a:	8983      	ldrh	r3, [r0, #12]
 8009e3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e40:	041b      	lsls	r3, r3, #16
 8009e42:	0c1b      	lsrs	r3, r3, #16
 8009e44:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8009e46:	8983      	ldrh	r3, [r0, #12]
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	4319      	orrs	r1, r3
 8009e4c:	8181      	strh	r1, [r0, #12]
 8009e4e:	4770      	bx	lr

08009e50 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8009e50:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8009e52:	b119      	cbz	r1, 8009e5c <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	f043 0302 	orr.w	r3, r3, #2
 8009e5a:	e003      	b.n	8009e64 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8009e5c:	f023 0302 	bic.w	r3, r3, #2
 8009e60:	041b      	lsls	r3, r3, #16
 8009e62:	0c1b      	lsrs	r3, r3, #16
 8009e64:	8183      	strh	r3, [r0, #12]
 8009e66:	4770      	bx	lr

08009e68 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8009e68:	8a03      	ldrh	r3, [r0, #16]
 8009e6a:	f023 0320 	bic.w	r3, r3, #32
 8009e6e:	041b      	lsls	r3, r3, #16
 8009e70:	0c1b      	lsrs	r3, r3, #16
 8009e72:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8009e74:	8a03      	ldrh	r3, [r0, #16]
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	4319      	orrs	r1, r3
 8009e7a:	8201      	strh	r1, [r0, #16]
 8009e7c:	4770      	bx	lr

08009e7e <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8009e7e:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009e80:	b119      	cbz	r1, 8009e8a <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009e88:	e003      	b.n	8009e92 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8009e8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e8e:	041b      	lsls	r3, r3, #16
 8009e90:	0c1b      	lsrs	r3, r3, #16
 8009e92:	8203      	strh	r3, [r0, #16]
 8009e94:	4770      	bx	lr

08009e96 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8009e96:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8009e9a:	8081      	strh	r1, [r0, #4]
 8009e9c:	4770      	bx	lr

08009e9e <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8009e9e:	8880      	ldrh	r0, [r0, #4]
}
 8009ea0:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8009ea4:	4770      	bx	lr

08009ea6 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8009ea6:	8983      	ldrh	r3, [r0, #12]
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	8183      	strh	r3, [r0, #12]
 8009eb0:	4770      	bx	lr

08009eb2 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8009eb2:	8b03      	ldrh	r3, [r0, #24]
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8009eb8:	8b03      	ldrh	r3, [r0, #24]
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8009ec0:	8301      	strh	r1, [r0, #24]
 8009ec2:	4770      	bx	lr

08009ec4 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8009ec4:	8b03      	ldrh	r3, [r0, #24]
 8009ec6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009eca:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8009ecc:	8b03      	ldrh	r3, [r0, #24]
 8009ece:	b29b      	uxth	r3, r3
 8009ed0:	4319      	orrs	r1, r3
 8009ed2:	8301      	strh	r1, [r0, #24]
 8009ed4:	4770      	bx	lr

08009ed6 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8009ed6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009ed8:	b119      	cbz	r1, 8009ee2 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	f043 0320 	orr.w	r3, r3, #32
 8009ee0:	e003      	b.n	8009eea <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8009ee2:	f023 0320 	bic.w	r3, r3, #32
 8009ee6:	041b      	lsls	r3, r3, #16
 8009ee8:	0c1b      	lsrs	r3, r3, #16
 8009eea:	8283      	strh	r3, [r0, #20]
 8009eec:	4770      	bx	lr

08009eee <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8009eee:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009ef0:	b119      	cbz	r1, 8009efa <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	f043 0310 	orr.w	r3, r3, #16
 8009ef8:	e003      	b.n	8009f02 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8009efa:	f023 0310 	bic.w	r3, r3, #16
 8009efe:	041b      	lsls	r3, r3, #16
 8009f00:	0c1b      	lsrs	r3, r3, #16
 8009f02:	8283      	strh	r3, [r0, #20]
 8009f04:	4770      	bx	lr

08009f06 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8009f06:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009f08:	b119      	cbz	r1, 8009f12 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	f043 0308 	orr.w	r3, r3, #8
 8009f10:	e003      	b.n	8009f1a <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8009f12:	f023 0308 	bic.w	r3, r3, #8
 8009f16:	041b      	lsls	r3, r3, #16
 8009f18:	0c1b      	lsrs	r3, r3, #16
 8009f1a:	8283      	strh	r3, [r0, #20]
 8009f1c:	4770      	bx	lr

08009f1e <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8009f1e:	8a83      	ldrh	r3, [r0, #20]
 8009f20:	f023 0304 	bic.w	r3, r3, #4
 8009f24:	041b      	lsls	r3, r3, #16
 8009f26:	0c1b      	lsrs	r3, r3, #16
 8009f28:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8009f2a:	8a83      	ldrh	r3, [r0, #20]
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	4319      	orrs	r1, r3
 8009f30:	8281      	strh	r1, [r0, #20]
 8009f32:	4770      	bx	lr

08009f34 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8009f34:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8009f36:	b119      	cbz	r1, 8009f40 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	f043 0302 	orr.w	r3, r3, #2
 8009f3e:	e003      	b.n	8009f48 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8009f40:	f023 0302 	bic.w	r3, r3, #2
 8009f44:	041b      	lsls	r3, r3, #16
 8009f46:	0c1b      	lsrs	r3, r3, #16
 8009f48:	8283      	strh	r3, [r0, #20]
 8009f4a:	4770      	bx	lr

08009f4c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8009f4c:	8803      	ldrh	r3, [r0, #0]
 8009f4e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8009f50:	bf0c      	ite	eq
 8009f52:	2000      	moveq	r0, #0
 8009f54:	2001      	movne	r0, #1
 8009f56:	4770      	bx	lr

08009f58 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8009f58:	43c9      	mvns	r1, r1
 8009f5a:	b289      	uxth	r1, r1
 8009f5c:	8001      	strh	r1, [r0, #0]
 8009f5e:	4770      	bx	lr

08009f60 <USART_GetITStatus>:
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 8009f60:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8009f62:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8009f66:	f001 031f 	and.w	r3, r1, #31
 8009f6a:	2201      	movs	r2, #1
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009f6c:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8009f6e:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009f72:	d101      	bne.n	8009f78 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8009f74:	8983      	ldrh	r3, [r0, #12]
 8009f76:	e003      	b.n	8009f80 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8009f78:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8009f7a:	bf0c      	ite	eq
 8009f7c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8009f7e:	8a83      	ldrhne	r3, [r0, #20]
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8009f84:	8802      	ldrh	r2, [r0, #0]
 8009f86:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8009f88:	b143      	cbz	r3, 8009f9c <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	0a09      	lsrs	r1, r1, #8
 8009f8e:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8009f92:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8009f94:	bf0c      	ite	eq
 8009f96:	2000      	moveq	r0, #0
 8009f98:	2001      	movne	r0, #1
 8009f9a:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8009f9c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8009f9e:	bd10      	pop	{r4, pc}

08009fa0 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 8009fa0:	0a09      	lsrs	r1, r1, #8
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 8009fa6:	43db      	mvns	r3, r3
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	8003      	strh	r3, [r0, #0]
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop

08009fb0 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8009fb0:	bf30      	wfi
    BX r14
 8009fb2:	4770      	bx	lr

08009fb4 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8009fb4:	bf20      	wfe
    BX r14
 8009fb6:	4770      	bx	lr

08009fb8 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8009fb8:	bf40      	sev
    BX r14
 8009fba:	4770      	bx	lr

08009fbc <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8009fbc:	f3bf 8f6f 	isb	sy
    BX r14
 8009fc0:	4770      	bx	lr

08009fc2 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8009fc2:	f3bf 8f4f 	dsb	sy
    BX r14
 8009fc6:	4770      	bx	lr

08009fc8 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8009fc8:	f3bf 8f5f 	dmb	sy
    BX r14
 8009fcc:	4770      	bx	lr

08009fce <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8009fce:	df01      	svc	1
    BX r14
 8009fd0:	4770      	bx	lr

08009fd2 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8009fd2:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8009fd6:	4770      	bx	lr

08009fd8 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8009fd8:	f380 8814 	msr	CONTROL, r0
  ISB
 8009fdc:	f3bf 8f6f 	isb	sy
  BX r14
 8009fe0:	4770      	bx	lr

08009fe2 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8009fe2:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8009fe6:	4770      	bx	lr

08009fe8 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8009fe8:	f380 8809 	msr	PSP, r0
    BX r14
 8009fec:	4770      	bx	lr

08009fee <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8009fee:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8009ff2:	4770      	bx	lr

08009ff4 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8009ff4:	f380 8808 	msr	MSP, r0
    BX r14
 8009ff8:	4770      	bx	lr

08009ffa <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8009ffa:	b672      	cpsid	i
  BX r14
 8009ffc:	4770      	bx	lr

08009ffe <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8009ffe:	b662      	cpsie	i
  BX r14
 800a000:	4770      	bx	lr

0800a002 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800a002:	b671      	cpsid	f
  BX r14
 800a004:	4770      	bx	lr

0800a006 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800a006:	b661      	cpsie	f
  BX r14
 800a008:	4770      	bx	lr

0800a00a <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800a00a:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800a00e:	4770      	bx	lr

0800a010 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 800a010:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 800a014:	4770      	bx	lr

0800a016 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800a016:	ba40      	rev16	r0, r0
  BX r14
 800a018:	4770      	bx	lr

0800a01a <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800a01a:	ba00      	rev	r0, r0
  BX r14
 800a01c:	4770      	bx	lr
	...

0800a020 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800a020:	4668      	mov	r0, sp
 800a022:	f020 0107 	bic.w	r1, r0, #7
 800a026:	468d      	mov	sp, r1
 800a028:	b501      	push	{r0, lr}

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800a02a:	2300      	movs	r3, #0
 800a02c:	4a0b      	ldr	r2, [pc, #44]	; (800a05c <Reset_Handler+0x3c>)
 800a02e:	490c      	ldr	r1, [pc, #48]	; (800a060 <Reset_Handler+0x40>)
 800a030:	1898      	adds	r0, r3, r2
 800a032:	4288      	cmp	r0, r1
 800a034:	d204      	bcs.n	800a040 <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 800a036:	490b      	ldr	r1, [pc, #44]	; (800a064 <Reset_Handler+0x44>)
 800a038:	5859      	ldr	r1, [r3, r1]
 800a03a:	5099      	str	r1, [r3, r2]
 800a03c:	3304      	adds	r3, #4
 800a03e:	e7f5      	b.n	800a02c <Reset_Handler+0xc>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800a040:	4b09      	ldr	r3, [pc, #36]	; (800a068 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800a042:	4a0a      	ldr	r2, [pc, #40]	; (800a06c <Reset_Handler+0x4c>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d203      	bcs.n	800a050 <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 800a048:	2200      	movs	r2, #0
 800a04a:	f843 2b04 	str.w	r2, [r3], #4
 800a04e:	e7f8      	b.n	800a042 <Reset_Handler+0x22>
    }

    //
    // Call the application's entry point.
    //
    main();
 800a050:	f000 ffd2 	bl	800aff8 <main>
}
 800a054:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 800a058:	4685      	mov	sp, r0
 800a05a:	4770      	bx	lr
 800a05c:	20000000 	andcs	r0, r0, r0
 800a060:	2000050c 	andcs	r0, r0, ip, lsl #10
 800a064:	0800d0c4 	stmdaeq	r0, {r2, r6, r7, ip, lr, pc}
 800a068:	2000050c 	andcs	r0, r0, ip, lsl #10
 800a06c:	20000a14 	andcs	r0, r0, r4, lsl sl

0800a070 <__aeabi_drsub>:
 800a070:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800a074:	e002      	b.n	800a07c <__adddf3>
 800a076:	bf00      	nop

0800a078 <__aeabi_dsub>:
 800a078:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800a07c <__adddf3>:
 800a07c:	b530      	push	{r4, r5, lr}
 800a07e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800a082:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800a086:	ea94 0f05 	teq	r4, r5
 800a08a:	bf08      	it	eq
 800a08c:	ea90 0f02 	teqeq	r0, r2
 800a090:	bf1f      	itttt	ne
 800a092:	ea54 0c00 	orrsne.w	ip, r4, r0
 800a096:	ea55 0c02 	orrsne.w	ip, r5, r2
 800a09a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800a09e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800a0a2:	f000 80e2 	beq.w	800a26a <__adddf3+0x1ee>
 800a0a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800a0aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800a0ae:	bfb8      	it	lt
 800a0b0:	426d      	neglt	r5, r5
 800a0b2:	dd0c      	ble.n	800a0ce <__adddf3+0x52>
 800a0b4:	442c      	add	r4, r5
 800a0b6:	ea80 0202 	eor.w	r2, r0, r2
 800a0ba:	ea81 0303 	eor.w	r3, r1, r3
 800a0be:	ea82 0000 	eor.w	r0, r2, r0
 800a0c2:	ea83 0101 	eor.w	r1, r3, r1
 800a0c6:	ea80 0202 	eor.w	r2, r0, r2
 800a0ca:	ea81 0303 	eor.w	r3, r1, r3
 800a0ce:	2d36      	cmp	r5, #54	; 0x36
 800a0d0:	bf88      	it	hi
 800a0d2:	bd30      	pophi	{r4, r5, pc}
 800a0d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800a0d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a0dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800a0e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800a0e4:	d002      	beq.n	800a0ec <__adddf3+0x70>
 800a0e6:	4240      	negs	r0, r0
 800a0e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a0ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800a0f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a0f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800a0f8:	d002      	beq.n	800a100 <__adddf3+0x84>
 800a0fa:	4252      	negs	r2, r2
 800a0fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a100:	ea94 0f05 	teq	r4, r5
 800a104:	f000 80a7 	beq.w	800a256 <__adddf3+0x1da>
 800a108:	f1a4 0401 	sub.w	r4, r4, #1
 800a10c:	f1d5 0e20 	rsbs	lr, r5, #32
 800a110:	db0d      	blt.n	800a12e <__adddf3+0xb2>
 800a112:	fa02 fc0e 	lsl.w	ip, r2, lr
 800a116:	fa22 f205 	lsr.w	r2, r2, r5
 800a11a:	1880      	adds	r0, r0, r2
 800a11c:	f141 0100 	adc.w	r1, r1, #0
 800a120:	fa03 f20e 	lsl.w	r2, r3, lr
 800a124:	1880      	adds	r0, r0, r2
 800a126:	fa43 f305 	asr.w	r3, r3, r5
 800a12a:	4159      	adcs	r1, r3
 800a12c:	e00e      	b.n	800a14c <__adddf3+0xd0>
 800a12e:	f1a5 0520 	sub.w	r5, r5, #32
 800a132:	f10e 0e20 	add.w	lr, lr, #32
 800a136:	2a01      	cmp	r2, #1
 800a138:	fa03 fc0e 	lsl.w	ip, r3, lr
 800a13c:	bf28      	it	cs
 800a13e:	f04c 0c02 	orrcs.w	ip, ip, #2
 800a142:	fa43 f305 	asr.w	r3, r3, r5
 800a146:	18c0      	adds	r0, r0, r3
 800a148:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800a14c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a150:	d507      	bpl.n	800a162 <__adddf3+0xe6>
 800a152:	f04f 0e00 	mov.w	lr, #0
 800a156:	f1dc 0c00 	rsbs	ip, ip, #0
 800a15a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800a15e:	eb6e 0101 	sbc.w	r1, lr, r1
 800a162:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a166:	d31b      	bcc.n	800a1a0 <__adddf3+0x124>
 800a168:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800a16c:	d30c      	bcc.n	800a188 <__adddf3+0x10c>
 800a16e:	0849      	lsrs	r1, r1, #1
 800a170:	ea5f 0030 	movs.w	r0, r0, rrx
 800a174:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800a178:	f104 0401 	add.w	r4, r4, #1
 800a17c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800a180:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800a184:	f080 809a 	bcs.w	800a2bc <__adddf3+0x240>
 800a188:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800a18c:	bf08      	it	eq
 800a18e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a192:	f150 0000 	adcs.w	r0, r0, #0
 800a196:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a19a:	ea41 0105 	orr.w	r1, r1, r5
 800a19e:	bd30      	pop	{r4, r5, pc}
 800a1a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800a1a4:	4140      	adcs	r0, r0
 800a1a6:	eb41 0101 	adc.w	r1, r1, r1
 800a1aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a1ae:	f1a4 0401 	sub.w	r4, r4, #1
 800a1b2:	d1e9      	bne.n	800a188 <__adddf3+0x10c>
 800a1b4:	f091 0f00 	teq	r1, #0
 800a1b8:	bf04      	itt	eq
 800a1ba:	4601      	moveq	r1, r0
 800a1bc:	2000      	moveq	r0, #0
 800a1be:	fab1 f381 	clz	r3, r1
 800a1c2:	bf08      	it	eq
 800a1c4:	3320      	addeq	r3, #32
 800a1c6:	f1a3 030b 	sub.w	r3, r3, #11
 800a1ca:	f1b3 0220 	subs.w	r2, r3, #32
 800a1ce:	da0c      	bge.n	800a1ea <__adddf3+0x16e>
 800a1d0:	320c      	adds	r2, #12
 800a1d2:	dd08      	ble.n	800a1e6 <__adddf3+0x16a>
 800a1d4:	f102 0c14 	add.w	ip, r2, #20
 800a1d8:	f1c2 020c 	rsb	r2, r2, #12
 800a1dc:	fa01 f00c 	lsl.w	r0, r1, ip
 800a1e0:	fa21 f102 	lsr.w	r1, r1, r2
 800a1e4:	e00c      	b.n	800a200 <__adddf3+0x184>
 800a1e6:	f102 0214 	add.w	r2, r2, #20
 800a1ea:	bfd8      	it	le
 800a1ec:	f1c2 0c20 	rsble	ip, r2, #32
 800a1f0:	fa01 f102 	lsl.w	r1, r1, r2
 800a1f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 800a1f8:	bfdc      	itt	le
 800a1fa:	ea41 010c 	orrle.w	r1, r1, ip
 800a1fe:	4090      	lslle	r0, r2
 800a200:	1ae4      	subs	r4, r4, r3
 800a202:	bfa2      	ittt	ge
 800a204:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800a208:	4329      	orrge	r1, r5
 800a20a:	bd30      	popge	{r4, r5, pc}
 800a20c:	ea6f 0404 	mvn.w	r4, r4
 800a210:	3c1f      	subs	r4, #31
 800a212:	da1c      	bge.n	800a24e <__adddf3+0x1d2>
 800a214:	340c      	adds	r4, #12
 800a216:	dc0e      	bgt.n	800a236 <__adddf3+0x1ba>
 800a218:	f104 0414 	add.w	r4, r4, #20
 800a21c:	f1c4 0220 	rsb	r2, r4, #32
 800a220:	fa20 f004 	lsr.w	r0, r0, r4
 800a224:	fa01 f302 	lsl.w	r3, r1, r2
 800a228:	ea40 0003 	orr.w	r0, r0, r3
 800a22c:	fa21 f304 	lsr.w	r3, r1, r4
 800a230:	ea45 0103 	orr.w	r1, r5, r3
 800a234:	bd30      	pop	{r4, r5, pc}
 800a236:	f1c4 040c 	rsb	r4, r4, #12
 800a23a:	f1c4 0220 	rsb	r2, r4, #32
 800a23e:	fa20 f002 	lsr.w	r0, r0, r2
 800a242:	fa01 f304 	lsl.w	r3, r1, r4
 800a246:	ea40 0003 	orr.w	r0, r0, r3
 800a24a:	4629      	mov	r1, r5
 800a24c:	bd30      	pop	{r4, r5, pc}
 800a24e:	fa21 f004 	lsr.w	r0, r1, r4
 800a252:	4629      	mov	r1, r5
 800a254:	bd30      	pop	{r4, r5, pc}
 800a256:	f094 0f00 	teq	r4, #0
 800a25a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800a25e:	bf06      	itte	eq
 800a260:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800a264:	3401      	addeq	r4, #1
 800a266:	3d01      	subne	r5, #1
 800a268:	e74e      	b.n	800a108 <__adddf3+0x8c>
 800a26a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800a26e:	bf18      	it	ne
 800a270:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800a274:	d029      	beq.n	800a2ca <__adddf3+0x24e>
 800a276:	ea94 0f05 	teq	r4, r5
 800a27a:	bf08      	it	eq
 800a27c:	ea90 0f02 	teqeq	r0, r2
 800a280:	d005      	beq.n	800a28e <__adddf3+0x212>
 800a282:	ea54 0c00 	orrs.w	ip, r4, r0
 800a286:	bf04      	itt	eq
 800a288:	4619      	moveq	r1, r3
 800a28a:	4610      	moveq	r0, r2
 800a28c:	bd30      	pop	{r4, r5, pc}
 800a28e:	ea91 0f03 	teq	r1, r3
 800a292:	bf1e      	ittt	ne
 800a294:	2100      	movne	r1, #0
 800a296:	2000      	movne	r0, #0
 800a298:	bd30      	popne	{r4, r5, pc}
 800a29a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800a29e:	d105      	bne.n	800a2ac <__adddf3+0x230>
 800a2a0:	0040      	lsls	r0, r0, #1
 800a2a2:	4149      	adcs	r1, r1
 800a2a4:	bf28      	it	cs
 800a2a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800a2aa:	bd30      	pop	{r4, r5, pc}
 800a2ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800a2b0:	bf3c      	itt	cc
 800a2b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800a2b6:	bd30      	popcc	{r4, r5, pc}
 800a2b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a2bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800a2c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a2c4:	f04f 0000 	mov.w	r0, #0
 800a2c8:	bd30      	pop	{r4, r5, pc}
 800a2ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800a2ce:	bf1a      	itte	ne
 800a2d0:	4619      	movne	r1, r3
 800a2d2:	4610      	movne	r0, r2
 800a2d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800a2d8:	bf1c      	itt	ne
 800a2da:	460b      	movne	r3, r1
 800a2dc:	4602      	movne	r2, r0
 800a2de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a2e2:	bf06      	itte	eq
 800a2e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800a2e8:	ea91 0f03 	teqeq	r1, r3
 800a2ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800a2f0:	bd30      	pop	{r4, r5, pc}
 800a2f2:	bf00      	nop

0800a2f4 <__aeabi_ui2d>:
 800a2f4:	f090 0f00 	teq	r0, #0
 800a2f8:	bf04      	itt	eq
 800a2fa:	2100      	moveq	r1, #0
 800a2fc:	4770      	bxeq	lr
 800a2fe:	b530      	push	{r4, r5, lr}
 800a300:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a304:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a308:	f04f 0500 	mov.w	r5, #0
 800a30c:	f04f 0100 	mov.w	r1, #0
 800a310:	e750      	b.n	800a1b4 <__adddf3+0x138>
 800a312:	bf00      	nop

0800a314 <__aeabi_i2d>:
 800a314:	f090 0f00 	teq	r0, #0
 800a318:	bf04      	itt	eq
 800a31a:	2100      	moveq	r1, #0
 800a31c:	4770      	bxeq	lr
 800a31e:	b530      	push	{r4, r5, lr}
 800a320:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a324:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a328:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800a32c:	bf48      	it	mi
 800a32e:	4240      	negmi	r0, r0
 800a330:	f04f 0100 	mov.w	r1, #0
 800a334:	e73e      	b.n	800a1b4 <__adddf3+0x138>
 800a336:	bf00      	nop

0800a338 <__aeabi_f2d>:
 800a338:	0042      	lsls	r2, r0, #1
 800a33a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800a33e:	ea4f 0131 	mov.w	r1, r1, rrx
 800a342:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800a346:	bf1f      	itttt	ne
 800a348:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800a34c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800a350:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800a354:	4770      	bxne	lr
 800a356:	f092 0f00 	teq	r2, #0
 800a35a:	bf14      	ite	ne
 800a35c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800a360:	4770      	bxeq	lr
 800a362:	b530      	push	{r4, r5, lr}
 800a364:	f44f 7460 	mov.w	r4, #896	; 0x380
 800a368:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a36c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a370:	e720      	b.n	800a1b4 <__adddf3+0x138>
 800a372:	bf00      	nop

0800a374 <__aeabi_ul2d>:
 800a374:	ea50 0201 	orrs.w	r2, r0, r1
 800a378:	bf08      	it	eq
 800a37a:	4770      	bxeq	lr
 800a37c:	b530      	push	{r4, r5, lr}
 800a37e:	f04f 0500 	mov.w	r5, #0
 800a382:	e00a      	b.n	800a39a <__aeabi_l2d+0x16>

0800a384 <__aeabi_l2d>:
 800a384:	ea50 0201 	orrs.w	r2, r0, r1
 800a388:	bf08      	it	eq
 800a38a:	4770      	bxeq	lr
 800a38c:	b530      	push	{r4, r5, lr}
 800a38e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800a392:	d502      	bpl.n	800a39a <__aeabi_l2d+0x16>
 800a394:	4240      	negs	r0, r0
 800a396:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a39a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a39e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a3a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800a3a6:	f43f aedc 	beq.w	800a162 <__adddf3+0xe6>
 800a3aa:	f04f 0203 	mov.w	r2, #3
 800a3ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a3b2:	bf18      	it	ne
 800a3b4:	3203      	addne	r2, #3
 800a3b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a3ba:	bf18      	it	ne
 800a3bc:	3203      	addne	r2, #3
 800a3be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800a3c2:	f1c2 0320 	rsb	r3, r2, #32
 800a3c6:	fa00 fc03 	lsl.w	ip, r0, r3
 800a3ca:	fa20 f002 	lsr.w	r0, r0, r2
 800a3ce:	fa01 fe03 	lsl.w	lr, r1, r3
 800a3d2:	ea40 000e 	orr.w	r0, r0, lr
 800a3d6:	fa21 f102 	lsr.w	r1, r1, r2
 800a3da:	4414      	add	r4, r2
 800a3dc:	e6c1      	b.n	800a162 <__adddf3+0xe6>
 800a3de:	bf00      	nop

0800a3e0 <__aeabi_dmul>:
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a3e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a3ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a3ee:	bf1d      	ittte	ne
 800a3f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a3f4:	ea94 0f0c 	teqne	r4, ip
 800a3f8:	ea95 0f0c 	teqne	r5, ip
 800a3fc:	f000 f8de 	bleq	800a5bc <__aeabi_dmul+0x1dc>
 800a400:	442c      	add	r4, r5
 800a402:	ea81 0603 	eor.w	r6, r1, r3
 800a406:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800a40a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800a40e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800a412:	bf18      	it	ne
 800a414:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800a418:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a41c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a420:	d038      	beq.n	800a494 <__aeabi_dmul+0xb4>
 800a422:	fba0 ce02 	umull	ip, lr, r0, r2
 800a426:	f04f 0500 	mov.w	r5, #0
 800a42a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800a42e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800a432:	fbe0 e503 	umlal	lr, r5, r0, r3
 800a436:	f04f 0600 	mov.w	r6, #0
 800a43a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800a43e:	f09c 0f00 	teq	ip, #0
 800a442:	bf18      	it	ne
 800a444:	f04e 0e01 	orrne.w	lr, lr, #1
 800a448:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800a44c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800a450:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800a454:	d204      	bcs.n	800a460 <__aeabi_dmul+0x80>
 800a456:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800a45a:	416d      	adcs	r5, r5
 800a45c:	eb46 0606 	adc.w	r6, r6, r6
 800a460:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800a464:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800a468:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800a46c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800a470:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800a474:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a478:	bf88      	it	hi
 800a47a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a47e:	d81e      	bhi.n	800a4be <__aeabi_dmul+0xde>
 800a480:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800a484:	bf08      	it	eq
 800a486:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800a48a:	f150 0000 	adcs.w	r0, r0, #0
 800a48e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a492:	bd70      	pop	{r4, r5, r6, pc}
 800a494:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800a498:	ea46 0101 	orr.w	r1, r6, r1
 800a49c:	ea40 0002 	orr.w	r0, r0, r2
 800a4a0:	ea81 0103 	eor.w	r1, r1, r3
 800a4a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800a4a8:	bfc2      	ittt	gt
 800a4aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a4ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a4b2:	bd70      	popgt	{r4, r5, r6, pc}
 800a4b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a4b8:	f04f 0e00 	mov.w	lr, #0
 800a4bc:	3c01      	subs	r4, #1
 800a4be:	f300 80ab 	bgt.w	800a618 <__aeabi_dmul+0x238>
 800a4c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800a4c6:	bfde      	ittt	le
 800a4c8:	2000      	movle	r0, #0
 800a4ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800a4ce:	bd70      	pople	{r4, r5, r6, pc}
 800a4d0:	f1c4 0400 	rsb	r4, r4, #0
 800a4d4:	3c20      	subs	r4, #32
 800a4d6:	da35      	bge.n	800a544 <__aeabi_dmul+0x164>
 800a4d8:	340c      	adds	r4, #12
 800a4da:	dc1b      	bgt.n	800a514 <__aeabi_dmul+0x134>
 800a4dc:	f104 0414 	add.w	r4, r4, #20
 800a4e0:	f1c4 0520 	rsb	r5, r4, #32
 800a4e4:	fa00 f305 	lsl.w	r3, r0, r5
 800a4e8:	fa20 f004 	lsr.w	r0, r0, r4
 800a4ec:	fa01 f205 	lsl.w	r2, r1, r5
 800a4f0:	ea40 0002 	orr.w	r0, r0, r2
 800a4f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800a4f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a4fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a500:	fa21 f604 	lsr.w	r6, r1, r4
 800a504:	eb42 0106 	adc.w	r1, r2, r6
 800a508:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a50c:	bf08      	it	eq
 800a50e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a512:	bd70      	pop	{r4, r5, r6, pc}
 800a514:	f1c4 040c 	rsb	r4, r4, #12
 800a518:	f1c4 0520 	rsb	r5, r4, #32
 800a51c:	fa00 f304 	lsl.w	r3, r0, r4
 800a520:	fa20 f005 	lsr.w	r0, r0, r5
 800a524:	fa01 f204 	lsl.w	r2, r1, r4
 800a528:	ea40 0002 	orr.w	r0, r0, r2
 800a52c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a530:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a534:	f141 0100 	adc.w	r1, r1, #0
 800a538:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a53c:	bf08      	it	eq
 800a53e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a542:	bd70      	pop	{r4, r5, r6, pc}
 800a544:	f1c4 0520 	rsb	r5, r4, #32
 800a548:	fa00 f205 	lsl.w	r2, r0, r5
 800a54c:	ea4e 0e02 	orr.w	lr, lr, r2
 800a550:	fa20 f304 	lsr.w	r3, r0, r4
 800a554:	fa01 f205 	lsl.w	r2, r1, r5
 800a558:	ea43 0302 	orr.w	r3, r3, r2
 800a55c:	fa21 f004 	lsr.w	r0, r1, r4
 800a560:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a564:	fa21 f204 	lsr.w	r2, r1, r4
 800a568:	ea20 0002 	bic.w	r0, r0, r2
 800a56c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800a570:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a574:	bf08      	it	eq
 800a576:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a57a:	bd70      	pop	{r4, r5, r6, pc}
 800a57c:	f094 0f00 	teq	r4, #0
 800a580:	d10f      	bne.n	800a5a2 <__aeabi_dmul+0x1c2>
 800a582:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800a586:	0040      	lsls	r0, r0, #1
 800a588:	eb41 0101 	adc.w	r1, r1, r1
 800a58c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a590:	bf08      	it	eq
 800a592:	3c01      	subeq	r4, #1
 800a594:	d0f7      	beq.n	800a586 <__aeabi_dmul+0x1a6>
 800a596:	ea41 0106 	orr.w	r1, r1, r6
 800a59a:	f095 0f00 	teq	r5, #0
 800a59e:	bf18      	it	ne
 800a5a0:	4770      	bxne	lr
 800a5a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800a5a6:	0052      	lsls	r2, r2, #1
 800a5a8:	eb43 0303 	adc.w	r3, r3, r3
 800a5ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800a5b0:	bf08      	it	eq
 800a5b2:	3d01      	subeq	r5, #1
 800a5b4:	d0f7      	beq.n	800a5a6 <__aeabi_dmul+0x1c6>
 800a5b6:	ea43 0306 	orr.w	r3, r3, r6
 800a5ba:	4770      	bx	lr
 800a5bc:	ea94 0f0c 	teq	r4, ip
 800a5c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a5c4:	bf18      	it	ne
 800a5c6:	ea95 0f0c 	teqne	r5, ip
 800a5ca:	d00c      	beq.n	800a5e6 <__aeabi_dmul+0x206>
 800a5cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a5d0:	bf18      	it	ne
 800a5d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a5d6:	d1d1      	bne.n	800a57c <__aeabi_dmul+0x19c>
 800a5d8:	ea81 0103 	eor.w	r1, r1, r3
 800a5dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a5e0:	f04f 0000 	mov.w	r0, #0
 800a5e4:	bd70      	pop	{r4, r5, r6, pc}
 800a5e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a5ea:	bf06      	itte	eq
 800a5ec:	4610      	moveq	r0, r2
 800a5ee:	4619      	moveq	r1, r3
 800a5f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a5f4:	d019      	beq.n	800a62a <__aeabi_dmul+0x24a>
 800a5f6:	ea94 0f0c 	teq	r4, ip
 800a5fa:	d102      	bne.n	800a602 <__aeabi_dmul+0x222>
 800a5fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800a600:	d113      	bne.n	800a62a <__aeabi_dmul+0x24a>
 800a602:	ea95 0f0c 	teq	r5, ip
 800a606:	d105      	bne.n	800a614 <__aeabi_dmul+0x234>
 800a608:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800a60c:	bf1c      	itt	ne
 800a60e:	4610      	movne	r0, r2
 800a610:	4619      	movne	r1, r3
 800a612:	d10a      	bne.n	800a62a <__aeabi_dmul+0x24a>
 800a614:	ea81 0103 	eor.w	r1, r1, r3
 800a618:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a61c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a620:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a624:	f04f 0000 	mov.w	r0, #0
 800a628:	bd70      	pop	{r4, r5, r6, pc}
 800a62a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a62e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800a632:	bd70      	pop	{r4, r5, r6, pc}

0800a634 <__aeabi_ddiv>:
 800a634:	b570      	push	{r4, r5, r6, lr}
 800a636:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a63a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a63e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a642:	bf1d      	ittte	ne
 800a644:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a648:	ea94 0f0c 	teqne	r4, ip
 800a64c:	ea95 0f0c 	teqne	r5, ip
 800a650:	f000 f8a7 	bleq	800a7a2 <__aeabi_ddiv+0x16e>
 800a654:	eba4 0405 	sub.w	r4, r4, r5
 800a658:	ea81 0e03 	eor.w	lr, r1, r3
 800a65c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a660:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a664:	f000 8088 	beq.w	800a778 <__aeabi_ddiv+0x144>
 800a668:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a66c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800a670:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800a674:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800a678:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800a67c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800a680:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800a684:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800a688:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800a68c:	429d      	cmp	r5, r3
 800a68e:	bf08      	it	eq
 800a690:	4296      	cmpeq	r6, r2
 800a692:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800a696:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800a69a:	d202      	bcs.n	800a6a2 <__aeabi_ddiv+0x6e>
 800a69c:	085b      	lsrs	r3, r3, #1
 800a69e:	ea4f 0232 	mov.w	r2, r2, rrx
 800a6a2:	1ab6      	subs	r6, r6, r2
 800a6a4:	eb65 0503 	sbc.w	r5, r5, r3
 800a6a8:	085b      	lsrs	r3, r3, #1
 800a6aa:	ea4f 0232 	mov.w	r2, r2, rrx
 800a6ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a6b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800a6b6:	ebb6 0e02 	subs.w	lr, r6, r2
 800a6ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a6be:	bf22      	ittt	cs
 800a6c0:	1ab6      	subcs	r6, r6, r2
 800a6c2:	4675      	movcs	r5, lr
 800a6c4:	ea40 000c 	orrcs.w	r0, r0, ip
 800a6c8:	085b      	lsrs	r3, r3, #1
 800a6ca:	ea4f 0232 	mov.w	r2, r2, rrx
 800a6ce:	ebb6 0e02 	subs.w	lr, r6, r2
 800a6d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a6d6:	bf22      	ittt	cs
 800a6d8:	1ab6      	subcs	r6, r6, r2
 800a6da:	4675      	movcs	r5, lr
 800a6dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800a6e0:	085b      	lsrs	r3, r3, #1
 800a6e2:	ea4f 0232 	mov.w	r2, r2, rrx
 800a6e6:	ebb6 0e02 	subs.w	lr, r6, r2
 800a6ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a6ee:	bf22      	ittt	cs
 800a6f0:	1ab6      	subcs	r6, r6, r2
 800a6f2:	4675      	movcs	r5, lr
 800a6f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800a6f8:	085b      	lsrs	r3, r3, #1
 800a6fa:	ea4f 0232 	mov.w	r2, r2, rrx
 800a6fe:	ebb6 0e02 	subs.w	lr, r6, r2
 800a702:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a706:	bf22      	ittt	cs
 800a708:	1ab6      	subcs	r6, r6, r2
 800a70a:	4675      	movcs	r5, lr
 800a70c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800a710:	ea55 0e06 	orrs.w	lr, r5, r6
 800a714:	d018      	beq.n	800a748 <__aeabi_ddiv+0x114>
 800a716:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800a71a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800a71e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800a722:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a726:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800a72a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a72e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800a732:	d1c0      	bne.n	800a6b6 <__aeabi_ddiv+0x82>
 800a734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a738:	d10b      	bne.n	800a752 <__aeabi_ddiv+0x11e>
 800a73a:	ea41 0100 	orr.w	r1, r1, r0
 800a73e:	f04f 0000 	mov.w	r0, #0
 800a742:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800a746:	e7b6      	b.n	800a6b6 <__aeabi_ddiv+0x82>
 800a748:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a74c:	bf04      	itt	eq
 800a74e:	4301      	orreq	r1, r0
 800a750:	2000      	moveq	r0, #0
 800a752:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a756:	bf88      	it	hi
 800a758:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a75c:	f63f aeaf 	bhi.w	800a4be <__aeabi_dmul+0xde>
 800a760:	ebb5 0c03 	subs.w	ip, r5, r3
 800a764:	bf04      	itt	eq
 800a766:	ebb6 0c02 	subseq.w	ip, r6, r2
 800a76a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a76e:	f150 0000 	adcs.w	r0, r0, #0
 800a772:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a776:	bd70      	pop	{r4, r5, r6, pc}
 800a778:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800a77c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800a780:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800a784:	bfc2      	ittt	gt
 800a786:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a78a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a78e:	bd70      	popgt	{r4, r5, r6, pc}
 800a790:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a794:	f04f 0e00 	mov.w	lr, #0
 800a798:	3c01      	subs	r4, #1
 800a79a:	e690      	b.n	800a4be <__aeabi_dmul+0xde>
 800a79c:	ea45 0e06 	orr.w	lr, r5, r6
 800a7a0:	e68d      	b.n	800a4be <__aeabi_dmul+0xde>
 800a7a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a7a6:	ea94 0f0c 	teq	r4, ip
 800a7aa:	bf08      	it	eq
 800a7ac:	ea95 0f0c 	teqeq	r5, ip
 800a7b0:	f43f af3b 	beq.w	800a62a <__aeabi_dmul+0x24a>
 800a7b4:	ea94 0f0c 	teq	r4, ip
 800a7b8:	d10a      	bne.n	800a7d0 <__aeabi_ddiv+0x19c>
 800a7ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a7be:	f47f af34 	bne.w	800a62a <__aeabi_dmul+0x24a>
 800a7c2:	ea95 0f0c 	teq	r5, ip
 800a7c6:	f47f af25 	bne.w	800a614 <__aeabi_dmul+0x234>
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	e72c      	b.n	800a62a <__aeabi_dmul+0x24a>
 800a7d0:	ea95 0f0c 	teq	r5, ip
 800a7d4:	d106      	bne.n	800a7e4 <__aeabi_ddiv+0x1b0>
 800a7d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a7da:	f43f aefd 	beq.w	800a5d8 <__aeabi_dmul+0x1f8>
 800a7de:	4610      	mov	r0, r2
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	e722      	b.n	800a62a <__aeabi_dmul+0x24a>
 800a7e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a7e8:	bf18      	it	ne
 800a7ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a7ee:	f47f aec5 	bne.w	800a57c <__aeabi_dmul+0x19c>
 800a7f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800a7f6:	f47f af0d 	bne.w	800a614 <__aeabi_dmul+0x234>
 800a7fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800a7fe:	f47f aeeb 	bne.w	800a5d8 <__aeabi_dmul+0x1f8>
 800a802:	e712      	b.n	800a62a <__aeabi_dmul+0x24a>

0800a804 <__gedf2>:
 800a804:	f04f 3cff 	mov.w	ip, #4294967295
 800a808:	e006      	b.n	800a818 <__cmpdf2+0x4>
 800a80a:	bf00      	nop

0800a80c <__ledf2>:
 800a80c:	f04f 0c01 	mov.w	ip, #1
 800a810:	e002      	b.n	800a818 <__cmpdf2+0x4>
 800a812:	bf00      	nop

0800a814 <__cmpdf2>:
 800a814:	f04f 0c01 	mov.w	ip, #1
 800a818:	f84d cd04 	str.w	ip, [sp, #-4]!
 800a81c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a820:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a824:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a828:	bf18      	it	ne
 800a82a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800a82e:	d01b      	beq.n	800a868 <__cmpdf2+0x54>
 800a830:	b001      	add	sp, #4
 800a832:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800a836:	bf0c      	ite	eq
 800a838:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800a83c:	ea91 0f03 	teqne	r1, r3
 800a840:	bf02      	ittt	eq
 800a842:	ea90 0f02 	teqeq	r0, r2
 800a846:	2000      	moveq	r0, #0
 800a848:	4770      	bxeq	lr
 800a84a:	f110 0f00 	cmn.w	r0, #0
 800a84e:	ea91 0f03 	teq	r1, r3
 800a852:	bf58      	it	pl
 800a854:	4299      	cmppl	r1, r3
 800a856:	bf08      	it	eq
 800a858:	4290      	cmpeq	r0, r2
 800a85a:	bf2c      	ite	cs
 800a85c:	17d8      	asrcs	r0, r3, #31
 800a85e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800a862:	f040 0001 	orr.w	r0, r0, #1
 800a866:	4770      	bx	lr
 800a868:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a86c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a870:	d102      	bne.n	800a878 <__cmpdf2+0x64>
 800a872:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800a876:	d107      	bne.n	800a888 <__cmpdf2+0x74>
 800a878:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a87c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a880:	d1d6      	bne.n	800a830 <__cmpdf2+0x1c>
 800a882:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800a886:	d0d3      	beq.n	800a830 <__cmpdf2+0x1c>
 800a888:	f85d 0b04 	ldr.w	r0, [sp], #4
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop

0800a890 <__aeabi_cdrcmple>:
 800a890:	4684      	mov	ip, r0
 800a892:	4610      	mov	r0, r2
 800a894:	4662      	mov	r2, ip
 800a896:	468c      	mov	ip, r1
 800a898:	4619      	mov	r1, r3
 800a89a:	4663      	mov	r3, ip
 800a89c:	e000      	b.n	800a8a0 <__aeabi_cdcmpeq>
 800a89e:	bf00      	nop

0800a8a0 <__aeabi_cdcmpeq>:
 800a8a0:	b501      	push	{r0, lr}
 800a8a2:	f7ff ffb7 	bl	800a814 <__cmpdf2>
 800a8a6:	2800      	cmp	r0, #0
 800a8a8:	bf48      	it	mi
 800a8aa:	f110 0f00 	cmnmi.w	r0, #0
 800a8ae:	bd01      	pop	{r0, pc}

0800a8b0 <__aeabi_dcmpeq>:
 800a8b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a8b4:	f7ff fff4 	bl	800a8a0 <__aeabi_cdcmpeq>
 800a8b8:	bf0c      	ite	eq
 800a8ba:	2001      	moveq	r0, #1
 800a8bc:	2000      	movne	r0, #0
 800a8be:	f85d fb08 	ldr.w	pc, [sp], #8
 800a8c2:	bf00      	nop

0800a8c4 <__aeabi_dcmplt>:
 800a8c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a8c8:	f7ff ffea 	bl	800a8a0 <__aeabi_cdcmpeq>
 800a8cc:	bf34      	ite	cc
 800a8ce:	2001      	movcc	r0, #1
 800a8d0:	2000      	movcs	r0, #0
 800a8d2:	f85d fb08 	ldr.w	pc, [sp], #8
 800a8d6:	bf00      	nop

0800a8d8 <__aeabi_dcmple>:
 800a8d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a8dc:	f7ff ffe0 	bl	800a8a0 <__aeabi_cdcmpeq>
 800a8e0:	bf94      	ite	ls
 800a8e2:	2001      	movls	r0, #1
 800a8e4:	2000      	movhi	r0, #0
 800a8e6:	f85d fb08 	ldr.w	pc, [sp], #8
 800a8ea:	bf00      	nop

0800a8ec <__aeabi_dcmpge>:
 800a8ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a8f0:	f7ff ffce 	bl	800a890 <__aeabi_cdrcmple>
 800a8f4:	bf94      	ite	ls
 800a8f6:	2001      	movls	r0, #1
 800a8f8:	2000      	movhi	r0, #0
 800a8fa:	f85d fb08 	ldr.w	pc, [sp], #8
 800a8fe:	bf00      	nop

0800a900 <__aeabi_dcmpgt>:
 800a900:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a904:	f7ff ffc4 	bl	800a890 <__aeabi_cdrcmple>
 800a908:	bf34      	ite	cc
 800a90a:	2001      	movcc	r0, #1
 800a90c:	2000      	movcs	r0, #0
 800a90e:	f85d fb08 	ldr.w	pc, [sp], #8
 800a912:	bf00      	nop

0800a914 <__aeabi_d2iz>:
 800a914:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800a918:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800a91c:	d215      	bcs.n	800a94a <__aeabi_d2iz+0x36>
 800a91e:	d511      	bpl.n	800a944 <__aeabi_d2iz+0x30>
 800a920:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800a924:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800a928:	d912      	bls.n	800a950 <__aeabi_d2iz+0x3c>
 800a92a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800a92e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a932:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800a936:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800a93a:	fa23 f002 	lsr.w	r0, r3, r2
 800a93e:	bf18      	it	ne
 800a940:	4240      	negne	r0, r0
 800a942:	4770      	bx	lr
 800a944:	f04f 0000 	mov.w	r0, #0
 800a948:	4770      	bx	lr
 800a94a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800a94e:	d105      	bne.n	800a95c <__aeabi_d2iz+0x48>
 800a950:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800a954:	bf08      	it	eq
 800a956:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800a95a:	4770      	bx	lr
 800a95c:	f04f 0000 	mov.w	r0, #0
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop

0800a964 <__aeabi_d2f>:
 800a964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800a968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800a96c:	bf24      	itt	cs
 800a96e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800a972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800a976:	d90d      	bls.n	800a994 <__aeabi_d2f+0x30>
 800a978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800a97c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800a980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800a984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800a988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800a98c:	bf08      	it	eq
 800a98e:	f020 0001 	biceq.w	r0, r0, #1
 800a992:	4770      	bx	lr
 800a994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800a998:	d121      	bne.n	800a9de <__aeabi_d2f+0x7a>
 800a99a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800a99e:	bfbc      	itt	lt
 800a9a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800a9a4:	4770      	bxlt	lr
 800a9a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a9aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800a9ae:	f1c2 0218 	rsb	r2, r2, #24
 800a9b2:	f1c2 0c20 	rsb	ip, r2, #32
 800a9b6:	fa10 f30c 	lsls.w	r3, r0, ip
 800a9ba:	fa20 f002 	lsr.w	r0, r0, r2
 800a9be:	bf18      	it	ne
 800a9c0:	f040 0001 	orrne.w	r0, r0, #1
 800a9c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800a9c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800a9cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 800a9d0:	ea40 000c 	orr.w	r0, r0, ip
 800a9d4:	fa23 f302 	lsr.w	r3, r3, r2
 800a9d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a9dc:	e7cc      	b.n	800a978 <__aeabi_d2f+0x14>
 800a9de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800a9e2:	d107      	bne.n	800a9f4 <__aeabi_d2f+0x90>
 800a9e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800a9e8:	bf1e      	ittt	ne
 800a9ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800a9ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800a9f2:	4770      	bxne	lr
 800a9f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800a9f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800a9fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop

0800aa04 <__aeabi_frsub>:
 800aa04:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800aa08:	e002      	b.n	800aa10 <__addsf3>
 800aa0a:	bf00      	nop

0800aa0c <__aeabi_fsub>:
 800aa0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800aa10 <__addsf3>:
 800aa10:	0042      	lsls	r2, r0, #1
 800aa12:	bf1f      	itttt	ne
 800aa14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800aa18:	ea92 0f03 	teqne	r2, r3
 800aa1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800aa20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800aa24:	d06a      	beq.n	800aafc <__addsf3+0xec>
 800aa26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800aa2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800aa2e:	bfc1      	itttt	gt
 800aa30:	18d2      	addgt	r2, r2, r3
 800aa32:	4041      	eorgt	r1, r0
 800aa34:	4048      	eorgt	r0, r1
 800aa36:	4041      	eorgt	r1, r0
 800aa38:	bfb8      	it	lt
 800aa3a:	425b      	neglt	r3, r3
 800aa3c:	2b19      	cmp	r3, #25
 800aa3e:	bf88      	it	hi
 800aa40:	4770      	bxhi	lr
 800aa42:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800aa46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800aa4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800aa4e:	bf18      	it	ne
 800aa50:	4240      	negne	r0, r0
 800aa52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800aa56:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800aa5a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800aa5e:	bf18      	it	ne
 800aa60:	4249      	negne	r1, r1
 800aa62:	ea92 0f03 	teq	r2, r3
 800aa66:	d03f      	beq.n	800aae8 <__addsf3+0xd8>
 800aa68:	f1a2 0201 	sub.w	r2, r2, #1
 800aa6c:	fa41 fc03 	asr.w	ip, r1, r3
 800aa70:	eb10 000c 	adds.w	r0, r0, ip
 800aa74:	f1c3 0320 	rsb	r3, r3, #32
 800aa78:	fa01 f103 	lsl.w	r1, r1, r3
 800aa7c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800aa80:	d502      	bpl.n	800aa88 <__addsf3+0x78>
 800aa82:	4249      	negs	r1, r1
 800aa84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800aa88:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800aa8c:	d313      	bcc.n	800aab6 <__addsf3+0xa6>
 800aa8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800aa92:	d306      	bcc.n	800aaa2 <__addsf3+0x92>
 800aa94:	0840      	lsrs	r0, r0, #1
 800aa96:	ea4f 0131 	mov.w	r1, r1, rrx
 800aa9a:	f102 0201 	add.w	r2, r2, #1
 800aa9e:	2afe      	cmp	r2, #254	; 0xfe
 800aaa0:	d251      	bcs.n	800ab46 <__addsf3+0x136>
 800aaa2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800aaa6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800aaaa:	bf08      	it	eq
 800aaac:	f020 0001 	biceq.w	r0, r0, #1
 800aab0:	ea40 0003 	orr.w	r0, r0, r3
 800aab4:	4770      	bx	lr
 800aab6:	0049      	lsls	r1, r1, #1
 800aab8:	eb40 0000 	adc.w	r0, r0, r0
 800aabc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800aac0:	f1a2 0201 	sub.w	r2, r2, #1
 800aac4:	d1ed      	bne.n	800aaa2 <__addsf3+0x92>
 800aac6:	fab0 fc80 	clz	ip, r0
 800aaca:	f1ac 0c08 	sub.w	ip, ip, #8
 800aace:	ebb2 020c 	subs.w	r2, r2, ip
 800aad2:	fa00 f00c 	lsl.w	r0, r0, ip
 800aad6:	bfaa      	itet	ge
 800aad8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800aadc:	4252      	neglt	r2, r2
 800aade:	4318      	orrge	r0, r3
 800aae0:	bfbc      	itt	lt
 800aae2:	40d0      	lsrlt	r0, r2
 800aae4:	4318      	orrlt	r0, r3
 800aae6:	4770      	bx	lr
 800aae8:	f092 0f00 	teq	r2, #0
 800aaec:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800aaf0:	bf06      	itte	eq
 800aaf2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800aaf6:	3201      	addeq	r2, #1
 800aaf8:	3b01      	subne	r3, #1
 800aafa:	e7b5      	b.n	800aa68 <__addsf3+0x58>
 800aafc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800ab00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800ab04:	bf18      	it	ne
 800ab06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800ab0a:	d021      	beq.n	800ab50 <__addsf3+0x140>
 800ab0c:	ea92 0f03 	teq	r2, r3
 800ab10:	d004      	beq.n	800ab1c <__addsf3+0x10c>
 800ab12:	f092 0f00 	teq	r2, #0
 800ab16:	bf08      	it	eq
 800ab18:	4608      	moveq	r0, r1
 800ab1a:	4770      	bx	lr
 800ab1c:	ea90 0f01 	teq	r0, r1
 800ab20:	bf1c      	itt	ne
 800ab22:	2000      	movne	r0, #0
 800ab24:	4770      	bxne	lr
 800ab26:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800ab2a:	d104      	bne.n	800ab36 <__addsf3+0x126>
 800ab2c:	0040      	lsls	r0, r0, #1
 800ab2e:	bf28      	it	cs
 800ab30:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800ab34:	4770      	bx	lr
 800ab36:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800ab3a:	bf3c      	itt	cc
 800ab3c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800ab40:	4770      	bxcc	lr
 800ab42:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800ab46:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800ab4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ab4e:	4770      	bx	lr
 800ab50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800ab54:	bf16      	itet	ne
 800ab56:	4608      	movne	r0, r1
 800ab58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800ab5c:	4601      	movne	r1, r0
 800ab5e:	0242      	lsls	r2, r0, #9
 800ab60:	bf06      	itte	eq
 800ab62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800ab66:	ea90 0f01 	teqeq	r0, r1
 800ab6a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800ab6e:	4770      	bx	lr

0800ab70 <__aeabi_ui2f>:
 800ab70:	f04f 0300 	mov.w	r3, #0
 800ab74:	e004      	b.n	800ab80 <__aeabi_i2f+0x8>
 800ab76:	bf00      	nop

0800ab78 <__aeabi_i2f>:
 800ab78:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800ab7c:	bf48      	it	mi
 800ab7e:	4240      	negmi	r0, r0
 800ab80:	ea5f 0c00 	movs.w	ip, r0
 800ab84:	bf08      	it	eq
 800ab86:	4770      	bxeq	lr
 800ab88:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800ab8c:	4601      	mov	r1, r0
 800ab8e:	f04f 0000 	mov.w	r0, #0
 800ab92:	e01c      	b.n	800abce <__aeabi_l2f+0x2a>

0800ab94 <__aeabi_ul2f>:
 800ab94:	ea50 0201 	orrs.w	r2, r0, r1
 800ab98:	bf08      	it	eq
 800ab9a:	4770      	bxeq	lr
 800ab9c:	f04f 0300 	mov.w	r3, #0
 800aba0:	e00a      	b.n	800abb8 <__aeabi_l2f+0x14>
 800aba2:	bf00      	nop

0800aba4 <__aeabi_l2f>:
 800aba4:	ea50 0201 	orrs.w	r2, r0, r1
 800aba8:	bf08      	it	eq
 800abaa:	4770      	bxeq	lr
 800abac:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800abb0:	d502      	bpl.n	800abb8 <__aeabi_l2f+0x14>
 800abb2:	4240      	negs	r0, r0
 800abb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800abb8:	ea5f 0c01 	movs.w	ip, r1
 800abbc:	bf02      	ittt	eq
 800abbe:	4684      	moveq	ip, r0
 800abc0:	4601      	moveq	r1, r0
 800abc2:	2000      	moveq	r0, #0
 800abc4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800abc8:	bf08      	it	eq
 800abca:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800abce:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800abd2:	fabc f28c 	clz	r2, ip
 800abd6:	3a08      	subs	r2, #8
 800abd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800abdc:	db10      	blt.n	800ac00 <__aeabi_l2f+0x5c>
 800abde:	fa01 fc02 	lsl.w	ip, r1, r2
 800abe2:	4463      	add	r3, ip
 800abe4:	fa00 fc02 	lsl.w	ip, r0, r2
 800abe8:	f1c2 0220 	rsb	r2, r2, #32
 800abec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800abf0:	fa20 f202 	lsr.w	r2, r0, r2
 800abf4:	eb43 0002 	adc.w	r0, r3, r2
 800abf8:	bf08      	it	eq
 800abfa:	f020 0001 	biceq.w	r0, r0, #1
 800abfe:	4770      	bx	lr
 800ac00:	f102 0220 	add.w	r2, r2, #32
 800ac04:	fa01 fc02 	lsl.w	ip, r1, r2
 800ac08:	f1c2 0220 	rsb	r2, r2, #32
 800ac0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800ac10:	fa21 f202 	lsr.w	r2, r1, r2
 800ac14:	eb43 0002 	adc.w	r0, r3, r2
 800ac18:	bf08      	it	eq
 800ac1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800ac1e:	4770      	bx	lr

0800ac20 <__aeabi_fmul>:
 800ac20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800ac24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800ac28:	bf1e      	ittt	ne
 800ac2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800ac2e:	ea92 0f0c 	teqne	r2, ip
 800ac32:	ea93 0f0c 	teqne	r3, ip
 800ac36:	d06f      	beq.n	800ad18 <__aeabi_fmul+0xf8>
 800ac38:	441a      	add	r2, r3
 800ac3a:	ea80 0c01 	eor.w	ip, r0, r1
 800ac3e:	0240      	lsls	r0, r0, #9
 800ac40:	bf18      	it	ne
 800ac42:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800ac46:	d01e      	beq.n	800ac86 <__aeabi_fmul+0x66>
 800ac48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ac4c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800ac50:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800ac54:	fba0 3101 	umull	r3, r1, r0, r1
 800ac58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800ac5c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800ac60:	bf3e      	ittt	cc
 800ac62:	0049      	lslcc	r1, r1, #1
 800ac64:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800ac68:	005b      	lslcc	r3, r3, #1
 800ac6a:	ea40 0001 	orr.w	r0, r0, r1
 800ac6e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800ac72:	2afd      	cmp	r2, #253	; 0xfd
 800ac74:	d81d      	bhi.n	800acb2 <__aeabi_fmul+0x92>
 800ac76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800ac7e:	bf08      	it	eq
 800ac80:	f020 0001 	biceq.w	r0, r0, #1
 800ac84:	4770      	bx	lr
 800ac86:	f090 0f00 	teq	r0, #0
 800ac8a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800ac8e:	bf08      	it	eq
 800ac90:	0249      	lsleq	r1, r1, #9
 800ac92:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800ac96:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800ac9a:	3a7f      	subs	r2, #127	; 0x7f
 800ac9c:	bfc2      	ittt	gt
 800ac9e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800aca2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800aca6:	4770      	bxgt	lr
 800aca8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800acac:	f04f 0300 	mov.w	r3, #0
 800acb0:	3a01      	subs	r2, #1
 800acb2:	dc5d      	bgt.n	800ad70 <__aeabi_fmul+0x150>
 800acb4:	f112 0f19 	cmn.w	r2, #25
 800acb8:	bfdc      	itt	le
 800acba:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800acbe:	4770      	bxle	lr
 800acc0:	f1c2 0200 	rsb	r2, r2, #0
 800acc4:	0041      	lsls	r1, r0, #1
 800acc6:	fa21 f102 	lsr.w	r1, r1, r2
 800acca:	f1c2 0220 	rsb	r2, r2, #32
 800acce:	fa00 fc02 	lsl.w	ip, r0, r2
 800acd2:	ea5f 0031 	movs.w	r0, r1, rrx
 800acd6:	f140 0000 	adc.w	r0, r0, #0
 800acda:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800acde:	bf08      	it	eq
 800ace0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800ace4:	4770      	bx	lr
 800ace6:	f092 0f00 	teq	r2, #0
 800acea:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800acee:	bf02      	ittt	eq
 800acf0:	0040      	lsleq	r0, r0, #1
 800acf2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800acf6:	3a01      	subeq	r2, #1
 800acf8:	d0f9      	beq.n	800acee <__aeabi_fmul+0xce>
 800acfa:	ea40 000c 	orr.w	r0, r0, ip
 800acfe:	f093 0f00 	teq	r3, #0
 800ad02:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800ad06:	bf02      	ittt	eq
 800ad08:	0049      	lsleq	r1, r1, #1
 800ad0a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800ad0e:	3b01      	subeq	r3, #1
 800ad10:	d0f9      	beq.n	800ad06 <__aeabi_fmul+0xe6>
 800ad12:	ea41 010c 	orr.w	r1, r1, ip
 800ad16:	e78f      	b.n	800ac38 <__aeabi_fmul+0x18>
 800ad18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800ad1c:	ea92 0f0c 	teq	r2, ip
 800ad20:	bf18      	it	ne
 800ad22:	ea93 0f0c 	teqne	r3, ip
 800ad26:	d00a      	beq.n	800ad3e <__aeabi_fmul+0x11e>
 800ad28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800ad2c:	bf18      	it	ne
 800ad2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800ad32:	d1d8      	bne.n	800ace6 <__aeabi_fmul+0xc6>
 800ad34:	ea80 0001 	eor.w	r0, r0, r1
 800ad38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ad3c:	4770      	bx	lr
 800ad3e:	f090 0f00 	teq	r0, #0
 800ad42:	bf17      	itett	ne
 800ad44:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800ad48:	4608      	moveq	r0, r1
 800ad4a:	f091 0f00 	teqne	r1, #0
 800ad4e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800ad52:	d014      	beq.n	800ad7e <__aeabi_fmul+0x15e>
 800ad54:	ea92 0f0c 	teq	r2, ip
 800ad58:	d101      	bne.n	800ad5e <__aeabi_fmul+0x13e>
 800ad5a:	0242      	lsls	r2, r0, #9
 800ad5c:	d10f      	bne.n	800ad7e <__aeabi_fmul+0x15e>
 800ad5e:	ea93 0f0c 	teq	r3, ip
 800ad62:	d103      	bne.n	800ad6c <__aeabi_fmul+0x14c>
 800ad64:	024b      	lsls	r3, r1, #9
 800ad66:	bf18      	it	ne
 800ad68:	4608      	movne	r0, r1
 800ad6a:	d108      	bne.n	800ad7e <__aeabi_fmul+0x15e>
 800ad6c:	ea80 0001 	eor.w	r0, r0, r1
 800ad70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ad74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800ad78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ad7c:	4770      	bx	lr
 800ad7e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800ad82:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800ad86:	4770      	bx	lr

0800ad88 <__aeabi_fdiv>:
 800ad88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800ad8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800ad90:	bf1e      	ittt	ne
 800ad92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800ad96:	ea92 0f0c 	teqne	r2, ip
 800ad9a:	ea93 0f0c 	teqne	r3, ip
 800ad9e:	d069      	beq.n	800ae74 <__aeabi_fdiv+0xec>
 800ada0:	eba2 0203 	sub.w	r2, r2, r3
 800ada4:	ea80 0c01 	eor.w	ip, r0, r1
 800ada8:	0249      	lsls	r1, r1, #9
 800adaa:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800adae:	d037      	beq.n	800ae20 <__aeabi_fdiv+0x98>
 800adb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800adb4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800adb8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800adbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800adc0:	428b      	cmp	r3, r1
 800adc2:	bf38      	it	cc
 800adc4:	005b      	lslcc	r3, r3, #1
 800adc6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800adca:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800adce:	428b      	cmp	r3, r1
 800add0:	bf24      	itt	cs
 800add2:	1a5b      	subcs	r3, r3, r1
 800add4:	ea40 000c 	orrcs.w	r0, r0, ip
 800add8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800addc:	bf24      	itt	cs
 800adde:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800ade2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800ade6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800adea:	bf24      	itt	cs
 800adec:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800adf0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800adf4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800adf8:	bf24      	itt	cs
 800adfa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800adfe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800ae02:	011b      	lsls	r3, r3, #4
 800ae04:	bf18      	it	ne
 800ae06:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800ae0a:	d1e0      	bne.n	800adce <__aeabi_fdiv+0x46>
 800ae0c:	2afd      	cmp	r2, #253	; 0xfd
 800ae0e:	f63f af50 	bhi.w	800acb2 <__aeabi_fmul+0x92>
 800ae12:	428b      	cmp	r3, r1
 800ae14:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800ae18:	bf08      	it	eq
 800ae1a:	f020 0001 	biceq.w	r0, r0, #1
 800ae1e:	4770      	bx	lr
 800ae20:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800ae24:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800ae28:	327f      	adds	r2, #127	; 0x7f
 800ae2a:	bfc2      	ittt	gt
 800ae2c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800ae30:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800ae34:	4770      	bxgt	lr
 800ae36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ae3a:	f04f 0300 	mov.w	r3, #0
 800ae3e:	3a01      	subs	r2, #1
 800ae40:	e737      	b.n	800acb2 <__aeabi_fmul+0x92>
 800ae42:	f092 0f00 	teq	r2, #0
 800ae46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800ae4a:	bf02      	ittt	eq
 800ae4c:	0040      	lsleq	r0, r0, #1
 800ae4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800ae52:	3a01      	subeq	r2, #1
 800ae54:	d0f9      	beq.n	800ae4a <__aeabi_fdiv+0xc2>
 800ae56:	ea40 000c 	orr.w	r0, r0, ip
 800ae5a:	f093 0f00 	teq	r3, #0
 800ae5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800ae62:	bf02      	ittt	eq
 800ae64:	0049      	lsleq	r1, r1, #1
 800ae66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800ae6a:	3b01      	subeq	r3, #1
 800ae6c:	d0f9      	beq.n	800ae62 <__aeabi_fdiv+0xda>
 800ae6e:	ea41 010c 	orr.w	r1, r1, ip
 800ae72:	e795      	b.n	800ada0 <__aeabi_fdiv+0x18>
 800ae74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800ae78:	ea92 0f0c 	teq	r2, ip
 800ae7c:	d108      	bne.n	800ae90 <__aeabi_fdiv+0x108>
 800ae7e:	0242      	lsls	r2, r0, #9
 800ae80:	f47f af7d 	bne.w	800ad7e <__aeabi_fmul+0x15e>
 800ae84:	ea93 0f0c 	teq	r3, ip
 800ae88:	f47f af70 	bne.w	800ad6c <__aeabi_fmul+0x14c>
 800ae8c:	4608      	mov	r0, r1
 800ae8e:	e776      	b.n	800ad7e <__aeabi_fmul+0x15e>
 800ae90:	ea93 0f0c 	teq	r3, ip
 800ae94:	d104      	bne.n	800aea0 <__aeabi_fdiv+0x118>
 800ae96:	024b      	lsls	r3, r1, #9
 800ae98:	f43f af4c 	beq.w	800ad34 <__aeabi_fmul+0x114>
 800ae9c:	4608      	mov	r0, r1
 800ae9e:	e76e      	b.n	800ad7e <__aeabi_fmul+0x15e>
 800aea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800aea4:	bf18      	it	ne
 800aea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800aeaa:	d1ca      	bne.n	800ae42 <__aeabi_fdiv+0xba>
 800aeac:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800aeb0:	f47f af5c 	bne.w	800ad6c <__aeabi_fmul+0x14c>
 800aeb4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800aeb8:	f47f af3c 	bne.w	800ad34 <__aeabi_fmul+0x114>
 800aebc:	e75f      	b.n	800ad7e <__aeabi_fmul+0x15e>
 800aebe:	bf00      	nop

0800aec0 <__gesf2>:
 800aec0:	f04f 3cff 	mov.w	ip, #4294967295
 800aec4:	e006      	b.n	800aed4 <__cmpsf2+0x4>
 800aec6:	bf00      	nop

0800aec8 <__lesf2>:
 800aec8:	f04f 0c01 	mov.w	ip, #1
 800aecc:	e002      	b.n	800aed4 <__cmpsf2+0x4>
 800aece:	bf00      	nop

0800aed0 <__cmpsf2>:
 800aed0:	f04f 0c01 	mov.w	ip, #1
 800aed4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800aed8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800aedc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800aee0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800aee4:	bf18      	it	ne
 800aee6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800aeea:	d011      	beq.n	800af10 <__cmpsf2+0x40>
 800aeec:	b001      	add	sp, #4
 800aeee:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800aef2:	bf18      	it	ne
 800aef4:	ea90 0f01 	teqne	r0, r1
 800aef8:	bf58      	it	pl
 800aefa:	ebb2 0003 	subspl.w	r0, r2, r3
 800aefe:	bf88      	it	hi
 800af00:	17c8      	asrhi	r0, r1, #31
 800af02:	bf38      	it	cc
 800af04:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800af08:	bf18      	it	ne
 800af0a:	f040 0001 	orrne.w	r0, r0, #1
 800af0e:	4770      	bx	lr
 800af10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800af14:	d102      	bne.n	800af1c <__cmpsf2+0x4c>
 800af16:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800af1a:	d105      	bne.n	800af28 <__cmpsf2+0x58>
 800af1c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800af20:	d1e4      	bne.n	800aeec <__cmpsf2+0x1c>
 800af22:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800af26:	d0e1      	beq.n	800aeec <__cmpsf2+0x1c>
 800af28:	f85d 0b04 	ldr.w	r0, [sp], #4
 800af2c:	4770      	bx	lr
 800af2e:	bf00      	nop

0800af30 <__aeabi_cfrcmple>:
 800af30:	4684      	mov	ip, r0
 800af32:	4608      	mov	r0, r1
 800af34:	4661      	mov	r1, ip
 800af36:	e7ff      	b.n	800af38 <__aeabi_cfcmpeq>

0800af38 <__aeabi_cfcmpeq>:
 800af38:	b50f      	push	{r0, r1, r2, r3, lr}
 800af3a:	f7ff ffc9 	bl	800aed0 <__cmpsf2>
 800af3e:	2800      	cmp	r0, #0
 800af40:	bf48      	it	mi
 800af42:	f110 0f00 	cmnmi.w	r0, #0
 800af46:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800af48 <__aeabi_fcmpeq>:
 800af48:	f84d ed08 	str.w	lr, [sp, #-8]!
 800af4c:	f7ff fff4 	bl	800af38 <__aeabi_cfcmpeq>
 800af50:	bf0c      	ite	eq
 800af52:	2001      	moveq	r0, #1
 800af54:	2000      	movne	r0, #0
 800af56:	f85d fb08 	ldr.w	pc, [sp], #8
 800af5a:	bf00      	nop

0800af5c <__aeabi_fcmplt>:
 800af5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800af60:	f7ff ffea 	bl	800af38 <__aeabi_cfcmpeq>
 800af64:	bf34      	ite	cc
 800af66:	2001      	movcc	r0, #1
 800af68:	2000      	movcs	r0, #0
 800af6a:	f85d fb08 	ldr.w	pc, [sp], #8
 800af6e:	bf00      	nop

0800af70 <__aeabi_fcmple>:
 800af70:	f84d ed08 	str.w	lr, [sp, #-8]!
 800af74:	f7ff ffe0 	bl	800af38 <__aeabi_cfcmpeq>
 800af78:	bf94      	ite	ls
 800af7a:	2001      	movls	r0, #1
 800af7c:	2000      	movhi	r0, #0
 800af7e:	f85d fb08 	ldr.w	pc, [sp], #8
 800af82:	bf00      	nop

0800af84 <__aeabi_fcmpge>:
 800af84:	f84d ed08 	str.w	lr, [sp, #-8]!
 800af88:	f7ff ffd2 	bl	800af30 <__aeabi_cfrcmple>
 800af8c:	bf94      	ite	ls
 800af8e:	2001      	movls	r0, #1
 800af90:	2000      	movhi	r0, #0
 800af92:	f85d fb08 	ldr.w	pc, [sp], #8
 800af96:	bf00      	nop

0800af98 <__aeabi_fcmpgt>:
 800af98:	f84d ed08 	str.w	lr, [sp, #-8]!
 800af9c:	f7ff ffc8 	bl	800af30 <__aeabi_cfrcmple>
 800afa0:	bf34      	ite	cc
 800afa2:	2001      	movcc	r0, #1
 800afa4:	2000      	movcs	r0, #0
 800afa6:	f85d fb08 	ldr.w	pc, [sp], #8
 800afaa:	bf00      	nop

0800afac <__aeabi_f2iz>:
 800afac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800afb0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800afb4:	d30f      	bcc.n	800afd6 <__aeabi_f2iz+0x2a>
 800afb6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800afba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800afbe:	d90d      	bls.n	800afdc <__aeabi_f2iz+0x30>
 800afc0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800afc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800afc8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800afcc:	fa23 f002 	lsr.w	r0, r3, r2
 800afd0:	bf18      	it	ne
 800afd2:	4240      	negne	r0, r0
 800afd4:	4770      	bx	lr
 800afd6:	f04f 0000 	mov.w	r0, #0
 800afda:	4770      	bx	lr
 800afdc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800afe0:	d101      	bne.n	800afe6 <__aeabi_f2iz+0x3a>
 800afe2:	0242      	lsls	r2, r0, #9
 800afe4:	d105      	bne.n	800aff2 <__aeabi_f2iz+0x46>
 800afe6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800afea:	bf08      	it	eq
 800afec:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800aff0:	4770      	bx	lr
 800aff2:	f04f 0000 	mov.w	r0, #0
 800aff6:	4770      	bx	lr

0800aff8 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 800aff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	SysInit();
 800affa:	f7fd f811 	bl	8008020 <SysInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 , ENABLE);
 800affe:	2001      	movs	r0, #1
 800b000:	4601      	mov	r1, r0
 800b002:	f7fe f851 	bl	80090a8 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructInit (& TIM_TimeBaseStructure);
 800b006:	a801      	add	r0, sp, #4
 800b008:	f7fe facb 	bl	80095a2 <TIM_TimeBaseStructInit>
	TIM_TimeBaseStructure.TIM_Prescaler	= 71; // 0..719
 800b00c:	2347      	movs	r3, #71	; 0x47
	TIM_TimeBaseStructure.TIM_Period = 999; // 0..999
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2 , &TIM_TimeBaseStructure);
 800b00e:	a901      	add	r1, sp, #4
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 , ENABLE);

	TIM_TimeBaseStructInit (& TIM_TimeBaseStructure);
	TIM_TimeBaseStructure.TIM_Prescaler	= 71; // 0..719
	TIM_TimeBaseStructure.TIM_Period = 999; // 0..999
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800b010:	2400      	movs	r4, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 , ENABLE);

	TIM_TimeBaseStructInit (& TIM_TimeBaseStructure);
	TIM_TimeBaseStructure.TIM_Prescaler	= 71; // 0..719
 800b012:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_Period = 999; // 0..999
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2 , &TIM_TimeBaseStructure);
 800b016:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 , ENABLE);

	TIM_TimeBaseStructInit (& TIM_TimeBaseStructure);
	TIM_TimeBaseStructure.TIM_Prescaler	= 71; // 0..719
	TIM_TimeBaseStructure.TIM_Period = 999; // 0..999
 800b01a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800b01e:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800b022:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseInit(TIM2 , &TIM_TimeBaseStructure);
 800b026:	f7fe f999 	bl	800935c <TIM_TimeBaseInit>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 800b02a:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 800b02e:	f7fd fd55 	bl	8008adc <NVIC_PriorityGroupConfig>

	//Configuracin de interrupciones
	NVIC_InitTypeDef NVIC_InitStructureTIM2;
	NVIC_InitStructureTIM2.NVIC_IRQChannel = TIM2_IRQChannel;
 800b032:	231c      	movs	r3, #28
 800b034:	f88d 3000 	strb.w	r3, [sp]
	NVIC_InitStructureTIM2.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructureTIM2.NVIC_IRQChannelPreemptionPriority = 0;
 800b038:	f88d 4001 	strb.w	r4, [sp, #1]
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);

	//Configuracin de interrupciones
	NVIC_InitTypeDef NVIC_InitStructureTIM2;
	NVIC_InitStructureTIM2.NVIC_IRQChannel = TIM2_IRQChannel;
	NVIC_InitStructureTIM2.NVIC_IRQChannelSubPriority = 3;
 800b03c:	2303      	movs	r3, #3
	NVIC_InitStructureTIM2.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructureTIM2.NVIC_IRQChannelCmd = ENABLE;
 800b03e:	2401      	movs	r4, #1
	NVIC_Init (&NVIC_InitStructureTIM2);
 800b040:	4668      	mov	r0, sp
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);

	//Configuracin de interrupciones
	NVIC_InitTypeDef NVIC_InitStructureTIM2;
	NVIC_InitStructureTIM2.NVIC_IRQChannel = TIM2_IRQChannel;
	NVIC_InitStructureTIM2.NVIC_IRQChannelSubPriority = 3;
 800b042:	f88d 3002 	strb.w	r3, [sp, #2]
	NVIC_InitStructureTIM2.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructureTIM2.NVIC_IRQChannelCmd = ENABLE;
 800b046:	f88d 4003 	strb.w	r4, [sp, #3]
	NVIC_Init (&NVIC_InitStructureTIM2);
 800b04a:	f7fd fd51 	bl	8008af0 <NVIC_Init>

    //Habilita interrupciones
	TIM_ITConfig(TIM2 , TIM_IT_Update , ENABLE);
 800b04e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800b052:	4621      	mov	r1, r4
 800b054:	4622      	mov	r2, r4
 800b056:	f7fe fae2 	bl	800961e <TIM_ITConfig>
	//Activa el timer2

	TIM_Cmd(TIM2 , ENABLE);
 800b05a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800b05e:	4621      	mov	r1, r4
 800b060:	f7fe fac3 	bl	80095ea <TIM_Cmd>

	Init_Params();
 800b064:	f7fb fa38 	bl	80064d8 <Init_Params>

	while(1)
    {
       EntraOpcion();
 800b068:	f7fb f9d2 	bl	8006410 <EntraOpcion>
 800b06c:	e7fc      	b.n	800b068 <main+0x70>
	...

0800b070 <cos>:
 800b070:	b570      	push	{r4, r5, r6, lr}
 800b072:	4e20      	ldr	r6, [pc, #128]	; (800b0f4 <cos+0x84>)
 800b074:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800b078:	42b4      	cmp	r4, r6
 800b07a:	b086      	sub	sp, #24
 800b07c:	4602      	mov	r2, r0
 800b07e:	460b      	mov	r3, r1
 800b080:	dd19      	ble.n	800b0b6 <cos+0x46>
 800b082:	4d1d      	ldr	r5, [pc, #116]	; (800b0f8 <cos+0x88>)
 800b084:	42ac      	cmp	r4, r5
 800b086:	dd03      	ble.n	800b090 <cos+0x20>
 800b088:	f7fe fff6 	bl	800a078 <__aeabi_dsub>
 800b08c:	b006      	add	sp, #24
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	aa02      	add	r2, sp, #8
 800b092:	f000 fa1d 	bl	800b4d0 <__ieee754_rem_pio2>
 800b096:	f000 0003 	and.w	r0, r0, #3
 800b09a:	2801      	cmp	r0, #1
 800b09c:	d01b      	beq.n	800b0d6 <cos+0x66>
 800b09e:	2802      	cmp	r0, #2
 800b0a0:	d00f      	beq.n	800b0c2 <cos+0x52>
 800b0a2:	b300      	cbz	r0, 800b0e6 <cos+0x76>
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0b0:	f001 f9f2 	bl	800c498 <__kernel_sin>
 800b0b4:	e7ea      	b.n	800b08c <cos+0x1c>
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f000 fce9 	bl	800ba90 <__kernel_cos>
 800b0be:	b006      	add	sp, #24
 800b0c0:	bd70      	pop	{r4, r5, r6, pc}
 800b0c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ca:	f000 fce1 	bl	800ba90 <__kernel_cos>
 800b0ce:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b0d2:	b006      	add	sp, #24
 800b0d4:	bd70      	pop	{r4, r5, r6, pc}
 800b0d6:	9000      	str	r0, [sp, #0]
 800b0d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0e0:	f001 f9da 	bl	800c498 <__kernel_sin>
 800b0e4:	e7f3      	b.n	800b0ce <cos+0x5e>
 800b0e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ee:	f000 fccf 	bl	800ba90 <__kernel_cos>
 800b0f2:	e7cb      	b.n	800b08c <cos+0x1c>
 800b0f4:	3fe921fb 	svccc	0x00e921fb
 800b0f8:	7fefffff 	svcvc	0x00efffff

0800b0fc <round>:
 800b0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fe:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b102:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b106:	2e13      	cmp	r6, #19
 800b108:	4602      	mov	r2, r0
 800b10a:	460b      	mov	r3, r1
 800b10c:	460d      	mov	r5, r1
 800b10e:	468c      	mov	ip, r1
 800b110:	dc10      	bgt.n	800b134 <round+0x38>
 800b112:	2e00      	cmp	r6, #0
 800b114:	db2e      	blt.n	800b174 <round+0x78>
 800b116:	491f      	ldr	r1, [pc, #124]	; (800b194 <round+0x98>)
 800b118:	4131      	asrs	r1, r6
 800b11a:	4219      	tst	r1, r3
 800b11c:	d027      	beq.n	800b16e <round+0x72>
 800b11e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800b122:	fa4c fc06 	asr.w	ip, ip, r6
 800b126:	44ac      	add	ip, r5
 800b128:	ea2c 0c01 	bic.w	ip, ip, r1
 800b12c:	2100      	movs	r1, #0
 800b12e:	4608      	mov	r0, r1
 800b130:	4661      	mov	r1, ip
 800b132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b134:	2e33      	cmp	r6, #51	; 0x33
 800b136:	dd05      	ble.n	800b144 <round+0x48>
 800b138:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b13c:	d020      	beq.n	800b180 <round+0x84>
 800b13e:	4610      	mov	r0, r2
 800b140:	4619      	mov	r1, r3
 800b142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b144:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 800b148:	f04f 30ff 	mov.w	r0, #4294967295
 800b14c:	40c8      	lsrs	r0, r1
 800b14e:	4210      	tst	r0, r2
 800b150:	d0f5      	beq.n	800b13e <round+0x42>
 800b152:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 800b156:	3702      	adds	r7, #2
 800b158:	2101      	movs	r1, #1
 800b15a:	40b9      	lsls	r1, r7
 800b15c:	1889      	adds	r1, r1, r2
 800b15e:	bf28      	it	cs
 800b160:	f103 0c01 	addcs.w	ip, r3, #1
 800b164:	ea21 0100 	bic.w	r1, r1, r0
 800b168:	4608      	mov	r0, r1
 800b16a:	4661      	mov	r1, ip
 800b16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b16e:	2800      	cmp	r0, #0
 800b170:	d1d5      	bne.n	800b11e <round+0x22>
 800b172:	e7e4      	b.n	800b13e <round+0x42>
 800b174:	3601      	adds	r6, #1
 800b176:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800b17a:	d004      	beq.n	800b186 <round+0x8a>
 800b17c:	2100      	movs	r1, #0
 800b17e:	e7d6      	b.n	800b12e <round+0x32>
 800b180:	f7fe ff7c 	bl	800a07c <__adddf3>
 800b184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b186:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 800b18a:	f44c 1c40 	orr.w	ip, ip, #3145728	; 0x300000
 800b18e:	2100      	movs	r1, #0
 800b190:	e7cd      	b.n	800b12e <round+0x32>
 800b192:	bf00      	nop
 800b194:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>

0800b198 <sin>:
 800b198:	b570      	push	{r4, r5, r6, lr}
 800b19a:	4e22      	ldr	r6, [pc, #136]	; (800b224 <sin+0x8c>)
 800b19c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800b1a0:	42b4      	cmp	r4, r6
 800b1a2:	b086      	sub	sp, #24
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	dd1a      	ble.n	800b1e0 <sin+0x48>
 800b1aa:	4d1f      	ldr	r5, [pc, #124]	; (800b228 <sin+0x90>)
 800b1ac:	42ac      	cmp	r4, r5
 800b1ae:	dd03      	ble.n	800b1b8 <sin+0x20>
 800b1b0:	f7fe ff62 	bl	800a078 <__aeabi_dsub>
 800b1b4:	b006      	add	sp, #24
 800b1b6:	bd70      	pop	{r4, r5, r6, pc}
 800b1b8:	aa02      	add	r2, sp, #8
 800b1ba:	f000 f989 	bl	800b4d0 <__ieee754_rem_pio2>
 800b1be:	f000 0003 	and.w	r0, r0, #3
 800b1c2:	2801      	cmp	r0, #1
 800b1c4:	d01d      	beq.n	800b202 <sin+0x6a>
 800b1c6:	2802      	cmp	r0, #2
 800b1c8:	d012      	beq.n	800b1f0 <sin+0x58>
 800b1ca:	b308      	cbz	r0, 800b210 <sin+0x78>
 800b1cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1d4:	f000 fc5c 	bl	800ba90 <__kernel_cos>
 800b1d8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b1dc:	b006      	add	sp, #24
 800b1de:	bd70      	pop	{r4, r5, r6, pc}
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	9300      	str	r3, [sp, #0]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	f001 f956 	bl	800c498 <__kernel_sin>
 800b1ec:	b006      	add	sp, #24
 800b1ee:	bd70      	pop	{r4, r5, r6, pc}
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1fc:	f001 f94c 	bl	800c498 <__kernel_sin>
 800b200:	e7ea      	b.n	800b1d8 <sin+0x40>
 800b202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b20a:	f000 fc41 	bl	800ba90 <__kernel_cos>
 800b20e:	e7d1      	b.n	800b1b4 <sin+0x1c>
 800b210:	2301      	movs	r3, #1
 800b212:	9300      	str	r3, [sp, #0]
 800b214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b21c:	f001 f93c 	bl	800c498 <__kernel_sin>
 800b220:	e7c8      	b.n	800b1b4 <sin+0x1c>
 800b222:	bf00      	nop
 800b224:	3fe921fb 	svccc	0x00e921fb
 800b228:	7fefffff 	svcvc	0x00efffff

0800b22c <atan2>:
 800b22c:	f000 b858 	b.w	800b2e0 <__ieee754_atan2>

0800b230 <sqrt>:
 800b230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b234:	b08a      	sub	sp, #40	; 0x28
 800b236:	4604      	mov	r4, r0
 800b238:	460d      	mov	r5, r1
 800b23a:	f000 fb69 	bl	800b910 <__ieee754_sqrt>
 800b23e:	f8df a098 	ldr.w	sl, [pc, #152]	; 800b2d8 <sqrt+0xa8>
 800b242:	4606      	mov	r6, r0
 800b244:	f99a 3000 	ldrsb.w	r3, [sl]
 800b248:	460f      	mov	r7, r1
 800b24a:	3301      	adds	r3, #1
 800b24c:	d00f      	beq.n	800b26e <sqrt+0x3e>
 800b24e:	4620      	mov	r0, r4
 800b250:	4629      	mov	r1, r5
 800b252:	f001 fc15 	bl	800ca80 <__fpclassifyd>
 800b256:	b150      	cbz	r0, 800b26e <sqrt+0x3e>
 800b258:	f04f 0800 	mov.w	r8, #0
 800b25c:	f04f 0900 	mov.w	r9, #0
 800b260:	4642      	mov	r2, r8
 800b262:	464b      	mov	r3, r9
 800b264:	4620      	mov	r0, r4
 800b266:	4629      	mov	r1, r5
 800b268:	f7ff fb2c 	bl	800a8c4 <__aeabi_dcmplt>
 800b26c:	b920      	cbnz	r0, 800b278 <sqrt+0x48>
 800b26e:	4630      	mov	r0, r6
 800b270:	4639      	mov	r1, r7
 800b272:	b00a      	add	sp, #40	; 0x28
 800b274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b278:	4916      	ldr	r1, [pc, #88]	; (800b2d4 <sqrt+0xa4>)
 800b27a:	f89a 6000 	ldrb.w	r6, [sl]
 800b27e:	2201      	movs	r2, #1
 800b280:	2300      	movs	r3, #0
 800b282:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b286:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b28a:	9101      	str	r1, [sp, #4]
 800b28c:	9200      	str	r2, [sp, #0]
 800b28e:	9308      	str	r3, [sp, #32]
 800b290:	b966      	cbnz	r6, 800b2ac <sqrt+0x7c>
 800b292:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b296:	4668      	mov	r0, sp
 800b298:	f001 fc1a 	bl	800cad0 <matherr>
 800b29c:	b180      	cbz	r0, 800b2c0 <sqrt+0x90>
 800b29e:	9b08      	ldr	r3, [sp, #32]
 800b2a0:	b99b      	cbnz	r3, 800b2ca <sqrt+0x9a>
 800b2a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2a6:	b00a      	add	sp, #40	; 0x28
 800b2a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ac:	4640      	mov	r0, r8
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	4642      	mov	r2, r8
 800b2b2:	464b      	mov	r3, r9
 800b2b4:	f7ff f9be 	bl	800a634 <__aeabi_ddiv>
 800b2b8:	2e02      	cmp	r6, #2
 800b2ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2be:	d1ea      	bne.n	800b296 <sqrt+0x66>
 800b2c0:	f001 fc94 	bl	800cbec <__errno>
 800b2c4:	2321      	movs	r3, #33	; 0x21
 800b2c6:	6003      	str	r3, [r0, #0]
 800b2c8:	e7e9      	b.n	800b29e <sqrt+0x6e>
 800b2ca:	f001 fc8f 	bl	800cbec <__errno>
 800b2ce:	9b08      	ldr	r3, [sp, #32]
 800b2d0:	6003      	str	r3, [r0, #0]
 800b2d2:	e7e6      	b.n	800b2a2 <sqrt+0x72>
 800b2d4:	0800ce9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, lr, pc}
 800b2d8:	200000d8 	ldrdcs	r0, [r0], -r8
 800b2dc:	00000000 	andeq	r0, r0, r0

0800b2e0 <__ieee754_atan2>:
 800b2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2e4:	f1c2 0900 	rsb	r9, r2, #0
 800b2e8:	ea49 0902 	orr.w	r9, r9, r2
 800b2ec:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
 800b2f0:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 800b4c8 <__ieee754_atan2+0x1e8>
 800b2f4:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 800b2f8:	b082      	sub	sp, #8
 800b2fa:	45e1      	cmp	r9, ip
 800b2fc:	4614      	mov	r4, r2
 800b2fe:	461d      	mov	r5, r3
 800b300:	e9cd 0100 	strd	r0, r1, [sp]
 800b304:	460f      	mov	r7, r1
 800b306:	d847      	bhi.n	800b398 <__ieee754_atan2+0xb8>
 800b308:	f1c0 0a00 	rsb	sl, r0, #0
 800b30c:	ea4a 0a00 	orr.w	sl, sl, r0
 800b310:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 800b314:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 800b318:	45e2      	cmp	sl, ip
 800b31a:	d83d      	bhi.n	800b398 <__ieee754_atan2+0xb8>
 800b31c:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
 800b320:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 800b324:	ea5c 0c02 	orrs.w	ip, ip, r2
 800b328:	d04c      	beq.n	800b3c4 <__ieee754_atan2+0xe4>
 800b32a:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800b32e:	f00a 0a02 	and.w	sl, sl, #2
 800b332:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
 800b336:	ea59 0100 	orrs.w	r1, r9, r0
 800b33a:	d036      	beq.n	800b3aa <__ieee754_atan2+0xca>
 800b33c:	ea58 0104 	orrs.w	r1, r8, r4
 800b340:	d03a      	beq.n	800b3b8 <__ieee754_atan2+0xd8>
 800b342:	4961      	ldr	r1, [pc, #388]	; (800b4c8 <__ieee754_atan2+0x1e8>)
 800b344:	4588      	cmp	r8, r1
 800b346:	d051      	beq.n	800b3ec <__ieee754_atan2+0x10c>
 800b348:	495f      	ldr	r1, [pc, #380]	; (800b4c8 <__ieee754_atan2+0x1e8>)
 800b34a:	4589      	cmp	r9, r1
 800b34c:	d034      	beq.n	800b3b8 <__ieee754_atan2+0xd8>
 800b34e:	ebc8 0809 	rsb	r8, r8, r9
 800b352:	ea4f 5828 	mov.w	r8, r8, asr #20
 800b356:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 800b35a:	dc43      	bgt.n	800b3e4 <__ieee754_atan2+0x104>
 800b35c:	2d00      	cmp	r5, #0
 800b35e:	db70      	blt.n	800b442 <__ieee754_atan2+0x162>
 800b360:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b364:	f7ff f966 	bl	800a634 <__aeabi_ddiv>
 800b368:	f001 faf6 	bl	800c958 <fabs>
 800b36c:	f001 f94c 	bl	800c608 <atan>
 800b370:	f1ba 0f01 	cmp.w	sl, #1
 800b374:	d062      	beq.n	800b43c <__ieee754_atan2+0x15c>
 800b376:	f1ba 0f02 	cmp.w	sl, #2
 800b37a:	d052      	beq.n	800b422 <__ieee754_atan2+0x142>
 800b37c:	f1ba 0f00 	cmp.w	sl, #0
 800b380:	d010      	beq.n	800b3a4 <__ieee754_atan2+0xc4>
 800b382:	a33f      	add	r3, pc, #252	; (adr r3, 800b480 <__ieee754_atan2+0x1a0>)
 800b384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b388:	f7fe fe76 	bl	800a078 <__aeabi_dsub>
 800b38c:	a33e      	add	r3, pc, #248	; (adr r3, 800b488 <__ieee754_atan2+0x1a8>)
 800b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b392:	f7fe fe71 	bl	800a078 <__aeabi_dsub>
 800b396:	e005      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b398:	4610      	mov	r0, r2
 800b39a:	4619      	mov	r1, r3
 800b39c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3a0:	f7fe fe6c 	bl	800a07c <__adddf3>
 800b3a4:	b002      	add	sp, #8
 800b3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3aa:	f1ba 0f03 	cmp.w	sl, #3
 800b3ae:	d8c5      	bhi.n	800b33c <__ieee754_atan2+0x5c>
 800b3b0:	e8df f00a 	tbb	[pc, sl]
 800b3b4:	10140d0d 	andsne	r0, r4, sp, lsl #26
 800b3b8:	2f00      	cmp	r7, #0
 800b3ba:	db2e      	blt.n	800b41a <__ieee754_atan2+0x13a>
 800b3bc:	a134      	add	r1, pc, #208	; (adr r1, 800b490 <__ieee754_atan2+0x1b0>)
 800b3be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3c2:	e7ef      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b3c4:	b002      	add	sp, #8
 800b3c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3ca:	f001 b91d 	b.w	800c608 <atan>
 800b3ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3d2:	e7e7      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b3d4:	a130      	add	r1, pc, #192	; (adr r1, 800b498 <__ieee754_atan2+0x1b8>)
 800b3d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3da:	e7e3      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b3dc:	a12a      	add	r1, pc, #168	; (adr r1, 800b488 <__ieee754_atan2+0x1a8>)
 800b3de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e2:	e7df      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b3e4:	a12a      	add	r1, pc, #168	; (adr r1, 800b490 <__ieee754_atan2+0x1b0>)
 800b3e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3ea:	e7c1      	b.n	800b370 <__ieee754_atan2+0x90>
 800b3ec:	45c1      	cmp	r9, r8
 800b3ee:	d02e      	beq.n	800b44e <__ieee754_atan2+0x16e>
 800b3f0:	f1ba 0f03 	cmp.w	sl, #3
 800b3f4:	d8a8      	bhi.n	800b348 <__ieee754_atan2+0x68>
 800b3f6:	a101      	add	r1, pc, #4	; (adr r1, 800b3fc <__ieee754_atan2+0x11c>)
 800b3f8:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
 800b3fc:	0800b415 	stmdaeq	r0, {r0, r2, r4, sl, ip, sp, pc}
 800b400:	0800b40d 	stmdaeq	r0, {r0, r2, r3, sl, ip, sp, pc}
 800b404:	0800b3dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, ip, sp, pc}
 800b408:	0800b3d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, ip, sp, pc}
 800b40c:	2000      	movs	r0, #0
 800b40e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b412:	e7c7      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b414:	2000      	movs	r0, #0
 800b416:	2100      	movs	r1, #0
 800b418:	e7c4      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b41a:	a121      	add	r1, pc, #132	; (adr r1, 800b4a0 <__ieee754_atan2+0x1c0>)
 800b41c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b420:	e7c0      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b422:	a317      	add	r3, pc, #92	; (adr r3, 800b480 <__ieee754_atan2+0x1a0>)
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f7fe fe26 	bl	800a078 <__aeabi_dsub>
 800b42c:	4602      	mov	r2, r0
 800b42e:	460b      	mov	r3, r1
 800b430:	a115      	add	r1, pc, #84	; (adr r1, 800b488 <__ieee754_atan2+0x1a8>)
 800b432:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b436:	f7fe fe1f 	bl	800a078 <__aeabi_dsub>
 800b43a:	e7b3      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b43c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b440:	e7b0      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b442:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 800b446:	da8b      	bge.n	800b360 <__ieee754_atan2+0x80>
 800b448:	2000      	movs	r0, #0
 800b44a:	2100      	movs	r1, #0
 800b44c:	e790      	b.n	800b370 <__ieee754_atan2+0x90>
 800b44e:	f1ba 0f03 	cmp.w	sl, #3
 800b452:	d8b1      	bhi.n	800b3b8 <__ieee754_atan2+0xd8>
 800b454:	e8df f00a 	tbb	[pc, sl]
 800b458:	0a0e0206 	beq	838bc78 <_etext+0x37ebb4>
 800b45c:	a112      	add	r1, pc, #72	; (adr r1, 800b4a8 <__ieee754_atan2+0x1c8>)
 800b45e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b462:	e79f      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b464:	a112      	add	r1, pc, #72	; (adr r1, 800b4b0 <__ieee754_atan2+0x1d0>)
 800b466:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b46a:	e79b      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b46c:	a112      	add	r1, pc, #72	; (adr r1, 800b4b8 <__ieee754_atan2+0x1d8>)
 800b46e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b472:	e797      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b474:	a112      	add	r1, pc, #72	; (adr r1, 800b4c0 <__ieee754_atan2+0x1e0>)
 800b476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b47a:	e793      	b.n	800b3a4 <__ieee754_atan2+0xc4>
 800b47c:	f3af 8000 	nop.w
 800b480:	33145c07 	tstcc	r4, #1792	; 0x700
 800b484:	3ca1a626 	stccc	6, cr10, [r1], #152	; 0x98
 800b488:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b48c:	400921fb 	strdmi	r2, [r9], -fp
 800b490:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b494:	3ff921fb 	svccc	0x00f921fb
 800b498:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b49c:	c00921fb 	strdgt	r2, [r9], -fp
 800b4a0:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b4a4:	bff921fb 	svclt	0x00f921fb
 800b4a8:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b4ac:	bfe921fb 	svclt	0x00e921fb
 800b4b0:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800b4b4:	3fe921fb 	svccc	0x00e921fb
 800b4b8:	7f3321d2 	svcvc	0x003321d2
 800b4bc:	c002d97c 	andgt	sp, r2, ip, ror r9
 800b4c0:	7f3321d2 	svcvc	0x003321d2
 800b4c4:	4002d97c 	andmi	sp, r2, ip, ror r9
 800b4c8:	7ff00000 	svcvc	0x00f00000	; IMB
 800b4cc:	f3af 8000 	nop.w

0800b4d0 <__ieee754_rem_pio2>:
 800b4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d4:	4b96      	ldr	r3, [pc, #600]	; (800b730 <__ieee754_rem_pio2+0x260>)
 800b4d6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b4da:	429e      	cmp	r6, r3
 800b4dc:	b091      	sub	sp, #68	; 0x44
 800b4de:	4604      	mov	r4, r0
 800b4e0:	460d      	mov	r5, r1
 800b4e2:	468b      	mov	fp, r1
 800b4e4:	4690      	mov	r8, r2
 800b4e6:	f340 8081 	ble.w	800b5ec <__ieee754_rem_pio2+0x11c>
 800b4ea:	4b92      	ldr	r3, [pc, #584]	; (800b734 <__ieee754_rem_pio2+0x264>)
 800b4ec:	429e      	cmp	r6, r3
 800b4ee:	dc26      	bgt.n	800b53e <__ieee754_rem_pio2+0x6e>
 800b4f0:	a385      	add	r3, pc, #532	; (adr r3, 800b708 <__ieee754_rem_pio2+0x238>)
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	2900      	cmp	r1, #0
 800b4f8:	f340 81a0 	ble.w	800b83c <__ieee754_rem_pio2+0x36c>
 800b4fc:	f7fe fdbc 	bl	800a078 <__aeabi_dsub>
 800b500:	4b8d      	ldr	r3, [pc, #564]	; (800b738 <__ieee754_rem_pio2+0x268>)
 800b502:	4604      	mov	r4, r0
 800b504:	429e      	cmp	r6, r3
 800b506:	460d      	mov	r5, r1
 800b508:	f000 8085 	beq.w	800b616 <__ieee754_rem_pio2+0x146>
 800b50c:	a380      	add	r3, pc, #512	; (adr r3, 800b710 <__ieee754_rem_pio2+0x240>)
 800b50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b512:	f7fe fdb1 	bl	800a078 <__aeabi_dsub>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	e9c8 2300 	strd	r2, r3, [r8]
 800b51e:	4620      	mov	r0, r4
 800b520:	4629      	mov	r1, r5
 800b522:	f7fe fda9 	bl	800a078 <__aeabi_dsub>
 800b526:	a37a      	add	r3, pc, #488	; (adr r3, 800b710 <__ieee754_rem_pio2+0x240>)
 800b528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52c:	f7fe fda4 	bl	800a078 <__aeabi_dsub>
 800b530:	2701      	movs	r7, #1
 800b532:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b536:	4638      	mov	r0, r7
 800b538:	b011      	add	sp, #68	; 0x44
 800b53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b53e:	4b7f      	ldr	r3, [pc, #508]	; (800b73c <__ieee754_rem_pio2+0x26c>)
 800b540:	429e      	cmp	r6, r3
 800b542:	f340 8085 	ble.w	800b650 <__ieee754_rem_pio2+0x180>
 800b546:	4b7e      	ldr	r3, [pc, #504]	; (800b740 <__ieee754_rem_pio2+0x270>)
 800b548:	429e      	cmp	r6, r3
 800b54a:	dc5a      	bgt.n	800b602 <__ieee754_rem_pio2+0x132>
 800b54c:	ea4f 5926 	mov.w	r9, r6, asr #20
 800b550:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
 800b554:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
 800b558:	4629      	mov	r1, r5
 800b55a:	4604      	mov	r4, r0
 800b55c:	f7ff f9da 	bl	800a914 <__aeabi_d2iz>
 800b560:	f7fe fed8 	bl	800a314 <__aeabi_i2d>
 800b564:	4606      	mov	r6, r0
 800b566:	460f      	mov	r7, r1
 800b568:	4602      	mov	r2, r0
 800b56a:	460b      	mov	r3, r1
 800b56c:	4620      	mov	r0, r4
 800b56e:	4629      	mov	r1, r5
 800b570:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 800b574:	f7fe fd80 	bl	800a078 <__aeabi_dsub>
 800b578:	2200      	movs	r2, #0
 800b57a:	4b72      	ldr	r3, [pc, #456]	; (800b744 <__ieee754_rem_pio2+0x274>)
 800b57c:	f7fe ff30 	bl	800a3e0 <__aeabi_dmul>
 800b580:	460f      	mov	r7, r1
 800b582:	4606      	mov	r6, r0
 800b584:	f7ff f9c6 	bl	800a914 <__aeabi_d2iz>
 800b588:	f7fe fec4 	bl	800a314 <__aeabi_i2d>
 800b58c:	4602      	mov	r2, r0
 800b58e:	460b      	mov	r3, r1
 800b590:	4604      	mov	r4, r0
 800b592:	460d      	mov	r5, r1
 800b594:	4630      	mov	r0, r6
 800b596:	4639      	mov	r1, r7
 800b598:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 800b59c:	f7fe fd6c 	bl	800a078 <__aeabi_dsub>
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	4b68      	ldr	r3, [pc, #416]	; (800b744 <__ieee754_rem_pio2+0x274>)
 800b5a4:	f7fe ff1c 	bl	800a3e0 <__aeabi_dmul>
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b5b0:	f7ff f97e 	bl	800a8b0 <__aeabi_dcmpeq>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	f000 816d 	beq.w	800b894 <__ieee754_rem_pio2+0x3c4>
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	4620      	mov	r0, r4
 800b5be:	4629      	mov	r1, r5
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f7ff f975 	bl	800a8b0 <__aeabi_dcmpeq>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	bf14      	ite	ne
 800b5ca:	2301      	movne	r3, #1
 800b5cc:	2302      	moveq	r3, #2
 800b5ce:	485e      	ldr	r0, [pc, #376]	; (800b748 <__ieee754_rem_pio2+0x278>)
 800b5d0:	2102      	movs	r1, #2
 800b5d2:	9001      	str	r0, [sp, #4]
 800b5d4:	9100      	str	r1, [sp, #0]
 800b5d6:	464a      	mov	r2, r9
 800b5d8:	a80a      	add	r0, sp, #40	; 0x28
 800b5da:	4641      	mov	r1, r8
 800b5dc:	f000 fb7c 	bl	800bcd8 <__kernel_rem_pio2>
 800b5e0:	f1bb 0f00 	cmp.w	fp, #0
 800b5e4:	f2c0 8148 	blt.w	800b878 <__ieee754_rem_pio2+0x3a8>
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	e006      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	e9c8 4500 	strd	r4, r5, [r8]
 800b5f4:	e9c8 2302 	strd	r2, r3, [r8, #8]
 800b5f8:	2700      	movs	r7, #0
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	b011      	add	sp, #68	; 0x44
 800b5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b602:	4602      	mov	r2, r0
 800b604:	460b      	mov	r3, r1
 800b606:	f7fe fd37 	bl	800a078 <__aeabi_dsub>
 800b60a:	2700      	movs	r7, #0
 800b60c:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b610:	e9c8 0100 	strd	r0, r1, [r8]
 800b614:	e7f1      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b616:	a340      	add	r3, pc, #256	; (adr r3, 800b718 <__ieee754_rem_pio2+0x248>)
 800b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61c:	f7fe fd2c 	bl	800a078 <__aeabi_dsub>
 800b620:	a33f      	add	r3, pc, #252	; (adr r3, 800b720 <__ieee754_rem_pio2+0x250>)
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	4604      	mov	r4, r0
 800b628:	460d      	mov	r5, r1
 800b62a:	f7fe fd25 	bl	800a078 <__aeabi_dsub>
 800b62e:	4602      	mov	r2, r0
 800b630:	460b      	mov	r3, r1
 800b632:	e9c8 2300 	strd	r2, r3, [r8]
 800b636:	4620      	mov	r0, r4
 800b638:	4629      	mov	r1, r5
 800b63a:	f7fe fd1d 	bl	800a078 <__aeabi_dsub>
 800b63e:	a338      	add	r3, pc, #224	; (adr r3, 800b720 <__ieee754_rem_pio2+0x250>)
 800b640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b644:	f7fe fd18 	bl	800a078 <__aeabi_dsub>
 800b648:	2701      	movs	r7, #1
 800b64a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b64e:	e7d4      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b650:	f001 f982 	bl	800c958 <fabs>
 800b654:	a334      	add	r3, pc, #208	; (adr r3, 800b728 <__ieee754_rem_pio2+0x258>)
 800b656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65a:	4604      	mov	r4, r0
 800b65c:	460d      	mov	r5, r1
 800b65e:	f7fe febf 	bl	800a3e0 <__aeabi_dmul>
 800b662:	2200      	movs	r2, #0
 800b664:	4b39      	ldr	r3, [pc, #228]	; (800b74c <__ieee754_rem_pio2+0x27c>)
 800b666:	f7fe fd09 	bl	800a07c <__adddf3>
 800b66a:	f7ff f953 	bl	800a914 <__aeabi_d2iz>
 800b66e:	4607      	mov	r7, r0
 800b670:	f7fe fe50 	bl	800a314 <__aeabi_i2d>
 800b674:	a324      	add	r3, pc, #144	; (adr r3, 800b708 <__ieee754_rem_pio2+0x238>)
 800b676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b67e:	f7fe feaf 	bl	800a3e0 <__aeabi_dmul>
 800b682:	4602      	mov	r2, r0
 800b684:	460b      	mov	r3, r1
 800b686:	4620      	mov	r0, r4
 800b688:	4629      	mov	r1, r5
 800b68a:	f7fe fcf5 	bl	800a078 <__aeabi_dsub>
 800b68e:	a320      	add	r3, pc, #128	; (adr r3, 800b710 <__ieee754_rem_pio2+0x240>)
 800b690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b698:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b69c:	f7fe fea0 	bl	800a3e0 <__aeabi_dmul>
 800b6a0:	2f1f      	cmp	r7, #31
 800b6a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6aa:	dc53      	bgt.n	800b754 <__ieee754_rem_pio2+0x284>
 800b6ac:	4b28      	ldr	r3, [pc, #160]	; (800b750 <__ieee754_rem_pio2+0x280>)
 800b6ae:	1e7a      	subs	r2, r7, #1
 800b6b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b4:	42b3      	cmp	r3, r6
 800b6b6:	d04d      	beq.n	800b754 <__ieee754_rem_pio2+0x284>
 800b6b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6bc:	f7fe fcdc 	bl	800a078 <__aeabi_dsub>
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	460d      	mov	r5, r1
 800b6c4:	e9c8 4500 	strd	r4, r5, [r8]
 800b6c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6cc:	4622      	mov	r2, r4
 800b6ce:	462b      	mov	r3, r5
 800b6d0:	f7fe fcd2 	bl	800a078 <__aeabi_dsub>
 800b6d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6d8:	f7fe fcce 	bl	800a078 <__aeabi_dsub>
 800b6dc:	f1bb 0f00 	cmp.w	fp, #0
 800b6e0:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b6e4:	da89      	bge.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b6e6:	4626      	mov	r6, r4
 800b6e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6ec:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
 800b6f0:	427f      	negs	r7, r7
 800b6f2:	f8c8 6000 	str.w	r6, [r8]
 800b6f6:	f8c8 4004 	str.w	r4, [r8, #4]
 800b6fa:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6fe:	f8c8 300c 	str.w	r3, [r8, #12]
 800b702:	e77a      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b704:	f3af 8000 	nop.w
 800b708:	54400000 	strbpl	r0, [r0], #-0
 800b70c:	3ff921fb 	svccc	0x00f921fb
 800b710:	1a626331 	bne	98a43dc <_etext+0x1897318>
 800b714:	3dd0b461 	cfldrdcc	mvd11, [r0, #388]	; 0x184
 800b718:	1a600000 	bne	980b720 <_etext+0x17fe65c>
 800b71c:	3dd0b461 	cfldrdcc	mvd11, [r0, #388]	; 0x184
 800b720:	2e037073 	mcrcs	0, 0, r7, cr3, cr3, {3}
 800b724:	3ba3198a 	blcc	68d1d54 <__Stack_Size+0x68d1954>
 800b728:	6dc9c883 	stclvs	8, cr12, [r9, #524]	; 0x20c
 800b72c:	3fe45f30 	svccc	0x00e45f30
 800b730:	3fe921fb 	svccc	0x00e921fb
 800b734:	4002d97b 	andmi	sp, r2, fp, ror r9
 800b738:	3ff921fb 	svccc	0x00f921fb
 800b73c:	413921fb 			; <UNDEFINED> instruction: 0x413921fb
 800b740:	7fefffff 	svcvc	0x00efffff
 800b744:	41700000 	cmnmi	r0, r0
 800b748:	0800cf24 	stmdaeq	r0, {r2, r5, r8, r9, sl, fp, lr, pc}
 800b74c:	3fe00000 	svccc	0x00e00000
 800b750:	0800cea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, lr, pc}
 800b754:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b758:	f7fe fc8e 	bl	800a078 <__aeabi_dsub>
 800b75c:	1536      	asrs	r6, r6, #20
 800b75e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b762:	1af3      	subs	r3, r6, r3
 800b764:	4604      	mov	r4, r0
 800b766:	460d      	mov	r5, r1
 800b768:	2b10      	cmp	r3, #16
 800b76a:	e9c8 4500 	strd	r4, r5, [r8]
 800b76e:	ddab      	ble.n	800b6c8 <__ieee754_rem_pio2+0x1f8>
 800b770:	a35b      	add	r3, pc, #364	; (adr r3, 800b8e0 <__ieee754_rem_pio2+0x410>)
 800b772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b77a:	f7fe fe31 	bl	800a3e0 <__aeabi_dmul>
 800b77e:	4604      	mov	r4, r0
 800b780:	460d      	mov	r5, r1
 800b782:	4622      	mov	r2, r4
 800b784:	462b      	mov	r3, r5
 800b786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b78a:	f7fe fc75 	bl	800a078 <__aeabi_dsub>
 800b78e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b792:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b79a:	f7fe fc6d 	bl	800a078 <__aeabi_dsub>
 800b79e:	4622      	mov	r2, r4
 800b7a0:	462b      	mov	r3, r5
 800b7a2:	f7fe fc69 	bl	800a078 <__aeabi_dsub>
 800b7a6:	a350      	add	r3, pc, #320	; (adr r3, 800b8e8 <__ieee754_rem_pio2+0x418>)
 800b7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ac:	4604      	mov	r4, r0
 800b7ae:	460d      	mov	r5, r1
 800b7b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7b4:	f7fe fe14 	bl	800a3e0 <__aeabi_dmul>
 800b7b8:	4622      	mov	r2, r4
 800b7ba:	462b      	mov	r3, r5
 800b7bc:	f7fe fc5c 	bl	800a078 <__aeabi_dsub>
 800b7c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7cc:	f7fe fc54 	bl	800a078 <__aeabi_dsub>
 800b7d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b7d4:	1af6      	subs	r6, r6, r3
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	460d      	mov	r5, r1
 800b7da:	2e31      	cmp	r6, #49	; 0x31
 800b7dc:	e9c8 4500 	strd	r4, r5, [r8]
 800b7e0:	dd78      	ble.n	800b8d4 <__ieee754_rem_pio2+0x404>
 800b7e2:	a343      	add	r3, pc, #268	; (adr r3, 800b8f0 <__ieee754_rem_pio2+0x420>)
 800b7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7ec:	f7fe fdf8 	bl	800a3e0 <__aeabi_dmul>
 800b7f0:	4604      	mov	r4, r0
 800b7f2:	460d      	mov	r5, r1
 800b7f4:	4622      	mov	r2, r4
 800b7f6:	462b      	mov	r3, r5
 800b7f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7fc:	f7fe fc3c 	bl	800a078 <__aeabi_dsub>
 800b800:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b804:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b808:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b80c:	f7fe fc34 	bl	800a078 <__aeabi_dsub>
 800b810:	4622      	mov	r2, r4
 800b812:	462b      	mov	r3, r5
 800b814:	f7fe fc30 	bl	800a078 <__aeabi_dsub>
 800b818:	a337      	add	r3, pc, #220	; (adr r3, 800b8f8 <__ieee754_rem_pio2+0x428>)
 800b81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81e:	4604      	mov	r4, r0
 800b820:	460d      	mov	r5, r1
 800b822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b826:	f7fe fddb 	bl	800a3e0 <__aeabi_dmul>
 800b82a:	4622      	mov	r2, r4
 800b82c:	462b      	mov	r3, r5
 800b82e:	f7fe fc23 	bl	800a078 <__aeabi_dsub>
 800b832:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b83a:	e73d      	b.n	800b6b8 <__ieee754_rem_pio2+0x1e8>
 800b83c:	f7fe fc1e 	bl	800a07c <__adddf3>
 800b840:	4b31      	ldr	r3, [pc, #196]	; (800b908 <__ieee754_rem_pio2+0x438>)
 800b842:	4604      	mov	r4, r0
 800b844:	429e      	cmp	r6, r3
 800b846:	460d      	mov	r5, r1
 800b848:	d026      	beq.n	800b898 <__ieee754_rem_pio2+0x3c8>
 800b84a:	a32d      	add	r3, pc, #180	; (adr r3, 800b900 <__ieee754_rem_pio2+0x430>)
 800b84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b850:	f7fe fc14 	bl	800a07c <__adddf3>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	e9c8 2300 	strd	r2, r3, [r8]
 800b85c:	4620      	mov	r0, r4
 800b85e:	4629      	mov	r1, r5
 800b860:	f7fe fc0a 	bl	800a078 <__aeabi_dsub>
 800b864:	a326      	add	r3, pc, #152	; (adr r3, 800b900 <__ieee754_rem_pio2+0x430>)
 800b866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b86a:	f7fe fc07 	bl	800a07c <__adddf3>
 800b86e:	f04f 37ff 	mov.w	r7, #4294967295
 800b872:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b876:	e6c0      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b878:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800b87c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b880:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800b884:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b888:	4247      	negs	r7, r0
 800b88a:	f8c8 2004 	str.w	r2, [r8, #4]
 800b88e:	f8c8 300c 	str.w	r3, [r8, #12]
 800b892:	e6b2      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b894:	2303      	movs	r3, #3
 800b896:	e69a      	b.n	800b5ce <__ieee754_rem_pio2+0xfe>
 800b898:	a311      	add	r3, pc, #68	; (adr r3, 800b8e0 <__ieee754_rem_pio2+0x410>)
 800b89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89e:	f7fe fbed 	bl	800a07c <__adddf3>
 800b8a2:	a311      	add	r3, pc, #68	; (adr r3, 800b8e8 <__ieee754_rem_pio2+0x418>)
 800b8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a8:	4604      	mov	r4, r0
 800b8aa:	460d      	mov	r5, r1
 800b8ac:	f7fe fbe6 	bl	800a07c <__adddf3>
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	e9c8 2300 	strd	r2, r3, [r8]
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	f7fe fbdc 	bl	800a078 <__aeabi_dsub>
 800b8c0:	a309      	add	r3, pc, #36	; (adr r3, 800b8e8 <__ieee754_rem_pio2+0x418>)
 800b8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c6:	f7fe fbd9 	bl	800a07c <__adddf3>
 800b8ca:	f04f 37ff 	mov.w	r7, #4294967295
 800b8ce:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800b8d2:	e692      	b.n	800b5fa <__ieee754_rem_pio2+0x12a>
 800b8d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b8d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b8dc:	e6f4      	b.n	800b6c8 <__ieee754_rem_pio2+0x1f8>
 800b8de:	bf00      	nop
 800b8e0:	1a600000 	bne	980b8e8 <_etext+0x17fe824>
 800b8e4:	3dd0b461 	cfldrdcc	mvd11, [r0, #388]	; 0x184
 800b8e8:	2e037073 	mcrcs	0, 0, r7, cr3, cr3, {3}
 800b8ec:	3ba3198a 	blcc	68d1f1c <__Stack_Size+0x68d1b1c>
 800b8f0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 800b8f4:	3ba3198a 	blcc	68d1f24 <__Stack_Size+0x68d1b24>
 800b8f8:	252049c1 	strcs	r4, [r0, #-2497]!	; 0x9c1
 800b8fc:	397b839a 	ldmdbcc	fp!, {r1, r3, r4, r7, r8, r9, pc}^
 800b900:	1a626331 	bne	98a45cc <_etext+0x1897508>
 800b904:	3dd0b461 	cfldrdcc	mvd11, [r0, #388]	; 0x184
 800b908:	3ff921fb 	svccc	0x00f921fb
 800b90c:	f3af 8000 	nop.w

0800b910 <__ieee754_sqrt>:
 800b910:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b918:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
 800b91c:	f8df 816c 	ldr.w	r8, [pc, #364]	; 800ba8c <__ieee754_sqrt+0x17c>
 800b920:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 800b924:	45c4      	cmp	ip, r8
 800b926:	4606      	mov	r6, r0
 800b928:	460f      	mov	r7, r1
 800b92a:	460b      	mov	r3, r1
 800b92c:	4602      	mov	r2, r0
 800b92e:	f000 808f 	beq.w	800ba50 <__ieee754_sqrt+0x140>
 800b932:	2900      	cmp	r1, #0
 800b934:	dd6f      	ble.n	800ba16 <__ieee754_sqrt+0x106>
 800b936:	150f      	asrs	r7, r1, #20
 800b938:	d078      	beq.n	800ba2c <__ieee754_sqrt+0x11c>
 800b93a:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
 800b93e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b942:	07f9      	lsls	r1, r7, #31
 800b944:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b948:	d460      	bmi.n	800ba0c <__ieee754_sqrt+0xfc>
 800b94a:	0fd1      	lsrs	r1, r2, #31
 800b94c:	f04f 0c00 	mov.w	ip, #0
 800b950:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800b954:	107f      	asrs	r7, r7, #1
 800b956:	0052      	lsls	r2, r2, #1
 800b958:	4665      	mov	r5, ip
 800b95a:	2016      	movs	r0, #22
 800b95c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b960:	186c      	adds	r4, r5, r1
 800b962:	429c      	cmp	r4, r3
 800b964:	ea4f 76d2 	mov.w	r6, r2, lsr #31
 800b968:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b96c:	dc02      	bgt.n	800b974 <__ieee754_sqrt+0x64>
 800b96e:	1b1b      	subs	r3, r3, r4
 800b970:	1865      	adds	r5, r4, r1
 800b972:	448c      	add	ip, r1
 800b974:	3801      	subs	r0, #1
 800b976:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800b97a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b97e:	d1ef      	bne.n	800b960 <__ieee754_sqrt+0x50>
 800b980:	4680      	mov	r8, r0
 800b982:	2620      	movs	r6, #32
 800b984:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b988:	e009      	b.n	800b99e <__ieee754_sqrt+0x8e>
 800b98a:	d023      	beq.n	800b9d4 <__ieee754_sqrt+0xc4>
 800b98c:	0fd4      	lsrs	r4, r2, #31
 800b98e:	3e01      	subs	r6, #1
 800b990:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b994:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800b998:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b99c:	d01e      	beq.n	800b9dc <__ieee754_sqrt+0xcc>
 800b99e:	42ab      	cmp	r3, r5
 800b9a0:	eb01 0408 	add.w	r4, r1, r8
 800b9a4:	ddf1      	ble.n	800b98a <__ieee754_sqrt+0x7a>
 800b9a6:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
 800b9aa:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800b9ae:	eb04 0801 	add.w	r8, r4, r1
 800b9b2:	d009      	beq.n	800b9c8 <__ieee754_sqrt+0xb8>
 800b9b4:	46a9      	mov	r9, r5
 800b9b6:	1b5b      	subs	r3, r3, r5
 800b9b8:	4294      	cmp	r4, r2
 800b9ba:	bf88      	it	hi
 800b9bc:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b9c0:	1b12      	subs	r2, r2, r4
 800b9c2:	4408      	add	r0, r1
 800b9c4:	464d      	mov	r5, r9
 800b9c6:	e7e1      	b.n	800b98c <__ieee754_sqrt+0x7c>
 800b9c8:	f1b8 0f00 	cmp.w	r8, #0
 800b9cc:	dbf2      	blt.n	800b9b4 <__ieee754_sqrt+0xa4>
 800b9ce:	f105 0901 	add.w	r9, r5, #1
 800b9d2:	e7f0      	b.n	800b9b6 <__ieee754_sqrt+0xa6>
 800b9d4:	4294      	cmp	r4, r2
 800b9d6:	d9e6      	bls.n	800b9a6 <__ieee754_sqrt+0x96>
 800b9d8:	461d      	mov	r5, r3
 800b9da:	e7d7      	b.n	800b98c <__ieee754_sqrt+0x7c>
 800b9dc:	431a      	orrs	r2, r3
 800b9de:	d004      	beq.n	800b9ea <__ieee754_sqrt+0xda>
 800b9e0:	1c43      	adds	r3, r0, #1
 800b9e2:	d041      	beq.n	800ba68 <__ieee754_sqrt+0x158>
 800b9e4:	f000 0301 	and.w	r3, r0, #1
 800b9e8:	4418      	add	r0, r3
 800b9ea:	0846      	lsrs	r6, r0, #1
 800b9ec:	ea4f 036c 	mov.w	r3, ip, asr #1
 800b9f0:	f01c 0f01 	tst.w	ip, #1
 800b9f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b9f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b9fc:	bf18      	it	ne
 800b9fe:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
 800ba02:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800ba06:	4630      	mov	r0, r6
 800ba08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba0c:	0fd1      	lsrs	r1, r2, #31
 800ba0e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800ba12:	0052      	lsls	r2, r2, #1
 800ba14:	e799      	b.n	800b94a <__ieee754_sqrt+0x3a>
 800ba16:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba1a:	4303      	orrs	r3, r0
 800ba1c:	d022      	beq.n	800ba64 <__ieee754_sqrt+0x154>
 800ba1e:	bb51      	cbnz	r1, 800ba76 <__ieee754_sqrt+0x166>
 800ba20:	460f      	mov	r7, r1
 800ba22:	0ad3      	lsrs	r3, r2, #11
 800ba24:	3f15      	subs	r7, #21
 800ba26:	0552      	lsls	r2, r2, #21
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0fa      	beq.n	800ba22 <__ieee754_sqrt+0x112>
 800ba2c:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
 800ba30:	d11d      	bne.n	800ba6e <__ieee754_sqrt+0x15e>
 800ba32:	005b      	lsls	r3, r3, #1
 800ba34:	02d8      	lsls	r0, r3, #11
 800ba36:	f101 0101 	add.w	r1, r1, #1
 800ba3a:	d5fa      	bpl.n	800ba32 <__ieee754_sqrt+0x122>
 800ba3c:	f1c1 0001 	rsb	r0, r1, #1
 800ba40:	f1c1 0420 	rsb	r4, r1, #32
 800ba44:	fa22 f404 	lsr.w	r4, r2, r4
 800ba48:	4407      	add	r7, r0
 800ba4a:	408a      	lsls	r2, r1
 800ba4c:	4323      	orrs	r3, r4
 800ba4e:	e774      	b.n	800b93a <__ieee754_sqrt+0x2a>
 800ba50:	4602      	mov	r2, r0
 800ba52:	460b      	mov	r3, r1
 800ba54:	f7fe fcc4 	bl	800a3e0 <__aeabi_dmul>
 800ba58:	4632      	mov	r2, r6
 800ba5a:	463b      	mov	r3, r7
 800ba5c:	f7fe fb0e 	bl	800a07c <__adddf3>
 800ba60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba68:	f10c 0c01 	add.w	ip, ip, #1
 800ba6c:	e7be      	b.n	800b9ec <__ieee754_sqrt+0xdc>
 800ba6e:	2420      	movs	r4, #32
 800ba70:	2001      	movs	r0, #1
 800ba72:	2100      	movs	r1, #0
 800ba74:	e7e6      	b.n	800ba44 <__ieee754_sqrt+0x134>
 800ba76:	4602      	mov	r2, r0
 800ba78:	460b      	mov	r3, r1
 800ba7a:	f7fe fafd 	bl	800a078 <__aeabi_dsub>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	460b      	mov	r3, r1
 800ba82:	f7fe fdd7 	bl	800a634 <__aeabi_ddiv>
 800ba86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8a:	bf00      	nop
 800ba8c:	7ff00000 	svcvc	0x00f00000	; IMB

0800ba90 <__kernel_cos>:
 800ba90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba94:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 800ba98:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
 800ba9c:	b085      	sub	sp, #20
 800ba9e:	4606      	mov	r6, r0
 800baa0:	460f      	mov	r7, r1
 800baa2:	4692      	mov	sl, r2
 800baa4:	469b      	mov	fp, r3
 800baa6:	da6b      	bge.n	800bb80 <__kernel_cos+0xf0>
 800baa8:	f7fe ff34 	bl	800a914 <__aeabi_d2iz>
 800baac:	2800      	cmp	r0, #0
 800baae:	f000 80ea 	beq.w	800bc86 <__kernel_cos+0x1f6>
 800bab2:	4632      	mov	r2, r6
 800bab4:	463b      	mov	r3, r7
 800bab6:	4630      	mov	r0, r6
 800bab8:	4639      	mov	r1, r7
 800baba:	f7fe fc91 	bl	800a3e0 <__aeabi_dmul>
 800babe:	a374      	add	r3, pc, #464	; (adr r3, 800bc90 <__kernel_cos+0x200>)
 800bac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac4:	4604      	mov	r4, r0
 800bac6:	460d      	mov	r5, r1
 800bac8:	f7fe fc8a 	bl	800a3e0 <__aeabi_dmul>
 800bacc:	a372      	add	r3, pc, #456	; (adr r3, 800bc98 <__kernel_cos+0x208>)
 800bace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad2:	f7fe fad3 	bl	800a07c <__adddf3>
 800bad6:	4622      	mov	r2, r4
 800bad8:	462b      	mov	r3, r5
 800bada:	f7fe fc81 	bl	800a3e0 <__aeabi_dmul>
 800bade:	a370      	add	r3, pc, #448	; (adr r3, 800bca0 <__kernel_cos+0x210>)
 800bae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae4:	f7fe fac8 	bl	800a078 <__aeabi_dsub>
 800bae8:	4622      	mov	r2, r4
 800baea:	462b      	mov	r3, r5
 800baec:	f7fe fc78 	bl	800a3e0 <__aeabi_dmul>
 800baf0:	a36d      	add	r3, pc, #436	; (adr r3, 800bca8 <__kernel_cos+0x218>)
 800baf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf6:	f7fe fac1 	bl	800a07c <__adddf3>
 800bafa:	4622      	mov	r2, r4
 800bafc:	462b      	mov	r3, r5
 800bafe:	f7fe fc6f 	bl	800a3e0 <__aeabi_dmul>
 800bb02:	a36b      	add	r3, pc, #428	; (adr r3, 800bcb0 <__kernel_cos+0x220>)
 800bb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb08:	f7fe fab6 	bl	800a078 <__aeabi_dsub>
 800bb0c:	4622      	mov	r2, r4
 800bb0e:	462b      	mov	r3, r5
 800bb10:	f7fe fc66 	bl	800a3e0 <__aeabi_dmul>
 800bb14:	a368      	add	r3, pc, #416	; (adr r3, 800bcb8 <__kernel_cos+0x228>)
 800bb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1a:	f7fe faaf 	bl	800a07c <__adddf3>
 800bb1e:	4622      	mov	r2, r4
 800bb20:	462b      	mov	r3, r5
 800bb22:	f7fe fc5d 	bl	800a3e0 <__aeabi_dmul>
 800bb26:	e9cd 0100 	strd	r0, r1, [sp]
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	4629      	mov	r1, r5
 800bb2e:	2200      	movs	r2, #0
 800bb30:	4b63      	ldr	r3, [pc, #396]	; (800bcc0 <__kernel_cos+0x230>)
 800bb32:	f7fe fc55 	bl	800a3e0 <__aeabi_dmul>
 800bb36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb3a:	4680      	mov	r8, r0
 800bb3c:	4689      	mov	r9, r1
 800bb3e:	4620      	mov	r0, r4
 800bb40:	4629      	mov	r1, r5
 800bb42:	f7fe fc4d 	bl	800a3e0 <__aeabi_dmul>
 800bb46:	4652      	mov	r2, sl
 800bb48:	4604      	mov	r4, r0
 800bb4a:	460d      	mov	r5, r1
 800bb4c:	465b      	mov	r3, fp
 800bb4e:	4630      	mov	r0, r6
 800bb50:	4639      	mov	r1, r7
 800bb52:	f7fe fc45 	bl	800a3e0 <__aeabi_dmul>
 800bb56:	4602      	mov	r2, r0
 800bb58:	460b      	mov	r3, r1
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	4629      	mov	r1, r5
 800bb5e:	f7fe fa8b 	bl	800a078 <__aeabi_dsub>
 800bb62:	4602      	mov	r2, r0
 800bb64:	460b      	mov	r3, r1
 800bb66:	4640      	mov	r0, r8
 800bb68:	4649      	mov	r1, r9
 800bb6a:	f7fe fa85 	bl	800a078 <__aeabi_dsub>
 800bb6e:	4602      	mov	r2, r0
 800bb70:	460b      	mov	r3, r1
 800bb72:	2000      	movs	r0, #0
 800bb74:	4953      	ldr	r1, [pc, #332]	; (800bcc4 <__kernel_cos+0x234>)
 800bb76:	f7fe fa7f 	bl	800a078 <__aeabi_dsub>
 800bb7a:	b005      	add	sp, #20
 800bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb80:	4602      	mov	r2, r0
 800bb82:	460b      	mov	r3, r1
 800bb84:	f7fe fc2c 	bl	800a3e0 <__aeabi_dmul>
 800bb88:	a341      	add	r3, pc, #260	; (adr r3, 800bc90 <__kernel_cos+0x200>)
 800bb8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8e:	4604      	mov	r4, r0
 800bb90:	460d      	mov	r5, r1
 800bb92:	f7fe fc25 	bl	800a3e0 <__aeabi_dmul>
 800bb96:	a340      	add	r3, pc, #256	; (adr r3, 800bc98 <__kernel_cos+0x208>)
 800bb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9c:	f7fe fa6e 	bl	800a07c <__adddf3>
 800bba0:	4622      	mov	r2, r4
 800bba2:	462b      	mov	r3, r5
 800bba4:	f7fe fc1c 	bl	800a3e0 <__aeabi_dmul>
 800bba8:	a33d      	add	r3, pc, #244	; (adr r3, 800bca0 <__kernel_cos+0x210>)
 800bbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbae:	f7fe fa63 	bl	800a078 <__aeabi_dsub>
 800bbb2:	4622      	mov	r2, r4
 800bbb4:	462b      	mov	r3, r5
 800bbb6:	f7fe fc13 	bl	800a3e0 <__aeabi_dmul>
 800bbba:	a33b      	add	r3, pc, #236	; (adr r3, 800bca8 <__kernel_cos+0x218>)
 800bbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc0:	f7fe fa5c 	bl	800a07c <__adddf3>
 800bbc4:	4622      	mov	r2, r4
 800bbc6:	462b      	mov	r3, r5
 800bbc8:	f7fe fc0a 	bl	800a3e0 <__aeabi_dmul>
 800bbcc:	a338      	add	r3, pc, #224	; (adr r3, 800bcb0 <__kernel_cos+0x220>)
 800bbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd2:	f7fe fa51 	bl	800a078 <__aeabi_dsub>
 800bbd6:	4622      	mov	r2, r4
 800bbd8:	462b      	mov	r3, r5
 800bbda:	f7fe fc01 	bl	800a3e0 <__aeabi_dmul>
 800bbde:	a336      	add	r3, pc, #216	; (adr r3, 800bcb8 <__kernel_cos+0x228>)
 800bbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe4:	f7fe fa4a 	bl	800a07c <__adddf3>
 800bbe8:	462b      	mov	r3, r5
 800bbea:	4622      	mov	r2, r4
 800bbec:	f7fe fbf8 	bl	800a3e0 <__aeabi_dmul>
 800bbf0:	4b35      	ldr	r3, [pc, #212]	; (800bcc8 <__kernel_cos+0x238>)
 800bbf2:	e9cd 0100 	strd	r0, r1, [sp]
 800bbf6:	4599      	cmp	r9, r3
 800bbf8:	dd97      	ble.n	800bb2a <__kernel_cos+0x9a>
 800bbfa:	4b34      	ldr	r3, [pc, #208]	; (800bccc <__kernel_cos+0x23c>)
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	4599      	cmp	r9, r3
 800bc00:	dc39      	bgt.n	800bc76 <__kernel_cos+0x1e6>
 800bc02:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
 800bc06:	2200      	movs	r2, #0
 800bc08:	2000      	movs	r0, #0
 800bc0a:	492e      	ldr	r1, [pc, #184]	; (800bcc4 <__kernel_cos+0x234>)
 800bc0c:	4690      	mov	r8, r2
 800bc0e:	4699      	mov	r9, r3
 800bc10:	f7fe fa32 	bl	800a078 <__aeabi_dsub>
 800bc14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc18:	4620      	mov	r0, r4
 800bc1a:	4629      	mov	r1, r5
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	4b28      	ldr	r3, [pc, #160]	; (800bcc0 <__kernel_cos+0x230>)
 800bc20:	f7fe fbde 	bl	800a3e0 <__aeabi_dmul>
 800bc24:	4642      	mov	r2, r8
 800bc26:	464b      	mov	r3, r9
 800bc28:	f7fe fa26 	bl	800a078 <__aeabi_dsub>
 800bc2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc30:	4680      	mov	r8, r0
 800bc32:	4689      	mov	r9, r1
 800bc34:	4620      	mov	r0, r4
 800bc36:	4629      	mov	r1, r5
 800bc38:	f7fe fbd2 	bl	800a3e0 <__aeabi_dmul>
 800bc3c:	4652      	mov	r2, sl
 800bc3e:	4604      	mov	r4, r0
 800bc40:	460d      	mov	r5, r1
 800bc42:	465b      	mov	r3, fp
 800bc44:	4630      	mov	r0, r6
 800bc46:	4639      	mov	r1, r7
 800bc48:	f7fe fbca 	bl	800a3e0 <__aeabi_dmul>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	4620      	mov	r0, r4
 800bc52:	4629      	mov	r1, r5
 800bc54:	f7fe fa10 	bl	800a078 <__aeabi_dsub>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	4640      	mov	r0, r8
 800bc5e:	4649      	mov	r1, r9
 800bc60:	f7fe fa0a 	bl	800a078 <__aeabi_dsub>
 800bc64:	4602      	mov	r2, r0
 800bc66:	460b      	mov	r3, r1
 800bc68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc6c:	f7fe fa04 	bl	800a078 <__aeabi_dsub>
 800bc70:	b005      	add	sp, #20
 800bc72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc76:	4b16      	ldr	r3, [pc, #88]	; (800bcd0 <__kernel_cos+0x240>)
 800bc78:	f04f 0800 	mov.w	r8, #0
 800bc7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc80:	f8df 9050 	ldr.w	r9, [pc, #80]	; 800bcd4 <__kernel_cos+0x244>
 800bc84:	e7c8      	b.n	800bc18 <__kernel_cos+0x188>
 800bc86:	490f      	ldr	r1, [pc, #60]	; (800bcc4 <__kernel_cos+0x234>)
 800bc88:	2000      	movs	r0, #0
 800bc8a:	b005      	add	sp, #20
 800bc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc90:	be8838d4 	mcrlt	8, 4, r3, cr8, cr4, {6}
 800bc94:	bda8fae9 	stclt	10, cr15, [r8, #932]!	; 0x3a4
 800bc98:	bdb4b1c4 	ldfltd	f3, [r4, #784]!	; 0x310
 800bc9c:	3e21ee9e 	mcrcc	14, 1, lr, cr1, cr14, {4}
 800bca0:	809c52ad 	addshi	r5, ip, sp, lsr #5
 800bca4:	3e927e4f 	cdpcc	14, 9, cr7, cr2, cr15, {2}
 800bca8:	19cb1590 	stmibne	fp, {r4, r7, r8, sl, ip}^
 800bcac:	3efa01a0 	cdpcc	1, 15, cr0, cr10, cr0, {5}
 800bcb0:	16c15177 			; <UNDEFINED> instruction: 0x16c15177
 800bcb4:	3f56c16c 	svccc	0x0056c16c
 800bcb8:	5555554c 	ldrbpl	r5, [r5, #-1356]	; 0x54c
 800bcbc:	3fa55555 	svccc	0x00a55555
 800bcc0:	3fe00000 	svccc	0x00e00000
 800bcc4:	3ff00000 	svccc	0x00f00000	; IMB
 800bcc8:	3fd33332 	svccc	0x00d33332
 800bccc:	3fe90000 	svccc	0x00e90000
 800bcd0:	3fe70000 	svccc	0x00e70000
 800bcd4:	3fd20000 	svccc	0x00d20000

0800bcd8 <__kernel_rem_pio2>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	4d7b      	ldr	r5, [pc, #492]	; (800becc <__kernel_rem_pio2+0x1f4>)
 800bcde:	1ed4      	subs	r4, r2, #3
 800bce0:	fb85 6504 	smull	r6, r5, r5, r4
 800bce4:	17e4      	asrs	r4, r4, #31
 800bce6:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
 800bcea:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
 800bcee:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800bcf2:	950e      	str	r5, [sp, #56]	; 0x38
 800bcf4:	4699      	mov	r9, r3
 800bcf6:	4c76      	ldr	r4, [pc, #472]	; (800bed0 <__kernel_rem_pio2+0x1f8>)
 800bcf8:	43eb      	mvns	r3, r5
 800bcfa:	9da6      	ldr	r5, [sp, #664]	; 0x298
 800bcfc:	f109 36ff 	add.w	r6, r9, #4294967295
 800bd00:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 800bd04:	9604      	str	r6, [sp, #16]
 800bd06:	940c      	str	r4, [sp, #48]	; 0x30
 800bd08:	9007      	str	r0, [sp, #28]
 800bd0a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800bd0c:	9d04      	ldr	r5, [sp, #16]
 800bd0e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bd10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bd14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bd18:	1ba6      	subs	r6, r4, r6
 800bd1a:	182c      	adds	r4, r5, r0
 800bd1c:	910b      	str	r1, [sp, #44]	; 0x2c
 800bd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd20:	d417      	bmi.n	800bd52 <__kernel_rem_pio2+0x7a>
 800bd22:	98a7      	ldr	r0, [sp, #668]	; 0x29c
 800bd24:	4434      	add	r4, r6
 800bd26:	3401      	adds	r4, #1
 800bd28:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800bd2c:	eb00 0586 	add.w	r5, r0, r6, lsl #2
 800bd30:	2700      	movs	r7, #0
 800bd32:	e009      	b.n	800bd48 <__kernel_rem_pio2+0x70>
 800bd34:	59e8      	ldr	r0, [r5, r7]
 800bd36:	f7fe faed 	bl	800a314 <__aeabi_i2d>
 800bd3a:	3601      	adds	r6, #1
 800bd3c:	42a6      	cmp	r6, r4
 800bd3e:	e9e8 0102 	strd	r0, r1, [r8, #8]!
 800bd42:	f107 0704 	add.w	r7, r7, #4
 800bd46:	d004      	beq.n	800bd52 <__kernel_rem_pio2+0x7a>
 800bd48:	2e00      	cmp	r6, #0
 800bd4a:	daf3      	bge.n	800bd34 <__kernel_rem_pio2+0x5c>
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	2100      	movs	r1, #0
 800bd50:	e7f3      	b.n	800bd3a <__kernel_rem_pio2+0x62>
 800bd52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bd54:	2c00      	cmp	r4, #0
 800bd56:	db2d      	blt.n	800bdb4 <__kernel_rem_pio2+0xdc>
 800bd58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bd5a:	ae74      	add	r6, sp, #464	; 0x1d0
 800bd5c:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
 800bd60:	a824      	add	r0, sp, #144	; 0x90
 800bd62:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
 800bd66:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
 800bd6a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bd6e:	9c04      	ldr	r4, [sp, #16]
 800bd70:	2c00      	cmp	r4, #0
 800bd72:	f2c0 8195 	blt.w	800c0a0 <__kernel_rem_pio2+0x3c8>
 800bd76:	9d07      	ldr	r5, [sp, #28]
 800bd78:	4657      	mov	r7, sl
 800bd7a:	f1a5 0b08 	sub.w	fp, r5, #8
 800bd7e:	2400      	movs	r4, #0
 800bd80:	2500      	movs	r5, #0
 800bd82:	2600      	movs	r6, #0
 800bd84:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 800bd88:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
 800bd8c:	f7fe fb28 	bl	800a3e0 <__aeabi_dmul>
 800bd90:	4602      	mov	r2, r0
 800bd92:	460b      	mov	r3, r1
 800bd94:	4620      	mov	r0, r4
 800bd96:	4629      	mov	r1, r5
 800bd98:	f7fe f970 	bl	800a07c <__adddf3>
 800bd9c:	3601      	adds	r6, #1
 800bd9e:	454e      	cmp	r6, r9
 800bda0:	4604      	mov	r4, r0
 800bda2:	460d      	mov	r5, r1
 800bda4:	d1ee      	bne.n	800bd84 <__kernel_rem_pio2+0xac>
 800bda6:	e9e8 4502 	strd	r4, r5, [r8, #8]!
 800bdaa:	9c03      	ldr	r4, [sp, #12]
 800bdac:	f10a 0a08 	add.w	sl, sl, #8
 800bdb0:	45a0      	cmp	r8, r4
 800bdb2:	d1dc      	bne.n	800bd6e <__kernel_rem_pio2+0x96>
 800bdb4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bdb6:	ac10      	add	r4, sp, #64	; 0x40
 800bdb8:	eb04 0685 	add.w	r6, r4, r5, lsl #2
 800bdbc:	9402      	str	r4, [sp, #8]
 800bdbe:	960f      	str	r6, [sp, #60]	; 0x3c
 800bdc0:	9503      	str	r5, [sp, #12]
 800bdc2:	9e03      	ldr	r6, [sp, #12]
 800bdc4:	ab9c      	add	r3, sp, #624	; 0x270
 800bdc6:	00f6      	lsls	r6, r6, #3
 800bdc8:	4433      	add	r3, r6
 800bdca:	9606      	str	r6, [sp, #24]
 800bdcc:	9e03      	ldr	r6, [sp, #12]
 800bdce:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800bdd2:	2e00      	cmp	r6, #0
 800bdd4:	dd2e      	ble.n	800be34 <__kernel_rem_pio2+0x15c>
 800bdd6:	9e06      	ldr	r6, [sp, #24]
 800bdd8:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
 800bddc:	44b2      	add	sl, r6
 800bdde:	9e03      	ldr	r6, [sp, #12]
 800bde0:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
 800bde4:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
 800bde8:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
 800bdec:	2200      	movs	r2, #0
 800bdee:	4b39      	ldr	r3, [pc, #228]	; (800bed4 <__kernel_rem_pio2+0x1fc>)
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	4629      	mov	r1, r5
 800bdf4:	f7fe faf4 	bl	800a3e0 <__aeabi_dmul>
 800bdf8:	f7fe fd8c 	bl	800a914 <__aeabi_d2iz>
 800bdfc:	f7fe fa8a 	bl	800a314 <__aeabi_i2d>
 800be00:	2200      	movs	r2, #0
 800be02:	4b35      	ldr	r3, [pc, #212]	; (800bed8 <__kernel_rem_pio2+0x200>)
 800be04:	4606      	mov	r6, r0
 800be06:	460f      	mov	r7, r1
 800be08:	f7fe faea 	bl	800a3e0 <__aeabi_dmul>
 800be0c:	4602      	mov	r2, r0
 800be0e:	460b      	mov	r3, r1
 800be10:	4620      	mov	r0, r4
 800be12:	4629      	mov	r1, r5
 800be14:	f7fe f930 	bl	800a078 <__aeabi_dsub>
 800be18:	f7fe fd7c 	bl	800a914 <__aeabi_d2iz>
 800be1c:	4632      	mov	r2, r6
 800be1e:	f848 0f04 	str.w	r0, [r8, #4]!
 800be22:	463b      	mov	r3, r7
 800be24:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
 800be28:	f7fe f928 	bl	800a07c <__adddf3>
 800be2c:	45d8      	cmp	r8, fp
 800be2e:	4604      	mov	r4, r0
 800be30:	460d      	mov	r5, r1
 800be32:	d1db      	bne.n	800bdec <__kernel_rem_pio2+0x114>
 800be34:	4620      	mov	r0, r4
 800be36:	4629      	mov	r1, r5
 800be38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be3a:	f000 fe4d 	bl	800cad8 <scalbn>
 800be3e:	2200      	movs	r2, #0
 800be40:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800be44:	4604      	mov	r4, r0
 800be46:	460d      	mov	r5, r1
 800be48:	f7fe faca 	bl	800a3e0 <__aeabi_dmul>
 800be4c:	f000 fd88 	bl	800c960 <floor>
 800be50:	2200      	movs	r2, #0
 800be52:	4b22      	ldr	r3, [pc, #136]	; (800bedc <__kernel_rem_pio2+0x204>)
 800be54:	f7fe fac4 	bl	800a3e0 <__aeabi_dmul>
 800be58:	4602      	mov	r2, r0
 800be5a:	460b      	mov	r3, r1
 800be5c:	4620      	mov	r0, r4
 800be5e:	4629      	mov	r1, r5
 800be60:	f7fe f90a 	bl	800a078 <__aeabi_dsub>
 800be64:	4604      	mov	r4, r0
 800be66:	460d      	mov	r5, r1
 800be68:	f7fe fd54 	bl	800a914 <__aeabi_d2iz>
 800be6c:	4682      	mov	sl, r0
 800be6e:	f7fe fa51 	bl	800a314 <__aeabi_i2d>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4620      	mov	r0, r4
 800be78:	4629      	mov	r1, r5
 800be7a:	f7fe f8fd 	bl	800a078 <__aeabi_dsub>
 800be7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800be80:	4606      	mov	r6, r0
 800be82:	2c00      	cmp	r4, #0
 800be84:	460f      	mov	r7, r1
 800be86:	f340 80f2 	ble.w	800c06e <__kernel_rem_pio2+0x396>
 800be8a:	9d03      	ldr	r5, [sp, #12]
 800be8c:	a810      	add	r0, sp, #64	; 0x40
 800be8e:	1e69      	subs	r1, r5, #1
 800be90:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800be94:	f1c4 0018 	rsb	r0, r4, #24
 800be98:	fa43 f200 	asr.w	r2, r3, r0
 800be9c:	fa02 f000 	lsl.w	r0, r2, r0
 800bea0:	f1c4 0517 	rsb	r5, r4, #23
 800bea4:	1a1b      	subs	r3, r3, r0
 800bea6:	fa43 f505 	asr.w	r5, r3, r5
 800beaa:	ac10      	add	r4, sp, #64	; 0x40
 800beac:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 800beb0:	4492      	add	sl, r2
 800beb2:	2d00      	cmp	r5, #0
 800beb4:	dd3e      	ble.n	800bf34 <__kernel_rem_pio2+0x25c>
 800beb6:	9c03      	ldr	r4, [sp, #12]
 800beb8:	f10a 0a01 	add.w	sl, sl, #1
 800bebc:	2c00      	cmp	r4, #0
 800bebe:	f340 80f9 	ble.w	800c0b4 <__kernel_rem_pio2+0x3dc>
 800bec2:	ab10      	add	r3, sp, #64	; 0x40
 800bec4:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 800bec8:	2400      	movs	r4, #0
 800beca:	e011      	b.n	800bef0 <__kernel_rem_pio2+0x218>
 800becc:	2aaaaaab 	bcs	6ab6980 <__Stack_Size+0x6ab6580>
 800bed0:	0800d02c 	stmdaeq	r0, {r2, r3, r5, ip, lr, pc}
 800bed4:	3e700000 	cdpcc	0, 7, cr0, cr0, cr0, {0}
 800bed8:	41700000 	cmnmi	r0, r0
 800bedc:	40200000 	eormi	r0, r0, r0
 800bee0:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
 800bee4:	b112      	cbz	r2, 800beec <__kernel_rem_pio2+0x214>
 800bee6:	f843 0c04 	str.w	r0, [r3, #-4]
 800beea:	2401      	movs	r4, #1
 800beec:	428b      	cmp	r3, r1
 800beee:	d00d      	beq.n	800bf0c <__kernel_rem_pio2+0x234>
 800bef0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bef4:	2c00      	cmp	r4, #0
 800bef6:	d0f3      	beq.n	800bee0 <__kernel_rem_pio2+0x208>
 800bef8:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
 800befc:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
 800bf00:	428b      	cmp	r3, r1
 800bf02:	f843 2c04 	str.w	r2, [r3, #-4]
 800bf06:	f04f 0401 	mov.w	r4, #1
 800bf0a:	d1f1      	bne.n	800bef0 <__kernel_rem_pio2+0x218>
 800bf0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf0e:	2800      	cmp	r0, #0
 800bf10:	dd0d      	ble.n	800bf2e <__kernel_rem_pio2+0x256>
 800bf12:	2801      	cmp	r0, #1
 800bf14:	f000 80b3 	beq.w	800c07e <__kernel_rem_pio2+0x3a6>
 800bf18:	2802      	cmp	r0, #2
 800bf1a:	d108      	bne.n	800bf2e <__kernel_rem_pio2+0x256>
 800bf1c:	9903      	ldr	r1, [sp, #12]
 800bf1e:	a810      	add	r0, sp, #64	; 0x40
 800bf20:	1e4b      	subs	r3, r1, #1
 800bf22:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800bf26:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800bf2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800bf2e:	2d02      	cmp	r5, #2
 800bf30:	f000 8084 	beq.w	800c03c <__kernel_rem_pio2+0x364>
 800bf34:	4630      	mov	r0, r6
 800bf36:	4639      	mov	r1, r7
 800bf38:	2200      	movs	r2, #0
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	f7fe fcb8 	bl	800a8b0 <__aeabi_dcmpeq>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	f000 80b9 	beq.w	800c0b8 <__kernel_rem_pio2+0x3e0>
 800bf46:	9c03      	ldr	r4, [sp, #12]
 800bf48:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bf4a:	f104 38ff 	add.w	r8, r4, #4294967295
 800bf4e:	4546      	cmp	r6, r8
 800bf50:	dc0d      	bgt.n	800bf6e <__kernel_rem_pio2+0x296>
 800bf52:	a810      	add	r0, sp, #64	; 0x40
 800bf54:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 800bf58:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf60:	4283      	cmp	r3, r0
 800bf62:	ea42 0201 	orr.w	r2, r2, r1
 800bf66:	d1f9      	bne.n	800bf5c <__kernel_rem_pio2+0x284>
 800bf68:	2a00      	cmp	r2, #0
 800bf6a:	f040 8244 	bne.w	800c3f6 <__kernel_rem_pio2+0x71e>
 800bf6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bf70:	ad10      	add	r5, sp, #64	; 0x40
 800bf72:	1e62      	subs	r2, r4, #1
 800bf74:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	f040 8254 	bne.w	800c426 <__kernel_rem_pio2+0x74e>
 800bf7e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800bf82:	2301      	movs	r3, #1
 800bf84:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bf88:	3301      	adds	r3, #1
 800bf8a:	2900      	cmp	r1, #0
 800bf8c:	d0fa      	beq.n	800bf84 <__kernel_rem_pio2+0x2ac>
 800bf8e:	9e03      	ldr	r6, [sp, #12]
 800bf90:	9c03      	ldr	r4, [sp, #12]
 800bf92:	441e      	add	r6, r3
 800bf94:	1c63      	adds	r3, r4, #1
 800bf96:	42b3      	cmp	r3, r6
 800bf98:	960d      	str	r6, [sp, #52]	; 0x34
 800bf9a:	dc49      	bgt.n	800c030 <__kernel_rem_pio2+0x358>
 800bf9c:	9d04      	ldr	r5, [sp, #16]
 800bf9e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800bfa0:	442b      	add	r3, r5
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	4622      	mov	r2, r4
 800bfa6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bfa8:	4432      	add	r2, r6
 800bfaa:	4449      	add	r1, r9
 800bfac:	ae24      	add	r6, sp, #144	; 0x90
 800bfae:	f103 3bff 	add.w	fp, r3, #4294967295
 800bfb2:	1b2b      	subs	r3, r5, r4
 800bfb4:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
 800bfb8:	9409      	str	r4, [sp, #36]	; 0x24
 800bfba:	9da7      	ldr	r5, [sp, #668]	; 0x29c
 800bfbc:	9c06      	ldr	r4, [sp, #24]
 800bfbe:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800bfc2:	ae74      	add	r6, sp, #464	; 0x1d0
 800bfc4:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800bfc8:	00db      	lsls	r3, r3, #3
 800bfca:	4426      	add	r6, r4
 800bfcc:	9203      	str	r2, [sp, #12]
 800bfce:	9308      	str	r3, [sp, #32]
 800bfd0:	9606      	str	r6, [sp, #24]
 800bfd2:	f04f 0800 	mov.w	r8, #0
 800bfd6:	9d03      	ldr	r5, [sp, #12]
 800bfd8:	f108 0808 	add.w	r8, r8, #8
 800bfdc:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800bfe0:	9503      	str	r5, [sp, #12]
 800bfe2:	f7fe f997 	bl	800a314 <__aeabi_i2d>
 800bfe6:	9e04      	ldr	r6, [sp, #16]
 800bfe8:	e9eb 0102 	strd	r0, r1, [fp, #8]!
 800bfec:	2e00      	cmp	r6, #0
 800bfee:	db22      	blt.n	800c036 <__kernel_rem_pio2+0x35e>
 800bff0:	9c07      	ldr	r4, [sp, #28]
 800bff2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bff4:	f1a4 0a08 	sub.w	sl, r4, #8
 800bff8:	4447      	add	r7, r8
 800bffa:	2400      	movs	r4, #0
 800bffc:	2500      	movs	r5, #0
 800bffe:	2600      	movs	r6, #0
 800c000:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 800c004:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
 800c008:	f7fe f9ea 	bl	800a3e0 <__aeabi_dmul>
 800c00c:	4602      	mov	r2, r0
 800c00e:	460b      	mov	r3, r1
 800c010:	4620      	mov	r0, r4
 800c012:	4629      	mov	r1, r5
 800c014:	f7fe f832 	bl	800a07c <__adddf3>
 800c018:	3601      	adds	r6, #1
 800c01a:	454e      	cmp	r6, r9
 800c01c:	4604      	mov	r4, r0
 800c01e:	460d      	mov	r5, r1
 800c020:	d1ee      	bne.n	800c000 <__kernel_rem_pio2+0x328>
 800c022:	9e06      	ldr	r6, [sp, #24]
 800c024:	e9e6 4502 	strd	r4, r5, [r6, #8]!
 800c028:	9c08      	ldr	r4, [sp, #32]
 800c02a:	9606      	str	r6, [sp, #24]
 800c02c:	45a0      	cmp	r8, r4
 800c02e:	d1d2      	bne.n	800bfd6 <__kernel_rem_pio2+0x2fe>
 800c030:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c032:	9503      	str	r5, [sp, #12]
 800c034:	e6c5      	b.n	800bdc2 <__kernel_rem_pio2+0xea>
 800c036:	2400      	movs	r4, #0
 800c038:	2500      	movs	r5, #0
 800c03a:	e7f2      	b.n	800c022 <__kernel_rem_pio2+0x34a>
 800c03c:	4632      	mov	r2, r6
 800c03e:	463b      	mov	r3, r7
 800c040:	2000      	movs	r0, #0
 800c042:	4992      	ldr	r1, [pc, #584]	; (800c28c <__kernel_rem_pio2+0x5b4>)
 800c044:	f7fe f818 	bl	800a078 <__aeabi_dsub>
 800c048:	4606      	mov	r6, r0
 800c04a:	460f      	mov	r7, r1
 800c04c:	2c00      	cmp	r4, #0
 800c04e:	f43f af71 	beq.w	800bf34 <__kernel_rem_pio2+0x25c>
 800c052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c054:	2000      	movs	r0, #0
 800c056:	498d      	ldr	r1, [pc, #564]	; (800c28c <__kernel_rem_pio2+0x5b4>)
 800c058:	f000 fd3e 	bl	800cad8 <scalbn>
 800c05c:	4602      	mov	r2, r0
 800c05e:	460b      	mov	r3, r1
 800c060:	4630      	mov	r0, r6
 800c062:	4639      	mov	r1, r7
 800c064:	f7fe f808 	bl	800a078 <__aeabi_dsub>
 800c068:	4606      	mov	r6, r0
 800c06a:	460f      	mov	r7, r1
 800c06c:	e762      	b.n	800bf34 <__kernel_rem_pio2+0x25c>
 800c06e:	d110      	bne.n	800c092 <__kernel_rem_pio2+0x3ba>
 800c070:	9d03      	ldr	r5, [sp, #12]
 800c072:	a810      	add	r0, sp, #64	; 0x40
 800c074:	1e6b      	subs	r3, r5, #1
 800c076:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800c07a:	15ed      	asrs	r5, r5, #23
 800c07c:	e719      	b.n	800beb2 <__kernel_rem_pio2+0x1da>
 800c07e:	9903      	ldr	r1, [sp, #12]
 800c080:	a810      	add	r0, sp, #64	; 0x40
 800c082:	1e4b      	subs	r3, r1, #1
 800c084:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800c088:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800c08c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800c090:	e74d      	b.n	800bf2e <__kernel_rem_pio2+0x256>
 800c092:	2200      	movs	r2, #0
 800c094:	4b7e      	ldr	r3, [pc, #504]	; (800c290 <__kernel_rem_pio2+0x5b8>)
 800c096:	f7fe fc29 	bl	800a8ec <__aeabi_dcmpge>
 800c09a:	b920      	cbnz	r0, 800c0a6 <__kernel_rem_pio2+0x3ce>
 800c09c:	4605      	mov	r5, r0
 800c09e:	e749      	b.n	800bf34 <__kernel_rem_pio2+0x25c>
 800c0a0:	2400      	movs	r4, #0
 800c0a2:	2500      	movs	r5, #0
 800c0a4:	e67f      	b.n	800bda6 <__kernel_rem_pio2+0xce>
 800c0a6:	9c03      	ldr	r4, [sp, #12]
 800c0a8:	2502      	movs	r5, #2
 800c0aa:	2c00      	cmp	r4, #0
 800c0ac:	f10a 0a01 	add.w	sl, sl, #1
 800c0b0:	f73f af07 	bgt.w	800bec2 <__kernel_rem_pio2+0x1ea>
 800c0b4:	2400      	movs	r4, #0
 800c0b6:	e729      	b.n	800bf0c <__kernel_rem_pio2+0x234>
 800c0b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	4262      	negs	r2, r4
 800c0be:	4639      	mov	r1, r7
 800c0c0:	9506      	str	r5, [sp, #24]
 800c0c2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c0c6:	f000 fd07 	bl	800cad8 <scalbn>
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	4b71      	ldr	r3, [pc, #452]	; (800c294 <__kernel_rem_pio2+0x5bc>)
 800c0ce:	4604      	mov	r4, r0
 800c0d0:	460d      	mov	r5, r1
 800c0d2:	f7fe fc0b 	bl	800a8ec <__aeabi_dcmpge>
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	f000 81bb 	beq.w	800c452 <__kernel_rem_pio2+0x77a>
 800c0dc:	2200      	movs	r2, #0
 800c0de:	4b6e      	ldr	r3, [pc, #440]	; (800c298 <__kernel_rem_pio2+0x5c0>)
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	4629      	mov	r1, r5
 800c0e4:	f7fe f97c 	bl	800a3e0 <__aeabi_dmul>
 800c0e8:	f7fe fc14 	bl	800a914 <__aeabi_d2iz>
 800c0ec:	4606      	mov	r6, r0
 800c0ee:	f7fe f911 	bl	800a314 <__aeabi_i2d>
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	4b67      	ldr	r3, [pc, #412]	; (800c294 <__kernel_rem_pio2+0x5bc>)
 800c0f6:	f7fe f973 	bl	800a3e0 <__aeabi_dmul>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	4620      	mov	r0, r4
 800c100:	4629      	mov	r1, r5
 800c102:	f7fd ffb9 	bl	800a078 <__aeabi_dsub>
 800c106:	f7fe fc05 	bl	800a914 <__aeabi_d2iz>
 800c10a:	9c03      	ldr	r4, [sp, #12]
 800c10c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c10e:	a910      	add	r1, sp, #64	; 0x40
 800c110:	f104 0801 	add.w	r8, r4, #1
 800c114:	3518      	adds	r5, #24
 800c116:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
 800c11a:	950a      	str	r5, [sp, #40]	; 0x28
 800c11c:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
 800c120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c122:	2000      	movs	r0, #0
 800c124:	4959      	ldr	r1, [pc, #356]	; (800c28c <__kernel_rem_pio2+0x5b4>)
 800c126:	f000 fcd7 	bl	800cad8 <scalbn>
 800c12a:	f1b8 0f00 	cmp.w	r8, #0
 800c12e:	4604      	mov	r4, r0
 800c130:	460d      	mov	r5, r1
 800c132:	db5a      	blt.n	800c1ea <__kernel_rem_pio2+0x512>
 800c134:	f108 0601 	add.w	r6, r8, #1
 800c138:	a810      	add	r0, sp, #64	; 0x40
 800c13a:	a974      	add	r1, sp, #464	; 0x1d0
 800c13c:	9603      	str	r6, [sp, #12]
 800c13e:	eb00 0786 	add.w	r7, r0, r6, lsl #2
 800c142:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800c146:	f857 0d04 	ldr.w	r0, [r7, #-4]!
 800c14a:	f7fe f8e3 	bl	800a314 <__aeabi_i2d>
 800c14e:	4622      	mov	r2, r4
 800c150:	462b      	mov	r3, r5
 800c152:	f7fe f945 	bl	800a3e0 <__aeabi_dmul>
 800c156:	2200      	movs	r2, #0
 800c158:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800c15c:	4b4e      	ldr	r3, [pc, #312]	; (800c298 <__kernel_rem_pio2+0x5c0>)
 800c15e:	4620      	mov	r0, r4
 800c160:	4629      	mov	r1, r5
 800c162:	f7fe f93d 	bl	800a3e0 <__aeabi_dmul>
 800c166:	9a02      	ldr	r2, [sp, #8]
 800c168:	4604      	mov	r4, r0
 800c16a:	4297      	cmp	r7, r2
 800c16c:	460d      	mov	r5, r1
 800c16e:	d1ea      	bne.n	800c146 <__kernel_rem_pio2+0x46e>
 800c170:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
 800c174:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c178:	ab74      	add	r3, sp, #464	; 0x1d0
 800c17a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
 800c17e:	f8cd 8020 	str.w	r8, [sp, #32]
 800c182:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800c186:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
 800c18a:	f04f 0900 	mov.w	r9, #0
 800c18e:	f8cd a010 	str.w	sl, [sp, #16]
 800c192:	f1b8 0f00 	cmp.w	r8, #0
 800c196:	f2c0 8128 	blt.w	800c3ea <__kernel_rem_pio2+0x712>
 800c19a:	f8df a100 	ldr.w	sl, [pc, #256]	; 800c29c <__kernel_rem_pio2+0x5c4>
 800c19e:	465f      	mov	r7, fp
 800c1a0:	2400      	movs	r4, #0
 800c1a2:	2500      	movs	r5, #0
 800c1a4:	2600      	movs	r6, #0
 800c1a6:	e001      	b.n	800c1ac <__kernel_rem_pio2+0x4d4>
 800c1a8:	454e      	cmp	r6, r9
 800c1aa:	dc10      	bgt.n	800c1ce <__kernel_rem_pio2+0x4f6>
 800c1ac:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 800c1b0:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
 800c1b4:	f7fe f914 	bl	800a3e0 <__aeabi_dmul>
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	4620      	mov	r0, r4
 800c1be:	4629      	mov	r1, r5
 800c1c0:	f7fd ff5c 	bl	800a07c <__adddf3>
 800c1c4:	3601      	adds	r6, #1
 800c1c6:	45b0      	cmp	r8, r6
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	460d      	mov	r5, r1
 800c1cc:	daec      	bge.n	800c1a8 <__kernel_rem_pio2+0x4d0>
 800c1ce:	9e04      	ldr	r6, [sp, #16]
 800c1d0:	f1ab 0b08 	sub.w	fp, fp, #8
 800c1d4:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
 800c1d8:	e9c3 4500 	strd	r4, r5, [r3]
 800c1dc:	9c03      	ldr	r4, [sp, #12]
 800c1de:	f109 0901 	add.w	r9, r9, #1
 800c1e2:	45a1      	cmp	r9, r4
 800c1e4:	d1d5      	bne.n	800c192 <__kernel_rem_pio2+0x4ba>
 800c1e6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c1ea:	9da6      	ldr	r5, [sp, #664]	; 0x298
 800c1ec:	2d03      	cmp	r5, #3
 800c1ee:	f200 8097 	bhi.w	800c320 <__kernel_rem_pio2+0x648>
 800c1f2:	e8df f015 	tbh	[pc, r5, lsl #1]
 800c1f6:	009c00da 	ldrsbeq	r0, [ip], sl
 800c1fa:	0004009c 	muleq	r4, ip, r0
 800c1fe:	f1b8 0f00 	cmp.w	r8, #0
 800c202:	f340 8112 	ble.w	800c42a <__kernel_rem_pio2+0x752>
 800c206:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
 800c20a:	f108 0301 	add.w	r3, r8, #1
 800c20e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
 800c212:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
 800c216:	9303      	str	r3, [sp, #12]
 800c218:	4699      	mov	r9, r3
 800c21a:	eb0a 030b 	add.w	r3, sl, fp
 800c21e:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
 800c222:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c226:	e001      	b.n	800c22c <__kernel_rem_pio2+0x554>
 800c228:	4626      	mov	r6, r4
 800c22a:	462f      	mov	r7, r5
 800c22c:	e959 4504 	ldrd	r4, r5, [r9, #-16]
 800c230:	4632      	mov	r2, r6
 800c232:	463b      	mov	r3, r7
 800c234:	4620      	mov	r0, r4
 800c236:	4629      	mov	r1, r5
 800c238:	f8cd c004 	str.w	ip, [sp, #4]
 800c23c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c240:	f7fd ff1c 	bl	800a07c <__adddf3>
 800c244:	4604      	mov	r4, r0
 800c246:	460d      	mov	r5, r1
 800c248:	4622      	mov	r2, r4
 800c24a:	462b      	mov	r3, r5
 800c24c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c250:	f7fd ff12 	bl	800a078 <__aeabi_dsub>
 800c254:	4632      	mov	r2, r6
 800c256:	463b      	mov	r3, r7
 800c258:	f7fd ff10 	bl	800a07c <__adddf3>
 800c25c:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800c260:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c264:	e949 4502 	strd	r4, r5, [r9, #-8]
 800c268:	45e1      	cmp	r9, ip
 800c26a:	d1dd      	bne.n	800c228 <__kernel_rem_pio2+0x550>
 800c26c:	f1b8 0f01 	cmp.w	r8, #1
 800c270:	f340 810d 	ble.w	800c48e <__kernel_rem_pio2+0x7b6>
 800c274:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c278:	eb0a 030b 	add.w	r3, sl, fp
 800c27c:	f8cd a010 	str.w	sl, [sp, #16]
 800c280:	f10a 0b10 	add.w	fp, sl, #16
 800c284:	e9d3 4500 	ldrd	r4, r5, [r3]
 800c288:	46e2      	mov	sl, ip
 800c28a:	e00b      	b.n	800c2a4 <__kernel_rem_pio2+0x5cc>
 800c28c:	3ff00000 	svccc	0x00f00000	; IMB
 800c290:	3fe00000 	svccc	0x00e00000
 800c294:	41700000 	cmnmi	r0, r0
 800c298:	3e700000 	cdpcc	0, 7, cr0, cr0, cr0, {0}
 800c29c:	0800d038 	stmdaeq	r0, {r3, r4, r5, ip, lr, pc}
 800c2a0:	4634      	mov	r4, r6
 800c2a2:	463d      	mov	r5, r7
 800c2a4:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800c2a8:	4622      	mov	r2, r4
 800c2aa:	462b      	mov	r3, r5
 800c2ac:	4640      	mov	r0, r8
 800c2ae:	4649      	mov	r1, r9
 800c2b0:	f7fd fee4 	bl	800a07c <__adddf3>
 800c2b4:	4606      	mov	r6, r0
 800c2b6:	460f      	mov	r7, r1
 800c2b8:	4632      	mov	r2, r6
 800c2ba:	463b      	mov	r3, r7
 800c2bc:	4640      	mov	r0, r8
 800c2be:	4649      	mov	r1, r9
 800c2c0:	f7fd feda 	bl	800a078 <__aeabi_dsub>
 800c2c4:	4622      	mov	r2, r4
 800c2c6:	462b      	mov	r3, r5
 800c2c8:	f7fd fed8 	bl	800a07c <__adddf3>
 800c2cc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c2d0:	45da      	cmp	sl, fp
 800c2d2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800c2d6:	d1e3      	bne.n	800c2a0 <__kernel_rem_pio2+0x5c8>
 800c2d8:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c2dc:	9c03      	ldr	r4, [sp, #12]
 800c2de:	2000      	movs	r0, #0
 800c2e0:	2100      	movs	r1, #0
 800c2e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c2e6:	f7fd fec9 	bl	800a07c <__adddf3>
 800c2ea:	45a3      	cmp	fp, r4
 800c2ec:	d1f9      	bne.n	800c2e2 <__kernel_rem_pio2+0x60a>
 800c2ee:	9d06      	ldr	r5, [sp, #24]
 800c2f0:	2d00      	cmp	r5, #0
 800c2f2:	f000 80a2 	beq.w	800c43a <__kernel_rem_pio2+0x762>
 800c2f6:	f8da 5004 	ldr.w	r5, [sl, #4]
 800c2fa:	f8da 400c 	ldr.w	r4, [sl, #12]
 800c2fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c300:	f8da 2000 	ldr.w	r2, [sl]
 800c304:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c308:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800c30c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800c310:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c314:	6075      	str	r5, [r6, #4]
 800c316:	60f4      	str	r4, [r6, #12]
 800c318:	6032      	str	r2, [r6, #0]
 800c31a:	60b3      	str	r3, [r6, #8]
 800c31c:	6130      	str	r0, [r6, #16]
 800c31e:	6171      	str	r1, [r6, #20]
 800c320:	9c07      	ldr	r4, [sp, #28]
 800c322:	f004 0007 	and.w	r0, r4, #7
 800c326:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
 800c32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c32e:	f1b8 0f00 	cmp.w	r8, #0
 800c332:	f2c0 80a7 	blt.w	800c484 <__kernel_rem_pio2+0x7ac>
 800c336:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
 800c33a:	f108 0401 	add.w	r4, r8, #1
 800c33e:	2200      	movs	r2, #0
 800c340:	2300      	movs	r3, #0
 800c342:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
 800c346:	4610      	mov	r0, r2
 800c348:	4619      	mov	r1, r3
 800c34a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c34e:	f7fd fe95 	bl	800a07c <__adddf3>
 800c352:	4554      	cmp	r4, sl
 800c354:	d1f9      	bne.n	800c34a <__kernel_rem_pio2+0x672>
 800c356:	4602      	mov	r2, r0
 800c358:	460b      	mov	r3, r1
 800c35a:	9e06      	ldr	r6, [sp, #24]
 800c35c:	2e00      	cmp	r6, #0
 800c35e:	d047      	beq.n	800c3f0 <__kernel_rem_pio2+0x718>
 800c360:	4610      	mov	r0, r2
 800c362:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c366:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c368:	e9c4 0100 	strd	r0, r1, [r4]
 800c36c:	e9da 0100 	ldrd	r0, r1, [sl]
 800c370:	f7fd fe82 	bl	800a078 <__aeabi_dsub>
 800c374:	f1b8 0f00 	cmp.w	r8, #0
 800c378:	dd07      	ble.n	800c38a <__kernel_rem_pio2+0x6b2>
 800c37a:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
 800c37e:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
 800c382:	f7fd fe7b 	bl	800a07c <__adddf3>
 800c386:	45c2      	cmp	sl, r8
 800c388:	d1f9      	bne.n	800c37e <__kernel_rem_pio2+0x6a6>
 800c38a:	9d06      	ldr	r5, [sp, #24]
 800c38c:	2d00      	cmp	r5, #0
 800c38e:	d06a      	beq.n	800c466 <__kernel_rem_pio2+0x78e>
 800c390:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c392:	4602      	mov	r2, r0
 800c394:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c398:	e9c6 2302 	strd	r2, r3, [r6, #8]
 800c39c:	9c07      	ldr	r4, [sp, #28]
 800c39e:	f004 0007 	and.w	r0, r4, #7
 800c3a2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
 800c3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3aa:	f1b8 0f00 	cmp.w	r8, #0
 800c3ae:	db66      	blt.n	800c47e <__kernel_rem_pio2+0x7a6>
 800c3b0:	f108 0401 	add.w	r4, r8, #1
 800c3b4:	ad4c      	add	r5, sp, #304	; 0x130
 800c3b6:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 800c3ba:	2000      	movs	r0, #0
 800c3bc:	2100      	movs	r1, #0
 800c3be:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c3c2:	f7fd fe5b 	bl	800a07c <__adddf3>
 800c3c6:	42ac      	cmp	r4, r5
 800c3c8:	d1f9      	bne.n	800c3be <__kernel_rem_pio2+0x6e6>
 800c3ca:	9c06      	ldr	r4, [sp, #24]
 800c3cc:	2c00      	cmp	r4, #0
 800c3ce:	d050      	beq.n	800c472 <__kernel_rem_pio2+0x79a>
 800c3d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3d8:	e9c5 2300 	strd	r2, r3, [r5]
 800c3dc:	9c07      	ldr	r4, [sp, #28]
 800c3de:	f004 0007 	and.w	r0, r4, #7
 800c3e2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
 800c3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ea:	2400      	movs	r4, #0
 800c3ec:	2500      	movs	r5, #0
 800c3ee:	e6ee      	b.n	800c1ce <__kernel_rem_pio2+0x4f6>
 800c3f0:	4610      	mov	r0, r2
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	e7b7      	b.n	800c366 <__kernel_rem_pio2+0x68e>
 800c3f6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c3f8:	9506      	str	r5, [sp, #24]
 800c3fa:	ad10      	add	r5, sp, #64	; 0x40
 800c3fc:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
 800c400:	3e18      	subs	r6, #24
 800c402:	f8cd a01c 	str.w	sl, [sp, #28]
 800c406:	960a      	str	r6, [sp, #40]	; 0x28
 800c408:	2b00      	cmp	r3, #0
 800c40a:	f47f ae89 	bne.w	800c120 <__kernel_rem_pio2+0x448>
 800c40e:	eb05 0388 	add.w	r3, r5, r8, lsl #2
 800c412:	4632      	mov	r2, r6
 800c414:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c418:	f108 38ff 	add.w	r8, r8, #4294967295
 800c41c:	3a18      	subs	r2, #24
 800c41e:	2900      	cmp	r1, #0
 800c420:	d0f8      	beq.n	800c414 <__kernel_rem_pio2+0x73c>
 800c422:	920a      	str	r2, [sp, #40]	; 0x28
 800c424:	e67c      	b.n	800c120 <__kernel_rem_pio2+0x448>
 800c426:	2301      	movs	r3, #1
 800c428:	e5b1      	b.n	800bf8e <__kernel_rem_pio2+0x2b6>
 800c42a:	9d06      	ldr	r5, [sp, #24]
 800c42c:	2000      	movs	r0, #0
 800c42e:	2100      	movs	r1, #0
 800c430:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
 800c434:	2d00      	cmp	r5, #0
 800c436:	f47f af5e 	bne.w	800c2f6 <__kernel_rem_pio2+0x61e>
 800c43a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c43c:	e9da 2300 	ldrd	r2, r3, [sl]
 800c440:	e9c6 0104 	strd	r0, r1, [r6, #16]
 800c444:	e9da 0102 	ldrd	r0, r1, [sl, #8]
 800c448:	e9c6 2300 	strd	r2, r3, [r6]
 800c44c:	e9c6 0102 	strd	r0, r1, [r6, #8]
 800c450:	e766      	b.n	800c320 <__kernel_rem_pio2+0x648>
 800c452:	4620      	mov	r0, r4
 800c454:	4629      	mov	r1, r5
 800c456:	f7fe fa5d 	bl	800a914 <__aeabi_d2iz>
 800c45a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c45e:	aa10      	add	r2, sp, #64	; 0x40
 800c460:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 800c464:	e65c      	b.n	800c120 <__kernel_rem_pio2+0x448>
 800c466:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c468:	4602      	mov	r2, r0
 800c46a:	460b      	mov	r3, r1
 800c46c:	e9c6 2302 	strd	r2, r3, [r6, #8]
 800c470:	e794      	b.n	800c39c <__kernel_rem_pio2+0x6c4>
 800c472:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c474:	4602      	mov	r2, r0
 800c476:	460b      	mov	r3, r1
 800c478:	e9c5 2300 	strd	r2, r3, [r5]
 800c47c:	e7ae      	b.n	800c3dc <__kernel_rem_pio2+0x704>
 800c47e:	2000      	movs	r0, #0
 800c480:	2100      	movs	r1, #0
 800c482:	e7a2      	b.n	800c3ca <__kernel_rem_pio2+0x6f2>
 800c484:	2200      	movs	r2, #0
 800c486:	2300      	movs	r3, #0
 800c488:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
 800c48c:	e765      	b.n	800c35a <__kernel_rem_pio2+0x682>
 800c48e:	2000      	movs	r0, #0
 800c490:	2100      	movs	r1, #0
 800c492:	e72c      	b.n	800c2ee <__kernel_rem_pio2+0x616>
 800c494:	0000      	movs	r0, r0
	...

0800c498 <__kernel_sin>:
 800c498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c4a0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800c4a4:	b085      	sub	sp, #20
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	460d      	mov	r5, r1
 800c4aa:	4690      	mov	r8, r2
 800c4ac:	4699      	mov	r9, r3
 800c4ae:	da04      	bge.n	800c4ba <__kernel_sin+0x22>
 800c4b0:	f7fe fa30 	bl	800a914 <__aeabi_d2iz>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	f000 8084 	beq.w	800c5c2 <__kernel_sin+0x12a>
 800c4ba:	4622      	mov	r2, r4
 800c4bc:	462b      	mov	r3, r5
 800c4be:	4620      	mov	r0, r4
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	f7fd ff8d 	bl	800a3e0 <__aeabi_dmul>
 800c4c6:	4622      	mov	r2, r4
 800c4c8:	462b      	mov	r3, r5
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	460f      	mov	r7, r1
 800c4ce:	f7fd ff87 	bl	800a3e0 <__aeabi_dmul>
 800c4d2:	a33f      	add	r3, pc, #252	; (adr r3, 800c5d0 <__kernel_sin+0x138>)
 800c4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d8:	4682      	mov	sl, r0
 800c4da:	468b      	mov	fp, r1
 800c4dc:	4630      	mov	r0, r6
 800c4de:	4639      	mov	r1, r7
 800c4e0:	f7fd ff7e 	bl	800a3e0 <__aeabi_dmul>
 800c4e4:	a33c      	add	r3, pc, #240	; (adr r3, 800c5d8 <__kernel_sin+0x140>)
 800c4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ea:	f7fd fdc5 	bl	800a078 <__aeabi_dsub>
 800c4ee:	4632      	mov	r2, r6
 800c4f0:	463b      	mov	r3, r7
 800c4f2:	f7fd ff75 	bl	800a3e0 <__aeabi_dmul>
 800c4f6:	a33a      	add	r3, pc, #232	; (adr r3, 800c5e0 <__kernel_sin+0x148>)
 800c4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fc:	f7fd fdbe 	bl	800a07c <__adddf3>
 800c500:	4632      	mov	r2, r6
 800c502:	463b      	mov	r3, r7
 800c504:	f7fd ff6c 	bl	800a3e0 <__aeabi_dmul>
 800c508:	a337      	add	r3, pc, #220	; (adr r3, 800c5e8 <__kernel_sin+0x150>)
 800c50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50e:	f7fd fdb3 	bl	800a078 <__aeabi_dsub>
 800c512:	4632      	mov	r2, r6
 800c514:	463b      	mov	r3, r7
 800c516:	f7fd ff63 	bl	800a3e0 <__aeabi_dmul>
 800c51a:	a335      	add	r3, pc, #212	; (adr r3, 800c5f0 <__kernel_sin+0x158>)
 800c51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c520:	f7fd fdac 	bl	800a07c <__adddf3>
 800c524:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c526:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d033      	beq.n	800c596 <__kernel_sin+0xfe>
 800c52e:	4640      	mov	r0, r8
 800c530:	4649      	mov	r1, r9
 800c532:	2200      	movs	r2, #0
 800c534:	4b32      	ldr	r3, [pc, #200]	; (800c600 <__kernel_sin+0x168>)
 800c536:	f7fd ff53 	bl	800a3e0 <__aeabi_dmul>
 800c53a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c53e:	e9cd 0100 	strd	r0, r1, [sp]
 800c542:	4650      	mov	r0, sl
 800c544:	4659      	mov	r1, fp
 800c546:	f7fd ff4b 	bl	800a3e0 <__aeabi_dmul>
 800c54a:	4602      	mov	r2, r0
 800c54c:	460b      	mov	r3, r1
 800c54e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c552:	f7fd fd91 	bl	800a078 <__aeabi_dsub>
 800c556:	4632      	mov	r2, r6
 800c558:	463b      	mov	r3, r7
 800c55a:	f7fd ff41 	bl	800a3e0 <__aeabi_dmul>
 800c55e:	4642      	mov	r2, r8
 800c560:	464b      	mov	r3, r9
 800c562:	f7fd fd89 	bl	800a078 <__aeabi_dsub>
 800c566:	a324      	add	r3, pc, #144	; (adr r3, 800c5f8 <__kernel_sin+0x160>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	4606      	mov	r6, r0
 800c56e:	460f      	mov	r7, r1
 800c570:	4650      	mov	r0, sl
 800c572:	4659      	mov	r1, fp
 800c574:	f7fd ff34 	bl	800a3e0 <__aeabi_dmul>
 800c578:	4602      	mov	r2, r0
 800c57a:	460b      	mov	r3, r1
 800c57c:	4630      	mov	r0, r6
 800c57e:	4639      	mov	r1, r7
 800c580:	f7fd fd7c 	bl	800a07c <__adddf3>
 800c584:	4602      	mov	r2, r0
 800c586:	460b      	mov	r3, r1
 800c588:	4620      	mov	r0, r4
 800c58a:	4629      	mov	r1, r5
 800c58c:	f7fd fd74 	bl	800a078 <__aeabi_dsub>
 800c590:	b005      	add	sp, #20
 800c592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c59a:	4630      	mov	r0, r6
 800c59c:	4639      	mov	r1, r7
 800c59e:	f7fd ff1f 	bl	800a3e0 <__aeabi_dmul>
 800c5a2:	a315      	add	r3, pc, #84	; (adr r3, 800c5f8 <__kernel_sin+0x160>)
 800c5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a8:	f7fd fd66 	bl	800a078 <__aeabi_dsub>
 800c5ac:	4652      	mov	r2, sl
 800c5ae:	465b      	mov	r3, fp
 800c5b0:	f7fd ff16 	bl	800a3e0 <__aeabi_dmul>
 800c5b4:	4622      	mov	r2, r4
 800c5b6:	462b      	mov	r3, r5
 800c5b8:	f7fd fd60 	bl	800a07c <__adddf3>
 800c5bc:	b005      	add	sp, #20
 800c5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	4629      	mov	r1, r5
 800c5c6:	b005      	add	sp, #20
 800c5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5cc:	f3af 8000 	nop.w
 800c5d0:	5acfd57c 	bpl	7401bc8 <__Stack_Size+0x74017c8>
 800c5d4:	3de5d93a 	stclcc	9, cr13, [r5, #232]!	; 0xe8
 800c5d8:	8a2b9ceb 	bhi	8af398c <_etext+0xae68c8>
 800c5dc:	3e5ae5e6 	cdpcc	5, 5, cr14, cr10, cr6, {7}
 800c5e0:	57b1fe7d 			; <UNDEFINED> instruction: 0x57b1fe7d
 800c5e4:	3ec71de3 	cdpcc	13, 12, cr1, cr7, cr3, {7}
 800c5e8:	19c161d5 	stmibne	r1, {r0, r2, r4, r6, r7, r8, sp, lr}^
 800c5ec:	3f2a01a0 	svccc	0x002a01a0
 800c5f0:	1110f8a6 	tstne	r0, r6, lsr #17
 800c5f4:	3f811111 	svccc	0x00811111
 800c5f8:	55555549 	ldrbpl	r5, [r5, #-1353]	; 0x549
 800c5fc:	3fc55555 	svccc	0x00c55555
 800c600:	3fe00000 	svccc	0x00e00000
 800c604:	f3af 8000 	nop.w

0800c608 <atan>:
 800c608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c60c:	4bb6      	ldr	r3, [pc, #728]	; (800c8e8 <atan+0x2e0>)
 800c60e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c612:	429e      	cmp	r6, r3
 800c614:	b083      	sub	sp, #12
 800c616:	4604      	mov	r4, r0
 800c618:	460d      	mov	r5, r1
 800c61a:	4689      	mov	r9, r1
 800c61c:	dd0f      	ble.n	800c63e <atan+0x36>
 800c61e:	49b3      	ldr	r1, [pc, #716]	; (800c8ec <atan+0x2e4>)
 800c620:	428e      	cmp	r6, r1
 800c622:	f300 80b3 	bgt.w	800c78c <atan+0x184>
 800c626:	f000 80ae 	beq.w	800c786 <atan+0x17e>
 800c62a:	f1b9 0f00 	cmp.w	r9, #0
 800c62e:	f340 80ef 	ble.w	800c810 <atan+0x208>
 800c632:	a191      	add	r1, pc, #580	; (adr r1, 800c878 <atan+0x270>)
 800c634:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c638:	b003      	add	sp, #12
 800c63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c63e:	4bac      	ldr	r3, [pc, #688]	; (800c8f0 <atan+0x2e8>)
 800c640:	429e      	cmp	r6, r3
 800c642:	f300 80bd 	bgt.w	800c7c0 <atan+0x1b8>
 800c646:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c64a:	429e      	cmp	r6, r3
 800c64c:	f340 80a7 	ble.w	800c79e <atan+0x196>
 800c650:	f04f 3cff 	mov.w	ip, #4294967295
 800c654:	4622      	mov	r2, r4
 800c656:	462b      	mov	r3, r5
 800c658:	4620      	mov	r0, r4
 800c65a:	4629      	mov	r1, r5
 800c65c:	f8cd c004 	str.w	ip, [sp, #4]
 800c660:	f7fd febe 	bl	800a3e0 <__aeabi_dmul>
 800c664:	4602      	mov	r2, r0
 800c666:	460b      	mov	r3, r1
 800c668:	4682      	mov	sl, r0
 800c66a:	468b      	mov	fp, r1
 800c66c:	f7fd feb8 	bl	800a3e0 <__aeabi_dmul>
 800c670:	a383      	add	r3, pc, #524	; (adr r3, 800c880 <atan+0x278>)
 800c672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c676:	4606      	mov	r6, r0
 800c678:	460f      	mov	r7, r1
 800c67a:	f7fd feb1 	bl	800a3e0 <__aeabi_dmul>
 800c67e:	a382      	add	r3, pc, #520	; (adr r3, 800c888 <atan+0x280>)
 800c680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c684:	f7fd fcfa 	bl	800a07c <__adddf3>
 800c688:	4632      	mov	r2, r6
 800c68a:	463b      	mov	r3, r7
 800c68c:	f7fd fea8 	bl	800a3e0 <__aeabi_dmul>
 800c690:	a37f      	add	r3, pc, #508	; (adr r3, 800c890 <atan+0x288>)
 800c692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c696:	f7fd fcf1 	bl	800a07c <__adddf3>
 800c69a:	4632      	mov	r2, r6
 800c69c:	463b      	mov	r3, r7
 800c69e:	f7fd fe9f 	bl	800a3e0 <__aeabi_dmul>
 800c6a2:	a37d      	add	r3, pc, #500	; (adr r3, 800c898 <atan+0x290>)
 800c6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a8:	f7fd fce8 	bl	800a07c <__adddf3>
 800c6ac:	4632      	mov	r2, r6
 800c6ae:	463b      	mov	r3, r7
 800c6b0:	f7fd fe96 	bl	800a3e0 <__aeabi_dmul>
 800c6b4:	a37a      	add	r3, pc, #488	; (adr r3, 800c8a0 <atan+0x298>)
 800c6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ba:	f7fd fcdf 	bl	800a07c <__adddf3>
 800c6be:	4632      	mov	r2, r6
 800c6c0:	463b      	mov	r3, r7
 800c6c2:	f7fd fe8d 	bl	800a3e0 <__aeabi_dmul>
 800c6c6:	a378      	add	r3, pc, #480	; (adr r3, 800c8a8 <atan+0x2a0>)
 800c6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6cc:	f7fd fcd6 	bl	800a07c <__adddf3>
 800c6d0:	4652      	mov	r2, sl
 800c6d2:	465b      	mov	r3, fp
 800c6d4:	f7fd fe84 	bl	800a3e0 <__aeabi_dmul>
 800c6d8:	a375      	add	r3, pc, #468	; (adr r3, 800c8b0 <atan+0x2a8>)
 800c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6de:	4682      	mov	sl, r0
 800c6e0:	468b      	mov	fp, r1
 800c6e2:	4630      	mov	r0, r6
 800c6e4:	4639      	mov	r1, r7
 800c6e6:	f7fd fe7b 	bl	800a3e0 <__aeabi_dmul>
 800c6ea:	a373      	add	r3, pc, #460	; (adr r3, 800c8b8 <atan+0x2b0>)
 800c6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f0:	f7fd fcc2 	bl	800a078 <__aeabi_dsub>
 800c6f4:	4632      	mov	r2, r6
 800c6f6:	463b      	mov	r3, r7
 800c6f8:	f7fd fe72 	bl	800a3e0 <__aeabi_dmul>
 800c6fc:	a370      	add	r3, pc, #448	; (adr r3, 800c8c0 <atan+0x2b8>)
 800c6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c702:	f7fd fcb9 	bl	800a078 <__aeabi_dsub>
 800c706:	4632      	mov	r2, r6
 800c708:	463b      	mov	r3, r7
 800c70a:	f7fd fe69 	bl	800a3e0 <__aeabi_dmul>
 800c70e:	a36e      	add	r3, pc, #440	; (adr r3, 800c8c8 <atan+0x2c0>)
 800c710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c714:	f7fd fcb0 	bl	800a078 <__aeabi_dsub>
 800c718:	4632      	mov	r2, r6
 800c71a:	463b      	mov	r3, r7
 800c71c:	f7fd fe60 	bl	800a3e0 <__aeabi_dmul>
 800c720:	a36b      	add	r3, pc, #428	; (adr r3, 800c8d0 <atan+0x2c8>)
 800c722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c726:	f7fd fca7 	bl	800a078 <__aeabi_dsub>
 800c72a:	4632      	mov	r2, r6
 800c72c:	463b      	mov	r3, r7
 800c72e:	f7fd fe57 	bl	800a3e0 <__aeabi_dmul>
 800c732:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c736:	4602      	mov	r2, r0
 800c738:	f1bc 3fff 	cmp.w	ip, #4294967295
 800c73c:	460b      	mov	r3, r1
 800c73e:	d06b      	beq.n	800c818 <atan+0x210>
 800c740:	4650      	mov	r0, sl
 800c742:	4659      	mov	r1, fp
 800c744:	ea4f 06cc 	mov.w	r6, ip, lsl #3
 800c748:	f7fd fc98 	bl	800a07c <__adddf3>
 800c74c:	4622      	mov	r2, r4
 800c74e:	462b      	mov	r3, r5
 800c750:	f7fd fe46 	bl	800a3e0 <__aeabi_dmul>
 800c754:	4f67      	ldr	r7, [pc, #412]	; (800c8f4 <atan+0x2ec>)
 800c756:	4b68      	ldr	r3, [pc, #416]	; (800c8f8 <atan+0x2f0>)
 800c758:	4437      	add	r7, r6
 800c75a:	441e      	add	r6, r3
 800c75c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c760:	f7fd fc8a 	bl	800a078 <__aeabi_dsub>
 800c764:	4622      	mov	r2, r4
 800c766:	462b      	mov	r3, r5
 800c768:	f7fd fc86 	bl	800a078 <__aeabi_dsub>
 800c76c:	4602      	mov	r2, r0
 800c76e:	460b      	mov	r3, r1
 800c770:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c774:	f7fd fc80 	bl	800a078 <__aeabi_dsub>
 800c778:	f1b9 0f00 	cmp.w	r9, #0
 800c77c:	da0c      	bge.n	800c798 <atan+0x190>
 800c77e:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800c782:	4629      	mov	r1, r5
 800c784:	e008      	b.n	800c798 <atan+0x190>
 800c786:	2800      	cmp	r0, #0
 800c788:	f43f af4f 	beq.w	800c62a <atan+0x22>
 800c78c:	4620      	mov	r0, r4
 800c78e:	4629      	mov	r1, r5
 800c790:	4622      	mov	r2, r4
 800c792:	462b      	mov	r3, r5
 800c794:	f7fd fc72 	bl	800a07c <__adddf3>
 800c798:	b003      	add	sp, #12
 800c79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79e:	a34e      	add	r3, pc, #312	; (adr r3, 800c8d8 <atan+0x2d0>)
 800c7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a4:	f7fd fc6a 	bl	800a07c <__adddf3>
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	4b54      	ldr	r3, [pc, #336]	; (800c8fc <atan+0x2f4>)
 800c7ac:	f7fe f8a8 	bl	800a900 <__aeabi_dcmpgt>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	f43f af4d 	beq.w	800c650 <atan+0x48>
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	b003      	add	sp, #12
 800c7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c0:	f000 f8ca 	bl	800c958 <fabs>
 800c7c4:	4b4e      	ldr	r3, [pc, #312]	; (800c900 <atan+0x2f8>)
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	429e      	cmp	r6, r3
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	dc33      	bgt.n	800c836 <atan+0x22e>
 800c7ce:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c7d2:	429e      	cmp	r6, r3
 800c7d4:	f300 80a5 	bgt.w	800c922 <atan+0x31a>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	460b      	mov	r3, r1
 800c7dc:	f7fd fc4e 	bl	800a07c <__adddf3>
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	4b46      	ldr	r3, [pc, #280]	; (800c8fc <atan+0x2f4>)
 800c7e4:	f7fd fc48 	bl	800a078 <__aeabi_dsub>
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	4606      	mov	r6, r0
 800c7ec:	460f      	mov	r7, r1
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	4629      	mov	r1, r5
 800c7f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c7f6:	f7fd fc41 	bl	800a07c <__adddf3>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	4630      	mov	r0, r6
 800c800:	4639      	mov	r1, r7
 800c802:	f7fd ff17 	bl	800a634 <__aeabi_ddiv>
 800c806:	f04f 0c00 	mov.w	ip, #0
 800c80a:	4604      	mov	r4, r0
 800c80c:	460d      	mov	r5, r1
 800c80e:	e721      	b.n	800c654 <atan+0x4c>
 800c810:	a133      	add	r1, pc, #204	; (adr r1, 800c8e0 <atan+0x2d8>)
 800c812:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c816:	e7bf      	b.n	800c798 <atan+0x190>
 800c818:	4650      	mov	r0, sl
 800c81a:	4659      	mov	r1, fp
 800c81c:	f7fd fc2e 	bl	800a07c <__adddf3>
 800c820:	4622      	mov	r2, r4
 800c822:	462b      	mov	r3, r5
 800c824:	f7fd fddc 	bl	800a3e0 <__aeabi_dmul>
 800c828:	4602      	mov	r2, r0
 800c82a:	460b      	mov	r3, r1
 800c82c:	4620      	mov	r0, r4
 800c82e:	4629      	mov	r1, r5
 800c830:	f7fd fc22 	bl	800a078 <__aeabi_dsub>
 800c834:	e7b0      	b.n	800c798 <atan+0x190>
 800c836:	4b33      	ldr	r3, [pc, #204]	; (800c904 <atan+0x2fc>)
 800c838:	429e      	cmp	r6, r3
 800c83a:	dc67      	bgt.n	800c90c <atan+0x304>
 800c83c:	2200      	movs	r2, #0
 800c83e:	4b32      	ldr	r3, [pc, #200]	; (800c908 <atan+0x300>)
 800c840:	f7fd fc1a 	bl	800a078 <__aeabi_dsub>
 800c844:	2200      	movs	r2, #0
 800c846:	4606      	mov	r6, r0
 800c848:	460f      	mov	r7, r1
 800c84a:	4620      	mov	r0, r4
 800c84c:	4629      	mov	r1, r5
 800c84e:	4b2e      	ldr	r3, [pc, #184]	; (800c908 <atan+0x300>)
 800c850:	f7fd fdc6 	bl	800a3e0 <__aeabi_dmul>
 800c854:	2200      	movs	r2, #0
 800c856:	4b29      	ldr	r3, [pc, #164]	; (800c8fc <atan+0x2f4>)
 800c858:	f7fd fc10 	bl	800a07c <__adddf3>
 800c85c:	4602      	mov	r2, r0
 800c85e:	460b      	mov	r3, r1
 800c860:	4630      	mov	r0, r6
 800c862:	4639      	mov	r1, r7
 800c864:	f7fd fee6 	bl	800a634 <__aeabi_ddiv>
 800c868:	f04f 0c02 	mov.w	ip, #2
 800c86c:	4604      	mov	r4, r0
 800c86e:	460d      	mov	r5, r1
 800c870:	e6f0      	b.n	800c654 <atan+0x4c>
 800c872:	bf00      	nop
 800c874:	f3af 8000 	nop.w
 800c878:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800c87c:	3ff921fb 	svccc	0x00f921fb
 800c880:	e322da11 	teq	r2, #69632	; 0x11000
 800c884:	3f90ad3a 	svccc	0x0090ad3a
 800c888:	24760deb 	ldrbtcs	r0, [r6], #-3563	; 0xdeb
 800c88c:	3fa97b4b 	svccc	0x00a97b4b
 800c890:	a0d03d51 	sbcsge	r3, r0, r1, asr sp
 800c894:	3fb10d66 	svccc	0x00b10d66
 800c898:	c54c206e 	strbgt	r2, [ip, #-110]	; 0x6e
 800c89c:	3fb745cd 	svccc	0x00b745cd
 800c8a0:	920083ff 	andls	r8, r0, #-67108861	; 0xfc000003
 800c8a4:	3fc24924 	svccc	0x00c24924
 800c8a8:	5555550d 	ldrbpl	r5, [r5, #-1293]	; 0x50d
 800c8ac:	3fd55555 	svccc	0x00d55555
 800c8b0:	2c6a6c2f 	stclcs	12, cr6, [sl], #-188	; 0xffffff44
 800c8b4:	bfa2b444 	svclt	0x00a2b444
 800c8b8:	52defd9a 	sbcspl	pc, lr, #9856	; 0x2680
 800c8bc:	3fadde2d 	svccc	0x00adde2d
 800c8c0:	af749a6d 	svcge	0x00749a6d
 800c8c4:	3fb3b0f2 	svccc	0x00b3b0f2
 800c8c8:	fe231671 	mcr2	6, 1, r1, cr3, cr1, {3}
 800c8cc:	3fbc71c6 	svccc	0x00bc71c6
 800c8d0:	9998ebc4 	ldmibls	r8, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
 800c8d4:	3fc99999 	svccc	0x00c99999
 800c8d8:	8800759c 	stmdahi	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}
 800c8dc:	7e37e43c 	mrcvc	4, 1, lr, cr7, cr12, {1}
 800c8e0:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800c8e4:	bff921fb 	svclt	0x00f921fb
 800c8e8:	440fffff 	strmi	pc, [pc], #-4095	; 800c8f0 <atan+0x2e8>
 800c8ec:	7ff00000 	svcvc	0x00f00000	; IMB
 800c8f0:	3fdbffff 	svccc	0x00dbffff
 800c8f4:	0800d0a0 	stmdaeq	r0, {r5, r7, ip, lr, pc}
 800c8f8:	0800d080 	stmdaeq	r0, {r7, ip, lr, pc}
 800c8fc:	3ff00000 	svccc	0x00f00000	; IMB
 800c900:	3ff2ffff 	svccc	0x00f2ffff
 800c904:	40037fff 	strdmi	r7, [r3], -pc	; <UNPREDICTABLE>
 800c908:	3ff80000 	svccc	0x00f80000
 800c90c:	4602      	mov	r2, r0
 800c90e:	460b      	mov	r3, r1
 800c910:	2000      	movs	r0, #0
 800c912:	490f      	ldr	r1, [pc, #60]	; (800c950 <atan+0x348>)
 800c914:	f7fd fe8e 	bl	800a634 <__aeabi_ddiv>
 800c918:	f04f 0c03 	mov.w	ip, #3
 800c91c:	4604      	mov	r4, r0
 800c91e:	460d      	mov	r5, r1
 800c920:	e698      	b.n	800c654 <atan+0x4c>
 800c922:	2200      	movs	r2, #0
 800c924:	4b0b      	ldr	r3, [pc, #44]	; (800c954 <atan+0x34c>)
 800c926:	f7fd fba7 	bl	800a078 <__aeabi_dsub>
 800c92a:	2200      	movs	r2, #0
 800c92c:	4606      	mov	r6, r0
 800c92e:	460f      	mov	r7, r1
 800c930:	4620      	mov	r0, r4
 800c932:	4629      	mov	r1, r5
 800c934:	4b07      	ldr	r3, [pc, #28]	; (800c954 <atan+0x34c>)
 800c936:	f7fd fba1 	bl	800a07c <__adddf3>
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	4630      	mov	r0, r6
 800c940:	4639      	mov	r1, r7
 800c942:	f7fd fe77 	bl	800a634 <__aeabi_ddiv>
 800c946:	f04f 0c01 	mov.w	ip, #1
 800c94a:	4604      	mov	r4, r0
 800c94c:	460d      	mov	r5, r1
 800c94e:	e681      	b.n	800c654 <atan+0x4c>
 800c950:	bff00000 	svclt	0x00f00000	; IMB
 800c954:	3ff00000 	svccc	0x00f00000	; IMB

0800c958 <fabs>:
 800c958:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c95c:	4770      	bx	lr
 800c95e:	bf00      	nop

0800c960 <floor>:
 800c960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c968:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c96c:	2e13      	cmp	r6, #19
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	4604      	mov	r4, r0
 800c974:	460d      	mov	r5, r1
 800c976:	4689      	mov	r9, r1
 800c978:	468a      	mov	sl, r1
 800c97a:	4680      	mov	r8, r0
 800c97c:	dc1c      	bgt.n	800c9b8 <floor+0x58>
 800c97e:	2e00      	cmp	r6, #0
 800c980:	db40      	blt.n	800ca04 <floor+0xa4>
 800c982:	4f3d      	ldr	r7, [pc, #244]	; (800ca78 <floor+0x118>)
 800c984:	4137      	asrs	r7, r6
 800c986:	ea07 0c01 	and.w	ip, r7, r1
 800c98a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800c98e:	d018      	beq.n	800c9c2 <floor+0x62>
 800c990:	a337      	add	r3, pc, #220	; (adr r3, 800ca70 <floor+0x110>)
 800c992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c996:	f7fd fb71 	bl	800a07c <__adddf3>
 800c99a:	2200      	movs	r2, #0
 800c99c:	2300      	movs	r3, #0
 800c99e:	f7fd ffaf 	bl	800a900 <__aeabi_dcmpgt>
 800c9a2:	b128      	cbz	r0, 800c9b0 <floor+0x50>
 800c9a4:	2d00      	cmp	r5, #0
 800c9a6:	db42      	blt.n	800ca2e <floor+0xce>
 800c9a8:	ea2a 0907 	bic.w	r9, sl, r7
 800c9ac:	f04f 0800 	mov.w	r8, #0
 800c9b0:	4640      	mov	r0, r8
 800c9b2:	4649      	mov	r1, r9
 800c9b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9b8:	2e33      	cmp	r6, #51	; 0x33
 800c9ba:	dd06      	ble.n	800c9ca <floor+0x6a>
 800c9bc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c9c0:	d031      	beq.n	800ca26 <floor+0xc6>
 800c9c2:	4610      	mov	r0, r2
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ca:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
 800c9ce:	f04f 3bff 	mov.w	fp, #4294967295
 800c9d2:	fa2b fb0c 	lsr.w	fp, fp, ip
 800c9d6:	ea1b 0f00 	tst.w	fp, r0
 800c9da:	d0f2      	beq.n	800c9c2 <floor+0x62>
 800c9dc:	a324      	add	r3, pc, #144	; (adr r3, 800ca70 <floor+0x110>)
 800c9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e2:	f7fd fb4b 	bl	800a07c <__adddf3>
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	f7fd ff89 	bl	800a900 <__aeabi_dcmpgt>
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	d0de      	beq.n	800c9b0 <floor+0x50>
 800c9f2:	2d00      	cmp	r5, #0
 800c9f4:	db22      	blt.n	800ca3c <floor+0xdc>
 800c9f6:	ea28 080b 	bic.w	r8, r8, fp
 800c9fa:	46d1      	mov	r9, sl
 800c9fc:	4640      	mov	r0, r8
 800c9fe:	4649      	mov	r1, r9
 800ca00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca04:	a31a      	add	r3, pc, #104	; (adr r3, 800ca70 <floor+0x110>)
 800ca06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0a:	f7fd fb37 	bl	800a07c <__adddf3>
 800ca0e:	2200      	movs	r2, #0
 800ca10:	2300      	movs	r3, #0
 800ca12:	f7fd ff75 	bl	800a900 <__aeabi_dcmpgt>
 800ca16:	2800      	cmp	r0, #0
 800ca18:	d0ca      	beq.n	800c9b0 <floor+0x50>
 800ca1a:	2d00      	cmp	r5, #0
 800ca1c:	db1c      	blt.n	800ca58 <floor+0xf8>
 800ca1e:	f04f 0800 	mov.w	r8, #0
 800ca22:	46c1      	mov	r9, r8
 800ca24:	e7c4      	b.n	800c9b0 <floor+0x50>
 800ca26:	f7fd fb29 	bl	800a07c <__adddf3>
 800ca2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca2e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ca32:	fa4a f606 	asr.w	r6, sl, r6
 800ca36:	eb06 0a05 	add.w	sl, r6, r5
 800ca3a:	e7b5      	b.n	800c9a8 <floor+0x48>
 800ca3c:	2e14      	cmp	r6, #20
 800ca3e:	d014      	beq.n	800ca6a <floor+0x10a>
 800ca40:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 800ca44:	2301      	movs	r3, #1
 800ca46:	3703      	adds	r7, #3
 800ca48:	fa03 f707 	lsl.w	r7, r3, r7
 800ca4c:	eb17 0804 	adds.w	r8, r7, r4
 800ca50:	bf28      	it	cs
 800ca52:	eb05 0a03 	addcs.w	sl, r5, r3
 800ca56:	e7ce      	b.n	800c9f6 <floor+0x96>
 800ca58:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800ca5c:	4b07      	ldr	r3, [pc, #28]	; (800ca7c <floor+0x11c>)
 800ca5e:	4322      	orrs	r2, r4
 800ca60:	bf18      	it	ne
 800ca62:	4699      	movne	r9, r3
 800ca64:	f04f 0800 	mov.w	r8, #0
 800ca68:	e7a2      	b.n	800c9b0 <floor+0x50>
 800ca6a:	f105 0a01 	add.w	sl, r5, #1
 800ca6e:	e7c2      	b.n	800c9f6 <floor+0x96>
 800ca70:	8800759c 	stmdahi	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}
 800ca74:	7e37e43c 	mrcvc	4, 1, lr, cr7, cr12, {1}
 800ca78:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
 800ca7c:	bff00000 	svclt	0x00f00000	; IMB

0800ca80 <__fpclassifyd>:
 800ca80:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800ca84:	b410      	push	{r4}
 800ca86:	d008      	beq.n	800ca9a <__fpclassifyd+0x1a>
 800ca88:	4a0f      	ldr	r2, [pc, #60]	; (800cac8 <__fpclassifyd+0x48>)
 800ca8a:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
 800ca8e:	4294      	cmp	r4, r2
 800ca90:	d80a      	bhi.n	800caa8 <__fpclassifyd+0x28>
 800ca92:	2004      	movs	r0, #4
 800ca94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	2800      	cmp	r0, #0
 800ca9c:	bf0c      	ite	eq
 800ca9e:	2002      	moveq	r0, #2
 800caa0:	2003      	movne	r0, #3
 800caa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800caa6:	4770      	bx	lr
 800caa8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800caac:	d201      	bcs.n	800cab2 <__fpclassifyd+0x32>
 800caae:	2003      	movs	r0, #3
 800cab0:	e7f7      	b.n	800caa2 <__fpclassifyd+0x22>
 800cab2:	4a06      	ldr	r2, [pc, #24]	; (800cacc <__fpclassifyd+0x4c>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d001      	beq.n	800cabc <__fpclassifyd+0x3c>
 800cab8:	2000      	movs	r0, #0
 800caba:	e7f2      	b.n	800caa2 <__fpclassifyd+0x22>
 800cabc:	f1d0 0001 	rsbs	r0, r0, #1
 800cac0:	bf38      	it	cc
 800cac2:	2000      	movcc	r0, #0
 800cac4:	e7ed      	b.n	800caa2 <__fpclassifyd+0x22>
 800cac6:	bf00      	nop
 800cac8:	7fdfffff 	svcvc	0x00dfffff
 800cacc:	7ff00000 	svcvc	0x00f00000	; IMB

0800cad0 <matherr>:
 800cad0:	2000      	movs	r0, #0
 800cad2:	4770      	bx	lr
 800cad4:	0000      	movs	r0, r0
	...

0800cad8 <scalbn>:
 800cad8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cadc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cae0:	4690      	mov	r8, r2
 800cae2:	4606      	mov	r6, r0
 800cae4:	460f      	mov	r7, r1
 800cae6:	460a      	mov	r2, r1
 800cae8:	bb1b      	cbnz	r3, 800cb32 <scalbn+0x5a>
 800caea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800caee:	4303      	orrs	r3, r0
 800caf0:	d034      	beq.n	800cb5c <scalbn+0x84>
 800caf2:	4b35      	ldr	r3, [pc, #212]	; (800cbc8 <scalbn+0xf0>)
 800caf4:	2200      	movs	r2, #0
 800caf6:	f7fd fc73 	bl	800a3e0 <__aeabi_dmul>
 800cafa:	4b34      	ldr	r3, [pc, #208]	; (800cbcc <scalbn+0xf4>)
 800cafc:	4606      	mov	r6, r0
 800cafe:	4598      	cmp	r8, r3
 800cb00:	460f      	mov	r7, r1
 800cb02:	db3b      	blt.n	800cb7c <scalbn+0xa4>
 800cb04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb08:	3b36      	subs	r3, #54	; 0x36
 800cb0a:	460a      	mov	r2, r1
 800cb0c:	4443      	add	r3, r8
 800cb0e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb12:	428b      	cmp	r3, r1
 800cb14:	dd16      	ble.n	800cb44 <scalbn+0x6c>
 800cb16:	a128      	add	r1, pc, #160	; (adr r1, 800cbb8 <scalbn+0xe0>)
 800cb18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb1c:	4632      	mov	r2, r6
 800cb1e:	463b      	mov	r3, r7
 800cb20:	f000 f85a 	bl	800cbd8 <copysign>
 800cb24:	a324      	add	r3, pc, #144	; (adr r3, 800cbb8 <scalbn+0xe0>)
 800cb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2a:	f7fd fc59 	bl	800a3e0 <__aeabi_dmul>
 800cb2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb32:	f240 74ff 	movw	r4, #2047	; 0x7ff
 800cb36:	42a3      	cmp	r3, r4
 800cb38:	d027      	beq.n	800cb8a <scalbn+0xb2>
 800cb3a:	4443      	add	r3, r8
 800cb3c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb40:	428b      	cmp	r3, r1
 800cb42:	dce8      	bgt.n	800cb16 <scalbn+0x3e>
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	dd0b      	ble.n	800cb60 <scalbn+0x88>
 800cb48:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800cb4c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800cb50:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
 800cb54:	4630      	mov	r0, r6
 800cb56:	4639      	mov	r1, r7
 800cb58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb60:	f113 0f35 	cmn.w	r3, #53	; 0x35
 800cb64:	da17      	bge.n	800cb96 <scalbn+0xbe>
 800cb66:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cb6a:	4598      	cmp	r8, r3
 800cb6c:	dcd3      	bgt.n	800cb16 <scalbn+0x3e>
 800cb6e:	a114      	add	r1, pc, #80	; (adr r1, 800cbc0 <scalbn+0xe8>)
 800cb70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb74:	4632      	mov	r2, r6
 800cb76:	463b      	mov	r3, r7
 800cb78:	f000 f82e 	bl	800cbd8 <copysign>
 800cb7c:	a310      	add	r3, pc, #64	; (adr r3, 800cbc0 <scalbn+0xe8>)
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	f7fd fc2d 	bl	800a3e0 <__aeabi_dmul>
 800cb86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	460b      	mov	r3, r1
 800cb8e:	f7fd fa75 	bl	800a07c <__adddf3>
 800cb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb96:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800cb9a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800cb9e:	3336      	adds	r3, #54	; 0x36
 800cba0:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
 800cba4:	4630      	mov	r0, r6
 800cba6:	4639      	mov	r1, r7
 800cba8:	2200      	movs	r2, #0
 800cbaa:	4b09      	ldr	r3, [pc, #36]	; (800cbd0 <scalbn+0xf8>)
 800cbac:	f7fd fc18 	bl	800a3e0 <__aeabi_dmul>
 800cbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbb4:	f3af 8000 	nop.w
 800cbb8:	8800759c 	stmdahi	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}
 800cbbc:	7e37e43c 	mrcvc	4, 1, lr, cr7, cr12, {1}
 800cbc0:	c2f8f359 	rscsgt	pc, r8, #1677721601	; 0x64000001
 800cbc4:	01a56e1f 			; <UNDEFINED> instruction: 0x01a56e1f
 800cbc8:	43500000 	cmpmi	r0, #0
 800cbcc:	ffff3cb0 			; <UNDEFINED> instruction: 0xffff3cb0
 800cbd0:	3c900000 	ldccc	0, cr0, [r0], {0}
 800cbd4:	f3af 8000 	nop.w

0800cbd8 <copysign>:
 800cbd8:	b430      	push	{r4, r5}
 800cbda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cbde:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800cbe2:	ea43 0102 	orr.w	r1, r3, r2
 800cbe6:	bc30      	pop	{r4, r5}
 800cbe8:	4770      	bx	lr
 800cbea:	bf00      	nop

0800cbec <__errno>:
 800cbec:	4b01      	ldr	r3, [pc, #4]	; (800cbf4 <__errno+0x8>)
 800cbee:	6818      	ldr	r0, [r3, #0]
 800cbf0:	4770      	bx	lr
 800cbf2:	bf00      	nop
 800cbf4:	20000508 	andcs	r0, r0, r8, lsl #10

0800cbf8 <CSWTCH.106>:
 800cbf8:	28241e41 	stmdacs	r4!, {r0, r6, r9, sl, fp, ip}
 800cbfc:	00474645 	subeq	r4, r7, r5, asr #12

0800cbff <CSWTCH.107>:
 800cbff:	01010100 	mrseq	r0, (UNDEF: 17)
 800cc03:	00000000 	andeq	r0, r0, r0

0800cc06 <APBAHBPrescTable>:
 800cc06:	00000000 	andeq	r0, r0, r0
 800cc0a:	04030201 	streq	r0, [r3], #-513	; 0x201
 800cc0e:	04030201 	streq	r0, [r3], #-513	; 0x201
 800cc12:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

0800cc16 <ADCPrescTable>:
 800cc16:	08060402 	stmdaeq	r6, {r1, sl}
 800cc1a:	4c58440a 	cfldrdmi	mvd4, [r8], {10}
 800cc1e:	4658545f 			; <UNDEFINED> instruction: 0x4658545f
 800cc22:	3a4c4941 	bcc	931f12e <_etext+0x131206a>
 800cc26:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
 800cc2a:	2064656c 	rsbcs	r6, r4, ip, ror #10
 800cc2e:	6e617274 	mcrvs	2, 3, r7, cr1, cr4, {3}
 800cc32:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
 800cc36:	736e6920 	cmnvc	lr, #32, 18	; 0x80000
 800cc3a:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
 800cc3e:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 800cc42:	63617020 	cmnvs	r1, #32
 800cc46:	2174656b 	cmncs	r4, fp, ror #10
 800cc4a:	440a000a 	strmi	r0, [sl], #-10
 800cc4e:	525f4c58 	subspl	r4, pc, #88, 24	; 0x5800
 800cc52:	49414658 	stmdbmi	r1, {r3, r4, r6, r9, sl, lr}^
 800cc56:	46203a4c 	strtmi	r3, [r0], -ip, asr #20
 800cc5a:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 800cc5e:	65672064 	strbvs	r2, [r7, #-100]!	; 0x64
 800cc62:	74732074 	ldrbtvc	r2, [r3], #-116	; 0x74
 800cc66:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 800cc6a:	63617020 	cmnvs	r1, #32
 800cc6e:	2074656b 	rsbscs	r6, r4, fp, ror #10
 800cc72:	6d6f7266 	sfmvs	f7, 2, [pc, #-408]!	; 800cae0 <scalbn+0x8>
 800cc76:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
 800cc7a:	21656369 	cmncs	r5, r9, ror #6
 800cc7e:	440a000a 	strmi	r0, [sl], #-10
 800cc82:	545f4c58 	ldrbpl	r4, [pc], #-3160	; 800cc8a <ADCPrescTable+0x74>
 800cc86:	52524558 	subspl	r4, r2, #88, 10	; 0x16000000
 800cc8a:	203a524f 	eorscs	r5, sl, pc, asr #4
 800cc8e:	6f636e49 	svcvs	0x00636e49
 800cc92:	63657272 	cmnvs	r5, #536870919	; 0x20000007
 800cc96:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 800cc9a:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 800cc9e:	6f697463 	svcvs	0x00697463
 800cca2:	6170206e 	cmnvs	r0, lr, rrx
 800cca6:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
 800ccaa:	0a000a21 	beq	800f536 <_etext+0x2472>
 800ccae:	5f4c5844 	svcpl	0x004c5844
 800ccb2:	5f444142 	svcpl	0x00444142
 800ccb6:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
 800ccba:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
 800ccbe:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 800ccc2:	6e492064 	cdpvs	0, 4, cr2, cr9, cr4, {3}
 800ccc6:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 800ccca:	6f697463 	svcvs	0x00697463
 800ccce:	7962206e 	stmdbvc	r2!, {r1, r2, r3, r5, r6, sp}^
 800ccd2:	000a6574 	andeq	r6, sl, r4, ror r5
 800ccd6:	4c58440a 	cfldrdmi	mvd4, [r8], {10}
 800ccda:	4441425f 	strbmi	r4, [r1], #-607	; 0x25f
 800ccde:	3a44495f 	bcc	911f262 <_etext+0x111219e>
 800cce2:	27444920 	strbcs	r4, [r4, -r0, lsr #18]
 800cce6:	6f6e2073 	svcvs	0x006e2073
 800ccea:	61732074 	cmnvs	r3, r4, ror r0
 800ccee:	6620656d 	strtvs	r6, [r0], -sp, ror #10
 800ccf2:	6920726f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
 800ccf6:	7274736e 	rsbsvc	r7, r4, #-1207959551	; 0xb8000001
 800ccfa:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
 800ccfe:	61206e6f 	teqvs	r0, pc, ror #28
 800cd02:	7320646e 	teqvc	r0, #1845493760	; 0x6e000000
 800cd06:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
 800cd0a:	61702073 	cmnvs	r0, r3, ror r0
 800cd0e:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
 800cd12:	0a000a73 	beq	800f6e6 <_etext+0x2622>
 800cd16:	5f4c5844 	svcpl	0x004c5844
 800cd1a:	41575852 	cmpmi	r7, r2, asr r8
 800cd1e:	4e495449 	cdpmi	4, 4, cr5, cr9, cr9, {2}
 800cd22:	4e203a47 	vnmulmi.f32	s6, s0, s14
 800cd26:	7220776f 	eorvc	r7, r0, #29097984	; 0x1bc0000
 800cd2a:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
 800cd2e:	676e6976 			; <UNDEFINED> instruction: 0x676e6976
 800cd32:	61747320 	cmnvs	r4, r0, lsr #6
 800cd36:	20737574 	rsbscs	r7, r3, r4, ror r5
 800cd3a:	6b636170 	blvs	98e5302 <_etext+0x18d823e>
 800cd3e:	0a217465 	beq	8869eda <_etext+0x85ce16>
 800cd42:	58440a00 	stmdapl	r4, {r9, fp}^
 800cd46:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 800cd4a:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
 800cd4e:	3a54554f 	bcc	9522292 <_etext+0x15151ce>
 800cd52:	65685420 	strbvs	r5, [r8, #-1056]!	; 0x420
 800cd56:	69206572 	stmdbvs	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
 800cd5a:	6f6e2073 	svcvs	0x006e2073
 800cd5e:	61747320 	cmnvs	r4, r0, lsr #6
 800cd62:	20737574 	rsbscs	r7, r3, r4, ror r5
 800cd66:	6b636170 	blvs	98e532e <_etext+0x18d826a>
 800cd6a:	0a217465 	beq	8869f06 <_etext+0x85ce42>
 800cd6e:	58440a00 	stmdapl	r4, {r9, fp}^
 800cd72:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 800cd76:	43454843 	movtmi	r4, #22595	; 0x5843
 800cd7a:	4d55534b 	ldclmi	3, cr5, [r5, #-300]	; 0xfffffed4
 800cd7e:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
 800cd82:	72726f63 	rsbsvc	r6, r2, #396	; 0x18c
 800cd86:	20746365 	rsbscs	r6, r4, r5, ror #6
 800cd8a:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
 800cd8e:	70207375 	eorvc	r7, r0, r5, ror r3
 800cd92:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
 800cd96:	68632074 	stmdavs	r3!, {r2, r4, r5, r6, sp}^
 800cd9a:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
 800cd9e:	0a216d75 	beq	886837a <_etext+0x85b2b6>
 800cda2:	6e490a00 	vmlavs.f32	s1, s18, s0
 800cda6:	20747570 	rsbscs	r7, r4, r0, ror r5
 800cdaa:	746c6f76 	strbtvc	r6, [ip], #-3958	; 0xf76
 800cdae:	20656761 	rsbcs	r6, r5, r1, ror #14
 800cdb2:	6f727265 	svcvs	0x00727265
 800cdb6:	000a2172 	andeq	r2, sl, r2, ror r1
 800cdba:	676e410a 	strbvs	r4, [lr, -sl, lsl #2]!
 800cdbe:	6c20656c 	cfstr32vs	mvfx6, [r0], #-432	; 0xfffffe50
 800cdc2:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
 800cdc6:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 800cdca:	0a21726f 	beq	886978e <_etext+0x85c6ca>
 800cdce:	764f0a00 	strbvc	r0, [pc], -r0, lsl #20
 800cdd2:	65687265 	strbvs	r7, [r8, #-613]!	; 0x265
 800cdd6:	65207461 	strvs	r7, [r0, #-1121]!	; 0x461
 800cdda:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 800cdde:	0a000a21 	beq	800f66a <_etext+0x25a6>
 800cde2:	2074754f 	rsbscs	r7, r4, pc, asr #10
 800cde6:	7220666f 	eorvc	r6, r0, #116391936	; 0x6f00000
 800cdea:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xe61
 800cdee:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 800cdf2:	0a21726f 	beq	88697b6 <_etext+0x85c6f2>
 800cdf6:	68430a00 	stmdavs	r3, {r9, fp}^
 800cdfa:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
 800cdfe:	65206d75 	strvs	r6, [r0, #-3445]!	; 0xd75
 800ce02:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 800ce06:	0a000a21 	beq	800f692 <_etext+0x25ce>
 800ce0a:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
 800ce0e:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
 800ce12:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 800ce16:	0a21726f 	beq	88697da <_etext+0x85c716>
 800ce1a:	6e490a00 	vmlavs.f32	s1, s18, s0
 800ce1e:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
 800ce22:	6f697463 	svcvs	0x00697463
 800ce26:	6f63206e 	svcvs	0x0063206e
 800ce2a:	65206564 	strvs	r6, [r0, #-1380]!	; 0x564
 800ce2e:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 800ce32:	0a000a21 	beq	800f6be <_etext+0x25fa>
 800ce36:	74746142 	ldrbtvc	r6, [r4], #-322	; 0x142
 800ce3a:	20797265 	rsbscs	r7, r9, r5, ror #4
 800ce3e:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xf56
 800ce42:	3a656761 	bcc	9966bce <_etext+0x1959b0a>
 800ce46:	2d650020 	stclcs	0, cr0, [r5, #-128]!	; 0xffffff80
 800ce4a:	565b2031 			; <UNDEFINED> instruction: 0x565b2031
 800ce4e:	73746c6f 	cmnvc	r4, #28416	; 0x6f00
 800ce52:	0a000a5d 	beq	800f7ce <_etext+0x270a>
 800ce56:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce5a:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce5e:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce62:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce66:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce6a:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce6e:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce72:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce76:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce7a:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800ce7e:	6142000a 	cmpvs	r2, sl
 800ce82:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
 800ce86:	6f562079 	svcvs	0x00562079
 800ce8a:	6761746c 	strbvs	r7, [r1, -ip, ror #8]!
 800ce8e:	72432065 	subvc	r2, r3, #101	; 0x65
 800ce92:	63697469 	cmnvs	r9, #1761607680	; 0x69000000
 800ce96:	00006c61 	andeq	r6, r0, r1, ror #24
 800ce9a:	71730000 	cmnvc	r3, r0
 800ce9e:	00007472 	andeq	r7, r0, r2, ror r4
	...

0800cea4 <npio2_hw>:
 800cea4:	3ff921fb 	svccc	0x00f921fb
 800cea8:	400921fb 	strdmi	r2, [r9], -fp
 800ceac:	4012d97c 	andsmi	sp, r2, ip, ror r9
 800ceb0:	401921fb 			; <UNDEFINED> instruction: 0x401921fb
 800ceb4:	401f6a7a 	andsmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>
 800ceb8:	4022d97c 	eormi	sp, r2, ip, ror r9
 800cebc:	4025fdbb 			; <UNDEFINED> instruction: 0x4025fdbb
 800cec0:	402921fb 	strdmi	r2, [r9], -fp	; <UNPREDICTABLE>
 800cec4:	402c463a 	eormi	r4, ip, sl, lsr r6
 800cec8:	402f6a7a 	eormi	r6, pc, sl, ror sl	; <UNPREDICTABLE>
 800cecc:	4031475c 	eorsmi	r4, r1, ip, asr r7
 800ced0:	4032d97c 	eorsmi	sp, r2, ip, ror r9
 800ced4:	40346b9c 	mlasmi	r4, ip, fp, r6
 800ced8:	4035fdbb 	ldrhtmi	pc, [r5], -fp	; <UNPREDICTABLE>
 800cedc:	40378fdb 	ldrsbtmi	r8, [r7], -fp
 800cee0:	403921fb 	ldrshtmi	r2, [r9], -fp
 800cee4:	403ab41b 	eorsmi	fp, sl, fp, lsl r4
 800cee8:	403c463a 	eorsmi	r4, ip, sl, lsr r6
 800ceec:	403dd85a 	eorsmi	sp, sp, sl, asr r8
 800cef0:	403f6a7a 	eorsmi	r6, pc, sl, ror sl	; <UNPREDICTABLE>
 800cef4:	40407e4c 	submi	r7, r0, ip, asr #28
 800cef8:	4041475c 	submi	r4, r1, ip, asr r7
 800cefc:	4042106c 	submi	r1, r2, ip, rrx
 800cf00:	4042d97c 	submi	sp, r2, ip, ror r9
 800cf04:	4043a28c 	submi	sl, r3, ip, lsl #5
 800cf08:	40446b9c 	umaalmi	r6, r4, ip, fp
 800cf0c:	404534ac 	submi	r3, r5, ip, lsr #9
 800cf10:	4045fdbb 	strhmi	pc, [r5], #-219	; 0xffffff25	; <UNPREDICTABLE>
 800cf14:	4046c6cb 	submi	ip, r6, fp, asr #13
 800cf18:	40478fdb 	ldrdmi	r8, [r7], #-251	; 0xffffff05
 800cf1c:	404858eb 	submi	r5, r8, fp, ror #17
 800cf20:	404921fb 	strdmi	r2, [r9], #-27	; 0xffffffe5

0800cf24 <two_over_pi>:
 800cf24:	00a2f983 	adceq	pc, r2, r3, lsl #19
 800cf28:	006e4e44 	rsbeq	r4, lr, r4, asr #28
 800cf2c:	001529fc 			; <UNDEFINED> instruction: 0x001529fc
 800cf30:	002757d1 	ldrdeq	r5, [r7], -r1	; <UNPREDICTABLE>
 800cf34:	00f534dd 	ldrsbteq	r3, [r5], #77	; 0x4d
 800cf38:	00c0db62 	sbceq	sp, r0, r2, ror #22
 800cf3c:	0095993c 	addseq	r9, r5, ip, lsr r9
 800cf40:	00439041 	subeq	r9, r3, r1, asr #32
 800cf44:	00fe5163 	rscseq	r5, lr, r3, ror #2
 800cf48:	00abdebb 			; <UNDEFINED> instruction: 0x00abdebb
 800cf4c:	00c561b7 	strheq	r6, [r5], #23
 800cf50:	00246e3a 	eoreq	r6, r4, sl, lsr lr
 800cf54:	00424dd2 	ldrdeq	r4, [r2], #-210	; 0xffffff2e
 800cf58:	00e00649 	rsceq	r0, r0, r9, asr #12
 800cf5c:	002eea09 	eoreq	lr, lr, r9, lsl #20
 800cf60:	00d1921c 	sbcseq	r9, r1, ip, lsl r2
 800cf64:	00fe1deb 	rscseq	r1, lr, fp, ror #27
 800cf68:	001cb129 	andseq	fp, ip, r9, lsr #2
 800cf6c:	00a73ee8 	adceq	r3, r7, r8, ror #29
 800cf70:	008235f5 	strdeq	r3, [r2], r5
 800cf74:	002ebb44 	eoreq	fp, lr, r4, asr #22
 800cf78:	0084e99c 	umulleq	lr, r4, ip, r9
 800cf7c:	007026b4 	ldrhteq	r2, [r0], #-100	; 0xffffff9c
 800cf80:	005f7e41 	subseq	r7, pc, r1, asr #28
 800cf84:	003991d6 	ldrsbteq	r9, [r9], -r6
 800cf88:	00398353 	eorseq	r8, r9, r3, asr r3
 800cf8c:	0039f49c 	mlaseq	r9, ip, r4, pc	; <UNPREDICTABLE>
 800cf90:	00845f8b 	addeq	r5, r4, fp, lsl #31
 800cf94:	00bdf928 	adcseq	pc, sp, r8, lsr #18
 800cf98:	003b1ff8 	ldrshteq	r1, [fp], -r8
 800cf9c:	0097ffde 			; <UNDEFINED> instruction: 0x0097ffde
 800cfa0:	0005980f 	andeq	r9, r5, pc, lsl #16
 800cfa4:	00ef2f11 	rsceq	r2, pc, r1, lsl pc	; <UNPREDICTABLE>
 800cfa8:	008b5a0a 	addeq	r5, fp, sl, lsl #20
 800cfac:	006d1f6d 	rsbeq	r1, sp, sp, ror #30
 800cfb0:	00367ecf 	eorseq	r7, r6, pc, asr #29
 800cfb4:	0027cb09 	eoreq	ip, r7, r9, lsl #22
 800cfb8:	00b74f46 	adcseq	r4, r7, r6, asr #30
 800cfbc:	003f669e 	mlaseq	pc, lr, r6, r6	; <UNPREDICTABLE>
 800cfc0:	005fea2d 	subseq	lr, pc, sp, lsr #20
 800cfc4:	007527ba 	ldrhteq	r2, [r5], #-122	; 0xffffff86
 800cfc8:	00c7ebe5 	sbceq	lr, r7, r5, ror #23
 800cfcc:	00f17b3d 	rscseq	r7, r1, sp, lsr fp
 800cfd0:	000739f7 	strdeq	r3, [r7], -r7
 800cfd4:	008a5292 	umulleq	r5, sl, r2, r2
 800cfd8:	00ea6bfb 	strdeq	r6, [sl], #187	; 0xbb	; <UNPREDICTABLE>
 800cfdc:	005fb11f 	subseq	fp, pc, pc, lsl r1	; <UNPREDICTABLE>
 800cfe0:	008d5d08 	addeq	r5, sp, r8, lsl #26
 800cfe4:	00560330 	subseq	r0, r6, r0, lsr r3
 800cfe8:	0046fc7b 	subeq	pc, r6, fp, ror ip	; <UNPREDICTABLE>
 800cfec:	006babf0 	strdeq	sl, [fp], #-176	; 0xffffff50	; <UNPREDICTABLE>
 800cff0:	00cfbc20 	sbceq	fp, pc, r0, lsr #24
 800cff4:	009af436 	addseq	pc, sl, r6, lsr r4	; <UNPREDICTABLE>
 800cff8:	001da9e3 	andseq	sl, sp, r3, ror #19
 800cffc:	0091615e 	addseq	r6, r1, lr, asr r1
 800d000:	00e61b08 	rsceq	r1, r6, r8, lsl #22
 800d004:	00659985 	rsbeq	r9, r5, r5, lsl #19
 800d008:	005f14a0 	subseq	r1, pc, r0, lsr #9
 800d00c:	0068408d 	rsbeq	r4, r8, sp, lsl #1
 800d010:	00ffd880 	rscseq	sp, pc, r0, lsl #17
 800d014:	004d7327 	subeq	r7, sp, r7, lsr #6
 800d018:	00310606 	eorseq	r0, r1, r6, lsl #12
 800d01c:	001556ca 	andseq	r5, r5, sl, asr #13
 800d020:	0073a8c9 	rsbseq	sl, r3, r9, asr #17
 800d024:	0060e27b 	rsbeq	lr, r0, fp, ror r2
 800d028:	00c08c6b 	sbceq	r8, r0, fp, ror #24

0800d02c <init_jk>:
 800d02c:	00000002 	andeq	r0, r0, r2
 800d030:	00000003 	andeq	r0, r0, r3
 800d034:	00000004 	andeq	r0, r0, r4
 800d038:	00000006 	andeq	r0, r0, r6
 800d03c:	00000000 	andeq	r0, r0, r0

0800d040 <PIo2>:
 800d040:	40000000 	andmi	r0, r0, r0
 800d044:	3ff921fb 	svccc	0x00f921fb
 800d048:	00000000 	andeq	r0, r0, r0
 800d04c:	3e74442d 	cdpcc	4, 7, cr4, cr4, cr13, {1}
 800d050:	80000000 	andhi	r0, r0, r0
 800d054:	3cf84698 	ldclcc	6, cr4, [r8], #608	; 0x260
 800d058:	60000000 	andvs	r0, r0, r0
 800d05c:	3b78cc51 	blcc	9e401a8 <_etext+0x1e330e4>
 800d060:	80000000 	andhi	r0, r0, r0
 800d064:	39f01b83 	ldmibcc	r0!, {r0, r1, r7, r8, r9, fp, ip}^
 800d068:	40000000 	andmi	r0, r0, r0
 800d06c:	387a2520 	ldmdacc	sl!, {r5, r8, sl, sp}^
 800d070:	80000000 	andhi	r0, r0, r0
 800d074:	36e38222 	strbtcc	r8, [r3], r2, lsr #4
 800d078:	00000000 	andeq	r0, r0, r0
 800d07c:	3569f31d 	strbcc	pc, [r9, #-797]!	; 0x31d	; <UNPREDICTABLE>

0800d080 <atanlo>:
 800d080:	222f65e2 	eorcs	r6, pc, #947912704	; 0x38800000
 800d084:	3c7a2b7f 	ldclcc	11, cr2, [sl], #-508	; 0xfffffe04
 800d088:	33145c07 	tstcc	r4, #1792	; 0x700
 800d08c:	3c81a626 	stccc	6, cr10, [r1], {38}	; 0x26
 800d090:	7af0cbbd 	bvc	7c3ff8c <__Stack_Size+0x7c3fb8c>
 800d094:	3c700788 	ldclcc	7, cr0, [r0], #-544	; 0xfffffde0
 800d098:	33145c07 	tstcc	r4, #1792	; 0x700
 800d09c:	3c91a626 	ldccc	6, cr10, [r1], {38}	; 0x26

0800d0a0 <atanhi>:
 800d0a0:	0561bb4f 	strbeq	fp, [r1, #-2895]!	; 0xb4f
 800d0a4:	3fddac67 	svccc	0x00ddac67
 800d0a8:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800d0ac:	3fe921fb 	svccc	0x00e921fb
 800d0b0:	d281f69b 	addle	pc, r1, #162529280	; 0x9b00000
 800d0b4:	3fef730b 	svccc	0x00ef730b
 800d0b8:	54442d18 	strbpl	r2, [r4], #-3352	; 0xd18
 800d0bc:	3ff921fb 	svccc	0x00f921fb
 800d0c0:	00000043 	andeq	r0, r0, r3, asr #32

Disassembly of section .data:

20000000 <EasyLED>:
20000000:	40011000 	andmi	r1, r1, r0
20000004:	00002000 	andeq	r2, r0, r0
20000008:	40010c00 	andmi	r0, r1, r0, lsl #24
2000000c:	00002000 	andeq	r2, r0, r0
20000010:	40010c00 	andmi	r0, r1, r0, lsl #24
20000014:	00004000 	andeq	r4, r0, r0
20000018:	40010c00 	andmi	r0, r1, r0, lsl #24
2000001c:	00008000 	andeq	r8, r0, r0
20000020:	40011000 	andmi	r1, r1, r0
20000024:	00004000 	andeq	r4, r0, r0
20000028:	40011000 	andmi	r1, r1, r0
2000002c:	00008000 	andeq	r8, r0, r0
20000030:	40010c00 	andmi	r0, r1, r0, lsl #24
20000034:	00001000 	andeq	r1, r0, r0

20000038 <EasyButton>:
20000038:	40011000 	andmi	r1, r1, r0
2000003c:	00000800 	andeq	r0, r0, r0, lsl #16
20000040:	40011000 	andmi	r1, r1, r0
20000044:	00000400 	andeq	r0, r0, r0, lsl #8
20000048:	40010800 	andmi	r0, r1, r0, lsl #16
2000004c:	00008000 	andeq	r8, r0, r0
20000050:	40010800 	andmi	r0, r1, r0, lsl #16
20000054:	00004000 	andeq	r4, r0, r0
20000058:	40010c00 	andmi	r0, r1, r0, lsl #24
2000005c:	00000008 	andeq	r0, r0, r8
20000060:	40011000 	andmi	r1, r1, r0
20000064:	00000010 	andeq	r0, r0, r0, lsl r0

20000068 <EasyEPort>:
20000068:	40010800 	andmi	r0, r1, r0, lsl #16
2000006c:	00000001 	andeq	r0, r0, r1
20000070:	40010800 	andmi	r0, r1, r0, lsl #16
20000074:	00000002 	andeq	r0, r0, r2
20000078:	40010800 	andmi	r0, r1, r0, lsl #16
2000007c:	00000004 	andeq	r0, r0, r4
20000080:	40010800 	andmi	r0, r1, r0, lsl #16
20000084:	00000008 	andeq	r0, r0, r8
20000088:	40011000 	andmi	r1, r1, r0
2000008c:	00000040 	andeq	r0, r0, r0, asr #32
20000090:	40011000 	andmi	r1, r1, r0
20000094:	00000080 	andeq	r0, r0, r0, lsl #1
20000098:	40011000 	andmi	r1, r1, r0
2000009c:	00000100 	andeq	r0, r0, r0, lsl #2
200000a0:	40011000 	andmi	r1, r1, r0
200000a4:	00000200 	andeq	r0, r0, r0, lsl #4
200000a8:	40010800 	andmi	r0, r1, r0, lsl #16
200000ac:	00000100 	andeq	r0, r0, r0, lsl #2
200000b0:	40010800 	andmi	r0, r1, r0, lsl #16
200000b4:	00000800 	andeq	r0, r0, r0, lsl #16
200000b8:	40010c00 	andmi	r0, r1, r0, lsl #24
200000bc:	00000100 	andeq	r0, r0, r0, lsl #2
200000c0:	40010c00 	andmi	r0, r1, r0, lsl #24
200000c4:	00000200 	andeq	r0, r0, r0, lsl #4

200000c8 <gbCommStatus>:
200000c8:	00000002 	andeq	r0, r0, r2

200000cc <Baudrate_PCU>:
200000cc:	0000e100 	andeq	lr, r0, r0, lsl #2

200000d0 <Baudrate_ZIG>:
200000d0:	0000e100 	andeq	lr, r0, r0, lsl #2

200000d4 <Baudrate_DXL>:
200000d4:	000f4240 	andeq	r4, pc, r0, asr #4

200000d8 <__fdlib_version>:
200000d8:	00000001 	andeq	r0, r0, r1
200000dc:	00000000 	andeq	r0, r0, r0

200000e0 <impure_data>:
200000e0:	00000000 	andeq	r0, r0, r0
200000e4:	200003cc 	andcs	r0, r0, ip, asr #7
200000e8:	20000434 	andcs	r0, r0, r4, lsr r4
200000ec:	2000049c 	mulcs	r0, ip, r4
	...
20000114:	0800d0c0 	stmdaeq	r0, {r6, r7, ip, lr, pc}
	...
20000188:	00000001 	andeq	r0, r0, r1
2000018c:	00000000 	andeq	r0, r0, r0
20000190:	abcd330e 	blge	1f34cdd0 <_etext+0x1733fd0c>
20000194:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
20000198:	0005deec 	andeq	sp, r5, ip, ror #29
2000019c:	0000000b 	andeq	r0, r0, fp
	...

20000508 <_impure_ptr>:
20000508:	200000e0 	andcs	r0, r0, r0, ror #1

Disassembly of section .bss:

2000050c <_sbss>:
	...

2000053c <g_Values_1_Flt>:
	...

20000554 <g_Values_2_Flt>:
	...

2000056c <g_Values_2_Int>:
	...

200005c4 <g_Values_3_Flt>:
	...

200005d0 <g_Values_3_Int>:
	...

20000638 <g_Values_4_Int>:
	...

2000066c <g_Values_4_Flt>:
	...

20000684 <g_P_Pos>:
	...

20000690 <g_P_Ori>:
	...

2000069c <g_LF_Pos>:
	...

200006a8 <g_LSS>:
200006a8:	00000000 	andeq	r0, r0, r0

200006ac <g_RF_Ori>:
	...

200006b8 <g_RF_Pos>:
	...

200006c4 <g_thRArm>:
	...

200006d0 <g_thLArm>:
	...

200006dc <g_RSS>:
200006dc:	00000000 	andeq	r0, r0, r0

200006e0 <g_LF_Ori>:
	...

200006ec <g_Sens>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <g_Kick>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <g_Index_Step>:
200006f4:	00000000 	andeq	r0, r0, r0

200006f8 <timer>:
200006f8:	00000000 	andeq	r0, r0, r0

200006fc <Flag>:
200006fc:	00000000 	andeq	r0, r0, r0

20000700 <g_thLLeg>:
	...

20000718 <g_thRLeg>:
	...

20000730 <glDelayCounter>:
20000730:	00000000 	andeq	r0, r0, r0

20000734 <gbCounterCount>:
20000734:	00000000 	andeq	r0, r0, r0

20000738 <glCountdownCounter>:
20000738:	00000000 	andeq	r0, r0, r0

2000073c <glBuzzerCounter>:
2000073c:	00000000 	andeq	r0, r0, r0

20000740 <glDxlTimeoutCounter>:
20000740:	00000000 	andeq	r0, r0, r0

20000744 <glPcuTimeoutCounter>:
20000744:	00000000 	andeq	r0, r0, r0

20000748 <gbpDxlBuffer>:
	...

20000848 <gbDxlRead>:
	...

2000084a <gbDxlWrite>:
	...

2000084c <giBusUsing>:
	...

2000084d <gbInstructionPacket>:
	...

200008ed <gbRxGetLength>:
	...

200008ee <gbRxPacketLength>:
	...

200008ef <gbStatusPacket>:
	...

20000940 <gbPcuWrite>:
	...

20000942 <gbPcuRead>:
	...

20000944 <gbpPcuBuffer>:
	...

200009c4 <ReBootToBootLoader>:
	...

200009c5 <gbZigRead>:
	...

200009c6 <gbZigWrite>:
	...

200009c7 <gbpZigBuffer>:
	...

20000a07 <gbRcvFlag>:
	...

20000a08 <gbRcvPacketNum>:
	...

20000a09 <gbRcvPacket>:
20000a09:	00000000 	andeq	r0, r0, r0
20000a0d:	00000000 	andeq	r0, r0, r0

20000a10 <gwRcvData>:
20000a10:	00000000 	andeq	r0, r0, r0

Disassembly of section ._usrstack:

20000a14 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30343130 	eorscc	r3, r4, r0, lsr r1
  38:	20363235 	eorscs	r3, r6, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d385f34 	ldccs	15, cr5, [r8, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	33313132 	teqcc	r1, #-2147483636	; 0x8000000c
  6c:	005d3835 	subseq	r3, sp, r5, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002841 	andeq	r2, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001e 	andeq	r0, r0, lr, lsl r0
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
  14:	000034ec 	andeq	r3, r0, ip, ror #9
  18:	0800aff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
  1c:	00000076 	andeq	r0, r0, r6, ror r0
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	40e80002 	rscmi	r0, r8, r2
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	08006628 	stmdaeq	r0, {r3, r5, r9, sl, sp, lr}
  3c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	49890002 	stmibmi	r9, {r1}
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	080066f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, sp, lr}
  5c:	0000197c 	andeq	r1, r0, ip, ror r9
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	84770002 	ldrbthi	r0, [r7], #-2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0800806c 	stmdaeq	r0, {r2, r3, r5, r6, pc}
  7c:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	8fcf0002 	svchi	0x00cf0002
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	080083a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, pc}
  9c:	00000478 	andeq	r0, r0, r8, ror r4
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	988a0002 	stmls	sl, {r1}
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	08008820 	stmdaeq	r0, {r5, fp, pc}
  bc:	00000256 	andeq	r0, r0, r6, asr r2
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	9fd10002 	svcls	0x00d10002
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08008a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, pc}
  dc:	00000320 	andeq	r0, r0, r0, lsr #6
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	a9370002 	ldmdbge	r7!, {r1}
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08008d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, pc}
  fc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	abfd0002 	blge	fff4011c <SCS_BASE+0x1ff3211c>
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08008e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, pc}
 11c:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	b46e0002 	strbtlt	r0, [lr], #-2
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0800919c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, pc}
 13c:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	b6790002 	ldrbtlt	r0, [r9], -r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08009228 	stmdaeq	r0, {r3, r5, r9, ip, pc}
 15c:	00000a42 	andeq	r0, r0, r2, asr #20
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	d5c10002 	strble	r0, [r1, #2]
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
 17c:	00000342 	andeq	r0, r0, r2, asr #6
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	dfeb0002 	svcle	0x00eb0002
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08009fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip, pc}
 19c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	e0690002 	rsb	r0, r9, r2
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0800a020 	stmdaeq	r0, {r5, sp, pc}
 1bc:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000040e4 	andeq	r4, r0, r4, ror #1
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000630 	andeq	r0, r0, r0, lsr r6
      10:	000d2401 	andeq	r2, sp, r1, lsl #8
      14:	0002d000 	andeq	sp, r2, r0
      18:	0000d000 	andeq	sp, r0, r0
	...
      24:	04040200 	streq	r0, [r4], #-512	; 0x200
      28:	00001277 	andeq	r1, r0, r7, ror r2
      2c:	cb040802 	blgt	10203c <__Stack_Size+0x101c3c>
      30:	0300000d 	movweq	r0, #13
      34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
      38:	04020074 	streq	r0, [r2], #-116	; 0x74
      3c:	000aa605 	andeq	sl, sl, r5, lsl #12
      40:	05020200 	streq	r0, [r2, #-512]	; 0x200
      44:	0000108c 	andeq	r1, r0, ip, lsl #1
      48:	e1060102 	tst	r6, r2, lsl #2
      4c:	04000004 	streq	r0, [r0], #-4
      50:	00323375 	eorseq	r3, r2, r5, ror r3
      54:	005a2702 	subseq	r2, sl, r2, lsl #14
      58:	04020000 	streq	r0, [r2], #-0
      5c:	000e7807 	andeq	r7, lr, r7, lsl #16
      60:	31750400 	cmncc	r5, r0, lsl #8
      64:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
      68:	0000006c 	andeq	r0, r0, ip, rrx
      6c:	8f070202 	svchi	0x00070202
      70:	04000003 	streq	r0, [r0], #-3
      74:	02003875 	andeq	r3, r0, #7667712	; 0x750000
      78:	00007d29 	andeq	r7, r0, r9, lsr #26
      7c:	08010200 	stmdaeq	r1, {r9}
      80:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
      84:	00041d05 	andeq	r1, r4, r5, lsl #26
      88:	8f300200 	svchi	0x00300200
      8c:	06000000 	streq	r0, [r0], -r0
      90:	0000006c 	andeq	r0, r0, ip, rrx
      94:	3b020107 	blcc	804b8 <__Stack_Size+0x800b8>
      98:	000000a9 	andeq	r0, r0, r9, lsr #1
      9c:	000db108 	andeq	fp, sp, r8, lsl #2
      a0:	06080000 	streq	r0, [r8], -r0
      a4:	0100000e 	tsteq	r0, lr
      a8:	0e420500 	cdpeq	5, 4, cr0, cr2, cr0, {0}
      ac:	3b020000 	blcc	800b4 <__Stack_Size+0x7fcb4>
      b0:	00000094 	muleq	r0, r4, r0
      b4:	37070402 	strcc	r0, [r7, -r2, lsl #8]
      b8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      bc:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
      c0:	000002cc 	andeq	r0, r0, ip, asr #5
      c4:	3152430a 	cmpcc	r2, sl, lsl #6
      c8:	020d0300 	andeq	r0, sp, #0, 6
      cc:	00000084 	andeq	r0, r0, r4, lsl #1
      d0:	04cb0b00 	strbeq	r0, [fp], #2816	; 0xb00
      d4:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
      d8:	00006102 	andeq	r6, r0, r2, lsl #2
      dc:	430a0200 	movwmi	r0, #41472	; 0xa200
      e0:	03003252 	movweq	r3, #594	; 0x252
      e4:	0084020f 	addeq	r0, r4, pc, lsl #4
      e8:	0b040000 	bleq	1000f0 <__Stack_Size+0xffcf0>
      ec:	000004d5 	ldrdeq	r0, [r0], -r5
      f0:	61021003 	tstvs	r2, r3
      f4:	06000000 	streq	r0, [r0], -r0
      f8:	000f8d0b 	andeq	r8, pc, fp, lsl #26
      fc:	02110300 	andseq	r0, r1, #0, 6
     100:	00000084 	andeq	r0, r0, r4, lsl #1
     104:	05840b08 	streq	r0, [r4, #2824]	; 0xb08
     108:	12030000 	andne	r0, r3, #0
     10c:	00006102 	andeq	r6, r0, r2, lsl #2
     110:	730b0a00 	movwvc	r0, #47616	; 0xba00
     114:	03000009 	movweq	r0, #9
     118:	00840213 	addeq	r0, r4, r3, lsl r2
     11c:	0b0c0000 	bleq	300124 <__Stack_Size+0x2ffd24>
     120:	000004ed 	andeq	r0, r0, sp, ror #9
     124:	61021403 	tstvs	r2, r3, lsl #8
     128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     12c:	0052530a 	subseq	r5, r2, sl, lsl #6
     130:	84021503 	strhi	r1, [r2], #-1283	; 0x503
     134:	10000000 	andne	r0, r0, r0
     138:	0004f70b 	andeq	pc, r4, fp, lsl #14
     13c:	02160300 	andseq	r0, r6, #0, 6
     140:	00000061 	andeq	r0, r0, r1, rrx
     144:	47450a12 	smlaldmi	r0, r5, r2, sl
     148:	17030052 	smlsdne	r3, r2, r0, r0
     14c:	00008402 	andeq	r8, r0, r2, lsl #8
     150:	010b1400 	tsteq	fp, r0, lsl #8
     154:	03000005 	movweq	r0, #5
     158:	00610218 	rsbeq	r0, r1, r8, lsl r2
     15c:	0b160000 	bleq	580164 <__Stack_Size+0x57fd64>
     160:	0000058e 	andeq	r0, r0, lr, lsl #11
     164:	84021903 	strhi	r1, [r2], #-2307	; 0x903
     168:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     16c:	00050b0b 	andeq	r0, r5, fp, lsl #22
     170:	021a0300 	andseq	r0, sl, #0, 6
     174:	00000061 	andeq	r0, r0, r1, rrx
     178:	05940b1a 	ldreq	r0, [r4, #2842]	; 0xb1a
     17c:	1b030000 	blne	c0184 <__Stack_Size+0xbfd84>
     180:	00008402 	andeq	r8, r0, r2, lsl #8
     184:	150b1c00 	strne	r1, [fp, #-3072]	; 0xc00
     188:	03000005 	movweq	r0, #5
     18c:	0061021c 	rsbeq	r0, r1, ip, lsl r2
     190:	0b1e0000 	bleq	780198 <__Stack_Size+0x77fd98>
     194:	00000ece 	andeq	r0, r0, lr, asr #29
     198:	84021d03 	strhi	r1, [r2], #-3331	; 0xd03
     19c:	20000000 	andcs	r0, r0, r0
     1a0:	00051f0b 	andeq	r1, r5, fp, lsl #30
     1a4:	021e0300 	andseq	r0, lr, #0, 6
     1a8:	00000061 	andeq	r0, r0, r1, rrx
     1ac:	4e430a22 	vmlami.f32	s1, s6, s5
     1b0:	1f030054 	svcne	0x00030054
     1b4:	00008402 	andeq	r8, r0, r2, lsl #8
     1b8:	290b2400 	stmdbcs	fp, {sl, sp}
     1bc:	03000005 	movweq	r0, #5
     1c0:	00610220 	rsbeq	r0, r1, r0, lsr #4
     1c4:	0a260000 	beq	9801cc <__Stack_Size+0x97fdcc>
     1c8:	00435350 	subeq	r5, r3, r0, asr r3
     1cc:	84022103 	strhi	r2, [r2], #-259	; 0x103
     1d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     1d4:	000ec30b 	andeq	ip, lr, fp, lsl #6
     1d8:	02220300 	eoreq	r0, r2, #0, 6
     1dc:	00000061 	andeq	r0, r0, r1, rrx
     1e0:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
     1e4:	23030052 	movwcs	r0, #12370	; 0x3052
     1e8:	00008402 	andeq	r8, r0, r2, lsl #8
     1ec:	7d0b2c00 	stcvc	12, cr2, [fp, #-0]
     1f0:	03000012 	movweq	r0, #18
     1f4:	00610224 	rsbeq	r0, r1, r4, lsr #4
     1f8:	0a2e0000 	beq	b80200 <__Stack_Size+0xb7fe00>
     1fc:	00524352 	subseq	r4, r2, r2, asr r3
     200:	84022503 	strhi	r2, [r2], #-1283	; 0x503
     204:	30000000 	andcc	r0, r0, r0
     208:	000ed30b 	andeq	sp, lr, fp, lsl #6
     20c:	02260300 	eoreq	r0, r6, #0, 6
     210:	00000061 	andeq	r0, r0, r1, rrx
     214:	02350b32 	eorseq	r0, r5, #51200	; 0xc800
     218:	27030000 	strcs	r0, [r3, -r0]
     21c:	00008402 	andeq	r8, r0, r2, lsl #8
     220:	de0b3400 	cfcpysle	mvf3, mvf11
     224:	0300000e 	movweq	r0, #14
     228:	00610228 	rsbeq	r0, r1, r8, lsr #4
     22c:	0b360000 	bleq	d80234 <__Stack_Size+0xd7fe34>
     230:	0000023a 	andeq	r0, r0, sl, lsr r2
     234:	84022903 	strhi	r2, [r2], #-2307	; 0x903
     238:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     23c:	000ee90b 	andeq	lr, lr, fp, lsl #18
     240:	022a0300 	eoreq	r0, sl, #0, 6
     244:	00000061 	andeq	r0, r0, r1, rrx
     248:	023f0b3a 	eorseq	r0, pc, #59392	; 0xe800
     24c:	2b030000 	blcs	c0254 <__Stack_Size+0xbfe54>
     250:	00008402 	andeq	r8, r0, r2, lsl #8
     254:	f40b3c00 			; <UNDEFINED> instruction: 0xf40b3c00
     258:	0300000e 	movweq	r0, #14
     25c:	0061022c 	rsbeq	r0, r1, ip, lsr #4
     260:	0b3e0000 	bleq	f80268 <__Stack_Size+0xf7fe68>
     264:	00000244 	andeq	r0, r0, r4, asr #4
     268:	84022d03 	strhi	r2, [r2], #-3331	; 0xd03
     26c:	40000000 	andmi	r0, r0, r0
     270:	000eff0b 	andeq	pc, lr, fp, lsl #30
     274:	022e0300 	eoreq	r0, lr, #0, 6
     278:	00000061 	andeq	r0, r0, r1, rrx
     27c:	12180b42 	andsne	r0, r8, #67584	; 0x10800
     280:	2f030000 	svccs	0x00030000
     284:	00008402 	andeq	r8, r0, r2, lsl #8
     288:	0a0b4400 	beq	2d1290 <__Stack_Size+0x2d0e90>
     28c:	0300000f 	movweq	r0, #15
     290:	00610230 	rsbeq	r0, r1, r0, lsr r2
     294:	0a460000 	beq	118029c <__Stack_Size+0x117fe9c>
     298:	00524344 	subseq	r4, r2, r4, asr #6
     29c:	84023103 	strhi	r3, [r2], #-259	; 0x103
     2a0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     2a4:	000f150b 	andeq	r1, pc, fp, lsl #10
     2a8:	02320300 	eorseq	r0, r2, #0, 6
     2ac:	00000061 	andeq	r0, r0, r1, rrx
     2b0:	01b60b4a 			; <UNDEFINED> instruction: 0x01b60b4a
     2b4:	33030000 	movwcc	r0, #12288	; 0x3000
     2b8:	00008402 	andeq	r8, r0, r2, lsl #8
     2bc:	200b4c00 	andcs	r4, fp, r0, lsl #24
     2c0:	0300000f 	movweq	r0, #15
     2c4:	00610234 	rsbeq	r0, r1, r4, lsr r2
     2c8:	004e0000 	subeq	r0, lr, r0
     2cc:	00049e0c 	andeq	r9, r4, ip, lsl #28
     2d0:	02350300 	eorseq	r0, r5, #0, 6
     2d4:	000000bb 	strheq	r0, [r0], -fp
     2d8:	1a04040d 	bne	101314 <__Stack_Size+0x100f14>
     2dc:	00000311 	andeq	r0, r0, r1, lsl r3
     2e0:	0000190e 	andeq	r1, r0, lr, lsl #18
     2e4:	731c0400 	tstvc	ip, #0, 8
     2e8:	00000000 	andeq	r0, r0, r0
     2ec:	0005d70e 	andeq	sp, r5, lr, lsl #14
     2f0:	731d0400 	tstvc	sp, #0, 8
     2f4:	01000000 	mrseq	r0, (UNDEF: 0)
     2f8:	000d810e 	andeq	r8, sp, lr, lsl #2
     2fc:	731e0400 	tstvc	lr, #0, 8
     300:	02000000 	andeq	r0, r0, #0
     304:	0002810e 	andeq	r8, r2, lr, lsl #2
     308:	a91f0400 	ldmdbge	pc, {sl}	; <UNPREDICTABLE>
     30c:	03000000 	movweq	r0, #0
     310:	12660500 	rsbne	r0, r6, #0, 10
     314:	20040000 	andcs	r0, r4, r0
     318:	000002d8 	ldrdeq	r0, [r0], -r8
     31c:	1b050a0d 	blne	142b58 <__Stack_Size+0x142758>
     320:	00000361 	andeq	r0, r0, r1, ror #6
     324:	0007c50e 	andeq	ip, r7, lr, lsl #10
     328:	611d0500 	tstvs	sp, r0, lsl #10
     32c:	00000000 	andeq	r0, r0, r0
     330:	000d680e 	andeq	r6, sp, lr, lsl #16
     334:	611e0500 	tstvs	lr, r0, lsl #10
     338:	02000000 	andeq	r0, r0, #0
     33c:	0009380e 	andeq	r3, r9, lr, lsl #16
     340:	611f0500 	tstvs	pc, r0, lsl #10
     344:	04000000 	streq	r0, [r0], #-0
     348:	0008350e 	andeq	r3, r8, lr, lsl #10
     34c:	61200500 	teqvs	r0, r0, lsl #10
     350:	06000000 	streq	r0, [r0], -r0
     354:	000b000e 	andeq	r0, fp, lr
     358:	73210500 	teqvc	r1, #0, 10
     35c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     360:	13190500 	tstne	r9, #0, 10
     364:	22050000 	andcs	r0, r5, #0
     368:	0000031c 	andeq	r0, r0, ip, lsl r3
     36c:	54060107 	strpl	r0, [r6], #-263	; 0x107
     370:	00000403 	andeq	r0, r0, r3, lsl #8
     374:	00053c08 	andeq	r3, r5, r8, lsl #24
     378:	97080100 	strls	r0, [r8, -r0, lsl #2]
     37c:	02000009 	andeq	r0, r0, #9
     380:	000dd808 	andeq	sp, sp, r8, lsl #16
     384:	03080300 	movweq	r0, #33536	; 0x8300
     388:	04000004 	streq	r0, [r0], #-4
     38c:	00032b08 	andeq	r2, r3, r8, lsl #22
     390:	81080500 	tsthi	r8, r0, lsl #10
     394:	06000007 	streq	r0, [r0], -r7
     398:	0003cf08 	andeq	ip, r3, r8, lsl #30
     39c:	b7080700 	strlt	r0, [r8, -r0, lsl #14]
     3a0:	0c000010 	stceq	0, cr0, [r0], {16}
     3a4:	0010f608 	andseq	pc, r0, r8, lsl #12
     3a8:	bf080d00 	svclt	0x00080d00
     3ac:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
     3b0:	0001a608 	andeq	sl, r1, r8, lsl #12
     3b4:	0d080f00 	stceq	15, cr0, [r8, #-0]
     3b8:	1000000e 	andne	r0, r0, lr
     3bc:	0008e608 	andeq	lr, r8, r8, lsl #12
     3c0:	38081100 	stmdacc	r8, {r8, ip}
     3c4:	1200000f 	andne	r0, r0, #15
     3c8:	0010cd08 	andseq	ip, r0, r8, lsl #26
     3cc:	c0081300 	andgt	r1, r8, r0, lsl #6
     3d0:	1400000a 	strne	r0, [r0], #-10
     3d4:	0007a308 	andeq	sl, r7, r8, lsl #6
     3d8:	50081500 	andpl	r1, r8, r0, lsl #10
     3dc:	16000000 	strne	r0, [r0], -r0
     3e0:	00022408 	andeq	r2, r2, r8, lsl #8
     3e4:	ea081700 	b	205fec <__Stack_Size+0x205bec>
     3e8:	8300000f 	movwhi	r0, #15
     3ec:	07b10801 	ldreq	r0, [r1, r1, lsl #16]!
     3f0:	01840000 	orreq	r0, r4, r0
     3f4:	00105908 	andseq	r5, r0, r8, lsl #18
     3f8:	08019200 	stmdaeq	r1, {r9, ip, pc}
     3fc:	00000d9c 	muleq	r0, ip, sp
     400:	070001d0 			; <UNDEFINED> instruction: 0x070001d0
     404:	61cf0602 	bicvs	r0, pc, r2, lsl #12
     408:	08000004 	stmdaeq	r0, {r2}
     40c:	00000077 	andeq	r0, r0, r7, ror r0
     410:	0cb10801 	ldceq	8, cr0, [r1], #4
     414:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     418:	00001137 	andeq	r1, r0, r7, lsr r1
     41c:	06ee0804 	strbteq	r0, [lr], r4, lsl #16
     420:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
     424:	000012a1 	andeq	r1, r0, r1, lsr #5
     428:	02530810 	subseq	r0, r3, #16, 16	; 0x100000
     42c:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     430:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     434:	f50800c0 			; <UNDEFINED> instruction: 0xf50800c0
     438:	80000012 	andhi	r0, r0, r2, lsl r0
     43c:	08990801 	ldmeq	r9, {r0, fp}
     440:	02800000 	addeq	r0, r0, #0
     444:	00109f08 	andseq	r9, r0, r8, lsl #30
     448:	08048000 	stmdaeq	r4, {pc}
     44c:	00000a86 	andeq	r0, r0, r6, lsl #21
     450:	94080880 	strls	r0, [r8], #-2176	; 0x880
     454:	8000000a 	andhi	r0, r0, sl
     458:	12bd0810 	adcsne	r0, sp, #16, 16	; 0x100000
     45c:	20800000 	addcs	r0, r0, r0
     460:	02490500 	subeq	r0, r9, #0, 10
     464:	1c070000 	stcne	0, cr0, [r7], {-0}
     468:	0000007d 	andeq	r0, r0, sp, ror r0
     46c:	0005f905 	andeq	pc, r5, r5, lsl #18
     470:	6c260700 	stcvs	7, cr0, [r6], #-0
     474:	05000000 	streq	r0, [r0, #-0]
     478:	00000a7b 	andeq	r0, r0, fp, ror sl
     47c:	005a3807 	subseq	r3, sl, r7, lsl #16
     480:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     484:	000aa105 	andeq	sl, sl, r5, lsl #2
     488:	07080200 	streq	r0, [r8, -r0, lsl #4]
     48c:	00000e73 	andeq	r0, r0, r3, ror lr
     490:	7d070402 	cfstrsvc	mvf0, [r7, #-8]
     494:	0f00000e 	svceq	0x0000000e
     498:	016e0601 	cmneq	lr, r1, lsl #12
     49c:	000005cd 	andeq	r0, r0, sp, asr #11
     4a0:	00073308 	andeq	r3, r7, r8, lsl #6
     4a4:	17080000 	strne	r0, [r8, -r0]
     4a8:	01000007 	tsteq	r0, r7
     4ac:	00104408 	andseq	r4, r0, r8, lsl #8
     4b0:	12080200 	andne	r0, r8, #0, 4
     4b4:	03000013 	movweq	r0, #19
     4b8:	0006d408 	andeq	sp, r6, r8, lsl #8
     4bc:	60080400 	andvs	r0, r8, r0, lsl #8
     4c0:	05000002 	streq	r0, [r0, #-2]
     4c4:	00081708 	andeq	r1, r8, r8, lsl #14
     4c8:	f8080600 			; <UNDEFINED> instruction: 0xf8080600
     4cc:	07000007 	streq	r0, [r0, -r7]
     4d0:	00044708 	andeq	r4, r4, r8, lsl #14
     4d4:	31080800 	tstcc	r8, r0, lsl #16
     4d8:	09000004 	stmdbeq	r0, {r2}
     4dc:	0008fe08 	andeq	pc, r8, r8, lsl #28
     4e0:	f6080a00 			; <UNDEFINED> instruction: 0xf6080a00
     4e4:	0b00000b 	bleq	518 <__Stack_Size+0x118>
     4e8:	000b2c08 	andeq	r2, fp, r8, lsl #24
     4ec:	0f080c00 	svceq	0x00080c00
     4f0:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
     4f4:	000cfd08 	andeq	pc, ip, r8, lsl #26
     4f8:	db080e00 	blle	203d00 <__Stack_Size+0x203900>
     4fc:	0f00000c 	svceq	0x0000000c
     500:	000b6f08 	andeq	r6, fp, r8, lsl #30
     504:	43081000 	movwmi	r1, #32768	; 0x8000
     508:	11000009 	tstne	r0, r9
     50c:	00128e08 	andseq	r8, r2, r8, lsl #28
     510:	4b081200 	blmi	204d18 <__Stack_Size+0x204918>
     514:	1300000a 	movwne	r0, #10
     518:	0008a708 	andeq	sl, r8, r8, lsl #14
     51c:	82081400 	andhi	r1, r8, #0, 8
     520:	15000008 	strne	r0, [r0, #-8]
     524:	0011c308 	andseq	ip, r1, r8, lsl #6
     528:	ae081600 	cfmadd32ge	mvax0, mvfx1, mvfx8, mvfx0
     52c:	17000011 	smladne	r0, r1, r0, r0
     530:	000dfb08 	andeq	pc, sp, r8, lsl #22
     534:	82081800 	andhi	r1, r8, #0, 16
     538:	19000004 	stmdbne	r0, {r2}
     53c:	000bc508 	andeq	ip, fp, r8, lsl #10
     540:	85081a00 	strhi	r1, [r8, #-2560]	; 0xa00
     544:	1b000000 	blne	54c <__Stack_Size+0x14c>
     548:	00033708 	andeq	r3, r3, r8, lsl #14
     54c:	52081c00 	andpl	r1, r8, #0, 24
     550:	1d00000f 	stcne	0, cr0, [r0, #-60]	; 0xffffffc4
     554:	000aec08 	andeq	lr, sl, r8, lsl #24
     558:	d8081e00 	stmdale	r8, {r9, sl, fp, ip}
     55c:	1f00000a 	svcne	0x0000000a
     560:	000d4e08 	andeq	r4, sp, r8, lsl #28
     564:	33082000 	movwcc	r2, #32768	; 0x8000
     568:	2100000d 	tstcs	r0, sp
     56c:	0009e608 	andeq	lr, r9, r8, lsl #12
     570:	c8082200 	stmdagt	r8, {r9, sp}
     574:	23000009 	movwcs	r0, #9
     578:	0001bb08 	andeq	fp, r1, r8, lsl #22
     57c:	74082400 	strvc	r2, [r8], #-1024	; 0x400
     580:	25000001 	strcs	r0, [r0, #-1]
     584:	00031708 	andeq	r1, r3, r8, lsl #14
     588:	03082600 	movweq	r2, #34304	; 0x8600
     58c:	27000003 	strcs	r0, [r0, -r3]
     590:	00075908 	andeq	r5, r7, r8, lsl #18
     594:	46082800 	strmi	r2, [r8], -r0, lsl #16
     598:	29000007 	stmdbcs	r0, {r0, r1, r2}
     59c:	000a0408 	andeq	r0, sl, r8, lsl #8
     5a0:	a8082a00 	stmdage	r8, {r9, fp, sp}
     5a4:	2b000003 	blcs	5b8 <__Stack_Size+0x1b8>
     5a8:	00018b08 	andeq	r8, r1, r8, lsl #22
     5ac:	a2082c00 	andge	r2, r8, #0, 24
     5b0:	2d00000c 	stccs	0, cr0, [r0, #-48]	; 0xffffffd0
     5b4:	000a5e08 	andeq	r5, sl, r8, lsl #28
     5b8:	f4082e00 			; <UNDEFINED> instruction: 0xf4082e00
     5bc:	2f00000c 	svccs	0x0000000c
     5c0:	000e6708 	andeq	r6, lr, r8, lsl #14
     5c4:	11083000 	mrsne	r3, (UNDEF: 8)
     5c8:	31000001 	tstcc	r0, r1
     5cc:	08010200 	stmdaeq	r1, {r9}
     5d0:	000004e8 	andeq	r0, r0, r8, ror #9
     5d4:	c6040802 	strgt	r0, [r4], -r2, lsl #16
     5d8:	1000000d 	andne	r0, r0, sp
     5dc:	000000ca 	andeq	r0, r0, sl, asr #1
     5e0:	2503b901 	strcs	fp, [r3, #-2305]	; 0x901
     5e4:	01000000 	mrseq	r0, (UNDEF: 0)
     5e8:	00000605 	andeq	r0, r0, r5, lsl #12
     5ec:	00095b11 	andeq	r5, r9, r1, lsl fp
     5f0:	03b90100 			; <UNDEFINED> instruction: 0x03b90100
     5f4:	00000033 	andeq	r0, r0, r3, lsr r0
     5f8:	64615212 	strbtvs	r5, [r1], #-530	; 0x212
     5fc:	03bb0100 			; <UNDEFINED> instruction: 0x03bb0100
     600:	00000025 	andeq	r0, r0, r5, lsr #32
     604:	01da1300 	bicseq	r1, sl, r0, lsl #6
     608:	87010000 	strhi	r0, [r1, -r0]
     60c:	00313801 	eorseq	r3, r1, r1, lsl #16
     610:	0002d808 	andeq	sp, r2, r8, lsl #16
     614:	289c0100 	ldmcs	ip, {r8}
     618:	1400000a 	strne	r0, [r0], #-10
     61c:	0000048a 	andeq	r0, r0, sl, lsl #9
     620:	33018701 	movwcc	r8, #5889	; 0x1701
     624:	00000000 	andeq	r0, r0, r0
     628:	15000000 	strne	r0, [r0, #-0]
     62c:	08003206 	stmdaeq	r0, {r1, r2, r9, ip, sp}
     630:	00000016 	andeq	r0, r0, r6, lsl r0
     634:	00000663 	andeq	r0, r0, r3, ror #12
     638:	01006916 	tsteq	r0, r6, lsl r9
     63c:	0033019e 	mlaseq	r3, lr, r1, r0
     640:	002f0000 	eoreq	r0, pc, r0
     644:	0c170000 	ldceq	0, cr0, [r7], {-0}
     648:	b4080032 	strlt	r0, [r8], #-50	; 0x32
     64c:	5900003e 	stmdbpl	r0, {r1, r2, r3, r4, r5}
     650:	18000006 	stmdane	r0, {r1, r2}
     654:	33015001 	movwcc	r5, #4097	; 0x1001
     658:	32161900 	andscc	r1, r6, #0, 18
     65c:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     660:	15000000 	strne	r0, [r0, #-0]
     664:	0800321e 	stmdaeq	r0, {r1, r2, r3, r4, r9, ip, sp}
     668:	00000022 	andeq	r0, r0, r2, lsr #32
     66c:	00000697 	muleq	r0, r7, r6
     670:	01006912 	tsteq	r0, r2, lsl r9
     674:	003301a5 	eorseq	r0, r3, r5, lsr #3
     678:	26170000 	ldrcs	r0, [r7], -r0
     67c:	b4080032 	strlt	r0, [r8], #-50	; 0x32
     680:	8d00003e 	stchi	0, cr0, [r0, #-248]	; 0xffffff08
     684:	18000006 	stmdane	r0, {r1, r2}
     688:	33015001 	movwcc	r5, #4097	; 0x1001
     68c:	323a1900 	eorscc	r1, sl, #0, 18
     690:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     694:	15000000 	strne	r0, [r0, #-0]
     698:	08003240 	stmdaeq	r0, {r6, r9, ip, sp}
     69c:	00000016 	andeq	r0, r0, r6, lsl r0
     6a0:	000006cb 	andeq	r0, r0, fp, asr #13
     6a4:	01006912 	tsteq	r0, r2, lsl r9
     6a8:	003301aa 	eorseq	r0, r3, sl, lsr #3
     6ac:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
     6b0:	b4080032 	strlt	r0, [r8], #-50	; 0x32
     6b4:	c100003e 	tstgt	r0, lr, lsr r0
     6b8:	18000006 	stmdane	r0, {r1, r2}
     6bc:	33015001 	movwcc	r5, #4097	; 0x1001
     6c0:	32501900 	subscc	r1, r0, #0, 18
     6c4:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     6c8:	15000000 	strne	r0, [r0, #-0]
     6cc:	08003256 	stmdaeq	r0, {r1, r2, r4, r6, r9, ip, sp}
     6d0:	00000022 	andeq	r0, r0, r2, lsr #32
     6d4:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     6d8:	01006912 	tsteq	r0, r2, lsl r9
     6dc:	003301af 	eorseq	r0, r3, pc, lsr #3
     6e0:	5c170000 	ldcpl	0, cr0, [r7], {-0}
     6e4:	b4080032 	strlt	r0, [r8], #-50	; 0x32
     6e8:	f500003e 			; <UNDEFINED> instruction: 0xf500003e
     6ec:	18000006 	stmdane	r0, {r1, r2}
     6f0:	33015001 	movwcc	r5, #4097	; 0x1001
     6f4:	32721900 	rsbscc	r1, r2, #0, 18
     6f8:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     6fc:	15000000 	strne	r0, [r0, #-0]
     700:	08003278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip, sp}
     704:	00000016 	andeq	r0, r0, r6, lsl r0
     708:	00000733 	andeq	r0, r0, r3, lsr r7
     70c:	01006912 	tsteq	r0, r2, lsl r9
     710:	003301b4 	ldrhteq	r0, [r3], -r4
     714:	7e170000 	cdpvc	0, 1, cr0, cr7, cr0, {0}
     718:	b4080032 	strlt	r0, [r8], #-50	; 0x32
     71c:	2900003e 	stmdbcs	r0, {r1, r2, r3, r4, r5}
     720:	18000007 	stmdane	r0, {r0, r1, r2}
     724:	33015001 	movwcc	r5, #4097	; 0x1001
     728:	32881900 	addcc	r1, r8, #0, 18
     72c:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     730:	15000000 	strne	r0, [r0, #-0]
     734:	080032fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, ip, sp}
     738:	00000018 	andeq	r0, r0, r8, lsl r0
     73c:	0000076b 	andeq	r0, r0, fp, ror #14
     740:	01006916 	tsteq	r0, r6, lsl r9
     744:	003301c5 	eorseq	r0, r3, r5, asr #3
     748:	00430000 	subeq	r0, r3, r0
     74c:	02170000 	andseq	r0, r7, #0
     750:	b4080033 	strlt	r0, [r8], #-51	; 0x33
     754:	6100003e 	tstvs	r0, lr, lsr r0
     758:	18000007 	stmdane	r0, {r0, r1, r2}
     75c:	33015001 	movwcc	r5, #4097	; 0x1001
     760:	330e1900 	movwcc	r1, #59648	; 0xe900
     764:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     768:	15000000 	strne	r0, [r0, #-0]
     76c:	080033de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, ip, sp}
     770:	00000032 	andeq	r0, r0, r2, lsr r0
     774:	000007a3 	andeq	r0, r0, r3, lsr #15
     778:	01006916 	tsteq	r0, r6, lsl r9
     77c:	003301de 	ldrsbteq	r0, [r3], -lr
     780:	00570000 	subseq	r0, r7, r0
     784:	e4170000 	ldr	r0, [r7], #-0
     788:	b4080033 	strlt	r0, [r8], #-51	; 0x33
     78c:	9900003e 	stmdbls	r0, {r1, r2, r3, r4, r5}
     790:	18000007 	stmdane	r0, {r0, r1, r2}
     794:	33015001 	movwcc	r5, #4097	; 0x1001
     798:	33f01900 	mvnscc	r1, #0, 18
     79c:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
     7a0:	17000000 	strne	r0, [r0, -r0]
     7a4:	08003156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip, sp}
     7a8:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     7ac:	000007b6 			; <UNDEFINED> instruction: 0x000007b6
     7b0:	01500118 	cmpeq	r0, r8, lsl r1
     7b4:	5c190033 	ldcpl	0, cr0, [r9], {51}	; 0x33
     7b8:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     7bc:	1700003e 	smladxne	r0, lr, r0, r0
     7c0:	08003162 	stmdaeq	r0, {r1, r5, r6, r8, ip, sp}
     7c4:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     7c8:	000007d2 	ldrdeq	r0, [r0], -r2
     7cc:	01500118 	cmpeq	r0, r8, lsl r1
     7d0:	74190033 	ldrvc	r0, [r9], #-51	; 0x33
     7d4:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     7d8:	1700003e 	smladxne	r0, lr, r0, r0
     7dc:	0800317a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, ip, sp}
     7e0:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     7e4:	000007ee 	andeq	r0, r0, lr, ror #15
     7e8:	01500118 	cmpeq	r0, r8, lsl r1
     7ec:	8c190033 	ldchi	0, cr0, [r9], {51}	; 0x33
     7f0:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     7f4:	1700003e 	smladxne	r0, lr, r0, r0
     7f8:	08003192 	stmdaeq	r0, {r1, r4, r7, r8, ip, sp}
     7fc:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     800:	0000080a 	andeq	r0, r0, sl, lsl #16
     804:	01500118 	cmpeq	r0, r8, lsl r1
     808:	98190033 	ldmdals	r9, {r0, r1, r4, r5}
     80c:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     810:	1700003e 	smladxne	r0, lr, r0, r0
     814:	0800319e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, ip, sp}
     818:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     81c:	00000826 	andeq	r0, r0, r6, lsr #16
     820:	01500118 	cmpeq	r0, r8, lsl r1
     824:	b0190033 	andslt	r0, r9, r3, lsr r0
     828:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     82c:	1700003e 	smladxne	r0, lr, r0, r0
     830:	080031b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip, sp}
     834:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     838:	00000842 	andeq	r0, r0, r2, asr #16
     83c:	01500118 	cmpeq	r0, r8, lsl r1
     840:	bc190033 	ldclt	0, cr0, [r9], {51}	; 0x33
     844:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     848:	1700003e 	smladxne	r0, lr, r0, r0
     84c:	080031c2 	stmdaeq	r0, {r1, r6, r7, r8, ip, sp}
     850:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     854:	0000085e 	andeq	r0, r0, lr, asr r8
     858:	01500118 	cmpeq	r0, r8, lsl r1
     85c:	d4190033 	ldrle	r0, [r9], #-51	; 0x33
     860:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     864:	1700003e 	smladxne	r0, lr, r0, r0
     868:	080031da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, ip, sp}
     86c:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     870:	0000087a 	andeq	r0, r0, sl, ror r8
     874:	01500118 	cmpeq	r0, r8, lsl r1
     878:	ec190033 	ldc	0, cr0, [r9], {51}	; 0x33
     87c:	c6080031 			; <UNDEFINED> instruction: 0xc6080031
     880:	1700003e 	smladxne	r0, lr, r0, r0
     884:	080031f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, ip, sp}
     888:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     88c:	00000896 	muleq	r0, r6, r8
     890:	01500118 	cmpeq	r0, r8, lsl r1
     894:	04190033 	ldreq	r0, [r9], #-51	; 0x33
     898:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     89c:	1700003e 	smladxne	r0, lr, r0, r0
     8a0:	08003296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip, sp}
     8a4:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     8a8:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
     8ac:	01500118 	cmpeq	r0, r8, lsl r1
     8b0:	aa190033 	bge	640984 <__Stack_Size+0x640584>
     8b4:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     8b8:	1700003e 	smladxne	r0, lr, r0, r0
     8bc:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     8c0:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     8c4:	000008ce 	andeq	r0, r0, lr, asr #17
     8c8:	01500118 	cmpeq	r0, r8, lsl r1
     8cc:	c4190033 	ldrgt	r0, [r9], #-51	; 0x33
     8d0:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     8d4:	1700003e 	smladxne	r0, lr, r0, r0
     8d8:	080032ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip, sp}
     8dc:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     8e0:	000008ea 	andeq	r0, r0, sl, ror #17
     8e4:	01500118 	cmpeq	r0, r8, lsl r1
     8e8:	d2190033 	andsle	r0, r9, #51	; 0x33
     8ec:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     8f0:	1700003e 	smladxne	r0, lr, r0, r0
     8f4:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     8f8:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     8fc:	00000906 	andeq	r0, r0, r6, lsl #18
     900:	01500118 	cmpeq	r0, r8, lsl r1
     904:	ec190033 	ldc	0, cr0, [r9], {51}	; 0x33
     908:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     90c:	1700003e 	smladxne	r0, lr, r0, r0
     910:	080032f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, ip, sp}
     914:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     918:	00000922 	andeq	r0, r0, r2, lsr #18
     91c:	01500118 	cmpeq	r0, r8, lsl r1
     920:	fa190033 	blx	6409f4 <__Stack_Size+0x6405f4>
     924:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     928:	1700003e 	smladxne	r0, lr, r0, r0
     92c:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
     930:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     934:	0000093e 	andeq	r0, r0, lr, lsr r9
     938:	01500118 	cmpeq	r0, r8, lsl r1
     93c:	24190033 	ldrcs	r0, [r9], #-51	; 0x33
     940:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     944:	1700003e 	smladxne	r0, lr, r0, r0
     948:	0800332a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip, sp}
     94c:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     950:	0000095a 	andeq	r0, r0, sl, asr r9
     954:	01500118 	cmpeq	r0, r8, lsl r1
     958:	3e190033 	mrccc	0, 0, r0, cr9, cr3, {1}
     95c:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     960:	1700003e 	smladxne	r0, lr, r0, r0
     964:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
     968:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     96c:	00000976 	andeq	r0, r0, r6, ror r9
     970:	01500118 	cmpeq	r0, r8, lsl r1
     974:	58190033 	ldmdapl	r9, {r0, r1, r4, r5}
     978:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     97c:	1700003e 	smladxne	r0, lr, r0, r0
     980:	0800335e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip, sp}
     984:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     988:	00000992 	muleq	r0, r2, r9
     98c:	01500118 	cmpeq	r0, r8, lsl r1
     990:	66190033 			; <UNDEFINED> instruction: 0x66190033
     994:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     998:	1700003e 	smladxne	r0, lr, r0, r0
     99c:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     9a0:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     9a4:	000009ae 	andeq	r0, r0, lr, lsr #19
     9a8:	01500118 	cmpeq	r0, r8, lsl r1
     9ac:	80190033 	andshi	r0, r9, r3, lsr r0
     9b0:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     9b4:	1700003e 	smladxne	r0, lr, r0, r0
     9b8:	08003386 	stmdaeq	r0, {r1, r2, r7, r8, r9, ip, sp}
     9bc:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     9c0:	000009ca 	andeq	r0, r0, sl, asr #19
     9c4:	01500118 	cmpeq	r0, r8, lsl r1
     9c8:	8e190033 	mrchi	0, 0, r0, cr9, cr3, {1}
     9cc:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     9d0:	1700003e 	smladxne	r0, lr, r0, r0
     9d4:	08003394 	stmdaeq	r0, {r2, r4, r7, r8, r9, ip, sp}
     9d8:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     9dc:	000009e6 	andeq	r0, r0, r6, ror #19
     9e0:	01500118 	cmpeq	r0, r8, lsl r1
     9e4:	a8190033 	ldmdage	r9, {r0, r1, r4, r5}
     9e8:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     9ec:	1700003e 	smladxne	r0, lr, r0, r0
     9f0:	080033ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, ip, sp}
     9f4:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     9f8:	00000a02 	andeq	r0, r0, r2, lsl #20
     9fc:	01500118 	cmpeq	r0, r8, lsl r1
     a00:	c2190033 	andsgt	r0, r9, #51	; 0x33
     a04:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     a08:	1700003e 	smladxne	r0, lr, r0, r0
     a0c:	080033c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip, sp}
     a10:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
     a14:	00000a1e 	andeq	r0, r0, lr, lsl sl
     a18:	01500118 	cmpeq	r0, r8, lsl r1
     a1c:	dc190033 	ldcle	0, cr0, [r9], {51}	; 0x33
     a20:	c6080033 			; <UNDEFINED> instruction: 0xc6080033
     a24:	0000003e 	andeq	r0, r0, lr, lsr r0
     a28:	000e241a 	andeq	r2, lr, sl, lsl r4
     a2c:	01e70100 	mvneq	r0, r0, lsl #2
     a30:	00000033 	andeq	r0, r0, r3, lsr r0
     a34:	08003410 	stmdaeq	r0, {r4, sl, ip, sp}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0a799c01 	beq	1e67a48 <__Stack_Size+0x1e67648>
     a40:	cf1b0000 	svcgt	0x001b0000
     a44:	0100000a 	tsteq	r0, sl
     a48:	003301e9 	eorseq	r0, r3, r9, ror #3
     a4c:	006b0000 	rsbeq	r0, fp, r0
     a50:	2b1c0000 	blcs	700a58 <__Stack_Size+0x700658>
     a54:	0100000e 	tsteq	r0, lr
     a58:	003301ea 	eorseq	r0, r3, sl, ror #3
     a5c:	70070000 	andvc	r0, r7, r0
     a60:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
     a64:	16199f1a 	sadd16ne	r9, r9, sl
     a68:	dc080034 	stcle	0, cr0, [r8], {52}	; 0x34
     a6c:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
     a70:	0800341e 	stmdaeq	r0, {r1, r2, r3, r4, sl, ip, sp}
     a74:	00003ee8 	andeq	r3, r0, r8, ror #29
     a78:	0cbf1d00 	ldceq	13, cr1, [pc]	; a80 <__Stack_Size+0x680>
     a7c:	e1010000 	mrs	r0, (UNDEF: 1)
     a80:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
     a84:	0000028c 	andeq	r0, r0, ip, lsl #5
     a88:	0c7a9c01 	ldcleq	12, cr9, [sl], #-4
     a8c:	8a1e0000 	bhi	780a94 <__Stack_Size+0x780694>
     a90:	01000004 	tsteq	r0, r4
     a94:	000033e1 	andeq	r3, r0, r1, ror #7
     a98:	00008b00 	andeq	r8, r0, r0, lsl #22
     a9c:	0e2b1f00 	cdpeq	15, 2, cr1, cr11, cr0, {0}
     aa0:	e3010000 	movw	r0, #4096	; 0x1000
     aa4:	00000033 	andeq	r0, r0, r3, lsr r0
     aa8:	000000ba 	strheq	r0, [r0], -sl
     aac:	000b261f 	andeq	r2, fp, pc, lsl r6
     ab0:	25e40100 	strbcs	r0, [r4, #256]!	; 0x100
     ab4:	80000000 	andhi	r0, r0, r0
     ab8:	15000001 	strne	r0, [r0, #-1]
     abc:	080034e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp}
     ac0:	00000010 	andeq	r0, r0, r0, lsl r0
     ac4:	00000adc 	ldrdeq	r0, [r0], -ip
     ac8:	01006912 	tsteq	r0, r2, lsl r9
     acc:	0033011b 	eorseq	r0, r3, fp, lsl r1
     ad0:	e8190000 	ldmda	r9, {}	; <UNPREDICTABLE>
     ad4:	28080034 	stmdacs	r8, {r2, r4, r5}
     ad8:	0000000a 	andeq	r0, r0, sl
     adc:	0034f615 	eorseq	pc, r4, r5, lsl r6	; <UNPREDICTABLE>
     ae0:	00002408 	andeq	r2, r0, r8, lsl #8
     ae4:	000afd00 	andeq	pc, sl, r0, lsl #26
     ae8:	00691200 	rsbeq	r1, r9, r0, lsl #4
     aec:	33012101 	movwcc	r2, #4353	; 0x1101
     af0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     af4:	080034fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, sl, ip, sp}
     af8:	00000a28 	andeq	r0, r0, r8, lsr #20
     afc:	351a1500 	ldrcc	r1, [sl, #-1280]	; 0x500
     b00:	00120800 	andseq	r0, r2, r0, lsl #16
     b04:	0b1e0000 	bleq	780b0c <__Stack_Size+0x78070c>
     b08:	69120000 	ldmdbvs	r2, {}	; <UNPREDICTABLE>
     b0c:	012c0100 	teqeq	ip, r0, lsl #2
     b10:	00000033 	andeq	r0, r0, r3, lsr r0
     b14:	00351e19 	eorseq	r1, r5, r9, lsl lr
     b18:	000a2808 	andeq	r2, sl, r8, lsl #16
     b1c:	2c150000 	ldccs	0, cr0, [r5], {-0}
     b20:	24080035 	strcs	r0, [r8], #-53	; 0x35
     b24:	3f000000 	svccc	0x00000000
     b28:	1200000b 	andne	r0, r0, #11
     b2c:	30010069 	andcc	r0, r1, r9, rrx
     b30:	00003301 	andeq	r3, r0, r1, lsl #6
     b34:	35301900 	ldrcc	r1, [r0, #-2304]!	; 0x900
     b38:	0a280800 	beq	a02b40 <__Stack_Size+0xa02740>
     b3c:	15000000 	strne	r0, [r0, #-0]
     b40:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
     b44:	00000010 	andeq	r0, r0, r0, lsl r0
     b48:	00000b60 	andeq	r0, r0, r0, ror #22
     b4c:	01006912 	tsteq	r0, r2, lsl r9
     b50:	0033013b 	eorseq	r0, r3, fp, lsr r1
     b54:	54190000 	ldrpl	r0, [r9], #-0
     b58:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
     b5c:	0000000a 	andeq	r0, r0, sl
     b60:	0035aa15 	eorseq	sl, r5, r5, lsl sl
     b64:	00001208 	andeq	r1, r0, r8, lsl #4
     b68:	000b8500 	andeq	r8, fp, r0, lsl #10
     b6c:	00691600 	rsbeq	r1, r9, r0, lsl #12
     b70:	33014601 	movwcc	r4, #5633	; 0x1601
     b74:	ec000000 	stc	0, cr0, [r0], {-0}
     b78:	19000002 	stmdbne	r0, {r1}
     b7c:	080035ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, sl, ip, sp}
     b80:	00000a28 	andeq	r0, r0, r8, lsr #20
     b84:	36801500 	strcc	r1, [r0], r0, lsl #10
     b88:	002c0800 	eoreq	r0, ip, r0, lsl #16
     b8c:	0baa0000 	bleq	fea80b94 <SCS_BASE+0x1ea72b94>
     b90:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
     b94:	017f0100 	cmneq	pc, r0, lsl #2
     b98:	00000033 	andeq	r0, r0, r3, lsr r0
     b9c:	00000300 	andeq	r0, r0, r0, lsl #6
     ba0:	00368419 	eorseq	r8, r6, r9, lsl r4
     ba4:	000a2808 	andeq	r2, sl, r8, lsl #16
     ba8:	36190000 	ldrcc	r0, [r9], -r0
     bac:	28080034 	stmdacs	r8, {r2, r4, r5}
     bb0:	1900000a 	stmdbne	r0, {r1, r3}
     bb4:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     bb8:	00000a28 	andeq	r0, r0, r8, lsr #20
     bbc:	00345a19 	eorseq	r5, r4, r9, lsl sl
     bc0:	000a2808 	andeq	r2, sl, r8, lsl #16
     bc4:	34741900 	ldrbtcc	r1, [r4], #-2304	; 0x900
     bc8:	0a280800 	beq	a02bd0 <__Stack_Size+0xa027d0>
     bcc:	7a190000 	bvc	640bd4 <__Stack_Size+0x6407d4>
     bd0:	28080034 	stmdacs	r8, {r2, r4, r5}
     bd4:	1900000a 	stmdbne	r0, {r1, r3}
     bd8:	08003494 	stmdaeq	r0, {r2, r4, r7, sl, ip, sp}
     bdc:	00000a28 	andeq	r0, r0, r8, lsr #20
     be0:	00349a19 	eorseq	r9, r4, r9, lsl sl
     be4:	000a2808 	andeq	r2, sl, r8, lsl #16
     be8:	34b41900 	ldrtcc	r1, [r4], #2304	; 0x900
     bec:	0a280800 	beq	a02bf4 <__Stack_Size+0xa027f4>
     bf0:	ce190000 	cdpgt	0, 1, cr0, cr9, cr0, {0}
     bf4:	28080034 	stmdacs	r8, {r2, r4, r5}
     bf8:	1900000a 	stmdbne	r0, {r1, r3}
     bfc:	08003564 	stmdaeq	r0, {r2, r5, r6, r8, sl, ip, sp}
     c00:	00000a28 	andeq	r0, r0, r8, lsr #20
     c04:	00357819 	eorseq	r7, r5, r9, lsl r8
     c08:	000a2808 	andeq	r2, sl, r8, lsl #16
     c0c:	358a1900 	strcc	r1, [sl, #2304]	; 0x900
     c10:	0a280800 	beq	a02c18 <__Stack_Size+0xa02818>
     c14:	92190000 	andsls	r0, r9, #0
     c18:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
     c1c:	1900000a 	stmdbne	r0, {r1, r3}
     c20:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
     c24:	00000a28 	andeq	r0, r0, r8, lsr #20
     c28:	0035c019 	eorseq	ip, r5, r9, lsl r0
     c2c:	000a2808 	andeq	r2, sl, r8, lsl #16
     c30:	35ca1900 	strbcc	r1, [sl, #2304]	; 0x900
     c34:	0a280800 	beq	a02c3c <__Stack_Size+0xa0283c>
     c38:	e6190000 	ldr	r0, [r9], -r0
     c3c:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
     c40:	1900000a 	stmdbne	r0, {r1, r3}
     c44:	08003602 	stmdaeq	r0, {r1, r9, sl, ip, sp}
     c48:	00000a28 	andeq	r0, r0, r8, lsr #20
     c4c:	00360a19 	eorseq	r0, r6, r9, lsl sl
     c50:	000a2808 	andeq	r2, sl, r8, lsl #16
     c54:	36261900 	strtcc	r1, [r6], -r0, lsl #18
     c58:	0a280800 	beq	a02c60 <__Stack_Size+0xa02860>
     c5c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     c60:	28080036 	stmdacs	r8, {r1, r2, r4, r5}
     c64:	1900000a 	stmdbne	r0, {r1, r3}
     c68:	0800364a 	stmdaeq	r0, {r1, r3, r6, r9, sl, ip, sp}
     c6c:	00000a28 	andeq	r0, r0, r8, lsr #20
     c70:	00366619 	eorseq	r6, r6, r9, lsl r6
     c74:	000a2808 	andeq	r2, sl, r8, lsl #16
     c78:	ec200000 	stc	0, cr0, [r0], #-0
     c7c:	0100000c 	tsteq	r0, ip
     c80:	36ac01f9 			; <UNDEFINED> instruction: 0x36ac01f9
     c84:	000a0800 	andeq	r0, sl, r0, lsl #16
     c88:	9c010000 	stcls	0, cr0, [r1], {-0}
     c8c:	00000cab 	andeq	r0, r0, fp, lsr #25
     c90:	0036b621 	eorseq	fp, r6, r1, lsr #12
     c94:	003ef408 	eorseq	pc, lr, r8, lsl #8
     c98:	52011800 	andpl	r1, r1, #0, 16
     c9c:	01183001 	tsteq	r8, r1
     ca0:	18480151 	stmdane	r8, {r0, r4, r6, r8}^
     ca4:	09025001 	stmdbeq	r2, {r0, ip, lr}
     ca8:	200000fe 	strdcs	r0, [r0], -lr
     cac:	000005c2 	andeq	r0, r0, r2, asr #11
     cb0:	b6020001 	strlt	r0, [r2], -r1
     cb4:	0a080036 	beq	200d94 <__Stack_Size+0x200994>
     cb8:	01000000 	mrseq	r0, (UNDEF: 0)
     cbc:	000cdc9c 	muleq	ip, ip, ip
     cc0:	36c02100 	strbcc	r2, [r0], r0, lsl #2
     cc4:	3ef40800 	cdpcc	8, 15, cr0, cr4, cr0, {0}
     cc8:	01180000 	tsteq	r8, r0
     ccc:	18310152 	ldmdane	r1!, {r1, r4, r6, r8}
     cd0:	48015101 	stmdami	r1, {r0, r8, ip, lr}
     cd4:	02500118 	subseq	r0, r0, #24, 2
     cd8:	0000fe09 	andeq	pc, r0, r9, lsl #28
     cdc:	000f2b13 	andeq	r2, pc, r3, lsl fp	; <UNPREDICTABLE>
     ce0:	02790100 	rsbseq	r0, r9, #0, 2
     ce4:	080036c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp}
     ce8:	00000190 	muleq	r0, r0, r1
     cec:	0d669c01 	stcleq	12, cr9, [r6, #-4]!
     cf0:	50220000 	eorpl	r0, r2, r0
     cf4:	79010069 	stmdbvc	r1, {r0, r3, r5, r6}
     cf8:	00002502 	andeq	r2, r0, r2, lsl #10
     cfc:	00031400 	andeq	r1, r3, r0, lsl #8
     d00:	6f522200 	svcvs	0x00522200
     d04:	02790100 	rsbseq	r0, r9, #0, 2
     d08:	00000025 	andeq	r0, r0, r5, lsr #32
     d0c:	00000332 	andeq	r0, r0, r2, lsr r3
     d10:	00615922 	rsbeq	r5, r1, r2, lsr #18
     d14:	25027901 	strcs	r7, [r2, #-2305]	; 0x901
     d18:	55000000 	strpl	r0, [r0, #-0]
     d1c:	22000003 	andcs	r0, r0, #3
     d20:	00746f52 	rsbseq	r6, r4, r2, asr pc
     d24:	66027901 	strvs	r7, [r2], -r1, lsl #18
     d28:	8300000d 	movwhi	r0, #13
     d2c:	19000003 	stmdbne	r0, {r0, r1}
     d30:	080036da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, ip, sp}
     d34:	00003f10 	andeq	r3, r0, r0, lsl pc
     d38:	0036ec19 	eorseq	lr, r6, r9, lsl ip
     d3c:	003f1008 	eorseq	r1, pc, r8
     d40:	370c1900 	strcc	r1, [ip, -r0, lsl #18]
     d44:	3f250800 	svccc	0x00250800
     d48:	24190000 	ldrcs	r0, [r9], #-0
     d4c:	25080037 	strcs	r0, [r8, #-55]	; 0x37
     d50:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
     d54:	0800374a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, sp}
     d58:	00003f25 	andeq	r3, r0, r5, lsr #30
     d5c:	00375619 	eorseq	r5, r7, r9, lsl r6
     d60:	003f1008 	eorseq	r1, pc, r8
     d64:	04230000 	strteq	r0, [r3], #-0
     d68:	00000025 	andeq	r0, r0, r5, lsr #32
     d6c:	00106813 	andseq	r6, r0, r3, lsl r8
     d70:	02860100 	addeq	r0, r6, #0, 2
     d74:	08003850 	stmdaeq	r0, {r4, r6, fp, ip, sp}
     d78:	00000028 	andeq	r0, r0, r8, lsr #32
     d7c:	0db39c01 	ldceq	12, cr9, [r3, #4]!
     d80:	1a140000 	bne	500d88 <__Stack_Size+0x500988>
     d84:	0100000d 	tsteq	r0, sp
     d88:	0d660286 	sfmeq	f0, 2, [r6, #-536]!	; 0xfffffde8
     d8c:	03a10000 			; <UNDEFINED> instruction: 0x03a10000
     d90:	1f140000 	svcne	0x00140000
     d94:	0100000d 	tsteq	r0, sp
     d98:	0d660286 	sfmeq	f0, 2, [r6, #-536]!	; 0xfffffde8
     d9c:	03bf0000 			; <UNDEFINED> instruction: 0x03bf0000
     da0:	52220000 	eorpl	r0, r2, #0
     da4:	01007365 	tsteq	r0, r5, ror #6
     da8:	0d660286 	sfmeq	f0, 2, [r6, #-536]!	; 0xfffffde8
     dac:	03dd0000 	bicseq	r0, sp, #0
     db0:	24000000 	strcs	r0, [r0], #-0
     db4:	00565f4d 	subseq	r5, r6, sp, asr #30
     db8:	78028d01 	stmdavc	r2, {r0, r8, sl, fp, pc}
     dbc:	94080038 	strls	r0, [r8], #-56	; 0x38
     dc0:	01000000 	mrseq	r0, (UNDEF: 0)
     dc4:	000dfa9c 	muleq	sp, ip, sl
     dc8:	614d2200 	mrsvs	r2, (UNDEF: 109)
     dcc:	8d010074 	stchi	0, cr0, [r1, #-464]	; 0xfffffe30
     dd0:	000d6602 	andeq	r6, sp, r2, lsl #12
     dd4:	0003fb00 	andeq	pc, r3, r0, lsl #22
     dd8:	65562200 	ldrbvs	r2, [r6, #-512]	; 0x200
     ddc:	8d010063 	stchi	0, cr0, [r1, #-396]	; 0xfffffe74
     de0:	000d6602 	andeq	r6, sp, r2, lsl #12
     de4:	00041900 	andeq	r1, r4, r0, lsl #18
     de8:	0e1d1400 	cfmulseq	mvf1, mvf13, mvf0
     dec:	8d010000 	stchi	0, cr0, [r1, #-0]
     df0:	000d6602 	andeq	r6, sp, r2, lsl #12
     df4:	00043700 	andeq	r3, r4, r0, lsl #14
     df8:	f8130000 			; <UNDEFINED> instruction: 0xf8130000
     dfc:	01000003 	tsteq	r0, r3
     e00:	390c0378 	stmdbcc	ip, {r3, r4, r5, r6, r8, r9}
     e04:	00c40800 	sbceq	r0, r4, r0, lsl #16
     e08:	9c010000 	stcls	0, cr0, [r1], {-0}
     e0c:	00000ebb 			; <UNDEFINED> instruction: 0x00000ebb
     e10:	746f5222 	strbtvc	r5, [pc], #-546	; e18 <__Stack_Size+0xa18>
     e14:	03780100 	cmneq	r8, #0, 2
     e18:	00000d66 	andeq	r0, r0, r6, ror #26
     e1c:	00000455 	andeq	r0, r0, r5, asr r4
     e20:	73687422 	cmnvc	r8, #570425344	; 0x22000000
     e24:	03780100 	cmneq	r8, #0, 2
     e28:	00000d66 	andeq	r0, r0, r6, ror #26
     e2c:	00000481 	andeq	r0, r0, r1, lsl #9
     e30:	39687416 	stmdbcc	r8!, {r1, r2, r4, sl, ip, sp, lr}^
     e34:	037a0100 	cmneq	sl, #0, 2
     e38:	00000025 	andeq	r0, r0, r5, lsr #32
     e3c:	000004ad 	andeq	r0, r0, sp, lsr #9
     e40:	000c331b 	andeq	r3, ip, fp, lsl r3
     e44:	037b0100 	cmneq	fp, #0, 2
     e48:	00000025 	andeq	r0, r0, r5, lsr #32
     e4c:	000004d5 	ldrdeq	r0, [r0], -r5
     e50:	0010361b 	andseq	r3, r0, fp, lsl r6
     e54:	037c0100 	cmneq	ip, #0, 2
     e58:	00000025 	andeq	r0, r0, r5, lsr #32
     e5c:	000004fd 	strdeq	r0, [r0], -sp
     e60:	6c617616 	stclvs	6, cr7, [r1], #-88	; 0xffffffa8
     e64:	037e0100 	cmneq	lr, #0, 2
     e68:	00000025 	andeq	r0, r0, r5, lsr #32
     e6c:	00000525 	andeq	r0, r0, r5, lsr #10
     e70:	00000025 	andeq	r0, r0, r5, lsr #32
     e74:	10091b00 	andne	r1, r9, r0, lsl #22
     e78:	8f010000 	svchi	0x00010000
     e7c:	00002503 	andeq	r2, r0, r3, lsl #10
     e80:	00056d00 	andeq	r6, r5, r0, lsl #26
     e84:	00fb1b00 	rscseq	r1, fp, r0, lsl #22
     e88:	90010000 	andls	r0, r1, r0
     e8c:	00002503 	andeq	r2, r0, r3, lsl #10
     e90:	00058000 	andeq	r8, r5, r0
     e94:	39301900 	ldmdbcc	r0!, {r8, fp, ip}
     e98:	3f3a0800 	svccc	0x003a0800
     e9c:	56190000 	ldrpl	r0, [r9], -r0
     ea0:	4f080039 	svcmi	0x00080039
     ea4:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
     ea8:	0800397e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, ip, sp}
     eac:	00003f4f 	andeq	r3, r0, pc, asr #30
     eb0:	0039a219 	eorseq	sl, r9, r9, lsl r2
     eb4:	003f4f08 	eorseq	r4, pc, r8, lsl #30
     eb8:	13000000 	movwne	r0, #0
     ebc:	000010dc 	ldrdeq	r1, [r0], -ip
     ec0:	d0030401 	andle	r0, r3, r1, lsl #8
     ec4:	a0080039 	andge	r0, r8, r9, lsr r0
     ec8:	01000005 	tsteq	r0, r5
     ecc:	00130d9c 	mulseq	r3, ip, sp
     ed0:	09db1400 	ldmibeq	fp, {sl, ip}^
     ed4:	04010000 	streq	r0, [r1], #-0
     ed8:	000d6603 	andeq	r6, sp, r3, lsl #12
     edc:	00059800 	andeq	r9, r5, r0, lsl #16
     ee0:	04aa1400 	strteq	r1, [sl], #1024	; 0x400
     ee4:	04010000 	streq	r0, [r1], #-0
     ee8:	000d6603 	andeq	r6, sp, r3, lsl #12
     eec:	0005c400 	andeq	ip, r5, r0, lsl #8
     ef0:	101d1400 	andsne	r1, sp, r0, lsl #8
     ef4:	04010000 	streq	r0, [r1], #-0
     ef8:	00130d03 	andseq	r0, r3, r3, lsl #26
     efc:	0005fb00 	andeq	pc, r5, r0, lsl #22
     f00:	314c2600 	cmpcc	ip, r0, lsl #12
     f04:	03060100 	movweq	r0, #24832	; 0x6100
     f08:	00000025 	andeq	r0, r0, r5, lsr #32
     f0c:	46666604 	strbtmi	r6, [r6], -r4, lsl #12
     f10:	354c2640 	strbcc	r2, [ip, #-1600]	; 0x640
     f14:	03070100 	movweq	r0, #28928	; 0x7100
     f18:	00000025 	andeq	r0, r0, r5, lsr #32
     f1c:	f6666604 			; <UNDEFINED> instruction: 0xf6666604
     f20:	374c2640 	strbcc	r2, [ip, -r0, asr #12]
     f24:	03080100 	movweq	r0, #33024	; 0x8100
     f28:	00000025 	andeq	r0, r0, r5, lsr #32
     f2c:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
     f30:	384c2640 	stmdacc	ip, {r6, r9, sl, sp}^
     f34:	03090100 	movweq	r0, #37120	; 0x9100
     f38:	00000025 	andeq	r0, r0, r5, lsr #32
     f3c:	b9999a04 	ldmiblt	r9, {r2, r9, fp, ip, pc}
     f40:	624c263f 	subvs	r2, ip, #66060288	; 0x3f00000
     f44:	030a0100 	movweq	r0, #41216	; 0xa100
     f48:	00000025 	andeq	r0, r0, r5, lsr #32
     f4c:	f471b604 			; <UNDEFINED> instruction: 0xf471b604
     f50:	04761c40 	ldrbteq	r1, [r6], #-3136	; 0xc40
     f54:	0c010000 	stceq	0, cr0, [r1], {-0}
     f58:	00131303 	andseq	r1, r3, r3, lsl #6
     f5c:	84910300 	ldrhi	r0, [r1], #768	; 0x300
     f60:	0bb11c7f 	bleq	fec48164 <SCS_BASE+0x1ec3a164>
     f64:	13010000 	movwne	r0, #4096	; 0x1000
     f68:	00131303 	andseq	r1, r3, r3, lsl #6
     f6c:	90910300 	addsls	r0, r1, r0, lsl #6
     f70:	0d781c7f 	ldcleq	12, cr1, [r8, #-508]!	; 0xfffffe04
     f74:	16010000 	strne	r0, [r1], -r0
     f78:	00131303 	andseq	r1, r3, r3, lsl #6
     f7c:	9c910300 	ldcls	3, cr0, [r1], {0}
     f80:	02011b7f 	andeq	r1, r1, #130048	; 0x1fc00
     f84:	1b010000 	blne	40f8c <__Stack_Size+0x40b8c>
     f88:	00002503 	andeq	r2, r0, r3, lsl #10
     f8c:	00062800 	andeq	r2, r6, r0, lsl #16
     f90:	02071b00 	andeq	r1, r7, #0, 22
     f94:	1b010000 	blne	40f9c <__Stack_Size+0x40b9c>
     f98:	00002503 	andeq	r2, r0, r3, lsl #10
     f9c:	00063b00 	andeq	r3, r6, r0, lsl #22
     fa0:	020d1b00 	andeq	r1, sp, #0, 22
     fa4:	1b010000 	blne	40fac <__Stack_Size+0x40bac>
     fa8:	00002503 	andeq	r2, r0, r3, lsl #10
     fac:	00064e00 	andeq	r4, r6, r0, lsl #28
     fb0:	31791600 	cmncc	r9, r0, lsl #12
     fb4:	03200100 	teqeq	r0, #0, 2
     fb8:	00000025 	andeq	r0, r0, r5, lsr #32
     fbc:	0000063b 	andeq	r0, r0, fp, lsr r6
     fc0:	00317816 	eorseq	r7, r1, r6, lsl r8
     fc4:	25032101 	strcs	r2, [r3, #-257]	; 0x101
     fc8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     fcc:	16000006 	strne	r0, [r0], -r6
     fd0:	0100317a 	tsteq	r0, sl, ror r1
     fd4:	00250322 	eoreq	r0, r5, r2, lsr #6
     fd8:	064e0000 	strbeq	r0, [lr], -r0
     fdc:	511b0000 	tstpl	fp, r0
     fe0:	0100000c 	tsteq	r0, ip
     fe4:	00250324 	eoreq	r0, r5, r4, lsr #6
     fe8:	06610000 	strbteq	r0, [r1], -r0
     fec:	211b0000 	tstcs	fp, r0
     ff0:	01000006 	tsteq	r0, r6
     ff4:	00250325 	eoreq	r0, r5, r5, lsr #6
     ff8:	06830000 	streq	r0, [r3], r0
     ffc:	6c160000 	ldcvs	0, cr0, [r6], {-0}
    1000:	03260100 	teqeq	r6, #0, 2
    1004:	00000025 	andeq	r0, r0, r5, lsr #32
    1008:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
    100c:	0005601b 	andeq	r6, r5, fp, lsl r0
    1010:	03270100 	teqeq	r7, #0, 2
    1014:	00000025 	andeq	r0, r0, r5, lsr #32
    1018:	000006dd 	ldrdeq	r0, [r0], -sp
    101c:	0006261b 	andeq	r2, r6, fp, lsl r6
    1020:	03280100 	teqeq	r8, #0, 2
    1024:	00000025 	andeq	r0, r0, r5, lsr #32
    1028:	000006fb 	strdeq	r0, [r0], -fp
    102c:	0005ad1b 	andeq	sl, r5, fp, lsl sp
    1030:	03290100 	teqeq	r9, #0, 2
    1034:	00000025 	andeq	r0, r0, r5, lsr #32
    1038:	00000737 	andeq	r0, r0, r7, lsr r7
    103c:	01004716 	tsteq	r0, r6, lsl r7
    1040:	0025032a 	eoreq	r0, r5, sl, lsr #6
    1044:	074f0000 	strbeq	r0, [pc, -r0]
    1048:	61260000 	teqvs	r6, r0
    104c:	2b010030 	blcs	41114 <__Stack_Size+0x40d14>
    1050:	00002503 	andeq	r2, r0, r3, lsl #10
    1054:	8f850400 	svchi	0x00850400
    1058:	3d1b3e43 	ldccc	14, cr3, [fp, #-268]	; 0xfffffef4
    105c:	0100000c 	tsteq	r0, ip
    1060:	0025032d 	eoreq	r0, r5, sp, lsr #6
    1064:	076d0000 	strbeq	r0, [sp, -r0]!
    1068:	521b0000 	andspl	r0, fp, #0
    106c:	0100000e 	tsteq	r0, lr
    1070:	0025032f 	eoreq	r0, r5, pc, lsr #6
    1074:	078f0000 	streq	r0, [pc, r0]
    1078:	2b1b0000 	blcs	6c1080 <__Stack_Size+0x6c0c80>
    107c:	01000006 	tsteq	r0, r6
    1080:	00250330 	eoreq	r0, r5, r0, lsr r3
    1084:	07ad0000 	streq	r0, [sp, r0]!
    1088:	751b0000 	ldrvc	r0, [fp, #-0]
    108c:	0100000a 	tsteq	r0, sl
    1090:	00250331 	eoreq	r0, r5, r1, lsr r3
    1094:	07e90000 	strbeq	r0, [r9, r0]!
    1098:	f0270000 			; <UNDEFINED> instruction: 0xf0270000
    109c:	01000010 	tsteq	r0, r0, lsl r0
    10a0:	00250332 	eoreq	r0, r5, r2, lsr r3
    10a4:	00040000 	andeq	r0, r4, r0
    10a8:	1b3f8000 	blne	fe10b0 <__Stack_Size+0xfe0cb0>
    10ac:	00000049 	andeq	r0, r0, r9, asr #32
    10b0:	25033301 	strcs	r3, [r3, #-769]	; 0x301
    10b4:	01000000 	mrseq	r0, (UNDEF: 0)
    10b8:	16000008 	strne	r0, [r0], -r8
    10bc:	01003161 	tsteq	r0, r1, ror #2
    10c0:	00250334 	eoreq	r0, r5, r4, lsr r3
    10c4:	08190000 	ldmdaeq	r9, {}	; <UNPREDICTABLE>
    10c8:	61160000 	tstvs	r6, r0
    10cc:	35010032 	strcc	r0, [r1, #-50]	; 0x32
    10d0:	00002503 	andeq	r2, r0, r3, lsl #10
    10d4:	00083a00 	andeq	r3, r8, r0, lsl #20
    10d8:	0c471b00 	mcrreq	11, 0, r1, r7, cr0
    10dc:	36010000 	strcc	r0, [r1], -r0
    10e0:	00002503 	andeq	r2, r0, r3, lsl #10
    10e4:	00085800 	andeq	r5, r8, r0, lsl #16
    10e8:	0a1f1b00 	beq	7c7cf0 <__Stack_Size+0x7c78f0>
    10ec:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    10f0:	00132303 	andseq	r2, r3, r3, lsl #6
    10f4:	00089300 	andeq	r9, r8, r0, lsl #6
    10f8:	034f1b00 	movteq	r1, #64256	; 0xfb00
    10fc:	44010000 	strmi	r0, [r1], #-0
    1100:	00132303 	andseq	r2, r3, r3, lsl #6
    1104:	000b2800 	andeq	r2, fp, r0, lsl #16
    1108:	00522800 	subseq	r2, r2, r0, lsl #16
    110c:	23034f01 	movwcs	r4, #16129	; 0x3f01
    1110:	03000013 	movweq	r0, #19
    1114:	287fb491 	ldmdacs	pc!, {r0, r4, r7, sl, ip, sp, pc}^	; <UNPREDICTABLE>
    1118:	00736874 	rsbseq	r6, r3, r4, ror r8
    111c:	13035a01 	movwne	r5, #14849	; 0x3a01
    1120:	03000013 	movweq	r0, #19
    1124:	167fa891 			; <UNDEFINED> instruction: 0x167fa891
    1128:	00376874 	eorseq	r6, r7, r4, ror r8
    112c:	25035e01 	strcs	r5, [r3, #-3585]	; 0xe01
    1130:	3a000000 	bcc	1138 <__Stack_Size+0xd38>
    1134:	1600000c 	strne	r0, [r0], -ip
    1138:	00396874 	eorseq	r6, r9, r4, ror r8
    113c:	25035f01 	strcs	r5, [r3, #-3841]	; 0xf01
    1140:	4f000000 	svcmi	0x00000000
    1144:	1b00000c 	blne	117c <__Stack_Size+0xd7c>
    1148:	00000c33 	andeq	r0, r0, r3, lsr ip
    114c:	25036001 	strcs	r6, [r3, #-1]
    1150:	6f000000 	svcvs	0x00000000
    1154:	1b00000c 	blne	118c <__Stack_Size+0xd8c>
    1158:	00001024 	andeq	r1, r0, r4, lsr #32
    115c:	25036201 	strcs	r6, [r3, #-513]	; 0x201
    1160:	8f000000 	svchi	0x00000000
    1164:	1b00000c 	blne	119c <__Stack_Size+0xd9c>
    1168:	000010eb 	andeq	r1, r0, fp, ror #1
    116c:	25036301 	strcs	r6, [r3, #-769]	; 0x301
    1170:	a7000000 	strge	r0, [r0, -r0]
    1174:	1b00000c 	blne	11ac <__Stack_Size+0xdac>
    1178:	000012d2 	ldrdeq	r1, [r0], -r2
    117c:	25036401 	strcs	r6, [r3, #-1025]	; 0x401
    1180:	bf000000 	svclt	0x00000000
    1184:	1b00000c 	blne	11bc <__Stack_Size+0xdbc>
    1188:	000000be 	strheq	r0, [r0], -lr
    118c:	25036501 	strcs	r6, [r3, #-1281]	; 0x501
    1190:	d7000000 	strle	r0, [r0, -r0]
    1194:	1b00000c 	blne	11cc <__Stack_Size+0xdcc>
    1198:	000001f1 	strdeq	r0, [r0], -r1
    119c:	25036601 	strcs	r6, [r3, #-1537]	; 0x601
    11a0:	ef000000 	svc	0x00000000
    11a4:	1b00000c 	blne	11dc <__Stack_Size+0xddc>
    11a8:	000003a2 	andeq	r0, r0, r2, lsr #7
    11ac:	25036701 	strcs	r6, [r3, #-1793]	; 0x701
    11b0:	07000000 	streq	r0, [r0, -r0]
    11b4:	1b00000d 	blne	11f0 <__Stack_Size+0xdf0>
    11b8:	0000107e 	andeq	r1, r0, lr, ror r0
    11bc:	33036901 	movwcc	r6, #14593	; 0x3901
    11c0:	45000000 	strmi	r0, [r0, #-0]
    11c4:	1b00000d 	blne	1200 <__Stack_Size+0xe00>
    11c8:	00000854 	andeq	r0, r0, r4, asr r8
    11cc:	33036a01 	movwcc	r6, #14849	; 0x3a01
    11d0:	61000000 	mrsvs	r0, (UNDEF: 0)
    11d4:	1b00000d 	blne	1210 <__Stack_Size+0xe10>
    11d8:	000002aa 	andeq	r0, r0, sl, lsr #5
    11dc:	33036b01 	movwcc	r6, #15105	; 0x3b01
    11e0:	7d000000 	stcvc	0, cr0, [r0, #-0]
    11e4:	1b00000d 	blne	1220 <__Stack_Size+0xe20>
    11e8:	00000eac 	andeq	r0, r0, ip, lsr #29
    11ec:	33036c01 	movwcc	r6, #15361	; 0x3c01
    11f0:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    11f4:	2900000d 	stmdbcs	r0, {r0, r2, r3}
    11f8:	00000556 	andeq	r0, r0, r6, asr r5
    11fc:	33036d01 	movwcc	r6, #15617	; 0x3d01
    1200:	1b000000 	blne	1208 <__Stack_Size+0xe08>
    1204:	00000c24 	andeq	r0, r0, r4, lsr #24
    1208:	33036e01 	movwcc	r6, #15873	; 0x3e01
    120c:	b5000000 	strlt	r0, [r0, #-0]
    1210:	1700000d 	strne	r0, [r0, -sp]
    1214:	080039f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, fp, ip, sp}
    1218:	00000db3 			; <UNDEFINED> instruction: 0x00000db3
    121c:	00001235 	andeq	r1, r0, r5, lsr r2
    1220:	03520118 	cmpeq	r2, #24, 2
    1224:	187f9091 	ldmdane	pc!, {r0, r4, r7, ip, pc}^	; <UNPREDICTABLE>
    1228:	91035101 	tstls	r3, r1, lsl #2
    122c:	01187f84 	tsteq	r8, r4, lsl #31
    1230:	007b0250 	rsbseq	r0, fp, r0, asr r2
    1234:	39fc1700 	ldmibcc	ip!, {r8, r9, sl, ip}^
    1238:	0d6c0800 	stcleq	8, cr0, [ip, #-0]
    123c:	12570000 	subsne	r0, r7, #0
    1240:	01180000 	tsteq	r8, r0
    1244:	9c910352 	ldcls	3, cr0, [r1], {82}	; 0x52
    1248:	5101187f 	tstpl	r1, pc, ror r8
    124c:	7f909103 	svcvc	0x00909103
    1250:	02500118 	subseq	r0, r0, #24, 2
    1254:	19000074 	stmdbne	r0, {r2, r4, r5, r6}
    1258:	08003a20 	stmdaeq	r0, {r5, r9, fp, ip, sp}
    125c:	00003f4f 	andeq	r3, r0, pc, asr #30
    1260:	003a5a19 	eorseq	r5, sl, r9, lsl sl
    1264:	003f3a08 	eorseq	r3, pc, r8, lsl #20
    1268:	3a901900 	bcc	fe407670 <SCS_BASE+0x1e3f9670>
    126c:	3f3a0800 	svccc	0x003a0800
    1270:	ae190000 	cdpge	0, 1, cr0, cr9, cr0, {0}
    1274:	4f08003a 	svcmi	0x0008003a
    1278:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    127c:	08003ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp, ip, sp}
    1280:	00003f3a 	andeq	r3, r0, sl, lsr pc
    1284:	003b2219 	eorseq	r2, fp, r9, lsl r2
    1288:	003f3a08 	eorseq	r3, pc, r8, lsl #20
    128c:	3b5c1900 	blcc	1707694 <__Stack_Size+0x1707294>
    1290:	3f4f0800 	svccc	0x004f0800
    1294:	a6190000 	ldrge	r0, [r9], -r0
    1298:	1008003b 	andne	r0, r8, fp, lsr r0
    129c:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    12a0:	08003bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, sp}
    12a4:	00003f25 	andeq	r3, r0, r5, lsr #30
    12a8:	003bd019 	eorseq	sp, fp, r9, lsl r0
    12ac:	003f2508 	eorseq	r2, pc, r8, lsl #10
    12b0:	3bee1900 	blcc	ffb876b8 <SCS_BASE+0x1fb796b8>
    12b4:	3f100800 	svccc	0x00100800
    12b8:	58170000 	ldmdapl	r7, {}	; <UNPREDICTABLE>
    12bc:	fa08003e 	blx	2013bc <__Stack_Size+0x200fbc>
    12c0:	d600000d 	strle	r0, [r0], -sp
    12c4:	18000012 	stmdane	r0, {r1, r4}
    12c8:	91035101 	tstls	r3, r1, lsl #2
    12cc:	01187fa8 	tsteq	r8, r8, lsr #31
    12d0:	b4910350 	ldrlt	r0, [r1], #848	; 0x350
    12d4:	6e19007f 	mrcvs	0, 0, r0, cr9, cr15, {3}
    12d8:	6908003e 	stmdbvs	r8, {r1, r2, r3, r4, r5}
    12dc:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    12e0:	08003e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip, sp}
    12e4:	00003f69 	andeq	r3, r0, r9, ror #30
    12e8:	003ea219 	eorseq	sl, lr, r9, lsl r2
    12ec:	003f6908 	eorseq	r6, pc, r8, lsl #18
    12f0:	3ebc1900 	cdpcc	9, 11, cr1, cr12, cr0, {0}
    12f4:	3f690800 	svccc	0x00690800
    12f8:	da190000 	ble	641300 <__Stack_Size+0x640f00>
    12fc:	6908003e 	stmdbvs	r8, {r1, r2, r3, r4, r5}
    1300:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    1304:	08003ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    1308:	00003f69 	andeq	r3, r0, r9, ror #30
    130c:	33042300 	movwcc	r2, #17152	; 0x4300
    1310:	2a000000 	bcs	1318 <__Stack_Size+0xf18>
    1314:	00000025 	andeq	r0, r0, r5, lsr #32
    1318:	00001323 	andeq	r1, r0, r3, lsr #6
    131c:	0000b42b 	andeq	fp, r0, fp, lsr #8
    1320:	2a000200 	bcs	1b28 <__Stack_Size+0x1728>
    1324:	00000025 	andeq	r0, r0, r5, lsr #32
    1328:	00001333 	andeq	r1, r0, r3, lsr r3
    132c:	0000b42b 	andeq	fp, r0, fp, lsr #8
    1330:	13000800 	movwne	r0, #2048	; 0x800
    1334:	00000412 	andeq	r0, r0, r2, lsl r4
    1338:	70039a01 	andvc	r9, r3, r1, lsl #20
    133c:	c808003f 	stmdagt	r8, {r0, r1, r2, r3, r4, r5}
    1340:	01000000 	mrseq	r0, (UNDEF: 0)
    1344:	0014049c 	mulseq	r4, ip, r4
    1348:	6f522200 	svcvs	0x00522200
    134c:	9a010074 	bls	41524 <__Stack_Size+0x41124>
    1350:	000d6603 	andeq	r6, sp, r3, lsl #12
    1354:	000dff00 	andeq	pc, sp, r0, lsl #30
    1358:	68742200 	ldmdavs	r4!, {r9, sp}^
    135c:	9a010073 	bls	41530 <__Stack_Size+0x41130>
    1360:	000d6603 	andeq	r6, sp, r3, lsl #12
    1364:	000e2b00 	andeq	r2, lr, r0, lsl #22
    1368:	0c381b00 	ldceq	11, cr1, [r8], #-0
    136c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1370:	00002503 	andeq	r2, r0, r3, lsl #10
    1374:	000e5700 	andeq	r5, lr, r0, lsl #14
    1378:	0c2e1b00 	stceq	11, cr1, [lr], #-0
    137c:	9d010000 	stcls	0, cr0, [r1, #-0]
    1380:	00002503 	andeq	r2, r0, r3, lsl #10
    1384:	000e7f00 	andeq	r7, lr, r0, lsl #30
    1388:	10b21b00 	adcsne	r1, r2, r0, lsl #22
    138c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    1390:	00002503 	andeq	r2, r0, r3, lsl #10
    1394:	000ea700 	andeq	sl, lr, r0, lsl #14
    1398:	61761600 	cmnvs	r6, r0, lsl #12
    139c:	a001006c 	andge	r0, r1, ip, rrx
    13a0:	00002503 	andeq	r2, r0, r3, lsl #10
    13a4:	000ecf00 	andeq	ip, lr, r0, lsl #30
    13a8:	01e21b00 	mvneq	r1, r0, lsl #22
    13ac:	a1010000 	mrsge	r0, (UNDEF: 1)
    13b0:	00002503 	andeq	r2, r0, r3, lsl #10
    13b4:	000f1700 	andeq	r1, pc, r0, lsl #14
    13b8:	00282500 	eoreq	r2, r8, r0, lsl #10
    13bc:	bf1b0000 	svclt	0x001b0000
    13c0:	0100000b 	tsteq	r0, fp
    13c4:	002503ae 	eoreq	r0, r5, lr, lsr #7
    13c8:	0f5f0000 	svceq	0x005f0000
    13cc:	e61b0000 	ldr	r0, [fp], -r0
    13d0:	01000000 	mrseq	r0, (UNDEF: 0)
    13d4:	002503af 	eoreq	r0, r5, pc, lsr #7
    13d8:	0f720000 	svceq	0x00720000
    13dc:	94190000 	ldrls	r0, [r9], #-0
    13e0:	3a08003f 	bcc	2014e4 <__Stack_Size+0x2010e4>
    13e4:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    13e8:	08003fba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    13ec:	00003f4f 	andeq	r3, r0, pc, asr #30
    13f0:	003fe619 	eorseq	lr, pc, r9, lsl r6	; <UNPREDICTABLE>
    13f4:	003f4f08 	eorseq	r4, pc, r8, lsl #30
    13f8:	400a1900 	andmi	r1, sl, r0, lsl #18
    13fc:	3f4f0800 	svccc	0x004f0800
    1400:	00000000 	andeq	r0, r0, r0
    1404:	000fe413 	andeq	lr, pc, r3, lsl r4	; <UNPREDICTABLE>
    1408:	02940100 	addseq	r0, r4, #0, 2
    140c:	08004038 	stmdaeq	r0, {r3, r4, r5, lr}
    1410:	00000598 	muleq	r0, r8, r5
    1414:	18569c01 	ldmdane	r6, {r0, sl, fp, ip, pc}^
    1418:	76140000 	ldrvc	r0, [r4], -r0
    141c:	01000002 	tsteq	r0, r2
    1420:	0d660294 	sfmeq	f0, 2, [r6, #-592]!	; 0xfffffdb0
    1424:	0f8a0000 	svceq	0x008a0000
    1428:	aa140000 	bge	501430 <__Stack_Size+0x501030>
    142c:	01000004 	tsteq	r0, r4
    1430:	0d660294 	sfmeq	f0, 2, [r6, #-592]!	; 0xfffffdb0
    1434:	0fb60000 	svceq	0x00b60000
    1438:	ab140000 	blge	501440 <__Stack_Size+0x501040>
    143c:	0100000f 	tsteq	r0, pc
    1440:	130d0294 	movwne	r0, #53908	; 0xd294
    1444:	0fed0000 	svceq	0x00ed0000
    1448:	4c260000 	stcmi	0, cr0, [r6], #-0
    144c:	96010031 			; <UNDEFINED> instruction: 0x96010031
    1450:	00002502 	andeq	r2, r0, r2, lsl #10
    1454:	66660400 	strbtvs	r0, [r6], -r0, lsl #8
    1458:	4c264046 	stcmi	0, cr4, [r6], #-280	; 0xfffffee8
    145c:	97010035 	smladxls	r1, r5, r0, r0
    1460:	00002502 	andeq	r2, r0, r2, lsl #10
    1464:	66660400 	strbtvs	r0, [r6], -r0, lsl #8
    1468:	4c2640f6 	stcmi	0, cr4, [r6], #-984	; 0xfffffc28
    146c:	98010037 	stmdals	r1, {r0, r1, r2, r4, r5}
    1470:	00002502 	andeq	r2, r0, r2, lsl #10
    1474:	00000400 	andeq	r0, r0, r0, lsl #8
    1478:	4c2640f0 	stcmi	0, cr4, [r6], #-960	; 0xfffffc40
    147c:	99010038 	stmdbls	r1, {r3, r4, r5}
    1480:	00002502 	andeq	r2, r0, r2, lsl #10
    1484:	999a0400 	ldmibls	sl, {sl}
    1488:	4c263fb9 	stcmi	15, cr3, [r6], #-740	; 0xfffffd1c
    148c:	9a010062 	bls	4161c <__Stack_Size+0x4121c>
    1490:	00002502 	andeq	r2, r0, r2, lsl #10
    1494:	71b60400 			; <UNDEFINED> instruction: 0x71b60400
    1498:	0e1c40f4 	mrceq	0, 0, r4, cr12, cr4, {7}
    149c:	0100000d 	tsteq	r0, sp
    14a0:	1313029c 	tstne	r3, #156, 4	; 0xc0000009
    14a4:	91030000 	mrsls	r0, (UNDEF: 3)
    14a8:	941c7f84 	ldrls	r7, [ip], #-3972	; 0xf84
    14ac:	01000007 	tsteq	r0, r7
    14b0:	131302a1 	tstne	r3, #268435466	; 0x1000000a
    14b4:	91030000 	mrsls	r0, (UNDEF: 3)
    14b8:	401c7f90 	mulsmi	ip, r0, pc	; <UNPREDICTABLE>
    14bc:	01000000 	mrseq	r0, (UNDEF: 0)
    14c0:	131302a4 	tstne	r3, #164, 4	; 0x4000000a
    14c4:	91030000 	mrsls	r0, (UNDEF: 3)
    14c8:	b81b7f9c 	ldmdalt	fp, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr}
    14cc:	01000000 	mrseq	r0, (UNDEF: 0)
    14d0:	002502a7 	eoreq	r0, r5, r7, lsr #5
    14d4:	101a0000 	andsne	r0, sl, r0
    14d8:	7e1b0000 	cdpvc	0, 1, cr0, cr11, cr0, {0}
    14dc:	01000005 	tsteq	r0, r5
    14e0:	002502a7 	eoreq	r0, r5, r7, lsr #5
    14e4:	102d0000 	eorne	r0, sp, r0
    14e8:	c41b0000 	ldrgt	r0, [fp], #-0
    14ec:	01000000 	mrseq	r0, (UNDEF: 0)
    14f0:	002502a7 	eoreq	r0, r5, r7, lsr #5
    14f4:	10400000 	subne	r0, r0, r0
    14f8:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    14fc:	ac010031 	stcge	0, cr0, [r1], {49}	; 0x31
    1500:	00002502 	andeq	r2, r0, r2, lsl #10
    1504:	00102d00 	andseq	r2, r0, r0, lsl #26
    1508:	31781600 	cmncc	r8, r0, lsl #12
    150c:	02ad0100 	adceq	r0, sp, #0, 2
    1510:	00000025 	andeq	r0, r0, r5, lsr #32
    1514:	0000101a 	andeq	r1, r0, sl, lsl r0
    1518:	00317a16 	eorseq	r7, r1, r6, lsl sl
    151c:	2502ae01 	strcs	sl, [r2, #-3585]	; 0xe01
    1520:	40000000 	andmi	r0, r0, r0
    1524:	1b000010 	blne	156c <__Stack_Size+0x116c>
    1528:	00000c56 	andeq	r0, r0, r6, asr ip
    152c:	2502b001 	strcs	fp, [r2, #-1]
    1530:	53000000 	movwpl	r0, #0
    1534:	1b000010 	blne	157c <__Stack_Size+0x117c>
    1538:	00000621 	andeq	r0, r0, r1, lsr #12
    153c:	2502b201 	strcs	fp, [r2, #-513]	; 0x201
    1540:	75000000 	strvc	r0, [r0, #-0]
    1544:	16000010 			; <UNDEFINED> instruction: 0x16000010
    1548:	b301006c 	movwlt	r0, #4204	; 0x106c
    154c:	00002502 	andeq	r2, r0, r2, lsl #10
    1550:	0010b100 	andseq	fp, r0, r0, lsl #2
    1554:	05601b00 	strbeq	r1, [r0, #-2816]!	; 0xb00
    1558:	b4010000 	strlt	r0, [r1], #-0
    155c:	00002502 	andeq	r2, r0, r2, lsl #10
    1560:	0010cf00 	andseq	ip, r0, r0, lsl #30
    1564:	06261b00 	strteq	r1, [r6], -r0, lsl #22
    1568:	b5010000 	strlt	r0, [r1, #-0]
    156c:	00002502 	andeq	r2, r0, r2, lsl #10
    1570:	0010ed00 	andseq	lr, r0, r0, lsl #26
    1574:	05ad1b00 	streq	r1, [sp, #2816]!	; 0xb00
    1578:	b6010000 	strlt	r0, [r1], -r0
    157c:	00002502 	andeq	r2, r0, r2, lsl #10
    1580:	00112900 	andseq	r2, r1, r0, lsl #18
    1584:	00471600 	subeq	r1, r7, r0, lsl #12
    1588:	2502b701 	strcs	fp, [r2, #-1793]	; 0x701
    158c:	41000000 	mrsmi	r0, (UNDEF: 0)
    1590:	26000011 			; <UNDEFINED> instruction: 0x26000011
    1594:	01003061 	tsteq	r0, r1, rrx
    1598:	002502b8 			; <UNDEFINED> instruction: 0x002502b8
    159c:	85040000 	strhi	r0, [r4, #-0]
    15a0:	1b3e438f 	blne	f923e4 <__Stack_Size+0xf91fe4>
    15a4:	00000c42 	andeq	r0, r0, r2, asr #24
    15a8:	2502ba01 	strcs	fp, [r2, #-2561]	; 0xa01
    15ac:	5f000000 	svcpl	0x00000000
    15b0:	1b000011 	blne	15fc <__Stack_Size+0x11fc>
    15b4:	00000e52 	andeq	r0, r0, r2, asr lr
    15b8:	2502bc01 	strcs	fp, [r2, #-3073]	; 0xc01
    15bc:	8c000000 	stchi	0, cr0, [r0], {-0}
    15c0:	1b000011 	blne	160c <__Stack_Size+0x120c>
    15c4:	0000062b 	andeq	r0, r0, fp, lsr #12
    15c8:	2502bd01 	strcs	fp, [r2, #-3329]	; 0xd01
    15cc:	aa000000 	bge	15d4 <__Stack_Size+0x11d4>
    15d0:	1b000011 	blne	161c <__Stack_Size+0x121c>
    15d4:	00000a75 	andeq	r0, r0, r5, ror sl
    15d8:	2502be01 	strcs	fp, [r2, #-3585]	; 0xe01
    15dc:	e6000000 	str	r0, [r0], -r0
    15e0:	27000011 	smladcs	r0, r1, r0, r0
    15e4:	000010f0 	strdeq	r1, [r0], -r0
    15e8:	2502bf01 	strcs	fp, [r2, #-3841]	; 0xf01
    15ec:	04000000 	streq	r0, [r0], #-0
    15f0:	3f800000 	svccc	0x00800000
    15f4:	0000491b 	andeq	r4, r0, fp, lsl r9
    15f8:	02c00100 	sbceq	r0, r0, #0, 2
    15fc:	00000025 	andeq	r0, r0, r5, lsr #32
    1600:	000011fe 	strdeq	r1, [r0], -lr
    1604:	00316116 	eorseq	r6, r1, r6, lsl r1
    1608:	2502c101 	strcs	ip, [r2, #-257]	; 0x101
    160c:	16000000 	strne	r0, [r0], -r0
    1610:	16000012 			; <UNDEFINED> instruction: 0x16000012
    1614:	01003261 	tsteq	r0, r1, ror #4
    1618:	002502c2 	eoreq	r0, r5, r2, asr #5
    161c:	12370000 	eorsne	r0, r7, #0
    1620:	4c1b0000 	ldcmi	0, cr0, [fp], {-0}
    1624:	0100000c 	tsteq	r0, ip
    1628:	002502c3 	eoreq	r0, r5, r3, asr #5
    162c:	12550000 	subsne	r0, r5, #0
    1630:	c91b0000 	ldmdbgt	fp, {}	; <UNPREDICTABLE>
    1634:	01000005 	tsteq	r0, r5
    1638:	132302c5 	teqne	r3, #1342177292	; 0x5000000c
    163c:	12730000 	rsbsne	r0, r3, #0
    1640:	a81b0000 	ldmdage	fp, {}	; <UNPREDICTABLE>
    1644:	01000000 	mrseq	r0, (UNDEF: 0)
    1648:	132302d1 	teqne	r3, #268435469	; 0x1000000d
    164c:	14ce0000 	strbne	r0, [lr], #0
    1650:	52280000 	eorpl	r0, r8, #0
    1654:	02dc0100 	sbcseq	r0, ip, #0, 2
    1658:	00001323 	andeq	r1, r0, r3, lsr #6
    165c:	7fb49103 	svcvc	0x00b49103
    1660:	73687428 	cmnvc	r8, #40, 8	; 0x28000000
    1664:	02e70100 	rsceq	r0, r7, #0, 2
    1668:	00001313 	andeq	r1, r0, r3, lsl r3
    166c:	7fa89103 	svcvc	0x00a89103
    1670:	38687416 	stmdacc	r8!, {r1, r2, r4, sl, ip, sp, lr}^
    1674:	02ea0100 	rsceq	r0, sl, #0, 2
    1678:	00000025 	andeq	r0, r0, r5, lsr #32
    167c:	000015f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    1680:	000c2e1b 	andeq	r2, ip, fp, lsl lr
    1684:	02eb0100 	rsceq	r0, fp, #0, 2
    1688:	00000025 	andeq	r0, r0, r5, lsr #32
    168c:	00001606 	andeq	r1, r0, r6, lsl #12
    1690:	000c381b 	andeq	r3, ip, fp, lsl r8
    1694:	02ec0100 	rsceq	r0, ip, #0, 2
    1698:	00000025 	andeq	r0, r0, r5, lsr #32
    169c:	00001626 	andeq	r1, r0, r6, lsr #12
    16a0:	0010ad1b 	andseq	sl, r0, fp, lsl sp
    16a4:	02ee0100 	rsceq	r0, lr, #0, 2
    16a8:	00000025 	andeq	r0, r0, r5, lsr #32
    16ac:	00001646 	andeq	r1, r0, r6, asr #12
    16b0:	0012881b 	andseq	r8, r2, fp, lsl r8
    16b4:	02ef0100 	rsceq	r0, pc, #0, 2
    16b8:	00000025 	andeq	r0, r0, r5, lsr #32
    16bc:	0000165e 	andeq	r1, r0, lr, asr r6
    16c0:	0000291b 	andeq	r2, r0, fp, lsl r9
    16c4:	02f00100 	rscseq	r0, r0, #0, 2
    16c8:	00000025 	andeq	r0, r0, r5, lsr #32
    16cc:	00001676 	andeq	r1, r0, r6, ror r6
    16d0:	0001001b 	andeq	r0, r1, fp, lsl r0
    16d4:	02f10100 	rscseq	r0, r1, #0, 2
    16d8:	00000025 	andeq	r0, r0, r5, lsr #32
    16dc:	0000168e 	andeq	r1, r0, lr, lsl #13
    16e0:	0002c01b 	andeq	ip, r2, fp, lsl r0
    16e4:	02f20100 	rscseq	r0, r2, #0, 2
    16e8:	00000025 	andeq	r0, r0, r5, lsr #32
    16ec:	000016a6 	andeq	r1, r0, r6, lsr #13
    16f0:	00011d1b 	andeq	r1, r1, fp, lsl sp
    16f4:	02f30100 	rscseq	r0, r3, #0, 2
    16f8:	00000025 	andeq	r0, r0, r5, lsr #32
    16fc:	000016be 			; <UNDEFINED> instruction: 0x000016be
    1700:	00097f1b 	andeq	r7, r9, fp, lsl pc
    1704:	02f50100 	rscseq	r0, r5, #0, 2
    1708:	00000033 	andeq	r0, r0, r3, lsr r0
    170c:	000016fc 	strdeq	r1, [r0], -ip
    1710:	000b1c1b 	andeq	r1, fp, fp, lsl ip
    1714:	02f60100 	rscseq	r0, r6, #0, 2
    1718:	00000033 	andeq	r0, r0, r3, lsr r0
    171c:	00001718 	andeq	r1, r0, r8, lsl r7
    1720:	0000f11b 	andeq	pc, r0, fp, lsl r1	; <UNPREDICTABLE>
    1724:	02f70100 	rscseq	r0, r7, #0, 2
    1728:	00000033 	andeq	r0, r0, r3, lsr r0
    172c:	00001734 	andeq	r1, r0, r4, lsr r7
    1730:	0006ca1b 	andeq	ip, r6, fp, lsl sl
    1734:	02f80100 	rscseq	r0, r8, #0, 2
    1738:	00000033 	andeq	r0, r0, r3, lsr r0
    173c:	00001750 	andeq	r1, r0, r0, asr r7
    1740:	00110829 	andseq	r0, r1, r9, lsr #16
    1744:	02f90100 	rscseq	r0, r9, #0, 2
    1748:	00000033 	andeq	r0, r0, r3, lsr r0
    174c:	0009611b 	andeq	r6, r9, fp, lsl r1
    1750:	02fa0100 	rscseq	r0, sl, #0, 2
    1754:	00000033 	andeq	r0, r0, r3, lsr r0
    1758:	0000176c 	andeq	r1, r0, ip, ror #14
    175c:	00405a17 	subeq	r5, r0, r7, lsl sl
    1760:	000db308 	andeq	fp, sp, r8, lsl #6
    1764:	00177e00 	andseq	r7, r7, r0, lsl #28
    1768:	52011800 	andpl	r1, r1, #0, 16
    176c:	7f909103 	svcvc	0x00909103
    1770:	03510118 	cmpeq	r1, #24, 2
    1774:	187f8491 	ldmdane	pc!, {r0, r4, r7, sl, pc}^	; <UNPREDICTABLE>
    1778:	7b025001 	blvc	95784 <__Stack_Size+0x95384>
    177c:	64170000 	ldrvs	r0, [r7], #-0
    1780:	6c080040 	stcvs	0, cr0, [r8], {64}	; 0x40
    1784:	a000000d 	andge	r0, r0, sp
    1788:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    178c:	91035201 	tstls	r3, r1, lsl #4
    1790:	01187f9c 			; <UNDEFINED> instruction: 0x01187f9c
    1794:	90910351 	addsls	r0, r1, r1, asr r3
    1798:	5001187f 	andpl	r1, r1, pc, ror r8
    179c:	00007402 	andeq	r7, r0, r2, lsl #8
    17a0:	00408819 	subeq	r8, r0, r9, lsl r8
    17a4:	003f4f08 	eorseq	r4, pc, r8, lsl #30
    17a8:	40c21900 	sbcmi	r1, r2, r0, lsl #18
    17ac:	3f3a0800 	svccc	0x003a0800
    17b0:	f8190000 			; <UNDEFINED> instruction: 0xf8190000
    17b4:	3a080040 	bcc	2018bc <__Stack_Size+0x2014bc>
    17b8:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    17bc:	08004116 	stmdaeq	r0, {r1, r2, r4, r8, lr}
    17c0:	00003f4f 	andeq	r3, r0, pc, asr #30
    17c4:	00414619 	subeq	r4, r1, r9, lsl r6
    17c8:	003f3a08 	eorseq	r3, pc, r8, lsl #20
    17cc:	41861900 	orrmi	r1, r6, r0, lsl #18
    17d0:	3f3a0800 	svccc	0x003a0800
    17d4:	c0190000 	andsgt	r0, r9, r0
    17d8:	4f080041 	svcmi	0x00080041
    17dc:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    17e0:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
    17e4:	00003f25 	andeq	r3, r0, r5, lsr #30
    17e8:	00422619 	subeq	r2, r2, r9, lsl r6
    17ec:	003f2508 	eorseq	r2, pc, r8, lsl #10
    17f0:	42441900 	submi	r1, r4, #0, 18
    17f4:	3f100800 	svccc	0x00100800
    17f8:	56190000 	ldrpl	r0, [r9], -r0
    17fc:	10080042 	andne	r0, r8, r2, asr #32
    1800:	1700003f 	smladxne	r0, pc, r0, r0	; <UNPREDICTABLE>
    1804:	080044ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, lr}
    1808:	00001333 	andeq	r1, r0, r3, lsr r3
    180c:	0000181f 	andeq	r1, r0, pc, lsl r8
    1810:	03510118 	cmpeq	r1, #24, 2
    1814:	187fa891 	ldmdane	pc!, {r0, r4, r7, fp, sp, pc}^	; <UNPREDICTABLE>
    1818:	91035001 	tstls	r3, r1
    181c:	19007fb4 	stmdbne	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr}
    1820:	080044d0 	stmdaeq	r0, {r4, r6, r7, sl, lr}
    1824:	00003f69 	andeq	r3, r0, r9, ror #30
    1828:	0044ea19 	subeq	lr, r4, r9, lsl sl
    182c:	003f6908 	eorseq	r6, pc, r8, lsl #18
    1830:	45041900 	strmi	r1, [r4, #-2304]	; 0x900
    1834:	3f690800 	svccc	0x00690800
    1838:	1e190000 	cdpne	0, 1, cr0, cr9, cr0, {0}
    183c:	69080045 	stmdbvs	r8, {r0, r2, r6}
    1840:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    1844:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
    1848:	00003f69 	andeq	r3, r0, r9, ror #30
    184c:	00455a19 	subeq	r5, r5, r9, lsl sl
    1850:	003f6908 	eorseq	r6, pc, r8, lsl #18
    1854:	db2c0000 	blle	b0185c <__Stack_Size+0xb0145c>
    1858:	d0000005 	andle	r0, r0, r5
    185c:	1c080045 	stcne	0, cr0, [r8], {69}	; 0x45
    1860:	01000000 	mrseq	r0, (UNDEF: 0)
    1864:	00187c9c 	mulseq	r8, ip, ip
    1868:	05ec2d00 	strbeq	r2, [ip, #3328]!	; 0xd00
    186c:	17b60000 	ldrne	r0, [r6, r0]!
    1870:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    1874:	d7000005 	strle	r0, [r0, -r5]
    1878:	00000017 	andeq	r0, r0, r7, lsl r0
    187c:	00076c20 	andeq	r6, r7, r0, lsr #24
    1880:	04450100 	strbeq	r0, [r5], #-256	; 0x100
    1884:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    1888:	00000054 	andeq	r0, r0, r4, asr r0
    188c:	18f39c01 	ldmne	r3!, {r0, sl, fp, ip, pc}^
    1890:	eb140000 	bl	501898 <__Stack_Size+0x501498>
    1894:	01000001 	tsteq	r0, r1
    1898:	130d0445 	movwne	r0, #54341	; 0xd445
    189c:	18220000 	stmdane	r2!, {}	; <UNPREDICTABLE>
    18a0:	d2140000 	andsle	r0, r4, #0
    18a4:	01000008 	tsteq	r0, r8
    18a8:	00330445 	eorseq	r0, r3, r5, asr #8
    18ac:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    18b0:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    18b4:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    18b8:	00000033 	andeq	r0, r0, r3, lsr r0
    18bc:	00001861 	andeq	r1, r0, r1, ror #16
    18c0:	0006041c 	andeq	r0, r6, ip, lsl r4
    18c4:	04480100 	strbeq	r0, [r8], #-256	; 0x100
    18c8:	000018f3 	strdeq	r1, [r0], -r3
    18cc:	17589102 	ldrbne	r9, [r8, -r2, lsl #2]
    18d0:	0800462e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, lr}
    18d4:	00003f7f 	andeq	r3, r0, pc, ror pc
    18d8:	000018e3 	andeq	r1, r0, r3, ror #17
    18dc:	02510118 	subseq	r0, r1, #24, 2
    18e0:	2f002408 	svccs	0x00002408
    18e4:	08004638 	stmdaeq	r0, {r3, r4, r5, r9, sl, lr}
    18e8:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
    18ec:	01500118 	cmpeq	r0, r8, lsl r1
    18f0:	2a000035 	bcs	19cc <__Stack_Size+0x15cc>
    18f4:	00000033 	andeq	r0, r0, r3, lsr r0
    18f8:	00001903 	andeq	r1, r0, r3, lsl #18
    18fc:	0000b42b 	andeq	fp, r0, fp, lsr #8
    1900:	13000500 	movwne	r0, #1280	; 0x500
    1904:	00000775 	andeq	r0, r0, r5, ror r7
    1908:	4003c001 	andmi	ip, r3, r1
    190c:	a0080046 	andge	r0, r8, r6, asr #32
    1910:	01000001 	tsteq	r0, r1
    1914:	001b999c 	mulseq	fp, ip, r9
    1918:	01eb1400 	mvneq	r1, r0, lsl #8
    191c:	c0010000 	andgt	r0, r1, r0
    1920:	00130d03 	andseq	r0, r3, r3, lsl #26
    1924:	00187500 	andseq	r7, r8, r0, lsl #10
    1928:	42fc1400 	rscsmi	r1, ip, #0, 8
    192c:	c0010000 	andgt	r0, r1, r0
    1930:	00002503 	andeq	r2, r0, r3, lsl #10
    1934:	0018a100 	andseq	sl, r8, r0, lsl #2
    1938:	08d21400 	ldmeq	r2, {sl, ip}^
    193c:	c0010000 	andgt	r0, r1, r0
    1940:	00003303 	andeq	r3, r0, r3, lsl #6
    1944:	0018cf00 	andseq	ip, r8, r0, lsl #30
    1948:	06041c00 	streq	r1, [r4], -r0, lsl #24
    194c:	c3010000 	movwgt	r0, #4096	; 0x1000
    1950:	0018f303 	andseq	pc, r8, r3, lsl #6
    1954:	90910300 	addsls	r0, r1, r0, lsl #6
    1958:	0069167f 	rsbeq	r1, r9, pc, ror r6
    195c:	3303d701 	movwcc	sp, #14081	; 0x3701
    1960:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    1964:	1c000018 	stcne	0, cr0, [r0], {24}
    1968:	00000ab5 			; <UNDEFINED> instruction: 0x00000ab5
    196c:	f303d801 	vsub.i8	d13, d3, d1
    1970:	03000018 	movweq	r0, #24
    1974:	1c7fa891 	ldclne	8, cr10, [pc], #-580	; 1738 <__Stack_Size+0x1338>
    1978:	000001e7 	andeq	r0, r0, r7, ror #3
    197c:	f303d901 	vmls.i8	d13, d3, d1
    1980:	02000018 	andeq	r0, r0, #24
    1984:	cf1b4091 	svcgt	0x001b4091
    1988:	0100000f 	tsteq	r0, pc
    198c:	002503da 	ldrdeq	r0, [r5], -sl	; <UNPREDICTABLE>
    1990:	19100000 	ldmdbne	r0, {}	; <UNPREDICTABLE>
    1994:	44160000 	ldrmi	r0, [r6], #-0
    1998:	01006854 	tsteq	r0, r4, asr r8
    199c:	003303db 	ldrsbteq	r0, [r3], -fp
    19a0:	19230000 	stmdbne	r3!, {}	; <UNPREDICTABLE>
    19a4:	8a170000 	bhi	5c19ac <__Stack_Size+0x5c15ac>
    19a8:	7c080046 	stcvc	0, cr0, [r8], {70}	; 0x46
    19ac:	c1000018 	tstgt	r0, r8, lsl r0
    19b0:	18000019 	stmdane	r0, {r0, r3, r4}
    19b4:	f3035101 	vrhadd.u8	d5, d3, d1
    19b8:	01185201 	tsteq	r8, r1, lsl #4
    19bc:	007a0250 	rsbseq	r0, sl, r0, asr r2
    19c0:	46901700 	ldrmi	r1, [r0], r0, lsl #14
    19c4:	3f9a0800 	svccc	0x009a0800
    19c8:	19d50000 	ldmibne	r5, {}^	; <UNPREDICTABLE>
    19cc:	01180000 	tsteq	r8, r0
    19d0:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
    19d4:	46961700 	ldrmi	r1, [r6], r0, lsl #14
    19d8:	3fab0800 	svccc	0x00ab0800
    19dc:	19e90000 	stmibne	r9!, {}^	; <UNPREDICTABLE>
    19e0:	01180000 	tsteq	r8, r0
    19e4:	83090250 	movwhi	r0, #37456	; 0x9250
    19e8:	469e1700 	ldrmi	r1, [lr], r0, lsl #14
    19ec:	3fbc0800 	svccc	0x00bc0800
    19f0:	1a020000 	bne	819f8 <__Stack_Size+0x815f8>
    19f4:	01180000 	tsteq	r8, r0
    19f8:	20080251 	andcs	r0, r8, r1, asr r2
    19fc:	01500118 	cmpeq	r0, r8, lsl r1
    1a00:	a6170030 			; <UNDEFINED> instruction: 0xa6170030
    1a04:	bc080046 	stclt	0, cr0, [r8], {70}	; 0x46
    1a08:	1a00003f 	bne	1b0c <__Stack_Size+0x170c>
    1a0c:	1800001a 	stmdane	r0, {r1, r3, r4}
    1a10:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    1a14:	01500118 	cmpeq	r0, r8, lsl r1
    1a18:	be190031 	mrclt	0, 0, r0, cr9, cr1, {1}
    1a1c:	69080046 	stmdbvs	r8, {r1, r2, r6}
    1a20:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    1a24:	08004710 	stmdaeq	r0, {r4, r8, r9, sl, lr}
    1a28:	00003f69 	andeq	r3, r0, r9, ror #30
    1a2c:	00472417 	subeq	r2, r7, r7, lsl r4
    1a30:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    1a34:	001a4000 	andseq	r4, sl, r0
    1a38:	50011800 	andpl	r1, r1, r0, lsl #16
    1a3c:	00027702 	andeq	r7, r2, r2, lsl #14
    1a40:	00473817 	subeq	r3, r7, r7, lsl r8
    1a44:	003fd208 	eorseq	sp, pc, r8, lsl #4
    1a48:	001a5400 	andseq	r5, sl, r0, lsl #8
    1a4c:	50011800 	andpl	r1, r1, r0, lsl #16
    1a50:	00007502 	andeq	r7, r0, r2, lsl #10
    1a54:	00474417 	subeq	r4, r7, r7, lsl r4
    1a58:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    1a5c:	001a6800 	andseq	r6, sl, r0, lsl #16
    1a60:	50011800 	andpl	r1, r1, r0, lsl #16
    1a64:	00007402 	andeq	r7, r0, r2, lsl #8
    1a68:	00474a17 	subeq	r4, r7, r7, lsl sl
    1a6c:	003fe708 	eorseq	lr, pc, r8, lsl #14
    1a70:	001a7c00 	andseq	r7, sl, r0, lsl #24
    1a74:	50011800 	andpl	r1, r1, r0, lsl #16
    1a78:	00007502 	andeq	r7, r0, r2, lsl #10
    1a7c:	00475417 	subeq	r5, r7, r7, lsl r4
    1a80:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    1a84:	001a9000 	andseq	r9, sl, r0
    1a88:	50011800 	andpl	r1, r1, r0, lsl #16
    1a8c:	00047702 	andeq	r7, r4, r2, lsl #14
    1a90:	00475c17 	subeq	r5, r7, r7, lsl ip
    1a94:	003eb408 	eorseq	fp, lr, r8, lsl #8
    1a98:	001aa300 	andseq	sl, sl, r0, lsl #6
    1a9c:	50011800 	andpl	r1, r1, r0, lsl #16
    1aa0:	17003501 	strne	r3, [r0, -r1, lsl #10]
    1aa4:	0800476a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, lr}
    1aa8:	00003ffc 	strdeq	r3, [r0], -ip
    1aac:	00001ab6 			; <UNDEFINED> instruction: 0x00001ab6
    1ab0:	01500118 	cmpeq	r0, r8, lsl r1
    1ab4:	6e190046 	cdpvs	0, 1, cr0, cr9, cr6, {2}
    1ab8:	0d080047 	stceq	0, cr0, [r8, #-284]	; 0xfffffee4
    1abc:	17000040 	strne	r0, [r0, -r0, asr #32]
    1ac0:	08004774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, lr}
    1ac4:	00003f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1ac8:	00001ad3 	ldrdeq	r1, [r0], -r3
    1acc:	02500118 	subseq	r0, r0, #24, 2
    1ad0:	1700fe09 	strne	pc, [r0, -r9, lsl #28]
    1ad4:	0800477a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, lr}
    1ad8:	00003fab 	andeq	r3, r0, fp, lsr #31
    1adc:	00001ae7 	andeq	r1, r0, r7, ror #21
    1ae0:	02500118 	subseq	r0, r0, #24, 2
    1ae4:	17008309 	strne	r8, [r0, -r9, lsl #6]
    1ae8:	08004782 	stmdaeq	r0, {r1, r7, r8, r9, sl, lr}
    1aec:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1af0:	00001aff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1af4:	01510118 	cmpeq	r1, r8, lsl r1
    1af8:	5001184e 	andpl	r1, r1, lr, asr #16
    1afc:	17003001 	strne	r3, [r0, -r1]
    1b00:	0800478a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, lr}
    1b04:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1b08:	00001b17 	andeq	r1, r0, r7, lsl fp
    1b0c:	01510118 	cmpeq	r1, r8, lsl r1
    1b10:	50011832 	andpl	r1, r1, r2, lsr r8
    1b14:	17003101 	strne	r3, [r0, -r1, lsl #2]
    1b18:	08004798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, lr}
    1b1c:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1b20:	00001b2b 	andeq	r1, r0, fp, lsr #22
    1b24:	02500118 	subseq	r0, r0, #24, 2
    1b28:	17000075 	smlsdxne	r0, r5, r0, r0
    1b2c:	080047a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, lr}
    1b30:	00003fd2 	ldrdeq	r3, [r0], -r2
    1b34:	00001b3f 	andeq	r1, r0, pc, lsr fp
    1b38:	02500118 	subseq	r0, r0, #24, 2
    1b3c:	17000076 	smlsdxne	r0, r6, r0, r0
    1b40:	080047ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, lr}
    1b44:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1b48:	00001b53 	andeq	r1, r0, r3, asr fp
    1b4c:	02500118 	subseq	r0, r0, #24, 2
    1b50:	17000175 	smlsdxne	r0, r5, r1, r0
    1b54:	080047b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, lr}
    1b58:	00003fe7 	andeq	r3, r0, r7, ror #31
    1b5c:	00001b67 	andeq	r1, r0, r7, ror #22
    1b60:	02500118 	subseq	r0, r0, #24, 2
    1b64:	17000076 	smlsdxne	r0, r6, r0, r0
    1b68:	080047be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, lr}
    1b6c:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1b70:	00001b7b 	andeq	r1, r0, fp, ror fp
    1b74:	02500118 	subseq	r0, r0, #24, 2
    1b78:	17000275 	smlsdxne	r0, r5, r2, r0
    1b7c:	080047cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, lr}
    1b80:	00003ffc 	strdeq	r3, [r0], -ip
    1b84:	00001b8f 	andeq	r1, r0, pc, lsl #23
    1b88:	02500118 	subseq	r0, r0, #24, 2
    1b8c:	19002808 	stmdbne	r0, {r3, fp, sp}
    1b90:	080047d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, lr}
    1b94:	0000400d 	andeq	r4, r0, sp
    1b98:	01681300 	cmneq	r8, r0, lsl #6
    1b9c:	0a010000 	beq	41ba4 <__Stack_Size+0x417a4>
    1ba0:	0047e004 	subeq	lr, r7, r4
    1ba4:	00017008 	andeq	r7, r1, r8
    1ba8:	fb9c0100 	blx	fe701fb2 <SCS_BASE+0x1e6f3fb2>
    1bac:	1400001d 	strne	r0, [r0], #-29
    1bb0:	000006fd 	strdeq	r0, [r0], -sp
    1bb4:	0d040a01 	vstreq	s0, [r4, #-4]
    1bb8:	3d000013 	stccc	0, cr0, [r0, #-76]	; 0xffffffb4
    1bbc:	14000019 	strne	r0, [r0], #-25
    1bc0:	000042fc 	strdeq	r4, [r0], -ip
    1bc4:	25040a01 	strcs	r0, [r4, #-2561]	; 0xa01
    1bc8:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1bcc:	14000019 	strne	r0, [r0], #-25
    1bd0:	000008d2 	ldrdeq	r0, [r0], -r2
    1bd4:	33040a01 	movwcc	r0, #18945	; 0x4a01
    1bd8:	97000000 	strls	r0, [r0, -r0]
    1bdc:	1c000019 	stcne	0, cr0, [r0], {25}
    1be0:	00000aaf 	andeq	r0, r0, pc, lsr #21
    1be4:	fb040d01 	blx	104ff2 <__Stack_Size+0x104bf2>
    1be8:	0300001d 	movweq	r0, #29
    1bec:	167fb491 			; <UNDEFINED> instruction: 0x167fb491
    1bf0:	1b010069 	blne	41d9c <__Stack_Size+0x4199c>
    1bf4:	00003304 	andeq	r3, r0, r4, lsl #6
    1bf8:	0019b800 	andseq	fp, r9, r0, lsl #16
    1bfc:	0f7a1c00 	svceq	0x007a1c00
    1c00:	1c010000 	stcne	0, cr0, [r1], {-0}
    1c04:	001dfb04 	andseq	pc, sp, r4, lsl #22
    1c08:	40910200 	addsmi	r0, r1, r0, lsl #4
    1c0c:	0006f91c 	andeq	pc, r6, ip, lsl r9	; <UNPREDICTABLE>
    1c10:	041d0100 	ldreq	r0, [sp], #-256	; 0x100
    1c14:	00001dfb 	strdeq	r1, [r0], -fp
    1c18:	1b4c9102 	blne	1326028 <__Stack_Size+0x1325c28>
    1c1c:	00000fcf 	andeq	r0, r0, pc, asr #31
    1c20:	25041e01 	strcs	r1, [r4, #-3585]	; 0xe01
    1c24:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1c28:	16000019 			; <UNDEFINED> instruction: 0x16000019
    1c2c:	00685444 	rsbeq	r5, r8, r4, asr #8
    1c30:	33041f01 	movwcc	r1, #20225	; 0x4f01
    1c34:	42000000 	andmi	r0, r0, #0
    1c38:	1700001a 	smladne	r0, sl, r0, r0
    1c3c:	08004810 	stmdaeq	r0, {r4, fp, lr}
    1c40:	0000187c 	andeq	r1, r0, ip, ror r8
    1c44:	00001c56 	andeq	r1, r0, r6, asr ip
    1c48:	03510118 	cmpeq	r1, #24, 2
    1c4c:	185201f3 	ldmdane	r2, {r0, r1, r4, r5, r6, r7, r8}^
    1c50:	78025001 	stmdavc	r2, {r0, ip, lr}
    1c54:	16170000 	ldrne	r0, [r7], -r0
    1c58:	9a080048 	bls	201d80 <__Stack_Size+0x201980>
    1c5c:	6a00003f 	bvs	1d60 <__Stack_Size+0x1960>
    1c60:	1800001c 	stmdane	r0, {r2, r3, r4}
    1c64:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c68:	1c1700fe 	ldcne	0, cr0, [r7], {254}	; 0xfe
    1c6c:	ab080048 	blge	201d94 <__Stack_Size+0x201994>
    1c70:	7e00003f 	mcrvc	0, 0, r0, cr0, cr15, {1}
    1c74:	1800001c 	stmdane	r0, {r2, r3, r4}
    1c78:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c7c:	24170083 	ldrcs	r0, [r7], #-131	; 0x83
    1c80:	bc080048 	stclt	0, cr0, [r8], {72}	; 0x48
    1c84:	9700003f 	smladxls	r0, pc, r0, r0	; <UNPREDICTABLE>
    1c88:	1800001c 	stmdane	r0, {r2, r3, r4}
    1c8c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1c90:	50011820 	andpl	r1, r1, r0, lsr #16
    1c94:	17003001 	strne	r3, [r0, -r1]
    1c98:	0800482c 	stmdaeq	r0, {r2, r3, r5, fp, lr}
    1c9c:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    1ca0:	00001caf 	andeq	r1, r0, pc, lsr #25
    1ca4:	01510118 	cmpeq	r1, r8, lsl r1
    1ca8:	50011832 	andpl	r1, r1, r2, lsr r8
    1cac:	19003101 	stmdbne	r0, {r0, r8, ip, sp}
    1cb0:	08004844 	stmdaeq	r0, {r2, r6, fp, lr}
    1cb4:	00003f69 	andeq	r3, r0, r9, ror #30
    1cb8:	00489e17 	subeq	r9, r8, r7, lsl lr
    1cbc:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    1cc0:	001ccc00 	andseq	ip, ip, r0, lsl #24
    1cc4:	50011800 	andpl	r1, r1, r0, lsl #16
    1cc8:	00027a02 	andeq	r7, r2, r2, lsl #20
    1ccc:	0048ae19 	subeq	sl, r8, r9, lsl lr
    1cd0:	003fd208 	eorseq	sp, pc, r8, lsl #4
    1cd4:	48b81700 	ldmmi	r8!, {r8, r9, sl, ip}
    1cd8:	3fbc0800 	svccc	0x00bc0800
    1cdc:	1ce90000 	stclne	0, cr0, [r9]
    1ce0:	01180000 	tsteq	r8, r0
    1ce4:	00740250 	rsbseq	r0, r4, r0, asr r2
    1ce8:	48c21900 	stmiami	r2, {r8, fp, ip}^
    1cec:	3fe70800 	svccc	0x00e70800
    1cf0:	ce170000 	cdpgt	0, 1, cr0, cr7, cr0, {0}
    1cf4:	bc080048 	stclt	0, cr0, [r8], {72}	; 0x48
    1cf8:	0600003f 			; <UNDEFINED> instruction: 0x0600003f
    1cfc:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d00:	7a025001 	bvc	95d0c <__Stack_Size+0x9590c>
    1d04:	dc170004 	ldcle	0, cr0, [r7], {4}
    1d08:	fc080048 	stc2	0, cr0, [r8], {72}	; 0x48
    1d0c:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    1d10:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d14:	3d015001 	stccc	0, cr5, [r1, #-4]
    1d18:	48e01900 	stmiami	r0!, {r8, fp, ip}^
    1d1c:	400d0800 	andmi	r0, sp, r0, lsl #16
    1d20:	e6170000 	ldr	r0, [r7], -r0
    1d24:	9a080048 	bls	201e4c <__Stack_Size+0x201a4c>
    1d28:	3600003f 			; <UNDEFINED> instruction: 0x3600003f
    1d2c:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d30:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1d34:	ec1700fe 	ldc	0, cr0, [r7], {254}	; 0xfe
    1d38:	ab080048 	blge	201e60 <__Stack_Size+0x201a60>
    1d3c:	4a00003f 	bmi	1e40 <__Stack_Size+0x1a40>
    1d40:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d44:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1d48:	f4170083 			; <UNDEFINED> instruction: 0xf4170083
    1d4c:	bc080048 	stclt	0, cr0, [r8], {72}	; 0x48
    1d50:	6200003f 	andvs	r0, r0, #63	; 0x3f
    1d54:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d58:	4e015101 	adfmis	f5, f1, f1
    1d5c:	01500118 	cmpeq	r0, r8, lsl r1
    1d60:	fc170030 	ldc2	0, cr0, [r7], {48}	; 0x30
    1d64:	bc080048 	stclt	0, cr0, [r8], {72}	; 0x48
    1d68:	7a00003f 	bvc	1e6c <__Stack_Size+0x1a6c>
    1d6c:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d70:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    1d74:	01500118 	cmpeq	r0, r8, lsl r1
    1d78:	08170031 	ldmdaeq	r7, {r0, r4, r5}
    1d7c:	bc080049 	stclt	0, cr0, [r8], {73}	; 0x49
    1d80:	8e00003f 	mcrhi	0, 0, r0, cr0, cr15, {1}
    1d84:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d88:	76025001 	strvc	r5, [r2], -r1
    1d8c:	14170000 	ldrne	r0, [r7], #-0
    1d90:	d2080049 	andle	r0, r8, #73	; 0x49
    1d94:	a200003f 	andge	r0, r0, #63	; 0x3f
    1d98:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1d9c:	78025001 	stmdavc	r2, {r0, ip, lr}
    1da0:	1e170000 	cdpne	0, 1, cr0, cr7, cr0, {0}
    1da4:	bc080049 	stclt	0, cr0, [r8], {73}	; 0x49
    1da8:	b600003f 			; <UNDEFINED> instruction: 0xb600003f
    1dac:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1db0:	76025001 	strvc	r5, [r2], -r1
    1db4:	24170001 	ldrcs	r0, [r7], #-1
    1db8:	e7080049 	str	r0, [r8, -r9, asr #32]
    1dbc:	ca00003f 	bgt	1ec0 <__Stack_Size+0x1ac0>
    1dc0:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1dc4:	78025001 	stmdavc	r2, {r0, ip, lr}
    1dc8:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    1dcc:	bc080049 	stclt	0, cr0, [r8], {73}	; 0x49
    1dd0:	de00003f 	mcrle	0, 0, r0, cr0, cr15, {1}
    1dd4:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1dd8:	76025001 	strvc	r5, [r2], -r1
    1ddc:	3c170002 	ldccc	0, cr0, [r7], {2}
    1de0:	fc080049 	stc2	0, cr0, [r8], {73}	; 0x49
    1de4:	f100003f 			; <UNDEFINED> instruction: 0xf100003f
    1de8:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    1dec:	3d015001 	stccc	0, cr5, [r1, #-4]
    1df0:	49401900 	stmdbmi	r0, {r8, fp, ip}^
    1df4:	400d0800 	andmi	r0, sp, r0, lsl #16
    1df8:	2a000000 	bcs	1e00 <__Stack_Size+0x1a00>
    1dfc:	00000033 	andeq	r0, r0, r3, lsr r0
    1e00:	00001e0b 	andeq	r1, r0, fp, lsl #28
    1e04:	0000b42b 	andeq	fp, r0, fp, lsr #8
    1e08:	13000200 	movwne	r0, #512	; 0x200
    1e0c:	00000d61 	andeq	r0, r0, r1, ror #26
    1e10:	50020701 	andpl	r0, r2, r1, lsl #14
    1e14:	2c080049 	stccs	0, cr0, [r8], {73}	; 0x49
    1e18:	01000001 	tsteq	r0, r1
    1e1c:	0020849c 	mlaeq	r0, ip, r4, r8
    1e20:	6f502200 	svcvs	0x00502200
    1e24:	07010073 	smlsdxeq	r1, r3, r0, r0
    1e28:	000d6602 	andeq	r6, sp, r2, lsl #12
    1e2c:	001a5500 	andseq	r5, sl, r0, lsl #10
    1e30:	11d81400 	bicsne	r1, r8, r0, lsl #8
    1e34:	07010000 	streq	r0, [r1, -r0]
    1e38:	00003302 	andeq	r3, r0, r2, lsl #6
    1e3c:	001a7600 	andseq	r7, sl, r0, lsl #12
    1e40:	118b1b00 	orrne	r1, fp, r0, lsl #22
    1e44:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1e48:	00208402 	eoreq	r8, r0, r2, lsl #8
    1e4c:	001a9700 	andseq	r9, sl, r0, lsl #14
    1e50:	12261c00 	eorne	r1, r6, #0, 24
    1e54:	11010000 	mrsne	r0, (UNDEF: 1)
    1e58:	00132302 	andseq	r2, r3, r2, lsl #6
    1e5c:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    1e60:	0007091c 	andeq	r0, r7, ip, lsl r9
    1e64:	02140100 	andseq	r0, r4, #0, 2
    1e68:	00001313 	andeq	r1, r0, r3, lsl r3
    1e6c:	7ec09103 	acsvcs	f1, f3
    1e70:	00046c1c 	andeq	r6, r4, ip, lsl ip
    1e74:	021a0100 	andseq	r0, sl, #0, 2
    1e78:	00001313 	andeq	r1, r0, r3, lsl r3
    1e7c:	7ecc9103 	acsvce	f1, f3
    1e80:	6c615626 	stclvs	6, cr5, [r1], #-152	; 0xffffff68
    1e84:	021e0100 	andseq	r0, lr, #0, 2
    1e88:	00000025 	andeq	r0, r0, r5, lsr #32
    1e8c:	80000004 	andhi	r0, r0, r4
    1e90:	0c871cbf 	stceq	12, cr1, [r7], {191}	; 0xbf
    1e94:	2a010000 	bcs	41e9c <__Stack_Size+0x41a9c>
    1e98:	00131302 	andseq	r1, r3, r2, lsl #6
    1e9c:	d8910300 	ldmle	r1, {r8, r9}
    1ea0:	101d1c7e 	andsne	r1, sp, lr, ror ip
    1ea4:	2d010000 	stccs	0, cr0, [r1, #-0]
    1ea8:	0018f302 	andseq	pc, r8, r2, lsl #6
    1eac:	94910300 	ldrls	r0, [r1], #768	; 0x300
    1eb0:	080d1c7f 	stmdaeq	sp, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip}
    1eb4:	41010000 	mrsmi	r0, (UNDEF: 1)
    1eb8:	00131302 	andseq	r1, r3, r2, lsl #6
    1ebc:	e4910300 	ldr	r0, [r1], #768	; 0x300
    1ec0:	0de81c7e 	stcleq	12, cr1, [r8, #504]!	; 0x1f8
    1ec4:	4f010000 	svcmi	0x00010000
    1ec8:	00131302 	andseq	r1, r3, r2, lsl #6
    1ecc:	f0910300 			; <UNDEFINED> instruction: 0xf0910300
    1ed0:	0fab1c7e 	svceq	0x00ab1c7e
    1ed4:	52010000 	andpl	r0, r1, #0
    1ed8:	0018f302 	andseq	pc, r8, r2, lsl #6
    1edc:	ac910300 	ldcge	3, cr0, [r1], {0}
    1ee0:	00da1c7f 	sbcseq	r1, sl, pc, ror ip
    1ee4:	64010000 	strvs	r0, [r1], #-0
    1ee8:	001dfb02 	andseq	pc, sp, r2, lsl #22
    1eec:	fc910300 	ldc2	3, cr0, [r1], {0}
    1ef0:	00001c7e 	andeq	r1, r0, lr, ror ip
    1ef4:	65010000 	strvs	r0, [r1, #-0]
    1ef8:	001dfb02 	andseq	pc, sp, r2, lsl #22
    1efc:	88910300 	ldmhi	r1, {r8, r9}
    1f00:	0054267f 	subseq	r2, r4, pc, ror r6
    1f04:	25027101 	strcs	r7, [r2, #-257]	; 0x101
    1f08:	04000000 	streq	r0, [r0], #-0
    1f0c:	40000000 	andmi	r0, r0, r0
    1f10:	0005db30 	andeq	sp, r5, r0, lsr fp
    1f14:	00495a00 	subeq	r5, r9, r0, lsl #20
    1f18:	00005008 	andeq	r5, r0, r8
    1f1c:	020e0100 	andeq	r0, lr, #0, 2
    1f20:	00001f3d 	andeq	r1, r0, sp, lsr pc
    1f24:	0005ec2d 	andeq	lr, r5, sp, lsr #24
    1f28:	001bea00 	andseq	lr, fp, r0, lsl #20
    1f2c:	00502500 	subseq	r2, r0, r0, lsl #10
    1f30:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    1f34:	0b000005 	bleq	1f50 <__Stack_Size+0x1b50>
    1f38:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f3c:	49781700 	ldmdbmi	r8!, {r8, r9, sl, ip}^
    1f40:	0cdc0800 	ldcleq	8, cr0, [ip], {0}
    1f44:	1f5f0000 	svcne	0x005f0000
    1f48:	01180000 	tsteq	r8, r0
    1f4c:	44910253 	ldrmi	r0, [r1], #595	; 0x253
    1f50:	03520118 	cmpeq	r2, #24, 2
    1f54:	182505f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, sl}
    1f58:	f5035101 			; <UNDEFINED> instruction: 0xf5035101
    1f5c:	17002505 	strne	r2, [r0, -r5, lsl #10]
    1f60:	080049b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, lr}
    1f64:	00000d6c 	andeq	r0, r0, ip, ror #26
    1f68:	00001f81 	andeq	r1, r0, r1, lsl #31
    1f6c:	03520118 	cmpeq	r2, #24, 2
    1f70:	187ed891 	ldmdane	lr!, {r0, r4, r7, fp, ip, lr, pc}^
    1f74:	91035101 	tstls	r3, r1, lsl #2
    1f78:	01187ecc 	tsteq	r8, ip, asr #29
    1f7c:	007d0250 	rsbseq	r0, sp, r0, asr r2
    1f80:	49be1700 	ldmibmi	lr!, {r8, r9, sl, ip}
    1f84:	0ebb0800 	cdpeq	8, 11, cr0, cr11, cr0, {0}
    1f88:	1fa30000 	svcne	0x00a30000
    1f8c:	01180000 	tsteq	r8, r0
    1f90:	94910352 	ldrls	r0, [r1], #850	; 0x352
    1f94:	5101187f 	tstpl	r1, pc, ror r8
    1f98:	18449102 	stmdane	r4, {r1, r8, ip, pc}^
    1f9c:	91035001 	tstls	r3, r1
    1fa0:	17007ed8 			; <UNDEFINED> instruction: 0x17007ed8
    1fa4:	080049fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, lr}
    1fa8:	00000d6c 	andeq	r0, r0, ip, ror #26
    1fac:	00001fc5 	andeq	r1, r0, r5, asr #31
    1fb0:	03520118 	cmpeq	r2, #24, 2
    1fb4:	187ef091 	ldmdane	lr!, {r0, r4, r7, ip, sp, lr, pc}^
    1fb8:	91035101 	tstls	r3, r1, lsl #2
    1fbc:	01187ee4 	tsteq	r8, r4, ror #29
    1fc0:	007d0250 	rsbseq	r0, sp, r0, asr r2
    1fc4:	4a061700 	bmi	187bcc <__Stack_Size+0x1877cc>
    1fc8:	14040800 	strne	r0, [r4], #-2048	; 0x800
    1fcc:	1fe70000 	svcne	0x00e70000
    1fd0:	01180000 	tsteq	r8, r0
    1fd4:	ac910352 	ldcge	3, cr0, [r1], {82}	; 0x52
    1fd8:	5101187f 	tstpl	r1, pc, ror r8
    1fdc:	18449102 	stmdane	r4, {r1, r8, ip, pc}^
    1fe0:	91035001 	tstls	r3, r1
    1fe4:	19007ef0 	stmdbne	r0, {r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    1fe8:	08004a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, lr}
    1fec:	00000cab 	andeq	r0, r0, fp, lsr #25
    1ff0:	004a3a17 	subeq	r3, sl, r7, lsl sl
    1ff4:	003eb408 	eorseq	fp, lr, r8, lsl #8
    1ff8:	00200300 	eoreq	r0, r0, r0, lsl #6
    1ffc:	50011800 	andpl	r1, r1, r0, lsl #16
    2000:	17003501 	strne	r3, [r0, -r1, lsl #10]
    2004:	08004a44 	stmdaeq	r0, {r2, r6, r9, fp, lr}
    2008:	00001903 	andeq	r1, r0, r3, lsl #18
    200c:	00002024 	andeq	r2, r0, r4, lsr #32
    2010:	01520118 	cmpeq	r2, r8, lsl r1
    2014:	51011831 	tstpl	r1, r1, lsr r8
    2018:	2504f503 	strcs	pc, [r4, #-1283]	; 0x503
    201c:	03500118 	cmpeq	r0, #24, 2
    2020:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    2024:	004a4e17 	subeq	r4, sl, r7, lsl lr
    2028:	00190308 	andseq	r0, r9, r8, lsl #6
    202c:	00204500 	eoreq	r4, r0, r0, lsl #10
    2030:	52011800 	andpl	r1, r1, #0, 16
    2034:	01183201 	tsteq	r8, r1, lsl #4
    2038:	04f50351 	ldrbteq	r0, [r5], #849	; 0x351
    203c:	50011825 	andpl	r1, r1, r5, lsr #16
    2040:	7fac9103 	svcvc	0x00ac9103
    2044:	4a581700 	bmi	1607c4c <__Stack_Size+0x160784c>
    2048:	1b990800 	blne	fe644050 <SCS_BASE+0x1e636050>
    204c:	20660000 	rsbcs	r0, r6, r0
    2050:	01180000 	tsteq	r8, r0
    2054:	18310152 	ldmdane	r1!, {r1, r4, r6, r8}
    2058:	f5035101 			; <UNDEFINED> instruction: 0xf5035101
    205c:	01182504 	tsteq	r8, r4, lsl #10
    2060:	88910350 	ldmhi	r1, {r4, r6, r8, r9}
    2064:	622f007f 	eorvs	r0, pc, #127	; 0x7f
    2068:	9908004a 	stmdbls	r8, {r1, r3, r6}
    206c:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    2070:	32015201 	andcc	r5, r1, #268435456	; 0x10000000
    2074:	03510118 	cmpeq	r1, #24, 2
    2078:	182504f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, sl}
    207c:	91035001 	tstls	r3, r1
    2080:	00007efc 	strdeq	r7, [r0], -ip
    2084:	0000252a 	andeq	r2, r0, sl, lsr #10
    2088:	00209400 	eoreq	r9, r0, r0, lsl #8
    208c:	00b42b00 	adcseq	r2, r4, r0, lsl #22
    2090:	00050000 	andeq	r0, r5, r0
    2094:	000ba820 	andeq	sl, fp, r0, lsr #16
    2098:	04640100 	strbteq	r0, [r4], #-256	; 0x100
    209c:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
    20a0:	00000038 	andeq	r0, r0, r8, lsr r0
    20a4:	20f89c01 	rscscs	r9, r8, r1, lsl #24
    20a8:	fd140000 	ldc2	0, cr0, [r4, #-0]
    20ac:	01000006 	tsteq	r0, r6
    20b0:	130d0464 	movwne	r0, #54372	; 0xd464
    20b4:	1c560000 	mrane	r0, r6, acc0
    20b8:	d2140000 	andsle	r0, r4, #0
    20bc:	01000008 	tsteq	r0, r8
    20c0:	00330464 	eorseq	r0, r3, r4, ror #8
    20c4:	1c740000 	ldclne	0, cr0, [r4], #-0
    20c8:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    20cc:	04660100 	strbteq	r0, [r6], #-256	; 0x100
    20d0:	00000033 	andeq	r0, r0, r3, lsr r0
    20d4:	00001c95 	muleq	r0, r5, ip
    20d8:	000aaf1c 	andeq	sl, sl, ip, lsl pc
    20dc:	04670100 	strbteq	r0, [r7], #-256	; 0x100
    20e0:	00001dfb 	strdeq	r1, [r0], -fp
    20e4:	2f649102 	svccs	0x00649102
    20e8:	08004aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, lr}
    20ec:	00003f7f 	andeq	r3, r0, pc, ror pc
    20f0:	02510118 	subseq	r0, r1, #24, 2
    20f4:	00002408 	andeq	r2, r0, r8, lsl #8
    20f8:	00116731 	andseq	r6, r1, r1, lsr r7
    20fc:	07110100 	ldreq	r0, [r1, -r0, lsl #2]
    2100:	00000025 	andeq	r0, r0, r5, lsr #32
    2104:	08004ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, lr}
    2108:	00000078 	andeq	r0, r0, r8, ror r0
    210c:	21549c01 	cmpcs	r4, r1, lsl #24
    2110:	41220000 	teqmi	r2, r0
    2114:	07110100 	ldreq	r0, [r1, -r0, lsl #2]
    2118:	00000025 	andeq	r0, r0, r5, lsr #32
    211c:	00001ca9 	andeq	r1, r0, r9, lsr #25
    2120:	01005422 	tsteq	r0, r2, lsr #8
    2124:	00250711 	eoreq	r0, r5, r1, lsl r7
    2128:	1cd70000 	ldclne	0, cr0, [r7], {0}
    212c:	74220000 	strtvc	r0, [r2], #-0
    2130:	07110100 	ldreq	r0, [r1, -r0, lsl #2]
    2134:	00000025 	andeq	r0, r0, r5, lsr #32
    2138:	00001d05 	andeq	r1, r0, r5, lsl #26
    213c:	01006616 	tsteq	r0, r6, lsl r6
    2140:	00250713 	eoreq	r0, r5, r3, lsl r7
    2144:	1d330000 	ldcne	0, cr0, [r3, #-0]
    2148:	d4190000 	ldrle	r0, [r9], #-0
    214c:	2508004a 	strcs	r0, [r8, #-74]	; 0x4a
    2150:	0000003f 	andeq	r0, r0, pc, lsr r0
    2154:	00015c31 	andeq	r5, r1, r1, lsr ip
    2158:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    215c:	00000025 	andeq	r0, r0, r5, lsr #32
    2160:	08004b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, lr}
    2164:	00000090 	muleq	r0, r0, r0
    2168:	21b99c01 			; <UNDEFINED> instruction: 0x21b99c01
    216c:	41220000 	teqmi	r2, r0
    2170:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    2174:	00000025 	andeq	r0, r0, r5, lsr #32
    2178:	00001df7 	strdeq	r1, [r0], -r7
    217c:	01005422 	tsteq	r0, r2, lsr #8
    2180:	00250718 	eoreq	r0, r5, r8, lsl r7
    2184:	1e250000 	cdpne	0, 2, cr0, cr5, cr0, {0}
    2188:	74220000 	strtvc	r0, [r2], #-0
    218c:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    2190:	00000025 	andeq	r0, r0, r5, lsr #32
    2194:	00001e53 	andeq	r1, r0, r3, asr lr
    2198:	01006616 	tsteq	r0, r6, lsl r6
    219c:	0025071a 	eoreq	r0, r5, sl, lsl r7
    21a0:	1e810000 	cdpne	0, 8, cr0, cr1, cr0, {0}
    21a4:	4c190000 	ldcmi	0, cr0, [r9], {-0}
    21a8:	2508004b 	strcs	r0, [r8, #-75]	; 0x4b
    21ac:	1900003f 	stmdbne	r0, {r0, r1, r2, r3, r4, r5}
    21b0:	08004b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp, lr}
    21b4:	00003f25 	andeq	r3, r0, r5, lsr #30
    21b8:	11733100 	cmnne	r3, r0, lsl #2
    21bc:	1f010000 	svcne	0x00010000
    21c0:	00002507 	andeq	r2, r0, r7, lsl #10
    21c4:	004bbc00 	subeq	fp, fp, r0, lsl #24
    21c8:	00007808 	andeq	r7, r0, r8, lsl #16
    21cc:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    21d0:	22000022 	andcs	r0, r0, #34	; 0x22
    21d4:	1f010041 	svcne	0x00010041
    21d8:	00002507 	andeq	r2, r0, r7, lsl #10
    21dc:	001e9f00 	andseq	r9, lr, r0, lsl #30
    21e0:	00542200 	subseq	r2, r4, r0, lsl #4
    21e4:	25071f01 	strcs	r1, [r7, #-3841]	; 0xf01
    21e8:	cd000000 	stcgt	0, cr0, [r0, #-0]
    21ec:	2200001e 	andcs	r0, r0, #30
    21f0:	1f010074 	svcne	0x00010074
    21f4:	00002507 	andeq	r2, r0, r7, lsl #10
    21f8:	001efb00 	andseq	pc, lr, r0, lsl #22
    21fc:	00661600 	rsbeq	r1, r6, r0, lsl #12
    2200:	25072101 	strcs	r2, [r7, #-257]	; 0x101
    2204:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    2208:	1900001f 	stmdbne	r0, {r0, r1, r2, r3, r4}
    220c:	08004bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, lr}
    2210:	00003f25 	andeq	r3, r0, r5, lsr #30
    2214:	117f3100 	cmnne	pc, r0, lsl #2
    2218:	26010000 	strcs	r0, [r1], -r0
    221c:	00002507 	andeq	r2, r0, r7, lsl #10
    2220:	004c3400 	subeq	r3, ip, r0, lsl #8
    2224:	00007808 	andeq	r7, r0, r8, lsl #16
    2228:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    222c:	22000022 	andcs	r0, r0, #34	; 0x22
    2230:	26010041 	strcs	r0, [r1], -r1, asr #32
    2234:	00002507 	andeq	r2, r0, r7, lsl #10
    2238:	001fed00 	andseq	lr, pc, r0, lsl #26
    223c:	00542200 	subseq	r2, r4, r0, lsl #4
    2240:	25072601 	strcs	r2, [r7, #-1537]	; 0x601
    2244:	1b000000 	blne	224c <__Stack_Size+0x1e4c>
    2248:	22000020 	andcs	r0, r0, #32
    224c:	26010074 			; <UNDEFINED> instruction: 0x26010074
    2250:	00002507 	andeq	r2, r0, r7, lsl #10
    2254:	00204900 	eoreq	r4, r0, r0, lsl #18
    2258:	00661600 	rsbeq	r1, r6, r0, lsl #12
    225c:	25072801 	strcs	r2, [r7, #-2049]	; 0x801
    2260:	77000000 	strvc	r0, [r0, -r0]
    2264:	19000020 	stmdbne	r0, {r5}
    2268:	08004c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, lr}
    226c:	00003f25 	andeq	r3, r0, r5, lsr #30
    2270:	0a693100 	beq	1a4e678 <__Stack_Size+0x1a4e278>
    2274:	2d010000 	stccs	0, cr0, [r1, #-0]
    2278:	00002507 	andeq	r2, r0, r7, lsl #10
    227c:	004cac00 	subeq	sl, ip, r0, lsl #24
    2280:	00008008 	andeq	r8, r0, r8
    2284:	cd9c0100 	ldfgts	f0, [ip]
    2288:	22000022 	andcs	r0, r0, #34	; 0x22
    228c:	2d010041 	stccs	0, cr0, [r1, #-260]	; 0xfffffefc
    2290:	00002507 	andeq	r2, r0, r7, lsl #10
    2294:	00213b00 	eoreq	r3, r1, r0, lsl #22
    2298:	00542200 	subseq	r2, r4, r0, lsl #4
    229c:	25072d01 	strcs	r2, [r7, #-3329]	; 0xd01
    22a0:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    22a4:	22000021 	andcs	r0, r0, #33	; 0x21
    22a8:	2d010074 	stccs	0, cr0, [r1, #-464]	; 0xfffffe30
    22ac:	00002507 	andeq	r2, r0, r7, lsl #10
    22b0:	00218c00 	eoreq	r8, r1, r0, lsl #24
    22b4:	00661600 	rsbeq	r1, r6, r0, lsl #12
    22b8:	25072f01 	strcs	r2, [r7, #-3841]	; 0xf01
    22bc:	ba000000 	blt	22c4 <__Stack_Size+0x1ec4>
    22c0:	19000021 	stmdbne	r0, {r0, r5}
    22c4:	08004cd2 	stmdaeq	r0, {r1, r4, r6, r7, sl, fp, lr}
    22c8:	00003f25 	andeq	r3, r0, r5, lsr #30
    22cc:	0dd21300 	ldcleq	3, cr1, [r2]
    22d0:	dd010000 	stcle	0, cr0, [r1, #-0]
    22d4:	004d2c07 	subeq	r2, sp, r7, lsl #24
    22d8:	0000cc08 	andeq	ip, r0, r8, lsl #24
    22dc:	2f9c0100 	svccs	0x009c0100
    22e0:	14000024 	strne	r0, [r0], #-36	; 0x24
    22e4:	000001eb 	andeq	r0, r0, fp, ror #3
    22e8:	0d07dd01 	stceq	13, cr13, [r7, #-4]
    22ec:	52000013 	andpl	r0, r0, #19
    22f0:	14000022 	strne	r0, [r0], #-34	; 0x22
    22f4:	000008d2 	ldrdeq	r0, [r0], -r2
    22f8:	3307dd01 	movwcc	sp, #32001	; 0x7d01
    22fc:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    2300:	1c000022 	stcne	0, cr0, [r0], {34}	; 0x22
    2304:	00000604 	andeq	r0, r0, r4, lsl #12
    2308:	f307df01 	vpmax.f32	d13, d7, d1
    230c:	02000018 	andeq	r0, r0, #24
    2310:	69165091 	ldmdbvs	r6, {r0, r4, r7, ip, lr}
    2314:	07f20100 	ldrbeq	r0, [r2, r0, lsl #2]!
    2318:	00000033 	andeq	r0, r0, r3, lsr r0
    231c:	0000229f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    2320:	000ab529 	andeq	fp, sl, r9, lsr #10
    2324:	07f40100 	ldrbeq	r0, [r4, r0, lsl #2]!
    2328:	000018f3 	strdeq	r1, [r0], -r3
    232c:	004d6c17 	subeq	r6, sp, r7, lsl ip
    2330:	00401408 	subeq	r1, r0, r8, lsl #8
    2334:	00234d00 	eoreq	r4, r3, r0, lsl #26
    2338:	52011800 	andpl	r1, r1, #0, 16
    233c:	03ff0a03 	mvnseq	r0, #12288	; 0x3000
    2340:	02510118 	subseq	r0, r1, #24, 2
    2344:	01182008 	tsteq	r8, r8
    2348:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
    234c:	4d721700 	ldclmi	7, cr1, [r2, #-0]
    2350:	3f9a0800 	svccc	0x009a0800
    2354:	23610000 	cmncs	r1, #0
    2358:	01180000 	tsteq	r8, r0
    235c:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
    2360:	4d781700 	ldclmi	7, cr1, [r8, #-0]
    2364:	3fab0800 	svccc	0x00ab0800
    2368:	23750000 	cmncs	r5, #0
    236c:	01180000 	tsteq	r8, r0
    2370:	83090250 	movwhi	r0, #37456	; 0x9250
    2374:	4d801700 	stcmi	7, cr1, [r0]
    2378:	3fbc0800 	svccc	0x00bc0800
    237c:	238d0000 	orrcs	r0, sp, #0
    2380:	01180000 	tsteq	r8, r0
    2384:	184e0151 	stmdane	lr, {r0, r4, r6, r8}^
    2388:	30015001 	andcc	r5, r1, r1
    238c:	4d881700 	stcmi	7, cr1, [r8]
    2390:	3fbc0800 	svccc	0x00bc0800
    2394:	23a50000 			; <UNDEFINED> instruction: 0x23a50000
    2398:	01180000 	tsteq	r8, r0
    239c:	18320151 	ldmdane	r2!, {r0, r4, r6, r8}
    23a0:	31015001 	tstcc	r1, r1
    23a4:	4d9c1900 	ldcmi	9, cr1, [ip]
    23a8:	3f690800 	svccc	0x00690800
    23ac:	aa170000 	bge	5c23b4 <__Stack_Size+0x5c1fb4>
    23b0:	bc08004d 	stclt	0, cr0, [r8], {77}	; 0x4d
    23b4:	c200003f 	andgt	r0, r0, #63	; 0x3f
    23b8:	18000023 	stmdane	r0, {r0, r1, r5}
    23bc:	76025001 	strvc	r5, [r2], -r1
    23c0:	c4170000 	ldrgt	r0, [r7], #-0
    23c4:	d208004d 	andle	r0, r8, #77	; 0x4d
    23c8:	d600003f 			; <UNDEFINED> instruction: 0xd600003f
    23cc:	18000023 	stmdane	r0, {r0, r1, r5}
    23d0:	74025001 	strvc	r5, [r2], #-1
    23d4:	ce170000 	cdpgt	0, 1, cr0, cr7, cr0, {0}
    23d8:	bc08004d 	stclt	0, cr0, [r8], {77}	; 0x4d
    23dc:	ea00003f 	b	24e0 <__Stack_Size+0x20e0>
    23e0:	18000023 	stmdane	r0, {r0, r1, r5}
    23e4:	76025001 	strvc	r5, [r2], -r1
    23e8:	d4170001 	ldrle	r0, [r7], #-1
    23ec:	e708004d 	str	r0, [r8, -sp, asr #32]
    23f0:	fe00003f 	mcr2	0, 0, r0, cr0, cr15, {1}
    23f4:	18000023 	stmdane	r0, {r0, r1, r5}
    23f8:	74025001 	strvc	r5, [r2], #-1
    23fc:	e0170000 	ands	r0, r7, r0
    2400:	bc08004d 	stclt	0, cr0, [r8], {77}	; 0x4d
    2404:	1200003f 	andne	r0, r0, #63	; 0x3f
    2408:	18000024 	stmdane	r0, {r2, r5}
    240c:	76025001 	strvc	r5, [r2], -r1
    2410:	ee170002 	cdp	0, 1, cr0, cr7, cr2, {0}
    2414:	fc08004d 	stc2	0, cr0, [r8], {77}	; 0x4d
    2418:	2500003f 	strcs	r0, [r0, #-63]	; 0x3f
    241c:	18000024 	stmdane	r0, {r2, r5}
    2420:	46015001 	strmi	r5, [r1], -r1
    2424:	4df83200 	lfmmi	f3, 2, [r8]
    2428:	400d0800 	andmi	r0, sp, r0, lsl #16
    242c:	13000000 	movwne	r0, #0
    2430:	00000dab 	andeq	r0, r0, fp, lsr #27
    2434:	f8080c01 			; <UNDEFINED> instruction: 0xf8080c01
    2438:	b808004d 	stmdalt	r8, {r0, r2, r3, r6}
    243c:	01000000 	mrseq	r0, (UNDEF: 0)
    2440:	0025919c 	mlaeq	r5, ip, r1, r9
    2444:	06fd1400 	ldrbteq	r1, [sp], r0, lsl #8
    2448:	0c010000 	stceq	0, cr0, [r1], {-0}
    244c:	00130d08 	andseq	r0, r3, r8, lsl #26
    2450:	0022b300 	eoreq	fp, r2, r0, lsl #6
    2454:	08d21400 	ldmeq	r2, {sl, ip}^
    2458:	0c010000 	stceq	0, cr0, [r1], {-0}
    245c:	00003308 	andeq	r3, r0, r8, lsl #6
    2460:	0022df00 	eoreq	sp, r2, r0, lsl #30
    2464:	0aaf1c00 	beq	febc946c <SCS_BASE+0x1ebbb46c>
    2468:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    246c:	001dfb08 	andseq	pc, sp, r8, lsl #22
    2470:	5c910200 	lfmpl	f0, 4, [r1], {0}
    2474:	01006916 	tsteq	r0, r6, lsl r9
    2478:	0033081b 	eorseq	r0, r3, fp, lsl r8
    247c:	23000000 	movwcs	r0, #0
    2480:	7a290000 	bvc	a42488 <__Stack_Size+0xa42088>
    2484:	0100000f 	tsteq	r0, pc
    2488:	1dfb081d 	ldclne	8, cr0, [fp, #116]!	; 0x74
    248c:	24170000 	ldrcs	r0, [r7], #-0
    2490:	1408004e 	strne	r0, [r8], #-78	; 0x4e
    2494:	af000040 	svcge	0x00000040
    2498:	18000024 	stmdane	r0, {r2, r5}
    249c:	0a035201 	beq	d6ca8 <__Stack_Size+0xd68a8>
    24a0:	011803ff 			; <UNDEFINED> instruction: 0x011803ff
    24a4:	20080251 	andcs	r0, r8, r1, asr r2
    24a8:	02500118 	subseq	r0, r0, #24, 2
    24ac:	1700fe09 	strne	pc, [r0, -r9, lsl #28]
    24b0:	08004e2a 	stmdaeq	r0, {r1, r3, r5, r9, sl, fp, lr}
    24b4:	00003f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    24b8:	000024c3 	andeq	r2, r0, r3, asr #9
    24bc:	02500118 	subseq	r0, r0, #24, 2
    24c0:	1700fe09 	strne	pc, [r0, -r9, lsl #28]
    24c4:	08004e30 	stmdaeq	r0, {r4, r5, r9, sl, fp, lr}
    24c8:	00003fab 	andeq	r3, r0, fp, lsr #31
    24cc:	000024d7 	ldrdeq	r2, [r0], -r7
    24d0:	02500118 	subseq	r0, r0, #24, 2
    24d4:	17008309 	strne	r8, [r0, -r9, lsl #6]
    24d8:	08004e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, lr}
    24dc:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    24e0:	000024ef 	andeq	r2, r0, pc, ror #9
    24e4:	01510118 	cmpeq	r1, r8, lsl r1
    24e8:	5001184e 	andpl	r1, r1, lr, asr #16
    24ec:	17003001 	strne	r3, [r0, -r1]
    24f0:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
    24f4:	00003fbc 			; <UNDEFINED> instruction: 0x00003fbc
    24f8:	00002507 	andeq	r2, r0, r7, lsl #10
    24fc:	01510118 	cmpeq	r1, r8, lsl r1
    2500:	50011832 	andpl	r1, r1, r2, lsr r8
    2504:	19003101 	stmdbne	r0, {r0, r8, ip, sp}
    2508:	08004e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, lr}
    250c:	00003f69 	andeq	r3, r0, r9, ror #30
    2510:	004e6217 	subeq	r6, lr, r7, lsl r2
    2514:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    2518:	00252400 	eoreq	r2, r5, r0, lsl #8
    251c:	50011800 	andpl	r1, r1, r0, lsl #16
    2520:	00007602 	andeq	r7, r0, r2, lsl #12
    2524:	004e7c17 	subeq	r7, lr, r7, lsl ip
    2528:	003fd208 	eorseq	sp, pc, r8, lsl #4
    252c:	00253800 	eoreq	r3, r5, r0, lsl #16
    2530:	50011800 	andpl	r1, r1, r0, lsl #16
    2534:	00007402 	andeq	r7, r0, r2, lsl #8
    2538:	004e8617 	subeq	r8, lr, r7, lsl r6
    253c:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    2540:	00254c00 	eoreq	r4, r5, r0, lsl #24
    2544:	50011800 	andpl	r1, r1, r0, lsl #16
    2548:	00017602 	andeq	r7, r1, r2, lsl #12
    254c:	004e8c17 	subeq	r8, lr, r7, lsl ip
    2550:	003fe708 	eorseq	lr, pc, r8, lsl #14
    2554:	00256000 	eoreq	r6, r5, r0
    2558:	50011800 	andpl	r1, r1, r0, lsl #16
    255c:	00007402 	andeq	r7, r0, r2, lsl #8
    2560:	004e9817 	subeq	r9, lr, r7, lsl r8
    2564:	003fbc08 	eorseq	fp, pc, r8, lsl #24
    2568:	00257400 	eoreq	r7, r5, r0, lsl #8
    256c:	50011800 	andpl	r1, r1, r0, lsl #16
    2570:	00027602 	andeq	r7, r2, r2, lsl #12
    2574:	004ea617 	subeq	sl, lr, r7, lsl r6
    2578:	003ffc08 	eorseq	pc, pc, r8, lsl #24
    257c:	00258700 	eoreq	r8, r5, r0, lsl #14
    2580:	50011800 	andpl	r1, r1, r0, lsl #16
    2584:	32003d01 	andcc	r3, r0, #1, 26	; 0x40
    2588:	08004eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, lr}
    258c:	0000400d 	andeq	r4, r0, sp
    2590:	11942000 	orrsne	r2, r4, r0
    2594:	35010000 	strcc	r0, [r1, #-0]
    2598:	004eb008 	subeq	fp, lr, r8
    259c:	00002608 	andeq	r2, r0, r8, lsl #12
    25a0:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    25a4:	33000025 	movwcc	r0, #37	; 0x25
    25a8:	000012ee 	andeq	r1, r0, lr, ror #5
    25ac:	66083501 	strvs	r3, [r8], -r1, lsl #10
    25b0:	0100000d 	tsteq	r0, sp
    25b4:	096b3350 	stmdbeq	fp!, {r4, r6, r8, r9, ip, sp}^
    25b8:	35010000 	strcc	r0, [r1, #-0]
    25bc:	000d6608 	andeq	r6, sp, r8, lsl #12
    25c0:	00510100 	subseq	r0, r1, r0, lsl #2
    25c4:	000ccd13 	andeq	ip, ip, r3, lsl sp
    25c8:	08420100 	stmdaeq	r2, {r8}^
    25cc:	08004ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, lr}
    25d0:	000001a8 	andeq	r0, r0, r8, lsr #3
    25d4:	26099c01 	strcs	r9, [r9], -r1, lsl #24
    25d8:	ad140000 	ldcge	0, cr0, [r4, #-0]
    25dc:	01000012 	tsteq	r0, r2, lsl r0
    25e0:	0d660842 	stcleq	8, cr0, [r6, #-264]!	; 0xfffffef8
    25e4:	23140000 	tstcs	r4, #0
    25e8:	b5140000 	ldrlt	r0, [r4, #-0]
    25ec:	01000012 	tsteq	r0, r2, lsl r0
    25f0:	0d660842 	stcleq	8, cr0, [r6, #-264]!	; 0xfffffef8
    25f4:	23320000 	teqcs	r2, #0
    25f8:	52220000 	eorpl	r0, r2, #0
    25fc:	08420100 	stmdaeq	r2, {r8}^
    2600:	00000d66 	andeq	r0, r0, r6, ror #26
    2604:	00002350 	andeq	r2, r0, r0, asr r3
    2608:	0bde1300 	bleq	ff787210 <SCS_BASE+0x1f779210>
    260c:	33010000 	movwcc	r0, #4096	; 0x1000
    2610:	00507e07 	subseq	r7, r0, r7, lsl #28
    2614:	0001ee08 	andeq	lr, r1, r8, lsl #28
    2618:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    261c:	1b000029 	blne	26c8 <__Stack_Size+0x22c8>
    2620:	00000d46 	andeq	r0, r0, r6, asr #26
    2624:	84073601 	strhi	r3, [r7], #-1537	; 0x601
    2628:	6e000020 	cdpvs	0, 0, cr0, cr0, cr0, {1}
    262c:	1c000023 	stcne	0, cr0, [r0], {35}	; 0x23
    2630:	00000213 	andeq	r0, r0, r3, lsl r2
    2634:	23073f01 	movwcs	r3, #32513	; 0x7f01
    2638:	03000013 	movweq	r0, #19
    263c:	1c7dc091 	ldclne	0, cr12, [sp], #-580	; 0xfffffdbc
    2640:	00000b87 	andeq	r0, r0, r7, lsl #23
    2644:	23074001 	movwcs	r4, #28673	; 0x7001
    2648:	03000013 	movweq	r0, #19
    264c:	1c7de491 	cfldrdne	mvd14, [sp], #-580	; 0xfffffdbc
    2650:	00000ffa 	strdeq	r0, [r0], -sl
    2654:	23074101 	movwcs	r4, #28929	; 0x7101
    2658:	03000013 	movweq	r0, #19
    265c:	277e8891 			; <UNDEFINED> instruction: 0x277e8891
    2660:	000000e1 	andeq	r0, r0, r1, ror #1
    2664:	25074301 	strcs	r4, [r7, #-769]	; 0x301
    2668:	04000000 	streq	r0, [r0], #-0
    266c:	00000000 	andeq	r0, r0, r0
    2670:	0007091c 	andeq	r0, r7, ip, lsl r9
    2674:	07480100 	strbeq	r0, [r8, -r0, lsl #2]
    2678:	00001313 	andeq	r1, r0, r3, lsl r3
    267c:	7cc89103 	stfvcp	f1, [r8], {3}
    2680:	00080d1c 	andeq	r0, r8, ip, lsl sp
    2684:	074d0100 	strbeq	r0, [sp, -r0, lsl #2]
    2688:	00001313 	andeq	r1, r0, r3, lsl r3
    268c:	7cd49103 	ldfvcp	f1, [r4], {3}
    2690:	0002761c 	andeq	r7, r2, ip, lsl r6
    2694:	07520100 	ldrbeq	r0, [r2, -r0, lsl #2]
    2698:	00001313 	andeq	r1, r0, r3, lsl r3
    269c:	7ce09103 	stfvcp	f1, [r0], #12
    26a0:	000fab1c 	andeq	sl, pc, ip, lsl fp	; <UNPREDICTABLE>
    26a4:	07540100 	ldrbeq	r0, [r4, -r0, lsl #2]
    26a8:	000018f3 	strdeq	r1, [r0], -r3
    26ac:	7d909103 	ldfvcd	f1, [r0, #12]
    26b0:	000fb21c 	andeq	fp, pc, ip, lsl r2	; <UNPREDICTABLE>
    26b4:	07610100 	strbeq	r0, [r1, -r0, lsl #2]!
    26b8:	00001323 	andeq	r1, r0, r3, lsr #6
    26bc:	7eac9103 	tanvce	f1, f3
    26c0:	0011de1c 	andseq	sp, r1, ip, lsl lr
    26c4:	07620100 	strbeq	r0, [r2, -r0, lsl #2]!
    26c8:	00001323 	andeq	r1, r0, r3, lsr #6
    26cc:	7ed09103 	atnvcs	f1, f3
    26d0:	00100e1c 	andseq	r0, r0, ip, lsl lr
    26d4:	07630100 	strbeq	r0, [r3, -r0, lsl #2]!
    26d8:	00001323 	andeq	r1, r0, r3, lsr #6
    26dc:	7ef49103 	nrmvcs	f1, f3
    26e0:	0003e21c 	andeq	lr, r3, ip, lsl r2
    26e4:	07680100 	strbeq	r0, [r8, -r0, lsl #2]!
    26e8:	00001313 	andeq	r1, r0, r3, lsl r3
    26ec:	7cec9103 	stfvcp	f1, [ip], #12
    26f0:	0008f51c 	andeq	pc, r8, ip, lsl r5	; <UNPREDICTABLE>
    26f4:	076d0100 	strbeq	r0, [sp, -r0, lsl #2]!
    26f8:	00001313 	andeq	r1, r0, r3, lsl r3
    26fc:	7cf89103 	ldfvcp	f1, [r8], #12
    2700:	00101d1c 	andseq	r1, r0, ip, lsl sp
    2704:	076f0100 	strbeq	r0, [pc, -r0, lsl #2]!
    2708:	000018f3 	strdeq	r1, [r0], -r3
    270c:	7da89103 	stfvcd	f1, [r8, #12]!
    2710:	0000071c 	andeq	r0, r0, ip, lsl r7
    2714:	07700100 	ldrbeq	r0, [r0, -r0, lsl #2]!
    2718:	00001323 	andeq	r1, r0, r3, lsr #6
    271c:	7f989103 	svcvc	0x00989103
    2720:	0009f91c 	andeq	pc, r9, ip, lsl r9	; <UNPREDICTABLE>
    2724:	07720100 	ldrbeq	r0, [r2, -r0, lsl #2]!
    2728:	00001313 	andeq	r1, r0, r3, lsl r3
    272c:	7d849103 	stfvcd	f1, [r4, #12]
    2730:	0005b21c 	andeq	fp, r5, ip, lsl r2
    2734:	07730100 	ldrbeq	r0, [r3, -r0, lsl #2]!
    2738:	00001323 	andeq	r1, r0, r3, lsr #6
    273c:	7fbc9103 	svcvc	0x00bc9103
    2740:	0005db34 	andeq	sp, r5, r4, lsr fp
    2744:	00508600 	subseq	r8, r0, r0, lsl #12
    2748:	00001608 	andeq	r1, r0, r8, lsl #12
    274c:	073a0100 	ldreq	r0, [sl, -r0, lsl #2]!
    2750:	0000276d 	andeq	r2, r0, sp, ror #14
    2754:	0005ec35 	andeq	lr, r5, r5, lsr ip
    2758:	50863600 	addpl	r3, r6, r0, lsl #12
    275c:	00160800 	andseq	r0, r6, r0, lsl #16
    2760:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    2764:	cc000005 	stcgt	0, cr0, [r0], {5}
    2768:	00000023 	andeq	r0, r0, r3, lsr #32
    276c:	05db3400 	ldrbeq	r3, [fp, #1024]	; 0x400
    2770:	509c0000 	addspl	r0, ip, r0
    2774:	00160800 	andseq	r0, r6, r0, lsl #16
    2778:	3b010000 	blcc	42780 <__Stack_Size+0x42380>
    277c:	00279a07 	eoreq	r9, r7, r7, lsl #20
    2780:	05ec3500 	strbeq	r3, [ip, #1280]!	; 0x500
    2784:	9c360000 	ldcls	0, cr0, [r6], #-0
    2788:	16080050 			; <UNDEFINED> instruction: 0x16080050
    278c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    2790:	000005f8 	strdeq	r0, [r0], -r8
    2794:	000023df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2798:	db340000 	blle	d027a0 <__Stack_Size+0xd023a0>
    279c:	b2000005 	andlt	r0, r0, #5
    27a0:	16080050 			; <UNDEFINED> instruction: 0x16080050
    27a4:	01000000 	mrseq	r0, (UNDEF: 0)
    27a8:	27c3073c 			; <UNDEFINED> instruction: 0x27c3073c
    27ac:	ec350000 	ldc	0, cr0, [r5], #-0
    27b0:	36000005 	strcc	r0, [r0], -r5
    27b4:	080050b2 	stmdaeq	r0, {r1, r4, r5, r7, ip, lr}
    27b8:	00000016 	andeq	r0, r0, r6, lsl r0
    27bc:	0005f837 	andeq	pc, r5, r7, lsr r8	; <UNPREDICTABLE>
    27c0:	34000000 	strcc	r0, [r0], #-0
    27c4:	000005db 	ldrdeq	r0, [r0], -fp
    27c8:	08005168 	stmdaeq	r0, {r3, r5, r6, r8, ip, lr}
    27cc:	00000016 	andeq	r0, r0, r6, lsl r0
    27d0:	f4076401 	vst3.8	{d6-d8}, [r7], r1
    27d4:	2d000027 	stccs	0, cr0, [r0, #-156]	; 0xffffff64
    27d8:	000005ec 	andeq	r0, r0, ip, ror #11
    27dc:	000023f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    27e0:	00516836 	subseq	r6, r1, r6, lsr r8
    27e4:	00001608 	andeq	r1, r0, r8, lsl #12
    27e8:	05f82e00 	ldrbeq	r2, [r8, #3584]!	; 0xe00
    27ec:	24090000 	strcs	r0, [r9], #-0
    27f0:	00000000 	andeq	r0, r0, r0
    27f4:	0050de17 	subseq	sp, r0, r7, lsl lr
    27f8:	000cdc08 	andeq	sp, ip, r8, lsl #24
    27fc:	00280900 	eoreq	r0, r8, r0, lsl #18
    2800:	53011800 	movwpl	r1, #6144	; 0x1800
    2804:	7dc09103 	stfvcp	f1, [r0, #12]
    2808:	50ea1700 	rscpl	r1, sl, r0, lsl #14
    280c:	0cdc0800 	ldcleq	8, cr0, [ip], {0}
    2810:	282c0000 	stmdacs	ip!, {}	; <UNPREDICTABLE>
    2814:	01180000 	tsteq	r8, r0
    2818:	e4910353 	ldr	r0, [r1], #851	; 0x353
    281c:	5101187d 	tstpl	r1, sp, ror r8
    2820:	2508f503 	strcs	pc, [r8, #-1283]	; 0x503
    2824:	03500118 	cmpeq	r0, #24, 2
    2828:	002509f5 	strdeq	r0, [r5], -r5	; <UNPREDICTABLE>
    282c:	0050f417 	subseq	pc, r0, r7, lsl r4	; <UNPREDICTABLE>
    2830:	0025c408 	eoreq	ip, r5, r8, lsl #8
    2834:	00284f00 	eoreq	r4, r8, r0, lsl #30
    2838:	52011800 	andpl	r1, r1, #0, 16
    283c:	7e889103 	sinvce	f1, f3
    2840:	03510118 	cmpeq	r1, #24, 2
    2844:	187de491 	ldmdane	sp!, {r0, r4, r7, sl, sp, lr, pc}^
    2848:	91035001 	tstls	r3, r1
    284c:	17007dc0 	strne	r7, [r0, -r0, asr #27]
    2850:	08005128 	stmdaeq	r0, {r3, r5, r8, ip, lr}
    2854:	00000d6c 	andeq	r0, r0, ip, ror #26
    2858:	00002871 	andeq	r2, r0, r1, ror r8
    285c:	03520118 	cmpeq	r2, #24, 2
    2860:	187ce091 	ldmdane	ip!, {r0, r4, r7, sp, lr, pc}^
    2864:	91035101 	tstls	r3, r1, lsl #2
    2868:	01187cd4 			; <UNDEFINED> instruction: 0x01187cd4
    286c:	007d0250 	rsbseq	r0, sp, r0, asr r2
    2870:	51321700 	teqpl	r2, r0, lsl #14
    2874:	14040800 	strne	r0, [r4], #-2048	; 0x800
    2878:	28940000 	ldmcs	r4, {}	; <UNPREDICTABLE>
    287c:	01180000 	tsteq	r8, r0
    2880:	90910352 	addsls	r0, r1, r2, asr r3
    2884:	5101187d 	tstpl	r1, sp, ror r8
    2888:	7e889103 	sinvce	f1, f3
    288c:	03500118 	cmpeq	r0, #24, 2
    2890:	007ce091 			; <UNDEFINED> instruction: 0x007ce091
    2894:	00518817 	subseq	r8, r1, r7, lsl r8
    2898:	000cdc08 	andeq	sp, ip, r8, lsl #24
    289c:	0028a900 	eoreq	sl, r8, r0, lsl #18
    28a0:	53011800 	movwpl	r1, #6144	; 0x1800
    28a4:	7eac9103 	tanvce	f1, f3
    28a8:	51901700 	orrspl	r1, r0, r0, lsl #14
    28ac:	25910800 	ldrcs	r0, [r1, #2048]	; 0x800
    28b0:	28c50000 	stmiacs	r5, {}^	; <UNPREDICTABLE>
    28b4:	01180000 	tsteq	r8, r0
    28b8:	d0910351 	addsle	r0, r1, r1, asr r3
    28bc:	5001187e 	andpl	r1, r1, lr, ror r8
    28c0:	7e889103 	sinvce	f1, f3
    28c4:	519a1700 	orrspl	r1, sl, r0, lsl #14
    28c8:	25c40800 	strbcs	r0, [r4, #2048]	; 0x800
    28cc:	28e80000 	stmiacs	r8!, {}^	; <UNPREDICTABLE>
    28d0:	01180000 	tsteq	r8, r0
    28d4:	f4910352 			; <UNDEFINED> instruction: 0xf4910352
    28d8:	5101187e 	tstpl	r1, lr, ror r8
    28dc:	7eac9103 	tanvce	f1, f3
    28e0:	03500118 	cmpeq	r0, #24, 2
    28e4:	007ed091 			; <UNDEFINED> instruction: 0x007ed091
    28e8:	0051c817 	subseq	ip, r1, r7, lsl r8
    28ec:	000d6c08 	andeq	r6, sp, r8, lsl #24
    28f0:	00290a00 	eoreq	r0, r9, r0, lsl #20
    28f4:	52011800 	andpl	r1, r1, #0, 16
    28f8:	7cf89103 	ldfvcp	f1, [r8], #12
    28fc:	03510118 	cmpeq	r1, #24, 2
    2900:	187cec91 	ldmdane	ip!, {r0, r4, r7, sl, fp, sp, lr, pc}^
    2904:	7d025001 	stcvc	0, cr5, [r2, #-4]
    2908:	d0170000 	andsle	r0, r7, r0
    290c:	91080051 	qaddls	r0, r1, r8
    2910:	26000025 	strcs	r0, [r0], -r5, lsr #32
    2914:	18000029 	stmdane	r0, {r0, r3, r5}
    2918:	91035101 	tstls	r3, r1, lsl #2
    291c:	01187f98 			; <UNDEFINED> instruction: 0x01187f98
    2920:	f4910350 			; <UNDEFINED> instruction: 0xf4910350
    2924:	d817007e 	ldmdale	r7, {r1, r2, r3, r4, r5, r6}
    2928:	91080051 	qaddls	r0, r1, r8
    292c:	42000025 	andmi	r0, r0, #37	; 0x25
    2930:	18000029 	stmdane	r0, {r0, r3, r5}
    2934:	91035101 	tstls	r3, r1, lsl #2
    2938:	01187fbc 			; <UNDEFINED> instruction: 0x01187fbc
    293c:	ac910350 	ldcge	3, cr0, [r1], {80}	; 0x50
    2940:	e217007e 	ands	r0, r7, #126	; 0x7e
    2944:	b3080051 	movwlt	r0, #32849	; 0x8051
    2948:	6500000d 	strvs	r0, [r0, #-13]
    294c:	18000029 	stmdane	r0, {r0, r3, r5}
    2950:	91035201 	tstls	r3, r1, lsl #4
    2954:	01187d84 	tsteq	r8, r4, lsl #27
    2958:	f8910351 			; <UNDEFINED> instruction: 0xf8910351
    295c:	5001187c 	andpl	r1, r1, ip, ror r8
    2960:	7fbc9103 	svcvc	0x00bc9103
    2964:	51ec1700 	mvnpl	r1, r0, lsl #14
    2968:	0ebb0800 	cdpeq	8, 11, cr0, cr11, cr0, {0}
    296c:	29880000 	stmibcs	r8, {}	; <UNPREDICTABLE>
    2970:	01180000 	tsteq	r8, r0
    2974:	a8910352 	ldmge	r1, {r1, r4, r6, r8, r9}
    2978:	5101187d 	tstpl	r1, sp, ror r8
    297c:	7f989103 	svcvc	0x00989103
    2980:	03500118 	cmpeq	r0, #24, 2
    2984:	007d8491 			; <UNDEFINED> instruction: 0x007d8491
    2988:	00523817 	subseq	r3, r2, r7, lsl r8
    298c:	0022cd08 	eoreq	ip, r2, r8, lsl #26
    2990:	0029a200 	eoreq	sl, r9, r0, lsl #4
    2994:	51011800 	tstpl	r1, r0, lsl #16
    2998:	01183101 	tsteq	r8, r1, lsl #2
    299c:	a8910350 	ldmge	r1, {r4, r6, r8, r9}
    29a0:	4017007d 	andsmi	r0, r7, sp, ror r0
    29a4:	cd080052 	stcgt	0, cr0, [r8, #-328]	; 0xfffffeb8
    29a8:	bc000022 	stclt	0, cr0, [r0], {34}	; 0x22
    29ac:	18000029 	stmdane	r0, {r0, r3, r5}
    29b0:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    29b4:	03500118 	cmpeq	r0, #24, 2
    29b8:	007d9091 			; <UNDEFINED> instruction: 0x007d9091
    29bc:	00524817 	subseq	r4, r2, r7, lsl r8
    29c0:	00242f08 	eoreq	r2, r4, r8, lsl #30
    29c4:	0029d800 	eoreq	sp, r9, r0, lsl #16
    29c8:	51011800 	tstpl	r1, r0, lsl #16
    29cc:	01183101 	tsteq	r8, r1, lsl #2
    29d0:	c4030550 	strgt	r0, [r3], #-1360	; 0x550
    29d4:	00200006 	eoreq	r0, r0, r6
    29d8:	0052502f 	subseq	r5, r2, pc, lsr #32
    29dc:	00242f08 	eoreq	r2, r4, r8, lsl #30
    29e0:	51011800 	tstpl	r1, r0, lsl #16
    29e4:	01183201 	tsteq	r8, r1, lsl #4
    29e8:	d0030550 	andle	r0, r3, r0, asr r5
    29ec:	00200006 	eoreq	r0, r0, r6
    29f0:	082c1300 	stmdaeq	ip!, {r8, r9, ip}
    29f4:	87010000 	strhi	r0, [r1, -r0]
    29f8:	00526c07 	subseq	r6, r2, r7, lsl #24
    29fc:	0001f408 	andeq	pc, r1, r8, lsl #8
    2a00:	d69c0100 	ldrle	r0, [ip], r0, lsl #2
    2a04:	1b00002d 	blne	2ac0 <__Stack_Size+0x26c0>
    2a08:	00000d46 	andeq	r0, r0, r6, asr #26
    2a0c:	84078901 	strhi	r8, [r7], #-2305	; 0x901
    2a10:	36000020 	strcc	r0, [r0], -r0, lsr #32
    2a14:	1c000024 	stcne	0, cr0, [r0], {36}	; 0x24
    2a18:	00000709 	andeq	r0, r0, r9, lsl #14
    2a1c:	13079201 	movwne	r9, #29185	; 0x7201
    2a20:	03000013 	movweq	r0, #19
    2a24:	1c7cd091 	ldclne	0, cr13, [ip], #-580	; 0xfffffdbc
    2a28:	000011f6 	strdeq	r1, [r0], -r6
    2a2c:	23079801 	movwcs	r9, #30721	; 0x7801
    2a30:	03000013 	movweq	r0, #19
    2a34:	1c7dc891 	ldclne	8, cr12, [sp], #-580	; 0xfffffdbc
    2a38:	00001207 	andeq	r1, r0, r7, lsl #4
    2a3c:	23079901 	movwcs	r9, #30977	; 0x7901
    2a40:	03000013 	movweq	r0, #19
    2a44:	1c7dec91 	ldclne	12, cr14, [sp], #-580	; 0xfffffdbc
    2a48:	00000c93 	muleq	r0, r3, ip
    2a4c:	23079a01 	movwcs	r9, #31233	; 0x7a01
    2a50:	03000013 	movweq	r0, #19
    2a54:	277e9091 			; <UNDEFINED> instruction: 0x277e9091
    2a58:	000000e1 	andeq	r0, r0, r1, ror #1
    2a5c:	25079b01 	strcs	r9, [r7, #-2817]	; 0xb01
    2a60:	04000000 	streq	r0, [r0], #-0
    2a64:	00000000 	andeq	r0, r0, r0
    2a68:	00046c1c 	andeq	r6, r4, ip, lsl ip
    2a6c:	07a00100 	streq	r0, [r0, r0, lsl #2]!
    2a70:	00001313 	andeq	r1, r0, r3, lsl r3
    2a74:	7cdc9103 	ldfvcp	f1, [ip], {3}
    2a78:	000c7b1c 	andeq	r7, ip, ip, lsl fp
    2a7c:	07a50100 	streq	r0, [r5, r0, lsl #2]!
    2a80:	00001313 	andeq	r1, r0, r3, lsl r3
    2a84:	7ce89103 	stfvcp	f1, [r8], #12
    2a88:	00101d1c 	andseq	r1, r0, ip, lsl sp
    2a8c:	07a80100 	streq	r0, [r8, r0, lsl #2]!
    2a90:	000018f3 	strdeq	r1, [r0], -r3
    2a94:	7d989103 	ldfvcd	f1, [r8, #12]
    2a98:	000a2d1c 	andeq	r2, sl, ip, lsl sp
    2a9c:	07b40100 	ldreq	r0, [r4, r0, lsl #2]!
    2aa0:	00001323 	andeq	r1, r0, r3, lsr #6
    2aa4:	7eb49103 	asnvcs	f1, f3
    2aa8:	0009291c 	andeq	r2, r9, ip, lsl r9
    2aac:	07b60100 	ldreq	r0, [r6, r0, lsl #2]!
    2ab0:	00001323 	andeq	r1, r0, r3, lsr #6
    2ab4:	7ed89103 	atnvce	f1, f3
    2ab8:	000e301c 	andeq	r3, lr, ip, lsl r0
    2abc:	07b70100 	ldreq	r0, [r7, r0, lsl #2]!
    2ac0:	00001323 	andeq	r1, r0, r3, lsr #6
    2ac4:	7efc9103 	nrmvce	f1, f3
    2ac8:	00080d1c 	andeq	r0, r8, ip, lsl sp
    2acc:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    2ad0:	00001313 	andeq	r1, r0, r3, lsl r3
    2ad4:	7cf49103 	ldfvcp	f1, [r4], #12
    2ad8:	0002761c 	andeq	r7, r2, ip, lsl r6
    2adc:	07c00100 	strbeq	r0, [r0, r0, lsl #2]
    2ae0:	00001313 	andeq	r1, r0, r3, lsl r3
    2ae4:	7d809103 	stfvcd	f1, [r0, #12]
    2ae8:	000db91c 	andeq	fp, sp, ip, lsl r9
    2aec:	07c20100 	strbeq	r0, [r2, r0, lsl #2]
    2af0:	00001313 	andeq	r1, r0, r3, lsl r3
    2af4:	7d8c9103 	stfvcd	f1, [ip, #12]
    2af8:	0005461c 	andeq	r4, r5, ip, lsl r6
    2afc:	07c40100 	strbeq	r0, [r4, r0, lsl #2]
    2b00:	00001323 	andeq	r1, r0, r3, lsr #6
    2b04:	7fa09103 	svcvc	0x00a09103
    2b08:	000c691c 	andeq	r6, ip, ip, lsl r9
    2b0c:	07c80100 	strbeq	r0, [r8, r0, lsl #2]
    2b10:	00001323 	andeq	r1, r0, r3, lsr #6
    2b14:	1c449102 	stfnep	f1, [r4], {2}
    2b18:	00000fab 	andeq	r0, r0, fp, lsr #31
    2b1c:	f307cb01 	vqrdmulh.s<illegal width 8>	d12, d7, d1
    2b20:	03000018 	movweq	r0, #24
    2b24:	347db091 	ldrbtcc	fp, [sp], #-145	; 0x91
    2b28:	000005db 	ldrdeq	r0, [r0], -fp
    2b2c:	08005274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, lr}
    2b30:	00000016 	andeq	r0, r0, r6, lsl r0
    2b34:	54078e01 	strpl	r8, [r7], #-3585	; 0xe01
    2b38:	3500002b 	strcc	r0, [r0, #-43]	; 0x2b
    2b3c:	000005ec 	andeq	r0, r0, ip, ror #11
    2b40:	00527436 	subseq	r7, r2, r6, lsr r4
    2b44:	00001608 	andeq	r1, r0, r8, lsl #12
    2b48:	05f82e00 	ldrbeq	r2, [r8, #3584]!	; 0xe00
    2b4c:	24bc0000 	ldrtcs	r0, [ip], #0
    2b50:	00000000 	andeq	r0, r0, r0
    2b54:	0005db34 	andeq	sp, r5, r4, lsr fp
    2b58:	00528a00 	subseq	r8, r2, r0, lsl #20
    2b5c:	00001608 	andeq	r1, r0, r8, lsl #12
    2b60:	078f0100 	streq	r0, [pc, r0, lsl #2]
    2b64:	00002b81 	andeq	r2, r0, r1, lsl #23
    2b68:	0005ec35 	andeq	lr, r5, r5, lsr ip
    2b6c:	528a3600 	addpl	r3, sl, #0, 12
    2b70:	00160800 	andseq	r0, r6, r0, lsl #16
    2b74:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    2b78:	cf000005 	svcgt	0x00000005
    2b7c:	00000024 	andeq	r0, r0, r4, lsr #32
    2b80:	05db3000 	ldrbeq	r3, [fp]
    2b84:	52a00000 	adcpl	r0, r0, #0
    2b88:	00680800 	rsbeq	r0, r8, r0, lsl #16
    2b8c:	90010000 	andls	r0, r1, r0
    2b90:	002baa07 	eoreq	sl, fp, r7, lsl #20
    2b94:	05ec3500 	strbeq	r3, [ip, #1280]!	; 0x500
    2b98:	68250000 	stmdavs	r5!, {}	; <UNPREDICTABLE>
    2b9c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    2ba0:	000005f8 	strdeq	r0, [r0], -r8
    2ba4:	000024e2 	andeq	r2, r0, r2, ror #9
    2ba8:	db340000 	blle	d02bb0 <__Stack_Size+0xd027b0>
    2bac:	64000005 	strvs	r0, [r0], #-5
    2bb0:	16080053 			; <UNDEFINED> instruction: 0x16080053
    2bb4:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb8:	2bdb07b5 	blcs	ff6c4a94 <SCS_BASE+0x1f6b6a94>
    2bbc:	ec2d0000 	stc	0, cr0, [sp], #-0
    2bc0:	f5000005 			; <UNDEFINED> instruction: 0xf5000005
    2bc4:	36000024 	strcc	r0, [r0], -r4, lsr #32
    2bc8:	08005364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, lr}
    2bcc:	00000016 	andeq	r0, r0, r6, lsl r0
    2bd0:	0005f82e 	andeq	pc, r5, lr, lsr #16
    2bd4:	00250c00 	eoreq	r0, r5, r0, lsl #24
    2bd8:	17000000 	strne	r0, [r0, -r0]
    2bdc:	080052d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, lr}
    2be0:	00000cdc 	ldrdeq	r0, [r0], -ip
    2be4:	00002bf0 	strdeq	r2, [r0], -r0
    2be8:	03530118 	cmpeq	r3, #24, 2
    2bec:	007dc891 			; <UNDEFINED> instruction: 0x007dc891
    2bf0:	0052e017 	subseq	lr, r2, r7, lsl r0
    2bf4:	000cdc08 	andeq	sp, ip, r8, lsl #24
    2bf8:	002c1300 	eoreq	r1, ip, r0, lsl #6
    2bfc:	53011800 	movwpl	r1, #6144	; 0x1800
    2c00:	7dec9103 	stfvcp	f1, [ip, #12]!
    2c04:	03510118 	cmpeq	r1, #24, 2
    2c08:	182505f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, sl}
    2c0c:	f5035001 			; <UNDEFINED> instruction: 0xf5035001
    2c10:	17002506 	strne	r2, [r0, -r6, lsl #10]
    2c14:	080052ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip, lr}
    2c18:	000025c4 	andeq	r2, r0, r4, asr #11
    2c1c:	00002c36 	andeq	r2, r0, r6, lsr ip
    2c20:	03520118 	cmpeq	r2, #24, 2
    2c24:	187e9091 	ldmdane	lr!, {r0, r4, r7, ip, pc}^
    2c28:	91035101 	tstls	r3, r1, lsl #2
    2c2c:	01187dec 	tsteq	r8, ip, ror #27
    2c30:	c8910350 	ldmgt	r1, {r4, r6, r8, r9}
    2c34:	1817007d 	ldmdane	r7, {r0, r2, r3, r4, r5, r6}
    2c38:	6c080053 	stcvs	0, cr0, [r8], {83}	; 0x53
    2c3c:	5800000d 	stmdapl	r0, {r0, r2, r3}
    2c40:	1800002c 	stmdane	r0, {r2, r3, r5}
    2c44:	91035201 	tstls	r3, r1, lsl #4
    2c48:	01187ce8 	tsteq	r8, r8, ror #25
    2c4c:	dc910351 	ldcle	3, cr0, [r1], {81}	; 0x51
    2c50:	5001187c 	andpl	r1, r1, ip, ror r8
    2c54:	00007d02 	andeq	r7, r0, r2, lsl #26
    2c58:	00532217 	subseq	r2, r3, r7, lsl r2
    2c5c:	000ebb08 	andeq	fp, lr, r8, lsl #22
    2c60:	002c7b00 	eoreq	r7, ip, r0, lsl #22
    2c64:	52011800 	andpl	r1, r1, #0, 16
    2c68:	7d989103 	ldfvcd	f1, [r8, #12]
    2c6c:	03510118 	cmpeq	r1, #24, 2
    2c70:	187e9091 	ldmdane	lr!, {r0, r4, r7, ip, pc}^
    2c74:	91035001 	tstls	r3, r1
    2c78:	17007ce8 	strne	r7, [r0, -r8, ror #25]
    2c7c:	08005384 	stmdaeq	r0, {r2, r7, r8, r9, ip, lr}
    2c80:	00000cdc 	ldrdeq	r0, [r0], -ip
    2c84:	00002c90 	muleq	r0, r0, ip
    2c88:	03530118 	cmpeq	r3, #24, 2
    2c8c:	007eb491 			; <UNDEFINED> instruction: 0x007eb491
    2c90:	00538c17 	subseq	r8, r3, r7, lsl ip
    2c94:	00259108 	eoreq	r9, r5, r8, lsl #2
    2c98:	002cac00 	eoreq	sl, ip, r0, lsl #24
    2c9c:	51011800 	tstpl	r1, r0, lsl #16
    2ca0:	7efc9103 	nrmvce	f1, f3
    2ca4:	03500118 	cmpeq	r0, #24, 2
    2ca8:	007e9091 			; <UNDEFINED> instruction: 0x007e9091
    2cac:	00539617 	subseq	r9, r3, r7, lsl r6
    2cb0:	0025c408 	eoreq	ip, r5, r8, lsl #8
    2cb4:	002ccf00 	eoreq	ip, ip, r0, lsl #30
    2cb8:	52011800 	andpl	r1, r1, #0, 16
    2cbc:	7ed89103 	atnvce	f1, f3
    2cc0:	03510118 	cmpeq	r1, #24, 2
    2cc4:	187eb491 	ldmdane	lr!, {r0, r4, r7, sl, ip, sp, pc}^
    2cc8:	91035001 	tstls	r3, r1
    2ccc:	17007efc 			; <UNDEFINED> instruction: 0x17007efc
    2cd0:	080053c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, ip, lr}
    2cd4:	00000d6c 	andeq	r0, r0, ip, ror #26
    2cd8:	00002cf1 	strdeq	r2, [r0], -r1
    2cdc:	03520118 	cmpeq	r2, #24, 2
    2ce0:	187d8091 	ldmdane	sp!, {r0, r4, r7, pc}^
    2ce4:	91035101 	tstls	r3, r1, lsl #2
    2ce8:	01187cf4 			; <UNDEFINED> instruction: 0x01187cf4
    2cec:	007d0250 	rsbseq	r0, sp, r0, asr r2
    2cf0:	53cc1700 	bicpl	r1, ip, #0, 14
    2cf4:	25910800 	ldrcs	r0, [r1, #2048]	; 0x800
    2cf8:	2d0d0000 	stccs	0, cr0, [sp, #-0]
    2cfc:	01180000 	tsteq	r8, r0
    2d00:	a0910351 	addsge	r0, r1, r1, asr r3
    2d04:	5001187f 	andpl	r1, r1, pc, ror r8
    2d08:	7eb49103 	asnvcs	f1, f3
    2d0c:	53d61700 	bicspl	r1, r6, #0, 14
    2d10:	0db30800 	ldceq	8, cr0, [r3]
    2d14:	2d300000 	ldccs	0, cr0, [r0, #-0]
    2d18:	01180000 	tsteq	r8, r0
    2d1c:	8c910352 	ldchi	3, cr0, [r1], {82}	; 0x52
    2d20:	5101187d 	tstpl	r1, sp, ror r8
    2d24:	7d809103 	stfvcd	f1, [r0, #12]
    2d28:	03500118 	cmpeq	r0, #24, 2
    2d2c:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
    2d30:	0053de17 	subseq	sp, r3, r7, lsl lr
    2d34:	00259108 	eoreq	r9, r5, r8, lsl #2
    2d38:	002d4b00 	eoreq	r4, sp, r0, lsl #22
    2d3c:	51011800 	tstpl	r1, r0, lsl #16
    2d40:	18449102 	stmdane	r4, {r1, r8, ip, pc}^
    2d44:	91035001 	tstls	r3, r1
    2d48:	17007ed8 			; <UNDEFINED> instruction: 0x17007ed8
    2d4c:	080053e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, lr}
    2d50:	00001404 	andeq	r1, r0, r4, lsl #8
    2d54:	00002d6d 	andeq	r2, r0, sp, ror #26
    2d58:	03520118 	cmpeq	r2, #24, 2
    2d5c:	187db091 	ldmdane	sp!, {r0, r4, r7, ip, sp, pc}^
    2d60:	91025101 	tstls	r2, r1, lsl #2
    2d64:	50011844 	andpl	r1, r1, r4, asr #16
    2d68:	7d8c9103 	stfvcd	f1, [ip, #12]
    2d6c:	542e1700 	strtpl	r1, [lr], #-1792	; 0x700
    2d70:	22cd0800 	sbccs	r0, sp, #0, 16
    2d74:	2d870000 	stccs	0, cr0, [r7]
    2d78:	01180000 	tsteq	r8, r0
    2d7c:	18310151 	ldmdane	r1!, {r0, r4, r6, r8}
    2d80:	91035001 	tstls	r3, r1
    2d84:	17007d98 			; <UNDEFINED> instruction: 0x17007d98
    2d88:	08005436 	stmdaeq	r0, {r1, r2, r4, r5, sl, ip, lr}
    2d8c:	000022cd 	andeq	r2, r0, sp, asr #5
    2d90:	00002da1 	andeq	r2, r0, r1, lsr #27
    2d94:	01510118 	cmpeq	r1, r8, lsl r1
    2d98:	50011832 	andpl	r1, r1, r2, lsr r8
    2d9c:	7db09103 	ldfvcd	f1, [r0, #12]!
    2da0:	543e1700 	ldrtpl	r1, [lr], #-1792	; 0x700
    2da4:	242f0800 	strtcs	r0, [pc], #-2048	; 2dac <__Stack_Size+0x29ac>
    2da8:	2dbd0000 	ldccs	0, cr0, [sp]
    2dac:	01180000 	tsteq	r8, r0
    2db0:	18310151 	ldmdane	r1!, {r0, r4, r6, r8}
    2db4:	03055001 	movweq	r5, #20481	; 0x5001
    2db8:	200006c4 	andcs	r0, r0, r4, asr #13
    2dbc:	54462f00 	strbpl	r2, [r6], #-3840	; 0xf00
    2dc0:	242f0800 	strtcs	r0, [pc], #-2048	; 2dc8 <__Stack_Size+0x29c8>
    2dc4:	01180000 	tsteq	r8, r0
    2dc8:	18320151 	ldmdane	r2!, {r0, r4, r6, r8}
    2dcc:	03055001 	movweq	r5, #20481	; 0x5001
    2dd0:	200006d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    2dd4:	1d130000 	ldcne	0, cr0, [r3, #-0]
    2dd8:	01000012 	tsteq	r0, r2, lsl r0
    2ddc:	5460084f 	strbtpl	r0, [r0], #-2127	; 0x84f
    2de0:	02740800 	rsbseq	r0, r4, #0, 16
    2de4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2de8:	0000306f 	andeq	r3, r0, pc, rrx
    2dec:	01007422 	tsteq	r0, r2, lsr #8
    2df0:	0025084f 	eoreq	r0, r5, pc, asr #16
    2df4:	25390000 	ldrcs	r0, [r9, #-0]!
    2df8:	49280000 	stmdbmi	r8!, {}	; <UNPREDICTABLE>
    2dfc:	01007344 	tsteq	r0, r4, asr #6
    2e00:	306f0852 	rsbcc	r0, pc, r2, asr r8	; <UNPREDICTABLE>
    2e04:	91030000 	mrsls	r0, (UNDEF: 3)
    2e08:	781b7ed8 	ldmdavc	fp, {r3, r4, r6, r7, r9, sl, fp, ip, sp, lr}
    2e0c:	01000005 	tsteq	r0, r5
    2e10:	00330865 	eorseq	r0, r3, r5, ror #16
    2e14:	25cf0000 	strbcs	r0, [pc]	; 2e1c <__Stack_Size+0x2a1c>
    2e18:	f71b0000 			; <UNDEFINED> instruction: 0xf71b0000
    2e1c:	01000001 	tsteq	r0, r1
    2e20:	00330866 	eorseq	r0, r3, r6, ror #16
    2e24:	26680000 	strbtcs	r0, [r8], -r0
    2e28:	871b0000 	ldrhi	r0, [fp, -r0]
    2e2c:	01000010 	tsteq	r0, r0, lsl r0
    2e30:	00250867 	eoreq	r0, r5, r7, ror #16
    2e34:	27450000 	strbcs	r0, [r5, -r0]
    2e38:	c81b0000 	ldmdagt	fp, {}	; <UNPREDICTABLE>
    2e3c:	01000010 	tsteq	r0, r0, lsl r0
    2e40:	00330868 	eorseq	r0, r3, r8, ror #16
    2e44:	27ce0000 	strbcs	r0, [lr, r0]
    2e48:	ca150000 	bgt	542e50 <__Stack_Size+0x542a50>
    2e4c:	6a080054 	bvs	202fa4 <__Stack_Size+0x202ba4>
    2e50:	0f000000 	svceq	0x00000000
    2e54:	1b00002f 	blne	2f18 <__Stack_Size+0x2b18>
    2e58:	00002574 	andeq	r2, r0, r4, ror r5
    2e5c:	33088e01 	movwcc	r8, #36353	; 0x8e01
    2e60:	57000000 	strpl	r0, [r0, -r0]
    2e64:	1c000028 	stcne	0, cr0, [r0], {40}	; 0x28
    2e68:	00000e2b 	andeq	r0, r0, fp, lsr #28
    2e6c:	6f088f01 	svcvs	0x00088f01
    2e70:	03000030 	movweq	r0, #48	; 0x30
    2e74:	157fa091 	ldrbne	sl, [pc, #-145]!	; 2deb <__Stack_Size+0x29eb>
    2e78:	080054d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip, lr}
    2e7c:	0000005c 	andeq	r0, r0, ip, asr r0
    2e80:	00002f05 	andeq	r2, r0, r5, lsl #30
    2e84:	01006916 	tsteq	r0, r6, lsl r9
    2e88:	00330890 	mlaseq	r3, r0, r8, r0
    2e8c:	28920000 	ldmcs	r2, {}	; <UNPREDICTABLE>
    2e90:	e8170000 	ldmda	r7, {}	; <UNPREDICTABLE>
    2e94:	7f080054 	svcvc	0x00080054
    2e98:	ac00003f 	stcge	0, cr0, [r0], {63}	; 0x3f
    2e9c:	1800002e 	stmdane	r0, {r1, r2, r3, r5}
    2ea0:	76025101 	strvc	r5, [r2], -r1, lsl #2
    2ea4:	50011800 	andpl	r1, r1, r0, lsl #16
    2ea8:	00007702 	andeq	r7, r0, r2, lsl #14
    2eac:	0054ee19 	subseq	lr, r4, r9, lsl lr
    2eb0:	00403008 	subeq	r3, r0, r8
    2eb4:	54fc1700 	ldrbtpl	r1, [ip], #1792	; 0x700
    2eb8:	3f7f0800 	svccc	0x007f0800
    2ebc:	2ecf0000 	cdpcs	0, 12, cr0, cr15, cr0, {0}
    2ec0:	01180000 	tsteq	r8, r0
    2ec4:	00760251 	rsbseq	r0, r6, r1, asr r2
    2ec8:	02500118 	subseq	r0, r0, #24, 2
    2ecc:	19000077 	stmdbne	r0, {r0, r1, r2, r4, r5, r6}
    2ed0:	08005502 	stmdaeq	r0, {r1, r8, sl, ip, lr}
    2ed4:	00004030 	andeq	r4, r0, r0, lsr r0
    2ed8:	00551017 	subseq	r1, r5, r7, lsl r0
    2edc:	003f7f08 	eorseq	r7, pc, r8, lsl #30
    2ee0:	002ef200 	eoreq	pc, lr, r0, lsl #4
    2ee4:	51011800 	tstpl	r1, r0, lsl #16
    2ee8:	18007602 	stmdane	r0, {r1, r9, sl, ip, sp, lr}
    2eec:	77025001 	strvc	r5, [r2, -r1]
    2ef0:	16190000 	ldrne	r0, [r9], -r0
    2ef4:	30080055 	andcc	r0, r8, r5, asr r0
    2ef8:	19000040 	stmdbne	r0, {r6}
    2efc:	0800552e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, ip, lr}
    2f00:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f04:	54d41900 	ldrbpl	r1, [r4], #2304	; 0x900
    2f08:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2f0c:	17000000 	strne	r0, [r0, -r0]
    2f10:	08005560 	stmdaeq	r0, {r5, r6, r8, sl, ip, lr}
    2f14:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f18:	00002f23 	andeq	r2, r0, r3, lsr #30
    2f1c:	02500118 	subseq	r0, r0, #24, 2
    2f20:	1700ff09 	strne	pc, [r0, -r9, lsl #30]
    2f24:	08005568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, lr}
    2f28:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f2c:	00002f37 	andeq	r2, r0, r7, lsr pc
    2f30:	02500118 	subseq	r0, r0, #24, 2
    2f34:	1700ff09 	strne	pc, [r0, -r9, lsl #30]
    2f38:	08005570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip, lr}
    2f3c:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f40:	00002f4b 	andeq	r2, r0, fp, asr #30
    2f44:	02500118 	subseq	r0, r0, #24, 2
    2f48:	1900ff09 	stmdbne	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    2f4c:	0800557c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip, lr}
    2f50:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f54:	00559019 	subseq	r9, r5, r9, lsl r0
    2f58:	003ec608 	eorseq	ip, lr, r8, lsl #12
    2f5c:	55a41900 	strpl	r1, [r4, #2304]!	; 0x900
    2f60:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2f64:	b8190000 	ldmdalt	r9, {}	; <UNPREDICTABLE>
    2f68:	c6080055 			; <UNDEFINED> instruction: 0xc6080055
    2f6c:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    2f70:	080055c0 	stmdaeq	r0, {r6, r7, r8, sl, ip, lr}
    2f74:	00003ec6 	andeq	r3, r0, r6, asr #29
    2f78:	0055c819 	subseq	ip, r5, r9, lsl r8
    2f7c:	003ec608 	eorseq	ip, lr, r8, lsl #12
    2f80:	55d61700 	ldrbpl	r1, [r6, #1792]	; 0x700
    2f84:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2f88:	2f950000 	svccs	0x00950000
    2f8c:	01180000 	tsteq	r8, r0
    2f90:	ff090250 			; <UNDEFINED> instruction: 0xff090250
    2f94:	55de1700 	ldrbpl	r1, [lr, #1792]	; 0x700
    2f98:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2f9c:	2fa90000 	svccs	0x00a90000
    2fa0:	01180000 	tsteq	r8, r0
    2fa4:	ff090250 			; <UNDEFINED> instruction: 0xff090250
    2fa8:	55e61700 	strbpl	r1, [r6, #1792]!	; 0x700
    2fac:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2fb0:	2fbd0000 	svccs	0x00bd0000
    2fb4:	01180000 	tsteq	r8, r0
    2fb8:	ff090250 			; <UNDEFINED> instruction: 0xff090250
    2fbc:	55f21900 	ldrbpl	r1, [r2, #2304]!	; 0x900
    2fc0:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2fc4:	06190000 	ldreq	r0, [r9], -r0
    2fc8:	c6080056 			; <UNDEFINED> instruction: 0xc6080056
    2fcc:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    2fd0:	0800561a 	stmdaeq	r0, {r1, r3, r4, r9, sl, ip, lr}
    2fd4:	00003ec6 	andeq	r3, r0, r6, asr #29
    2fd8:	00562e19 	subseq	r2, r6, r9, lsl lr
    2fdc:	003ec608 	eorseq	ip, lr, r8, lsl #12
    2fe0:	56361900 	ldrtpl	r1, [r6], -r0, lsl #18
    2fe4:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    2fe8:	3e190000 	cdpcc	0, 1, cr0, cr9, cr0, {0}
    2fec:	c6080056 			; <UNDEFINED> instruction: 0xc6080056
    2ff0:	1700003e 	smladxne	r0, lr, r0, r0
    2ff4:	0800564c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip, lr}
    2ff8:	00003ec6 	andeq	r3, r0, r6, asr #29
    2ffc:	00003007 	andeq	r3, r0, r7
    3000:	02500118 	subseq	r0, r0, #24, 2
    3004:	1700ff09 	strne	pc, [r0, -r9, lsl #30]
    3008:	08005654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, lr}
    300c:	00003ec6 	andeq	r3, r0, r6, asr #29
    3010:	0000301b 	andeq	r3, r0, fp, lsl r0
    3014:	02500118 	subseq	r0, r0, #24, 2
    3018:	1700ff09 	strne	pc, [r0, -r9, lsl #30]
    301c:	0800565c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip, lr}
    3020:	00003ec6 	andeq	r3, r0, r6, asr #29
    3024:	0000302f 	andeq	r3, r0, pc, lsr #32
    3028:	02500118 	subseq	r0, r0, #24, 2
    302c:	1900ff09 	stmdbne	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3030:	08005668 	stmdaeq	r0, {r3, r5, r6, r9, sl, ip, lr}
    3034:	00003ec6 	andeq	r3, r0, r6, asr #29
    3038:	00567c19 	subseq	r7, r6, r9, lsl ip
    303c:	003ec608 	eorseq	ip, lr, r8, lsl #12
    3040:	56901900 	ldrpl	r1, [r0], r0, lsl #18
    3044:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    3048:	a4190000 	ldrge	r0, [r9], #-0
    304c:	c6080056 			; <UNDEFINED> instruction: 0xc6080056
    3050:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    3054:	080056ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, lr}
    3058:	00003ec6 	andeq	r3, r0, r6, asr #29
    305c:	0056b419 	subseq	fp, r6, r9, lsl r4
    3060:	003ec608 	eorseq	ip, lr, r8, lsl #12
    3064:	56c23200 	strbpl	r3, [r2], r0, lsl #4
    3068:	3ec60800 	cdpcc	8, 12, cr0, cr6, cr0, {0}
    306c:	2a000000 	bcs	3074 <__Stack_Size+0x2c74>
    3070:	00000033 	andeq	r0, r0, r3, lsr r0
    3074:	0000307f 	andeq	r3, r0, pc, ror r0
    3078:	0000b42b 	andeq	fp, r0, fp, lsr #8
    307c:	13001100 	movwne	r1, #256	; 0x100
    3080:	00000f85 	andeq	r0, r0, r5, lsl #31
    3084:	d404b401 	strle	fp, [r4], #-1025	; 0x401
    3088:	b4080056 	strlt	r0, [r8], #-86	; 0x56
    308c:	0100000c 	tsteq	r0, ip
    3090:	003a1e9c 	mlaseq	sl, ip, lr, r1
    3094:	08d21400 	ldmeq	r2, {sl, ip}^
    3098:	b4010000 	strlt	r0, [r1], #-0
    309c:	00003304 	andeq	r3, r0, r4, lsl #6
    30a0:	0028a600 	eoreq	sl, r8, r0, lsl #12
    30a4:	0fa01c00 	svceq	0x00a01c00
    30a8:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    30ac:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    30b0:	a8910300 	ldmge	r1, {r8, r9}
    30b4:	01061c7f 	tsteq	r6, pc, ror ip
    30b8:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    30bc:	00208404 	eoreq	r8, r0, r4, lsl #8
    30c0:	90910300 	addsls	r0, r1, r0, lsl #6
    30c4:	056e1b7f 	strbeq	r1, [lr, #-2943]!	; 0xb7f
    30c8:	ba010000 	blt	430d0 <__Stack_Size+0x42cd0>
    30cc:	00003304 	andeq	r3, r0, r4, lsl #6
    30d0:	0028c400 	eoreq	ip, r8, r0, lsl #8
    30d4:	04221b00 	strteq	r1, [r2], #-2816	; 0xb00
    30d8:	d1010000 	mrsle	r0, (UNDEF: 1)
    30dc:	00002504 	andeq	r2, r0, r4, lsl #10
    30e0:	0028e300 	eoreq	lr, r8, r0, lsl #6
    30e4:	042c1b00 	strteq	r1, [ip], #-2816	; 0xb00
    30e8:	d2010000 	andle	r0, r1, #0
    30ec:	00002504 	andeq	r2, r0, r4, lsl #10
    30f0:	00291000 	eoreq	r1, r9, r0
    30f4:	0ebe1b00 	vmoveq.f64	d1, #224	; 0xe0
    30f8:	d3010000 	movwle	r0, #4096	; 0x1000
    30fc:	00002504 	andeq	r2, r0, r4, lsl #10
    3100:	00293d00 	eoreq	r3, r9, r0, lsl #26
    3104:	03c01b00 	biceq	r1, r0, #0, 22
    3108:	d4010000 	strle	r0, [r1], #-0
    310c:	00003304 	andeq	r3, r0, r4, lsl #6
    3110:	00295d00 	eoreq	r5, r9, r0, lsl #26
    3114:	03c21b00 	biceq	r1, r2, #0, 22
    3118:	d5010000 	strle	r0, [r1, #-0]
    311c:	00002504 	andeq	r2, r0, r4, lsl #10
    3120:	00297000 	eoreq	r7, r9, r0
    3124:	072a1b00 	streq	r1, [sl, -r0, lsl #22]!
    3128:	d6010000 	strle	r0, [r1], -r0
    312c:	00003304 	andeq	r3, r0, r4, lsl #6
    3130:	00299000 	eoreq	r9, r9, r0
    3134:	072c1b00 	streq	r1, [ip, -r0, lsl #22]!
    3138:	d7010000 	strle	r0, [r1, -r0]
    313c:	00002504 	andeq	r2, r0, r4, lsl #10
    3140:	0029a500 	eoreq	sl, r9, r0, lsl #10
    3144:	0ea21b00 	vfmaeq.f64	d1, d2, d0
    3148:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    314c:	00002504 	andeq	r2, r0, r4, lsl #10
    3150:	0029c500 	eoreq	ip, r9, r0, lsl #10
    3154:	0ea71c00 	cdpeq	12, 10, cr1, cr7, cr0, {0}
    3158:	da010000 	ble	43160 <__Stack_Size+0x42d60>
    315c:	00002504 	andeq	r2, r0, r4, lsl #10
    3160:	1b5a0100 	blne	1683568 <__Stack_Size+0x1683168>
    3164:	0000123f 	andeq	r1, r0, pc, lsr r2
    3168:	2504db01 	strcs	sp, [r4, #-2817]	; 0xb01
    316c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    3170:	1b000029 	blne	321c <__Stack_Size+0x2e1c>
    3174:	00000533 	andeq	r0, r0, r3, lsr r5
    3178:	3304dc01 	movwcc	sp, #19457	; 0x4c01
    317c:	1f000000 	svcne	0x00000000
    3180:	1b00002a 	blne	3230 <__Stack_Size+0x2e30>
    3184:	00000535 	andeq	r0, r0, r5, lsr r5
    3188:	2504dd01 	strcs	sp, [r4, #-3329]	; 0xd01
    318c:	32000000 	andcc	r0, r0, #0
    3190:	1b00002a 	blne	3240 <__Stack_Size+0x2e40>
    3194:	00000eb6 			; <UNDEFINED> instruction: 0x00000eb6
    3198:	3304e201 	movwcc	lr, #16897	; 0x4201
    319c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    31a0:	1b00002a 	blne	3250 <__Stack_Size+0x2e50>
    31a4:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
    31a8:	2504e301 	strcs	lr, [r4, #-769]	; 0x301
    31ac:	7d000000 	stcvc	0, cr0, [r0, #-0]
    31b0:	1b00002a 	blne	3260 <__Stack_Size+0x2e60>
    31b4:	00000b98 	muleq	r0, r8, fp
    31b8:	3304e401 	movwcc	lr, #17409	; 0x4401
    31bc:	9d000000 	stcls	0, cr0, [r0, #-0]
    31c0:	1b00002a 	blne	3270 <__Stack_Size+0x2e70>
    31c4:	00000b9a 	muleq	r0, sl, fp
    31c8:	2504e501 	strcs	lr, [r4, #-1281]	; 0x501
    31cc:	b1000000 	mrslt	r0, (UNDEF: 0)
    31d0:	1600002a 	strne	r0, [r0], -sl, lsr #32
    31d4:	00545f69 	subseq	r5, r4, r9, ror #30
    31d8:	3304e701 	movwcc	lr, #18177	; 0x4701
    31dc:	d1000000 	mrsle	r0, (UNDEF: 0)
    31e0:	1600002a 	strne	r0, [r0], -sl, lsr #32
    31e4:	e8010054 	stmda	r1, {r2, r4, r6}
    31e8:	00002504 	andeq	r2, r0, r4, lsl #10
    31ec:	002af100 	eoreq	pc, sl, r0, lsl #2
    31f0:	03c81b00 	biceq	r1, r8, #0, 22
    31f4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    31f8:	00003304 	andeq	r3, r0, r4, lsl #6
    31fc:	002b1100 	eoreq	r1, fp, r0, lsl #2
    3200:	03ca1b00 	biceq	r1, sl, #0, 22
    3204:	ea010000 	b	4320c <__Stack_Size+0x42e0c>
    3208:	00002504 	andeq	r2, r0, r4, lsl #10
    320c:	002b2500 	eoreq	r2, fp, r0, lsl #10
    3210:	12d81b00 	sbcsne	r1, r8, #0, 22
    3214:	eb010000 	bl	4321c <__Stack_Size+0x42e1c>
    3218:	00003304 	andeq	r3, r0, r4, lsl #6
    321c:	002b4500 	eoreq	r4, fp, r0, lsl #10
    3220:	12da1b00 	sbcsne	r1, sl, #0, 22
    3224:	ec010000 	stc	0, cr0, [r1], {-0}
    3228:	00002504 	andeq	r2, r0, r4, lsl #10
    322c:	002b5900 	eoreq	r5, fp, r0, lsl #18
    3230:	124e1b00 	subne	r1, lr, #0, 22
    3234:	ed010000 	stc	0, cr0, [r1, #-0]
    3238:	00003304 	andeq	r3, r0, r4, lsl #6
    323c:	002b7900 	eoreq	r7, fp, r0, lsl #18
    3240:	12501b00 	subsne	r1, r0, #0, 22
    3244:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    3248:	00002504 	andeq	r2, r0, r4, lsl #10
    324c:	002b8d00 	eoreq	r8, fp, r0, lsl #26
    3250:	09a61b00 	stmibeq	r6!, {r8, r9, fp, ip}
    3254:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    3258:	00002504 	andeq	r2, r0, r4, lsl #10
    325c:	002bad00 	eoreq	sl, fp, r0, lsl #26
    3260:	05651b00 	strbeq	r1, [r5, #-2816]!	; 0xb00
    3264:	f1010000 	setend	le
    3268:	00002504 	andeq	r2, r0, r4, lsl #10
    326c:	002bcd00 	eoreq	ip, fp, r0, lsl #26
    3270:	00451600 	subeq	r1, r5, r0, lsl #12
    3274:	2504fa01 	strcs	pc, [r4, #-2561]	; 0xa01
    3278:	ed000000 	stc	0, cr0, [r0, #-0]
    327c:	1b00002b 	blne	3330 <__Stack_Size+0x2f30>
    3280:	00000b45 	andeq	r0, r0, r5, asr #22
    3284:	33050901 	movwcc	r0, #22785	; 0x5901
    3288:	1d000000 	stcne	0, cr0, [r0, #-0]
    328c:	1b00002c 	blne	3344 <__Stack_Size+0x2f44>
    3290:	00000b47 	andeq	r0, r0, r7, asr #22
    3294:	25050a01 	strcs	r0, [r5, #-2561]	; 0xa01
    3298:	5c000000 	stcpl	0, cr0, [r0], {-0}
    329c:	1c00002c 	stcne	0, cr0, [r0], {44}	; 0x2c
    32a0:	0000078c 	andeq	r0, r0, ip, lsl #15
    32a4:	33050b01 	movwcc	r0, #23297	; 0x5b01
    32a8:	13000000 	movwne	r0, #0
    32ac:	000425f4 	strdeq	r2, [r4], -r4
    32b0:	9142b400 	cmpls	r2, r0, lsl #8
    32b4:	04f67ec0 	ldrbteq	r7, [r6], #3776	; 0xec0
    32b8:	33f71c25 	mvnscc	r1, #9472	; 0x2500
    32bc:	1b9f00f7 	blne	fe7c36a0 <SCS_BASE+0x1e7b56a0>
    32c0:	0000078e 	andeq	r0, r0, lr, lsl #15
    32c4:	25050c01 	strcs	r0, [r5, #-3073]	; 0xc01
    32c8:	c4000000 	strgt	r0, [r0], #-0
    32cc:	1600002c 	strne	r0, [r0], -ip, lsr #32
    32d0:	01003154 	tsteq	r0, r4, asr r1
    32d4:	0025050d 	eoreq	r0, r5, sp, lsl #10
    32d8:	2ce40000 	stclcs	0, cr0, [r4]
    32dc:	4c260000 	stcmi	0, cr0, [r6], #-0
    32e0:	0100315f 	tsteq	r0, pc, asr r1
    32e4:	0025050f 	eoreq	r0, r5, pc, lsl #10
    32e8:	9a040000 	bls	1032f0 <__Stack_Size+0x102ef0>
    32ec:	26409999 			; <UNDEFINED> instruction: 0x26409999
    32f0:	00325f4c 	eorseq	r5, r2, ip, asr #30
    32f4:	25051001 	strcs	r1, [r5, #-1]
    32f8:	04000000 	streq	r0, [r0], #-0
    32fc:	40766666 	rsbsmi	r6, r6, r6, ror #12
    3300:	0000ec1b 	andeq	lr, r0, fp, lsl ip
    3304:	05110100 	ldreq	r0, [r1, #-256]	; 0x100
    3308:	00000025 	andeq	r0, r0, r5, lsr #32
    330c:	00002d04 	andeq	r2, r0, r4, lsl #26
    3310:	000a461b 	andeq	r4, sl, fp, lsl r6
    3314:	05120100 	ldreq	r0, [r2, #-256]	; 0x100
    3318:	00000025 	andeq	r0, r0, r5, lsr #32
    331c:	00002d1c 	andeq	r2, r0, ip, lsl sp
    3320:	00115d1b 	andseq	r5, r1, fp, lsl sp
    3324:	05140100 	ldreq	r0, [r4, #-256]	; 0x100
    3328:	00000025 	andeq	r0, r0, r5, lsr #32
    332c:	00002d50 	andeq	r2, r0, r0, asr sp
    3330:	0012441b 	andseq	r4, r2, fp, lsl r4
    3334:	05150100 	ldreq	r0, [r5, #-256]	; 0x100
    3338:	00000025 	andeq	r0, r0, r5, lsr #32
    333c:	00002d70 	andeq	r2, r0, r0, ror sp
    3340:	0012311b 	andseq	r3, r2, fp, lsl r1
    3344:	05170100 	ldreq	r0, [r7, #-256]	; 0x100
    3348:	00000025 	andeq	r0, r0, r5, lsr #32
    334c:	00002d90 	muleq	r0, r0, sp
    3350:	0004901b 	andeq	r9, r4, fp, lsl r0
    3354:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    3358:	00000025 	andeq	r0, r0, r5, lsr #32
    335c:	00002de8 	andeq	r2, r0, r8, ror #27
    3360:	000c5b1b 	andeq	r5, ip, fp, lsl fp
    3364:	05190100 	ldreq	r0, [r9, #-256]	; 0x100
    3368:	00000025 	andeq	r0, r0, r5, lsr #32
    336c:	00002e40 	andeq	r2, r0, r0, asr #28
    3370:	0012e01b 	andseq	lr, r2, fp, lsl r0
    3374:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    3378:	00000025 	andeq	r0, r0, r5, lsr #32
    337c:	00002e82 	andeq	r2, r0, r2, lsl #29
    3380:	0006101b 	andeq	r1, r6, fp, lsl r0
    3384:	052b0100 	streq	r0, [fp, #-256]!	; 0x100
    3388:	00000025 	andeq	r0, r0, r5, lsr #32
    338c:	00002eb2 			; <UNDEFINED> instruction: 0x00002eb2
    3390:	000ba01b 	andeq	sl, fp, fp, lsl r0
    3394:	052c0100 	streq	r0, [ip, #-256]!	; 0x100
    3398:	00000025 	andeq	r0, r0, r5, lsr #32
    339c:	00002f64 	andeq	r2, r0, r4, ror #30
    33a0:	0002c61b 	andeq	ip, r2, fp, lsl r6
    33a4:	052f0100 	streq	r0, [pc, #-256]!	; 32ac <__Stack_Size+0x2eac>
    33a8:	00000025 	andeq	r0, r0, r5, lsr #32
    33ac:	0000308c 	andeq	r3, r0, ip, lsl #1
    33b0:	0002cb1b 	andeq	ip, r2, fp, lsl fp
    33b4:	05300100 	ldreq	r0, [r0, #-256]!	; 0x100
    33b8:	00000025 	andeq	r0, r0, r5, lsr #32
    33bc:	000030b9 	strheq	r3, [r0], -r9
    33c0:	0004271b 	andeq	r2, r4, fp, lsl r7
    33c4:	05310100 	ldreq	r0, [r1, #-256]!	; 0x100
    33c8:	00000025 	andeq	r0, r0, r5, lsr #32
    33cc:	000030e6 	andeq	r3, r0, r6, ror #1
    33d0:	000a181b 	andeq	r1, sl, fp, lsl r8
    33d4:	05320100 	ldreq	r0, [r2, #-256]!	; 0x100
    33d8:	00000025 	andeq	r0, r0, r5, lsr #32
    33dc:	000030e6 	andeq	r3, r0, r6, ror #1
    33e0:	000e581b 	andeq	r5, lr, fp, lsl r8
    33e4:	05350100 	ldreq	r0, [r5, #-256]!	; 0x100
    33e8:	00000025 	andeq	r0, r0, r5, lsr #32
    33ec:	0000310e 	andeq	r3, r0, lr, lsl #2
    33f0:	000e5d1b 	andeq	r5, lr, fp, lsl sp
    33f4:	05360100 	ldreq	r0, [r6, #-256]!	; 0x100
    33f8:	00000025 	andeq	r0, r0, r5, lsr #32
    33fc:	00003237 	andeq	r3, r0, r7, lsr r2
    3400:	000e621b 	andeq	r6, lr, fp, lsl r2
    3404:	05370100 	ldreq	r0, [r7, #-256]!	; 0x100
    3408:	00000025 	andeq	r0, r0, r5, lsr #32
    340c:	00003311 	andeq	r3, r0, r1, lsl r3
    3410:	0009781b 	andeq	r7, r9, fp, lsl r8
    3414:	05380100 	ldreq	r0, [r8, #-256]!	; 0x100
    3418:	00000025 	andeq	r0, r0, r5, lsr #32
    341c:	00003359 	andeq	r3, r0, r9, asr r3
    3420:	785f5016 	ldmdavc	pc, {r1, r2, r4, ip, lr}^	; <UNPREDICTABLE>
    3424:	053b0100 	ldreq	r0, [fp, #-256]!	; 0x100
    3428:	00000025 	andeq	r0, r0, r5, lsr #32
    342c:	000033ed 	andeq	r3, r0, sp, ror #7
    3430:	795f5016 	ldmdbvc	pc, {r1, r2, r4, ip, lr}^	; <UNPREDICTABLE>
    3434:	053c0100 	ldreq	r0, [ip, #-256]!	; 0x100
    3438:	00000025 	andeq	r0, r0, r5, lsr #32
    343c:	00003432 	andeq	r3, r0, r2, lsr r4
    3440:	00072d1b 	andeq	r2, r7, fp, lsl sp
    3444:	053d0100 	ldreq	r0, [sp, #-256]!	; 0x100
    3448:	00000025 	andeq	r0, r0, r5, lsr #32
    344c:	00003492 	muleq	r0, r2, r4
    3450:	0009c21b 	andeq	ip, r9, fp, lsl r2
    3454:	053e0100 	ldreq	r0, [lr, #-256]!	; 0x100
    3458:	00000025 	andeq	r0, r0, r5, lsr #32
    345c:	000034c8 	andeq	r3, r0, r8, asr #9
    3460:	0012cc1b 	andseq	ip, r2, fp, lsl ip
    3464:	05410100 	strbeq	r0, [r1, #-256]	; 0x100
    3468:	00000025 	andeq	r0, r0, r5, lsr #32
    346c:	000034f5 	strdeq	r3, [r0], -r5
    3470:	000a3a1b 	andeq	r3, sl, fp, lsl sl
    3474:	05420100 	strbeq	r0, [r2, #-256]	; 0x100
    3478:	00000025 	andeq	r0, r0, r5, lsr #32
    347c:	00003513 	andeq	r3, r0, r3, lsl r5
    3480:	000a401b 	andeq	r4, sl, fp, lsl r0
    3484:	05430100 	strbeq	r0, [r3, #-256]	; 0x100
    3488:	00000025 	andeq	r0, r0, r5, lsr #32
    348c:	00003552 	andeq	r3, r0, r2, asr r5
    3490:	000cc71b 	andeq	ip, ip, fp, lsl r7
    3494:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    3498:	00000033 	andeq	r0, r0, r3, lsr r0
    349c:	000035b8 			; <UNDEFINED> instruction: 0x000035b8
    34a0:	0056de15 	subseq	sp, r6, r5, lsl lr
    34a4:	00001008 	andeq	r1, r0, r8
    34a8:	0034bc00 	eorseq	fp, r4, r0, lsl #24
    34ac:	00691600 	rsbeq	r1, r9, r0, lsl #12
    34b0:	3304bc01 	movwcc	fp, #19457	; 0x4c01
    34b4:	2f000000 	svccs	0x00000000
    34b8:	00000036 	andeq	r0, r0, r6, lsr r0
    34bc:	0056ee15 	subseq	lr, r6, r5, lsl lr
    34c0:	00001608 	andeq	r1, r0, r8, lsl #12
    34c4:	0034d400 	eorseq	sp, r4, r0, lsl #8
    34c8:	00691200 	rsbeq	r1, r9, r0, lsl #4
    34cc:	3304c001 	movwcc	ip, #16385	; 0x4001
    34d0:	00000000 	andeq	r0, r0, r0
    34d4:	00571a15 	subseq	r1, r7, r5, lsl sl
    34d8:	00000e08 	andeq	r0, r0, r8, lsl #28
    34dc:	0034ec00 	eorseq	lr, r4, r0, lsl #24
    34e0:	00691200 	rsbeq	r1, r9, r0, lsl #4
    34e4:	3304c601 	movwcc	ip, #17921	; 0x4601
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	00572815 	subseq	r2, r7, r5, lsl r8
    34f0:	00001008 	andeq	r1, r0, r8
    34f4:	00350400 	eorseq	r0, r5, r0, lsl #8
    34f8:	00691200 	rsbeq	r1, r9, r0, lsl #4
    34fc:	3304ca01 	movwcc	ip, #18945	; 0x4a01
    3500:	00000000 	andeq	r0, r0, r0
    3504:	0005db30 	andeq	sp, r5, r0, lsr fp
    3508:	00582c00 	subseq	r2, r8, r0, lsl #24
    350c:	00008008 	andeq	r8, r0, r8
    3510:	05110100 	ldreq	r0, [r1, #-256]	; 0x100
    3514:	00003531 	andeq	r3, r0, r1, lsr r5
    3518:	0005ec2d 	andeq	lr, r5, sp, lsr #24
    351c:	00364300 	eorseq	r4, r6, r0, lsl #6
    3520:	00802500 	addeq	r2, r0, r0, lsl #10
    3524:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    3528:	56000005 	strpl	r0, [r0], -r5
    352c:	00000036 	andeq	r0, r0, r6, lsr r0
    3530:	00983800 	addseq	r3, r8, r0, lsl #16
    3534:	3a0b0000 	bcc	2c353c <__Stack_Size+0x2c313c>
    3538:	74160000 	ldrvc	r0, [r6], #-0
    353c:	054e0100 	strbeq	r0, [lr, #-256]	; 0x100
    3540:	00000025 	andeq	r0, r0, r5, lsr #32
    3544:	0000367c 	andeq	r3, r0, ip, ror r6
    3548:	00035f1b 	andeq	r5, r3, fp, lsl pc
    354c:	06470100 	strbeq	r0, [r7], -r0, lsl #2
    3550:	00000025 	andeq	r0, r0, r5, lsr #32
    3554:	000036bb 			; <UNDEFINED> instruction: 0x000036bb
    3558:	0003641b 	andeq	r6, r3, fp, lsl r4
    355c:	065f0100 	ldrbeq	r0, [pc], -r0, lsl #2
    3560:	00000025 	andeq	r0, r0, r5, lsr #32
    3564:	000036ef 	andeq	r3, r0, pc, ror #13
    3568:	0000b038 	andeq	fp, r0, r8, lsr r0
    356c:	00378f00 	eorseq	r8, r7, r0, lsl #30
    3570:	0b161b00 	bleq	58a178 <__Stack_Size+0x589d78>
    3574:	95010000 	strls	r0, [r1, #-0]
    3578:	00002505 	andeq	r2, r0, r5, lsl #10
    357c:	00370d00 	eorseq	r0, r7, r0, lsl #26
    3580:	5ac61700 	bpl	ff189188 <SCS_BASE+0x1f17b188>
    3584:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3588:	35a40000 	strcc	r0, [r4, #0]!
    358c:	01180000 	tsteq	r8, r0
    3590:	06f50352 	usateq	r0, #21, r2, asr #6
    3594:	51011825 	tstpl	r1, r5, lsr #16
    3598:	2505f503 	strcs	pc, [r5, #-1283]	; 0x503
    359c:	03500118 	cmpeq	r0, #24, 2
    35a0:	002504f5 	strdeq	r0, [r5], -r5	; <UNPREDICTABLE>
    35a4:	005b1217 	subseq	r1, fp, r7, lsl r2
    35a8:	0021b908 	eoreq	fp, r1, r8, lsl #18
    35ac:	0035c000 	eorseq	ip, r5, r0
    35b0:	52011800 	andpl	r1, r1, #0, 16
    35b4:	2506f503 	strcs	pc, [r6, #-1283]	; 0x503
    35b8:	03510118 	cmpeq	r1, #24, 2
    35bc:	002508f5 	strdeq	r0, [r5], -r5	; <UNPREDICTABLE>
    35c0:	005b4617 	subseq	r4, fp, r7, lsl r6
    35c4:	00221508 	eoreq	r1, r2, r8, lsl #10
    35c8:	0035df00 	eorseq	sp, r5, r0, lsl #30
    35cc:	51011800 	tstpl	r1, r0, lsl #16
    35d0:	2508f503 	strcs	pc, [r8, #-1283]	; 0x503
    35d4:	06500118 			; <UNDEFINED> instruction: 0x06500118
    35d8:	f67edc91 			; <UNDEFINED> instruction: 0xf67edc91
    35dc:	17002504 	strne	r2, [r0, -r4, lsl #10]
    35e0:	08005b82 	stmdaeq	r0, {r1, r7, r8, r9, fp, ip, lr}
    35e4:	000020f8 	strdeq	r2, [r0], -r8
    35e8:	000035fe 	strdeq	r3, [r0], -lr
    35ec:	03510118 	cmpeq	r1, #24, 2
    35f0:	182508f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, fp}
    35f4:	91065001 	tstls	r6, r1
    35f8:	04f67edc 	ldrbteq	r7, [r6], #3804	; 0xedc
    35fc:	b6170025 	ldrlt	r0, [r7], -r5, lsr #32
    3600:	f808005b 			; <UNDEFINED> instruction: 0xf808005b
    3604:	1a000020 	bne	368c <__Stack_Size+0x328c>
    3608:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    360c:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    3610:	01182506 	tsteq	r8, r6, lsl #10
    3614:	05f50351 	ldrbeq	r0, [r5, #849]!	; 0x351
    3618:	ee170025 	cdp	0, 1, cr0, cr7, cr5, {1}
    361c:	f808005b 			; <UNDEFINED> instruction: 0xf808005b
    3620:	3d000020 	stccc	0, cr0, [r0, #-128]	; 0xffffff80
    3624:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    3628:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    362c:	01182506 	tsteq	r8, r6, lsl #10
    3630:	05f50351 	ldrbeq	r0, [r5, #849]!	; 0x351
    3634:	50011825 	andpl	r1, r1, r5, lsr #16
    3638:	250af503 	strcs	pc, [sl, #-1283]	; 0x503
    363c:	5c061700 	stcpl	7, cr1, [r6], {-0}
    3640:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3644:	36600000 	strbtcc	r0, [r0], -r0
    3648:	01180000 	tsteq	r8, r0
    364c:	06f50352 	usateq	r0, #21, r2, asr #6
    3650:	51011825 	tstpl	r1, r5, lsr #16
    3654:	2505f503 	strcs	pc, [r5, #-1283]	; 0x503
    3658:	03500118 	cmpeq	r0, #24, 2
    365c:	00250af5 	strdeq	r0, [r5], -r5	; <UNPREDICTABLE>
    3660:	005c5417 	subseq	r5, ip, r7, lsl r4
    3664:	0020f808 	eoreq	pc, r0, r8, lsl #16
    3668:	00368600 	eorseq	r8, r6, r0, lsl #12
    366c:	52011800 	andpl	r1, r1, #0, 16
    3670:	2506f503 	strcs	pc, [r6, #-1283]	; 0x503
    3674:	03510118 	cmpeq	r1, #24, 2
    3678:	182505f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, sl}
    367c:	91065001 	tstls	r6, r1
    3680:	04f67eac 	ldrbteq	r7, [r6], #3756	; 0xeac
    3684:	68170025 	ldmdavs	r7, {r0, r2, r5}
    3688:	f808005c 			; <UNDEFINED> instruction: 0xf808005c
    368c:	ac000020 	stcge	0, cr0, [r0], {32}
    3690:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    3694:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    3698:	01182506 	tsteq	r8, r6, lsl #10
    369c:	05f50351 	ldrbeq	r0, [r5, #849]!	; 0x351
    36a0:	50011825 	andpl	r1, r1, r5, lsr #16
    36a4:	7ee09106 	urdvcs	f1, f6
    36a8:	002504f6 	strdeq	r0, [r5], -r6	; <UNPREDICTABLE>
    36ac:	005c7c17 	subseq	r7, ip, r7, lsl ip
    36b0:	0020f808 	eoreq	pc, r0, r8, lsl #16
    36b4:	0036d200 	eorseq	sp, r6, r0, lsl #4
    36b8:	52011800 	andpl	r1, r1, #0, 16
    36bc:	2506f503 	strcs	pc, [r6, #-1283]	; 0x503
    36c0:	03510118 	cmpeq	r1, #24, 2
    36c4:	182505f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, sl}
    36c8:	91065001 	tstls	r6, r1
    36cc:	04f67ea4 	ldrbteq	r7, [r6], #3748	; 0xea4
    36d0:	82190025 	andshi	r0, r9, #37	; 0x25
    36d4:	f808005c 			; <UNDEFINED> instruction: 0xf808005c
    36d8:	17000020 	strne	r0, [r0, -r0, lsr #32]
    36dc:	08005c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip, lr}
    36e0:	000020f8 	strdeq	r2, [r0], -r8
    36e4:	00003701 	andeq	r3, r0, r1, lsl #14
    36e8:	03520118 	cmpeq	r2, #24, 2
    36ec:	182506f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r9, sl}
    36f0:	f5035101 			; <UNDEFINED> instruction: 0xf5035101
    36f4:	01182505 	tsteq	r8, r5, lsl #10
    36f8:	d4910650 	ldrle	r0, [r1], #1616	; 0x650
    36fc:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    3700:	5caa1700 	stcpl	7, cr1, [sl]
    3704:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3708:	37270000 	strcc	r0, [r7, -r0]!
    370c:	01180000 	tsteq	r8, r0
    3710:	06f50352 	usateq	r0, #21, r2, asr #6
    3714:	51011825 	tstpl	r1, r5, lsr #16
    3718:	2505f503 	strcs	pc, [r5, #-1283]	; 0x503
    371c:	06500118 			; <UNDEFINED> instruction: 0x06500118
    3720:	f67ea491 			; <UNDEFINED> instruction: 0xf67ea491
    3724:	17002504 	strne	r2, [r0, -r4, lsl #10]
    3728:	08005cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip, lr}
    372c:	000020f8 	strdeq	r2, [r0], -r8
    3730:	0000374d 	andeq	r3, r0, sp, asr #14
    3734:	03520118 	cmpeq	r2, #24, 2
    3738:	182506f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r9, sl}
    373c:	f5035101 			; <UNDEFINED> instruction: 0xf5035101
    3740:	01182505 	tsteq	r8, r5, lsl #10
    3744:	bc910650 	ldclt	6, cr0, [r1], {80}	; 0x50
    3748:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    374c:	5d161700 	ldcpl	7, cr1, [r6, #-0]
    3750:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3754:	376c0000 	strbcc	r0, [ip, -r0]!
    3758:	01180000 	tsteq	r8, r0
    375c:	05f50351 	ldrbeq	r0, [r5, #849]!	; 0x351
    3760:	50011825 	andpl	r1, r1, r5, lsr #16
    3764:	7ebc9106 	asnvce	f1, f6
    3768:	002504f6 	strdeq	r0, [r5], -r6	; <UNPREDICTABLE>
    376c:	005d2c2f 	subseq	r2, sp, pc, lsr #24
    3770:	00215408 	eoreq	r5, r1, r8, lsl #8
    3774:	52011800 	andpl	r1, r1, #0, 16
    3778:	2506f503 	strcs	pc, [r6, #-1283]	; 0x503
    377c:	03510118 	cmpeq	r1, #24, 2
    3780:	182505f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, sl}
    3784:	91065001 	tstls	r6, r1
    3788:	04f67ebc 	ldrbteq	r7, [r6], #3772	; 0xebc
    378c:	17000025 	strne	r0, [r0, -r5, lsr #32]
    3790:	08005e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, lr}
    3794:	000021b9 			; <UNDEFINED> instruction: 0x000021b9
    3798:	000037ae 	andeq	r3, r0, lr, lsr #15
    379c:	03520118 	cmpeq	r2, #24, 2
    37a0:	18250bf5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, fp}
    37a4:	91065101 	tstls	r6, r1, lsl #2
    37a8:	04f67ea0 	ldrbteq	r7, [r6], #3744	; 0xea0
    37ac:	88170025 	ldmdahi	r7, {r0, r2, r5}
    37b0:	1508005e 	strne	r0, [r8, #-94]	; 0x5e
    37b4:	cd000022 	stcgt	0, cr0, [r0, #-136]	; 0xffffff78
    37b8:	18000037 	stmdane	r0, {r0, r1, r2, r4, r5}
    37bc:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    37c0:	0118250b 	tsteq	r8, fp, lsl #10
    37c4:	a0910651 	addsge	r0, r1, r1, asr r6
    37c8:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    37cc:	5e981700 	cdppl	7, 9, cr1, cr8, cr0, {0}
    37d0:	21b90800 			; <UNDEFINED> instruction: 0x21b90800
    37d4:	37f60000 	ldrbcc	r0, [r6, r0]!
    37d8:	01180000 	tsteq	r8, r0
    37dc:	0bf50352 	bleq	ffd4452c <SCS_BASE+0x1fd3652c>
    37e0:	51011825 	tstpl	r1, r5, lsr #16
    37e4:	7ea09106 	tanvcs	f1, f6
    37e8:	182504f6 	stmdane	r5!, {r1, r2, r4, r5, r6, r7, sl}
    37ec:	91065001 	tstls	r6, r1
    37f0:	04f67ea4 	ldrbteq	r7, [r6], #3748	; 0xea4
    37f4:	36170025 	ldrcc	r0, [r7], -r5, lsr #32
    37f8:	f808005f 			; <UNDEFINED> instruction: 0xf808005f
    37fc:	1f000020 	svcne	0x00000020
    3800:	18000038 	stmdane	r0, {r3, r4, r5}
    3804:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    3808:	0118250b 	tsteq	r8, fp, lsl #10
    380c:	84910651 	ldrhi	r0, [r1], #1617	; 0x651
    3810:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    3814:	06500118 			; <UNDEFINED> instruction: 0x06500118
    3818:	f67e8c91 			; <UNDEFINED> instruction: 0xf67e8c91
    381c:	17002504 	strne	r2, [r0, -r4, lsl #10]
    3820:	08005f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, ip, lr}
    3824:	00002215 	andeq	r2, r0, r5, lsl r2
    3828:	00003845 	andeq	r3, r0, r5, asr #16
    382c:	03520118 	cmpeq	r2, #24, 2
    3830:	18250bf5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, fp}
    3834:	91065101 	tstls	r6, r1, lsl #2
    3838:	04f67e84 	ldrbteq	r7, [r6], #3716	; 0xe84
    383c:	50011825 	andpl	r1, r1, r5, lsr #16
    3840:	2508f503 	strcs	pc, [r8, #-1283]	; 0x503
    3844:	5f561700 	svcpl	0x00561700
    3848:	20f80800 	rscscs	r0, r8, r0, lsl #16
    384c:	386e0000 	stmdacc	lr!, {}^	; <UNPREDICTABLE>
    3850:	01180000 	tsteq	r8, r0
    3854:	0bf50352 	bleq	ffd445a4 <SCS_BASE+0x1fd365a4>
    3858:	51011825 	tstpl	r1, r5, lsr #16
    385c:	7e849106 	sinvcs	f1, f6
    3860:	182504f6 	stmdane	r5!, {r1, r2, r4, r5, r6, r7, sl}
    3864:	91065001 	tstls	r6, r1
    3868:	04f67eb4 	ldrbteq	r7, [r6], #3764	; 0xeb4
    386c:	be170025 	cdplt	0, 1, cr0, cr7, cr5, {1}
    3870:	b908005f 	stmdblt	r8, {r0, r1, r2, r3, r4, r6}
    3874:	8d000021 	stchi	0, cr0, [r0, #-132]	; 0xffffff7c
    3878:	18000038 	stmdane	r0, {r3, r4, r5}
    387c:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    3880:	01182504 	tsteq	r8, r4, lsl #10
    3884:	84910651 	ldrhi	r0, [r1], #1617	; 0x651
    3888:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    388c:	5fd21700 	svcpl	0x00d21700
    3890:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3894:	38b60000 	ldmcc	r6!, {}	; <UNPREDICTABLE>
    3898:	01180000 	tsteq	r8, r0
    389c:	04f50352 	ldrbteq	r0, [r5], #850	; 0x352
    38a0:	51011825 	tstpl	r1, r5, lsr #16
    38a4:	7e849106 	sinvcs	f1, f6
    38a8:	182504f6 	stmdane	r5!, {r1, r2, r4, r5, r6, r7, sl}
    38ac:	91065001 	tstls	r6, r1
    38b0:	04f67eb4 	ldrbteq	r7, [r6], #3764	; 0xeb4
    38b4:	24170025 	ldrcs	r0, [r7], #-37	; 0x25
    38b8:	b9080060 	stmdblt	r8, {r5, r6}
    38bc:	d5000021 	strle	r0, [r0, #-33]	; 0x21
    38c0:	18000038 	stmdane	r0, {r3, r4, r5}
    38c4:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    38c8:	01182504 	tsteq	r8, r4, lsl #10
    38cc:	84910651 	ldrhi	r0, [r1], #1617	; 0x651
    38d0:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    38d4:	604a1700 	subvs	r1, sl, r0, lsl #14
    38d8:	22710800 	rsbscs	r0, r1, #0, 16
    38dc:	38fe0000 	ldmcc	lr!, {}^	; <UNPREDICTABLE>
    38e0:	01180000 	tsteq	r8, r0
    38e4:	04f50352 	ldrbteq	r0, [r5], #850	; 0x352
    38e8:	51011825 	tstpl	r1, r5, lsr #16
    38ec:	7e849106 	sinvcs	f1, f6
    38f0:	182504f6 	stmdane	r5!, {r1, r2, r4, r5, r6, r7, sl}
    38f4:	91065001 	tstls	r6, r1
    38f8:	04f67e8c 	ldrbteq	r7, [r6], #3724	; 0xe8c
    38fc:	68170025 	ldmdavs	r7, {r0, r2, r5}
    3900:	b9080060 	stmdblt	r8, {r5, r6}
    3904:	27000021 	strcs	r0, [r0, -r1, lsr #32]
    3908:	18000039 	stmdane	r0, {r0, r3, r4, r5}
    390c:	f5035201 			; <UNDEFINED> instruction: 0xf5035201
    3910:	01182504 	tsteq	r8, r4, lsl #10
    3914:	84910651 	ldrhi	r0, [r1], #1617	; 0x651
    3918:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    391c:	06500118 			; <UNDEFINED> instruction: 0x06500118
    3920:	f67e8c91 			; <UNDEFINED> instruction: 0xf67e8c91
    3924:	17002504 	strne	r2, [r0, -r4, lsl #10]
    3928:	08006084 	stmdaeq	r0, {r2, r7, sp, lr}
    392c:	000020f8 	strdeq	r2, [r0], -r8
    3930:	00003950 	andeq	r3, r0, r0, asr r9
    3934:	03520118 	cmpeq	r2, #24, 2
    3938:	182504f5 	stmdane	r5!, {r0, r2, r4, r5, r6, r7, sl}
    393c:	91065101 	tstls	r6, r1, lsl #2
    3940:	04f67e84 	ldrbteq	r7, [r6], #3716	; 0xe84
    3944:	50011825 	andpl	r1, r1, r5, lsr #16
    3948:	7eb49106 	asnvcs	f1, f6
    394c:	002504f6 	strdeq	r0, [r5], -r6	; <UNPREDICTABLE>
    3950:	0060a617 	rsbeq	sl, r0, r7, lsl r6
    3954:	0020f808 	eoreq	pc, r0, r8, lsl #16
    3958:	00397900 	eorseq	r7, r9, r0, lsl #18
    395c:	52011800 	andpl	r1, r1, #0, 16
    3960:	2504f503 	strcs	pc, [r4, #-1283]	; 0x503
    3964:	06510118 			; <UNDEFINED> instruction: 0x06510118
    3968:	f67e8491 			; <UNDEFINED> instruction: 0xf67e8491
    396c:	01182504 	tsteq	r8, r4, lsl #10
    3970:	f4910650 			; <UNDEFINED> instruction: 0xf4910650
    3974:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    3978:	60d21700 	sbcsvs	r1, r2, r0, lsl #14
    397c:	20f80800 	rscscs	r0, r8, r0, lsl #16
    3980:	39980000 	ldmibcc	r8, {}	; <UNPREDICTABLE>
    3984:	01180000 	tsteq	r8, r0
    3988:	0bf50352 	bleq	ffd446d8 <SCS_BASE+0x1fd366d8>
    398c:	51011825 	tstpl	r1, r5, lsr #16
    3990:	7ea09106 	tanvcs	f1, f6
    3994:	002504f6 	strdeq	r0, [r5], -r6	; <UNPREDICTABLE>
    3998:	00613217 	rsbeq	r3, r1, r7, lsl r2
    399c:	0020f808 	eoreq	pc, r0, r8, lsl #16
    39a0:	0039c100 	eorseq	ip, r9, r0, lsl #2
    39a4:	52011800 	andpl	r1, r1, #0, 16
    39a8:	250bf503 	strcs	pc, [fp, #-1283]	; 0x503
    39ac:	06510118 			; <UNDEFINED> instruction: 0x06510118
    39b0:	f67ea091 			; <UNDEFINED> instruction: 0xf67ea091
    39b4:	01182504 	tsteq	r8, r4, lsl #10
    39b8:	d8910650 	ldmle	r1, {r4, r6, r9, sl}
    39bc:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    39c0:	61ae1700 			; <UNDEFINED> instruction: 0x61ae1700
    39c4:	20f80800 	rscscs	r0, r8, r0, lsl #16
    39c8:	39e70000 	stmibcc	r7!, {}^	; <UNPREDICTABLE>
    39cc:	01180000 	tsteq	r8, r0
    39d0:	0bf50352 	bleq	ffd44720 <SCS_BASE+0x1fd36720>
    39d4:	51011825 	tstpl	r1, r5, lsr #16
    39d8:	7ea09106 	tanvcs	f1, f6
    39dc:	182504f6 	stmdane	r5!, {r1, r2, r4, r5, r6, r7, sl}
    39e0:	f5035001 			; <UNDEFINED> instruction: 0xf5035001
    39e4:	19002504 	stmdbne	r0, {r2, r8, sl, sp}
    39e8:	080062c0 	stmdaeq	r0, {r6, r7, r9, sp, lr}
    39ec:	00002609 	andeq	r2, r0, r9, lsl #12
    39f0:	00631419 	rsbeq	r1, r3, r9, lsl r4
    39f4:	0029f108 	eoreq	pc, r9, r8, lsl #2
    39f8:	63262f00 	teqvs	r6, #0, 30
    39fc:	2dd60800 	ldclcs	8, cr0, [r6]
    3a00:	01180000 	tsteq	r8, r0
    3a04:	0bf50350 	bleq	ffd4474c <SCS_BASE+0x1fd3674c>
    3a08:	19000025 	stmdbne	r0, {r0, r2, r5}
    3a0c:	08005848 	stmdaeq	r0, {r3, r6, fp, ip, lr}
    3a10:	00003f10 	andeq	r3, r0, r0, lsl pc
    3a14:	00585419 	subseq	r5, r8, r9, lsl r4
    3a18:	003f2508 	eorseq	r2, pc, r8, lsl #10
    3a1c:	332a0000 	teqcc	sl, #0
    3a20:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3a24:	2b00003a 	blcs	3b14 <__Stack_Size+0x3714>
    3a28:	000000b4 	strheq	r0, [r0], -r4
    3a2c:	1420000b 	strtne	r0, [r0], #-11
    3a30:	0100000c 	tsteq	r0, ip
    3a34:	6388047c 	orrvs	r0, r8, #124, 8	; 0x7c000000
    3a38:	00440800 	subeq	r0, r4, r0, lsl #16
    3a3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a40:	00003a66 	andeq	r3, r0, r6, ror #20
    3a44:	00639236 	rsbeq	r9, r3, r6, lsr r2
    3a48:	00003408 	andeq	r3, r0, r8, lsl #8
    3a4c:	00691600 	rsbeq	r1, r9, r0, lsl #12
    3a50:	33047f01 	movwcc	r7, #20225	; 0x4f01
    3a54:	6d000000 	stcvs	0, cr0, [r0, #-0]
    3a58:	19000037 	stmdbne	r0, {r0, r1, r2, r4, r5}
    3a5c:	080063c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sp, lr}
    3a60:	0000307f 	andeq	r3, r0, pc, ror r0
    3a64:	37200000 	strcc	r0, [r0, -r0]!
    3a68:	01000001 	tsteq	r0, r1
    3a6c:	63cc0498 	bicvs	r0, ip, #152, 8	; 0x98000000
    3a70:	00440800 	subeq	r0, r4, r0, lsl #16
    3a74:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a78:	00003a9e 	muleq	r0, lr, sl
    3a7c:	0063d636 	rsbeq	sp, r3, r6, lsr r6
    3a80:	00003408 	andeq	r3, r0, r8, lsl #8
    3a84:	00691600 	rsbeq	r1, r9, r0, lsl #12
    3a88:	33049b01 	movwcc	r9, #19201	; 0x4b01
    3a8c:	8c000000 	stchi	0, cr0, [r0], {-0}
    3a90:	19000037 	stmdbne	r0, {r0, r1, r2, r4, r5}
    3a94:	08006406 	stmdaeq	r0, {r1, r2, sl, sp, lr}
    3a98:	0000307f 	andeq	r3, r0, pc, ror r0
    3a9c:	e2390000 	eors	r0, r9, #0
    3aa0:	01000006 	tsteq	r0, r6
    3aa4:	006410a0 	rsbeq	r1, r4, r0, lsr #1
    3aa8:	0000c808 	andeq	ip, r0, r8, lsl #16
    3aac:	cc9c0100 	ldfgts	f0, [ip], {0}
    3ab0:	1f00003b 	svcne	0x0000003b
    3ab4:	00000f47 	andeq	r0, r0, r7, asr #30
    3ab8:	0033a201 	eorseq	sl, r3, r1, lsl #4
    3abc:	37ab0000 	strcc	r0, [fp, r0]!
    3ac0:	4b1f0000 	blmi	7c3ac8 <__Stack_Size+0x7c36c8>
    3ac4:	0100000f 	tsteq	r0, pc
    3ac8:	0005cda3 	andeq	ip, r5, r3, lsr #27
    3acc:	0037be00 	eorseq	fp, r7, r0, lsl #28
    3ad0:	048a1f00 	streq	r1, [sl], #3840	; 0xf00
    3ad4:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    3ad8:	00000033 	andeq	r0, r0, r3, lsr r0
    3adc:	00003808 	andeq	r3, r0, r8, lsl #16
    3ae0:	736f503a 	cmnvc	pc, #58	; 0x3a
    3ae4:	13aa0100 			; <UNDEFINED> instruction: 0x13aa0100
    3ae8:	02000013 	andeq	r0, r0, #19
    3aec:	d81f6c91 	ldmdale	pc, {r0, r4, r7, sl, fp, sp, lr}	; <UNPREDICTABLE>
    3af0:	01000011 	tsteq	r0, r1, lsl r0
    3af4:	000033ab 	andeq	r3, r0, fp, lsr #7
    3af8:	00383100 	eorseq	r3, r8, r0, lsl #2
    3afc:	64161900 	ldrvs	r1, [r6], #-2304	; 0x900
    3b00:	0a280800 	beq	a05b08 <__Stack_Size+0xa05708>
    3b04:	3c170000 	ldccc	0, cr0, [r7], {-0}
    3b08:	0b080064 	bleq	203ca0 <__Stack_Size+0x2038a0>
    3b0c:	1a00001e 	bne	3b8c <__Stack_Size+0x378c>
    3b10:	1800003b 	stmdane	r0, {r0, r1, r3, r4, r5}
    3b14:	7d025001 	stcvc	0, cr5, [r2, #-4]
    3b18:	50190004 	andspl	r0, r9, r4
    3b1c:	28080064 	stmdacs	r8, {r2, r5, r6}
    3b20:	1900000a 	stmdbne	r0, {r1, r3}
    3b24:	08006454 	stmdaeq	r0, {r2, r4, r6, sl, sp, lr}
    3b28:	00000a79 	andeq	r0, r0, r9, ror sl
    3b2c:	00645a19 	rsbeq	r5, r4, r9, lsl sl
    3b30:	000a2808 	andeq	r2, sl, r8, lsl #16
    3b34:	64641700 	strbtvs	r1, [r4], #-1792	; 0x700
    3b38:	3eb40800 	cdpcc	8, 11, cr0, cr4, cr0, {0}
    3b3c:	3b4a0000 	blcc	1283b44 <__Stack_Size+0x1283744>
    3b40:	01180000 	tsteq	r8, r0
    3b44:	2c0a0350 	stccs	3, cr0, [sl], {80}	; 0x50
    3b48:	6a170001 	bvs	5c3b54 <__Stack_Size+0x5c3754>
    3b4c:	05080064 	streq	r0, [r8, #-100]	; 0x64
    3b50:	5e000006 	cdppl	0, 0, cr0, cr0, cr6, {0}
    3b54:	1800003b 	stmdane	r0, {r0, r1, r3, r4, r5}
    3b58:	74025001 	strvc	r5, [r2], #-1
    3b5c:	80170000 	andshi	r0, r7, r0
    3b60:	0b080064 	bleq	203cf8 <__Stack_Size+0x2038f8>
    3b64:	7700001e 	smladvc	r0, lr, r0, r0
    3b68:	1800003b 	stmdane	r0, {r0, r1, r3, r4, r5}
    3b6c:	3a015101 	bcc	57f78 <__Stack_Size+0x57b78>
    3b70:	02500118 	subseq	r0, r0, #24, 2
    3b74:	1700047d 	smlsdxne	r0, sp, r4, r0
    3b78:	08006488 	stmdaeq	r0, {r3, r7, sl, sp, lr}
    3b7c:	00003eb4 			; <UNDEFINED> instruction: 0x00003eb4
    3b80:	00003b8c 	andeq	r3, r0, ip, lsl #23
    3b84:	03500118 	cmpeq	r0, #24, 2
    3b88:	0009c40a 	andeq	ip, r9, sl, lsl #8
    3b8c:	00648c19 	rsbeq	r8, r4, r9, lsl ip
    3b90:	000c7a08 	andeq	r7, ip, r8, lsl #20
    3b94:	64921900 	ldrvs	r1, [r2], #2304	; 0x900
    3b98:	0a280800 	beq	a05ba0 <__Stack_Size+0xa057a0>
    3b9c:	9c190000 	ldcls	0, cr0, [r9], {-0}
    3ba0:	28080064 	stmdacs	r8, {r2, r5, r6}
    3ba4:	1900000a 	stmdbne	r0, {r1, r3}
    3ba8:	080064aa 	stmdaeq	r0, {r1, r3, r5, r7, sl, sp, lr}
    3bac:	00003a2e 	andeq	r3, r0, lr, lsr #20
    3bb0:	0064b019 	rsbeq	fp, r4, r9, lsl r0
    3bb4:	000a2808 	andeq	r2, sl, r8, lsl #16
    3bb8:	64ba1900 	ldrtvs	r1, [sl], #2304	; 0x900
    3bbc:	0a280800 	beq	a05bc4 <__Stack_Size+0xa057c4>
    3bc0:	c8190000 	ldmdagt	r9, {}	; <UNPREDICTABLE>
    3bc4:	66080064 	strvs	r0, [r8], -r4, rrx
    3bc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3bcc:	0002b43b 	andeq	fp, r2, fp, lsr r4
    3bd0:	08ef0100 	stmiaeq	pc!, {r8}^	; <UNPREDICTABLE>
    3bd4:	080064d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp, lr}
    3bd8:	0000014c 	andeq	r0, r0, ip, asr #2
    3bdc:	323c9c01 	eorscc	r9, ip, #256	; 0x100
    3be0:	01000011 	tsteq	r0, r1, lsl r0
    3be4:	00003379 	andeq	r3, r0, r9, ror r3
    3be8:	00aff800 	adceq	pc, pc, r0, lsl #16
    3bec:	00007608 	andeq	r7, r0, r8, lsl #12
    3bf0:	db9c0100 	blle	fe703ff8 <SCS_BASE+0x1e6f5ff8>
    3bf4:	3d00003c 	stccc	0, cr0, [r0, #-240]	; 0xffffff10
    3bf8:	00000294 	muleq	r0, r4, r2
    3bfc:	03617d01 	cmneq	r1, #1, 26	; 0x40
    3c00:	91020000 	mrsls	r0, (UNDEF: 2)
    3c04:	03693d6c 	cmneq	r9, #108, 26	; 0x1b00
    3c08:	8a010000 	bhi	43c10 <__Stack_Size+0x43810>
    3c0c:	00000311 	andeq	r0, r0, r1, lsl r3
    3c10:	19689102 	stmdbne	r8!, {r1, r8, ip, pc}^
    3c14:	0800affe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
    3c18:	0000403b 	andeq	r4, r0, fp, lsr r0
    3c1c:	00b00617 	adcseq	r0, r0, r7, lsl r6
    3c20:	00404308 	subeq	r4, r0, r8, lsl #6
    3c24:	003c3400 	eorseq	r3, ip, r0, lsl #8
    3c28:	51011800 	tstpl	r1, r0, lsl #16
    3c2c:	01183101 	tsteq	r8, r1, lsl #2
    3c30:	00310150 	eorseq	r0, r1, r0, asr r1
    3c34:	00b00c17 	adcseq	r0, r0, r7, lsl ip
    3c38:	00405a08 	subeq	r5, r0, r8, lsl #20
    3c3c:	003c4800 	eorseq	r4, ip, r0, lsl #16
    3c40:	50011800 	andpl	r1, r1, r0, lsl #16
    3c44:	00047d02 	andeq	r7, r4, r2, lsl #26
    3c48:	00b02a17 	adcseq	r2, r0, r7, lsl sl
    3c4c:	00407208 	subeq	r7, r0, r8, lsl #4
    3c50:	003c6300 	eorseq	r6, ip, r0, lsl #6
    3c54:	51011800 	tstpl	r1, r0, lsl #16
    3c58:	18047d02 	stmdane	r4, {r1, r8, sl, fp, ip, sp, lr}
    3c5c:	40035001 	andmi	r5, r3, r1
    3c60:	1700244a 	strne	r2, [r0, -sl, asr #8]
    3c64:	0800b032 	stmdaeq	r0, {r1, r4, r5, ip, sp, pc}
    3c68:	0000408f 	andeq	r4, r0, pc, lsl #1
    3c6c:	00003c78 	andeq	r3, r0, r8, ror ip
    3c70:	03500118 	cmpeq	r0, #24, 2
    3c74:	0007000a 	andeq	r0, r7, sl
    3c78:	00b04e17 	adcseq	r4, r0, r7, lsl lr
    3c7c:	0040a008 	subeq	sl, r0, r8
    3c80:	003c8c00 	eorseq	r8, ip, r0, lsl #24
    3c84:	50011800 	andpl	r1, r1, r0, lsl #16
    3c88:	00007d02 	andeq	r7, r0, r2, lsl #26
    3c8c:	00b05a17 	adcseq	r5, r0, r7, lsl sl
    3c90:	0040b808 	subeq	fp, r0, r8, lsl #16
    3c94:	003cad00 	eorseq	sl, ip, r0, lsl #26
    3c98:	52011800 	andpl	r1, r1, #0, 16
    3c9c:	18007402 	stmdane	r0, {r1, sl, ip, sp, lr}
    3ca0:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3ca4:	50011800 	andpl	r1, r1, r0, lsl #16
    3ca8:	244a4003 	strbcs	r4, [sl], #-3
    3cac:	b0641700 	rsblt	r1, r4, r0, lsl #14
    3cb0:	40d40800 	sbcsmi	r0, r4, r0, lsl #16
    3cb4:	3cc80000 	stclcc	0, cr0, [r8], {0}
    3cb8:	01180000 	tsteq	r8, r0
    3cbc:	00740251 	rsbseq	r0, r4, r1, asr r2
    3cc0:	03500118 	cmpeq	r0, #24, 2
    3cc4:	00244a40 	eoreq	r4, r4, r0, asr #20
    3cc8:	00b06819 	adcseq	r6, r0, r9, lsl r8
    3ccc:	003bcc08 	eorseq	ip, fp, r8, lsl #24
    3cd0:	b06c1900 	rsblt	r1, ip, r0, lsl #18
    3cd4:	3a9e0800 	bcc	fe785cdc <SCS_BASE+0x1e777cdc>
    3cd8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    3cdc:	00001096 	muleq	r0, r6, r0
    3ce0:	18f34701 	ldmne	r3!, {r0, r8, r9, sl, lr}^
    3ce4:	03050000 	movweq	r0, #20480	; 0x5000
    3ce8:	20000718 	andcs	r0, r0, r8, lsl r7
    3cec:	0009ae3e 	andeq	sl, r9, lr, lsr lr
    3cf0:	f3480100 	vrhadd.u8	d16, d8, d0
    3cf4:	05000018 	streq	r0, [r0, #-24]
    3cf8:	00070003 	andeq	r0, r7, r3
    3cfc:	009f3e20 	addseq	r3, pc, r0, lsr #28
    3d00:	4b010000 	blmi	43d08 <__Stack_Size+0x43908>
    3d04:	00001dfb 	strdeq	r1, [r0], -fp
    3d08:	06c40305 	strbeq	r0, [r4], r5, lsl #6
    3d0c:	5f3e2000 	svcpl	0x003e2000
    3d10:	01000000 	mrseq	r0, (UNDEF: 0)
    3d14:	001dfb4c 	andseq	pc, sp, ip, asr #22
    3d18:	d0030500 	andle	r0, r3, r0, lsl #10
    3d1c:	3e200006 	cdpcc	0, 2, cr0, cr0, cr6, {0}
    3d20:	00001303 	andeq	r1, r0, r3, lsl #6
    3d24:	3a1e4f01 	bcc	797930 <__Stack_Size+0x797530>
    3d28:	03050000 	movweq	r0, #20480	; 0x5000
    3d2c:	2000050c 	andcs	r0, r0, ip, lsl #10
    3d30:	0000683e 	andeq	r6, r0, lr, lsr r8
    3d34:	84500100 	ldrbhi	r0, [r0], #-256	; 0x100
    3d38:	05000020 	streq	r0, [r0, #-32]
    3d3c:	00053c03 	andeq	r3, r5, r3, lsl #24
    3d40:	00332a20 	eorseq	r2, r3, r0, lsr #20
    3d44:	3d510000 	ldclcc	0, cr0, [r1, #-0]
    3d48:	b42b0000 	strtlt	r0, [fp], #-0
    3d4c:	15000000 	strne	r0, [r0, #-0]
    3d50:	0b603e00 	bleq	1813558 <__Stack_Size+0x1813158>
    3d54:	53010000 	movwpl	r0, #4096	; 0x1000
    3d58:	00003d41 	andeq	r3, r0, r1, asr #26
    3d5c:	056c0305 	strbeq	r0, [ip, #-773]!	; 0x305
    3d60:	123e2000 	eorsne	r2, lr, #0
    3d64:	01000011 	tsteq	r0, r1, lsl r0
    3d68:	00208454 	eoreq	r8, r0, r4, asr r4
    3d6c:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    3d70:	2a200005 	bcs	803d8c <__Stack_Size+0x80398c>
    3d74:	00000033 	andeq	r0, r0, r3, lsr r0
    3d78:	00003d83 	andeq	r3, r0, r3, lsl #27
    3d7c:	0000b42b 	andeq	fp, r0, fp, lsr #8
    3d80:	3e001900 	cdpcc	9, 0, cr1, cr0, cr0, {0}
    3d84:	000008c3 	andeq	r0, r0, r3, asr #17
    3d88:	3d735701 	ldclcc	7, cr5, [r3, #-4]!
    3d8c:	03050000 	movweq	r0, #20480	; 0x5000
    3d90:	200005d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    3d94:	0009883e 	andeq	r8, r9, lr, lsr r8
    3d98:	13580100 	cmpne	r8, #0, 2
    3d9c:	05000013 	streq	r0, [r0, #-19]
    3da0:	0005c403 	andeq	ip, r5, r3, lsl #8
    3da4:	00332a20 	eorseq	r2, r3, r0, lsr #20
    3da8:	3db50000 	ldccc	0, cr0, [r5]
    3dac:	b42b0000 	strtlt	r0, [fp], #-0
    3db0:	0c000000 	stceq	0, cr0, [r0], {-0}
    3db4:	03803e00 	orreq	r3, r0, #0, 28
    3db8:	5b010000 	blpl	43dc0 <__Stack_Size+0x439c0>
    3dbc:	00003da5 	andeq	r3, r0, r5, lsr #27
    3dc0:	06380305 	ldrteq	r0, [r8], -r5, lsl #6
    3dc4:	e73e2000 	ldr	r2, [lr, -r0]!
    3dc8:	0100000b 	tsteq	r0, fp
    3dcc:	0020845c 	eoreq	r8, r0, ip, asr r4
    3dd0:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
    3dd4:	3e200006 	cdpcc	0, 2, cr0, cr0, cr6, {0}
    3dd8:	000011a8 	andeq	r1, r0, r8, lsr #3
    3ddc:	00335f01 	eorseq	r5, r3, r1, lsl #30
    3de0:	03050000 	movweq	r0, #20480	; 0x5000
    3de4:	200006dc 	ldrdcs	r0, [r0], -ip
    3de8:	0011a23e 	andseq	sl, r1, lr, lsr r2
    3dec:	33600100 	cmncc	r0, #0, 2
    3df0:	05000000 	streq	r0, [r0, #-0]
    3df4:	0006a803 	andeq	sl, r6, r3, lsl #16
    3df8:	103b3e20 	eorsne	r3, fp, r0, lsr #28
    3dfc:	63010000 	movwvs	r0, #4096	; 0x1000
    3e00:	00001313 	andeq	r1, r0, r3, lsl r3
    3e04:	069c0305 	ldreq	r0, [ip], r5, lsl #6
    3e08:	e23e2000 	eors	r2, lr, #0
    3e0c:	01000010 	tsteq	r0, r0, lsl r0
    3e10:	001dfb64 	andseq	pc, sp, r4, ror #22
    3e14:	e0030500 	and	r0, r3, r0, lsl #10
    3e18:	3e200006 	cdpcc	0, 2, cr0, cr0, cr6, {0}
    3e1c:	00000618 	andeq	r0, r0, r8, lsl r6
    3e20:	13136501 	tstne	r3, #4194304	; 0x400000
    3e24:	03050000 	movweq	r0, #20480	; 0x5000
    3e28:	200006b8 			; <UNDEFINED> instruction: 0x200006b8
    3e2c:	0003ef3e 	andeq	lr, r3, lr, lsr pc
    3e30:	fb660100 	blx	198423a <__Stack_Size+0x1983e3a>
    3e34:	0500001d 	streq	r0, [r0, #-29]
    3e38:	0006ac03 	andeq	sl, r6, r3, lsl #24
    3e3c:	01d23e20 	bicseq	r3, r2, r0, lsr #28
    3e40:	67010000 	strvs	r0, [r1, -r0]
    3e44:	00001313 	andeq	r1, r0, r3, lsl r3
    3e48:	06840305 	streq	r0, [r4], r5, lsl #6
    3e4c:	f03e2000 			; <UNDEFINED> instruction: 0xf03e2000
    3e50:	01000007 	tsteq	r0, r7
    3e54:	001dfb68 	andseq	pc, sp, r8, ror #22
    3e58:	90030500 	andls	r0, r3, r0, lsl #10
    3e5c:	3e200006 	cdpcc	0, 2, cr0, cr0, cr6, {0}
    3e60:	00000571 	andeq	r0, r0, r1, ror r5
    3e64:	00336a01 	eorseq	r6, r3, r1, lsl #20
    3e68:	03050000 	movweq	r0, #20480	; 0x5000
    3e6c:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    3e70:	000df43e 	andeq	pc, sp, lr, lsr r4	; <UNPREDICTABLE>
    3e74:	336b0100 	cmncc	fp, #0, 2
    3e78:	05000000 	streq	r0, [r0, #-0]
    3e7c:	0006ec03 	andeq	lr, r6, r3, lsl #24
    3e80:	08473e20 	stmdaeq	r7, {r5, r9, sl, fp, ip, sp}^
    3e84:	6d010000 	stcvs	0, cr0, [r1, #-0]
    3e88:	00000033 	andeq	r0, r0, r3, lsr r0
    3e8c:	06f40305 	ldrbteq	r0, [r4], r5, lsl #6
    3e90:	843e2000 	ldrthi	r2, [lr], #-0
    3e94:	01000038 	tsteq	r0, r8, lsr r0
    3e98:	0000336f 	andeq	r3, r0, pc, ror #6
    3e9c:	fc030500 	stc2	5, cr0, [r3], {-0}
    3ea0:	3e200006 	cdpcc	0, 2, cr0, cr0, cr6, {0}
    3ea4:	0000060a 	andeq	r0, r0, sl, lsl #12
    3ea8:	00337001 	eorseq	r7, r3, r1
    3eac:	03050000 	movweq	r0, #20480	; 0x5000
    3eb0:	200006f8 	strdcs	r0, [r0], -r8
    3eb4:	0005a63f 	andeq	sl, r5, pc, lsr r6
    3eb8:	03260800 	teqeq	r6, #0, 16
    3ebc:	00003ec6 	andeq	r3, r0, r6, asr #29
    3ec0:	00047740 	andeq	r7, r4, r0, asr #14
    3ec4:	76410000 	strbvc	r0, [r1], -r0
    3ec8:	08000008 	stmdaeq	r0, {r3}
    3ecc:	046101ee 	strbteq	r0, [r1], #-494	; 0x1ee
    3ed0:	3edc0000 	cdpcc	0, 13, cr0, cr12, cr0, {0}
    3ed4:	6c400000 	marvs	acc0, r0, r0
    3ed8:	00000004 	andeq	r0, r0, r4
    3edc:	000b4d42 	andeq	r4, fp, r2, asr #26
    3ee0:	01f40800 	mvnseq	r0, r0, lsl #16
    3ee4:	00000461 	andeq	r0, r0, r1, ror #8
    3ee8:	00059a42 	andeq	r9, r5, r2, asr #20
    3eec:	01fa0800 	mvnseq	r0, r0, lsl #16
    3ef0:	0000046c 	andeq	r0, r0, ip, ror #8
    3ef4:	00045d3f 	andeq	r5, r4, pc, lsr sp
    3ef8:	01150800 	tsteq	r5, r0, lsl #16
    3efc:	00003f10 	andeq	r3, r0, r0, lsl pc
    3f00:	00046140 	andeq	r6, r4, r0, asr #2
    3f04:	04614000 	strbteq	r4, [r1], #-0
    3f08:	61400000 	mrsvs	r0, (UNDEF: 64)
    3f0c:	00000004 	andeq	r0, r0, r4
    3f10:	736f6343 	cmnvc	pc, #201326593	; 0xc000001
    3f14:	2c6d0900 	stclcs	9, cr0, [sp], #-0
    3f18:	25000000 	strcs	r0, [r0, #-0]
    3f1c:	4000003f 	andmi	r0, r0, pc, lsr r0
    3f20:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f24:	69734300 	ldmdbvs	r3!, {r8, r9, lr}^
    3f28:	6e09006e 	cdpvs	0, 0, cr0, cr9, cr14, {3}
    3f2c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f30:	00003f3a 	andeq	r3, r0, sl, lsr pc
    3f34:	00002c40 	andeq	r2, r0, r0, asr #24
    3f38:	be440000 	cdplt	0, 4, cr0, cr4, cr0, {0}
    3f3c:	09000008 	stmdbeq	r0, {r3}
    3f40:	00002c86 	andeq	r2, r0, r6, lsl #25
    3f44:	003f4f00 	eorseq	r4, pc, r0, lsl #30
    3f48:	002c4000 	eoreq	r4, ip, r0
    3f4c:	44000000 	strmi	r0, [r0], #-0
    3f50:	00000703 	andeq	r0, r0, r3, lsl #14
    3f54:	002c7e09 	eoreq	r7, ip, r9, lsl #28
    3f58:	3f690000 	svccc	0x00690000
    3f5c:	2c400000 	marcs	acc0, r0, r0
    3f60:	40000000 	andmi	r0, r0, r0
    3f64:	0000002c 	andeq	r0, r0, ip, lsr #32
    3f68:	0b5a4100 	bleq	1694370 <__Stack_Size+0x1693f70>
    3f6c:	15090000 	strne	r0, [r9, #-0]
    3f70:	00002c01 	andeq	r2, r0, r1, lsl #24
    3f74:	003f7f00 	eorseq	r7, pc, r0, lsl #30
    3f78:	002c4000 	eoreq	r4, ip, r0
    3f7c:	41000000 	mrsmi	r0, (UNDEF: 0)
    3f80:	00000f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3f84:	6c011d08 	stcvs	13, cr1, [r1], {8}
    3f88:	9a000004 	bls	3fa0 <__Stack_Size+0x3ba0>
    3f8c:	4000003f 	andmi	r0, r0, pc, lsr r0
    3f90:	00000461 	andeq	r0, r0, r1, ror #8
    3f94:	00046140 	andeq	r6, r4, r0, asr #2
    3f98:	23450000 	movtcs	r0, #20480	; 0x5000
    3f9c:	08000001 	stmdaeq	r0, {r0}
    3fa0:	003fabb1 	ldrhteq	sl, [pc], -r1
    3fa4:	04614000 	strbteq	r4, [r1], #-0
    3fa8:	45000000 	strmi	r0, [r0, #-0]
    3fac:	000007d3 	ldrdeq	r0, [r0], -r3
    3fb0:	3fbcb608 	svccc	0x00bcb608
    3fb4:	61400000 	mrsvs	r0, (UNDEF: 64)
    3fb8:	00000004 	andeq	r0, r0, r4
    3fbc:	00114245 	andseq	r4, r1, r5, asr #4
    3fc0:	d2bc0800 	adcsle	r0, ip, #0, 16
    3fc4:	4000003f 	andmi	r0, r0, pc, lsr r0
    3fc8:	00000461 	andeq	r0, r0, r1, ror #8
    3fcc:	00046140 	andeq	r6, r4, r0, asr #2
    3fd0:	6e440000 	cdpvs	0, 4, cr0, cr4, cr0, {0}
    3fd4:	08000010 	stmdaeq	r0, {r4}
    3fd8:	000461e5 	andeq	r6, r4, r5, ror #3
    3fdc:	003fe700 	eorseq	lr, pc, r0, lsl #14
    3fe0:	046c4000 	strbteq	r4, [ip], #-0
    3fe4:	44000000 	strmi	r0, [r0], #-0
    3fe8:	00001255 	andeq	r1, r0, r5, asr r2
    3fec:	0461ec08 	strbteq	lr, [r1], #-3080	; 0xc08
    3ff0:	3ffc0000 	svccc	0x00fc0000
    3ff4:	6c400000 	marvs	acc0, r0, r0
    3ff8:	00000004 	andeq	r0, r0, r4
    3ffc:	000e8a45 	andeq	r8, lr, r5, asr #20
    4000:	0dc10800 	stcleq	8, cr0, [r1]
    4004:	40000040 	andmi	r0, r0, r0, asr #32
    4008:	00000461 	andeq	r0, r0, r1, ror #8
    400c:	0fd44600 	svceq	0x00d44600
    4010:	f4080000 	vst4.8	{d0-d3}, [r8], r0
    4014:	000f6b3f 	andeq	r6, pc, pc, lsr fp	; <UNPREDICTABLE>
    4018:	01250800 	teqeq	r5, r0, lsl #16
    401c:	00004030 	andeq	r4, r0, r0, lsr r0
    4020:	00046140 	andeq	r6, r4, r0, asr #2
    4024:	04614000 	strbteq	r4, [r1], #-0
    4028:	6c400000 	marvs	acc0, r0, r0
    402c:	00000004 	andeq	r0, r0, r4
    4030:	0008d747 	andeq	sp, r8, r7, asr #14
    4034:	6cff0800 	ldclvs	8, cr0, [pc]	; 403c <__Stack_Size+0x3c3c>
    4038:	48000004 	stmdami	r0, {r2}
    403c:	000000d2 	ldrdeq	r0, [r0], -r2
    4040:	3f030e08 	svccc	0x00030e08
    4044:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    4048:	5a01130a 	bpl	48c78 <__Stack_Size+0x48878>
    404c:	40000040 	andmi	r0, r0, r0, asr #32
    4050:	0000004f 	andeq	r0, r0, pc, asr #32
    4054:	0000a940 	andeq	sl, r0, r0, asr #18
    4058:	453f0000 	ldrmi	r0, [pc, #-0]!	; 4060 <__Stack_Size+0x3c60>
    405c:	05000001 	streq	r0, [r0, #-1]
    4060:	406c02ac 	rsbmi	r0, ip, ip, lsr #5
    4064:	6c400000 	marvs	acc0, r0, r0
    4068:	00000040 	andeq	r0, r0, r0, asr #32
    406c:	03610423 	cmneq	r1, #587202560	; 0x23000000
    4070:	213f0000 	teqcs	pc, r0
    4074:	05000011 	streq	r0, [r0, #-17]
    4078:	408902a4 	addmi	r0, r9, r4, lsr #5
    407c:	89400000 	stmdbhi	r0, {}^	; <UNPREDICTABLE>
    4080:	40000040 	andmi	r0, r0, r0, asr #32
    4084:	0000406c 	andeq	r4, r0, ip, rrx
    4088:	cc042300 	stcgt	3, cr2, [r4], {-0}
    408c:	45000002 	strmi	r0, [r0, #-2]
    4090:	0000085d 	andeq	r0, r0, sp, asr r8
    4094:	40a0ff04 	adcmi	pc, r0, r4, lsl #30
    4098:	4f400000 	svcmi	0x00400000
    409c:	00000000 	andeq	r0, r0, r0
    40a0:	0009513f 	andeq	r5, r9, pc, lsr r1
    40a4:	01000400 	tsteq	r0, r0, lsl #8
    40a8:	000040b2 	strheq	r4, [r0], -r2
    40ac:	0040b240 	subeq	fp, r0, r0, asr #4
    40b0:	04230000 	strteq	r0, [r3], #-0
    40b4:	00000311 	andeq	r0, r0, r1, lsl r3
    40b8:	0010293f 	andseq	r2, r0, pc, lsr r9
    40bc:	02b20500 	adcseq	r0, r2, #0, 10
    40c0:	000040d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    40c4:	00408940 	subeq	r8, r0, r0, asr #18
    40c8:	00614000 	rsbeq	r4, r1, r0
    40cc:	a9400000 	stmdbge	r0, {}^	; <UNPREDICTABLE>
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	00002f49 	andeq	r2, r0, r9, asr #30
    40d8:	02b00500 	adcseq	r0, r0, #0, 10
    40dc:	00408940 	subeq	r8, r0, r0, asr #18
    40e0:	00a94000 	adceq	r4, r9, r0
    40e4:	00000000 	andeq	r0, r0, r0
    40e8:	0000089d 	muleq	r0, sp, r8
    40ec:	04630004 	strbteq	r0, [r3], #-4
    40f0:	01040000 	mrseq	r0, (UNDEF: 4)
    40f4:	00000630 	andeq	r0, r0, r0, lsr r6
    40f8:	0017c101 	andseq	ip, r7, r1, lsl #2
    40fc:	0002d000 	andeq	sp, r2, r0
    4100:	00662800 	rsbeq	r2, r6, r0, lsl #16
    4104:	0000c808 	andeq	ip, r0, r8, lsl #16
    4108:	000c5600 	andeq	r5, ip, r0, lsl #12
    410c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4110:	00000aa6 	andeq	r0, r0, r6, lsr #21
    4114:	8c050202 	sfmhi	f0, 4, [r5], {2}
    4118:	02000010 	andeq	r0, r0, #16
    411c:	04e10601 	strbteq	r0, [r1], #1537	; 0x601
    4120:	04020000 	streq	r0, [r2], #-0
    4124:	000e7807 	andeq	r7, lr, r7, lsl #16
    4128:	31750300 	cmncc	r5, r0, lsl #6
    412c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4130:	0000004c 	andeq	r0, r0, ip, asr #32
    4134:	8f070202 	svchi	0x00070202
    4138:	02000003 	andeq	r0, r0, #3
    413c:	04df0801 	ldrbeq	r0, [pc], #2049	; 4144 <__Stack_Size+0x3d44>
    4140:	1d040000 	stcne	0, cr0, [r4, #-0]
    4144:	02000004 	andeq	r0, r0, #4
    4148:	00006530 	andeq	r6, r0, r0, lsr r5
    414c:	004c0500 	subeq	r0, ip, r0, lsl #10
    4150:	01060000 	mrseq	r0, (UNDEF: 6)
    4154:	007f3902 	rsbseq	r3, pc, r2, lsl #18
    4158:	dc070000 	stcle	0, cr0, [r7], {-0}
    415c:	00000003 	andeq	r0, r0, r3
    4160:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    4164:	04000100 	streq	r0, [r0], #-256	; 0x100
    4168:	000036fd 	strdeq	r3, [r0], -sp
    416c:	006a3902 	rsbeq	r3, sl, r2, lsl #18
    4170:	04020000 	streq	r0, [r2], #-0
    4174:	00003707 	andeq	r3, r0, r7, lsl #14
    4178:	03500900 	cmpeq	r0, #0, 18
    417c:	02a2020b 	adceq	r0, r2, #-1342177280	; 0xb0000000
    4180:	430a0000 	movwmi	r0, #40960	; 0xa000
    4184:	03003152 	movweq	r3, #338	; 0x152
    4188:	005a020d 	subseq	r0, sl, sp, lsl #4
    418c:	0b000000 	bleq	4194 <__Stack_Size+0x3d94>
    4190:	000004cb 	andeq	r0, r0, fp, asr #9
    4194:	41020e03 	tstmi	r2, r3, lsl #28
    4198:	02000000 	andeq	r0, r0, #0
    419c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    41a0:	020f0300 	andeq	r0, pc, #0, 6
    41a4:	0000005a 	andeq	r0, r0, sl, asr r0
    41a8:	04d50b04 	ldrbeq	r0, [r5], #2820	; 0xb04
    41ac:	10030000 	andne	r0, r3, r0
    41b0:	00004102 	andeq	r4, r0, r2, lsl #2
    41b4:	8d0b0600 	stchi	6, cr0, [fp, #-0]
    41b8:	0300000f 	movweq	r0, #15
    41bc:	005a0211 	subseq	r0, sl, r1, lsl r2
    41c0:	0b080000 	bleq	2041c8 <__Stack_Size+0x203dc8>
    41c4:	00000584 	andeq	r0, r0, r4, lsl #11
    41c8:	41021203 	tstmi	r2, r3, lsl #4
    41cc:	0a000000 	beq	41d4 <__Stack_Size+0x3dd4>
    41d0:	0009730b 	andeq	r7, r9, fp, lsl #6
    41d4:	02130300 	andseq	r0, r3, #0, 6
    41d8:	0000005a 	andeq	r0, r0, sl, asr r0
    41dc:	04ed0b0c 	strbteq	r0, [sp], #2828	; 0xb0c
    41e0:	14030000 	strne	r0, [r3], #-0
    41e4:	00004102 	andeq	r4, r0, r2, lsl #2
    41e8:	530a0e00 	movwpl	r0, #44544	; 0xae00
    41ec:	15030052 	strne	r0, [r3, #-82]	; 0x52
    41f0:	00005a02 	andeq	r5, r0, r2, lsl #20
    41f4:	f70b1000 			; <UNDEFINED> instruction: 0xf70b1000
    41f8:	03000004 	movweq	r0, #4
    41fc:	00410216 	subeq	r0, r1, r6, lsl r2
    4200:	0a120000 	beq	484208 <__Stack_Size+0x483e08>
    4204:	00524745 	subseq	r4, r2, r5, asr #14
    4208:	5a021703 	bpl	89e1c <__Stack_Size+0x89a1c>
    420c:	14000000 	strne	r0, [r0], #-0
    4210:	0005010b 	andeq	r0, r5, fp, lsl #2
    4214:	02180300 	andseq	r0, r8, #0, 6
    4218:	00000041 	andeq	r0, r0, r1, asr #32
    421c:	058e0b16 	streq	r0, [lr, #2838]	; 0xb16
    4220:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    4224:	00005a02 	andeq	r5, r0, r2, lsl #20
    4228:	0b0b1800 	bleq	2ca230 <__Stack_Size+0x2c9e30>
    422c:	03000005 	movweq	r0, #5
    4230:	0041021a 	subeq	r0, r1, sl, lsl r2
    4234:	0b1a0000 	bleq	68423c <__Stack_Size+0x683e3c>
    4238:	00000594 	muleq	r0, r4, r5
    423c:	5a021b03 	bpl	8ae50 <__Stack_Size+0x8aa50>
    4240:	1c000000 	stcne	0, cr0, [r0], {-0}
    4244:	0005150b 	andeq	r1, r5, fp, lsl #10
    4248:	021c0300 	andseq	r0, ip, #0, 6
    424c:	00000041 	andeq	r0, r0, r1, asr #32
    4250:	0ece0b1e 	vdupeq.8	d14, r0
    4254:	1d030000 	stcne	0, cr0, [r3, #-0]
    4258:	00005a02 	andeq	r5, r0, r2, lsl #20
    425c:	1f0b2000 	svcne	0x000b2000
    4260:	03000005 	movweq	r0, #5
    4264:	0041021e 	subeq	r0, r1, lr, lsl r2
    4268:	0a220000 	beq	884270 <__Stack_Size+0x883e70>
    426c:	00544e43 	subseq	r4, r4, r3, asr #28
    4270:	5a021f03 	bpl	8be84 <__Stack_Size+0x8ba84>
    4274:	24000000 	strcs	r0, [r0], #-0
    4278:	0005290b 	andeq	r2, r5, fp, lsl #18
    427c:	02200300 	eoreq	r0, r0, #0, 6
    4280:	00000041 	andeq	r0, r0, r1, asr #32
    4284:	53500a26 	cmppl	r0, #155648	; 0x26000
    4288:	21030043 	tstcs	r3, r3, asr #32
    428c:	00005a02 	andeq	r5, r0, r2, lsl #20
    4290:	c30b2800 	movwgt	r2, #47104	; 0xb800
    4294:	0300000e 	movweq	r0, #14
    4298:	00410222 	subeq	r0, r1, r2, lsr #4
    429c:	0a2a0000 	beq	a842a4 <__Stack_Size+0xa83ea4>
    42a0:	00525241 	subseq	r5, r2, r1, asr #4
    42a4:	5a022303 	bpl	8ceb8 <__Stack_Size+0x8cab8>
    42a8:	2c000000 	stccs	0, cr0, [r0], {-0}
    42ac:	00127d0b 	andseq	r7, r2, fp, lsl #26
    42b0:	02240300 	eoreq	r0, r4, #0, 6
    42b4:	00000041 	andeq	r0, r0, r1, asr #32
    42b8:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    42bc:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    42c0:	00005a02 	andeq	r5, r0, r2, lsl #20
    42c4:	d30b3000 	movwle	r3, #45056	; 0xb000
    42c8:	0300000e 	movweq	r0, #14
    42cc:	00410226 	subeq	r0, r1, r6, lsr #4
    42d0:	0b320000 	bleq	c842d8 <__Stack_Size+0xc83ed8>
    42d4:	00000235 	andeq	r0, r0, r5, lsr r2
    42d8:	5a022703 	bpl	8deec <__Stack_Size+0x8daec>
    42dc:	34000000 	strcc	r0, [r0], #-0
    42e0:	000ede0b 	andeq	sp, lr, fp, lsl #28
    42e4:	02280300 	eoreq	r0, r8, #0, 6
    42e8:	00000041 	andeq	r0, r0, r1, asr #32
    42ec:	023a0b36 	eorseq	r0, sl, #55296	; 0xd800
    42f0:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    42f4:	00005a02 	andeq	r5, r0, r2, lsl #20
    42f8:	e90b3800 	stmdb	fp, {fp, ip, sp}
    42fc:	0300000e 	movweq	r0, #14
    4300:	0041022a 	subeq	r0, r1, sl, lsr #4
    4304:	0b3a0000 	bleq	e8430c <__Stack_Size+0xe83f0c>
    4308:	0000023f 	andeq	r0, r0, pc, lsr r2
    430c:	5a022b03 	bpl	8ef20 <__Stack_Size+0x8eb20>
    4310:	3c000000 	stccc	0, cr0, [r0], {-0}
    4314:	000ef40b 	andeq	pc, lr, fp, lsl #8
    4318:	022c0300 	eoreq	r0, ip, #0, 6
    431c:	00000041 	andeq	r0, r0, r1, asr #32
    4320:	02440b3e 	subeq	r0, r4, #63488	; 0xf800
    4324:	2d030000 	stccs	0, cr0, [r3, #-0]
    4328:	00005a02 	andeq	r5, r0, r2, lsl #20
    432c:	ff0b4000 			; <UNDEFINED> instruction: 0xff0b4000
    4330:	0300000e 	movweq	r0, #14
    4334:	0041022e 	subeq	r0, r1, lr, lsr #4
    4338:	0b420000 	bleq	1084340 <__Stack_Size+0x1083f40>
    433c:	00001218 	andeq	r1, r0, r8, lsl r2
    4340:	5a022f03 	bpl	8ff54 <__Stack_Size+0x8fb54>
    4344:	44000000 	strmi	r0, [r0], #-0
    4348:	000f0a0b 	andeq	r0, pc, fp, lsl #20
    434c:	02300300 	eorseq	r0, r0, #0, 6
    4350:	00000041 	andeq	r0, r0, r1, asr #32
    4354:	43440a46 	movtmi	r0, #19014	; 0x4a46
    4358:	31030052 	qaddcc	r0, r2, r3
    435c:	00005a02 	andeq	r5, r0, r2, lsl #20
    4360:	150b4800 	strne	r4, [fp, #-2048]	; 0x800
    4364:	0300000f 	movweq	r0, #15
    4368:	00410232 	subeq	r0, r1, r2, lsr r2
    436c:	0b4a0000 	bleq	1284374 <__Stack_Size+0x1283f74>
    4370:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    4374:	5a023303 	bpl	90f88 <__Stack_Size+0x90b88>
    4378:	4c000000 	stcmi	0, cr0, [r0], {-0}
    437c:	000f200b 	andeq	r2, pc, fp
    4380:	02340300 	eorseq	r0, r4, #0, 6
    4384:	00000041 	andeq	r0, r0, r1, asr #32
    4388:	9e0c004e 	cdpls	0, 0, cr0, cr12, cr14, {2}
    438c:	03000004 	movweq	r0, #4
    4390:	00910235 	addseq	r0, r1, r5, lsr r2
    4394:	f9040000 			; <UNDEFINED> instruction: 0xf9040000
    4398:	04000005 	streq	r0, [r0], #-5
    439c:	00004c26 	andeq	r4, r0, r6, lsr #24
    43a0:	0a7b0400 	beq	1ec53a8 <__Stack_Size+0x1ec4fa8>
    43a4:	38040000 	stmdacc	r4, {}	; <UNPREDICTABLE>
    43a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    43ac:	a1050802 	tstge	r5, r2, lsl #16
    43b0:	0200000a 	andeq	r0, r0, #10
    43b4:	0e730708 	cdpeq	7, 7, cr0, cr3, cr8, {0}
    43b8:	040d0000 	streq	r0, [sp], #-0
    43bc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    43c0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    43c4:	00000e7d 	andeq	r0, r0, sp, ror lr
    43c8:	0014e10e 	andseq	lr, r4, lr, lsl #2
    43cc:	28300100 	ldmdacs	r0!, {r8}
    43d0:	02080066 	andeq	r0, r8, #102	; 0x66
    43d4:	01000000 	mrseq	r0, (UNDEF: 0)
    43d8:	15680e9c 	strbne	r0, [r8, #-3740]!	; 0xe9c
    43dc:	3b010000 	blcc	443e4 <__Stack_Size+0x43fe4>
    43e0:	0800662a 	stmdaeq	r0, {r1, r3, r5, r9, sl, sp, lr}
    43e4:	00000002 	andeq	r0, r0, r2
    43e8:	1f0e9c01 	svcne	0x000e9c01
    43ec:	01000015 	tsteq	r0, r5, lsl r0
    43f0:	00662c4a 	rsbeq	r2, r6, sl, asr #24
    43f4:	00000208 	andeq	r0, r0, r8, lsl #4
    43f8:	0e9c0100 	fmleqe	f0, f4, f0
    43fc:	00001401 	andeq	r1, r0, r1, lsl #8
    4400:	662e5901 	strtvs	r5, [lr], -r1, lsl #18
    4404:	00020800 	andeq	r0, r2, r0, lsl #16
    4408:	9c010000 	stcls	0, cr0, [r1], {-0}
    440c:	0016590e 	andseq	r5, r6, lr, lsl #18
    4410:	30680100 	rsbcc	r0, r8, r0, lsl #2
    4414:	02080066 	andeq	r0, r8, #102	; 0x66
    4418:	01000000 	mrseq	r0, (UNDEF: 0)
    441c:	174c0e9c 			; <UNDEFINED> instruction: 0x174c0e9c
    4420:	77010000 	strvc	r0, [r1, -r0]
    4424:	08006632 	stmdaeq	r0, {r1, r4, r5, r9, sl, sp, lr}
    4428:	00000002 	andeq	r0, r0, r2
    442c:	ac0e9c01 	stcge	12, cr9, [lr], {1}
    4430:	01000014 	tsteq	r0, r4, lsl r0
    4434:	00663482 	rsbeq	r3, r6, r2, lsl #9
    4438:	00000208 	andeq	r0, r0, r8, lsl #4
    443c:	0e9c0100 	fmleqe	f0, f4, f0
    4440:	0000138d 	andeq	r1, r0, sp, lsl #7
    4444:	66368d01 	ldrtvs	r8, [r6], -r1, lsl #26
    4448:	00020800 	andeq	r0, r2, r0, lsl #16
    444c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4450:	0013ba0f 	andseq	fp, r3, pc, lsl #20
    4454:	38980100 	ldmcc	r8, {r8}
    4458:	04080066 	streq	r0, [r8], #-102	; 0x66
    445c:	01000000 	mrseq	r0, (UNDEF: 0)
    4460:	0003879c 	muleq	r3, ip, r7
    4464:	663c1000 	ldrtvs	r1, [ip], -r0
    4468:	08350800 	ldmdaeq	r5!, {fp}
    446c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4470:	0000137d 	andeq	r1, r0, sp, ror r3
    4474:	663ca401 	ldrtvs	sl, [ip], -r1, lsl #8
    4478:	00020800 	andeq	r0, r2, r0, lsl #16
    447c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4480:	0014230e 	andseq	r2, r4, lr, lsl #6
    4484:	3eaf0100 	fdvcce	f0, f7, f0
    4488:	02080066 	andeq	r0, r8, #102	; 0x66
    448c:	01000000 	mrseq	r0, (UNDEF: 0)
    4490:	13c90e9c 	bicne	r0, r9, #156, 28	; 0x9c0
    4494:	ba010000 	blt	4449c <__Stack_Size+0x4409c>
    4498:	08006640 	stmdaeq	r0, {r6, r9, sl, sp, lr}
    449c:	00000002 	andeq	r0, r0, r2
    44a0:	f90e9c01 			; <UNDEFINED> instruction: 0xf90e9c01
    44a4:	01000016 	tsteq	r0, r6, lsl r0
    44a8:	006642c5 	rsbeq	r4, r6, r5, asr #5
    44ac:	00000208 	andeq	r0, r0, r8, lsl #4
    44b0:	0e9c0100 	fmleqe	f0, f4, f0
    44b4:	000015e3 	andeq	r1, r0, r3, ror #11
    44b8:	6644d001 	strbvs	sp, [r4], -r1
    44bc:	00020800 	andeq	r0, r2, r0, lsl #16
    44c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    44c4:	0016d10e 	andseq	sp, r6, lr, lsl #2
    44c8:	46db0100 	ldrbmi	r0, [fp], r0, lsl #2
    44cc:	02080066 	andeq	r0, r8, #102	; 0x66
    44d0:	01000000 	mrseq	r0, (UNDEF: 0)
    44d4:	158d0e9c 	strne	r0, [sp, #3740]	; 0xe9c
    44d8:	e6010000 	str	r0, [r1], -r0
    44dc:	08006648 	stmdaeq	r0, {r3, r6, r9, sl, sp, lr}
    44e0:	00000002 	andeq	r0, r0, r2
    44e4:	0d0e9c01 	stceq	12, cr9, [lr, #-4]
    44e8:	01000016 	tsteq	r0, r6, lsl r0
    44ec:	00664af1 	strdeq	r4, [r6], #-161	; 0xffffff5f	; <UNPREDICTABLE>
    44f0:	00000208 	andeq	r0, r0, r8, lsl #4
    44f4:	0e9c0100 	fmleqe	f0, f4, f0
    44f8:	0000183e 	andeq	r1, r0, lr, lsr r8
    44fc:	664cfc01 	strbvs	pc, [ip], -r1, lsl #24	; <UNPREDICTABLE>
    4500:	00020800 	andeq	r0, r2, r0, lsl #16
    4504:	9c010000 	stcls	0, cr0, [r1], {-0}
    4508:	0014d011 	andseq	sp, r4, r1, lsl r0
    450c:	01070100 	mrseq	r0, (UNDEF: 23)
    4510:	0800664e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, sp, lr}
    4514:	00000002 	andeq	r0, r0, r2
    4518:	31119c01 	tstcc	r1, r1, lsl #24
    451c:	01000013 	tsteq	r0, r3, lsl r0
    4520:	66500112 			; <UNDEFINED> instruction: 0x66500112
    4524:	00020800 	andeq	r0, r2, r0, lsl #16
    4528:	9c010000 	stcls	0, cr0, [r1], {-0}
    452c:	00143211 	andseq	r3, r4, r1, lsl r2
    4530:	011d0100 	tsteq	sp, r0, lsl #2
    4534:	08006652 	stmdaeq	r0, {r1, r4, r6, r9, sl, sp, lr}
    4538:	00000002 	andeq	r0, r0, r2
    453c:	f4119c01 			; <UNDEFINED> instruction: 0xf4119c01
    4540:	01000015 	tsteq	r0, r5, lsl r0
    4544:	66540128 	ldrbvs	r0, [r4], -r8, lsr #2
    4548:	00020800 	andeq	r0, r2, r0, lsl #16
    454c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4550:	00182511 	andseq	r2, r8, r1, lsl r5
    4554:	01330100 	teqeq	r3, r0, lsl #2
    4558:	08006656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, sp, lr}
    455c:	00000002 	andeq	r0, r0, r2
    4560:	b7119c01 	ldrlt	r9, [r1, -r1, lsl #24]
    4564:	01000014 	tsteq	r0, r4, lsl r0
    4568:	6658013e 			; <UNDEFINED> instruction: 0x6658013e
    456c:	00020800 	andeq	r0, r2, r0, lsl #16
    4570:	9c010000 	stcls	0, cr0, [r1], {-0}
    4574:	00167d11 	andseq	r7, r6, r1, lsl sp
    4578:	01490100 	mrseq	r0, (UNDEF: 89)
    457c:	0800665a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, sp, lr}
    4580:	00000002 	andeq	r0, r0, r2
    4584:	e0119c01 	ands	r9, r1, r1, lsl #24
    4588:	01000016 	tsteq	r0, r6, lsl r0
    458c:	665c0154 			; <UNDEFINED> instruction: 0x665c0154
    4590:	00020800 	andeq	r0, r2, r0, lsl #16
    4594:	9c010000 	stcls	0, cr0, [r1], {-0}
    4598:	00136411 	andseq	r6, r3, r1, lsl r4
    459c:	015f0100 	cmpeq	pc, r0, lsl #2
    45a0:	0800665e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, sp, lr}
    45a4:	00000002 	andeq	r0, r0, r2
    45a8:	9e119c01 	cdpls	12, 1, cr9, cr1, cr1, {0}
    45ac:	01000015 	tsteq	r0, r5, lsl r0
    45b0:	6660016b 	strbtvs	r0, [r0], -fp, ror #2
    45b4:	00020800 	andeq	r0, r2, r0, lsl #16
    45b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    45bc:	00148011 	andseq	r8, r4, r1, lsl r0
    45c0:	01770100 	cmneq	r7, r0, lsl #2
    45c4:	08006662 	stmdaeq	r0, {r1, r5, r6, r9, sl, sp, lr}
    45c8:	00000002 	andeq	r0, r0, r2
    45cc:	a7119c01 	ldrge	r9, [r1, -r1, lsl #24]
    45d0:	01000017 	tsteq	r0, r7, lsl r0
    45d4:	66640183 	strbtvs	r0, [r4], -r3, lsl #3
    45d8:	00020800 	andeq	r0, r2, r0, lsl #16
    45dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    45e0:	0015b011 	andseq	fp, r5, r1, lsl r0
    45e4:	018e0100 	orreq	r0, lr, r0, lsl #2
    45e8:	08006666 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, sp, lr}
    45ec:	00000002 	andeq	r0, r0, r2
    45f0:	db119c01 	blle	46b5fc <__Stack_Size+0x46b1fc>
    45f4:	01000013 	tsteq	r0, r3, lsl r0
    45f8:	66680199 			; <UNDEFINED> instruction: 0x66680199
    45fc:	00020800 	andeq	r0, r2, r0, lsl #16
    4600:	9c010000 	stcls	0, cr0, [r1], {-0}
    4604:	00186111 	andseq	r6, r8, r1, lsl r1
    4608:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    460c:	0800666a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, sp, lr}
    4610:	00000002 	andeq	r0, r0, r2
    4614:	38119c01 	ldmdacc	r1, {r0, sl, fp, ip, pc}
    4618:	01000017 	tsteq	r0, r7, lsl r0
    461c:	666c01af 	strbtvs	r0, [ip], -pc, lsr #3
    4620:	00020800 	andeq	r0, r2, r0, lsl #16
    4624:	9c010000 	stcls	0, cr0, [r1], {-0}
    4628:	00149911 	andseq	r9, r4, r1, lsl r9
    462c:	01bb0100 			; <UNDEFINED> instruction: 0x01bb0100
    4630:	0800666e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, sp, lr}
    4634:	00000002 	andeq	r0, r0, r2
    4638:	ee119c01 	cdp	12, 1, cr9, cr1, cr1, {0}
    463c:	01000014 	tsteq	r0, r4, lsl r0
    4640:	667001c7 	ldrbtvs	r0, [r0], -r7, asr #3
    4644:	00020800 	andeq	r0, r2, r0, lsl #16
    4648:	9c010000 	stcls	0, cr0, [r1], {-0}
    464c:	0017d811 	andseq	sp, r7, r1, lsl r8
    4650:	01d20100 	bicseq	r0, r2, r0, lsl #2
    4654:	08006672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, sp, lr}
    4658:	00000002 	andeq	r0, r0, r2
    465c:	c8129c01 	ldmdagt	r2, {r0, sl, fp, ip, pc}
    4660:	01000018 	tsteq	r0, r8, lsl r0
    4664:	667401dd 			; <UNDEFINED> instruction: 0x667401dd
    4668:	00380800 	eorseq	r0, r8, r0, lsl #16
    466c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4670:	000005d2 	ldrdeq	r0, [r0], -r2
    4674:	00668013 	rsbeq	r8, r6, r3, lsl r0
    4678:	00083c08 	andeq	r3, r8, r8, lsl #24
    467c:	0005a600 	andeq	sl, r5, r0, lsl #12
    4680:	51011400 	tstpl	r1, r0, lsl #8
    4684:	01143101 	tsteq	r4, r1, lsl #2
    4688:	4a400350 	bmi	10053d0 <__Stack_Size+0x1004fd0>
    468c:	98130024 	ldmdals	r3, {r2, r5}
    4690:	5d080066 	stcpl	0, cr0, [r8, #-408]	; 0xfffffe68
    4694:	c0000008 	andgt	r0, r0, r8
    4698:	14000005 	strne	r0, [r0], #-5
    469c:	30015101 	andcc	r5, r1, r1, lsl #2
    46a0:	03500114 	cmpeq	r0, #20, 2
    46a4:	00244a40 	eoreq	r4, r4, r0, asr #20
    46a8:	0066a615 	rsbeq	sl, r6, r5, lsl r6
    46ac:	00087408 	andeq	r7, r8, r8, lsl #8
    46b0:	50011400 	andpl	r1, r1, r0, lsl #8
    46b4:	244a4003 	strbcs	r4, [sl], #-3
    46b8:	c1110000 	tstgt	r1, r0
    46bc:	01000016 	tsteq	r0, r6, lsl r0
    46c0:	66ac01ee 	strtvs	r0, [ip], lr, ror #3
    46c4:	00020800 	andeq	r0, r2, r0, lsl #16
    46c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    46cc:	00171711 	andseq	r1, r7, r1, lsl r7
    46d0:	01f90100 	mvnseq	r0, r0, lsl #2
    46d4:	080066ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, sp, lr}
    46d8:	00000002 	andeq	r0, r0, r2
    46dc:	b5119c01 	ldrlt	r9, [r1, #-3073]	; 0xc01
    46e0:	01000018 	tsteq	r0, r8, lsl r0
    46e4:	66b00204 	ldrtvs	r0, [r0], r4, lsl #4
    46e8:	00020800 	andeq	r0, r2, r0, lsl #16
    46ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    46f0:	00179411 	andseq	r9, r7, r1, lsl r4
    46f4:	020f0100 	andeq	r0, pc, #0, 2
    46f8:	080066b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, sp, lr}
    46fc:	00000002 	andeq	r0, r0, r2
    4700:	59119c01 	ldmdbpl	r1, {r0, sl, fp, ip, pc}
    4704:	01000017 	tsteq	r0, r7, lsl r0
    4708:	66b4021a 	ssatvs	r0, #21, sl, lsl #4
    470c:	00020800 	andeq	r0, r2, r0, lsl #16
    4710:	9c010000 	stcls	0, cr0, [r1], {-0}
    4714:	0013ee11 	andseq	lr, r3, r1, lsl lr
    4718:	02250100 	eoreq	r0, r5, #0, 2
    471c:	080066b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, sp, lr}
    4720:	00000002 	andeq	r0, r0, r2
    4724:	13119c01 	tstne	r1, #256	; 0x100
    4728:	01000014 	tsteq	r0, r4, lsl r0
    472c:	66b80230 			; <UNDEFINED> instruction: 0x66b80230
    4730:	00020800 	andeq	r0, r2, r0, lsl #16
    4734:	9c010000 	stcls	0, cr0, [r1], {-0}
    4738:	0015d311 	andseq	sp, r5, r1, lsl r3
    473c:	023b0100 	eorseq	r0, fp, #0, 2
    4740:	080066ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, sp, lr}
    4744:	00000002 	andeq	r0, r0, r2
    4748:	5b129c01 	blpl	4ab754 <__Stack_Size+0x4ab354>
    474c:	01000014 	tsteq	r0, r4, lsl r0
    4750:	66bc0246 	ldrtvs	r0, [ip], r6, asr #4
    4754:	00040800 	andeq	r0, r4, r0, lsl #16
    4758:	9c010000 	stcls	0, cr0, [r1], {-0}
    475c:	00000682 	andeq	r0, r0, r2, lsl #13
    4760:	0066c010 	rsbeq	ip, r6, r0, lsl r0
    4764:	00088b08 	andeq	r8, r8, r8, lsl #22
    4768:	1e110000 	cdpne	0, 1, cr0, cr1, cr0, {0}
    476c:	01000016 	tsteq	r0, r6, lsl r0
    4770:	66c00254 			; <UNDEFINED> instruction: 0x66c00254
    4774:	00020800 	andeq	r0, r2, r0, lsl #16
    4778:	9c010000 	stcls	0, cr0, [r1], {-0}
    477c:	00184f12 	andseq	r4, r8, r2, lsl pc
    4780:	025f0100 	subseq	r0, pc, #0, 2
    4784:	080066c2 	stmdaeq	r0, {r1, r6, r7, r9, sl, sp, lr}
    4788:	00000004 	andeq	r0, r0, r4
    478c:	06b49c01 	ldrteq	r9, [r4], r1, lsl #24
    4790:	c6100000 	ldrgt	r0, [r0], -r0
    4794:	92080066 	andls	r0, r8, #102	; 0x66
    4798:	00000008 	andeq	r0, r0, r8
    479c:	0013a511 	andseq	sl, r3, r1, lsl r5
    47a0:	026d0100 	rsbeq	r0, sp, #0, 2
    47a4:	080066c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, sp, lr}
    47a8:	00000002 	andeq	r0, r0, r2
    47ac:	74119c01 	ldrvc	r9, [r1], #-3073	; 0xc01
    47b0:	01000018 	tsteq	r0, r8, lsl r0
    47b4:	66c80278 			; <UNDEFINED> instruction: 0x66c80278
    47b8:	00020800 	andeq	r0, r2, r0, lsl #16
    47bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    47c0:	00155311 	andseq	r5, r5, r1, lsl r3
    47c4:	02830100 	addeq	r0, r3, #0, 2
    47c8:	080066ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, sp, lr}
    47cc:	00000002 	andeq	r0, r0, r2
    47d0:	a1119c01 	tstge	r1, r1, lsl #24
    47d4:	01000018 	tsteq	r0, r8, lsl r0
    47d8:	66cc028e 	strbvs	r0, [ip], lr, lsl #5
    47dc:	00020800 	andeq	r0, r2, r0, lsl #16
    47e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    47e4:	00169611 	andseq	r9, r6, r1, lsl r6
    47e8:	029a0100 	addseq	r0, sl, #0, 2
    47ec:	080066ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, sp, lr}
    47f0:	00000002 	andeq	r0, r0, r2
    47f4:	a9119c01 	ldmdbge	r1, {r0, sl, fp, ip, pc}
    47f8:	01000016 	tsteq	r0, r6, lsl r0
    47fc:	66d002a6 	ldrbvs	r0, [r0], r6, lsr #5
    4800:	00020800 	andeq	r0, r2, r0, lsl #16
    4804:	9c010000 	stcls	0, cr0, [r1], {-0}
    4808:	00146d11 	andseq	r6, r4, r1, lsl sp
    480c:	02b10100 	adcseq	r0, r1, #0, 2
    4810:	080066d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, sp, lr}
    4814:	00000002 	andeq	r0, r0, r2
    4818:	4b119c01 	blmi	46b824 <__Stack_Size+0x46b424>
    481c:	01000014 	tsteq	r0, r4, lsl r0
    4820:	66d402bc 			; <UNDEFINED> instruction: 0x66d402bc
    4824:	00020800 	andeq	r0, r2, r0, lsl #16
    4828:	9c010000 	stcls	0, cr0, [r1], {-0}
    482c:	00154311 	andseq	r4, r5, r1, lsl r3
    4830:	02c70100 	sbceq	r0, r7, #0, 2
    4834:	080066d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, sp, lr}
    4838:	00000002 	andeq	r0, r0, r2
    483c:	54119c01 	ldrpl	r9, [r1], #-3073	; 0xc01
    4840:	01000013 	tsteq	r0, r3, lsl r0
    4844:	66d802d2 			; <UNDEFINED> instruction: 0x66d802d2
    4848:	00020800 	andeq	r0, r2, r0, lsl #16
    484c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4850:	00139511 	andseq	r9, r3, r1, lsl r5
    4854:	02dd0100 	sbcseq	r0, sp, #0, 2
    4858:	080066da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, sp, lr}
    485c:	00000002 	andeq	r0, r0, r2
    4860:	eb119c01 	bl	46b86c <__Stack_Size+0x46b46c>
    4864:	01000017 	tsteq	r0, r7, lsl r0
    4868:	66dc02e8 	ldrbvs	r0, [ip], r8, ror #5
    486c:	00020800 	andeq	r0, r2, r0, lsl #16
    4870:	9c010000 	stcls	0, cr0, [r1], {-0}
    4874:	00153211 	andseq	r3, r5, r1, lsl r2
    4878:	02f30100 	rscseq	r0, r3, #0, 2
    487c:	080066de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr}
    4880:	00000002 	andeq	r0, r0, r2
    4884:	27129c01 	ldrcs	r9, [r2, -r1, lsl #24]
    4888:	01000017 	tsteq	r0, r7, lsl r0
    488c:	66e002fe 			; <UNDEFINED> instruction: 0x66e002fe
    4890:	00040800 	andeq	r0, r4, r0, lsl #16
    4894:	9c010000 	stcls	0, cr0, [r1], {-0}
    4898:	000007be 			; <UNDEFINED> instruction: 0x000007be
    489c:	0066e410 	rsbeq	lr, r6, r0, lsl r4
    48a0:	00089908 	andeq	r9, r8, r8, lsl #18
    48a4:	6d110000 	ldcvs	0, cr0, [r1, #-0]
    48a8:	01000016 	tsteq	r0, r6, lsl r0
    48ac:	66e4030c 	strbtvs	r0, [r4], ip, lsl #6
    48b0:	00020800 	andeq	r0, r2, r0, lsl #16
    48b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    48b8:	0015c311 	andseq	ip, r5, r1, lsl r3
    48bc:	03170100 	tsteq	r7, #0, 2
    48c0:	080066e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, sp, lr}
    48c4:	00000002 	andeq	r0, r0, r2
    48c8:	40119c01 	andsmi	r9, r1, r1, lsl #24
    48cc:	01000016 	tsteq	r0, r6, lsl r0
    48d0:	66e80322 	strbtvs	r0, [r8], r2, lsr #6
    48d4:	00020800 	andeq	r0, r2, r0, lsl #16
    48d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    48dc:	00188811 	andseq	r8, r8, r1, lsl r8
    48e0:	032d0100 	teqeq	sp, #0, 2
    48e4:	080066ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, sp, lr}
    48e8:	00000002 	andeq	r0, r0, r2
    48ec:	06119c01 	ldreq	r9, [r1], -r1, lsl #24
    48f0:	01000015 	tsteq	r0, r5, lsl r0
    48f4:	66ec0338 			; <UNDEFINED> instruction: 0x66ec0338
    48f8:	00020800 	andeq	r0, r2, r0, lsl #16
    48fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    4900:	0017fb11 	andseq	pc, r7, r1, lsl fp	; <UNPREDICTABLE>
    4904:	03440100 	movteq	r0, #16640	; 0x4100
    4908:	080066ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr}
    490c:	00000002 	andeq	r0, r0, r2
    4910:	0a169c01 	beq	5ab91c <__Stack_Size+0x5ab51c>
    4914:	01000006 	tsteq	r0, r6
    4918:	0002d215 	andeq	sp, r2, r5, lsl r2
    491c:	17081700 	strne	r1, [r8, -r0, lsl #14]
    4920:	1c010000 	stcne	0, cr0, [r1], {-0}
    4924:	00163018 	andseq	r3, r6, r8, lsl r0
    4928:	02fd0500 	rscseq	r0, sp, #0, 10
    492c:	0000007f 	andeq	r0, r0, pc, ror r0
    4930:	00000857 	andeq	r0, r0, r7, asr r8
    4934:	00085719 	andeq	r5, r8, r9, lsl r7
    4938:	00411900 	subeq	r1, r1, r0, lsl #18
    493c:	1a000000 	bne	4944 <__Stack_Size+0x4544>
    4940:	0002a204 	andeq	sl, r2, r4, lsl #4
    4944:	18161b00 	ldmdane	r6, {r8, r9, fp, ip}
    4948:	ea050000 	b	144950 <__Stack_Size+0x144550>
    494c:	00087402 	andeq	r7, r8, r2, lsl #8
    4950:	08571900 	ldmdaeq	r7, {r8, fp, ip}^
    4954:	41190000 	tstmi	r9, r0
    4958:	00000000 	andeq	r0, r0, r0
    495c:	00176c1b 	andseq	r6, r7, fp, lsl ip
    4960:	02fe0500 	rscseq	r0, lr, #0, 10
    4964:	0000088b 	andeq	r0, r0, fp, lsl #17
    4968:	00085719 	andeq	r5, r8, r9, lsl r7
    496c:	00411900 	subeq	r1, r1, r0, lsl #18
    4970:	17000000 	strne	r0, [r0, -r0]
    4974:	00001782 	andeq	r1, r0, r2, lsl #15
    4978:	7b171e01 	blvc	5cc184 <__Stack_Size+0x5cbd84>
    497c:	01000015 	tsteq	r0, r5, lsl r0
    4980:	13421721 	movtne	r1, #10017	; 0x2721
    4984:	24010000 	strcs	r0, [r1], #-0
    4988:	003aea00 	eorseq	lr, sl, r0, lsl #20
    498c:	f8000400 			; <UNDEFINED> instruction: 0xf8000400
    4990:	04000005 	streq	r0, [r0], #-5
    4994:	00063001 	andeq	r3, r6, r1
    4998:	1ae30100 	bne	ff8c4da0 <SCS_BASE+0x1f8b6da0>
    499c:	02d00000 	sbcseq	r0, r0, #0
    49a0:	66f00000 	ldrbtvs	r0, [r0], r0
    49a4:	197c0800 	ldmdbne	ip!, {fp}^
    49a8:	0e2e0000 	cdpeq	0, 2, cr0, cr14, cr0, {0}
    49ac:	04020000 	streq	r0, [r2], #-0
    49b0:	00127704 	andseq	r7, r2, r4, lsl #14
    49b4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    49b8:	00000aa6 	andeq	r0, r0, r6, lsr #21
    49bc:	8c050202 	sfmhi	f0, 4, [r5], {2}
    49c0:	02000010 	andeq	r0, r0, #16
    49c4:	04e10601 	strbteq	r0, [r1], #1537	; 0x601
    49c8:	75030000 	strvc	r0, [r3, #-0]
    49cc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    49d0:	00004c27 	andeq	r4, r0, r7, lsr #24
    49d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    49d8:	00000e78 	andeq	r0, r0, r8, ror lr
    49dc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    49e0:	5e280200 	cdppl	2, 2, cr0, cr8, cr0, {0}
    49e4:	02000000 	andeq	r0, r0, #0
    49e8:	038f0702 	orreq	r0, pc, #524288	; 0x80000
    49ec:	75030000 	strvc	r0, [r3, #-0]
    49f0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    49f4:	0000006f 	andeq	r0, r0, pc, rrx
    49f8:	df080102 	svcle	0x00080102
    49fc:	04000004 	streq	r0, [r0], #-4
    4a00:	00001ce7 	andeq	r1, r0, r7, ror #25
    4a04:	00812f02 	addeq	r2, r1, r2, lsl #30
    4a08:	4c050000 	stcmi	0, cr0, [r5], {-0}
    4a0c:	04000000 	streq	r0, [r0], #-0
    4a10:	0000041d 	andeq	r0, r0, sp, lsl r4
    4a14:	00913002 	addseq	r3, r1, r2
    4a18:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    4a1c:	06000000 	streq	r0, [r0], -r0
    4a20:	ab390201 	blge	e4522c <__Stack_Size+0xe44e2c>
    4a24:	07000000 	streq	r0, [r0, -r0]
    4a28:	000003dc 	ldrdeq	r0, [r0], -ip
    4a2c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    4a30:	00010054 	andeq	r0, r1, r4, asr r0
    4a34:	001cb004 	andseq	fp, ip, r4
    4a38:	96390200 	ldrtls	r0, [r9], -r0, lsl #4
    4a3c:	04000000 	streq	r0, [r0], #-0
    4a40:	000036fd 	strdeq	r3, [r0], -sp
    4a44:	00963902 	addseq	r3, r6, r2, lsl #18
    4a48:	01060000 	mrseq	r0, (UNDEF: 6)
    4a4c:	00d63b02 	sbcseq	r3, r6, r2, lsl #22
    4a50:	b1070000 	mrslt	r0, (UNDEF: 7)
    4a54:	0000000d 	andeq	r0, r0, sp
    4a58:	000e0607 	andeq	r0, lr, r7, lsl #12
    4a5c:	04000100 	streq	r0, [r0], #-256	; 0x100
    4a60:	00000e42 	andeq	r0, r0, r2, asr #28
    4a64:	00c13b02 	sbceq	r3, r1, r2, lsl #22
    4a68:	01060000 	mrseq	r0, (UNDEF: 6)
    4a6c:	00f63e02 	rscseq	r3, r6, r2, lsl #28
    4a70:	a7070000 	strge	r0, [r7, -r0]
    4a74:	00000012 	andeq	r0, r0, r2, lsl r0
    4a78:	000cb707 	andeq	fp, ip, r7, lsl #14
    4a7c:	04000100 	streq	r0, [r0], #-256	; 0x100
    4a80:	0000231c 	andeq	r2, r0, ip, lsl r3
    4a84:	00e13e02 	rsceq	r3, r1, r2, lsl #28
    4a88:	50090000 	andpl	r0, r9, r0
    4a8c:	01f82403 	mvnseq	r2, r3, lsl #8
    4a90:	530a0000 	movwpl	r0, #40960	; 0xa000
    4a94:	26030052 			; <UNDEFINED> instruction: 0x26030052
    4a98:	00000076 	andeq	r0, r0, r6, ror r0
    4a9c:	52430a00 	subpl	r0, r3, #0, 20
    4aa0:	27030031 	smladxcs	r3, r1, r0, r0
    4aa4:	00000076 	andeq	r0, r0, r6, ror r0
    4aa8:	52430a04 	subpl	r0, r3, #4, 20	; 0x4000
    4aac:	28030032 	stmdacs	r3, {r1, r4, r5}
    4ab0:	00000076 	andeq	r0, r0, r6, ror r0
    4ab4:	1fdc0b08 	svcne	0x00dc0b08
    4ab8:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    4abc:	00000076 	andeq	r0, r0, r6, ror r0
    4ac0:	1fe20b0c 	svcne	0x00e20b0c
    4ac4:	2a030000 	bcs	c4acc <__Stack_Size+0xc46cc>
    4ac8:	00000076 	andeq	r0, r0, r6, ror r0
    4acc:	260b0b10 			; <UNDEFINED> instruction: 0x260b0b10
    4ad0:	2b030000 	blcs	c4ad8 <__Stack_Size+0xc46d8>
    4ad4:	00000076 	andeq	r0, r0, r6, ror r0
    4ad8:	26110b14 			; <UNDEFINED> instruction: 0x26110b14
    4adc:	2c030000 	stccs	0, cr0, [r3], {-0}
    4ae0:	00000076 	andeq	r0, r0, r6, ror r0
    4ae4:	26170b18 			; <UNDEFINED> instruction: 0x26170b18
    4ae8:	2d030000 	stccs	0, cr0, [r3, #-0]
    4aec:	00000076 	andeq	r0, r0, r6, ror r0
    4af0:	261d0b1c 			; <UNDEFINED> instruction: 0x261d0b1c
    4af4:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    4af8:	00000076 	andeq	r0, r0, r6, ror r0
    4afc:	54480a20 	strbpl	r0, [r8], #-2592	; 0xa20
    4b00:	2f030052 	svccs	0x00030052
    4b04:	00000076 	andeq	r0, r0, r6, ror r0
    4b08:	544c0a24 	strbpl	r0, [ip], #-2596	; 0xa24
    4b0c:	30030052 	andcc	r0, r3, r2, asr r0
    4b10:	00000076 	andeq	r0, r0, r6, ror r0
    4b14:	19320b28 	ldmdbne	r2!, {r3, r5, r8, r9, fp}
    4b18:	31030000 	mrscc	r0, (UNDEF: 3)
    4b1c:	00000076 	andeq	r0, r0, r6, ror r0
    4b20:	19370b2c 	ldmdbne	r7!, {r2, r3, r5, r8, r9, fp}
    4b24:	32030000 	andcc	r0, r3, #0
    4b28:	00000076 	andeq	r0, r0, r6, ror r0
    4b2c:	193c0b30 	ldmdbne	ip!, {r4, r5, r8, r9, fp}
    4b30:	33030000 	movwcc	r0, #12288	; 0x3000
    4b34:	00000076 	andeq	r0, r0, r6, ror r0
    4b38:	26b30b34 			; <UNDEFINED> instruction: 0x26b30b34
    4b3c:	34030000 	strcc	r0, [r3], #-0
    4b40:	00000076 	andeq	r0, r0, r6, ror r0
    4b44:	26960b38 			; <UNDEFINED> instruction: 0x26960b38
    4b48:	35030000 	strcc	r0, [r3, #-0]
    4b4c:	00000076 	andeq	r0, r0, r6, ror r0
    4b50:	269b0b3c 			; <UNDEFINED> instruction: 0x269b0b3c
    4b54:	36030000 	strcc	r0, [r3], -r0
    4b58:	00000076 	andeq	r0, r0, r6, ror r0
    4b5c:	26a00b40 	strtcs	r0, [r0], r0, asr #22
    4b60:	37030000 	strcc	r0, [r3, -r0]
    4b64:	00000076 	andeq	r0, r0, r6, ror r0
    4b68:	26a50b44 	strtcs	r0, [r5], r4, asr #22
    4b6c:	38030000 	stmdacc	r3, {}	; <UNPREDICTABLE>
    4b70:	00000076 	andeq	r0, r0, r6, ror r0
    4b74:	52440a48 	subpl	r0, r4, #72, 20	; 0x48000
    4b78:	76390300 	ldrtvc	r0, [r9], -r0, lsl #6
    4b7c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4b80:	1ea20400 	cdpne	4, 10, cr0, cr2, cr0, {0}
    4b84:	3a030000 	bcc	c4b8c <__Stack_Size+0xc478c>
    4b88:	00000101 	andeq	r0, r0, r1, lsl #2
    4b8c:	37070402 	strcc	r0, [r7, -r2, lsl #8]
    4b90:	0c000000 	stceq	0, cr0, [r0], {-0}
    4b94:	014e031c 	cmpeq	lr, ip, lsl r3
    4b98:	0000026f 	andeq	r0, r0, pc, ror #4
    4b9c:	4c52430d 	mrrcmi	3, 0, r4, r2, cr13
    4ba0:	01500300 	cmpeq	r0, r0, lsl #6
    4ba4:	00000076 	andeq	r0, r0, r6, ror r0
    4ba8:	52430d00 	subpl	r0, r3, #0, 26
    4bac:	51030048 	tstpl	r3, r8, asr #32
    4bb0:	00007601 	andeq	r7, r0, r1, lsl #12
    4bb4:	490d0400 	stmdbmi	sp, {sl}
    4bb8:	03005244 	movweq	r5, #580	; 0x244
    4bbc:	00760152 	rsbseq	r0, r6, r2, asr r1
    4bc0:	0d080000 	stceq	0, cr0, [r8, #-0]
    4bc4:	0052444f 	subseq	r4, r2, pc, asr #8
    4bc8:	76015303 	strvc	r5, [r1], -r3, lsl #6
    4bcc:	0c000000 	stceq	0, cr0, [r0], {-0}
    4bd0:	0026910e 	eoreq	r9, r6, lr, lsl #2
    4bd4:	01540300 	cmpeq	r4, r0, lsl #6
    4bd8:	00000076 	andeq	r0, r0, r6, ror r0
    4bdc:	52420d10 	subpl	r0, r2, #16, 26	; 0x400
    4be0:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    4be4:	00007601 	andeq	r7, r0, r1, lsl #12
    4be8:	130e1400 	movwne	r1, #58368	; 0xe400
    4bec:	03000020 	movweq	r0, #32
    4bf0:	00760156 	rsbseq	r0, r6, r6, asr r1
    4bf4:	00180000 	andseq	r0, r8, r0
    4bf8:	0026b80f 	eoreq	fp, r6, pc, lsl #16
    4bfc:	01570300 	cmpeq	r7, r0, lsl #6
    4c00:	0000020a 	andeq	r0, r0, sl, lsl #4
    4c04:	38031c0c 	stmdacc	r3, {r2, r3, sl, fp, ip}
    4c08:	00033902 	andeq	r3, r3, r2, lsl #18
    4c0c:	52530d00 	subspl	r0, r3, #0, 26
    4c10:	023a0300 	eorseq	r0, sl, #0, 6
    4c14:	00000086 	andeq	r0, r0, r6, lsl #1
    4c18:	04cb0e00 	strbeq	r0, [fp], #3584	; 0xe00
    4c1c:	3b030000 	blcc	c4c24 <__Stack_Size+0xc4824>
    4c20:	00005302 	andeq	r5, r0, r2, lsl #6
    4c24:	440d0200 	strmi	r0, [sp], #-512	; 0x200
    4c28:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    4c2c:	00008602 	andeq	r8, r0, r2, lsl #12
    4c30:	d50e0400 	strle	r0, [lr, #-1024]	; 0x400
    4c34:	03000004 	movweq	r0, #4
    4c38:	0053023d 	subseq	r0, r3, sp, lsr r2
    4c3c:	0d060000 	stceq	0, cr0, [r6, #-0]
    4c40:	00525242 	subseq	r5, r2, r2, asr #4
    4c44:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    4c48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4c4c:	0005840e 	andeq	r8, r5, lr, lsl #8
    4c50:	023f0300 	eorseq	r0, pc, #0, 6
    4c54:	00000053 	andeq	r0, r0, r3, asr r0
    4c58:	52430d0a 	subpl	r0, r3, #640	; 0x280
    4c5c:	40030031 	andmi	r0, r3, r1, lsr r0
    4c60:	00008602 	andeq	r8, r0, r2, lsl #12
    4c64:	ed0e0c00 	stc	12, cr0, [lr, #-0]
    4c68:	03000004 	movweq	r0, #4
    4c6c:	00530241 	subseq	r0, r3, r1, asr #4
    4c70:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    4c74:	00325243 	eorseq	r5, r2, r3, asr #4
    4c78:	86024203 	strhi	r4, [r2], -r3, lsl #4
    4c7c:	10000000 	andne	r0, r0, r0
    4c80:	0004f70e 	andeq	pc, r4, lr, lsl #14
    4c84:	02430300 	subeq	r0, r3, #0, 6
    4c88:	00000053 	andeq	r0, r0, r3, asr r0
    4c8c:	52430d12 	subpl	r0, r3, #1152	; 0x480
    4c90:	44030033 	strmi	r0, [r3], #-51	; 0x33
    4c94:	00008602 	andeq	r8, r0, r2, lsl #12
    4c98:	010e1400 	tsteq	lr, r0, lsl #8
    4c9c:	03000005 	movweq	r0, #5
    4ca0:	00530245 	subseq	r0, r3, r5, asr #4
    4ca4:	0e160000 	cdpeq	0, 1, cr0, cr6, cr0, {0}
    4ca8:	000020ba 	strheq	r2, [r0], -sl
    4cac:	86024603 	strhi	r4, [r2], -r3, lsl #12
    4cb0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4cb4:	00050b0e 	andeq	r0, r5, lr, lsl #22
    4cb8:	02470300 	subeq	r0, r7, #0, 6
    4cbc:	00000053 	andeq	r0, r0, r3, asr r0
    4cc0:	a60f001a 			; <UNDEFINED> instruction: 0xa60f001a
    4cc4:	0300001d 	movweq	r0, #29
    4cc8:	027b0248 	rsbseq	r0, fp, #72, 4	; 0x80000004
    4ccc:	14090000 	strne	r0, [r9], #-0
    4cd0:	03961a04 	orrseq	r1, r6, #4, 20	; 0x4000
    4cd4:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    4cd8:	04000027 	streq	r0, [r0], #-39	; 0x27
    4cdc:	0000411c 	andeq	r4, r0, ip, lsl r1
    4ce0:	250b0000 	strcs	r0, [fp, #-0]
    4ce4:	04000020 	streq	r0, [r0], #-32
    4ce8:	0000d61d 	andeq	sp, r0, sp, lsl r6
    4cec:	510b0400 	tstpl	fp, r0, lsl #8
    4cf0:	04000020 	streq	r0, [r0], #-32
    4cf4:	0000d61e 	andeq	sp, r0, lr, lsl r6
    4cf8:	4c0b0500 	cfstr32mi	mvfx0, [fp], {-0}
    4cfc:	04000022 	streq	r0, [r0], #-34	; 0x22
    4d00:	0000411f 	andeq	r4, r0, pc, lsl r1
    4d04:	3e0b0800 	cdpcc	8, 0, cr0, cr11, cr0, {0}
    4d08:	0400001e 	streq	r0, [r0], #-30
    4d0c:	00004120 	andeq	r4, r0, r0, lsr #2
    4d10:	3a0b0c00 	bcc	2c7d18 <__Stack_Size+0x2c7918>
    4d14:	04000027 	streq	r0, [r0], #-39	; 0x27
    4d18:	00006521 	andeq	r6, r0, r1, lsr #10
    4d1c:	04001000 	streq	r1, [r0], #-0
    4d20:	00001fe8 	andeq	r1, r0, r8, ror #31
    4d24:	03452204 	movteq	r2, #20996	; 0x5204
    4d28:	01060000 	mrseq	r0, (UNDEF: 6)
    4d2c:	03bc2305 			; <UNDEFINED> instruction: 0x03bc2305
    4d30:	7f070000 	svcvc	0x00070000
    4d34:	01000027 	tsteq	r0, r7, lsr #32
    4d38:	00252f07 	eoreq	r2, r5, r7, lsl #30
    4d3c:	95070200 	strls	r0, [r7, #-512]	; 0x200
    4d40:	0300001d 	movweq	r0, #29
    4d44:	253f0400 	ldrcs	r0, [pc, #-1024]!	; 494c <__Stack_Size+0x454c>
    4d48:	27050000 	strcs	r0, [r5, -r0]
    4d4c:	000003a1 	andeq	r0, r0, r1, lsr #7
    4d50:	2e050106 	adfcss	f0, f5, f6
    4d54:	00000401 	andeq	r0, r0, r1, lsl #8
    4d58:	001ad507 	andseq	sp, sl, r7, lsl #10
    4d5c:	f5070000 			; <UNDEFINED> instruction: 0xf5070000
    4d60:	04000025 	streq	r0, [r0], #-37	; 0x25
    4d64:	00283307 	eoreq	r3, r8, r7, lsl #6
    4d68:	1d072800 	stcne	8, cr2, [r7, #-0]
    4d6c:	c8000019 	stmdagt	r0, {r0, r3, r4}
    4d70:	1d3d0700 	ldcne	7, cr0, [sp, #-0]
    4d74:	07140000 	ldreq	r0, [r4, -r0]
    4d78:	00001dd8 	ldrdeq	r1, [r0], -r8
    4d7c:	1b7b0710 	blne	1ec69c4 <__Stack_Size+0x1ec65c4>
    4d80:	071c0000 	ldreq	r0, [ip, -r0]
    4d84:	00001c59 	andeq	r1, r0, r9, asr ip
    4d88:	84040018 	strhi	r0, [r4], #-24
    4d8c:	05000024 	streq	r0, [r0, #-36]	; 0x24
    4d90:	0003c736 	andeq	ip, r3, r6, lsr r7
    4d94:	05040900 	streq	r0, [r4, #-2304]	; 0x900
    4d98:	0004393e 	andeq	r3, r4, lr, lsr r9
    4d9c:	25510b00 	ldrbcs	r0, [r1, #-2816]	; 0xb00
    4da0:	40050000 	andmi	r0, r5, r0
    4da4:	00000053 	andeq	r0, r0, r3, asr r0
    4da8:	1a8f0b00 	bne	fe3c79b0 <SCS_BASE+0x1e3b99b0>
    4dac:	41050000 	mrsmi	r0, (UNDEF: 5)
    4db0:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    4db4:	243c0b02 	ldrtcs	r0, [ip], #-2818	; 0xb02
    4db8:	42050000 	andmi	r0, r5, #0
    4dbc:	00000401 	andeq	r0, r0, r1, lsl #8
    4dc0:	2f040003 	svccs	0x00040003
    4dc4:	0500001c 	streq	r0, [r0, #-28]
    4dc8:	00040c43 	andeq	r0, r4, r3, asr #24
    4dcc:	06040900 	streq	r0, [r4], -r0, lsl #18
    4dd0:	00047d1a 	andeq	r7, r4, sl, lsl sp
    4dd4:	00190b00 	andseq	r0, r9, r0, lsl #22
    4dd8:	1c060000 	stcne	0, cr0, [r6], {-0}
    4ddc:	00000065 	andeq	r0, r0, r5, rrx
    4de0:	05d70b00 	ldrbeq	r0, [r7, #2816]	; 0xb00
    4de4:	1d060000 	stcne	0, cr0, [r6, #-0]
    4de8:	00000065 	andeq	r0, r0, r5, rrx
    4dec:	0d810b01 	vstreq	d0, [r1, #4]
    4df0:	1e060000 	cdpne	0, 0, cr0, cr6, cr0, {0}
    4df4:	00000065 	andeq	r0, r0, r5, rrx
    4df8:	02810b02 	addeq	r0, r1, #2048	; 0x800
    4dfc:	1f060000 	svcne	0x00060000
    4e00:	000000d6 	ldrdeq	r0, [r0], -r6
    4e04:	66040003 	strvs	r0, [r4], -r3
    4e08:	06000012 			; <UNDEFINED> instruction: 0x06000012
    4e0c:	00044420 	andeq	r4, r4, r0, lsr #8
    4e10:	07100900 	ldreq	r0, [r0, -r0, lsl #18]
    4e14:	0004d91a 	andeq	sp, r4, sl, lsl r9
    4e18:	1ef00b00 	vmovne.f64	d16, #0
    4e1c:	1c070000 	stcne	0, cr0, [r7], {-0}
    4e20:	00000041 	andeq	r0, r0, r1, asr #32
    4e24:	1c800b00 	vstmiane	r0, {d0-d-1}
    4e28:	1d070000 	stcne	0, cr0, [r7, #-0]
    4e2c:	00000053 	andeq	r0, r0, r3, asr r0
    4e30:	20040b04 	andcs	r0, r4, r4, lsl #22
    4e34:	1e070000 	cdpne	0, 0, cr0, cr7, cr0, {0}
    4e38:	00000053 	andeq	r0, r0, r3, asr r0
    4e3c:	1cda0b06 	vldmiane	sl, {d16-d18}
    4e40:	1f070000 	svcne	0x00070000
    4e44:	00000053 	andeq	r0, r0, r3, asr r0
    4e48:	1f0a0b08 	svcne	0x000a0b08
    4e4c:	20070000 	andcs	r0, r7, r0
    4e50:	00000053 	andeq	r0, r0, r3, asr r0
    4e54:	27550b0a 	ldrbcs	r0, [r5, -sl, lsl #22]
    4e58:	21070000 	mrscs	r0, (UNDEF: 7)
    4e5c:	00000053 	andeq	r0, r0, r3, asr r0
    4e60:	a504000c 	strge	r0, [r4, #-12]
    4e64:	07000024 	streq	r0, [r0, -r4, lsr #32]
    4e68:	00048822 	andeq	r8, r4, r2, lsr #16
    4e6c:	08010600 	stmdaeq	r1, {r9, sl}
    4e70:	00050b3f 	andeq	r0, r5, pc, lsr fp
    4e74:	1a380700 	bne	e06a7c <__Stack_Size+0xe0667c>
    4e78:	07020000 	streq	r0, [r2, -r0]
    4e7c:	0000262d 	andeq	r2, r0, sp, lsr #12
    4e80:	27ec0703 	strbcs	r0, [ip, r3, lsl #14]!
    4e84:	07040000 	streq	r0, [r4, -r0]
    4e88:	00001ac9 	andeq	r1, r0, r9, asr #21
    4e8c:	26670704 	strbtcs	r0, [r7], -r4, lsl #14
    4e90:	00050000 	andeq	r0, r5, r0
    4e94:	54080106 	strpl	r0, [r8], #-262	; 0x106
    4e98:	000005a2 	andeq	r0, r0, r2, lsr #11
    4e9c:	00053c07 	andeq	r3, r5, r7, lsl #24
    4ea0:	97070100 	strls	r0, [r7, -r0, lsl #2]
    4ea4:	02000009 	andeq	r0, r0, #9
    4ea8:	000dd807 	andeq	sp, sp, r7, lsl #16
    4eac:	03070300 	movweq	r0, #29440	; 0x7300
    4eb0:	04000004 	streq	r0, [r0], #-4
    4eb4:	00032b07 	andeq	r2, r3, r7, lsl #22
    4eb8:	81070500 	tsthi	r7, r0, lsl #10
    4ebc:	06000007 	streq	r0, [r0], -r7
    4ec0:	0003cf07 	andeq	ip, r3, r7, lsl #30
    4ec4:	b7070700 	strlt	r0, [r7, -r0, lsl #14]
    4ec8:	0c000010 	stceq	0, cr0, [r0], {16}
    4ecc:	0010f607 	andseq	pc, r0, r7, lsl #12
    4ed0:	bf070d00 	svclt	0x00070d00
    4ed4:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    4ed8:	0001a607 	andeq	sl, r1, r7, lsl #12
    4edc:	0d070f00 	stceq	15, cr0, [r7, #-0]
    4ee0:	1000000e 	andne	r0, r0, lr
    4ee4:	0008e607 	andeq	lr, r8, r7, lsl #12
    4ee8:	38071100 	stmdacc	r7, {r8, ip}
    4eec:	1200000f 	andne	r0, r0, #15
    4ef0:	0010cd07 	andseq	ip, r0, r7, lsl #26
    4ef4:	c0071300 	andgt	r1, r7, r0, lsl #6
    4ef8:	1400000a 	strne	r0, [r0], #-10
    4efc:	0007a307 	andeq	sl, r7, r7, lsl #6
    4f00:	50071500 	andpl	r1, r7, r0, lsl #10
    4f04:	16000000 	strne	r0, [r0], -r0
    4f08:	00022407 	andeq	r2, r2, r7, lsl #8
    4f0c:	ea071700 	b	1cab14 <__Stack_Size+0x1ca714>
    4f10:	8300000f 	movwhi	r0, #15
    4f14:	07b10701 	ldreq	r0, [r1, r1, lsl #14]!
    4f18:	01840000 	orreq	r0, r4, r0
    4f1c:	00105907 	andseq	r5, r0, r7, lsl #18
    4f20:	07019200 	streq	r9, [r1, -r0, lsl #4]
    4f24:	00000d9c 	muleq	r0, ip, sp
    4f28:	060001d0 			; <UNDEFINED> instruction: 0x060001d0
    4f2c:	d6b50801 	ldrtle	r0, [r5], r1, lsl #16
    4f30:	07000005 	streq	r0, [r0, -r5]
    4f34:	00002269 	andeq	r2, r0, r9, ror #4
    4f38:	090700c0 	stmdbeq	r7, {r6, r7}
    4f3c:	2000001c 	andcs	r0, r0, ip, lsl r0
    4f40:	001b8b07 	andseq	r8, fp, r7, lsl #22
    4f44:	d8071000 	stmdale	r7, {ip}
    4f48:	0800001e 	stmdaeq	r0, {r1, r2, r3, r4}
    4f4c:	001b3407 	andseq	r3, fp, r7, lsl #8
    4f50:	e9070400 	stmdb	r7, {sl}
    4f54:	0200001d 	andeq	r0, r0, #29
    4f58:	0021de07 	eoreq	sp, r1, r7, lsl #28
    4f5c:	06000100 	streq	r0, [r0], -r0, lsl #2
    4f60:	34cf0802 	strbcc	r0, [pc], #2050	; 4f68 <__Stack_Size+0x4b68>
    4f64:	07000006 	streq	r0, [r0, -r6]
    4f68:	00000077 	andeq	r0, r0, r7, ror r0
    4f6c:	0cb10701 	ldceq	7, cr0, [r1], #4
    4f70:	07020000 	streq	r0, [r2, -r0]
    4f74:	00001137 	andeq	r1, r0, r7, lsr r1
    4f78:	06ee0704 	strbteq	r0, [lr], r4, lsl #14
    4f7c:	07080000 	streq	r0, [r8, -r0]
    4f80:	000012a1 	andeq	r1, r0, r1, lsr #5
    4f84:	02530710 	subseq	r0, r3, #16, 14	; 0x400000
    4f88:	07200000 	streq	r0, [r0, -r0]!
    4f8c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    4f90:	f50700c0 			; <UNDEFINED> instruction: 0xf50700c0
    4f94:	80000012 	andhi	r0, r0, r2, lsl r0
    4f98:	08990701 	ldmeq	r9, {r0, r8, r9, sl}
    4f9c:	02800000 	addeq	r0, r0, #0
    4fa0:	00109f07 	andseq	r9, r0, r7, lsl #30
    4fa4:	07048000 	streq	r8, [r4, -r0]
    4fa8:	00000a86 	andeq	r0, r0, r6, lsl #21
    4fac:	94070880 	strls	r0, [r7], #-2176	; 0x880
    4fb0:	8000000a 	andhi	r0, r0, sl
    4fb4:	12bd0710 	adcsne	r0, sp, #16, 14	; 0x400000
    4fb8:	20800000 	addcs	r0, r0, r0
    4fbc:	234c0400 	movtcs	r0, #50176	; 0xc400
    4fc0:	1b090000 	blne	244fc8 <__Stack_Size+0x244bc8>
    4fc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4fc8:	00024904 	andeq	r4, r2, r4, lsl #18
    4fcc:	6f1c0900 	svcvs	0x001c0900
    4fd0:	04000000 	streq	r0, [r0], #-0
    4fd4:	000005f9 	strdeq	r0, [r0], -r9
    4fd8:	005e2609 	subseq	r2, lr, r9, lsl #12
    4fdc:	b7040000 	strlt	r0, [r4, -r0]
    4fe0:	09000027 	stmdbeq	r0, {r0, r1, r2, r5}
    4fe4:	00002c37 	andeq	r2, r0, r7, lsr ip
    4fe8:	0a7b0400 	beq	1ec5ff0 <__Stack_Size+0x1ec5bf0>
    4fec:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
    4ff0:	0000004c 	andeq	r0, r0, ip, asr #32
    4ff4:	a1050802 	tstge	r5, r2, lsl #16
    4ff8:	0200000a 	andeq	r0, r0, #10
    4ffc:	0e730708 	cdpeq	7, 7, cr0, cr3, cr8, {0}
    5000:	04100000 	ldreq	r0, [r0], #-0
    5004:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    5008:	07040200 	streq	r0, [r4, -r0, lsl #4]
    500c:	00000e7d 	andeq	r0, r0, sp, ror lr
    5010:	3f0a1009 	svccc	0x000a1009
    5014:	000006fc 	strdeq	r0, [r0], -ip
    5018:	0021630b 	eoreq	r6, r1, fp, lsl #6
    501c:	3f400a00 	svccc	0x00400a00
    5020:	00000006 	andeq	r0, r0, r6
    5024:	0024360b 	eoreq	r3, r4, fp, lsl #12
    5028:	3f400a00 	svccc	0x00400a00
    502c:	01000006 	tsteq	r0, r6
    5030:	001e370b 	andseq	r3, lr, fp, lsl #14
    5034:	4a410a00 	bmi	104783c <__Stack_Size+0x104743c>
    5038:	02000006 	andeq	r0, r0, #6
    503c:	001b510b 	andseq	r5, fp, fp, lsl #2
    5040:	60420a00 	subvs	r0, r2, r0, lsl #20
    5044:	04000006 	streq	r0, [r0], #-6
    5048:	001b560b 	andseq	r5, fp, fp, lsl #12
    504c:	60420a00 	subvs	r0, r2, r0, lsl #20
    5050:	08000006 	stmdaeq	r0, {r1, r2}
    5054:	0020470b 	eoreq	r4, r0, fp, lsl #14
    5058:	3f430a00 	svccc	0x00430a00
    505c:	0c000006 	stceq	0, cr0, [r0], {6}
    5060:	0025050b 	eoreq	r0, r5, fp, lsl #10
    5064:	3f430a00 	svccc	0x00430a00
    5068:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
    506c:	00204c0b 	eoreq	r4, r0, fp, lsl #24
    5070:	3f430a00 	svccc	0x00430a00
    5074:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
    5078:	00250a0b 	eoreq	r0, r5, fp, lsl #20
    507c:	3f430a00 	svccc	0x00430a00
    5080:	0f000006 	svceq	0x00000006
    5084:	24bf0400 	ldrtcs	r0, [pc], #1024	; 508c <__Stack_Size+0x4c8c>
    5088:	440a0000 	strmi	r0, [sl], #-0
    508c:	00000687 	andeq	r0, r0, r7, lsl #13
    5090:	460af409 	strmi	pc, [sl], -r9, lsl #8
    5094:	00000727 	andeq	r0, r0, r7, lsr #14
    5098:	0026c50b 	eoreq	ip, r6, fp, lsl #10
    509c:	3f470a00 	svccc	0x00470a00
    50a0:	00000006 	andeq	r0, r0, r6
    50a4:	0062720a 	rsbeq	r7, r2, sl, lsl #4
    50a8:	0727480a 	streq	r4, [r7, -sl, lsl #16]!
    50ac:	00040000 	andeq	r0, r4, r0
    50b0:	0006fc11 	andeq	pc, r6, r1, lsl ip	; <UNPREDICTABLE>
    50b4:	00073700 	andeq	r3, r7, r0, lsl #14
    50b8:	02031200 	andeq	r1, r3, #0, 4
    50bc:	000e0000 	andeq	r0, lr, r0
    50c0:	001a0804 	andseq	r0, sl, r4, lsl #16
    50c4:	07490a00 	strbeq	r0, [r9, -r0, lsl #20]
    50c8:	13000007 	movwne	r0, #7
    50cc:	00002650 	andeq	r2, r0, r0, asr r6
    50d0:	02690b01 	rsbeq	r0, r9, #1024	; 0x400
    50d4:	00000773 	andeq	r0, r0, r3, ror r7
    50d8:	00505508 	subseq	r5, r0, r8, lsl #10
    50dc:	129c0700 	addsne	r0, ip, #0, 14
    50e0:	07010000 	streq	r0, [r1, -r0]
    50e4:	0000237b 	andeq	r2, r0, fp, ror r3
    50e8:	1eae0702 	cdpne	7, 10, cr0, cr14, cr2, {0}
    50ec:	07030000 	streq	r0, [r3, -r0]
    50f0:	00002355 	andeq	r2, r0, r5, asr r3
    50f4:	494d0804 	stmdbmi	sp, {r2, fp}^
    50f8:	00050043 	andeq	r0, r5, r3, asr #32
    50fc:	0026880f 	eoreq	r8, r6, pc, lsl #16
    5100:	02700b00 	rsbseq	r0, r0, #0, 22
    5104:	00000742 	andeq	r0, r0, r2, asr #14
    5108:	0020bf13 	eoreq	fp, r0, r3, lsl pc
    510c:	710b0100 	mrsvc	r0, (UNDEF: 27)
    5110:	0007b702 	andeq	fp, r7, r2, lsl #14
    5114:	276f0700 	strbcs	r0, [pc, -r0, lsl #14]!
    5118:	07000000 	streq	r0, [r0, -r0]
    511c:	00000e16 	andeq	r0, r0, r6, lsl lr
    5120:	22030701 	andcs	r0, r3, #262144	; 0x40000
    5124:	07020000 	streq	r0, [r2, -r0]
    5128:	000027c6 	andeq	r2, r0, r6, asr #15
    512c:	58540803 	ldmdapl	r4, {r0, r1, fp}^
    5130:	08040044 	stmdaeq	r4, {r2, r6}
    5134:	00445852 	subeq	r5, r4, r2, asr r8
    5138:	55410805 	strbpl	r0, [r1, #-2053]	; 0x805
    513c:	00060058 	andeq	r0, r6, r8, asr r0
    5140:	0020dd0f 	eoreq	sp, r0, pc, lsl #26
    5144:	02790b00 	rsbseq	r0, r9, #0, 22
    5148:	0000077f 	andeq	r0, r0, pc, ror r7
    514c:	00206813 	eoreq	r6, r0, r3, lsl r8
    5150:	880b0100 	stmdahi	fp, {r8}
    5154:	00081902 	andeq	r1, r8, r2, lsl #18
    5158:	21ce0700 	biccs	r0, lr, r0, lsl #14
    515c:	07000000 	streq	r0, [r0, -r0]
    5160:	000021d6 	ldrdeq	r2, [r0], -r6
    5164:	22610701 	rsbcs	r0, r1, #262144	; 0x40000
    5168:	07020000 	streq	r0, [r2, -r0]
    516c:	0000227c 	andeq	r2, r0, ip, ror r2
    5170:	22e90703 	rsccs	r0, r9, #786432	; 0xc0000
    5174:	07040000 	streq	r0, [r4, -r0]
    5178:	000027af 	andeq	r2, r0, pc, lsr #15
    517c:	235b0705 	cmpcs	fp, #1310720	; 0x140000
    5180:	07060000 	streq	r0, [r6, -r0]
    5184:	00002373 	andeq	r2, r0, r3, ror r3
    5188:	24260707 	strtcs	r0, [r6], #-1799	; 0x707
    518c:	07080000 	streq	r0, [r8, -r0]
    5190:	0000242e 	andeq	r2, r0, lr, lsr #8
    5194:	24950709 	ldrcs	r0, [r5], #1801	; 0x709
    5198:	070a0000 	streq	r0, [sl, -r0]
    519c:	0000249d 	muleq	r0, sp, r4
    51a0:	770f000b 	strvc	r0, [pc, -fp]
    51a4:	0b00001c 	bleq	521c <__Stack_Size+0x4e1c>
    51a8:	07c30295 	bfieq	r0, r5, (invalid: 5:3)
    51ac:	84130000 	ldrhi	r0, [r3], #-0
    51b0:	01000022 	tsteq	r0, r2, lsr #32
    51b4:	5d02960b 	stcpl	6, cr9, [r2, #-44]	; 0xffffffd4
    51b8:	07000008 	streq	r0, [r0, -r8]
    51bc:	0000220b 	andeq	r2, r0, fp, lsl #4
    51c0:	228d0700 	addcs	r0, sp, #0, 14
    51c4:	07010000 	streq	r0, [r1, -r0]
    51c8:	00002302 	andeq	r2, r0, r2, lsl #6
    51cc:	23870702 	orrcs	r0, r7, #524288	; 0x80000
    51d0:	07030000 	streq	r0, [r3, -r0]
    51d4:	000019f3 	strdeq	r1, [r0], -r3
    51d8:	24b70704 	ldrtcs	r0, [r7], #1796	; 0x704
    51dc:	07050000 	streq	r0, [r5, -r0]
    51e0:	00002295 	muleq	r0, r5, r2
    51e4:	9a0f0006 	bls	3c5204 <__Stack_Size+0x3c4e04>
    51e8:	0b000022 	bleq	5278 <__Stack_Size+0x4e78>
    51ec:	0825029e 	stmdaeq	r5!, {r1, r2, r3, r4, r7, r9}
    51f0:	ed130000 	ldc	0, cr0, [r3, #-0]
    51f4:	0200001b 	andeq	r0, r0, #27
    51f8:	ff029f0b 			; <UNDEFINED> instruction: 0xff029f0b
    51fc:	07000008 	streq	r0, [r0, -r8]
    5200:	000023dc 	ldrdeq	r2, [r0], -ip
    5204:	0701eef2 			; <UNDEFINED> instruction: 0x0701eef2
    5208:	00001c91 	muleq	r0, r1, ip
    520c:	0701e1be 			; <UNDEFINED> instruction: 0x0701e1be
    5210:	00001cec 	andeq	r1, r0, ip, ror #25
    5214:	0701e1be 			; <UNDEFINED> instruction: 0x0701e1be
    5218:	000023e3 	andeq	r2, r0, r3, ror #7
    521c:	0701d4ea 	streq	sp, [r1, -sl, ror #9]
    5220:	00001cf4 	strdeq	r1, [r0], -r4
    5224:	0701c8f1 			; <UNDEFINED> instruction: 0x0701c8f1
    5228:	00001d63 	andeq	r1, r0, r3, ror #26
    522c:	0701c8f1 			; <UNDEFINED> instruction: 0x0701c8f1
    5230:	000023ea 	andeq	r2, r0, sl, ror #7
    5234:	0701bdce 	streq	fp, [r1, -lr, asr #27]
    5238:	000023f1 	strdeq	r2, [r0], -r1
    523c:	0701b2fc 			; <UNDEFINED> instruction: 0x0701b2fc
    5240:	00001e4c 	andeq	r1, r0, ip, asr #28
    5244:	0701a8f6 			; <UNDEFINED> instruction: 0x0701a8f6
    5248:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    524c:	0701a8f6 			; <UNDEFINED> instruction: 0x0701a8f6
    5250:	000023f8 	strdeq	r2, [r0], -r8
    5254:	07019fb8 			; <UNDEFINED> instruction: 0x07019fb8
    5258:	00001ed0 	ldrdeq	r1, [r0], -r0
    525c:	070196bf 			; <UNDEFINED> instruction: 0x070196bf
    5260:	00001af9 	strdeq	r1, [r0], -r9
    5264:	070196bf 			; <UNDEFINED> instruction: 0x070196bf
    5268:	000023ce 	andeq	r2, r0, lr, asr #7
    526c:	07018e86 	streq	r8, [r1, -r6, lsl #29]
    5270:	00001b1a 	andeq	r1, r0, sl, lsl fp
    5274:	07018689 	streq	r8, [r1, -r9, lsl #13]
    5278:	00001bd6 	ldrdeq	r1, [r0], -r6
    527c:	07018689 	streq	r8, [r1, -r9, lsl #13]
    5280:	000023d5 	ldrdeq	r2, [r0], -r5
    5284:	0000fec6 	andeq	pc, r0, r6, asr #29
    5288:	001c190f 	andseq	r1, ip, pc, lsl #18
    528c:	02b90b00 	adcseq	r0, r9, #0, 22
    5290:	00000869 	andeq	r0, r0, r9, ror #16
    5294:	001eff14 	andseq	pc, lr, r4, lsl pc	; <UNPREDICTABLE>
    5298:	c00b0800 	andgt	r0, fp, r0, lsl #16
    529c:	00093302 	andeq	r3, r9, r2, lsl #6
    52a0:	25840e00 	strcs	r0, [r4, #3584]	; 0xe00
    52a4:	c10b0000 	mrsgt	r0, (UNDEF: 11)
    52a8:	00093302 	andeq	r3, r9, r2, lsl #6
    52ac:	700d0000 	andvc	r0, sp, r0
    52b0:	0b006e69 	bleq	20c5c <__Stack_Size+0x2085c>
    52b4:	064a02c2 	strbeq	r0, [sl], -r2, asr #5
    52b8:	00040000 	andeq	r0, r4, r0
    52bc:	026f0415 	rsbeq	r0, pc, #352321536	; 0x15000000
    52c0:	a30f0000 	movwge	r0, #61440	; 0xf000
    52c4:	0b000022 	bleq	5354 <__Stack_Size+0x4f54>
    52c8:	090b02c3 	stmdbeq	fp, {r0, r1, r6, r7, r9}
    52cc:	22160000 	andscs	r0, r6, #0
    52d0:	0100001b 	tsteq	r0, fp, lsl r0
    52d4:	096801c6 	stmdbeq	r8!, {r1, r2, r6, r7, r8}^
    52d8:	6c170000 	ldcvs	0, cr0, [r7], {-0}
    52dc:	01006465 	tsteq	r0, r5, ror #8
    52e0:	0007b7c6 	andeq	fp, r7, r6, asr #15
    52e4:	25ef1800 	strbcs	r1, [pc, #2048]!	; 5aec <__Stack_Size+0x56ec>
    52e8:	c6010000 	strgt	r0, [r1], -r0
    52ec:	0000063f 	andeq	r0, r0, pc, lsr r6
    52f0:	22d01600 	sbcscs	r1, r0, #0, 12
    52f4:	fa010000 	blx	452fc <__Stack_Size+0x44efc>
    52f8:	00098b01 	andeq	r8, r9, r1, lsl #22
    52fc:	69701700 	ldmdbvs	r0!, {r8, r9, sl, ip}^
    5300:	fa01006e 	blx	454c0 <__Stack_Size+0x450c0>
    5304:	00000819 	andeq	r0, r0, r9, lsl r8
    5308:	0025ef18 	eoreq	lr, r5, r8, lsl pc
    530c:	3ffa0100 	svccc	0x00fa0100
    5310:	00000006 	andeq	r0, r0, r6
    5314:	00234119 	eoreq	r4, r3, r9, lsl r1
    5318:	01040100 	mrseq	r0, (UNDEF: 20)
    531c:	0000064a 	andeq	r0, r0, sl, asr #12
    5320:	0009b701 	andeq	fp, r9, r1, lsl #14
    5324:	25841a00 	strcs	r1, [r4, #2560]	; 0xa00
    5328:	04010000 	streq	r0, [r1], #-0
    532c:	00085d01 	andeq	r5, r8, r1, lsl #26
    5330:	d81c1b00 	ldmdale	ip, {r8, r9, fp, ip}
    5334:	01000027 	tsteq	r0, r7, lsr #32
    5338:	064a014d 	strbeq	r0, [sl], -sp, asr #2
    533c:	00000000 	andeq	r0, r0, r0
    5340:	0018e319 	andseq	lr, r8, r9, lsl r3
    5344:	03de0100 	bicseq	r0, lr, #0, 2
    5348:	0000063f 	andeq	r0, r0, pc, lsr r6
    534c:	0009d501 	andeq	sp, r9, r1, lsl #10
    5350:	23801a00 	orrcs	r1, r0, #0, 20
    5354:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    5358:	00063f03 	andeq	r3, r6, r3, lsl #30
    535c:	d41d0000 	ldrle	r0, [sp], #-0
    5360:	0100000f 	tsteq	r0, pc
    5364:	190103b1 	stmdbne	r1, {r0, r4, r5, r7, r8, r9}
    5368:	000027cb 	andeq	r2, r0, fp, asr #15
    536c:	4a03fc01 	bmi	104378 <__Stack_Size+0x103f78>
    5370:	01000006 	tsteq	r0, r6
    5374:	00000a14 	andeq	r0, r0, r4, lsl sl
    5378:	0010761a 	andseq	r7, r0, sl, lsl r6
    537c:	03fc0100 	mvnseq	r0, #0, 2
    5380:	0000063f 	andeq	r0, r0, pc, lsr r6
    5384:	00125d1a 	andseq	r5, r2, sl, lsl sp
    5388:	03fc0100 	mvnseq	r0, #0, 2
    538c:	0000063f 	andeq	r0, r0, pc, lsr r6
    5390:	000f9b1c 	andeq	r9, pc, ip, lsl fp	; <UNPREDICTABLE>
    5394:	03fe0100 	mvnseq	r0, #0, 2
    5398:	0000064a 	andeq	r0, r0, sl, asr #12
    539c:	106e1900 	rsbne	r1, lr, r0, lsl #18
    53a0:	07010000 	streq	r0, [r1, -r0]
    53a4:	00063f04 	andeq	r3, r6, r4, lsl #30
    53a8:	0a3e0100 	beq	f857b0 <__Stack_Size+0xf853b0>
    53ac:	9b1a0000 	blls	6853b4 <__Stack_Size+0x684fb4>
    53b0:	0100000f 	tsteq	r0, pc
    53b4:	064a0407 	strbeq	r0, [sl], -r7, lsl #8
    53b8:	d81c0000 	ldmdale	ip, {}	; <UNPREDICTABLE>
    53bc:	01000027 	tsteq	r0, r7, lsr #32
    53c0:	064a0409 	strbeq	r0, [sl], -r9, lsl #8
    53c4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    53c8:	00001255 	andeq	r1, r0, r5, asr r2
    53cc:	3f040e01 	svccc	0x00040e01
    53d0:	01000006 	tsteq	r0, r6
    53d4:	00000a68 	andeq	r0, r0, r8, ror #20
    53d8:	000f9b1a 	andeq	r9, pc, sl, lsl fp	; <UNPREDICTABLE>
    53dc:	040e0100 	streq	r0, [lr], #-256	; 0x100
    53e0:	0000064a 	andeq	r0, r0, sl, asr #12
    53e4:	0027d81c 	eoreq	sp, r7, ip, lsl r8
    53e8:	04100100 	ldreq	r0, [r0], #-256	; 0x100
    53ec:	0000064a 	andeq	r0, r0, sl, asr #12
    53f0:	28171900 	ldmdacs	r7, {r8, fp, ip}
    53f4:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    53f8:	00063f05 	andeq	r3, r6, r5, lsl #30
    53fc:	0a860100 	beq	fe185804 <SCS_BASE+0x1e177804>
    5400:	a11c0000 	tstge	ip, r0
    5404:	01000005 	tsteq	r0, r5
    5408:	063f051e 			; <UNDEFINED> instruction: 0x063f051e
    540c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5410:	000025e6 	andeq	r2, r0, r6, ror #11
    5414:	3f056301 	svccc	0x00056301
    5418:	01000006 	tsteq	r0, r6
    541c:	00258919 	eoreq	r8, r5, r9, lsl r9
    5420:	06c10100 	strbeq	r0, [r1], r0, lsl #2
    5424:	00000679 	andeq	r0, r0, r9, ror r6
    5428:	000abd01 	andeq	fp, sl, r1, lsl #26
    542c:	21601a00 	cmncs	r0, r0, lsl #20
    5430:	c1010000 	mrsgt	r0, (UNDEF: 1)
    5434:	00067906 	andeq	r7, r6, r6, lsl #18
    5438:	26aa1a00 	strtcs	r1, [sl], r0, lsl #20
    543c:	c1010000 	mrsgt	r0, (UNDEF: 1)
    5440:	00002506 	andeq	r2, r0, r6, lsl #10
    5444:	451f0000 	ldrmi	r0, [pc, #-0]	; 544c <__Stack_Size+0x504c>
    5448:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
    544c:	14080066 	strne	r0, [r8], #-102	; 0x66
    5450:	01000000 	mrseq	r0, (UNDEF: 0)
    5454:	000aef9c 	muleq	sl, ip, pc	; <UNPREDICTABLE>
    5458:	09512000 	ldmdbeq	r1, {sp}^
    545c:	38500000 	ldmdacc	r0, {}^	; <UNPREDICTABLE>
    5460:	5c210000 	stcpl	0, cr0, [r1], #-0
    5464:	06000009 	streq	r0, [r0], -r9
    5468:	00095cfa 	strdeq	r5, [r9], -sl
    546c:	00229f00 	eoreq	r9, r2, r0, lsl #30
    5470:	20080067 	andcs	r0, r8, r7, rrx
    5474:	00000037 	andeq	r0, r0, r7, lsr r0
    5478:	0009451f 	andeq	r4, r9, pc, lsl r5
    547c:	00670400 	rsbeq	r0, r7, r0, lsl #8
    5480:	00001c08 	andeq	r1, r0, r8, lsl #24
    5484:	279c0100 	ldrcs	r0, [ip, r0, lsl #2]
    5488:	2000000b 	andcs	r0, r0, fp
    548c:	00000951 	andeq	r0, r0, r1, asr r9
    5490:	00003871 	andeq	r3, r0, r1, ror r8
    5494:	00095c20 	andeq	r5, r9, r0, lsr #24
    5498:	0038ab00 	eorseq	sl, r8, r0, lsl #22
    549c:	670a2200 	strvs	r2, [sl, -r0, lsl #4]
    54a0:	0abd0800 	beq	fef474a8 <SCS_BASE+0x1ef394a8>
    54a4:	1a220000 	bne	8854ac <__Stack_Size+0x8850ac>
    54a8:	36080067 	strcc	r0, [r8], -r7, rrx
    54ac:	00000037 	andeq	r0, r0, r7, lsr r0
    54b0:	00247923 	eoreq	r7, r4, r3, lsr #18
    54b4:	3fcf0100 	svccc	0x00cf0100
    54b8:	20000006 	andcs	r0, r0, r6
    54bc:	20080067 	andcs	r0, r8, r7, rrx
    54c0:	01000000 	mrseq	r0, (UNDEF: 0)
    54c4:	000b599c 	muleq	fp, ip, r9
    54c8:	21b32400 			; <UNDEFINED> instruction: 0x21b32400
    54cc:	cf010000 	svcgt	0x00010000
    54d0:	00000773 	andeq	r0, r0, r3, ror r7
    54d4:	000038e5 	andeq	r3, r0, r5, ror #17
    54d8:	00673025 	rsbeq	r3, r7, r5, lsr #32
    54dc:	00374c08 	eorseq	r4, r7, r8, lsl #24
    54e0:	681f0000 	ldmdavs	pc, {}	; <UNPREDICTABLE>
    54e4:	40000009 	andmi	r0, r0, r9
    54e8:	20080067 	andcs	r0, r8, r7, rrx
    54ec:	01000000 	mrseq	r0, (UNDEF: 0)
    54f0:	000ba99c 	muleq	fp, ip, r9
    54f4:	09742000 	ldmdbeq	r4!, {sp}^
    54f8:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
    54fc:	7f200000 	svcvc	0x00200000
    5500:	27000009 	strcs	r0, [r0, -r9]
    5504:	26000039 			; <UNDEFINED> instruction: 0x26000039
    5508:	000000e8 	andeq	r0, r0, r8, ror #1
    550c:	00000b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    5510:	00097f20 	andeq	r7, r9, r0, lsr #30
    5514:	00396100 	eorseq	r6, r9, r0, lsl #2
    5518:	09742700 	ldmdbeq	r4!, {r8, r9, sl, sp}^
    551c:	52220000 	eorpl	r0, r2, #0
    5520:	36080067 	strcc	r0, [r8], -r7, rrx
    5524:	00000037 	andeq	r0, r0, r7, lsr r0
    5528:	00675a22 	rsbeq	r5, r7, r2, lsr #20
    552c:	00372008 	eorseq	r2, r7, r8
    5530:	0b280000 	bleq	a05538 <__Stack_Size+0xa05138>
    5534:	0100001b 	tsteq	r0, fp, lsl r0
    5538:	676001a5 	strbvs	r0, [r0, -r5, lsr #3]!
    553c:	003c0800 	eorseq	r0, ip, r0, lsl #16
    5540:	9c010000 	stcls	0, cr0, [r1], {-0}
    5544:	00000bd9 	ldrdeq	r0, [r0], -r9
    5548:	00247329 	eoreq	r7, r4, r9, lsr #6
    554c:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    5550:	00000660 	andeq	r0, r0, r0, ror #12
    5554:	00003974 	andeq	r3, r0, r4, ror r9
    5558:	00678e25 	rsbeq	r8, r7, r5, lsr #28
    555c:	00376608 	eorseq	r6, r7, r8, lsl #12
    5560:	8b1f0000 	blhi	7c5568 <__Stack_Size+0x7c5168>
    5564:	9c000009 	stcls	0, cr0, [r0], {9}
    5568:	cc080067 	stcgt	0, cr0, [r8], {103}	; 0x67
    556c:	01000000 	mrseq	r0, (UNDEF: 0)
    5570:	000dab9c 	muleq	sp, ip, fp
    5574:	099c2000 	ldmibeq	ip, {sp}
    5578:	39ae0000 	stmibcc	lr!, {}	; <UNPREDICTABLE>
    557c:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
    5580:	3e080068 	cdpcc	0, 0, cr0, cr8, cr8, {3}
    5584:	c0000000 	andgt	r0, r0, r0
    5588:	2b00000c 	blcs	55c0 <__Stack_Size+0x51c0>
    558c:	000009a9 	andeq	r0, r0, r9, lsr #19
    5590:	00003a1a 	andeq	r3, r0, sl, lsl sl
    5594:	0068242c 	rsbeq	r2, r8, ip, lsr #8
    5598:	00377708 	eorseq	r7, r7, r8, lsl #14
    559c:	000c3100 	andeq	r3, ip, r0, lsl #2
    55a0:	53012d00 	movwpl	r2, #7424	; 0x1d00
    55a4:	012d3701 	teqeq	sp, r1, lsl #14
    55a8:	2d310152 	ldfcss	f0, [r1, #-328]!	; 0xfffffeb8
    55ac:	3d015101 	stfccs	f5, [r1, #-4]
    55b0:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    55b4:	0124000c 	teqeq	r4, ip
    55b8:	2a2c0040 	bcs	b056c0 <__Stack_Size+0xb052c0>
    55bc:	a9080068 	stmdbge	r8, {r3, r5, r6}
    55c0:	4400000b 	strmi	r0, [r0], #-11
    55c4:	2d00000c 	stccs	0, cr0, [r0, #-48]	; 0xffffffd0
    55c8:	35015001 	strcc	r5, [r1, #-1]
    55cc:	68322c00 	ldmdavs	r2!, {sl, fp, sp}
    55d0:	379e0800 	ldrcc	r0, [lr, r0, lsl #16]
    55d4:	0c600000 	stcleq	0, cr0, [r0], #-0
    55d8:	012d0000 	teqeq	sp, r0
    55dc:	2d310151 	ldfcss	f0, [r1, #-324]!	; 0xfffffebc
    55e0:	0c055001 	stceq	0, cr5, [r5], {1}
    55e4:	40012400 	andmi	r2, r1, r0, lsl #8
    55e8:	68382c00 	ldmdavs	r8!, {sl, fp, sp}
    55ec:	0ba90800 	bleq	fea475f4 <SCS_BASE+0x1ea395f4>
    55f0:	0c730000 	ldcleq	0, cr0, [r3], #-0
    55f4:	012d0000 	teqeq	sp, r0
    55f8:	00350150 	eorseq	r0, r5, r0, asr r1
    55fc:	00683e2c 	rsbeq	r3, r8, ip, lsr #28
    5600:	0037b508 	eorseq	fp, r7, r8, lsl #10
    5604:	000c8a00 	andeq	r8, ip, r0, lsl #20
    5608:	50012d00 	andpl	r2, r1, r0, lsl #26
    560c:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    5610:	2c004001 	stccs	0, cr4, [r0], {1}
    5614:	0800684c 	stmdaeq	r0, {r2, r3, r6, fp, sp, lr}
    5618:	00003777 	andeq	r3, r0, r7, ror r7
    561c:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    5620:	0153012d 	cmpeq	r3, sp, lsr #2
    5624:	52012d37 	andpl	r2, r1, #3520	; 0xdc0
    5628:	012d3101 	teqeq	sp, r1, lsl #2
    562c:	2d3a0151 	ldfcss	f0, [sl, #-324]!	; 0xfffffebc
    5630:	0c055001 	stceq	0, cr5, [r5], {1}
    5634:	40012400 	andmi	r2, r1, r0, lsl #8
    5638:	68522e00 	ldmdavs	r2, {r9, sl, fp, sp}^
    563c:	0ba90800 	bleq	fea47644 <SCS_BASE+0x1ea39644>
    5640:	012d0000 	teqeq	sp, r0
    5644:	00350150 	eorseq	r0, r5, r0, asr r1
    5648:	67b02c00 	ldrvs	r2, [r0, r0, lsl #24]!
    564c:	37360800 	ldrcc	r0, [r6, -r0, lsl #16]!
    5650:	0cdc0000 	ldcleq	0, cr0, [ip], {0}
    5654:	012d0000 	teqeq	sp, r0
    5658:	2d320151 	ldfcss	f0, [r2, #-324]!	; 0xfffffebc
    565c:	0c055001 	stceq	0, cr5, [r5], {1}
    5660:	40011000 	andmi	r1, r1, r0
    5664:	67b82c00 	ldrvs	r2, [r8, r0, lsl #24]!
    5668:	37200800 	strcc	r0, [r0, -r0, lsl #16]!
    566c:	0cf80000 	ldcleq	0, cr0, [r8]
    5670:	012d0000 	teqeq	sp, r0
    5674:	2d340151 	ldfcss	f0, [r4, #-324]!	; 0xfffffebc
    5678:	0c055001 	stceq	0, cr5, [r5], {1}
    567c:	40011000 	andmi	r1, r1, r0
    5680:	67be2c00 	ldrvs	r2, [lr, r0, lsl #24]!
    5684:	0ba90800 	bleq	fea4768c <SCS_BASE+0x1ea3968c>
    5688:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    568c:	012d0000 	teqeq	sp, r0
    5690:	00350150 	eorseq	r0, r5, r0, asr r1
    5694:	0067d82c 	rsbeq	sp, r7, ip, lsr #16
    5698:	00372008 	eorseq	r2, r7, r8
    569c:	000d2700 	andeq	r2, sp, r0, lsl #14
    56a0:	51012d00 	tstpl	r1, r0, lsl #26
    56a4:	012d3201 	teqeq	sp, r1, lsl #4
    56a8:	000c0550 	andeq	r0, ip, r0, asr r5
    56ac:	00400110 	subeq	r0, r0, r0, lsl r1
    56b0:	0067e02c 	rsbeq	lr, r7, ip, lsr #32
    56b4:	00373608 	eorseq	r3, r7, r8, lsl #12
    56b8:	000d4300 	andeq	r4, sp, r0, lsl #6
    56bc:	51012d00 	tstpl	r1, r0, lsl #26
    56c0:	012d3401 	teqeq	sp, r1, lsl #8
    56c4:	000c0550 	andeq	r0, ip, r0, asr r5
    56c8:	00400110 	subeq	r0, r0, r0, lsl r1
    56cc:	0067e62c 	rsbeq	lr, r7, ip, lsr #12
    56d0:	000ba908 	andeq	sl, fp, r8, lsl #18
    56d4:	000d5600 	andeq	r5, sp, r0, lsl #12
    56d8:	50012d00 	andpl	r2, r1, r0, lsl #26
    56dc:	25003501 	strcs	r3, [r0, #-1281]	; 0x501
    56e0:	080067f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}
    56e4:	0000379e 	muleq	r0, lr, r7
    56e8:	0067f82c 	rsbeq	pc, r7, ip, lsr #16
    56ec:	000ba908 	andeq	sl, fp, r8, lsl #18
    56f0:	000d7200 	andeq	r7, sp, r0, lsl #4
    56f4:	50012d00 	andpl	r2, r1, r0, lsl #26
    56f8:	2c003501 	cfstr32cs	mvfx3, [r0], {1}
    56fc:	08006804 	stmdaeq	r0, {r2, fp, sp, lr}
    5700:	0000379e 	muleq	r0, lr, r7
    5704:	00000d8e 	andeq	r0, r0, lr, lsl #27
    5708:	0151012d 	cmpeq	r1, sp, lsr #2
    570c:	50012d31 	andpl	r2, r1, r1, lsr sp
    5710:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    5714:	2c004001 	stccs	0, cr4, [r0], {1}
    5718:	0800680a 	stmdaeq	r0, {r1, r3, fp, sp, lr}
    571c:	00000ba9 	andeq	r0, r0, r9, lsr #23
    5720:	00000da1 	andeq	r0, r0, r1, lsr #27
    5724:	0150012d 	cmpeq	r0, sp, lsr #2
    5728:	14220035 	strtne	r0, [r2], #-53	; 0x35
    572c:	b5080068 	strlt	r0, [r8, #-104]	; 0x68
    5730:	00000037 	andeq	r0, r0, r7, lsr r0
    5734:	00098b1f 	andeq	r8, r9, pc, lsl fp
    5738:	00686800 	rsbeq	r6, r8, r0, lsl #16
    573c:	00006008 	andeq	r6, r0, r8
    5740:	839c0100 	orrshi	r0, ip, #0, 2
    5744:	2000000e 	andcs	r0, r0, lr
    5748:	0000099c 	muleq	r0, ip, r9
    574c:	00003a38 	andeq	r3, r0, r8, lsr sl
    5750:	00687a2c 	rsbeq	r7, r8, ip, lsr #20
    5754:	00372008 	eorseq	r2, r7, r8
    5758:	000de300 	andeq	lr, sp, r0, lsl #6
    575c:	51012d00 	tstpl	r1, r0, lsl #26
    5760:	012d3201 	teqeq	sp, r1, lsl #4
    5764:	000c0550 	andeq	r0, ip, r0, asr r5
    5768:	00400110 	subeq	r0, r0, r0, lsl r1
    576c:	0068822c 	rsbeq	r8, r8, ip, lsr #4
    5770:	00372008 	eorseq	r2, r7, r8
    5774:	000dff00 	andeq	pc, sp, r0, lsl #30
    5778:	51012d00 	tstpl	r1, r0, lsl #26
    577c:	012d3401 	teqeq	sp, r1, lsl #8
    5780:	000c0550 	andeq	r0, ip, r0, asr r5
    5784:	00400110 	subeq	r0, r0, r0, lsl r1
    5788:	0068882c 	rsbeq	r8, r8, ip, lsr #16
    578c:	000ba908 	andeq	sl, fp, r8, lsl #18
    5790:	000e1200 	andeq	r1, lr, r0, lsl #4
    5794:	50012d00 	andpl	r2, r1, r0, lsl #26
    5798:	2c003501 	cfstr32cs	mvfx3, [r0], {1}
    579c:	08006892 	stmdaeq	r0, {r1, r4, r7, fp, sp, lr}
    57a0:	0000379e 	muleq	r0, lr, r7
    57a4:	00000e2e 	andeq	r0, r0, lr, lsr #28
    57a8:	0151012d 	cmpeq	r1, sp, lsr #2
    57ac:	50012d31 	andpl	r2, r1, r1, lsr sp
    57b0:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    57b4:	2c004001 	stccs	0, cr4, [r0], {1}
    57b8:	08006898 	stmdaeq	r0, {r3, r4, r7, fp, sp, lr}
    57bc:	00000ba9 	andeq	r0, r0, r9, lsr #23
    57c0:	00000e41 	andeq	r0, r0, r1, asr #28
    57c4:	0150012d 	cmpeq	r0, sp, lsr #2
    57c8:	a42c0035 	strtge	r0, [ip], #-53	; 0x35
    57cc:	9e080068 	cdpls	0, 0, cr0, cr8, cr8, {3}
    57d0:	5d000037 	stcpl	0, cr0, [r0, #-220]	; 0xffffff24
    57d4:	2d00000e 	stccs	0, cr0, [r0, #-56]	; 0xffffffc8
    57d8:	31015101 	tstcc	r1, r1, lsl #2
    57dc:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    57e0:	0128000c 	teqeq	r8, ip
    57e4:	aa2c0040 	bge	b058ec <__Stack_Size+0xb054ec>
    57e8:	a9080068 	stmdbge	r8, {r3, r5, r6}
    57ec:	7000000b 	andvc	r0, r0, fp
    57f0:	2d00000e 	stccs	0, cr0, [r0, #-56]	; 0xffffffc8
    57f4:	35015001 	strcc	r5, [r1, #-1]
    57f8:	68b42200 	ldmvs	r4!, {r9, sp}
    57fc:	37b50800 	ldrcc	r0, [r5, r0, lsl #16]!
    5800:	bc220000 	stclt	0, cr0, [r2], #-0
    5804:	d9080068 	stmdble	r8, {r3, r5, r6}
    5808:	0000000b 	andeq	r0, r0, fp
    580c:	00209e2f 	eoreq	r9, r0, pc, lsr #28
    5810:	01600100 	cmneq	r0, r0, lsl #2
    5814:	0000064a 	andeq	r0, r0, sl, asr #12
    5818:	080068c8 	stmdaeq	r0, {r3, r6, r7, fp, sp, lr}
    581c:	0000004c 	andeq	r0, r0, ip, asr #32
    5820:	0f6e9c01 	svceq	0x006e9c01
    5824:	84290000 	strthi	r0, [r9], #-0
    5828:	01000025 	tsteq	r0, r5, lsr #32
    582c:	085d0160 	ldmdaeq	sp, {r5, r6, r8}^
    5830:	3a720000 	bcc	1c85838 <__Stack_Size+0x1c85438>
    5834:	d8300000 	ldmdale	r0!, {}	; <UNPREDICTABLE>
    5838:	01000027 	tsteq	r0, r7, lsr #32
    583c:	064a0162 	strbeq	r0, [sl], -r2, ror #2
    5840:	3a930000 	bcc	fe4c5848 <SCS_BASE+0x1e4b7848>
    5844:	68310000 	ldmdavs	r1!, {}	; <UNPREDICTABLE>
    5848:	ca000009 	bgt	5874 <__Stack_Size+0x5474>
    584c:	00080068 	andeq	r0, r8, r8, rrx
    5850:	01000001 	tsteq	r0, r1
    5854:	0eff0164 	cdpeq	1, 15, cr0, cr15, cr4, {3}
    5858:	7f320000 	svcvc	0x00320000
    585c:	01000009 	tsteq	r0, r9
    5860:	00097420 	andeq	r7, r9, r0, lsr #8
    5864:	003abc00 	eorseq	fp, sl, r0, lsl #24
    5868:	01003300 	mrseq	r3, LR_irq
    586c:	7f320000 	svcvc	0x00320000
    5870:	01000009 	tsteq	r0, r9
    5874:	00097420 	andeq	r7, r9, r0, lsr #8
    5878:	003abc00 	eorseq	fp, sl, r0, lsl #24
    587c:	68e42500 	stmiavs	r4!, {r8, sl, sp}^
    5880:	37360800 	ldrcc	r0, [r6, -r0, lsl #16]!
    5884:	00000000 	andeq	r0, r0, r0
    5888:	0068ec2c 	rsbeq	lr, r8, ip, lsr #24
    588c:	00096808 	andeq	r6, r9, r8, lsl #16
    5890:	000f1800 	andeq	r1, pc, r0, lsl #16
    5894:	51012d00 	tstpl	r1, r0, lsl #26
    5898:	012d3001 	teqeq	sp, r1
    589c:	00750250 	rsbseq	r0, r5, r0, asr r2
    58a0:	68f22c00 	ldmvs	r2!, {sl, fp, sp}^
    58a4:	0ba90800 	bleq	fea478ac <SCS_BASE+0x1ea398ac>
    58a8:	0f2b0000 	svceq	0x002b0000
    58ac:	012d0000 	teqeq	sp, r0
    58b0:	00490150 	subeq	r0, r9, r0, asr r1
    58b4:	0068f82c 	rsbeq	pc, r8, ip, lsr #16
    58b8:	00098b08 	andeq	r8, r9, r8, lsl #22
    58bc:	000f3f00 	andeq	r3, pc, r0, lsl #30
    58c0:	50012d00 	andpl	r2, r1, r0, lsl #26
    58c4:	00007602 	andeq	r7, r0, r2, lsl #12
    58c8:	0069022c 	rsbeq	r0, r9, ip, lsr #4
    58cc:	00096808 	andeq	r6, r9, r8, lsl #16
    58d0:	000f5800 	andeq	r5, pc, r0, lsl #16
    58d4:	51012d00 	tstpl	r1, r0, lsl #26
    58d8:	012d3001 	teqeq	sp, r1
    58dc:	00740250 	rsbseq	r0, r4, r0, asr r2
    58e0:	690a2e00 	stmdbvs	sl, {r9, sl, fp, sp}
    58e4:	09680800 	stmdbeq	r8!, {fp}^
    58e8:	012d0000 	teqeq	sp, r0
    58ec:	2d300151 	ldfcss	f0, [r0, #-324]!	; 0xfffffebc
    58f0:	75025001 	strvc	r5, [r2, #-1]
    58f4:	34000000 	strcc	r0, [r0], #-0
    58f8:	000005a6 	andeq	r0, r0, r6, lsr #11
    58fc:	01019f01 	tsteq	r1, r1, lsl #30
    5900:	00000f88 	andeq	r0, r0, r8, lsl #31
    5904:	0024731a 	eoreq	r7, r4, sl, lsl r3
    5908:	019f0100 	orrseq	r0, pc, r0, lsl #2
    590c:	00000660 	andeq	r0, r0, r0, ror #12
    5910:	0f6e1f00 	svceq	0x006e1f00
    5914:	69140000 	ldmdbvs	r4, {}	; <UNPREDICTABLE>
    5918:	000a0800 	andeq	r0, sl, r0, lsl #16
    591c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5920:	00000fba 			; <UNDEFINED> instruction: 0x00000fba
    5924:	000f7b20 	andeq	r7, pc, r0, lsr #22
    5928:	003acf00 	eorseq	ip, sl, r0, lsl #30
    592c:	691e3500 	ldmdbvs	lr, {r8, sl, ip, sp}
    5930:	0ba90800 	bleq	fea47938 <SCS_BASE+0x1ea39938>
    5934:	012d0000 	teqeq	sp, r0
    5938:	01f30750 	mvnseq	r0, r0, asr r7
    593c:	03e80a50 	mvneq	r0, #80, 20	; 0x50000
    5940:	2800001e 	stmdacs	r0, {r1, r2, r3, r4}
    5944:	00001bde 	ldrdeq	r1, [r0], -lr
    5948:	1e01c301 	cdpne	3, 0, cr12, cr1, cr1, {0}
    594c:	32080069 	andcc	r0, r8, #105	; 0x69
    5950:	01000000 	mrseq	r0, (UNDEF: 0)
    5954:	0010219c 	mulseq	r0, ip, r1
    5958:	274b2900 	strbcs	r2, [fp, -r0, lsl #18]
    595c:	c3010000 	movwgt	r0, #4096	; 0x1000
    5960:	00066001 	andeq	r6, r6, r1
    5964:	003af000 	eorseq	pc, sl, r0
    5968:	09453600 	stmdbeq	r5, {r9, sl, ip, sp}^
    596c:	69440000 	stmdbvs	r4, {}^	; <UNPREDICTABLE>
    5970:	000c0800 	andeq	r0, ip, r0, lsl #16
    5974:	d7010000 	strle	r0, [r1, -r0]
    5978:	00101701 	andseq	r1, r0, r1, lsl #14
    597c:	095c3200 	ldmdbeq	ip, {r9, ip, sp}^
    5980:	32010000 	andcc	r0, r1, #0
    5984:	00000951 	andeq	r0, r0, r1, asr r9
    5988:	694a3506 	stmdbvs	sl, {r1, r2, r8, sl, ip, sp}^
    598c:	0abd0800 	beq	fef47994 <SCS_BASE+0x1ef39994>
    5990:	012d0000 	teqeq	sp, r0
    5994:	37360150 			; <UNDEFINED> instruction: 0x37360150
    5998:	0000095c 	andeq	r0, r0, ip, asr r9
    599c:	00003101 	andeq	r3, r0, r1, lsl #2
    59a0:	00694025 	rsbeq	r4, r9, r5, lsr #32
    59a4:	00376608 	eorseq	r6, r7, r8, lsl #12
    59a8:	8b280000 	blhi	a059b0 <__Stack_Size+0xa055b0>
    59ac:	0100001e 	tsteq	r0, lr, lsl r0
    59b0:	695001db 	ldmdbvs	r0, {r0, r1, r3, r4, r6, r7, r8}^
    59b4:	00280800 	eoreq	r0, r8, r0, lsl #16
    59b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    59bc:	00001051 	andeq	r1, r0, r1, asr r0
    59c0:	00247329 	eoreq	r7, r4, r9, lsr #6
    59c4:	01db0100 	bicseq	r0, fp, r0, lsl #2
    59c8:	00000660 	andeq	r0, r0, r0, ror #12
    59cc:	00003b11 	andeq	r3, r0, r1, lsl fp
    59d0:	00697022 	rsbeq	r7, r9, r2, lsr #32
    59d4:	00376608 	eorseq	r6, r7, r8, lsl #12
    59d8:	38380000 	ldmdacc	r8!, {}	; <UNPREDICTABLE>
    59dc:	01000021 	tsteq	r0, r1, lsr #32
    59e0:	006978d9 	ldrdeq	r7, [r9], #-137	; 0xffffff77	; <UNPREDICTABLE>
    59e4:	00003808 	andeq	r3, r0, r8, lsl #16
    59e8:	f89c0100 			; <UNDEFINED> instruction: 0xf89c0100
    59ec:	24000010 	strcs	r0, [r0], #-16
    59f0:	00002083 	andeq	r2, r0, r3, lsl #1
    59f4:	0660d901 	strbteq	sp, [r0], -r1, lsl #18
    59f8:	3b320000 	blcc	c85a00 <__Stack_Size+0xc85600>
    59fc:	f8240000 			; <UNDEFINED> instruction: 0xf8240000
    5a00:	0100001f 	tsteq	r0, pc, lsl r0
    5a04:	000660d9 	ldrdeq	r6, [r6], -r9
    5a08:	003b5300 	eorseq	r5, fp, r0, lsl #6
    5a0c:	69802c00 	stmibvs	r0, {sl, fp, sp}
    5a10:	10210800 	eorne	r0, r1, r0, lsl #16
    5a14:	10990000 	addsne	r0, r9, r0
    5a18:	012d0000 	teqeq	sp, r0
    5a1c:	01f30350 	mvnseq	r0, r0, asr r3
    5a20:	8e2c0050 	mcrhi	0, 1, r0, cr12, cr0, {2}
    5a24:	20080069 	andcs	r0, r8, r9, rrx
    5a28:	b6000037 			; <UNDEFINED> instruction: 0xb6000037
    5a2c:	2d000010 	stccs	0, cr0, [r0, #-64]	; 0xffffffc0
    5a30:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5a34:	50012d40 	andpl	r2, r1, r0, asr #26
    5a38:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    5a3c:	2c004001 	stccs	0, cr4, [r0], {1}
    5a40:	08006994 	stmdaeq	r0, {r2, r4, r7, r8, fp, sp, lr}
    5a44:	00000ba9 	andeq	r0, r0, r9, lsr #23
    5a48:	000010ca 	andeq	r1, r0, sl, asr #1
    5a4c:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    5a50:	2c000074 	stccs	0, cr0, [r0], {116}	; 0x74
    5a54:	0800699c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, sp, lr}
    5a58:	00003736 	andeq	r3, r0, r6, lsr r7
    5a5c:	000010e7 	andeq	r1, r0, r7, ror #1
    5a60:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    5a64:	012d4008 	teqeq	sp, r8
    5a68:	000c0550 	andeq	r0, ip, r0, asr r5
    5a6c:	00400108 	subeq	r0, r0, r8, lsl #2
    5a70:	0069a22e 	rsbeq	sl, r9, lr, lsr #4
    5a74:	000ba908 	andeq	sl, fp, r8, lsl #18
    5a78:	50012d00 	andpl	r2, r1, r0, lsl #26
    5a7c:	00007402 	andeq	r7, r0, r2, lsl #8
    5a80:	1fb93800 	svcne	0x00b93800
    5a84:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    5a88:	080069b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, sp, lr}
    5a8c:	00000006 	andeq	r0, r0, r6
    5a90:	114c9c01 	cmpne	ip, r1, lsl #24
    5a94:	83240000 	teqhi	r4, #0
    5a98:	01000020 	tsteq	r0, r0, lsr #32
    5a9c:	000660f4 	strdeq	r6, [r6], -r4
    5aa0:	003b7f00 	eorseq	r7, fp, r0, lsl #30
    5aa4:	26832400 	strcs	r2, [r3], r0, lsl #8
    5aa8:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    5aac:	000008ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5ab0:	00003ba0 	andeq	r3, r0, r0, lsr #23
    5ab4:	0019b824 	andseq	fp, r9, r4, lsr #16
    5ab8:	3ff40100 	svccc	0x00f40100
    5abc:	c1000006 	tstgt	r0, r6
    5ac0:	3500003b 	strcc	r0, [r0, #-59]	; 0x3b
    5ac4:	080069b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr}
    5ac8:	00001051 	andeq	r1, r0, r1, asr r0
    5acc:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    5ad0:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    5ad4:	18fa2800 	ldmne	sl!, {fp, sp}^
    5ad8:	f1010000 	setend	le
    5adc:	0069b601 	rsbeq	fp, r9, r1, lsl #12
    5ae0:	00003208 	andeq	r3, r0, r8, lsl #4
    5ae4:	7c9c0100 	ldfvcs	f0, [ip], {0}
    5ae8:	29000011 	stmdbcs	r0, {r0, r4}
    5aec:	00002473 	andeq	r2, r0, r3, ror r4
    5af0:	6001f101 	andvs	pc, r1, r1, lsl #2
    5af4:	e2000006 	and	r0, r0, #6
    5af8:	2200003b 	andcs	r0, r0, #59	; 0x3b
    5afc:	080069e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, fp, sp, lr}
    5b00:	00003766 	andeq	r3, r0, r6, ror #14
    5b04:	24502800 	ldrbcs	r2, [r0], #-2048	; 0x800
    5b08:	0d010000 	stceq	0, cr0, [r1, #-0]
    5b0c:	0069e802 	rsbeq	lr, r9, r2, lsl #16
    5b10:	00003408 	andeq	r3, r0, r8, lsl #8
    5b14:	ac9c0100 	ldfges	f0, [ip], {0}
    5b18:	29000011 	stmdbcs	r0, {r0, r4}
    5b1c:	00002473 	andeq	r2, r0, r3, ror r4
    5b20:	60020d01 	andvs	r0, r2, r1, lsl #26
    5b24:	1c000006 	stcne	0, cr0, [r0], {6}
    5b28:	2200003c 	andcs	r0, r0, #60	; 0x3c
    5b2c:	08006a14 	stmdaeq	r0, {r2, r4, r9, fp, sp, lr}
    5b30:	00003766 	andeq	r3, r0, r6, ror #14
    5b34:	19e62f00 	stmibne	r6!, {r8, r9, sl, fp, sp}^
    5b38:	62010000 	andvs	r0, r1, #0
    5b3c:	00063f02 	andeq	r3, r6, r2, lsl #30
    5b40:	006a1c00 	rsbeq	r1, sl, r0, lsl #24
    5b44:	00005c08 	andeq	r5, r0, r8, lsl #24
    5b48:	899c0100 	ldmibhi	ip, {r8}
    5b4c:	29000012 	stmdbcs	r0, {r1, r4}
    5b50:	000026aa 	andeq	r2, r0, sl, lsr #13
    5b54:	60026201 	andvs	r6, r2, r1, lsl #4
    5b58:	56000006 	strpl	r0, [r0], -r6
    5b5c:	3900003c 	stmdbcc	r0, {r2, r3, r4, r5}
    5b60:	00001b5b 	andeq	r1, r0, fp, asr fp
    5b64:	d9026401 	stmdble	r2, {r0, sl, sp, lr}
    5b68:	02000004 	andeq	r0, r0, #4
    5b6c:	6e366891 	mrcvs	8, 1, r6, cr6, cr1, {4}
    5b70:	4800000f 	stmdami	r0, {r0, r1, r2, r3}
    5b74:	0808006a 	stmdaeq	r8, {r1, r3, r5, r6}
    5b78:	01000000 	mrseq	r0, (UNDEF: 0)
    5b7c:	12110270 	andsne	r0, r1, #112, 4
    5b80:	7b320000 	blvc	c85b88 <__Stack_Size+0xc85788>
    5b84:	0a00000f 	beq	5bc8 <__Stack_Size+0x57c8>
    5b88:	006a502e 	rsbeq	r5, sl, lr, lsr #32
    5b8c:	000ba908 	andeq	sl, fp, r8, lsl #18
    5b90:	50012d00 	andpl	r2, r1, r0, lsl #26
    5b94:	27100a03 	ldrcs	r0, [r0, -r3, lsl #20]
    5b98:	262c0000 	strtcs	r0, [ip], -r0
    5b9c:	cb08006a 	blgt	205d4c <__Stack_Size+0x20594c>
    5ba0:	25000037 	strcs	r0, [r0, #-55]	; 0x37
    5ba4:	2d000012 	stccs	0, cr0, [r0, #-72]	; 0xffffffb8
    5ba8:	7d025001 	stcvc	0, cr5, [r2, #-4]
    5bac:	482c0000 	stmdami	ip!, {}	; <UNPREDICTABLE>
    5bb0:	e208006a 	and	r0, r8, #106	; 0x6a
    5bb4:	39000037 	stmdbcc	r0, {r0, r1, r2, r4, r5}
    5bb8:	2d000012 	stccs	0, cr0, [r0, #-72]	; 0xffffffb8
    5bbc:	74025001 	strvc	r5, [r2], #-1
    5bc0:	582c0000 	stmdapl	ip!, {}	; <UNPREDICTABLE>
    5bc4:	f908006a 			; <UNDEFINED> instruction: 0xf908006a
    5bc8:	53000037 	movwpl	r0, #55	; 0x37
    5bcc:	2d000012 	stccs	0, cr0, [r0, #-72]	; 0xffffffb8
    5bd0:	7d025101 	stfvcs	f5, [r2, #-4]
    5bd4:	50012d00 	andpl	r2, r1, r0, lsl #26
    5bd8:	00007402 	andeq	r7, r0, r2, lsl #8
    5bdc:	006a642c 	rsbeq	r6, sl, ip, lsr #8
    5be0:	00380f08 	eorseq	r0, r8, r8, lsl #30
    5be4:	00127300 	andseq	r7, r2, r0, lsl #6
    5be8:	52012d00 	andpl	r2, r1, #0, 26
    5bec:	012d3101 	teqeq	sp, r1, lsl #2
    5bf0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    5bf4:	50012d05 	andpl	r2, r1, r5, lsl #26
    5bf8:	00007402 	andeq	r7, r0, r2, lsl #8
    5bfc:	006a6c2e 	rsbeq	r6, sl, lr, lsr #24
    5c00:	00382a08 	eorseq	r2, r8, r8, lsl #20
    5c04:	51012d00 	tstpl	r1, r0, lsl #26
    5c08:	012d3101 	teqeq	sp, r1, lsl #2
    5c0c:	00740250 	rsbseq	r0, r4, r0, asr r2
    5c10:	fb280000 	blx	a05c1a <__Stack_Size+0xa0581a>
    5c14:	0100001b 	tsteq	r0, fp, lsl r0
    5c18:	6a78027e 	bvs	1e06618 <__Stack_Size+0x1e06218>
    5c1c:	000c0800 	andeq	r0, ip, r0, lsl #16
    5c20:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c24:	000012b8 			; <UNDEFINED> instruction: 0x000012b8
    5c28:	006a8035 	rsbeq	r8, sl, r5, lsr r0
    5c2c:	00382a08 	eorseq	r2, r8, r8, lsl #20
    5c30:	51012d00 	tstpl	r1, r0, lsl #26
    5c34:	012d3001 	teqeq	sp, r1
    5c38:	000c0550 	andeq	r0, ip, r0, asr r5
    5c3c:	00400138 	subeq	r0, r0, r8, lsr r1
    5c40:	22272800 	eorcs	r2, r7, #0, 16
    5c44:	85010000 	strhi	r0, [r1, #-0]
    5c48:	006a8402 	rsbeq	r8, sl, r2, lsl #8
    5c4c:	00002008 	andeq	r2, r0, r8
    5c50:	dd9c0100 	ldfles	f0, [ip]
    5c54:	3a000012 	bcc	5ca4 <__Stack_Size+0x58a4>
    5c58:	88010069 	stmdahi	r1, {r0, r3, r5, r6}
    5c5c:	00064a02 	andeq	r4, r6, r2, lsl #20
    5c60:	003c8e00 	eorseq	r8, ip, r0, lsl #28
    5c64:	2f2f0000 	svccs	0x002f0000
    5c68:	0100001f 	tsteq	r0, pc, lsl r0
    5c6c:	063f0290 			; <UNDEFINED> instruction: 0x063f0290
    5c70:	6aa40000 	bvs	fe905c78 <SCS_BASE+0x1e8f7c78>
    5c74:	00540800 	subseq	r0, r4, r0, lsl #16
    5c78:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c7c:	000013c8 	andeq	r1, r0, r8, asr #7
    5c80:	00264829 	eoreq	r4, r6, r9, lsr #16
    5c84:	02900100 	addseq	r0, r0, #0, 2
    5c88:	000013c8 	andeq	r1, r0, r8, asr #7
    5c8c:	00003cba 			; <UNDEFINED> instruction: 0x00003cba
    5c90:	00223529 	eoreq	r3, r2, r9, lsr #10
    5c94:	02900100 	addseq	r0, r0, #0, 2
    5c98:	0000063f 	andeq	r0, r0, pc, lsr r6
    5c9c:	00003ce6 	andeq	r3, r0, r6, ror #25
    5ca0:	0100693a 	tsteq	r0, sl, lsr r9
    5ca4:	063f0292 			; <UNDEFINED> instruction: 0x063f0292
    5ca8:	3d070000 	stccc	0, cr0, [r7, #-0]
    5cac:	ba2c0000 	blt	b05cb4 <__Stack_Size+0xb058b4>
    5cb0:	2008006a 	andcs	r0, r8, sl, rrx
    5cb4:	42000037 	andmi	r0, r0, #55	; 0x37
    5cb8:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    5cbc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5cc0:	50012d20 	andpl	r2, r1, r0, lsr #26
    5cc4:	0c000c05 	stceq	12, cr0, [r0], {5}
    5cc8:	2c004001 	stccs	0, cr4, [r0], {1}
    5ccc:	08006ac2 	stmdaeq	r0, {r1, r6, r7, r9, fp, sp, lr}
    5cd0:	00003736 	andeq	r3, r0, r6, lsr r7
    5cd4:	0000135e 	andeq	r1, r0, lr, asr r3
    5cd8:	0151012d 	cmpeq	r1, sp, lsr #2
    5cdc:	50012d40 	andpl	r2, r1, r0, asr #26
    5ce0:	0c000c05 	stceq	12, cr0, [r0], {5}
    5ce4:	2c004001 	stccs	0, cr4, [r0], {1}
    5ce8:	08006aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp, sp, lr}
    5cec:	00003840 	andeq	r3, r0, r0, asr #16
    5cf0:	00001375 	andeq	r1, r0, r5, ror r3
    5cf4:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    5cf8:	0138000c 	teqeq	r8, ip
    5cfc:	d22c0040 	eorle	r0, ip, #64	; 0x40
    5d00:	5608006a 	strpl	r0, [r8], -sl, rrx
    5d04:	92000038 	andls	r0, r0, #56	; 0x38
    5d08:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    5d0c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5d10:	50012d40 	andpl	r2, r1, r0, asr #26
    5d14:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5d18:	2c004001 	stccs	0, cr4, [r0], {1}
    5d1c:	08006ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr}
    5d20:	00003720 	andeq	r3, r0, r0, lsr #14
    5d24:	000013ae 	andeq	r1, r0, lr, lsr #7
    5d28:	0151012d 	cmpeq	r1, sp, lsr #2
    5d2c:	50012d40 	andpl	r2, r1, r0, asr #26
    5d30:	0c000c05 	stceq	12, cr0, [r0], {5}
    5d34:	2e004001 	cdpcs	0, 0, cr4, cr0, cr1, {0}
    5d38:	08006ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr}
    5d3c:	00003736 	andeq	r3, r0, r6, lsr r7
    5d40:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    5d44:	012d2008 	teqeq	sp, r8
    5d48:	000c0550 	andeq	r0, ip, r0, asr r5
    5d4c:	0040010c 	subeq	r0, r0, ip, lsl #2
    5d50:	3f041500 	svccc	0x00041500
    5d54:	2f000006 	svccs	0x00000006
    5d58:	00002213 	andeq	r2, r0, r3, lsl r2
    5d5c:	3f02a701 	svccc	0x0002a701
    5d60:	f8000006 			; <UNDEFINED> instruction: 0xf8000006
    5d64:	5008006a 	andpl	r0, r8, sl, rrx
    5d68:	01000000 	mrseq	r0, (UNDEF: 0)
    5d6c:	0014159c 	mulseq	r4, ip, r5
    5d70:	26482900 	strbcs	r2, [r8], -r0, lsl #18
    5d74:	a7010000 	strge	r0, [r1, -r0]
    5d78:	0013c802 	andseq	ip, r3, r2, lsl #16
    5d7c:	003d4b00 	eorseq	r4, sp, r0, lsl #22
    5d80:	22353b00 	eorscs	r3, r5, #0, 22
    5d84:	a7010000 	strge	r0, [r1, -r0]
    5d88:	00063f02 	andeq	r3, r6, r2, lsl #30
    5d8c:	3a510100 	bcc	1446194 <__Stack_Size+0x1445d94>
    5d90:	a9010069 	stmdbge	r1, {r0, r3, r5, r6}
    5d94:	00063f02 	andeq	r3, r6, r2, lsl #30
    5d98:	003d8500 	eorseq	r8, sp, r0, lsl #10
    5d9c:	c2340000 	eorsgt	r0, r4, #0
    5da0:	0100001f 	tsteq	r0, pc, lsl r0
    5da4:	2f0102ba 	svccs	0x000102ba
    5da8:	1a000014 	bne	5e00 <__Stack_Size+0x5a00>
    5dac:	00001ee5 	andeq	r1, r0, r5, ror #29
    5db0:	3f02ba01 	svccc	0x0002ba01
    5db4:	00000006 	andeq	r0, r0, r6
    5db8:	0014151f 	andseq	r1, r4, pc, lsl r5
    5dbc:	006b4800 	rsbeq	r4, fp, r0, lsl #16
    5dc0:	00000808 	andeq	r0, r0, r8, lsl #16
    5dc4:	559c0100 	ldrpl	r0, [ip, #256]	; 0x100
    5dc8:	20000014 	andcs	r0, r0, r4, lsl r0
    5dcc:	00001422 	andeq	r1, r0, r2, lsr #8
    5dd0:	00003daf 	andeq	r3, r0, pc, lsr #27
    5dd4:	006b5022 	rsbeq	r5, fp, r2, lsr #32
    5dd8:	00114c08 	andseq	r4, r1, r8, lsl #24
    5ddc:	f93c0000 			; <UNDEFINED> instruction: 0xf93c0000
    5de0:	01000020 	tsteq	r0, r0, lsr #32
    5de4:	063f02c0 	ldrteq	r0, [pc], -r0, asr #5
    5de8:	6b500000 	blvs	1405df0 <__Stack_Size+0x14059f0>
    5dec:	00140800 	andseq	r0, r4, r0, lsl #16
    5df0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5df4:	00178228 	andseq	r8, r7, r8, lsr #4
    5df8:	02c90100 	sbceq	r0, r9, #0, 2
    5dfc:	08006b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, sp, lr}
    5e00:	0000007c 	andeq	r0, r0, ip, ror r0
    5e04:	14c39c01 	strbne	r9, [r3], #3073	; 0xc01
    5e08:	d8300000 	ldmdale	r0!, {}	; <UNPREDICTABLE>
    5e0c:	01000027 	tsteq	r0, r7, lsr #32
    5e10:	063f02cb 	ldrteq	r0, [pc], -fp, asr #5
    5e14:	3dd00000 	ldclcc	0, cr0, [r0]
    5e18:	702c0000 	eorvc	r0, ip, r0
    5e1c:	7008006b 	andvc	r0, r8, fp, rrx
    5e20:	af000038 	svcge	0x00000038
    5e24:	2d000014 	stccs	0, cr0, [r0, #-80]	; 0xffffffb0
    5e28:	0a035101 	beq	da234 <__Stack_Size+0xd9e34>
    5e2c:	012d0525 	teqeq	sp, r5, lsr #10
    5e30:	000c0550 	andeq	r0, ip, r0, asr r5
    5e34:	00400138 	subeq	r0, r0, r8, lsr r1
    5e38:	006b782e 	rsbeq	r7, fp, lr, lsr #16
    5e3c:	00388a08 	eorseq	r8, r8, r8, lsl #20
    5e40:	50012d00 	andpl	r2, r1, r0, lsl #26
    5e44:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5e48:	00004001 	andeq	r4, r0, r1
    5e4c:	0023282f 	eoreq	r2, r3, pc, lsr #16
    5e50:	02f80100 	rscseq	r0, r8, #0, 2
    5e54:	0000063f 	andeq	r0, r0, pc, lsr r6
    5e58:	08006be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, sp, lr}
    5e5c:	00000024 	andeq	r0, r0, r4, lsr #32
    5e60:	14ff9c01 	ldrbtne	r9, [pc], #3073	; 5e68 <__Stack_Size+0x5a68>
    5e64:	aa290000 	bge	a45e6c <__Stack_Size+0xa45a6c>
    5e68:	01000026 	tsteq	r0, r6, lsr #32
    5e6c:	066002f8 			; <UNDEFINED> instruction: 0x066002f8
    5e70:	3de30000 	stclcc	0, cr0, [r3]
    5e74:	e62e0000 	strt	r0, [lr], -r0
    5e78:	ac08006b 	stcge	0, cr0, [r8], {107}	; 0x6b
    5e7c:	2d000011 	stccs	0, cr0, [r0, #-68]	; 0xffffffbc
    5e80:	f3035001 	vhadd.u8	d5, d3, d1
    5e84:	00005001 	andeq	r5, r0, r1
    5e88:	001c6928 	andseq	r6, ip, r8, lsr #18
    5e8c:	03040100 	movweq	r0, #16640	; 0x4100
    5e90:	08006c04 	stmdaeq	r0, {r2, sl, fp, sp, lr}
    5e94:	00000004 	andeq	r0, r0, r4
    5e98:	151f9c01 	ldrne	r9, [pc, #-3073]	; 529f <__Stack_Size+0x4e9f>
    5e9c:	08220000 	stmdaeq	r2!, {}	; <UNPREDICTABLE>
    5ea0:	8908006c 	stmdbhi	r8, {r2, r3, r5, r6}
    5ea4:	00000012 	andeq	r0, r0, r2, lsl r0
    5ea8:	0019d828 	andseq	sp, r9, r8, lsr #16
    5eac:	030a0100 	movweq	r0, #41216	; 0xa100
    5eb0:	08006c08 	stmdaeq	r0, {r3, sl, fp, sp, lr}
    5eb4:	000000f4 	strdeq	r0, [r0], -r4
    5eb8:	15cf9c01 	strbne	r9, [pc, #3073]	; 6ac1 <__Stack_Size+0x66c1>
    5ebc:	693a0000 	ldmdbvs	sl!, {}	; <UNPREDICTABLE>
    5ec0:	030c0100 	movweq	r0, #49408	; 0xc100
    5ec4:	0000063f 	andeq	r0, r0, pc, lsr r6
    5ec8:	00003e04 	andeq	r3, r0, r4, lsl #28
    5ecc:	00273030 	eoreq	r3, r7, r0, lsr r0
    5ed0:	030d0100 	movweq	r0, #53504	; 0xd100
    5ed4:	0000063f 	andeq	r0, r0, pc, lsr r6
    5ed8:	00003e48 	andeq	r3, r0, r8, asr #28
    5edc:	00272c30 	eoreq	r2, r7, r0, lsr ip
    5ee0:	030d0100 	movweq	r0, #53504	; 0xd100
    5ee4:	0000063f 	andeq	r0, r0, pc, lsr r6
    5ee8:	00003e5b 	andeq	r3, r0, fp, asr lr
    5eec:	00230a30 	eoreq	r0, r3, r0, lsr sl
    5ef0:	030e0100 	movweq	r0, #57600	; 0xe100
    5ef4:	0000063f 	andeq	r0, r0, pc, lsr r6
    5ef8:	00003e79 	andeq	r3, r0, r9, ror lr
    5efc:	00141536 	andseq	r1, r4, r6, lsr r5
    5f00:	006ce600 	rsbeq	lr, ip, r0, lsl #12
    5f04:	00000608 	andeq	r0, r0, r8, lsl #12
    5f08:	03440100 	movteq	r0, #16640	; 0x4100
    5f0c:	000015a1 	andeq	r1, r0, r1, lsr #11
    5f10:	00142220 	andseq	r2, r4, r0, lsr #4
    5f14:	003eb100 	eorseq	fp, lr, r0, lsl #2
    5f18:	6cec2e00 	stclvs	14, cr2, [ip]
    5f1c:	114c0800 	cmpne	ip, r0, lsl #16
    5f20:	012d0000 	teqeq	sp, r0
    5f24:	b4080250 	strlt	r0, [r8], #-592	; 0x250
    5f28:	a2250000 	eorge	r0, r5, #0
    5f2c:	b808006c 	stmdalt	r8, {r2, r3, r5, r6}
    5f30:	2c000012 	stccs	0, cr0, [r0], {18}
    5f34:	08006cb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr}
    5f38:	000012dd 	ldrdeq	r1, [r0], -sp
    5f3c:	000015c5 	andeq	r1, r0, r5, asr #11
    5f40:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    5f44:	012d0074 	teqeq	sp, r4, ror r0
    5f48:	9d760350 	ldclls	3, cr0, [r6, #-320]!	; 0xfffffec0
    5f4c:	e4250002 	strt	r0, [r5], #-2
    5f50:	1508006c 	strne	r0, [r8, #-108]	; 0x6c
    5f54:	00000014 	andeq	r0, r0, r4, lsl r0
    5f58:	0022ae28 	eoreq	sl, r2, r8, lsr #28
    5f5c:	034a0100 	movteq	r0, #41216	; 0xa100
    5f60:	08006cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr}
    5f64:	0000018c 	andeq	r0, r0, ip, lsl #3
    5f68:	16679c01 	strbtne	r9, [r7], -r1, lsl #24
    5f6c:	693a0000 	ldmdbvs	sl!, {}	; <UNPREDICTABLE>
    5f70:	034c0100 	movteq	r0, #49408	; 0xc100
    5f74:	0000063f 	andeq	r0, r0, pc, lsr r6
    5f78:	00003ec5 	andeq	r3, r0, r5, asr #29
    5f7c:	01006a3a 	tsteq	r0, sl, lsr sl
    5f80:	063f034c 	ldrteq	r0, [pc], -ip, asr #6
    5f84:	3f450000 	svccc	0x00450000
    5f88:	f3300000 	vhadd.u<illegal width 64>	d0, d0, d0
    5f8c:	01000020 	tsteq	r0, r0, lsr #32
    5f90:	063f034c 	ldrteq	r0, [pc], -ip, asr #6
    5f94:	3f7d0000 	svccc	0x007d0000
    5f98:	0a300000 	beq	c05fa0 <__Stack_Size+0xc05ba0>
    5f9c:	01000023 	tsteq	r0, r3, lsr #32
    5fa0:	063f034d 	ldrteq	r0, [pc], -sp, asr #6
    5fa4:	3f9b0000 	svccc	0x009b0000
    5fa8:	522c0000 	eorpl	r0, ip, #0
    5fac:	ce08006d 	cdpgt	0, 0, cr0, cr8, cr13, {3}
    5fb0:	41000013 	tstmi	r0, r3, lsl r0
    5fb4:	2d000016 	stccs	0, cr0, [r0, #-88]	; 0xffffffa8
    5fb8:	78055101 	stmdavc	r5, {r0, r8, ip, lr}
    5fbc:	1c007600 	stcne	6, cr7, [r0], {-0}
    5fc0:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    5fc4:	00760077 	rsbseq	r0, r6, r7, ror r0
    5fc8:	64250022 	strtvs	r0, [r5], #-34	; 0x22
    5fcc:	5508006d 	strpl	r0, [r8, #-109]	; 0x6d
    5fd0:	2e000014 	mcrcs	0, 0, r0, cr0, cr4, {0}
    5fd4:	08006e20 	stmdaeq	r0, {r5, r9, sl, fp, sp, lr}
    5fd8:	000013ce 	andeq	r1, r0, lr, asr #7
    5fdc:	0551012d 	ldrbeq	r0, [r1, #-301]	; 0x12d
    5fe0:	00770078 	rsbseq	r0, r7, r8, ror r0
    5fe4:	50012d1c 	andpl	r2, r1, ip, lsl sp
    5fe8:	77007905 	strvc	r7, [r0, -r5, lsl #18]
    5fec:	00002200 	andeq	r2, r0, r0, lsl #4
    5ff0:	0008d73c 	andeq	sp, r8, ip, lsr r7
    5ff4:	03c00100 	biceq	r0, r0, #0, 2
    5ff8:	0000064a 	andeq	r0, r0, sl, asr #12
    5ffc:	08006e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, sp, lr}
    6000:	00000010 	andeq	r0, r0, r0, lsl r0
    6004:	23289c01 	teqcs	r8, #256	; 0x100
    6008:	01000001 	tsteq	r0, r1
    600c:	6e9803c6 	cdpvs	3, 9, cr0, cr8, cr6, {6}
    6010:	000c0800 	andeq	r0, ip, r0, lsl #16
    6014:	9c010000 	stcls	0, cr0, [r1], {-0}
    6018:	000016a1 	andeq	r1, r0, r1, lsr #13
    601c:	0064693d 	rsbeq	r6, r4, sp, lsr r9
    6020:	3f03c601 	svccc	0x0003c601
    6024:	01000006 	tsteq	r0, r6
    6028:	d3280050 	teqle	r8, #80	; 0x50
    602c:	01000007 	tsteq	r0, r7
    6030:	6ea403cc 	cdpvs	3, 10, cr0, cr4, cr12, {6}
    6034:	000c0800 	andeq	r0, ip, r0, lsl #16
    6038:	9c010000 	stcls	0, cr0, [r1], {-0}
    603c:	000016c6 	andeq	r1, r0, r6, asr #13
    6040:	0007e43b 	andeq	lr, r7, fp, lsr r4
    6044:	03cc0100 	biceq	r0, ip, #0, 2
    6048:	0000063f 	andeq	r0, r0, pc, lsr r6
    604c:	28005001 	stmdacs	r0, {r0, ip, lr}
    6050:	00001142 	andeq	r1, r0, r2, asr #2
    6054:	b003d201 	andlt	sp, r3, r1, lsl #4
    6058:	1008006e 	andne	r0, r8, lr, rrx
    605c:	01000000 	mrseq	r0, (UNDEF: 0)
    6060:	0016fb9c 	mulseq	r6, ip, fp
    6064:	1f1f2900 	svcne	0x001f2900
    6068:	d2010000 	andle	r0, r1, #0
    606c:	00063f03 	andeq	r3, r6, r3, lsl #30
    6070:	003fe200 	eorseq	lr, pc, r0, lsl #4
    6074:	240a3b00 	strcs	r3, [sl], #-2816	; 0xb00
    6078:	d2010000 	andle	r0, r1, #0
    607c:	00063f03 	andeq	r3, r6, r3, lsl #30
    6080:	00510100 	subseq	r0, r1, r0, lsl #2
    6084:	000e8a28 	andeq	r8, lr, r8, lsr #20
    6088:	03d80100 	bicseq	r0, r8, #0, 2
    608c:	08006ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, sp, lr}
    6090:	0000000c 	andeq	r0, r0, ip
    6094:	17209c01 	strne	r9, [r0, -r1, lsl #24]!
    6098:	6b3b0000 	blvs	ec60a0 <__Stack_Size+0xec5ca0>
    609c:	01000025 	tsteq	r0, r5, lsr #32
    60a0:	063f03d8 			; <UNDEFINED> instruction: 0x063f03d8
    60a4:	50010000 	andpl	r0, r1, r0
    60a8:	09b71f00 	ldmibeq	r7!, {r8, r9, sl, fp, ip}
    60ac:	6ecc0000 	cdpvs	0, 12, cr0, cr12, cr0, {0}
    60b0:	00280800 	eoreq	r0, r8, r0, lsl #16
    60b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    60b8:	00001750 	andeq	r1, r0, r0, asr r7
    60bc:	0009c820 	andeq	ip, r9, r0, lsr #16
    60c0:	00400300 	subeq	r0, r0, r0, lsl #6
    60c4:	6ed63e00 	cdpvs	14, 13, cr3, cr6, cr0, {0}
    60c8:	00100800 	andseq	r0, r0, r0, lsl #16
    60cc:	c8200000 	stmdagt	r0!, {}	; <UNPREDICTABLE>
    60d0:	3d000009 	stccc	0, cr0, [r0, #-36]	; 0xffffffdc
    60d4:	00000040 	andeq	r0, r0, r0, asr #32
    60d8:	255a3c00 	ldrbcs	r3, [sl, #-3072]	; 0xc00
    60dc:	ea010000 	b	460e4 <__Stack_Size+0x45ce4>
    60e0:	00063f03 	andeq	r3, r6, r3, lsl #30
    60e4:	006ef400 	rsbeq	pc, lr, r0, lsl #8
    60e8:	00001c08 	andeq	r1, r0, r8, lsl #24
    60ec:	2f9c0100 	svccs	0x009c0100
    60f0:	000024ea 	andeq	r2, r0, sl, ror #9
    60f4:	3f03f301 	svccc	0x0003f301
    60f8:	10000006 	andne	r0, r0, r6
    60fc:	2008006f 	andcs	r0, r8, pc, rrx
    6100:	01000000 	mrseq	r0, (UNDEF: 0)
    6104:	0017919c 	mulseq	r7, ip, r1
    6108:	1f1f2900 	svcne	0x001f2900
    610c:	f3010000 	vhadd.u8	d0, d1, d0
    6110:	00063f03 	andeq	r3, r6, r3, lsl #30
    6114:	00405000 	subeq	r5, r0, r0
    6118:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
    611c:	30000009 	andcc	r0, r0, r9
    6120:	0808006f 	stmdaeq	r8, {r0, r1, r2, r3, r5, r6}
    6124:	01000000 	mrseq	r0, (UNDEF: 0)
    6128:	0017be9c 	mulseq	r7, ip, lr
    612c:	09ef2000 	stmibeq	pc!, {sp}^	; <UNPREDICTABLE>
    6130:	40710000 	rsbsmi	r0, r1, r0
    6134:	fb210000 	blx	84613e <__Stack_Size+0x845d3e>
    6138:	01000009 	tsteq	r0, r9
    613c:	0a072b51 	beq	1d0e88 <__Stack_Size+0x1d0a88>
    6140:	40920000 	addsmi	r0, r2, r0
    6144:	1f000000 	svcne	0x00000000
    6148:	00000a14 	andeq	r0, r0, r4, lsl sl
    614c:	08006f38 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr}
    6150:	00000004 	andeq	r0, r0, r4
    6154:	17e49c01 	strbne	r9, [r4, r1, lsl #24]!
    6158:	25200000 	strcs	r0, [r0, #-0]!
    615c:	c500000a 	strgt	r0, [r0, #-10]
    6160:	2b000040 	blcs	6268 <__Stack_Size+0x5e68>
    6164:	00000a31 	andeq	r0, r0, r1, lsr sl
    6168:	000040e6 	andeq	r4, r0, r6, ror #1
    616c:	0a3e1f00 	beq	f8dd74 <__Stack_Size+0xf8d974>
    6170:	6f3c0000 	svcvs	0x003c0000
    6174:	00040800 	andeq	r0, r4, r0, lsl #16
    6178:	9c010000 	stcls	0, cr0, [r1], {-0}
    617c:	0000180a 	andeq	r1, r0, sl, lsl #16
    6180:	000a4f20 	andeq	r4, sl, r0, lsr #30
    6184:	00410f00 	subeq	r0, r1, r0, lsl #30
    6188:	0a5b2b00 	beq	16d0d90 <__Stack_Size+0x16d0990>
    618c:	41300000 	teqmi	r0, r0
    6190:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    6194:	00002071 	andeq	r2, r0, r1, ror r0
    6198:	40046401 	andmi	r6, r4, r1, lsl #8
    619c:	4c08006f 	stcmi	0, cr0, [r8], {111}	; 0x6f
    61a0:	01000000 	mrseq	r0, (UNDEF: 0)
    61a4:	00183f9c 	mulseq	r8, ip, pc	; <UNPREDICTABLE>
    61a8:	00693a00 	rsbeq	r3, r9, r0, lsl #20
    61ac:	3f046601 	svccc	0x00046601
    61b0:	57000006 	strpl	r0, [r0, -r6]
    61b4:	3a000041 	bcc	62c0 <__Stack_Size+0x5ec0>
    61b8:	0078616d 	rsbseq	r6, r8, sp, ror #2
    61bc:	3f046601 	svccc	0x00046601
    61c0:	e3000006 	movw	r0, #6
    61c4:	00000041 	andeq	r0, r0, r1, asr #32
    61c8:	0009d51f 	andeq	sp, r9, pc, lsl r5
    61cc:	006f8c00 	rsbeq	r8, pc, r0, lsl #24
    61d0:	00003008 	andeq	r3, r0, r8
    61d4:	7e9c0100 	fmlvce	f0, f4, f0
    61d8:	25000018 	strcs	r0, [r0, #-24]
    61dc:	08006f92 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr}
    61e0:	0000151f 	andeq	r1, r0, pc, lsl r5
    61e4:	006fa425 	rsbeq	sl, pc, r5, lsr #8
    61e8:	00180a08 	andseq	r0, r8, r8, lsl #20
    61ec:	6fa82500 	svcvs	0x00a82500
    61f0:	15cf0800 	strbne	r0, [pc, #2048]	; 69f8 <__Stack_Size+0x65f8>
    61f4:	ae2e0000 	cdpge	0, 2, cr0, cr14, cr0, {0}
    61f8:	a908006f 	stmdbge	r8, {r0, r1, r2, r3, r5, r6}
    61fc:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    6200:	08025001 	stmdaeq	r2, {r0, ip, lr}
    6204:	28000032 	stmdacs	r0, {r1, r4, r5}
    6208:	0000221e 	andeq	r2, r0, lr, lsl r2
    620c:	bc041501 	cfstr32lt	mvfx1, [r4], {1}
    6210:	2408006f 	strcs	r0, [r8], #-111	; 0x6f
    6214:	01000000 	mrseq	r0, (UNDEF: 0)
    6218:	0018ad9c 	mulseq	r8, ip, sp
    621c:	64693f00 	strbtvs	r3, [r9], #-3840	; 0xf00
    6220:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    6224:	0000063f 	andeq	r0, r0, pc, lsr r6
    6228:	00004214 	andeq	r4, r0, r4, lsl r2
    622c:	006fda22 	rsbeq	sp, pc, r2, lsr #20
    6230:	0009d508 	andeq	sp, r9, r8, lsl #10
    6234:	ab2f0000 	blge	bc623c <__Stack_Size+0xbc5e3c>
    6238:	0100001f 	tsteq	r0, pc, lsl r0
    623c:	063f0421 	ldrteq	r0, [pc], -r1, lsr #8
    6240:	6fe00000 	svcvs	0x00e00000
    6244:	00480800 	subeq	r0, r8, r0, lsl #16
    6248:	9c010000 	stcls	0, cr0, [r1], {-0}
    624c:	000018f0 	strdeq	r1, [r0], -r0
    6250:	0064693f 	rsbeq	r6, r4, pc, lsr r9
    6254:	3f042101 	svccc	0x00042101
    6258:	35000006 	strcc	r0, [r0, #-6]
    625c:	29000042 	stmdbcs	r0, {r1, r6}
    6260:	000031dc 	ldrdeq	r3, [r0], -ip
    6264:	3f042101 	svccc	0x00042101
    6268:	56000006 	strpl	r0, [r0], -r6
    626c:	25000042 	strcs	r0, [r0, #-66]	; 0x42
    6270:	0800700e 	stmdaeq	r0, {r1, r2, r3, ip, sp, lr}
    6274:	000009d5 	ldrdeq	r0, [r0], -r5
    6278:	045d2800 	ldrbeq	r2, [sp], #-2048	; 0x800
    627c:	34010000 	strcc	r0, [r1], #-0
    6280:	00702804 	rsbseq	r2, r0, r4, lsl #16
    6284:	00003008 	andeq	r3, r0, r8
    6288:	3f9c0100 	svccc	0x009c0100
    628c:	3f000019 	svccc	0x00000019
    6290:	01006469 	tsteq	r0, r9, ror #8
    6294:	063f0434 			; <UNDEFINED> instruction: 0x063f0434
    6298:	42770000 	rsbsmi	r0, r7, #0
    629c:	dc290000 	stcle	0, cr0, [r9], #-0
    62a0:	01000031 	tsteq	r0, r1, lsr r0
    62a4:	063f0434 			; <UNDEFINED> instruction: 0x063f0434
    62a8:	42a70000 	adcmi	r0, r7, #0
    62ac:	0a290000 	beq	a462b4 <__Stack_Size+0xa45eb4>
    62b0:	01000024 	tsteq	r0, r4, lsr #32
    62b4:	063f0434 			; <UNDEFINED> instruction: 0x063f0434
    62b8:	42c80000 	sbcmi	r0, r8, #0
    62bc:	54220000 	strtpl	r0, [r2], #-0
    62c0:	d5080070 	strle	r0, [r8, #-112]	; 0x70
    62c4:	00000009 	andeq	r0, r0, r9
    62c8:	000f922f 	andeq	r9, pc, pc, lsr #4
    62cc:	04420100 	strbeq	r0, [r2], #-256	; 0x100
    62d0:	0000064a 	andeq	r0, r0, sl, asr #12
    62d4:	08007058 	stmdaeq	r0, {r3, r4, r6, ip, sp, lr}
    62d8:	00000054 	andeq	r0, r0, r4, asr r0
    62dc:	19bc9c01 	ldmibne	ip!, {r0, sl, fp, ip, pc}
    62e0:	693f0000 	ldmdbvs	pc!, {}	; <UNPREDICTABLE>
    62e4:	42010064 	andmi	r0, r1, #100	; 0x64
    62e8:	00063f04 	andeq	r3, r6, r4, lsl #30
    62ec:	0042f800 	subeq	pc, r2, r0, lsl #16
    62f0:	31dc2900 	bicscc	r2, ip, r0, lsl #18
    62f4:	42010000 	andmi	r0, r1, #0
    62f8:	00063f04 	andeq	r3, r6, r4, lsl #30
    62fc:	00431900 	subeq	r1, r3, r0, lsl #18
    6300:	09de3600 	ldmibeq	lr, {r9, sl, ip, sp}^
    6304:	708e0000 	addvc	r0, lr, r0
    6308:	000e0800 	andeq	r0, lr, r0, lsl #16
    630c:	51010000 	mrspl	r0, (UNDEF: 1)
    6310:	0019b204 	andseq	fp, r9, r4, lsl #4
    6314:	09fb2000 	ldmibeq	fp!, {sp}^
    6318:	433a0000 	teqmi	sl, #0
    631c:	ef200000 	svc	0x00200000
    6320:	51000009 	tstpl	r0, r9
    6324:	3e000043 	cdpcc	0, 0, cr0, cr0, cr3, {2}
    6328:	0800708e 	stmdaeq	r0, {r1, r2, r3, r7, ip, sp, lr}
    632c:	0000000e 	andeq	r0, r0, lr
    6330:	000a072b 	andeq	r0, sl, fp, lsr #14
    6334:	00436800 	subeq	r6, r3, r0, lsl #16
    6338:	25000000 	strcs	r0, [r0, #-0]
    633c:	08007084 	stmdaeq	r0, {r2, r7, ip, sp, lr}
    6340:	000009d5 	ldrdeq	r0, [r0], -r5
    6344:	0f6b2800 	svceq	0x006b2800
    6348:	55010000 	strpl	r0, [r1, #-0]
    634c:	0070ac04 	rsbseq	sl, r0, r4, lsl #24
    6350:	00003808 	andeq	r3, r0, r8, lsl #16
    6354:	599c0100 	ldmibpl	ip, {r8}
    6358:	3f00001a 	svccc	0x0000001a
    635c:	01006469 	tsteq	r0, r9, ror #8
    6360:	063f0455 			; <UNDEFINED> instruction: 0x063f0455
    6364:	43960000 	orrsmi	r0, r6, #0
    6368:	dc290000 	stcle	0, cr0, [r9], #-0
    636c:	01000031 	tsteq	r0, r1, lsr r0
    6370:	063f0455 			; <UNDEFINED> instruction: 0x063f0455
    6374:	43c60000 	bicmi	r0, r6, #0
    6378:	0a290000 	beq	a46380 <__Stack_Size+0xa45f80>
    637c:	01000024 	tsteq	r0, r4, lsr #32
    6380:	064a0455 			; <UNDEFINED> instruction: 0x064a0455
    6384:	43e70000 	mvnmi	r0, #0
    6388:	14360000 	ldrtne	r0, [r6], #-0
    638c:	b800000a 	stmdalt	r0, {r1, r3}
    6390:	04080070 	streq	r0, [r8], #-112	; 0x70
    6394:	01000000 	mrseq	r0, (UNDEF: 0)
    6398:	1a2a045c 	bne	a87510 <__Stack_Size+0xa87110>
    639c:	25270000 	strcs	r0, [r7, #-0]!
    63a0:	3e00000a 	cdpcc	0, 0, cr0, cr0, cr10, {0}
    63a4:	080070b8 	stmdaeq	r0, {r3, r4, r5, r7, ip, sp, lr}
    63a8:	00000004 	andeq	r0, r0, r4
    63ac:	000a3140 	andeq	r3, sl, r0, asr #2
    63b0:	31000000 	mrscc	r0, (UNDEF: 0)
    63b4:	00000a3e 	andeq	r0, r0, lr, lsr sl
    63b8:	080070bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip, sp, lr}
    63bc:	00000128 	andeq	r0, r0, r8, lsr #2
    63c0:	4f045d01 	svcmi	0x00045d01
    63c4:	2700001a 	smladcs	r0, sl, r0, r0
    63c8:	00000a4f 	andeq	r0, r0, pc, asr #20
    63cc:	00012833 	andeq	r2, r1, r3, lsr r8
    63d0:	0a5b4000 	beq	16d63d8 <__Stack_Size+0x16d5fd8>
    63d4:	00000000 	andeq	r0, r0, r0
    63d8:	0070de22 	rsbseq	sp, r0, r2, lsr #28
    63dc:	0009d508 	andeq	sp, r9, r8, lsl #10
    63e0:	6f280000 	svcvs	0x00280000
    63e4:	0100001b 	tsteq	r0, fp, lsl r0
    63e8:	70e40474 	rscvc	r0, r4, r4, ror r4
    63ec:	00080800 	andeq	r0, r8, r0, lsl #16
    63f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    63f4:	00001a93 	muleq	r0, r3, sl
    63f8:	0064693f 	rsbeq	r6, r4, pc, lsr r9
    63fc:	3f047401 	svccc	0x00047401
    6400:	08000006 	stmdaeq	r0, {r1, r2}
    6404:	35000044 	strcc	r0, [r0, #-68]	; 0x44
    6408:	080070ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp, lr}
    640c:	000018f0 	strdeq	r1, [r0], -r0
    6410:	0152012d 	cmpeq	r2, sp, lsr #2
    6414:	51012d30 	tstpl	r1, r0, lsr sp
    6418:	00003001 	andeq	r3, r0, r1
    641c:	001dcc2f 	andseq	ip, sp, pc, lsr #24
    6420:	04820100 	streq	r0, [r2], #256	; 0x100
    6424:	0000063f 	andeq	r0, r0, pc, lsr r6
    6428:	080070ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp, lr}
    642c:	000000e8 	andeq	r0, r0, r8, ror #1
    6430:	1ae09c01 	bne	ff82d43c <SCS_BASE+0x1f81f43c>
    6434:	693f0000 	ldmdbvs	pc!, {}	; <UNPREDICTABLE>
    6438:	82010064 	andhi	r0, r1, #100	; 0x64
    643c:	00063f04 	andeq	r3, r6, r4, lsl #30
    6440:	00442900 	subeq	r2, r4, r0, lsl #18
    6444:	192b2900 	stmdbne	fp!, {r8, fp, sp}
    6448:	82010000 	andhi	r0, r1, #0
    644c:	001ae004 	andseq	lr, sl, r4
    6450:	00446300 	subeq	r6, r4, r0, lsl #6
    6454:	00694100 	rsbeq	r4, r9, r0, lsl #2
    6458:	3f048901 	svccc	0x00048901
    645c:	25000006 	strcs	r0, [r0, #-6]
    6460:	0800712a 	stmdaeq	r0, {r1, r3, r5, r8, ip, sp, lr}
    6464:	000009d5 	ldrdeq	r0, [r0], -r5
    6468:	37041500 	strcc	r1, [r4, -r0, lsl #10]
    646c:	2f000007 	svccs	0x00000007
    6470:	000025d0 	ldrdeq	r2, [r0], -r0
    6474:	3f04d901 	svccc	0x0004d901
    6478:	d4000006 	strle	r0, [r0], #-6
    647c:	5c080071 	stcpl	0, cr0, [r8], {113}	; 0x71
    6480:	01000000 	mrseq	r0, (UNDEF: 0)
    6484:	001bc39c 	mulseq	fp, ip, r3
    6488:	26aa2900 	strtcs	r2, [sl], r0, lsl #18
    648c:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    6490:	00066004 	andeq	r6, r6, r4
    6494:	00448c00 	subeq	r8, r4, r0, lsl #24
    6498:	1b5b3900 	blne	16d48a0 <__Stack_Size+0x16d44a0>
    649c:	db010000 	blle	464a4 <__Stack_Size+0x460a4>
    64a0:	0004d904 	andeq	sp, r4, r4, lsl #18
    64a4:	68910200 	ldmvs	r1, {r9}
    64a8:	000f6e36 	andeq	r6, pc, r6, lsr lr	; <UNPREDICTABLE>
    64ac:	00720000 	rsbseq	r0, r2, r0
    64b0:	00000808 	andeq	r0, r0, r8, lsl #16
    64b4:	04e70100 	strbteq	r0, [r7], #256	; 0x100
    64b8:	00001b4b 	andeq	r1, r0, fp, asr #22
    64bc:	000f7b32 	andeq	r7, pc, r2, lsr fp	; <UNPREDICTABLE>
    64c0:	082e0a00 	stmdaeq	lr!, {r9, fp}
    64c4:	a9080072 	stmdbge	r8, {r1, r4, r5, r6}
    64c8:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    64cc:	0a035001 	beq	da4d8 <__Stack_Size+0xda0d8>
    64d0:	00002710 	andeq	r2, r0, r0, lsl r7
    64d4:	0071de2c 	rsbseq	sp, r1, ip, lsr #28
    64d8:	0037cb08 	eorseq	ip, r7, r8, lsl #22
    64dc:	001b5f00 	andseq	r5, fp, r0, lsl #30
    64e0:	50012d00 	andpl	r2, r1, r0, lsl #26
    64e4:	00007d02 	andeq	r7, r0, r2, lsl #26
    64e8:	0072002c 	rsbseq	r0, r2, ip, lsr #32
    64ec:	0037e208 	eorseq	lr, r7, r8, lsl #4
    64f0:	001b7300 	andseq	r7, fp, r0, lsl #6
    64f4:	50012d00 	andpl	r2, r1, r0, lsl #26
    64f8:	00007402 	andeq	r7, r0, r2, lsl #8
    64fc:	0072102c 	rsbseq	r1, r2, ip, lsr #32
    6500:	0037f908 	eorseq	pc, r7, r8, lsl #18
    6504:	001b8d00 	andseq	r8, fp, r0, lsl #26
    6508:	51012d00 	tstpl	r1, r0, lsl #26
    650c:	2d007d02 	stccs	13, cr7, [r0, #-8]
    6510:	74025001 	strvc	r5, [r2], #-1
    6514:	1c2c0000 	stcne	0, cr0, [ip], #-0
    6518:	0f080072 	svceq	0x00080072
    651c:	ad000038 	stcge	0, cr0, [r0, #-224]	; 0xffffff20
    6520:	2d00001b 	stccs	0, cr0, [r0, #-108]	; 0xffffff94
    6524:	31015201 	tstcc	r1, r1, lsl #4
    6528:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    652c:	2d05250a 	cfstr32cs	mvfx2, [r5, #-40]	; 0xffffffd8
    6530:	74025001 	strvc	r5, [r2], #-1
    6534:	242e0000 	strtcs	r0, [lr], #-0
    6538:	2a080072 	bcs	206708 <__Stack_Size+0x206308>
    653c:	2d000038 	stccs	0, cr0, [r0, #-224]	; 0xffffff20
    6540:	31015101 	tstcc	r1, r1, lsl #2
    6544:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    6548:	00000074 	andeq	r0, r0, r4, ror r0
    654c:	0020cf28 	eoreq	ip, r0, r8, lsr #30
    6550:	04f70100 	ldrbteq	r0, [r7], #256	; 0x100
    6554:	08007230 	stmdaeq	r0, {r4, r5, r9, ip, sp, lr}
    6558:	0000000c 	andeq	r0, r0, ip
    655c:	1bf29c01 	blne	ffcad568 <SCS_BASE+0x1fc9f568>
    6560:	38350000 	ldmdacc	r5!, {}	; <UNPREDICTABLE>
    6564:	2a080072 	bcs	206734 <__Stack_Size+0x206334>
    6568:	2d000038 	stccs	0, cr0, [r0, #-224]	; 0xffffff20
    656c:	30015101 	andcc	r5, r1, r1, lsl #2
    6570:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6574:	0048000c 	subeq	r0, r8, ip
    6578:	34000040 	strcc	r0, [r0], #-64	; 0x40
    657c:	000026d6 	ldrdeq	r2, [r0], -r6
    6580:	0104fe01 	tsteq	r4, r1, lsl #28
    6584:	00001c0c 	andeq	r1, r0, ip, lsl #24
    6588:	001ee51a 	andseq	lr, lr, sl, lsl r5
    658c:	04fe0100 	ldrbteq	r0, [lr], #256	; 0x100
    6590:	0000063f 	andeq	r0, r0, pc, lsr r6
    6594:	1bf21f00 	blne	ffc8e19c <SCS_BASE+0x1fc8019c>
    6598:	723c0000 	eorsvc	r0, ip, #0
    659c:	00080800 	andeq	r0, r8, r0, lsl #16
    65a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    65a4:	00001c32 	andeq	r1, r0, r2, lsr ip
    65a8:	001bff20 	andseq	pc, fp, r0, lsr #30
    65ac:	0044c400 	subeq	ip, r4, r0, lsl #8
    65b0:	72442200 	subvc	r2, r4, #0, 4
    65b4:	117c0800 	cmnne	ip, r0, lsl #16
    65b8:	3c000000 	stccc	0, cr0, [r0], {-0}
    65bc:	00001c99 	muleq	r0, r9, ip
    65c0:	3f050501 	svccc	0x00050501
    65c4:	44000006 	strmi	r0, [r0], #-6
    65c8:	14080072 	strne	r0, [r8], #-114	; 0x72
    65cc:	01000000 	mrseq	r0, (UNDEF: 0)
    65d0:	1b44289c 	blne	1110848 <__Stack_Size+0x1110448>
    65d4:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    65d8:	00725805 	rsbseq	r5, r2, r5, lsl #16
    65dc:	00003008 	andeq	r3, r0, r8
    65e0:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
    65e4:	2900001c 	stmdbcs	r0, {r2, r3, r4}
    65e8:	000025dd 	ldrdeq	r2, [r0], -sp
    65ec:	3f050e01 	svccc	0x00050e01
    65f0:	e5000006 	str	r0, [r0, #-6]
    65f4:	36000044 	strcc	r0, [r0], -r4, asr #32
    65f8:	00000945 	andeq	r0, r0, r5, asr #18
    65fc:	0800725c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp, lr}
    6600:	00000006 	andeq	r0, r0, r6
    6604:	a5051001 	strge	r1, [r5, #-1]
    6608:	3200001c 	andcc	r0, r0, #28
    660c:	0000095c 	andeq	r0, r0, ip, asr r9
    6610:	09513201 	ldmdbeq	r1, {r0, r9, ip, sp}^
    6614:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    6618:	08007262 	stmdaeq	r0, {r1, r5, r6, r9, ip, sp, lr}
    661c:	00000abd 			; <UNDEFINED> instruction: 0x00000abd
    6620:	0150012d 	cmpeq	r0, sp, lsr #2
    6624:	095c3734 	ldmdbeq	ip, {r2, r4, r5, r8, r9, sl, ip, sp}^
    6628:	31010000 	mrscc	r0, (UNDEF: 1)
    662c:	6a2c0000 	bvs	b06634 <__Stack_Size+0xb06234>
    6630:	40080072 	andmi	r0, r8, r2, ror r0
    6634:	c2000038 	andgt	r0, r0, #56	; 0x38
    6638:	2d00001c 	stccs	0, cr0, [r0, #-112]	; 0xffffff90
    663c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    6640:	50012d00 	andpl	r2, r1, r0, lsl #26
    6644:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    6648:	2c004000 	stccs	0, cr4, [r0], {-0}
    664c:	08007272 	stmdaeq	r0, {r1, r4, r5, r6, r9, ip, sp, lr}
    6650:	00003856 	andeq	r3, r0, r6, asr r8
    6654:	00001cdf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    6658:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    665c:	012d4008 	teqeq	sp, r8
    6660:	000c0550 	andeq	r0, ip, r0, asr r5
    6664:	00400048 	subeq	r0, r0, r8, asr #32
    6668:	00728235 	rsbseq	r8, r2, r5, lsr r2
    666c:	00094508 	andeq	r4, r9, r8, lsl #10
    6670:	51012d00 	tstpl	r1, r0, lsl #26
    6674:	012d3001 	teqeq	sp, r1
    6678:	00340150 	eorseq	r0, r4, r0, asr r1
    667c:	0a681f00 	beq	1a0e284 <__Stack_Size+0x1a0de84>
    6680:	72880000 	addvc	r0, r8, #0
    6684:	00440800 	subeq	r0, r4, r0, lsl #16
    6688:	9c010000 	stcls	0, cr0, [r1], {-0}
    668c:	00001d20 	andeq	r1, r0, r0, lsr #26
    6690:	000a7940 	andeq	r7, sl, r0, asr #18
    6694:	729a3e00 	addsvc	r3, sl, #0, 28
    6698:	00280800 	eoreq	r0, r8, r0, lsl #16
    669c:	792b0000 	stmdbvc	fp!, {}	; <UNPREDICTABLE>
    66a0:	0600000a 	streq	r0, [r0], -sl
    66a4:	00000045 	andeq	r0, r0, r5, asr #32
    66a8:	21692f00 	cmncs	r9, r0, lsl #30
    66ac:	27010000 	strcs	r0, [r1, -r0]
    66b0:	00063f05 	andeq	r3, r6, r5, lsl #30
    66b4:	0072cc00 	rsbseq	ip, r2, r0, lsl #24
    66b8:	00002c08 	andeq	r2, r0, r8, lsl #24
    66bc:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    66c0:	1c00001d 	stcne	0, cr0, [r0], {29}
    66c4:	000005a1 	andeq	r0, r0, r1, lsr #11
    66c8:	3f052c01 	svccc	0x00052c01
    66cc:	00000006 	andeq	r0, r0, r6
    66d0:	0025af28 	eoreq	sl, r5, r8, lsr #30
    66d4:	05320100 	ldreq	r0, [r2, #-256]!	; 0x100
    66d8:	080072f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, sp, lr}
    66dc:	000000ac 	andeq	r0, r0, ip, lsr #1
    66e0:	1df49c01 	ldclne	12, cr9, [r4, #4]!
    66e4:	d8300000 	ldmdale	r0!, {}	; <UNPREDICTABLE>
    66e8:	01000027 	tsteq	r0, r7, lsr #32
    66ec:	063f0534 			; <UNDEFINED> instruction: 0x063f0534
    66f0:	45190000 	ldrmi	r0, [r9, #-0]
    66f4:	45310000 	ldrmi	r0, [r1, #-0]!
    66f8:	24000009 	strcs	r0, [r0], #-9
    66fc:	40080073 	andmi	r0, r8, r3, ror r0
    6700:	01000001 	tsteq	r0, r1
    6704:	1daa0547 	cfstr32ne	mvfx0, [sl, #284]!	; 0x11c
    6708:	5c200000 	stcpl	0, cr0, [r0], #-0
    670c:	37000009 	strcc	r0, [r0, -r9]
    6710:	20000045 	andcs	r0, r0, r5, asr #32
    6714:	00000951 	andeq	r0, r0, r1, asr r9
    6718:	0000454b 	andeq	r4, r0, fp, asr #10
    671c:	00732e2e 	rsbseq	r2, r3, lr, lsr #28
    6720:	000abd08 	andeq	fp, sl, r8, lsl #26
    6724:	50012d00 	andpl	r2, r1, r0, lsl #26
    6728:	5c373501 	cfldr32pl	mvfx3, [r7], #-4
    672c:	01000009 	tsteq	r0, r9
    6730:	2c000031 	stccs	0, cr0, [r0], {49}	; 0x31
    6734:	08007304 	stmdaeq	r0, {r2, r8, r9, ip, sp, lr}
    6738:	00003870 	andeq	r3, r0, r0, ror r8
    673c:	00001dc8 	andeq	r1, r0, r8, asr #27
    6740:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    6744:	2d05250a 	cfstr32cs	mvfx2, [r5, #-40]	; 0xffffffd8
    6748:	0c055001 	stceq	0, cr5, [r5], {1}
    674c:	40004800 	andmi	r4, r0, r0, lsl #16
    6750:	730e2c00 	movwvc	r2, #60416	; 0xec00
    6754:	388a0800 	stmcc	sl, {fp}
    6758:	1ddf0000 	ldclne	0, cr0, [pc]	; 6760 <__Stack_Size+0x6360>
    675c:	012d0000 	teqeq	sp, r0
    6760:	000c0550 	andeq	r0, ip, r0, asr r5
    6764:	00400048 	subeq	r0, r0, r8, asr #32
    6768:	00739835 	rsbseq	r9, r3, r5, lsr r8
    676c:	00094508 	andeq	r4, r9, r8, lsl #10
    6770:	51012d00 	tstpl	r1, r0, lsl #26
    6774:	012d3001 	teqeq	sp, r1
    6778:	00350150 	eorseq	r0, r5, r0, asr r1
    677c:	22d94200 	sbcscs	r4, r9, #0, 4
    6780:	5c010000 	stcpl	0, cr0, [r1], {-0}
    6784:	0073a405 	rsbseq	sl, r3, r5, lsl #8
    6788:	00001408 	andeq	r1, r0, r8, lsl #8
    678c:	1f9c0100 	svcne	0x009c0100
    6790:	00000a86 	andeq	r0, r0, r6, lsl #21
    6794:	080073b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp, lr}
    6798:	00000048 	andeq	r0, r0, r8, asr #32
    679c:	1e239c01 	cdpne	12, 2, cr9, cr3, cr1, {0}
    67a0:	d0250000 	eorle	r0, r5, r0
    67a4:	f4080073 	vst4.16	{d0-d3}, [r8 :256], r3
    67a8:	0000001d 	andeq	r0, r0, sp, lsl r0
    67ac:	00157b28 	andseq	r7, r5, r8, lsr #22
    67b0:	05710100 	ldrbeq	r0, [r1, #-256]!	; 0x100
    67b4:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    67b8:	00000004 	andeq	r0, r0, r4
    67bc:	1e439c01 	cdpne	12, 4, cr9, cr3, cr1, {0}
    67c0:	04220000 	strteq	r0, [r2], #-0
    67c4:	47080074 	smlsdxmi	r8, r4, r0, r0
    67c8:	0000001d 	andeq	r0, r0, sp, lsl r0
    67cc:	0019bf2f 	andseq	fp, r9, pc, lsr #30
    67d0:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 66d8 <__Stack_Size+0x62d8>
    67d4:	0000063f 	andeq	r0, r0, pc, lsr r6
    67d8:	08007404 	stmdaeq	r0, {r2, sl, ip, sp, lr}
    67dc:	0000000e 	andeq	r0, r0, lr
    67e0:	1e7f9c01 	cdpne	12, 7, cr9, cr15, cr1, {0}
    67e4:	aa290000 	bge	a467ec <__Stack_Size+0xa463ec>
    67e8:	01000026 	tsteq	r0, r6, lsr #32
    67ec:	0660057f 			; <UNDEFINED> instruction: 0x0660057f
    67f0:	455f0000 	ldrbmi	r0, [pc, #-0]	; 67f8 <__Stack_Size+0x63f8>
    67f4:	0a2e0000 	beq	b867fc <__Stack_Size+0xb863fc>
    67f8:	e6080074 			; <UNDEFINED> instruction: 0xe6080074
    67fc:	2d00001a 	stccs	0, cr0, [r0, #-104]	; 0xffffff98
    6800:	f3035001 	vhadd.u8	d5, d3, d1
    6804:	00005001 	andeq	r5, r0, r1
    6808:	00215228 	eoreq	r5, r1, r8, lsr #4
    680c:	05880100 	streq	r0, [r8, #256]	; 0x100
    6810:	08007412 	stmdaeq	r0, {r1, r4, sl, ip, sp, lr}
    6814:	00000004 	andeq	r0, r0, r4
    6818:	1e9f9c01 	cdpne	12, 9, cr9, cr15, cr1, {0}
    681c:	16220000 	strtne	r0, [r2], -r0
    6820:	c3080074 	movwgt	r0, #32884	; 0x8074
    6824:	0000001b 	andeq	r0, r0, fp, lsl r0
    6828:	001d7a2f 	andseq	r7, sp, pc, lsr #20
    682c:	058e0100 	streq	r0, [lr, #256]	; 0x100
    6830:	00000679 	andeq	r0, r0, r9, ror r6
    6834:	08007416 	stmdaeq	r0, {r1, r2, r4, sl, ip, sp, lr}
    6838:	00000018 	andeq	r0, r0, r8, lsl r0
    683c:	1ee49c01 	cdpne	12, 14, cr9, cr4, cr1, {0}
    6840:	633f0000 	teqvs	pc, #0
    6844:	058e0100 	streq	r0, [lr, #256]	; 0x100
    6848:	00001ee4 	andeq	r1, r0, r4, ror #29
    684c:	00004580 	andeq	r4, r0, r0, lsl #11
    6850:	0074242c 	rsbseq	r2, r4, ip, lsr #8
    6854:	001c4808 	andseq	r4, ip, r8, lsl #16
    6858:	001eda00 	andseq	sp, lr, r0, lsl #20
    685c:	50012d00 	andpl	r2, r1, r0, lsl #26
    6860:	25003d01 	strcs	r3, [r0, #-3329]	; 0xd01
    6864:	0800742a 	stmdaeq	r0, {r1, r3, r5, sl, ip, sp, lr}
    6868:	00001c48 	andeq	r1, r0, r8, asr #24
    686c:	08010200 	stmdaeq	r1, {r9}
    6870:	000004e8 	andeq	r0, r0, r8, ror #9
    6874:	001dc32f 	andseq	ip, sp, pc, lsr #6
    6878:	059e0100 	ldreq	r0, [lr, #256]	; 0x100
    687c:	00000679 	andeq	r0, r0, r9, ror r6
    6880:	0800742e 	stmdaeq	r0, {r1, r2, r3, r5, sl, ip, sp, lr}
    6884:	00000016 	andeq	r0, r0, r6, lsl r0
    6888:	1f2d9c01 	svcne	0x002d9c01
    688c:	733f0000 	teqvc	pc, #0
    6890:	01007274 	tsteq	r0, r4, ror r2
    6894:	1f2d059e 	svcne	0x002d059e
    6898:	45a10000 	strmi	r0, [r1, #0]!
    689c:	6e3a0000 	cdpvs	0, 3, cr0, cr10, cr0, {0}
    68a0:	05a00100 	streq	r0, [r0, #256]!	; 0x100
    68a4:	00000679 	andeq	r0, r0, r9, ror r6
    68a8:	000045bf 			; <UNDEFINED> instruction: 0x000045bf
    68ac:	00743e25 	rsbseq	r3, r4, r5, lsr #28
    68b0:	001e9f08 	andseq	r9, lr, r8, lsl #30
    68b4:	04150000 	ldreq	r0, [r5], #-0
    68b8:	00001f33 	andeq	r1, r0, r3, lsr pc
    68bc:	001ee443 	andseq	lr, lr, r3, asr #8
    68c0:	19ac2f00 	stmibne	ip!, {r8, r9, sl, fp, sp}
    68c4:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    68c8:	00067905 	andeq	r7, r6, r5, lsl #18
    68cc:	00744400 	rsbseq	r4, r4, r0, lsl #8
    68d0:	00003008 	andeq	r3, r0, r8
    68d4:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    68d8:	3a00001f 	bcc	695c <__Stack_Size+0x655c>
    68dc:	aa010063 	bge	46a70 <__Stack_Size+0x46670>
    68e0:	001ee405 	andseq	lr, lr, r5, lsl #8
    68e4:	0045de00 	subeq	sp, r5, r0, lsl #28
    68e8:	1bf23600 	blne	ffc940f0 <SCS_BASE+0x1fc860f0>
    68ec:	74460000 	strbvc	r0, [r6], #-0
    68f0:	00080800 	andeq	r0, r8, r0, lsl #16
    68f4:	ac010000 	stcge	0, cr0, [r1], {-0}
    68f8:	001f8c05 	andseq	r8, pc, r5, lsl #24
    68fc:	1bff3200 	blne	fffd3104 <SCS_BASE+0x1ffc5104>
    6900:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
    6904:	0800744e 	stmdaeq	r0, {r1, r2, r3, r6, sl, ip, sp, lr}
    6908:	0000117c 	andeq	r1, r0, ip, ror r1
    690c:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    6910:	0007d00a 	andeq	sp, r7, sl
    6914:	74522500 	ldrbvc	r2, [r2], #-1280	; 0x500
    6918:	1c320800 	ldcne	8, cr0, [r2], #-0
    691c:	58250000 	stmdapl	r5!, {}	; <UNPREDICTABLE>
    6920:	86080074 			; <UNDEFINED> instruction: 0x86080074
    6924:	2500000a 	strcs	r0, [r0, #-10]
    6928:	0800745e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, ip, sp, lr}
    692c:	00000a68 	andeq	r0, r0, r8, ror #20
    6930:	00746a25 	rsbseq	r6, r4, r5, lsr #20
    6934:	000a8608 	andeq	r8, sl, r8, lsl #12
    6938:	1d2f0000 	stcne	0, cr0, [pc, #-0]	; 6940 <__Stack_Size+0x6540>
    693c:	01000021 	tsteq	r0, r1, lsr #32
    6940:	204d05ba 	strhcs	r0, [sp], #-90	; 0xffffffa6
    6944:	74740000 	ldrbtvc	r0, [r4], #-0
    6948:	00560800 	subseq	r0, r6, r0, lsl #16
    694c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6950:	0000204d 	andeq	r2, r0, sp, asr #32
    6954:	7274733f 	rsbsvc	r7, r4, #-67108864	; 0xfc000000
    6958:	05ba0100 	ldreq	r0, [sl, #256]!	; 0x100
    695c:	0000204d 	andeq	r2, r0, sp, asr #32
    6960:	000045f1 	strdeq	r4, [r0], -r1
    6964:	0100633a 	tsteq	r0, sl, lsr r3
    6968:	063f05bc 			; <UNDEFINED> instruction: 0x063f05bc
    696c:	460f0000 	strmi	r0, [pc], -r0
    6970:	6c3a0000 	ldcvs	0, cr0, [sl], #-0
    6974:	01006e65 	tsteq	r0, r5, ror #28
    6978:	063f05bc 			; <UNDEFINED> instruction: 0x063f05bc
    697c:	46220000 	strtmi	r0, [r2], -r0
    6980:	f2360000 	vhadd.s<illegal width 64>	d0, d6, d0
    6984:	8000001b 	andhi	r0, r0, fp, lsl r0
    6988:	08080074 	stmdaeq	r8, {r2, r4, r5, r6}
    698c:	01000000 	mrseq	r0, (UNDEF: 0)
    6990:	202805c0 	eorcs	r0, r8, r0, asr #11
    6994:	ff200000 			; <UNDEFINED> instruction: 0xff200000
    6998:	5b00001b 	blpl	6a0c <__Stack_Size+0x660c>
    699c:	2e000046 	cdpcs	0, 0, cr0, cr0, cr6, {2}
    69a0:	08007488 	stmdaeq	r0, {r3, r7, sl, ip, sp, lr}
    69a4:	0000117c 	andeq	r1, r0, ip, ror r1
    69a8:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    69ac:	0007d00a 	andeq	sp, r7, sl
    69b0:	748c2500 	strvc	r2, [ip], #1280	; 0x500
    69b4:	1c320800 	ldcne	8, cr0, [r2], #-0
    69b8:	92250000 	eorls	r0, r5, #0
    69bc:	86080074 			; <UNDEFINED> instruction: 0x86080074
    69c0:	2500000a 	strcs	r0, [r0, #-10]
    69c4:	0800749a 	stmdaeq	r0, {r1, r3, r4, r7, sl, ip, sp, lr}
    69c8:	00000a86 	andeq	r0, r0, r6, lsl #21
    69cc:	0074ae25 	rsbseq	sl, r4, r5, lsr #28
    69d0:	000a6808 	andeq	r6, sl, r8, lsl #16
    69d4:	04150000 	ldreq	r0, [r5], #-0
    69d8:	00001ee4 	andeq	r1, r0, r4, ror #29
    69dc:	0020e328 	eoreq	lr, r0, r8, lsr #6
    69e0:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    69e4:	080074ca 	stmdaeq	r0, {r1, r3, r6, r7, sl, ip, sp, lr}
    69e8:	0000007a 	andeq	r0, r0, sl, ror r0
    69ec:	212e9c01 	teqcs	lr, r1, lsl #24
    69f0:	97290000 	strls	r0, [r9, -r0]!
    69f4:	01000038 	tsteq	r0, r8, lsr r0
    69f8:	064a05e5 	strbeq	r0, [sl], -r5, ror #11
    69fc:	466f0000 	strbtmi	r0, [pc], -r0
    6a00:	d82c0000 	stmdale	ip!, {}	; <UNPREDICTABLE>
    6a04:	eb080074 	bl	206bdc <__Stack_Size+0x2067dc>
    6a08:	9000001e 	andls	r0, r0, lr, lsl r0
    6a0c:	2d000020 	stccs	0, cr0, [r0, #-128]	; 0xffffff80
    6a10:	03055001 	movweq	r5, #20481	; 0x5001
    6a14:	0800cc1a 	stmdaeq	r0, {r1, r3, r4, sl, fp, lr, pc}
    6a18:	74e22c00 	strbtvc	r2, [r2], #3072	; 0xc00
    6a1c:	1eeb0800 	cdpne	8, 14, cr0, cr11, cr0, {0}
    6a20:	20a70000 	adccs	r0, r7, r0
    6a24:	012d0000 	teqeq	sp, r0
    6a28:	4c030550 	cfstr32mi	mvfx0, [r3], {80}	; 0x50
    6a2c:	000800cc 	andeq	r0, r8, ip, asr #1
    6a30:	0074ec2c 	rsbseq	lr, r4, ip, lsr #24
    6a34:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6a38:	0020be00 	eoreq	fp, r0, r0, lsl #28
    6a3c:	50012d00 	andpl	r2, r1, r0, lsl #26
    6a40:	cc800305 	stcgt	3, cr0, [r0], {5}
    6a44:	2c000800 	stccs	8, cr0, [r0], {-0}
    6a48:	080074f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, ip, sp, lr}
    6a4c:	00001eeb 	andeq	r1, r0, fp, ror #29
    6a50:	000020d5 	ldrdeq	r2, [r0], -r5
    6a54:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6a58:	00ccad03 	sbceq	sl, ip, r3, lsl #26
    6a5c:	002c0008 	eoreq	r0, ip, r8
    6a60:	eb080075 	bl	206c3c <__Stack_Size+0x20683c>
    6a64:	ec00001e 	stc	0, cr0, [r0], {30}
    6a68:	2d000020 	stccs	0, cr0, [r0, #-128]	; 0xffffff80
    6a6c:	03055001 	movweq	r5, #20481	; 0x5001
    6a70:	0800ccd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp, lr, pc}
    6a74:	750a2c00 	strvc	r2, [sl, #-3072]	; 0xc00
    6a78:	1eeb0800 	cdpne	8, 14, cr0, cr11, cr0, {0}
    6a7c:	21030000 	mrscs	r0, (UNDEF: 3)
    6a80:	012d0000 	teqeq	sp, r0
    6a84:	15030550 	strne	r0, [r3, #-1360]	; 0x550
    6a88:	000800cd 	andeq	r0, r8, sp, asr #1
    6a8c:	0075142c 	rsbseq	r1, r5, ip, lsr #8
    6a90:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6a94:	00211a00 	eoreq	r1, r1, r0, lsl #20
    6a98:	50012d00 	andpl	r2, r1, r0, lsl #26
    6a9c:	cd430305 	stclgt	3, cr0, [r3, #-20]	; 0xffffffec
    6aa0:	35000800 	strcc	r0, [r0, #-2048]	; 0x800
    6aa4:	08007522 	stmdaeq	r0, {r1, r5, r8, sl, ip, sp, lr}
    6aa8:	00001eeb 	andeq	r1, r0, fp, ror #29
    6aac:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6ab0:	00cd6f03 	sbceq	r6, sp, r3, lsl #30
    6ab4:	28000008 	stmdacs	r0, {r3}
    6ab8:	000024d0 	ldrdeq	r2, [r0], -r0
    6abc:	44060401 	strmi	r0, [r6], #-1025	; 0x401
    6ac0:	94080075 	strls	r0, [r8], #-117	; 0x75
    6ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    6ac8:	0022699c 	mlaeq	r2, ip, r9, r6
    6acc:	754c2c00 	strbvc	r2, [ip, #-3072]	; 0xc00
    6ad0:	09b70800 	ldmibeq	r7!, {fp}
    6ad4:	21570000 	cmpcs	r7, r0
    6ad8:	012d0000 	teqeq	sp, r0
    6adc:	00310150 	eorseq	r0, r1, r0, asr r1
    6ae0:	0075562c 	rsbseq	r5, r5, ip, lsr #12
    6ae4:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6ae8:	00216e00 	eoreq	r6, r1, r0, lsl #28
    6aec:	50012d00 	andpl	r2, r1, r0, lsl #26
    6af0:	cda30305 	stcgt	3, cr0, [r3, #20]!
    6af4:	2c000800 	stccs	8, cr0, [r0], {-0}
    6af8:	0800755c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, sp, lr}
    6afc:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    6b00:	00002181 	andeq	r2, r0, r1, lsl #3
    6b04:	0150012d 	cmpeq	r0, sp, lsr #2
    6b08:	662c0032 			; <UNDEFINED> instruction: 0x662c0032
    6b0c:	eb080075 	bl	206ce8 <__Stack_Size+0x2068e8>
    6b10:	9800001e 	stmdals	r0, {r1, r2, r3, r4}
    6b14:	2d000021 	stccs	0, cr0, [r0, #-132]	; 0xffffff7c
    6b18:	03055001 	movweq	r5, #20481	; 0x5001
    6b1c:	0800cdba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, sl, fp, lr, pc}
    6b20:	756c2c00 	strbvc	r2, [ip, #-3072]!	; 0xc00
    6b24:	09b70800 	ldmibeq	r7!, {fp}
    6b28:	21ab0000 			; <UNDEFINED> instruction: 0x21ab0000
    6b2c:	012d0000 	teqeq	sp, r0
    6b30:	00340150 	eorseq	r0, r4, r0, asr r1
    6b34:	0075762c 	rsbseq	r7, r5, ip, lsr #12
    6b38:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6b3c:	0021c200 	eoreq	ip, r1, r0, lsl #4
    6b40:	50012d00 	andpl	r2, r1, r0, lsl #26
    6b44:	cdcf0305 	stclgt	3, cr0, [pc, #20]	; 6b60 <__Stack_Size+0x6760>
    6b48:	2c000800 	stccs	8, cr0, [r0], {-0}
    6b4c:	0800757c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip, sp, lr}
    6b50:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    6b54:	000021d5 	ldrdeq	r2, [r0], -r5
    6b58:	0150012d 	cmpeq	r0, sp, lsr #2
    6b5c:	862c0038 			; <UNDEFINED> instruction: 0x862c0038
    6b60:	eb080075 	bl	206d3c <__Stack_Size+0x20693c>
    6b64:	ec00001e 	stc	0, cr0, [r0], {30}
    6b68:	2d000021 	stccs	0, cr0, [r0, #-132]	; 0xffffff7c
    6b6c:	03055001 	movweq	r5, #20481	; 0x5001
    6b70:	0800cde1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sl, fp, lr, pc}
    6b74:	758c2c00 	strvc	r2, [ip, #3072]	; 0xc00
    6b78:	09b70800 	ldmibeq	r7!, {fp}
    6b7c:	21ff0000 	mvnscs	r0, r0
    6b80:	012d0000 	teqeq	sp, r0
    6b84:	00400150 	subeq	r0, r0, r0, asr r1
    6b88:	0075962c 	rsbseq	r9, r5, ip, lsr #12
    6b8c:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6b90:	00221600 	eoreq	r1, r2, r0, lsl #12
    6b94:	50012d00 	andpl	r2, r1, r0, lsl #26
    6b98:	cdf70305 	ldclgt	3, cr0, [r7, #20]!
    6b9c:	2c000800 	stccs	8, cr0, [r0], {-0}
    6ba0:	0800759c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}
    6ba4:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    6ba8:	0000222a 	andeq	r2, r0, sl, lsr #4
    6bac:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    6bb0:	2c002008 	stccs	0, cr2, [r0], {8}
    6bb4:	080075a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, ip, sp, lr}
    6bb8:	00001eeb 	andeq	r1, r0, fp, ror #29
    6bbc:	00002241 	andeq	r2, r0, r1, asr #4
    6bc0:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6bc4:	00ce0903 	sbceq	r0, lr, r3, lsl #18
    6bc8:	ac2c0008 	stcge	0, cr0, [ip], #-32	; 0xffffffe0
    6bcc:	b7080075 	smlsdxlt	r8, r5, r0, r0
    6bd0:	55000009 	strpl	r0, [r0, #-9]
    6bd4:	2d000022 	stccs	0, cr0, [r0, #-136]	; 0xffffff78
    6bd8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    6bdc:	ba350040 	blt	d46ce4 <__Stack_Size+0xd468e4>
    6be0:	eb080075 	bl	206dbc <__Stack_Size+0x2069bc>
    6be4:	2d00001e 	stccs	0, cr0, [r0, #-120]	; 0xffffff88
    6be8:	03055001 	movweq	r5, #20481	; 0x5001
    6bec:	0800ce1b 	stmdaeq	r0, {r0, r1, r3, r4, r9, sl, fp, lr, pc}
    6bf0:	252f0000 	strcs	r0, [pc, #-0]!	; 6bf8 <__Stack_Size+0x67f8>
    6bf4:	0100001f 	tsteq	r0, pc, lsl r0
    6bf8:	0679061d 			; <UNDEFINED> instruction: 0x0679061d
    6bfc:	75d80000 	ldrbvc	r0, [r8]
    6c00:	00040800 	andeq	r0, r4, r0, lsl #16
    6c04:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c08:	0000229b 	muleq	r0, fp, r2
    6c0c:	0100633f 	tsteq	r0, pc, lsr r3
    6c10:	1ee4061d 	mcrne	6, 7, r0, cr4, cr13, {0}
    6c14:	46900000 	ldrmi	r0, [r0], r0
    6c18:	dc220000 	stcle	0, cr0, [r2], #-0
    6c1c:	9f080075 	svcls	0x00080075
    6c20:	0000001e 	andeq	r0, r0, lr, lsl r0
    6c24:	001e542f 	andseq	r5, lr, pc, lsr #8
    6c28:	06200100 	strteq	r0, [r0], -r0, lsl #2
    6c2c:	00000679 	andeq	r0, r0, r9, ror r6
    6c30:	080075dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip, sp, lr}
    6c34:	00000004 	andeq	r0, r0, r4
    6c38:	22d59c01 	sbcscs	r9, r5, #256	; 0x100
    6c3c:	733f0000 	teqvc	pc, #0
    6c40:	06200100 	strteq	r0, [r0], -r0, lsl #2
    6c44:	00001f2d 	andeq	r1, r0, sp, lsr #30
    6c48:	000046b1 			; <UNDEFINED> instruction: 0x000046b1
    6c4c:	0075e035 	rsbseq	lr, r5, r5, lsr r0
    6c50:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6c54:	50012d00 	andpl	r2, r1, r0, lsl #26
    6c58:	5001f303 	andpl	pc, r1, r3, lsl #6
    6c5c:	272f0000 	strcs	r0, [pc, -r0]!
    6c60:	0100001c 	tsteq	r0, ip, lsl r0
    6c64:	06790623 	ldrbteq	r0, [r9], -r3, lsr #12
    6c68:	75e00000 	strbvc	r0, [r0, #0]!
    6c6c:	00040800 	andeq	r0, r4, r0, lsl #16
    6c70:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c74:	000022f9 	strdeq	r2, [r0], -r9
    6c78:	0075e422 	rsbseq	lr, r5, r2, lsr #8
    6c7c:	001f3808 	andseq	r3, pc, r8, lsl #16
    6c80:	752f0000 	strvc	r0, [pc, #-0]!	; 6c88 <__Stack_Size+0x6888>
    6c84:	01000027 	tsteq	r0, r7, lsr #32
    6c88:	204d0626 	subcs	r0, sp, r6, lsr #12
    6c8c:	75e40000 	strbvc	r0, [r4, #0]!
    6c90:	00040800 	andeq	r0, r4, r0, lsl #16
    6c94:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c98:	00002333 	andeq	r2, r0, r3, lsr r3
    6c9c:	0100733f 	tsteq	r0, pc, lsr r3
    6ca0:	204d0626 	subcs	r0, sp, r6, lsr #12
    6ca4:	46d20000 	ldrbmi	r0, [r2], r0
    6ca8:	e8350000 	ldmda	r5!, {}	; <UNPREDICTABLE>
    6cac:	b1080075 	tstlt	r8, r5, ror r0
    6cb0:	2d00001f 	stccs	0, cr0, [r0, #-124]	; 0xffffff84
    6cb4:	f3035001 	vhadd.u8	d5, d3, d1
    6cb8:	00005001 	andeq	r5, r0, r1
    6cbc:	001fa128 	andseq	sl, pc, r8, lsr #2
    6cc0:	06290100 	strteq	r0, [r9], -r0, lsl #2
    6cc4:	080075e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, ip, sp, lr}
    6cc8:	00000060 	andeq	r0, r0, r0, rrx
    6ccc:	23ae9c01 			; <UNDEFINED> instruction: 0x23ae9c01
    6cd0:	7f290000 	svcvc	0x00290000
    6cd4:	01000025 	tsteq	r0, r5, lsr #32
    6cd8:	06600629 	strbteq	r0, [r0], -r9, lsr #12
    6cdc:	46f30000 	ldrbtmi	r0, [r3], r0
    6ce0:	d8300000 	ldmdale	r0!, {}	; <UNPREDICTABLE>
    6ce4:	01000027 	tsteq	r0, r7, lsr #32
    6ce8:	0660062b 	strbteq	r0, [r0], -fp, lsr #12
    6cec:	47110000 	ldrmi	r0, [r1, -r0]
    6cf0:	643a0000 	ldrtvs	r0, [sl], #-0
    6cf4:	01007669 	tsteq	r0, r9, ror #12
    6cf8:	0660062b 	strbteq	r0, [r0], -fp, lsr #12
    6cfc:	47290000 	strmi	r0, [r9, -r0]!
    6d00:	6f440000 	svcvs	0x00440000
    6d04:	01007475 	tsteq	r0, r5, ror r4
    6d08:	23ae062c 			; <UNDEFINED> instruction: 0x23ae062c
    6d0c:	91020000 	mrsls	r0, (UNDEF: 2)
    6d10:	00693a6c 	rsbeq	r3, r9, ip, ror #20
    6d14:	3f062d01 	svccc	0x00062d01
    6d18:	4c000006 	stcmi	0, cr0, [r0], {6}
    6d1c:	3a000047 	bcc	6e40 <__Stack_Size+0x6a40>
    6d20:	2d01006a 	stccs	0, cr0, [r1, #-424]	; 0xfffffe58
    6d24:	00063f06 	andeq	r3, r6, r6, lsl #30
    6d28:	0047b400 	subeq	fp, r7, r0, lsl #8
    6d2c:	76282500 	strtvc	r2, [r8], -r0, lsl #10
    6d30:	1eeb0800 	cdpne	8, 14, cr0, cr11, cr0, {0}
    6d34:	11000000 	mrsne	r0, (UNDEF: 0)
    6d38:	00001ee4 	andeq	r1, r0, r4, ror #29
    6d3c:	000023be 			; <UNDEFINED> instruction: 0x000023be
    6d40:	00020312 	andeq	r0, r2, r2, lsl r3
    6d44:	28000a00 	stmdacs	r0, {r9, fp}
    6d48:	00001ba6 	andeq	r1, r0, r6, lsr #23
    6d4c:	48017101 	stmdami	r1, {r0, r8, ip, sp, lr}
    6d50:	78080076 	stmdavc	r8, {r1, r2, r4, r5, r6}
    6d54:	01000000 	mrseq	r0, (UNDEF: 0)
    6d58:	0025009c 	mlaeq	r5, ip, r0, r0
    6d5c:	27c13000 	strbcs	r3, [r1, r0]
    6d60:	73010000 	movwvc	r0, #4096	; 0x1000
    6d64:	00064a01 	andeq	r4, r6, r1, lsl #20
    6d68:	0047ec00 	subeq	lr, r7, r0, lsl #24
    6d6c:	098b3600 	stmibeq	fp, {r9, sl, ip, sp}
    6d70:	764a0000 	strbvc	r0, [sl], -r0
    6d74:	00060800 	andeq	r0, r6, r0, lsl #16
    6d78:	73010000 	movwvc	r0, #4096	; 0x1000
    6d7c:	00240e01 	eoreq	r0, r4, r1, lsl #28
    6d80:	099c3200 	ldmibeq	ip, {r9, ip, sp}
    6d84:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
    6d88:	08007650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp, lr}
    6d8c:	00000bd9 	ldrdeq	r0, [r0], -r9
    6d90:	0150012d 	cmpeq	r0, sp, lsr #2
    6d94:	2c000036 	stccs	0, cr0, [r0], {54}	; 0x36
    6d98:	0800765a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, ip, sp, lr}
    6d9c:	0000229b 	muleq	r0, fp, r2
    6da0:	00002425 	andeq	r2, r0, r5, lsr #8
    6da4:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6da8:	00ce3503 	sbceq	r3, lr, r3, lsl #10
    6dac:	602c0008 	eorvs	r0, ip, r8
    6db0:	33080076 	movwcc	r0, #32886	; 0x8076
    6db4:	39000023 	stmdbcc	r0, {r0, r1, r5}
    6db8:	2d000024 	stccs	0, cr0, [r0, #-144]	; 0xffffff70
    6dbc:	74025001 	strvc	r5, [r2], #-1
    6dc0:	662c0000 	strtvs	r0, [ip], -r0
    6dc4:	9b080076 	blls	206fa4 <__Stack_Size+0x206ba4>
    6dc8:	50000022 	andpl	r0, r0, r2, lsr #32
    6dcc:	2d000024 	stccs	0, cr0, [r0, #-144]	; 0xffffff70
    6dd0:	03055001 	movweq	r5, #20481	; 0x5001
    6dd4:	0800ce48 	stmdaeq	r0, {r3, r6, r9, sl, fp, lr, pc}
    6dd8:	76742c00 	ldrbtvc	r2, [r4], -r0, lsl #24
    6ddc:	10510800 	subsne	r0, r1, r0, lsl #16
    6de0:	246b0000 	strbtcs	r0, [fp], #-0
    6de4:	012d0000 	teqeq	sp, r0
    6de8:	64080251 	strvs	r0, [r8], #-593	; 0x251
    6dec:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    6df0:	0001f40a 	andeq	pc, r1, sl, lsl #8
    6df4:	0076802c 	rsbseq	r8, r6, ip, lsr #32
    6df8:	00105108 	andseq	r5, r0, r8, lsl #2
    6dfc:	00248700 	eoreq	r8, r4, r0, lsl #14
    6e00:	51012d00 	tstpl	r1, r0, lsl #26
    6e04:	13880a03 	orrne	r0, r8, #12288	; 0x3000
    6e08:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    6e0c:	0001f40a 	andeq	pc, r1, sl, lsl #8
    6e10:	00768a2c 	rsbseq	r8, r6, ip, lsr #20
    6e14:	00105108 	andseq	r5, r0, r8, lsl #2
    6e18:	0024a200 	eoreq	sl, r4, r0, lsl #4
    6e1c:	51012d00 	tstpl	r1, r0, lsl #26
    6e20:	2d640802 	stclcs	8, cr0, [r4, #-8]!
    6e24:	0a035001 	beq	dae30 <__Stack_Size+0xdaa30>
    6e28:	2c0001f4 	stfcss	f0, [r0], {244}	; 0xf4
    6e2c:	08007696 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, ip, sp, lr}
    6e30:	00001051 	andeq	r1, r0, r1, asr r0
    6e34:	000024be 			; <UNDEFINED> instruction: 0x000024be
    6e38:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    6e3c:	2d13880a 	ldccs	8, cr8, [r3, #-40]	; 0xffffffd8
    6e40:	0a035001 	beq	dae4c <__Stack_Size+0xdaa4c>
    6e44:	2c0001f4 	stfcss	f0, [r0], {244}	; 0xf4
    6e48:	0800769c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip, sp, lr}
    6e4c:	0000229b 	muleq	r0, fp, r2
    6e50:	000024d5 	ldrdeq	r2, [r0], -r5
    6e54:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    6e58:	00ce5503 	sbceq	r5, lr, r3, lsl #10
    6e5c:	a22c0008 	eorge	r0, ip, #8
    6e60:	9b080076 	blls	207040 <__Stack_Size+0x206c40>
    6e64:	ec000022 	stc	0, cr0, [r0], {34}	; 0x22
    6e68:	2d000024 	stccs	0, cr0, [r0, #-144]	; 0xffffff70
    6e6c:	03055001 	movweq	r5, #20481	; 0x5001
    6e70:	0800ce80 	stmdaeq	r0, {r7, r9, sl, fp, lr, pc}
    6e74:	76ac3500 	strtvc	r3, [ip], r0, lsl #10
    6e78:	229b0800 	addscs	r0, fp, #0, 16
    6e7c:	012d0000 	teqeq	sp, r0
    6e80:	55030550 	strpl	r0, [r3, #-1360]	; 0x550
    6e84:	000800ce 	andeq	r0, r8, lr, asr #1
    6e88:	1f852800 	svcne	0x00852800
    6e8c:	4c010000 	stcmi	0, cr0, [r1], {-0}
    6e90:	0076c006 	rsbseq	ip, r6, r6
    6e94:	00006c08 	andeq	r6, r0, r8, lsl #24
    6e98:	929c0100 	addsls	r0, ip, #0, 2
    6e9c:	29000025 	stmdbcs	r0, {r0, r2, r5}
    6ea0:	00001fd6 	ldrdeq	r1, [r0], -r6
    6ea4:	55064c01 	strpl	r4, [r6, #-3073]	; 0xc01
    6ea8:	0a000006 	beq	6ec8 <__Stack_Size+0x6ac8>
    6eac:	30000048 	andcc	r0, r0, r8, asr #32
    6eb0:	000027d8 	ldrdeq	r2, [r0], -r8
    6eb4:	60064e01 	andvs	r4, r6, r1, lsl #28
    6eb8:	2b000006 	blcs	6ed8 <__Stack_Size+0x6ad8>
    6ebc:	30000048 	andcc	r0, r0, r8, asr #32
    6ec0:	0000257f 	andeq	r2, r0, pc, ror r5
    6ec4:	60064e01 	andvs	r4, r6, r1, lsl #28
    6ec8:	3e000006 	cdpcc	0, 0, cr0, cr0, cr6, {0}
    6ecc:	3a000048 	bcc	6ff4 <__Stack_Size+0x6bf4>
    6ed0:	00766964 	rsbseq	r6, r6, r4, ror #18
    6ed4:	60064e01 	andvs	r4, r6, r1, lsl #28
    6ed8:	51000006 	tstpl	r0, r6
    6edc:	44000048 	strmi	r0, [r0], #-72	; 0x48
    6ee0:	0074756f 	rsbseq	r7, r4, pc, ror #10
    6ee4:	92064f01 	andls	r4, r6, #1, 30
    6ee8:	02000025 	andeq	r0, r0, #37	; 0x25
    6eec:	693a6c91 	ldmdbvs	sl!, {r0, r4, r7, sl, fp, sp, lr}
    6ef0:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
    6ef4:	0000063f 	andeq	r0, r0, pc, lsr r6
    6ef8:	00004874 	andeq	r4, r0, r4, ror r8
    6efc:	01006a3a 	tsteq	r0, sl, lsr sl
    6f00:	063f0650 			; <UNDEFINED> instruction: 0x063f0650
    6f04:	48ea0000 	stmiami	sl!, {}^	; <UNPREDICTABLE>
    6f08:	0a2e0000 	beq	b86f10 <__Stack_Size+0xb86b10>
    6f0c:	eb080077 	bl	2070f0 <__Stack_Size+0x206cf0>
    6f10:	2d00001e 	stccs	0, cr0, [r0, #-120]	; 0xffffff88
    6f14:	7d025001 	stcvc	0, cr5, [r2, #-4]
    6f18:	11000004 	tstne	r0, r4
    6f1c:	00001ee4 	andeq	r1, r0, r4, ror #29
    6f20:	000025a2 	andeq	r2, r0, r2, lsr #11
    6f24:	00020312 	andeq	r0, r2, r2, lsl r3
    6f28:	28000b00 	stmdacs	r0, {r8, r9, fp}
    6f2c:	00001aad 	andeq	r1, r0, sp, lsr #21
    6f30:	2c067a01 	stccs	10, cr7, [r6], {1}
    6f34:	7e080077 	mcrvc	0, 0, r0, cr8, cr7, {3}
    6f38:	01000000 	mrseq	r0, (UNDEF: 0)
    6f3c:	0025e89c 	mlaeq	r5, ip, r8, lr
    6f40:	1a202900 	bne	811348 <__Stack_Size+0x810f48>
    6f44:	7a010000 	bvc	46f4c <__Stack_Size+0x46b4c>
    6f48:	00064a06 	andeq	r4, r6, r6, lsl #20
    6f4c:	00492200 	subeq	r2, r9, r0, lsl #4
    6f50:	756f4400 	strbvc	r4, [pc, #-1024]!	; 6b58 <__Stack_Size+0x6758>
    6f54:	7c010074 	stcvc	0, cr0, [r1], {116}	; 0x74
    6f58:	0025e806 	eoreq	lr, r5, r6, lsl #16
    6f5c:	70910200 	addsvc	r0, r1, r0, lsl #4
    6f60:	0077a42e 	rsbseq	sl, r7, lr, lsr #8
    6f64:	001eeb08 	andseq	lr, lr, r8, lsl #22
    6f68:	50012d00 	andpl	r2, r1, r0, lsl #26
    6f6c:	00007d02 	andeq	r7, r0, r2, lsl #26
    6f70:	1ee41100 	cdpne	1, 14, cr1, cr4, cr0, {0}
    6f74:	25f80000 	ldrbcs	r0, [r8, #0]!
    6f78:	03120000 	tsteq	r2, #0
    6f7c:	06000002 	streq	r0, [r0], -r2
    6f80:	250f2800 	strcs	r2, [pc, #-2048]	; 6788 <__Stack_Size+0x6388>
    6f84:	96010000 	strls	r0, [r1], -r0
    6f88:	0077aa06 	rsbseq	sl, r7, r6, lsl #20
    6f8c:	00004e08 	andeq	r4, r0, r8, lsl #28
    6f90:	3e9c0100 	fmlcce	f0, f4, f0
    6f94:	29000026 	stmdbcs	r0, {r1, r2, r5}
    6f98:	00001df6 	strdeq	r1, [r0], -r6
    6f9c:	3f069601 	svccc	0x00069601
    6fa0:	43000006 	movwmi	r0, #6
    6fa4:	44000049 	strmi	r0, [r0], #-73	; 0x49
    6fa8:	0074756f 	rsbseq	r7, r4, pc, ror #10
    6fac:	3e069801 	cdpcc	8, 0, cr9, cr6, cr1, {0}
    6fb0:	02000026 	andeq	r0, r0, #38	; 0x26
    6fb4:	f22e7091 	vqadd.s32	d7, d30, d1
    6fb8:	eb080077 	bl	20719c <__Stack_Size+0x206d9c>
    6fbc:	2d00001e 	stccs	0, cr0, [r0, #-120]	; 0xffffff88
    6fc0:	7d025001 	stcvc	0, cr5, [r2, #-4]
    6fc4:	11000000 	mrsne	r0, (UNDEF: 0)
    6fc8:	00001ee4 	andeq	r1, r0, r4, ror #29
    6fcc:	0000264e 	andeq	r2, r0, lr, asr #12
    6fd0:	00020312 	andeq	r0, r2, r2, lsl r3
    6fd4:	28000400 	stmdacs	r0, {sl}
    6fd8:	00002659 	andeq	r2, r0, r9, asr r6
    6fdc:	f806cd01 			; <UNDEFINED> instruction: 0xf806cd01
    6fe0:	20080077 	andcs	r0, r8, r7, ror r0
    6fe4:	01000000 	mrseq	r0, (UNDEF: 0)
    6fe8:	00269b9c 	mlaeq	r6, ip, fp, r9
    6fec:	78022c00 	stmdavc	r2, {sl, fp, sp}
    6ff0:	382a0800 	stmdacc	sl!, {fp}
    6ff4:	26800000 	strcs	r0, [r0], r0
    6ff8:	012d0000 	teqeq	sp, r0
    6ffc:	2d300151 	ldfcss	f0, [r0, #-324]!	; 0xfffffebc
    7000:	0c055001 	stceq	0, cr5, [r5], {1}
    7004:	40005000 	andmi	r5, r0, r0
    7008:	78103500 	ldmdavc	r0, {r8, sl, ip, sp}
    700c:	37200800 	strcc	r0, [r0, -r0, lsl #16]!
    7010:	012d0000 	teqeq	sp, r0
    7014:	000a0351 	andeq	r0, sl, r1, asr r3
    7018:	50012d10 	andpl	r2, r1, r0, lsl sp
    701c:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    7020:	00004001 	andeq	r4, r0, r1
    7024:	001e602f 	andseq	r6, lr, pc, lsr #32
    7028:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    702c:	0000063f 	andeq	r0, r0, pc, lsr r6
    7030:	08007818 	stmdaeq	r0, {r3, r4, fp, ip, sp, lr}
    7034:	0000003c 	andeq	r0, r0, ip, lsr r0
    7038:	27699c01 	strbcs	r9, [r9, -r1, lsl #24]!
    703c:	48290000 	stmdami	r9!, {}	; <UNPREDICTABLE>
    7040:	01000026 	tsteq	r0, r6, lsr #32
    7044:	13c806d7 	bicne	r0, r8, #225443840	; 0xd700000
    7048:	49640000 	stmdbmi	r4!, {}^	; <UNPREDICTABLE>
    704c:	35290000 	strcc	r0, [r9, #-0]!
    7050:	01000022 	tsteq	r0, r2, lsr #32
    7054:	063f06d7 			; <UNDEFINED> instruction: 0x063f06d7
    7058:	49900000 	ldmibmi	r0, {}	; <UNPREDICTABLE>
    705c:	693a0000 	ldmdbvs	sl!, {}	; <UNPREDICTABLE>
    7060:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    7064:	0000063f 	andeq	r0, r0, pc, lsr r6
    7068:	000049b1 			; <UNDEFINED> instruction: 0x000049b1
    706c:	00094536 	andeq	r4, r9, r6, lsr r5
    7070:	00782600 	rsbseq	r2, r8, r0, lsl #12
    7074:	00000608 	andeq	r0, r0, r8, lsl #12
    7078:	06dc0100 	ldrbeq	r0, [ip], r0, lsl #2
    707c:	00002720 	andeq	r2, r0, r0, lsr #14
    7080:	00095c20 	andeq	r5, r9, r0, lsr #24
    7084:	0049f500 	subeq	pc, r9, r0, lsl #10
    7088:	09512000 	ldmdbeq	r1, {sp}^
    708c:	4a090000 	bmi	247094 <__Stack_Size+0x246c94>
    7090:	2c2e0000 	stccs	0, cr0, [lr], #-0
    7094:	bd080078 	stclt	0, cr0, [r8, #-480]	; 0xfffffe20
    7098:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    709c:	34015001 	strcc	r5, [r1], #-1
    70a0:	00095c37 	andeq	r5, r9, r7, lsr ip
    70a4:	00310100 	eorseq	r0, r1, r0, lsl #2
    70a8:	78342c00 	ldmdavc	r4!, {sl, fp, sp}
    70ac:	38400800 	stmdacc	r0, {fp}^
    70b0:	27370000 	ldrcs	r0, [r7, -r0]!
    70b4:	012d0000 	teqeq	sp, r0
    70b8:	000c0550 	andeq	r0, ip, r0, asr r5
    70bc:	00400050 	subeq	r0, r0, r0, asr r0
    70c0:	00783c2c 	rsbseq	r3, r8, ip, lsr #24
    70c4:	00385608 	eorseq	r5, r8, r8, lsl #12
    70c8:	00275400 	eoreq	r5, r7, r0, lsl #8
    70cc:	51012d00 	tstpl	r1, r0, lsl #26
    70d0:	2d400802 	stclcs	8, cr0, [r0, #-8]
    70d4:	0c055001 	stceq	0, cr5, [r5], {1}
    70d8:	40005000 	andmi	r5, r0, r0
    70dc:	78482e00 	stmdavc	r8, {r9, sl, fp, sp}^
    70e0:	09450800 	stmdbeq	r5, {fp}^
    70e4:	012d0000 	teqeq	sp, r0
    70e8:	2d300151 	ldfcss	f0, [r0, #-324]!	; 0xfffffebc
    70ec:	34015001 	strcc	r5, [r1], #-1
    70f0:	0c2f0000 	stceq	0, cr0, [pc], #-0	; 70f8 <__Stack_Size+0x6cf8>
    70f4:	0100001d 	tsteq	r0, sp, lsl r0
    70f8:	063f06e8 	ldrteq	r0, [pc], -r8, ror #13
    70fc:	78540000 	ldmdavc	r4, {}^	; <UNPREDICTABLE>
    7100:	004c0800 	subeq	r0, ip, r0, lsl #16
    7104:	9c010000 	stcls	0, cr0, [r1], {-0}
    7108:	000027b0 			; <UNDEFINED> instruction: 0x000027b0
    710c:	00264829 	eoreq	r4, r6, r9, lsr #16
    7110:	06e80100 	strbteq	r0, [r8], r0, lsl #2
    7114:	000013c8 	andeq	r1, r0, r8, asr #7
    7118:	00004a1d 	andeq	r4, r0, sp, lsl sl
    711c:	0022353b 	eoreq	r3, r2, fp, lsr r5
    7120:	06e80100 	strbteq	r0, [r8], r0, lsl #2
    7124:	0000063f 	andeq	r0, r0, pc, lsr r6
    7128:	693a5101 	ldmdbvs	sl!, {r0, r8, ip, lr}
    712c:	06ea0100 	strbteq	r0, [sl], r0, lsl #2
    7130:	0000063f 	andeq	r0, r0, pc, lsr r6
    7134:	00004a57 	andeq	r4, r0, r7, asr sl
    7138:	13422800 	movtne	r2, #10240	; 0x2800
    713c:	fb010000 	blx	47146 <__Stack_Size+0x46d46>
    7140:	0078a006 	rsbseq	sl, r8, r6
    7144:	0000a408 	andeq	sl, r0, r8, lsl #8
    7148:	5d9c0100 	ldfpls	f0, [ip]
    714c:	30000028 	andcc	r0, r0, r8, lsr #32
    7150:	000027d8 	ldrdeq	r2, [r0], -r8
    7154:	3f06fd01 	svccc	0x0006fd01
    7158:	81000006 	tsthi	r0, r6
    715c:	3100004a 	tstcc	r0, sl, asr #32
    7160:	00000945 	andeq	r0, r0, r5, asr #18
    7164:	080078cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip, sp, lr}
    7168:	00000158 	andeq	r0, r0, r8, asr r1
    716c:	13071001 	movwne	r1, #28673	; 0x7001
    7170:	20000028 	andcs	r0, r0, r8, lsr #32
    7174:	0000095c 	andeq	r0, r0, ip, asr r9
    7178:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    717c:	00095120 	andeq	r5, r9, r0, lsr #2
    7180:	004ab300 	subeq	fp, sl, r0, lsl #6
    7184:	78d62e00 	ldmvc	r6, {r9, sl, fp, sp}^
    7188:	0abd0800 	beq	fef49190 <SCS_BASE+0x1ef3b190>
    718c:	012d0000 	teqeq	sp, r0
    7190:	37350150 			; <UNDEFINED> instruction: 0x37350150
    7194:	0000095c 	andeq	r0, r0, ip, asr r9
    7198:	00003101 	andeq	r3, r0, r1, lsl #2
    719c:	0078ac2c 	rsbseq	sl, r8, ip, lsr #24
    71a0:	00387008 	eorseq	r7, r8, r8
    71a4:	00283100 	eoreq	r3, r8, r0, lsl #2
    71a8:	51012d00 	tstpl	r1, r0, lsl #26
    71ac:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    71b0:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    71b4:	0050000c 	subseq	r0, r0, ip
    71b8:	b62c0040 	strtlt	r0, [ip], -r0, asr #32
    71bc:	8a080078 	bhi	2073a4 <__Stack_Size+0x206fa4>
    71c0:	48000038 	stmdami	r0, {r3, r4, r5}
    71c4:	2d000028 	stccs	0, cr0, [r0, #-160]	; 0xffffff60
    71c8:	0c055001 	stceq	0, cr5, [r5], {1}
    71cc:	40005000 	andmi	r5, r0, r0
    71d0:	79383500 	ldmdbvc	r8!, {r8, sl, ip, sp}
    71d4:	09450800 	stmdbeq	r5, {fp}^
    71d8:	012d0000 	teqeq	sp, r0
    71dc:	2d300151 	ldfcss	f0, [r0, #-324]!	; 0xfffffebc
    71e0:	35015001 	strcc	r5, [r1, #-1]
    71e4:	ea280000 	b	a071ec <__Stack_Size+0xa06dec>
    71e8:	01000026 	tsteq	r0, r6, lsr #32
    71ec:	7944073f 	stmdbvc	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl}^
    71f0:	00040800 	andeq	r0, r4, r0, lsl #16
    71f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    71f8:	0000287d 	andeq	r2, r0, sp, ror r8
    71fc:	00794822 	rsbseq	r4, r9, r2, lsr #16
    7200:	00264e08 	eoreq	r4, r6, r8, lsl #28
    7204:	762f0000 	strtvc	r0, [pc], -r0
    7208:	01000008 	tsteq	r0, r8
    720c:	063f0745 	ldrteq	r0, [pc], -r5, asr #14
    7210:	79480000 	stmdbvc	r8, {}^	; <UNPREDICTABLE>
    7214:	003a0800 	eorseq	r0, sl, r0, lsl #16
    7218:	9c010000 	stcls	0, cr0, [r1], {-0}
    721c:	000028ec 	andeq	r2, r0, ip, ror #17
    7220:	000f9b29 	andeq	r9, pc, r9, lsr #22
    7224:	07450100 	strbeq	r0, [r5, -r0, lsl #2]
    7228:	0000064a 	andeq	r0, r0, sl, asr #12
    722c:	00004ac7 	andeq	r4, r0, r7, asr #21
    7230:	001f6439 	andseq	r6, pc, r9, lsr r4	; <UNPREDICTABLE>
    7234:	07470100 	strbeq	r0, [r7, -r0, lsl #2]
    7238:	000028ec 	andeq	r2, r0, ip, ror #17
    723c:	30709102 	rsbscc	r9, r0, r2, lsl #2
    7240:	00001076 	andeq	r1, r0, r6, ror r0
    7244:	3f074801 	svccc	0x00074801
    7248:	e8000006 	stmda	r0, {r1, r2}
    724c:	3000004a 	andcc	r0, r0, sl, asr #32
    7250:	0000125d 	andeq	r1, r0, sp, asr r2
    7254:	3f074901 	svccc	0x00074901
    7258:	22000006 	andcs	r0, r0, #6
    725c:	2e00004b 	cdpcs	0, 0, cr0, cr0, cr11, {2}
    7260:	08007976 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, fp, ip, sp, lr}
    7264:	0000269b 	muleq	r0, fp, r6
    7268:	0151012d 	cmpeq	r1, sp, lsr #2
    726c:	50012d36 	andpl	r2, r1, r6, lsr sp
    7270:	00007d02 	andeq	r7, r0, r2, lsl #26
    7274:	063f1100 	ldrteq	r1, [pc], -r0, lsl #2
    7278:	28fc0000 	ldmcs	ip!, {}^	; <UNPREDICTABLE>
    727c:	03120000 	tsteq	r2, #0
    7280:	05000002 	streq	r0, [r0, #-2]
    7284:	0b4d2f00 	bleq	1352e8c <__Stack_Size+0x1352a8c>
    7288:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    728c:	00063f07 	andeq	r3, r6, r7, lsl #30
    7290:	00798200 	rsbseq	r8, r9, r0, lsl #4
    7294:	0000f608 	andeq	pc, r0, r8, lsl #12
    7298:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    729c:	30000029 	andcc	r0, r0, r9, lsr #32
    72a0:	00001ffd 	strdeq	r1, [r0], -sp
    72a4:	3f075b01 	svccc	0x00075b01
    72a8:	43000006 	movwmi	r0, #6
    72ac:	3000004b 	andcc	r0, r0, fp, asr #32
    72b0:	0000230a 	andeq	r2, r0, sl, lsl #6
    72b4:	3f075c01 	svccc	0x00075c01
    72b8:	56000006 	strpl	r0, [r0], -r6
    72bc:	3a00004b 	bcc	73f0 <__Stack_Size+0x6ff0>
    72c0:	5d010069 	stcpl	0, cr0, [r1, #-420]	; 0xfffffe5c
    72c4:	00063f07 	andeq	r3, r6, r7, lsl #30
    72c8:	004b8400 	subeq	r8, fp, r0, lsl #8
    72cc:	006a3a00 	rsbeq	r3, sl, r0, lsl #20
    72d0:	3f075d01 	svccc	0x00075d01
    72d4:	d0000006 	andle	r0, r0, r6
    72d8:	2e00004b 	cdpcs	0, 0, cr0, cr0, cr11, {2}
    72dc:	080079a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp, lr}
    72e0:	00002769 	andeq	r2, r0, r9, ror #14
    72e4:	0451012d 	ldrbeq	r0, [r1], #-301	; 0x12d
    72e8:	1c007536 	cfstr32ne	mvfx7, [r0], {54}	; 0x36
    72ec:	0850012d 	ldmdaeq	r0, {r0, r2, r3, r5, r8}^
    72f0:	00750074 	rsbseq	r0, r5, r4, ror r0
    72f4:	05d92322 	ldrbeq	r2, [r9, #802]	; 0x322
    72f8:	9a3c0000 	bls	f07300 <__Stack_Size+0xf06f00>
    72fc:	01000005 	tsteq	r0, r5
    7300:	064a07a4 	strbeq	r0, [sl], -r4, lsr #15
    7304:	7a780000 	bvc	1e0730c <__Stack_Size+0x1e06f0c>
    7308:	00140800 	andseq	r0, r4, r0, lsl #16
    730c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7310:	00170828 	andseq	r0, r7, r8, lsr #16
    7314:	085f0100 	ldmdaeq	pc, {r8}^	; <UNPREDICTABLE>
    7318:	08007a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp, lr}
    731c:	000000e0 	andeq	r0, r0, r0, ror #1
    7320:	2a199c01 	bcs	66e32c <__Stack_Size+0x66df2c>
    7324:	45310000 	ldrmi	r0, [r1, #-0]!
    7328:	be000009 	cdplt	0, 0, cr0, cr0, cr9, {0}
    732c:	7008007a 	andvc	r0, r8, sl, ror r0
    7330:	01000001 	tsteq	r0, r1
    7334:	29da0875 	ldmibcs	sl, {r0, r2, r4, r5, r6, fp}^
    7338:	5c200000 	stcpl	0, cr0, [r0], #-0
    733c:	06000009 	streq	r0, [r0], -r9
    7340:	2000004c 	andcs	r0, r0, ip, asr #32
    7344:	00000951 	andeq	r0, r0, r1, asr r9
    7348:	00004c1a 	andeq	r4, r0, sl, lsl ip
    734c:	007aca2e 	rsbseq	ip, sl, lr, lsr #20
    7350:	000abd08 	andeq	fp, sl, r8, lsl #26
    7354:	50012d00 	andpl	r2, r1, r0, lsl #26
    7358:	5c373601 	ldcpl	6, cr3, [r7], #-4
    735c:	01000009 	tsteq	r0, r9
    7360:	25000031 	strcs	r0, [r0, #-49]	; 0x31
    7364:	08007ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip, sp, lr}
    7368:	00000945 	andeq	r0, r0, r5, asr #18
    736c:	007adc2c 	rsbseq	sp, sl, ip, lsr #24
    7370:	00094508 	andeq	r4, r9, r8, lsl #10
    7374:	0029fb00 	eoreq	pc, r9, r0, lsl #22
    7378:	51012d00 	tstpl	r1, r0, lsl #26
    737c:	012d3001 	teqeq	sp, r1
    7380:	00360150 	eorseq	r0, r6, r0, asr r1
    7384:	007b5a2c 	rsbseq	r5, fp, ip, lsr #20
    7388:	00376608 	eorseq	r6, r7, r8, lsl #12
    738c:	002a0f00 	eoreq	r0, sl, r0, lsl #30
    7390:	50012d00 	andpl	r2, r1, r0, lsl #26
    7394:	00fe0902 	rscseq	r0, lr, r2, lsl #18
    7398:	007b6422 	rsbseq	r6, fp, r2, lsr #8
    739c:	00376608 	eorseq	r6, r7, r8, lsl #12
    73a0:	ed280000 	stc	0, cr0, [r8, #-0]
    73a4:	01000021 	tsteq	r0, r1, lsr #32
    73a8:	7b6c08b3 	blvc	1b0967c <__Stack_Size+0x1b0927c>
    73ac:	001c0800 	andseq	r0, ip, r0, lsl #16
    73b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    73b4:	00002a53 	andeq	r2, r0, r3, asr sl
    73b8:	007b742c 	rsbseq	r7, fp, ip, lsr #8
    73bc:	00389f08 	eorseq	r9, r8, r8, lsl #30
    73c0:	002a4300 	eoreq	r4, sl, r0, lsl #6
    73c4:	50012d00 	andpl	r2, r1, r0, lsl #26
    73c8:	005a0802 	subseq	r0, sl, r2, lsl #16
    73cc:	007b7a2e 	rsbseq	r7, fp, lr, lsr #20
    73d0:	0038b008 	eorseq	fp, r8, r8
    73d4:	50012d00 	andpl	r2, r1, r0, lsl #26
    73d8:	00003101 	andeq	r3, r0, r1, lsl #2
    73dc:	00217828 	eoreq	r7, r1, r8, lsr #16
    73e0:	08c70100 	stmiaeq	r7, {r8}^
    73e4:	08007b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, sp, lr}
    73e8:	00000096 	muleq	r0, r6, r0
    73ec:	2bdd9c01 	blcs	ff76e3f8 <SCS_BASE+0x1f7603f8>
    73f0:	f1300000 			; <UNDEFINED> instruction: 0xf1300000
    73f4:	01000022 	tsteq	r0, r2, lsr #32
    73f8:	00f608c9 	rscseq	r0, r6, r9, asr #17
    73fc:	4c2e0000 	stcmi	0, cr0, [lr], #-0
    7400:	8e250000 	cdphi	0, 2, cr0, cr5, cr0, {0}
    7404:	c108007b 	tstgt	r8, fp, ror r0
    7408:	2c000038 	stccs	0, cr0, [r0], {56}	; 0x38
    740c:	08007b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, ip, sp, lr}
    7410:	000038c8 	andeq	r3, r0, r8, asr #17
    7414:	00002a97 	muleq	r0, r7, sl
    7418:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    741c:	00243c40 	eoreq	r3, r4, r0, asr #24
    7420:	007b9a25 	rsbseq	r9, fp, r5, lsr #20
    7424:	0038d908 	eorseq	sp, r8, r8, lsl #18
    7428:	7baa2c00 	blvc	fea92430 <SCS_BASE+0x1ea84430>
    742c:	38e40800 	stmiacc	r4!, {fp}^
    7430:	2aba0000 	bcs	fee87438 <SCS_BASE+0x1ee79438>
    7434:	012d0000 	teqeq	sp, r0
    7438:	2d310151 	ldfcss	f0, [r1, #-324]!	; 0xfffffebc
    743c:	0a035001 	beq	db448 <__Stack_Size+0xdb048>
    7440:	2c00061c 	stccs	6, cr0, [r0], {28}
    7444:	08007bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, sp, lr}
    7448:	000038e4 	andeq	r3, r0, r4, ror #17
    744c:	00002ad4 	ldrdeq	r2, [r0], -r4
    7450:	0151012d 	cmpeq	r1, sp, lsr #2
    7454:	50012d31 	andpl	r2, r1, r1, lsr sp
    7458:	40000a03 	andmi	r0, r0, r3, lsl #20
    745c:	7bbe2c00 	blvc	fef92464 <SCS_BASE+0x1ef84464>
    7460:	38fb0800 	ldmcc	fp!, {fp}^
    7464:	2aee0000 	bcs	ffb8746c <SCS_BASE+0x1fb7946c>
    7468:	012d0000 	teqeq	sp, r0
    746c:	2d310151 	ldfcss	f0, [r1, #-324]!	; 0xfffffebc
    7470:	40035001 	andmi	r5, r3, r1
    7474:	2c00243e 	cfstrscs	mvf2, [r0], {62}	; 0x3e
    7478:	08007bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, ip, sp, lr}
    747c:	000038fb 	strdeq	r3, [r0], -fp
    7480:	00002b08 	andeq	r2, r0, r8, lsl #22
    7484:	0151012d 	cmpeq	r1, sp, lsr #2
    7488:	50012d31 	andpl	r2, r1, r1, lsr sp
    748c:	24404003 	strbcs	r4, [r0], #-3
    7490:	7bd24500 	blvc	ff498898 <SCS_BASE+0x1f48a898>
    7494:	39120800 	ldmdbcc	r2, {fp}
    7498:	2b1b0000 	blcs	6c74a0 <__Stack_Size+0x6c70a0>
    749c:	012d0000 	teqeq	sp, r0
    74a0:	00310150 	eorseq	r0, r1, r0, asr r1
    74a4:	007bd82c 	rsbseq	sp, fp, ip, lsr #16
    74a8:	00392308 	eorseq	r2, r9, r8, lsl #6
    74ac:	002b2e00 	eoreq	r2, fp, r0, lsl #28
    74b0:	50012d00 	andpl	r2, r1, r0, lsl #26
    74b4:	2c004001 	stccs	0, cr4, [r0], {1}
    74b8:	08007bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr}
    74bc:	00003934 	andeq	r3, r0, r4, lsr r9
    74c0:	00002b41 	andeq	r2, r0, r1, asr #22
    74c4:	0150012d 	cmpeq	r0, sp, lsr #2
    74c8:	e42c0032 	strt	r0, [ip], #-50	; 0x32
    74cc:	4508007b 	strmi	r0, [r8, #-123]	; 0x7b
    74d0:	54000039 	strpl	r0, [r0], #-57	; 0x39
    74d4:	2d00002b 	stccs	0, cr0, [r0, #-172]	; 0xffffff54
    74d8:	30015001 	andcc	r5, r1, r1
    74dc:	7bea2c00 	blvc	ffa924e4 <SCS_BASE+0x1fa844e4>
    74e0:	39570800 	ldmdbcc	r7, {fp}^
    74e4:	2b670000 	blcs	19c74ec <__Stack_Size+0x19c70ec>
    74e8:	012d0000 	teqeq	sp, r0
    74ec:	00300150 	eorseq	r0, r0, r0, asr r1
    74f0:	007bf22c 	rsbseq	pc, fp, ip, lsr #4
    74f4:	00396908 	eorseq	r6, r9, r8, lsl #18
    74f8:	002b7c00 	eoreq	r7, fp, r0, lsl #24
    74fc:	50012d00 	andpl	r2, r1, r0, lsl #26
    7500:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    7504:	7bfe2c00 	blvc	fff9250c <SCS_BASE+0x1ff8450c>
    7508:	397b0800 	ldmdbcc	fp!, {fp}^
    750c:	2b980000 	blcs	fe607514 <SCS_BASE+0x1e5f9514>
    7510:	012d0000 	teqeq	sp, r0
    7514:	404c0351 	submi	r0, ip, r1, asr r3
    7518:	50012d24 	andpl	r2, r1, r4, lsr #26
    751c:	243c4003 	ldrtcs	r4, [ip], #-3
    7520:	7c042c00 	stcvc	12, cr2, [r4], {-0}
    7524:	39920800 	ldmibcc	r2, {fp}
    7528:	2bac0000 	blcs	feb07530 <SCS_BASE+0x1eaf9530>
    752c:	012d0000 	teqeq	sp, r0
    7530:	00740250 	rsbseq	r0, r4, r0, asr r2
    7534:	7c0a2c00 	stcvc	12, cr2, [sl], {-0}
    7538:	39a40800 	stmibcc	r4!, {fp}
    753c:	2bc00000 	blcs	ff007544 <SCS_BASE+0x1eff9544>
    7540:	012d0000 	teqeq	sp, r0
    7544:	39080250 	stmdbcc	r8, {r4, r6, r9}
    7548:	7c142c00 	ldcvc	12, cr2, [r4], {-0}
    754c:	39ba0800 	ldmibcc	sl!, {fp}
    7550:	2bd30000 	blcs	ff4c7558 <SCS_BASE+0x1f4b9558>
    7554:	012d0000 	teqeq	sp, r0
    7558:	00320150 	eorseq	r0, r2, r0, asr r1
    755c:	007c1825 	rsbseq	r1, ip, r5, lsr #16
    7560:	0039cc08 	eorseq	ip, r9, r8, lsl #24
    7564:	8b280000 	blhi	a0756c <__Stack_Size+0xa0716c>
    7568:	01000020 	tsteq	r0, r0, lsr #32
    756c:	7c1e090e 	ldcvc	9, cr0, [lr], {14}
    7570:	00680800 	rsbeq	r0, r8, r0, lsl #16
    7574:	9c010000 	stcls	0, cr0, [r1], {-0}
    7578:	00002c6c 	andeq	r2, r0, ip, ror #24
    757c:	001a2539 	andseq	r2, sl, r9, lsr r5
    7580:	09100100 	ldmdbeq	r0, {r8}
    7584:	0000047d 	andeq	r0, r0, sp, ror r4
    7588:	2c6c9102 	stfcsp	f1, [ip], #-8
    758c:	08007c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, sp, lr}
    7590:	000039d8 	ldrdeq	r3, [r0], -r8
    7594:	00002c1e 	andeq	r2, r0, lr, lsl ip
    7598:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    759c:	2d30000a 	ldccs	0, cr0, [r0, #-40]!	; 0xffffffd8
    75a0:	40035001 	andmi	r5, r3, r1
    75a4:	2c002447 	cfstrscs	mvf2, [r0], {71}	; 0x47
    75a8:	08007c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip, sp, lr}
    75ac:	000039ef 	andeq	r3, r0, pc, ror #19
    75b0:	00002c33 	andeq	r2, r0, r3, lsr ip
    75b4:	0350012d 	cmpeq	r0, #1073741835	; 0x4000000b
    75b8:	0005000a 	andeq	r0, r5, sl
    75bc:	007c502c 	rsbseq	r5, ip, ip, lsr #32
    75c0:	003a0008 	eorseq	r0, sl, r8
    75c4:	002c4700 	eoreq	r4, ip, r0, lsl #14
    75c8:	50012d00 	andpl	r2, r1, r0, lsl #26
    75cc:	00047d02 	andeq	r7, r4, r2, lsl #26
    75d0:	007c682c 	rsbseq	r6, ip, ip, lsr #16
    75d4:	003a0008 	eorseq	r0, sl, r8
    75d8:	002c5b00 	eoreq	r5, ip, r0, lsl #22
    75dc:	50012d00 	andpl	r2, r1, r0, lsl #26
    75e0:	00047d02 	andeq	r7, r4, r2, lsl #26
    75e4:	007c822e 	rsbseq	r8, ip, lr, lsr #4
    75e8:	003a0008 	eorseq	r0, sl, r8
    75ec:	50012d00 	andpl	r2, r1, r0, lsl #26
    75f0:	00047d02 	andeq	r7, r4, r2, lsl #26
    75f4:	1a432800 	bne	10d15fc <__Stack_Size+0x10d11fc>
    75f8:	34010000 	strcc	r0, [r1], #-0
    75fc:	007c8609 	rsbseq	r8, ip, r9, lsl #12
    7600:	0001c608 	andeq	ip, r1, r8, lsl #12
    7604:	b99c0100 	ldmiblt	ip, {r8}
    7608:	3900002e 	stmdbcc	r0, {r1, r2, r3, r5}
    760c:	00001a9a 	muleq	r0, sl, sl
    7610:	39093601 	stmdbcc	r9, {r0, r9, sl, ip, sp}
    7614:	02000004 	andeq	r0, r0, #4
    7618:	962c5c91 			; <UNDEFINED> instruction: 0x962c5c91
    761c:	1808007c 	stmdane	r8, {r2, r3, r4, r5, r6}
    7620:	a500003a 	strge	r0, [r0, #-58]	; 0x3a
    7624:	2d00002c 	stccs	0, cr0, [r0, #-176]	; 0xffffff50
    7628:	7d025001 	stcvc	0, cr5, [r2, #-4]
    762c:	ae2c0004 	cdpge	0, 2, cr0, cr12, cr4, {0}
    7630:	2f08007c 	svccs	0x0008007c
    7634:	bf00003a 	svclt	0x0000003a
    7638:	2d00002c 	stccs	0, cr0, [r0, #-176]	; 0xffffff50
    763c:	7d025101 	stfvcs	f5, [r2, #-4]
    7640:	50012d04 	andpl	r2, r1, r4, lsl #26
    7644:	00007602 	andeq	r7, r0, r2, lsl #12
    7648:	007cca2c 	rsbseq	ip, ip, ip, lsr #20
    764c:	003a2f08 	eorseq	r2, sl, r8, lsl #30
    7650:	002cd900 	eoreq	sp, ip, r0, lsl #18
    7654:	51012d00 	tstpl	r1, r0, lsl #26
    7658:	2d047d02 	stccs	13, cr7, [r4, #-8]
    765c:	76025001 	strvc	r5, [r2], -r1
    7660:	de2c0000 	cdple	0, 2, cr0, cr12, cr0, {0}
    7664:	2f08007c 	svccs	0x0008007c
    7668:	f300003a 	vqadd.u8	d0, d0, d26
    766c:	2d00002c 	stccs	0, cr0, [r0, #-176]	; 0xffffff50
    7670:	7d025101 	stfvcs	f5, [r2, #-4]
    7674:	50012d04 	andpl	r2, r1, r4, lsl #26
    7678:	00007602 	andeq	r7, r0, r2, lsl #12
    767c:	007cf62c 	rsbseq	pc, ip, ip, lsr #12
    7680:	003a2f08 	eorseq	r2, sl, r8, lsl #30
    7684:	002d1000 	eoreq	r1, sp, r0
    7688:	51012d00 	tstpl	r1, r0, lsl #26
    768c:	2d047d02 	stccs	13, cr7, [r4, #-8]
    7690:	0c055001 	stceq	0, cr5, [r5], {1}
    7694:	40010800 	andmi	r0, r1, r0, lsl #16
    7698:	7d122c00 	ldcvc	12, cr2, [r2, #-0]
    769c:	3a2f0800 	bcc	bc96a4 <__Stack_Size+0xbc92a4>
    76a0:	2d2a0000 	stccs	0, cr0, [sl, #-0]
    76a4:	012d0000 	teqeq	sp, r0
    76a8:	047d0251 	ldrbteq	r0, [sp], #-593	; 0x251
    76ac:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    76b0:	2c000076 	stccs	0, cr0, [r0], {118}	; 0x76
    76b4:	08007d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp, lr}
    76b8:	00003a2f 	andeq	r3, r0, pc, lsr #20
    76bc:	00002d44 	andeq	r2, r0, r4, asr #26
    76c0:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    76c4:	012d047d 	teqeq	sp, sp, ror r4
    76c8:	00760250 	rsbseq	r0, r6, r0, asr r2
    76cc:	7d422c00 	stclvc	12, cr2, [r2, #-0]
    76d0:	3a2f0800 	bcc	bc96d8 <__Stack_Size+0xbc92d8>
    76d4:	2d610000 	stclcs	0, cr0, [r1, #-0]
    76d8:	012d0000 	teqeq	sp, r0
    76dc:	007d0551 	rsbseq	r0, sp, r1, asr r5
    76e0:	2d220078 	stccs	0, cr0, [r2, #-480]!	; 0xfffffe20
    76e4:	76025001 	strvc	r5, [r2], -r1
    76e8:	5c2c0000 	stcpl	0, cr0, [ip], #-0
    76ec:	2f08007d 	svccs	0x0008007d
    76f0:	7e00003a 	mcrvc	0, 0, r0, cr0, cr10, {1}
    76f4:	2d00002d 	stccs	0, cr0, [r0, #-180]	; 0xffffff4c
    76f8:	7d055101 	stfvcs	f5, [r5, #-4]
    76fc:	22007800 	andcs	r7, r0, #0, 16
    7700:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    7704:	2c000076 	stccs	0, cr0, [r0], {118}	; 0x76
    7708:	08007d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, sp, lr}
    770c:	00003a2f 	andeq	r3, r0, pc, lsr #20
    7710:	00002d9c 	muleq	r0, ip, sp
    7714:	0551012d 	ldrbeq	r0, [r1, #-301]	; 0x12d
    7718:	0078007d 	rsbseq	r0, r8, sp, ror r0
    771c:	50012d22 	andpl	r2, r1, r2, lsr #26
    7720:	78807603 	stmvc	r0, {r0, r1, r9, sl, ip, sp, lr}
    7724:	7d8e2c00 	stcvc	12, cr2, [lr]
    7728:	3a2f0800 	bcc	bc9730 <__Stack_Size+0xbc9330>
    772c:	2db90000 	ldccs	0, cr0, [r9]
    7730:	012d0000 	teqeq	sp, r0
    7734:	007d0551 	rsbseq	r0, sp, r1, asr r5
    7738:	2d220078 	stccs	0, cr0, [r2, #-480]!	; 0xfffffe20
    773c:	76025001 	strvc	r5, [r2], -r1
    7740:	a62c0000 	strtge	r0, [ip], -r0
    7744:	2f08007d 	svccs	0x0008007d
    7748:	d600003a 			; <UNDEFINED> instruction: 0xd600003a
    774c:	2d00002d 	stccs	0, cr0, [r0, #-180]	; 0xffffff4c
    7750:	7d055101 	stfvcs	f5, [r5, #-4]
    7754:	22007800 	andcs	r7, r0, #0, 16
    7758:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    775c:	2c000076 	stccs	0, cr0, [r0], {118}	; 0x76
    7760:	08007dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip, sp, lr}
    7764:	00003a2f 	andeq	r3, r0, pc, lsr #20
    7768:	00002df3 	strdeq	r2, [r0], -r3
    776c:	0551012d 	ldrbeq	r0, [r1, #-301]	; 0x12d
    7770:	0078007d 	rsbseq	r0, r8, sp, ror r0
    7774:	50012d22 	andpl	r2, r1, r2, lsr #26
    7778:	00007602 	andeq	r7, r0, r2, lsl #12
    777c:	007dda2c 	rsbseq	sp, sp, ip, lsr #20
    7780:	003a2f08 	eorseq	r2, sl, r8, lsl #30
    7784:	002e1000 	eoreq	r1, lr, r0
    7788:	51012d00 	tstpl	r1, r0, lsl #26
    778c:	78007d05 	stmdavc	r0, {r0, r2, r8, sl, fp, ip, sp, lr}
    7790:	012d2200 	teqeq	sp, r0, lsl #4
    7794:	00760250 	rsbseq	r0, r6, r0, asr r2
    7798:	7dee2c00 	stclvc	12, cr2, [lr]
    779c:	3a2f0800 	bcc	bc97a4 <__Stack_Size+0xbc93a4>
    77a0:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    77a4:	012d0000 	teqeq	sp, r0
    77a8:	007d0551 	rsbseq	r0, sp, r1, asr r5
    77ac:	2d220078 	stccs	0, cr0, [r2, #-480]!	; 0xfffffe20
    77b0:	76025001 	strvc	r5, [r2], -r1
    77b4:	002c0000 	eoreq	r0, ip, r0
    77b8:	2f08007e 	svccs	0x0008007e
    77bc:	4a00003a 	bmi	78ac <__Stack_Size+0x74ac>
    77c0:	2d00002e 	stccs	0, cr0, [r0, #-184]	; 0xffffff48
    77c4:	7d055101 	stfvcs	f5, [r5, #-4]
    77c8:	22007800 	andcs	r7, r0, #0, 16
    77cc:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    77d0:	2c000076 	stccs	0, cr0, [r0], {118}	; 0x76
    77d4:	08007e16 	stmdaeq	r0, {r1, r2, r4, r9, sl, fp, ip, sp, lr}
    77d8:	00003a2f 	andeq	r3, r0, pc, lsr #20
    77dc:	00002e67 	andeq	r2, r0, r7, ror #28
    77e0:	0551012d 	ldrbeq	r0, [r1, #-301]	; 0x12d
    77e4:	0078007d 	rsbseq	r0, r8, sp, ror r0
    77e8:	50012d22 	andpl	r2, r1, r2, lsr #26
    77ec:	00007602 	andeq	r7, r0, r2, lsl #12
    77f0:	007e282c 	rsbseq	r2, lr, ip, lsr #16
    77f4:	003a2f08 	eorseq	r2, sl, r8, lsl #30
    77f8:	002e8700 	eoreq	r8, lr, r0, lsl #14
    77fc:	51012d00 	tstpl	r1, r0, lsl #26
    7800:	78007d05 	stmdavc	r0, {r0, r2, r8, sl, fp, ip, sp, lr}
    7804:	012d2200 	teqeq	sp, r0, lsl #4
    7808:	000c0550 	andeq	r0, ip, r0, asr r5
    780c:	00400114 	subeq	r0, r0, r4, lsl r1
    7810:	007e302c 	rsbseq	r3, lr, ip, lsr #32
    7814:	003a4508 	eorseq	r4, sl, r8, lsl #10
    7818:	002ea000 	eoreq	sl, lr, r0
    781c:	51012d00 	tstpl	r1, r0, lsl #26
    7820:	012d3101 	teqeq	sp, r1, lsl #2
    7824:	00780250 	rsbseq	r0, r8, r0, asr r2
    7828:	7e382e00 	cdpvc	14, 3, cr2, cr8, cr0, {0}
    782c:	3a450800 	bcc	1149834 <__Stack_Size+0x1149434>
    7830:	012d0000 	teqeq	sp, r0
    7834:	2d310151 	ldfcss	f0, [r1, #-324]!	; 0xfffffebc
    7838:	0c055001 	stceq	0, cr5, [r5], {1}
    783c:	00300400 	eorseq	r0, r0, r0, lsl #8
    7840:	8f280000 	svchi	0x00280000
    7844:	0100001f 	tsteq	r0, pc, lsl r0
    7848:	7e4c0993 	mcrvc	9, 2, r0, cr12, cr3, {4}
    784c:	00cc0800 	sbceq	r0, ip, r0, lsl #16
    7850:	9c010000 	stcls	0, cr0, [r1], {-0}
    7854:	000030a3 	andeq	r3, r0, r3, lsr #1
    7858:	00194139 	andseq	r4, r9, r9, lsr r1
    785c:	09950100 	ldmibeq	r5, {r8}
    7860:	00000396 	muleq	r0, r6, r3
    7864:	2c5c9102 	ldfcsp	f1, [ip], {2}
    7868:	08007e56 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, fp, ip, sp, lr}
    786c:	00003a5b 	andeq	r3, r0, fp, asr sl
    7870:	00002ef2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7874:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    7878:	2c005c91 	stccs	12, cr5, [r0], {145}	; 0x91
    787c:	08007e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
    7880:	00003a73 	andeq	r3, r0, r3, ror sl
    7884:	00002f0f 	andeq	r2, r0, pc, lsl #30
    7888:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    788c:	012d5c91 			; <UNDEFINED> instruction: 0x012d5c91
    7890:	000c0550 	andeq	r0, ip, r0, asr r5
    7894:	00400124 	subeq	r0, r0, r4, lsr #2
    7898:	007e942c 	rsbseq	r9, lr, ip, lsr #8
    789c:	003a7308 	eorseq	r7, sl, r8, lsl #6
    78a0:	002f2c00 	eoreq	r2, pc, r0, lsl #24
    78a4:	51012d00 	tstpl	r1, r0, lsl #26
    78a8:	2d5c9102 	ldfcsp	f1, [ip, #-8]
    78ac:	0c055001 	stceq	0, cr5, [r5], {1}
    78b0:	40012800 	andmi	r2, r1, r0, lsl #16
    78b4:	7ea02c00 	cdpvc	12, 10, cr2, cr0, cr0, {0}
    78b8:	37770800 	ldrbcc	r0, [r7, -r0, lsl #16]!
    78bc:	2f530000 	svccs	0x00530000
    78c0:	012d0000 	teqeq	sp, r0
    78c4:	2d370153 	ldfcss	f0, [r7, #-332]!	; 0xfffffeb4
    78c8:	74025201 	strvc	r5, [r2], #-513	; 0x201
    78cc:	51012d00 	tstpl	r1, r0, lsl #26
    78d0:	012d3a01 	teqeq	sp, r1, lsl #20
    78d4:	000c0550 	andeq	r0, ip, r0, asr r5
    78d8:	00400124 	subeq	r0, r0, r4, lsr #2
    78dc:	007eac2c 	rsbseq	sl, lr, ip, lsr #24
    78e0:	00377708 	eorseq	r7, r7, r8, lsl #14
    78e4:	002f7a00 	eoreq	r7, pc, r0, lsl #20
    78e8:	53012d00 	movwpl	r2, #7424	; 0x1d00
    78ec:	012d3701 	teqeq	sp, r1, lsl #14
    78f0:	00740252 	rsbseq	r0, r4, r2, asr r2
    78f4:	0151012d 	cmpeq	r1, sp, lsr #2
    78f8:	50012d35 	andpl	r2, r1, r5, lsr sp
    78fc:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    7900:	2c004001 	stccs	0, cr4, [r0], {1}
    7904:	08007eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip, sp, lr}
    7908:	00003a8a 	andeq	r3, r0, sl, lsl #21
    790c:	00002f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    7910:	0251012d 	subseq	r0, r1, #1073741835	; 0x4000000b
    7914:	012d0074 	teqeq	sp, r4, ror r0
    7918:	000c0550 	andeq	r0, ip, r0, asr r5
    791c:	00400124 	subeq	r0, r0, r4, lsr #2
    7920:	007ebc2c 	rsbseq	fp, lr, ip, lsr #24
    7924:	003a8a08 	eorseq	r8, sl, r8, lsl #20
    7928:	002fb400 	eoreq	fp, pc, r0, lsl #8
    792c:	51012d00 	tstpl	r1, r0, lsl #26
    7930:	2d007402 	cfstrscs	mvf7, [r0, #-8]
    7934:	0c055001 	stceq	0, cr5, [r5], {1}
    7938:	40012800 	andmi	r2, r1, r0, lsl #16
    793c:	7ec22c00 	cdpvc	12, 12, cr2, cr2, cr0, {0}
    7940:	3aa10800 	bcc	fe849948 <SCS_BASE+0x1e83b948>
    7944:	2fcb0000 	svccs	0x00cb0000
    7948:	012d0000 	teqeq	sp, r0
    794c:	000c0550 	andeq	r0, ip, r0, asr r5
    7950:	00400124 	subeq	r0, r0, r4, lsr #2
    7954:	007ec82c 	rsbseq	ip, lr, ip, lsr #16
    7958:	003ab308 	eorseq	fp, sl, r8, lsl #6
    795c:	002fe200 	eoreq	lr, pc, r0, lsl #4
    7960:	50012d00 	andpl	r2, r1, r0, lsl #26
    7964:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    7968:	2c004001 	stccs	0, cr4, [r0], {1}
    796c:	08007ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp, lr}
    7970:	00003aa1 	andeq	r3, r0, r1, lsr #21
    7974:	00002ff9 	strdeq	r2, [r0], -r9
    7978:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    797c:	0128000c 	teqeq	r8, ip
    7980:	d82c0040 	stmdale	ip!, {r6}
    7984:	b308007e 	movwlt	r0, #32894	; 0x807e
    7988:	1000003a 	andne	r0, r0, sl, lsr r0
    798c:	2d000030 	stccs	0, cr0, [r0, #-192]	; 0xffffff40
    7990:	0c055001 	stceq	0, cr5, [r5], {1}
    7994:	40012800 	andmi	r2, r1, r0, lsl #16
    7998:	7ee22c00 	cdpvc	12, 14, cr2, cr2, cr0, {0}
    799c:	3ac90800 	bcc	ff2499a4 <SCS_BASE+0x1f23b9a4>
    79a0:	30270000 	eorcc	r0, r7, r0
    79a4:	012d0000 	teqeq	sp, r0
    79a8:	000c0550 	andeq	r0, ip, r0, asr r5
    79ac:	00400124 	subeq	r0, r0, r4, lsr #2
    79b0:	007ee82c 	rsbseq	lr, lr, ip, lsr #16
    79b4:	003adb08 	eorseq	sp, sl, r8, lsl #22
    79b8:	00303e00 	eorseq	r3, r0, r0, lsl #28
    79bc:	50012d00 	andpl	r2, r1, r0, lsl #26
    79c0:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    79c4:	2c004001 	stccs	0, cr4, [r0], {1}
    79c8:	08007ef2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    79cc:	00003ac9 	andeq	r3, r0, r9, asr #21
    79d0:	00003055 	andeq	r3, r0, r5, asr r0
    79d4:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    79d8:	0128000c 	teqeq	r8, ip
    79dc:	f82c0040 			; <UNDEFINED> instruction: 0xf82c0040
    79e0:	db08007e 	blle	207be0 <__Stack_Size+0x2077e0>
    79e4:	6c00003a 	stcvs	0, cr0, [r0], {58}	; 0x3a
    79e8:	2d000030 	stccs	0, cr0, [r0, #-192]	; 0xffffff40
    79ec:	0c055001 	stceq	0, cr5, [r5], {1}
    79f0:	40012800 	andmi	r2, r1, r0, lsl #16
    79f4:	7f042c00 	svcvc	0x00042c00
    79f8:	379e0800 	ldrcc	r0, [lr, r0, lsl #16]
    79fc:	30890000 	addcc	r0, r9, r0
    7a00:	012d0000 	teqeq	sp, r0
    7a04:	00740251 	rsbseq	r0, r4, r1, asr r2
    7a08:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    7a0c:	0124000c 	teqeq	r4, ip
    7a10:	0c2e0040 	stceq	0, cr0, [lr], #-256	; 0xffffff00
    7a14:	9e08007f 	mcrls	0, 0, r0, cr8, cr15, {3}
    7a18:	2d000037 	stccs	0, cr0, [r0, #-220]	; 0xffffff24
    7a1c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    7a20:	50012d00 	andpl	r2, r1, r0, lsl #26
    7a24:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    7a28:	00004001 	andeq	r4, r0, r1
    7a2c:	0026cb28 	eoreq	ip, r6, r8, lsr #22
    7a30:	09eb0100 	stmibeq	fp!, {r8}^
    7a34:	08007f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, sp, lr}
    7a38:	0000001c 	andeq	r0, r0, ip, lsl r0
    7a3c:	30fa9c01 	rscscc	r9, sl, r1, lsl #24
    7a40:	dd290000 	stcle	0, cr0, [r9, #-0]
    7a44:	01000025 	tsteq	r0, r5, lsr #32
    7a48:	063f09eb 	ldrteq	r0, [pc], -fp, ror #19
    7a4c:	4c620000 	stclmi	0, cr0, [r2], #-0
    7a50:	222c0000 	eorcs	r0, ip, #0
    7a54:	4008007f 	andmi	r0, r8, pc, ror r0
    7a58:	e0000038 	and	r0, r0, r8, lsr r0
    7a5c:	2d000030 	stccs	0, cr0, [r0, #-192]	; 0xffffff40
    7a60:	0c055001 	stceq	0, cr5, [r5], {1}
    7a64:	40004800 	andmi	r4, r0, r0, lsl #16
    7a68:	7f2a2e00 	svcvc	0x002a2e00
    7a6c:	38560800 	ldmdacc	r6, {fp}^
    7a70:	012d0000 	teqeq	sp, r0
    7a74:	40080251 	andmi	r0, r8, r1, asr r2
    7a78:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    7a7c:	0048000c 	subeq	r0, r8, ip
    7a80:	28000040 	stmdacs	r0, {r6}
    7a84:	000019ce 	andeq	r1, r0, lr, asr #19
    7a88:	3409dd01 	strcc	sp, [r9], #-3329	; 0xd01
    7a8c:	2e08007f 	mcrcs	0, 0, r0, cr8, cr15, {3}
    7a90:	01000000 	mrseq	r0, (UNDEF: 0)
    7a94:	0031439c 	mlaseq	r1, ip, r3, r4
    7a98:	26f82900 	ldrbtcs	r2, [r8], r0, lsl #18
    7a9c:	dd010000 	stcle	0, cr0, [r1, #-0]
    7aa0:	00063f09 	andeq	r3, r6, r9, lsl #30
    7aa4:	004c8300 	subeq	r8, ip, r0, lsl #6
    7aa8:	1a5b3000 	bne	16d3ab0 <__Stack_Size+0x16d36b0>
    7aac:	df010000 	svcle	0x00010000
    7ab0:	00063f09 	andeq	r3, r6, r9, lsl #30
    7ab4:	004ca400 	subeq	sl, ip, r0, lsl #8
    7ab8:	7f4e2500 	svcvc	0x004e2500
    7abc:	30a30800 	adccc	r0, r3, r0, lsl #16
    7ac0:	62220000 	eorvs	r0, r2, #0
    7ac4:	a308007f 	movwge	r0, #32895	; 0x807f
    7ac8:	00000030 	andeq	r0, r0, r0, lsr r0
    7acc:	001d4e28 	andseq	r4, sp, r8, lsr #28
    7ad0:	09d70100 	ldmibeq	r7, {r8}^
    7ad4:	08007f62 	stmdaeq	r0, {r1, r5, r6, r8, r9, sl, fp, ip, sp, lr}
    7ad8:	00000014 	andeq	r0, r0, r4, lsl r0
    7adc:	31899c01 	orrcc	r9, r9, r1, lsl #24
    7ae0:	c5290000 	strgt	r0, [r9, #-0]!
    7ae4:	01000020 	tsteq	r0, r0, lsr #32
    7ae8:	064a09d7 			; <UNDEFINED> instruction: 0x064a09d7
    7aec:	4cc20000 	stclmi	0, cr0, [r2], {0}
    7af0:	6c2c0000 	stcvs	0, cr0, [ip], #-0
    7af4:	fa08007f 	blx	207cf8 <__Stack_Size+0x2078f8>
    7af8:	7f000030 	svcvc	0x00000030
    7afc:	2d000031 	stccs	0, cr0, [r0, #-196]	; 0xffffff3c
    7b00:	74045001 	strvc	r5, [r4], #-1
    7b04:	00253800 	eoreq	r3, r5, r0, lsl #16
    7b08:	007f7622 	rsbseq	r7, pc, r2, lsr #12
    7b0c:	0030fa08 	eorseq	pc, r0, r8, lsl #20
    7b10:	ba280000 	blt	a07b18 <__Stack_Size+0xa07718>
    7b14:	01000021 	tsteq	r0, r1, lsr #32
    7b18:	7f7609f7 	svcvc	0x007609f7
    7b1c:	00620800 	rsbeq	r0, r2, r0, lsl #16
    7b20:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b24:	00003283 	andeq	r3, r0, r3, lsl #5
    7b28:	001a5629 	andseq	r5, sl, r9, lsr #12
    7b2c:	09f70100 	ldmibeq	r7!, {r8}^
    7b30:	0000063f 	andeq	r0, r0, pc, lsr r6
    7b34:	00004ce3 	andeq	r4, r0, r3, ror #25
    7b38:	0026aa29 	eoreq	sl, r6, r9, lsr #20
    7b3c:	09f70100 	ldmibeq	r7!, {r8}^
    7b40:	00000660 	andeq	r0, r0, r0, ror #12
    7b44:	00004d04 	andeq	r4, r0, r4, lsl #26
    7b48:	001b5b39 	andseq	r5, fp, r9, lsr fp
    7b4c:	09f90100 	ldmibeq	r9!, {r8}^
    7b50:	000004d9 	ldrdeq	r0, [r0], -r9
    7b54:	36609102 	strbtcc	r9, [r0], -r2, lsl #2
    7b58:	00000f6e 	andeq	r0, r0, lr, ror #30
    7b5c:	08007faa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr}
    7b60:	00000008 	andeq	r0, r0, r8
    7b64:	fd0a0801 	stc2	8, cr0, [sl, #-4]
    7b68:	20000031 	andcs	r0, r0, r1, lsr r0
    7b6c:	00000f7b 	andeq	r0, r0, fp, ror pc
    7b70:	00004d30 	andeq	r4, r0, r0, lsr sp
    7b74:	007fb22e 	rsbseq	fp, pc, lr, lsr #4
    7b78:	000ba908 	andeq	sl, fp, r8, lsl #18
    7b7c:	50012d00 	andpl	r2, r1, r0, lsl #26
    7b80:	27100a03 	ldrcs	r0, [r0, -r3, lsl #20]
    7b84:	842c0000 	strthi	r0, [ip], #-0
    7b88:	cb08007f 	blgt	207d8c <__Stack_Size+0x20798c>
    7b8c:	11000037 	tstne	r0, r7, lsr r0
    7b90:	2d000032 	stccs	0, cr0, [r0, #-200]	; 0xffffff38
    7b94:	7d025001 	stcvc	0, cr5, [r2, #-4]
    7b98:	aa2c0000 	bge	b07ba0 <__Stack_Size+0xb077a0>
    7b9c:	e208007f 	and	r0, r8, #127	; 0x7f
    7ba0:	28000037 	stmdacs	r0, {r0, r1, r2, r4, r5}
    7ba4:	2d000032 	stccs	0, cr0, [r0, #-200]	; 0xffffff38
    7ba8:	0c055001 	stceq	0, cr5, [r5], {1}
    7bac:	40005000 	andmi	r5, r0, r0
    7bb0:	7fba2c00 	svcvc	0x00ba2c00
    7bb4:	37f90800 	ldrbcc	r0, [r9, r0, lsl #16]!
    7bb8:	32450000 	subcc	r0, r5, #0
    7bbc:	012d0000 	teqeq	sp, r0
    7bc0:	007d0251 	rsbseq	r0, sp, r1, asr r2
    7bc4:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    7bc8:	0050000c 	subseq	r0, r0, ip
    7bcc:	c62c0040 	strtgt	r0, [ip], -r0, asr #32
    7bd0:	0f08007f 	svceq	0x0008007f
    7bd4:	69000038 	stmdbvs	r0, {r3, r4, r5}
    7bd8:	2d000032 	stccs	0, cr0, [r0, #-200]	; 0xffffff38
    7bdc:	74025201 	strvc	r5, [r2], #-513	; 0x201
    7be0:	51012d00 	tstpl	r1, r0, lsl #26
    7be4:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    7be8:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    7bec:	0050000c 	subseq	r0, r0, ip
    7bf0:	ce2e0040 	cdpgt	0, 2, cr0, cr14, cr0, {2}
    7bf4:	2a08007f 	bcs	207df8 <__Stack_Size+0x2079f8>
    7bf8:	2d000038 	stccs	0, cr0, [r0, #-224]	; 0xffffff20
    7bfc:	74025101 	strvc	r5, [r2], #-257	; 0x101
    7c00:	50012d00 	andpl	r2, r1, r0, lsl #26
    7c04:	50000c05 	andpl	r0, r0, r5, lsl #24
    7c08:	00004000 	andeq	r4, r0, r0
    7c0c:	0019fb28 	andseq	pc, r9, r8, lsr #22
    7c10:	09f10100 	ldmibeq	r1!, {r8}^
    7c14:	08007fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    7c18:	00000020 	andeq	r0, r0, r0, lsr #32
    7c1c:	32ce9c01 	sbccc	r9, lr, #256	; 0x100
    7c20:	e42c0000 	strt	r0, [ip], #-0
    7c24:	8908007f 	stmdbhi	r8, {r0, r1, r2, r3, r4, r5, r6}
    7c28:	b3000031 	movwlt	r0, #49	; 0x31
    7c2c:	2d000032 	stccs	0, cr0, [r0, #-200]	; 0xffffff38
    7c30:	0a035101 	beq	dc03c <__Stack_Size+0xdbc3c>
    7c34:	012de100 	teqeq	sp, r0, lsl #2
    7c38:	00310150 	eorseq	r0, r1, r0, asr r1
    7c3c:	007ff235 	rsbseq	pc, pc, r5, lsr r2	; <UNPREDICTABLE>
    7c40:	00372008 	eorseq	r2, r7, r8
    7c44:	51012d00 	tstpl	r1, r0, lsl #26
    7c48:	10000a03 	andne	r0, r0, r3, lsl #20
    7c4c:	0550012d 	ldrbeq	r0, [r0, #-301]	; 0x12d
    7c50:	0108000c 	tsteq	r8, ip
    7c54:	1f000040 	svcne	0x00000040
    7c58:	00000a93 	muleq	r0, r3, sl
    7c5c:	08007ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    7c60:	0000000a 	andeq	r0, r0, sl
    7c64:	32fd9c01 	rscscc	r9, sp, #256	; 0x100
    7c68:	a4200000 	strtge	r0, [r0], #-0
    7c6c:	4400000a 	strmi	r0, [r0], #-10
    7c70:	2000004d 	andcs	r0, r0, sp, asr #32
    7c74:	00000ab0 			; <UNDEFINED> instruction: 0x00000ab0
    7c78:	00004d65 	andeq	r4, r0, r5, ror #26
    7c7c:	007ffe25 	rsbseq	pc, pc, r5, lsr #28
    7c80:	00328308 	eorseq	r8, r2, r8, lsl #6
    7c84:	742f0000 	strtvc	r0, [pc], #-0	; 7c8c <__Stack_Size+0x788c>
    7c88:	01000026 	tsteq	r0, r6, lsr #32
    7c8c:	06790733 			; <UNDEFINED> instruction: 0x06790733
    7c90:	80020000 	andhi	r0, r2, r0
    7c94:	001e0800 	andseq	r0, lr, r0, lsl #16
    7c98:	9c010000 	stcls	0, cr0, [r1], {-0}
    7c9c:	00003355 	andeq	r3, r0, r5, asr r3
    7ca0:	00216029 	eoreq	r6, r1, r9, lsr #32
    7ca4:	07330100 	ldreq	r0, [r3, -r0, lsl #2]!
    7ca8:	00000679 	andeq	r0, r0, r9, ror r6
    7cac:	00004d88 	andeq	r4, r0, r8, lsl #27
    7cb0:	000a9346 	andeq	r9, sl, r6, asr #6
    7cb4:	00800400 	addeq	r0, r0, r0, lsl #8
    7cb8:	00000408 	andeq	r0, r0, r8, lsl #8
    7cbc:	07350100 	ldreq	r0, [r5, -r0, lsl #2]!
    7cc0:	000ab047 	andeq	fp, sl, r7, asr #32
    7cc4:	00000400 	andeq	r0, r0, r0, lsl #8
    7cc8:	a4204761 	strtge	r4, [r0], #-1889	; 0x761
    7ccc:	8800000a 	stmdahi	r0, {r1, r3}
    7cd0:	2500004d 	strcs	r0, [r0, #-77]	; 0x4d
    7cd4:	08008008 	stmdaeq	r0, {r3, pc}
    7cd8:	00003283 	andeq	r3, r0, r3, lsl #5
    7cdc:	d2280000 	eorle	r0, r8, #0
    7ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    7ce4:	802007bc 			; <UNDEFINED> instruction: 0x802007bc
    7ce8:	004c0800 	subeq	r0, ip, r0, lsl #16
    7cec:	9c010000 	stcls	0, cr0, [r1], {-0}
    7cf0:	00003449 	andeq	r3, r0, r9, asr #8
    7cf4:	0018f430 	andseq	pc, r8, r0, lsr r4	; <UNPREDICTABLE>
    7cf8:	07d30100 	ldrbeq	r0, [r3, r0, lsl #2]
    7cfc:	0000064a 	andeq	r0, r0, sl, asr #12
    7d00:	00004da9 	andeq	r4, r0, r9, lsr #27
    7d04:	676f7448 	strbvs	r7, [pc, -r8, asr #8]!
    7d08:	07d30100 	ldrbeq	r0, [r3, r0, lsl #2]
    7d0c:	0000064a 	andeq	r0, r0, sl, asr #12
    7d10:	0f6e3100 	svceq	0x006e3100
    7d14:	80220000 	eorhi	r0, r2, r0
    7d18:	01880800 	orreq	r0, r8, r0, lsl #16
    7d1c:	d6010000 	strle	r0, [r1], -r0
    7d20:	0033b307 	eorseq	fp, r3, r7, lsl #6
    7d24:	0f7b3200 	svceq	0x007b3200
    7d28:	2e640000 	cdpcs	0, 6, cr0, cr4, cr0, {0}
    7d2c:	0800803c 	stmdaeq	r0, {r2, r3, r4, r5, pc}
    7d30:	00000ba9 	andeq	r0, r0, r9, lsr #23
    7d34:	0250012d 	subseq	r0, r0, #1073741835	; 0x4000000b
    7d38:	00000075 	andeq	r0, r0, r5, ror r0
    7d3c:	000f6e36 	andeq	r6, pc, r6, lsr lr	; <UNPREDICTABLE>
    7d40:	00804400 	addeq	r4, r0, r0, lsl #8
    7d44:	00000608 	andeq	r0, r0, r8, lsl #12
    7d48:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    7d4c:	000033de 	ldrdeq	r3, [r0], -lr
    7d50:	000f7b32 	andeq	r7, pc, r2, lsr fp	; <UNPREDICTABLE>
    7d54:	4a2e6400 	bmi	ba0d5c <__Stack_Size+0xba095c>
    7d58:	a9080080 	stmdbge	r8, {r7}
    7d5c:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    7d60:	75025001 	strvc	r5, [r2, #-1]
    7d64:	36000000 	strcc	r0, [r0], -r0
    7d68:	00000f6e 	andeq	r0, r0, lr, ror #30
    7d6c:	08008052 	stmdaeq	r0, {r1, r4, r6, pc}
    7d70:	00000006 	andeq	r0, r0, r6
    7d74:	0907e001 	stmdbeq	r7, {r0, sp, lr, pc}
    7d78:	32000034 	andcc	r0, r0, #52	; 0x34
    7d7c:	00000f7b 	andeq	r0, r0, fp, ror pc
    7d80:	80582e64 	subshi	r2, r8, r4, ror #28
    7d84:	0ba90800 	bleq	fea49d8c <SCS_BASE+0x1ea3bd8c>
    7d88:	012d0000 	teqeq	sp, r0
    7d8c:	00750250 	rsbseq	r0, r5, r0, asr r2
    7d90:	2a250000 	bcs	947d98 <__Stack_Size+0x947998>
    7d94:	53080080 	movwpl	r0, #32896	; 0x8080
    7d98:	2500002a 	strcs	r0, [r0, #-42]	; 0x2a
    7d9c:	0800802e 	stmdaeq	r0, {r1, r2, r3, r5, pc}
    7da0:	00002bdd 	ldrdeq	r2, [r0], -sp
    7da4:	00803225 	addeq	r3, r0, r5, lsr #4
    7da8:	002c6c08 	eoreq	r6, ip, r8, lsl #24
    7dac:	80362500 	eorshi	r2, r6, r0, lsl #10
    7db0:	2a190800 	bcs	649db8 <__Stack_Size+0x6499b8>
    7db4:	44250000 	strtmi	r0, [r5], #-0
    7db8:	43080080 	movwmi	r0, #32896	; 0x8080
    7dbc:	2500001e 	strcs	r0, [r0, #-30]
    7dc0:	08008052 	stmdaeq	r0, {r1, r4, r6, pc}
    7dc4:	000032fd 	strdeq	r3, [r0], -sp
    7dc8:	00806422 	addeq	r6, r0, r2, lsr #8
    7dcc:	0014c308 	andseq	ip, r4, r8, lsl #6
    7dd0:	9b390000 	blls	e47dd8 <__Stack_Size+0xe479d8>
    7dd4:	0100001b 	tsteq	r0, fp, lsl r0
    7dd8:	345b0255 	ldrbcc	r0, [fp], #-597	; 0x255
    7ddc:	03050000 	movweq	r0, #20480	; 0x5000
    7de0:	2000084a 	andcs	r0, r0, sl, asr #16
    7de4:	00064a05 	andeq	r4, r6, r5, lsl #20
    7de8:	27023900 	strcs	r3, [r2, -r0, lsl #18]
    7dec:	55010000 	strpl	r0, [r1, #-0]
    7df0:	00345b02 	eorseq	r5, r4, r2, lsl #22
    7df4:	48030500 	stmdami	r3, {r8, sl}
    7df8:	11200008 	teqne	r0, r8
    7dfc:	0000063f 	andeq	r0, r0, pc, lsr r6
    7e00:	00003482 	andeq	r3, r0, r2, lsl #9
    7e04:	00020312 	andeq	r0, r2, r2, lsl r3
    7e08:	3900ff00 	stmdbcc	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    7e0c:	00001bc9 	andeq	r1, r0, r9, asr #23
    7e10:	94025601 	strls	r5, [r2], #-1537	; 0x601
    7e14:	05000034 	streq	r0, [r0, #-52]	; 0x34
    7e18:	00074803 	andeq	r4, r7, r3, lsl #16
    7e1c:	34720520 	ldrbtcc	r0, [r2], #-1312	; 0x520
    7e20:	3f110000 	svccc	0x00110000
    7e24:	a9000006 	stmdbge	r0, {r1, r2}
    7e28:	12000034 	andne	r0, r0, #52	; 0x34
    7e2c:	00000203 	andeq	r0, r0, r3, lsl #4
    7e30:	8f39009f 	svchi	0x0039009f
    7e34:	01000023 	tsteq	r0, r3, lsr #32
    7e38:	349902ec 	ldrcc	r0, [r9], #748	; 0x2ec
    7e3c:	03050000 	movweq	r0, #20480	; 0x5000
    7e40:	2000084d 	andcs	r0, r0, sp, asr #16
    7e44:	00063f11 	andeq	r3, r6, r1, lsl pc
    7e48:	0034cb00 	eorseq	ip, r4, r0, lsl #22
    7e4c:	02031200 	andeq	r1, r3, #0, 4
    7e50:	004f0000 	subeq	r0, pc, r0
    7e54:	00198a39 	andseq	r8, r9, r9, lsr sl
    7e58:	02ed0100 	rsceq	r0, sp, #0, 2
    7e5c:	000034bb 			; <UNDEFINED> instruction: 0x000034bb
    7e60:	08ef0305 	stmiaeq	pc!, {r0, r2, r8, r9}^	; <UNPREDICTABLE>
    7e64:	36392000 	ldrtcc	r2, [r9], -r0
    7e68:	01000020 	tsteq	r0, r0, lsr #32
    7e6c:	063f02ee 	ldrteq	r0, [pc], -lr, ror #5
    7e70:	03050000 	movweq	r0, #20480	; 0x5000
    7e74:	200008ee 	andcs	r0, r0, lr, ror #17
    7e78:	00197c39 	andseq	r7, r9, r9, lsr ip
    7e7c:	02ef0100 	rsceq	r0, pc, #0, 2
    7e80:	0000063f 	andeq	r0, r0, pc, lsr r6
    7e84:	08ed0305 	stmiaeq	sp!, {r0, r2, r8, r9}^
    7e88:	72392000 	eorsvc	r2, r9, #0
    7e8c:	01000025 	tsteq	r0, r5, lsr #32
    7e90:	345b02f0 	ldrbcc	r0, [fp], #-752	; 0x2f0
    7e94:	03050000 	movweq	r0, #20480	; 0x5000
    7e98:	200000c8 	andcs	r0, r0, r8, asr #1
    7e9c:	00218a39 	eoreq	r8, r1, r9, lsr sl
    7ea0:	02f10100 	rscseq	r0, r1, #0, 2
    7ea4:	00003525 	andeq	r3, r0, r5, lsr #10
    7ea8:	084c0305 	stmdaeq	ip, {r0, r2, r8, r9}^
    7eac:	3f052000 	svccc	0x00052000
    7eb0:	39000006 	stmdbcc	r0, {r1, r2}
    7eb4:	00001d58 	andeq	r1, r0, r8, asr sp
    7eb8:	5b04c501 	blpl	1392c4 <__Stack_Size+0x138ec4>
    7ebc:	05000034 	streq	r0, [r0, #-52]	; 0x34
    7ec0:	00094003 	andeq	r4, r9, r3
    7ec4:	26233920 	strtcs	r3, [r3], -r0, lsr #18
    7ec8:	c5010000 	strgt	r0, [r1, #-0]
    7ecc:	00345b04 	eorseq	r5, r4, r4, lsl #22
    7ed0:	42030500 	andmi	r0, r3, #0, 10
    7ed4:	11200009 	teqne	r0, r9
    7ed8:	0000063f 	andeq	r0, r0, pc, lsr r6
    7edc:	0000355e 	andeq	r3, r0, lr, asr r5
    7ee0:	00020312 	andeq	r0, r2, r2, lsl r3
    7ee4:	39007f00 	stmdbcc	r0, {r8, r9, sl, fp, ip, sp, lr}
    7ee8:	00001d30 	andeq	r1, r0, r0, lsr sp
    7eec:	7004c601 	andvc	ip, r4, r1, lsl #12
    7ef0:	05000035 	streq	r0, [r0, #-53]	; 0x35
    7ef4:	00094403 	andeq	r4, r9, r3, lsl #8
    7ef8:	354e0520 	strbcc	r0, [lr, #-1312]	; 0x520
    7efc:	99390000 	ldmdbls	r9!, {}	; <UNPREDICTABLE>
    7f00:	01000019 	tsteq	r0, r9, lsl r0
    7f04:	352504c7 	strcc	r0, [r5, #-1223]!	; 0x4c7
    7f08:	03050000 	movweq	r0, #20480	; 0x5000
    7f0c:	200009c4 	andcs	r0, r0, r4, asr #19
    7f10:	0024df39 	eoreq	sp, r4, r9, lsr pc
    7f14:	06b70100 	ldrteq	r0, [r7], r0, lsl #2
    7f18:	00003525 	andeq	r3, r0, r5, lsr #10
    7f1c:	09c60305 	stmibeq	r6, {r0, r2, r8, r9}^
    7f20:	01392000 	teqeq	r9, r0
    7f24:	0100001b 	tsteq	r0, fp, lsl r0
    7f28:	352506b7 	strcc	r0, [r5, #-1719]!	; 0x6b7
    7f2c:	03050000 	movweq	r0, #20480	; 0x5000
    7f30:	200009c5 	andcs	r0, r0, r5, asr #19
    7f34:	00063f11 	andeq	r3, r6, r1, lsl pc
    7f38:	0035bb00 	eorseq	fp, r5, r0, lsl #22
    7f3c:	02031200 	andeq	r1, r3, #0, 4
    7f40:	003f0000 	eorseq	r0, pc, r0
    7f44:	00223f39 	eoreq	r3, r2, r9, lsr pc
    7f48:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    7f4c:	000035cd 	andeq	r3, r0, sp, asr #11
    7f50:	09c70305 	stmibeq	r7, {r0, r2, r8, r9}^
    7f54:	ab052000 	blge	14ff5c <__Stack_Size+0x14fb5c>
    7f58:	39000035 	stmdbcc	r0, {r0, r2, r4, r5}
    7f5c:	00001e6b 	andeq	r1, r0, fp, ror #28
    7f60:	ec072d01 	stc	13, cr2, [r7], {1}
    7f64:	05000028 	streq	r0, [r0, #-40]	; 0x28
    7f68:	000a0903 	andeq	r0, sl, r3, lsl #18
    7f6c:	1db43920 	ldcne	9, cr3, [r4, #128]!	; 0x80
    7f70:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7f74:	00063f07 	andeq	r3, r6, r7, lsl #30
    7f78:	08030500 	stmdaeq	r3, {r8, sl}
    7f7c:	3920000a 	stmdbcc	r0!, {r1, r3}
    7f80:	00001f15 	andeq	r1, r0, r5, lsl pc
    7f84:	4a072f01 	bmi	1d3b90 <__Stack_Size+0x1d3790>
    7f88:	05000006 	streq	r0, [r0, #-6]
    7f8c:	000a1003 	andeq	r1, sl, r3
    7f90:	1a853920 	bne	fe156418 <SCS_BASE+0x1e148418>
    7f94:	30010000 	andcc	r0, r1, r0
    7f98:	00352507 	eorseq	r2, r5, r7, lsl #10
    7f9c:	07030500 	streq	r0, [r3, -r0, lsl #10]
    7fa0:	4920000a 	stmdbmi	r0!, {r1, r3}
    7fa4:	00001ccd 	andeq	r1, r0, sp, asr #25
    7fa8:	06607601 	strbteq	r7, [r0], -r1, lsl #12
    7fac:	03050000 	movweq	r0, #20480	; 0x5000
    7fb0:	200000d4 	ldrdcs	r0, [r0], -r4
    7fb4:	001bbc49 	andseq	fp, fp, r9, asr #24
    7fb8:	60790100 	rsbsvs	r0, r9, r0, lsl #2
    7fbc:	05000006 	streq	r0, [r0, #-6]
    7fc0:	0000d003 	andeq	sp, r0, r3
    7fc4:	280a4920 	stmdacs	sl, {r5, r8, fp, lr}
    7fc8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    7fcc:	00000660 	andeq	r0, r0, r0, ror #12
    7fd0:	00cc0305 	sbceq	r0, ip, r5, lsl #6
    7fd4:	bd4a2000 	stcllt	0, cr2, [sl, #-0]
    7fd8:	01000025 	tsteq	r0, r5, lsr #32
    7fdc:	365f0191 			; <UNDEFINED> instruction: 0x365f0191
    7fe0:	03050000 	movweq	r0, #20480	; 0x5000
    7fe4:	20000738 	andcs	r0, r0, r8, lsr r7
    7fe8:	00066005 	andeq	r6, r6, r5
    7fec:	09391100 	ldmdbeq	r9!, {r8, ip}
    7ff0:	36740000 	ldrbtcc	r0, [r4], -r0
    7ff4:	03120000 	tsteq	r2, #0
    7ff8:	05000002 	streq	r0, [r0, #-2]
    7ffc:	18d84900 	ldmne	r8, {r8, fp, lr}^
    8000:	a5010000 	strge	r0, [r1, #-0]
    8004:	00003664 	andeq	r3, r0, r4, ror #12
    8008:	00380305 	eorseq	r0, r8, r5, lsl #6
    800c:	39112000 	ldmdbcc	r1, {sp}
    8010:	95000009 	strls	r0, [r0, #-9]
    8014:	12000036 	andne	r0, r0, #54	; 0x36
    8018:	00000203 	andeq	r0, r0, r3, lsl #4
    801c:	12490006 	subne	r0, r9, #6
    8020:	0100001b 	tsteq	r0, fp, lsl r0
    8024:	003685ad 	eorseq	r8, r6, sp, lsr #11
    8028:	00030500 	andeq	r0, r3, r0, lsl #10
    802c:	11200000 	teqne	r0, r0
    8030:	00000939 	andeq	r0, r0, r9, lsr r9
    8034:	000036b6 			; <UNDEFINED> instruction: 0x000036b6
    8038:	00020312 	andeq	r0, r2, r2, lsl r3
    803c:	49000b00 	stmdbmi	r0, {r8, r9, fp}
    8040:	00002722 	andeq	r2, r0, r2, lsr #14
    8044:	36a6b601 	strtcc	fp, [r6], r1, lsl #12
    8048:	03050000 	movweq	r0, #20480	; 0x5000
    804c:	20000068 	andcs	r0, r0, r8, rrx
    8050:	00279049 	eoreq	r9, r7, r9, asr #32
    8054:	5fd60100 	svcpl	0x00d60100
    8058:	05000036 	streq	r0, [r0, #-54]	; 0x36
    805c:	00073c03 	andeq	r3, r7, r3, lsl #24
    8060:	27dd4a20 	ldrbcs	r4, [sp, r0, lsr #20]
    8064:	90010000 	andls	r0, r1, r0
    8068:	00365f01 	eorseq	r5, r6, r1, lsl #30
    806c:	30030500 	andcc	r0, r3, r0, lsl #10
    8070:	4a200007 	bmi	808094 <__Stack_Size+0x807c94>
    8074:	00001e23 	andeq	r1, r0, r3, lsr #28
    8078:	5f019201 	svcpl	0x00019201
    807c:	05000036 	streq	r0, [r0, #-54]	; 0x36
    8080:	00074003 	andeq	r4, r7, r3
    8084:	1e774a20 	vaddne.f32	s9, s14, s1
    8088:	93010000 	movwls	r0, #4096	; 0x1000
    808c:	00365f01 	eorseq	r5, r6, r1, lsl #30
    8090:	44030500 	strmi	r0, [r3], #-1280	; 0x500
    8094:	4a200007 	bmi	8080b8 <__Stack_Size+0x807cb8>
    8098:	00002639 	andeq	r2, r0, r9, lsr r6
    809c:	25019601 	strcs	r9, [r1, #-1537]	; 0x601
    80a0:	05000035 	streq	r0, [r0, #-53]	; 0x35
    80a4:	00073403 	andeq	r3, r7, r3, lsl #8
    80a8:	23bf4b20 			; <UNDEFINED> instruction: 0x23bf4b20
    80ac:	e2050000 	and	r0, r5, #0
    80b0:	00003736 	andeq	r3, r0, r6, lsr r7
    80b4:	0009334c 	andeq	r3, r9, ip, asr #6
    80b8:	00534c00 	subseq	r4, r3, r0, lsl #24
    80bc:	4b000000 	blmi	80c4 <__Stack_Size+0x7cc4>
    80c0:	00002018 	andeq	r2, r0, r8, lsl r0
    80c4:	374ce105 	strbcc	lr, [ip, -r5, lsl #2]
    80c8:	334c0000 	movtcc	r0, #49152	; 0xc000
    80cc:	4c000009 	stcmi	0, cr0, [r0], {9}
    80d0:	00000053 	andeq	r0, r0, r3, asr r0
    80d4:	1f3a4d00 	svcne	0x003a4d00
    80d8:	dd050000 	stcle	0, cr0, [r5, #-0]
    80dc:	00000065 	andeq	r0, r0, r5, rrx
    80e0:	00003766 	andeq	r3, r0, r6, ror #14
    80e4:	0009334c 	andeq	r3, r9, ip, asr #6
    80e8:	00534c00 	subseq	r4, r3, r0, lsl #24
    80ec:	4b000000 	blmi	80f4 <__Stack_Size+0x7cf4>
    80f0:	0000213f 	andeq	r2, r0, pc, lsr r1
    80f4:	3777390c 	ldrbcc	r3, [r7, -ip, lsl #18]!
    80f8:	414c0000 	mrsmi	r0, (UNDEF: 76)
    80fc:	00000000 	andeq	r0, r0, r0
    8100:	001d174e 	andseq	r1, sp, lr, asr #14
    8104:	01130400 	tsteq	r3, r0, lsl #8
    8108:	00003798 	muleq	r0, r8, r7
    810c:	0037984c 	eorseq	r9, r7, ip, asr #16
    8110:	00654c00 	rsbeq	r4, r5, r0, lsl #24
    8114:	654c0000 	strbvs	r0, [ip, #-0]
    8118:	4c000000 	stcmi	0, cr0, [r0], {-0}
    811c:	00000065 	andeq	r0, r0, r5, rrx
    8120:	f8041500 			; <UNDEFINED> instruction: 0xf8041500
    8124:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    8128:	00002596 	muleq	r0, r6, r5
    812c:	b5010f04 	strlt	r0, [r1, #-3844]	; 0xf04
    8130:	4c000037 	stcmi	0, cr0, [r0], {55}	; 0x37
    8134:	00003798 	muleq	r0, r8, r7
    8138:	0000d64c 	andeq	sp, r0, ip, asr #12
    813c:	184f0000 	stmdane	pc, {}^	; <UNPREDICTABLE>
    8140:	04000025 	streq	r0, [r0], #-37	; 0x25
    8144:	00530115 	subseq	r0, r3, r5, lsl r1
    8148:	37cb0000 	strbcc	r0, [fp, r0]
    814c:	984c0000 	stmdals	ip, {}^	; <UNPREDICTABLE>
    8150:	00000037 	andeq	r0, r0, r7, lsr r0
    8154:	00196b4b 	andseq	r6, r9, fp, asr #22
    8158:	dce10700 	stclle	7, cr0, [r1]
    815c:	4c000037 	stcmi	0, cr0, [r0], {55}	; 0x37
    8160:	000037dc 	ldrdeq	r3, [r0], -ip
    8164:	d9041500 	stmdble	r4, {r8, sl, ip}
    8168:	4b000004 	blmi	8180 <__Stack_Size+0x7d80>
    816c:	0000270c 	andeq	r2, r0, ip, lsl #14
    8170:	37f3df07 	ldrbcc	sp, [r3, r7, lsl #30]!
    8174:	f34c0000 	vhadd.u8	d16, d12, d0
    8178:	00000037 	andeq	r0, r0, r7, lsr r0
    817c:	03390415 	teqeq	r9, #352321536	; 0x15000000
    8180:	0a4b0000 	beq	12c8188 <__Stack_Size+0x12c7d88>
    8184:	0700001e 	smladeq	r0, lr, r0, r0
    8188:	00380fe0 	eorseq	r0, r8, r0, ror #31
    818c:	37f34c00 	ldrbcc	r4, [r3, r0, lsl #24]!
    8190:	dc4c0000 	marle	acc0, r0, ip
    8194:	00000037 	andeq	r0, r0, r7, lsr r0
    8198:	001d864b 	andseq	r8, sp, fp, asr #12
    819c:	2ae50700 	bcs	ff949da4 <SCS_BASE+0x1f93bda4>
    81a0:	4c000038 	stcmi	0, cr0, [r0], {56}	; 0x38
    81a4:	000037f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    81a8:	0000534c 	andeq	r5, r0, ip, asr #6
    81ac:	00d64c00 	sbcseq	r4, r6, r0, lsl #24
    81b0:	4b000000 	blmi	81b8 <__Stack_Size+0x7db8>
    81b4:	00002446 	andeq	r2, r0, r6, asr #8
    81b8:	3840e407 	stmdacc	r0, {r0, r1, r2, sl, sp, lr, pc}^
    81bc:	f34c0000 	vhadd.u8	d16, d12, d0
    81c0:	4c000037 	stcmi	0, cr0, [r0], {55}	; 0x37
    81c4:	000000d6 	ldrdeq	r0, [r0], -r6
    81c8:	1d6b4b00 	vstmdbne	fp!, {d20-d19}
    81cc:	ec070000 	stc	0, cr0, [r7], {-0}
    81d0:	00003856 	andeq	r3, r0, r6, asr r8
    81d4:	0037f34c 	eorseq	pc, r7, ip, asr #6
    81d8:	00534c00 	subseq	r4, r3, r0, lsl #24
    81dc:	4d000000 	stcmi	0, cr0, [r0, #-0]
    81e0:	00002109 	andeq	r2, r0, r9, lsl #2
    81e4:	00abf607 	adceq	pc, fp, r7, lsl #12
    81e8:	38700000 	ldmdacc	r0!, {}^	; <UNPREDICTABLE>
    81ec:	f34c0000 	vhadd.u8	d16, d12, d0
    81f0:	4c000037 	stcmi	0, cr0, [r0], {55}	; 0x37
    81f4:	00000053 	andeq	r0, r0, r3, asr r0
    81f8:	1ab74d00 	bne	feddb600 <SCS_BASE+0x1edcd600>
    81fc:	f8070000 			; <UNDEFINED> instruction: 0xf8070000
    8200:	000000b6 	strheq	r0, [r0], -r6
    8204:	0000388a 	andeq	r3, r0, sl, lsl #17
    8208:	0037f34c 	eorseq	pc, r7, ip, asr #6
    820c:	00534c00 	subseq	r4, r3, r0, lsl #24
    8210:	4d000000 	stcmi	0, cr0, [r0, #-0]
    8214:	00002126 	andeq	r2, r0, r6, lsr #2
    8218:	0053ed07 	subseq	lr, r3, r7, lsl #26
    821c:	389f0000 	ldmcc	pc, {}	; <UNPREDICTABLE>
    8220:	f34c0000 	vhadd.u8	d16, d12, d0
    8224:	00000037 	andeq	r0, r0, r7, lsr r0
    8228:	001cbb4b 	andseq	fp, ip, fp, asr #22
    822c:	b0380c00 	eorslt	r0, r8, r0, lsl #24
    8230:	4c000038 	stcmi	0, cr0, [r0], {56}	; 0x38
    8234:	00000041 	andeq	r0, r0, r1, asr #32
    8238:	24624b00 	strbtcs	r4, [r2], #-2816	; 0xb00
    823c:	3a0c0000 	bcc	308244 <__Stack_Size+0x307e44>
    8240:	000038c1 	andeq	r3, r0, r1, asr #17
    8244:	0000d64c 	andeq	sp, r0, ip, asr #12
    8248:	29500000 	ldmdbcs	r0, {}^	; <UNPREDICTABLE>
    824c:	0d00001b 	stceq	0, cr0, [r0, #-108]	; 0xffffff94
    8250:	1e154bfd 	vmovne.s16	r4, d21[1]
    8254:	fe0d0000 	cdp2	0, 0, cr0, cr13, cr0, {0}
    8258:	000038d9 	ldrdeq	r3, [r0], -r9
    825c:	0000414c 	andeq	r4, r0, ip, asr #2
    8260:	10510000 	subsne	r0, r1, r0
    8264:	0d000024 	stceq	0, cr0, [r0, #-144]	; 0xffffff70
    8268:	0000f6ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    826c:	1f6e4e00 	svcne	0x006e4e00
    8270:	120d0000 	andne	r0, sp, #0
    8274:	0038fb01 	eorseq	pc, r8, r1, lsl #22
    8278:	00414c00 	subeq	r4, r1, r0, lsl #24
    827c:	d64c0000 	strble	r0, [ip], -r0
    8280:	00000000 	andeq	r0, r0, r0
    8284:	0004b44e 	andeq	fp, r4, lr, asr #8
    8288:	01130d00 	tsteq	r3, r0, lsl #26
    828c:	00003912 	andeq	r3, r0, r2, lsl r9
    8290:	0000414c 	andeq	r4, r0, ip, asr #2
    8294:	00d64c00 	sbcseq	r4, r6, r0, lsl #24
    8298:	4b000000 	blmi	82a0 <__Stack_Size+0x7ea0>
    829c:	000023a3 	andeq	r2, r0, r3, lsr #7
    82a0:	3923420e 	stmdbcc	r3!, {r1, r2, r3, r9, lr}
    82a4:	d64c0000 	strble	r0, [ip], -r0
    82a8:	00000000 	andeq	r0, r0, r0
    82ac:	0019534b 	andseq	r5, r9, fp, asr #6
    82b0:	34b60f00 	ldrtcc	r0, [r6], #3840	; 0xf00
    82b4:	4c000039 	stcmi	0, cr0, [r0], {57}	; 0x39
    82b8:	00000041 	andeq	r0, r0, r1, asr #32
    82bc:	190c4b00 	stmdbne	ip, {r8, r9, fp, lr}
    82c0:	b40f0000 	strlt	r0, [pc], #-0	; 82c8 <__Stack_Size+0x7ec8>
    82c4:	00003945 	andeq	r3, r0, r5, asr #18
    82c8:	0000414c 	andeq	r4, r0, ip, asr #2
    82cc:	fb4e0000 	blx	13882d6 <__Stack_Size+0x1387ed6>
    82d0:	0d00001d 	stceq	0, cr0, [r0, #-116]	; 0xffffff8c
    82d4:	39570106 	ldmdbcc	r7, {r1, r2, r8}^
    82d8:	414c0000 	mrsmi	r0, (UNDEF: 76)
    82dc:	00000000 	andeq	r0, r0, r0
    82e0:	001cfc4e 	andseq	pc, ip, lr, asr #24
    82e4:	01080d00 	tsteq	r8, r0, lsl #26
    82e8:	00003969 	andeq	r3, r0, r9, ror #18
    82ec:	0000414c 	andeq	r4, r0, ip, asr #2
    82f0:	754e0000 	strbvc	r0, [lr, #-0]
    82f4:	0d00001a 	stceq	0, cr0, [r0, #-104]	; 0xffffff98
    82f8:	397b0107 	ldmdbcc	fp!, {r0, r1, r2, r8}^
    82fc:	414c0000 	mrsmi	r0, (UNDEF: 76)
    8300:	00000000 	andeq	r0, r0, r0
    8304:	0028254e 	eoreq	r2, r8, lr, asr #10
    8308:	01020d00 	tsteq	r2, r0, lsl #26
    830c:	00003992 	muleq	r0, r2, r9
    8310:	0000414c 	andeq	r4, r0, ip, asr #2
    8314:	00414c00 	subeq	r4, r1, r0, lsl #24
    8318:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    831c:	000023ff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    8320:	a401030d 	strge	r0, [r1], #-781	; 0x30d
    8324:	4c000039 	stcmi	0, cr0, [r0], {57}	; 0x39
    8328:	000000d6 	ldrdeq	r0, [r0], -r6
    832c:	1ca94f00 	stcne	15, cr4, [r9]
    8330:	190d0000 	stmdbne	sp, {}	; <UNPREDICTABLE>
    8334:	0000ab01 	andeq	sl, r0, r1, lsl #22
    8338:	0039ba00 	eorseq	fp, r9, r0, lsl #20
    833c:	00654c00 	rsbeq	r4, r5, r0, lsl #24
    8340:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    8344:	000027f9 	strdeq	r2, [r0], -r9
    8348:	cc01040d 	cfstrsgt	mvf0, [r1], {13}
    834c:	4c000039 	stcmi	0, cr0, [r0], {57}	; 0x39
    8350:	00000041 	andeq	r0, r0, r1, asr #32
    8354:	22bc5200 	adcscs	r5, ip, #0, 4
    8358:	050d0000 	streq	r0, [sp, #-0]
    835c:	00006501 	andeq	r6, r0, r1, lsl #10
    8360:	1f504e00 	svcne	0x00504e00
    8364:	0f060000 	svceq	0x00060000
    8368:	0039ef01 	eorseq	lr, r9, r1, lsl #30
    836c:	00414c00 	subeq	r4, r1, r0, lsl #24
    8370:	414c0000 	mrsmi	r0, (UNDEF: 76)
    8374:	00000000 	andeq	r0, r0, r0
    8378:	00085d4b 	andeq	r5, r8, fp, asr #26
    837c:	00ff0600 	rscseq	r0, pc, r0, lsl #12
    8380:	4c00003a 	stcmi	0, cr0, [r0], {58}	; 0x3a
    8384:	00000041 	andeq	r0, r0, r1, asr #32
    8388:	09514e00 	ldmdbeq	r1, {r9, sl, fp, lr}^
    838c:	00060000 	andeq	r0, r6, r0
    8390:	003a1201 	eorseq	r1, sl, r1, lsl #4
    8394:	3a124c00 	bcc	49b39c <__Stack_Size+0x49af9c>
    8398:	15000000 	strne	r0, [r0, #-0]
    839c:	00047d04 	andeq	r7, r4, r4, lsl #26
    83a0:	23634b00 	cmncs	r3, #0, 22
    83a4:	dc050000 	stcle	0, cr0, [r5], {-0}
    83a8:	00003a29 	andeq	r3, r0, r9, lsr #20
    83ac:	003a294c 	eorseq	r2, sl, ip, asr #18
    83b0:	04150000 	ldreq	r0, [r5], #-0
    83b4:	00000439 	andeq	r0, r0, r9, lsr r4
    83b8:	0023374b 	eoreq	r3, r3, fp, asr #14
    83bc:	45db0500 	ldrbmi	r0, [fp, #1280]	; 0x500
    83c0:	4c00003a 	stcmi	0, cr0, [r0], {58}	; 0x3a
    83c4:	00000933 	andeq	r0, r0, r3, lsr r9
    83c8:	003a294c 	eorseq	r2, sl, ip, asr #18
    83cc:	bc4b0000 	marlt	acc0, r0, fp
    83d0:	0500001e 	streq	r0, [r0, #-30]
    83d4:	003a5be8 	eorseq	r5, sl, r8, ror #23
    83d8:	00414c00 	subeq	r4, r1, r0, lsl #24
    83dc:	d64c0000 	strble	r0, [ip], -r0
    83e0:	00000000 	andeq	r0, r0, r0
    83e4:	0027a04e 	eoreq	sl, r7, lr, asr #32
    83e8:	01070400 	tsteq	r7, r0, lsl #8
    83ec:	00003a6d 	andeq	r3, r0, sp, ror #20
    83f0:	003a6d4c 	eorseq	r6, sl, ip, asr #26
    83f4:	04150000 	ldreq	r0, [r5], #-0
    83f8:	00000396 	muleq	r0, r6, r3
    83fc:	0023134e 	eoreq	r1, r3, lr, asr #6
    8400:	01060400 	tsteq	r6, r0, lsl #8
    8404:	00003a8a 	andeq	r3, r0, sl, lsl #21
    8408:	0037984c 	eorseq	r9, r7, ip, asr #16
    840c:	3a6d4c00 	bcc	1b5b414 <__Stack_Size+0x1b5b014>
    8410:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    8414:	000023b7 			; <UNDEFINED> instruction: 0x000023b7
    8418:	a1010804 	tstge	r1, r4, lsl #16
    841c:	4c00003a 	stcmi	0, cr0, [r0], {58}	; 0x3a
    8420:	00003798 	muleq	r0, r8, r7
    8424:	0000d64c 	andeq	sp, r0, ip, asr #12
    8428:	a54e0000 	strbge	r0, [lr, #-0]
    842c:	04000020 	streq	r0, [r0], #-32
    8430:	3ab3010b 	bcc	fecc8864 <SCS_BASE+0x1ecba864>
    8434:	984c0000 	stmdals	ip, {}^	; <UNPREDICTABLE>
    8438:	00000037 	andeq	r0, r0, r7, lsr r0
    843c:	0021954f 	eoreq	r9, r1, pc, asr #10
    8440:	010c0400 	tsteq	ip, r0, lsl #8
    8444:	000000ab 	andeq	r0, r0, fp, lsr #1
    8448:	00003ac9 	andeq	r3, r0, r9, asr #21
    844c:	0037984c 	eorseq	r9, r7, ip, asr #16
    8450:	604e0000 	subvs	r0, lr, r0
    8454:	0400001a 	streq	r0, [r0], #-26
    8458:	3adb010d 	bcc	ff6c8894 <SCS_BASE+0x1f6ba894>
    845c:	984c0000 	stmdals	ip, {}^	; <UNPREDICTABLE>
    8460:	00000037 	andeq	r0, r0, r7, lsr r0
    8464:	001c4053 	andseq	r4, ip, r3, asr r0
    8468:	010e0400 	tsteq	lr, r0, lsl #8
    846c:	000000ab 	andeq	r0, r0, fp, lsr #1
    8470:	0037984c 	eorseq	r9, r7, ip, asr #16
    8474:	54000000 	strpl	r0, [r0], #-0
    8478:	0400000b 	streq	r0, [r0], #-11
    847c:	000aaa00 	andeq	sl, sl, r0, lsl #20
    8480:	30010400 	andcc	r0, r1, r0, lsl #8
    8484:	01000006 	tsteq	r0, r6
    8488:	000028b9 			; <UNDEFINED> instruction: 0x000028b9
    848c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8490:	0800806c 	stmdaeq	r0, {r2, r3, r5, r6, pc}
    8494:	0000033c 	andeq	r0, r0, ip, lsr r3
    8498:	000016d0 	ldrdeq	r1, [r0], -r0
    849c:	a6050402 	strge	r0, [r5], -r2, lsl #8
    84a0:	0200000a 	andeq	r0, r0, #10
    84a4:	108c0502 	addne	r0, ip, r2, lsl #10
    84a8:	01020000 	mrseq	r0, (UNDEF: 2)
    84ac:	0004e106 	andeq	lr, r4, r6, lsl #2
    84b0:	33750300 	cmncc	r5, #0, 6
    84b4:	27020032 	smladxcs	r2, r2, r0, r0
    84b8:	00000045 	andeq	r0, r0, r5, asr #32
    84bc:	78070402 	stmdavc	r7, {r1, sl}
    84c0:	0300000e 	movweq	r0, #14
    84c4:	00363175 	eorseq	r3, r6, r5, ror r1
    84c8:	00572802 	subseq	r2, r7, r2, lsl #16
    84cc:	02020000 	andeq	r0, r2, #0
    84d0:	00038f07 	andeq	r8, r3, r7, lsl #30
    84d4:	38750300 	ldmdacc	r5!, {r8, r9}^
    84d8:	68290200 	stmdavs	r9!, {r9}
    84dc:	02000000 	andeq	r0, r0, #0
    84e0:	04df0801 	ldrbeq	r0, [pc], #2049	; 84e8 <__Stack_Size+0x80e8>
    84e4:	e7040000 	str	r0, [r4, -r0]
    84e8:	0200001c 	andeq	r0, r0, #28
    84ec:	00007a2f 	andeq	r7, r0, pc, lsr #20
    84f0:	00450500 	subeq	r0, r5, r0, lsl #10
    84f4:	01060000 	mrseq	r0, (UNDEF: 6)
    84f8:	00943902 	addseq	r3, r4, r2, lsl #18
    84fc:	dc070000 	stcle	0, cr0, [r7], {-0}
    8500:	00000003 	andeq	r0, r0, r3
    8504:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    8508:	04000100 	streq	r0, [r0], #-256	; 0x100
    850c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    8510:	007f3902 	rsbseq	r3, pc, r2, lsl #18
    8514:	fd040000 	stc2	0, cr0, [r4, #-0]
    8518:	02000036 	andeq	r0, r0, #54	; 0x36
    851c:	00007f39 	andeq	r7, r0, r9, lsr pc
    8520:	02010600 	andeq	r0, r1, #0, 12
    8524:	0000bf3b 	andeq	fp, r0, fp, lsr pc
    8528:	0db10700 	ldceq	7, cr0, [r1]
    852c:	07000000 	streq	r0, [r0, -r0]
    8530:	00000e06 	andeq	r0, r0, r6, lsl #28
    8534:	42040001 	andmi	r0, r4, #1
    8538:	0200000e 	andeq	r0, r0, #14
    853c:	0000aa3b 	andeq	sl, r0, fp, lsr sl
    8540:	03500900 	cmpeq	r0, #0, 18
    8544:	0001c124 	andeq	ip, r1, r4, lsr #2
    8548:	52530a00 	subspl	r0, r3, #0, 20
    854c:	6f260300 	svcvs	0x00260300
    8550:	00000000 	andeq	r0, r0, r0
    8554:	3152430a 	cmpcc	r2, sl, lsl #6
    8558:	6f270300 	svcvs	0x00270300
    855c:	04000000 	streq	r0, [r0], #-0
    8560:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    8564:	6f280300 	svcvs	0x00280300
    8568:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    856c:	001fdc0b 	andseq	sp, pc, fp, lsl #24
    8570:	6f290300 	svcvs	0x00290300
    8574:	0c000000 	stceq	0, cr0, [r0], {-0}
    8578:	001fe20b 	andseq	lr, pc, fp, lsl #4
    857c:	6f2a0300 	svcvs	0x002a0300
    8580:	10000000 	andne	r0, r0, r0
    8584:	00260b0b 	eoreq	r0, r6, fp, lsl #22
    8588:	6f2b0300 	svcvs	0x002b0300
    858c:	14000000 	strne	r0, [r0], #-0
    8590:	0026110b 	eoreq	r1, r6, fp, lsl #2
    8594:	6f2c0300 	svcvs	0x002c0300
    8598:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    859c:	0026170b 	eoreq	r1, r6, fp, lsl #14
    85a0:	6f2d0300 	svcvs	0x002d0300
    85a4:	1c000000 	stcne	0, cr0, [r0], {-0}
    85a8:	00261d0b 	eoreq	r1, r6, fp, lsl #26
    85ac:	6f2e0300 	svcvs	0x002e0300
    85b0:	20000000 	andcs	r0, r0, r0
    85b4:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    85b8:	6f2f0300 	svcvs	0x002f0300
    85bc:	24000000 	strcs	r0, [r0], #-0
    85c0:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    85c4:	6f300300 	svcvs	0x00300300
    85c8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    85cc:	0019320b 	andseq	r3, r9, fp, lsl #4
    85d0:	6f310300 	svcvs	0x00310300
    85d4:	2c000000 	stccs	0, cr0, [r0], {-0}
    85d8:	0019370b 	andseq	r3, r9, fp, lsl #14
    85dc:	6f320300 	svcvs	0x00320300
    85e0:	30000000 	andcc	r0, r0, r0
    85e4:	00193c0b 	andseq	r3, r9, fp, lsl #24
    85e8:	6f330300 	svcvs	0x00330300
    85ec:	34000000 	strcc	r0, [r0], #-0
    85f0:	0026b30b 	eoreq	fp, r6, fp, lsl #6
    85f4:	6f340300 	svcvs	0x00340300
    85f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    85fc:	0026960b 	eoreq	r9, r6, fp, lsl #12
    8600:	6f350300 	svcvs	0x00350300
    8604:	3c000000 	stccc	0, cr0, [r0], {-0}
    8608:	00269b0b 	eoreq	r9, r6, fp, lsl #22
    860c:	6f360300 	svcvs	0x00360300
    8610:	40000000 	andmi	r0, r0, r0
    8614:	0026a00b 	eoreq	sl, r6, fp
    8618:	6f370300 	svcvs	0x00370300
    861c:	44000000 	strmi	r0, [r0], #-0
    8620:	0026a50b 	eoreq	sl, r6, fp, lsl #10
    8624:	6f380300 	svcvs	0x00380300
    8628:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    862c:	0052440a 	subseq	r4, r2, sl, lsl #8
    8630:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    8634:	004c0000 	subeq	r0, ip, r0
    8638:	001ea204 	andseq	sl, lr, r4, lsl #4
    863c:	ca3a0300 	bgt	e89244 <__Stack_Size+0xe88e44>
    8640:	02000000 	andeq	r0, r0, #0
    8644:	00370704 	eorseq	r0, r7, r4, lsl #14
    8648:	14090000 	strne	r0, [r9], #-0
    864c:	02241a04 	eoreq	r1, r4, #4, 20	; 0x4000
    8650:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    8654:	04000027 	streq	r0, [r0], #-39	; 0x27
    8658:	00003a1c 	andeq	r3, r0, ip, lsl sl
    865c:	250b0000 	strcs	r0, [fp, #-0]
    8660:	04000020 	streq	r0, [r0], #-32
    8664:	0000bf1d 	andeq	fp, r0, sp, lsl pc
    8668:	510b0400 	tstpl	fp, r0, lsl #8
    866c:	04000020 	streq	r0, [r0], #-32
    8670:	0000bf1e 	andeq	fp, r0, lr, lsl pc
    8674:	4c0b0500 	cfstr32mi	mvfx0, [fp], {-0}
    8678:	04000022 	streq	r0, [r0], #-34	; 0x22
    867c:	00003a1f 	andeq	r3, r0, pc, lsl sl
    8680:	3e0b0800 	cdpcc	8, 0, cr0, cr11, cr0, {0}
    8684:	0400001e 	streq	r0, [r0], #-30
    8688:	00003a20 	andeq	r3, r0, r0, lsr #20
    868c:	3a0b0c00 	bcc	2cb694 <__Stack_Size+0x2cb294>
    8690:	04000027 	streq	r0, [r0], #-39	; 0x27
    8694:	00005e21 	andeq	r5, r0, r1, lsr #28
    8698:	04001000 	streq	r1, [r0], #-0
    869c:	00001fe8 	andeq	r1, r0, r8, ror #31
    86a0:	01d32204 	bicseq	r2, r3, r4, lsl #4
    86a4:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    86a8:	0100002a 	tsteq	r0, sl, lsr #32
    86ac:	00806c82 	addeq	r6, r0, r2, lsl #25
    86b0:	00005808 	andeq	r5, r0, r8, lsl #16
    86b4:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    86b8:	0d000002 	stceq	0, cr0, [r0, #-8]
    86bc:	00002841 	andeq	r2, r0, r1, asr #16
    86c0:	02b18201 	adcseq	r8, r1, #268435456	; 0x10000000
    86c4:	4dbd0000 	ldcmi	0, cr0, [sp]
    86c8:	8e0e0000 	cdphi	0, 0, cr0, cr14, cr0, {0}
    86cc:	44080080 	strmi	r0, [r8], #-128	; 0x80
    86d0:	6d00000b 	stcvs	0, cr0, [r0, #-44]	; 0xffffffd4
    86d4:	0f000002 	svceq	0x00000002
    86d8:	31015101 	tstcc	r1, r1, lsl #2
    86dc:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    86e0:	0002000a 	andeq	r0, r2, sl
    86e4:	00809e0e 	addeq	r9, r0, lr, lsl #28
    86e8:	000b4408 	andeq	r4, fp, r8, lsl #8
    86ec:	00028700 	andeq	r8, r2, r0, lsl #14
    86f0:	51010f00 	tstpl	r1, r0, lsl #30
    86f4:	010f3101 	tsteq	pc, r1, lsl #2
    86f8:	000a0350 	andeq	r0, sl, r0, asr r3
    86fc:	ae0e0004 	cdpge	0, 0, cr0, cr14, cr4, {0}
    8700:	44080080 	strmi	r0, [r8], #-128	; 0x80
    8704:	a100000b 	tstge	r0, fp
    8708:	0f000002 	svceq	0x00000002
    870c:	31015101 	tstcc	r1, r1, lsl #2
    8710:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    8714:	0080000a 	addeq	r0, r0, sl
    8718:	0080bc10 	addeq	fp, r0, r0, lsl ip
    871c:	000b4408 	andeq	r4, fp, r8, lsl #8
    8720:	51010f00 	tstpl	r1, r0, lsl #30
    8724:	00003001 	andeq	r3, r0, r1
    8728:	01c10411 	biceq	r0, r1, r1, lsl r4
    872c:	130c0000 	movwne	r0, #49152	; 0xc000
    8730:	01000023 	tsteq	r0, r3, lsr #32
    8734:	0080c4ae 	addeq	ip, r0, lr, lsr #9
    8738:	00004808 	andeq	r4, r0, r8, lsl #16
    873c:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    8740:	12000003 	andne	r0, r0, #3
    8744:	00002841 	andeq	r2, r0, r1, asr #16
    8748:	02b1ae01 	adcseq	sl, r1, #1, 28
    874c:	50010000 	andpl	r0, r1, r0
    8750:	0028e212 	eoreq	lr, r8, r2, lsl r2
    8754:	05ae0100 	streq	r0, [lr, #256]!	; 0x100
    8758:	01000003 	tsteq	r0, r3
    875c:	28461351 	stmdacs	r6, {r0, r4, r6, r8, r9, ip}^
    8760:	b0010000 	andlt	r0, r1, r0
    8764:	0000003a 	andeq	r0, r0, sl, lsr r0
    8768:	00004e1b 	andeq	r4, r0, fp, lsl lr
    876c:	002ac213 	eoreq	ip, sl, r3, lsl r2
    8770:	5eb10100 	frdpls	f0, f1, f0
    8774:	b4000000 	strlt	r0, [r0], #-0
    8778:	0000004e 	andeq	r0, r0, lr, asr #32
    877c:	02240411 	eoreq	r0, r4, #285212672	; 0x11000000
    8780:	a00c0000 	andge	r0, ip, r0
    8784:	01000027 	tsteq	r0, r7, lsr #32
    8788:	00810ceb 	addeq	r0, r1, fp, ror #25
    878c:	00001208 	andeq	r1, r0, r8, lsl #4
    8790:	2e9c0100 	fmlcse	f0, f4, f0
    8794:	12000003 	andne	r0, r0, #3
    8798:	000028e2 	andeq	r2, r0, r2, ror #17
    879c:	0305eb01 	movweq	lr, #23297	; 0x5b01
    87a0:	50010000 	andpl	r0, r1, r0
    87a4:	23b71400 			; <UNDEFINED> instruction: 0x23b71400
    87a8:	0a010000 	beq	487b0 <__Stack_Size+0x483b0>
    87ac:	00811e01 	addeq	r1, r1, r1, lsl #28
    87b0:	00001208 	andeq	r1, r0, r8, lsl #4
    87b4:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    87b8:	15000003 	strne	r0, [r0, #-3]
    87bc:	00002841 	andeq	r2, r0, r1, asr #16
    87c0:	b1010a01 	tstlt	r1, r1, lsl #20
    87c4:	01000002 	tsteq	r0, r2
    87c8:	29521550 	ldmdbcs	r2, {r4, r6, r8, sl, ip}^
    87cc:	0a010000 	beq	487d4 <__Stack_Size+0x483d4>
    87d0:	0000bf01 	andeq	fp, r0, r1, lsl #30
    87d4:	00510100 	subseq	r0, r1, r0, lsl #2
    87d8:	002bd214 	eoreq	sp, fp, r4, lsl r2
    87dc:	01260100 	teqeq	r6, r0, lsl #2
    87e0:	08008130 	stmdaeq	r0, {r4, r5, r8, pc}
    87e4:	00000012 	andeq	r0, r0, r2, lsl r0
    87e8:	03949c01 	orrseq	r9, r4, #256	; 0x100
    87ec:	41150000 	tstmi	r5, r0
    87f0:	01000028 	tsteq	r0, r8, lsr #32
    87f4:	02b10126 	adcseq	r0, r1, #-2147483639	; 0x80000009
    87f8:	50010000 	andpl	r0, r1, r0
    87fc:	00295215 	eoreq	r5, r9, r5, lsl r2
    8800:	01260100 	teqeq	r6, r0, lsl #2
    8804:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    8808:	14005101 	strne	r5, [r0], #-257	; 0x101
    880c:	00002864 	andeq	r2, r0, r4, ror #16
    8810:	42014701 	andmi	r4, r1, #262144	; 0x40000
    8814:	12080081 	andne	r0, r8, #129	; 0x81
    8818:	01000000 	mrseq	r0, (UNDEF: 0)
    881c:	0003e79c 	muleq	r3, ip, r7
    8820:	28411500 	stmdacs	r1, {r8, sl, ip}^
    8824:	47010000 	strmi	r0, [r1, -r0]
    8828:	0002b101 	andeq	fp, r2, r1, lsl #2
    882c:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    8830:	00002baa 	andeq	r2, r0, sl, lsr #23
    8834:	4c014701 	stcmi	7, cr4, [r1], {1}
    8838:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    883c:	1500004e 	strne	r0, [r0, #-78]	; 0x4e
    8840:	00002952 	andeq	r2, r0, r2, asr r9
    8844:	bf014701 	svclt	0x00014701
    8848:	01000000 	mrseq	r0, (UNDEF: 0)
    884c:	2bb11752 	blcs	fec4e59c <SCS_BASE+0x1ec4059c>
    8850:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    8854:	00005e01 	andeq	r5, r0, r1, lsl #28
    8858:	004efa00 	subeq	pc, lr, r0, lsl #20
    885c:	a5140000 	ldrge	r0, [r4, #-0]
    8860:	01000020 	tsteq	r0, r0, lsr #32
    8864:	81540166 	cmphi	r4, r6, ror #2
    8868:	000a0800 	andeq	r0, sl, r0, lsl #16
    886c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8870:	0000040c 	andeq	r0, r0, ip, lsl #8
    8874:	00284115 	eoreq	r4, r8, r5, lsl r1
    8878:	01660100 	cmneq	r6, r0, lsl #2
    887c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8880:	18005001 	stmdane	r0, {r0, ip, lr}
    8884:	00002195 	muleq	r0, r5, r1
    8888:	94017601 	strls	r7, [r1], #-1537	; 0x601
    888c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    8890:	08080081 	stmdaeq	r8, {r0, r7}
    8894:	01000000 	mrseq	r0, (UNDEF: 0)
    8898:	0004479c 	muleq	r4, ip, r7
    889c:	28411600 	stmdacs	r1, {r9, sl, ip}^
    88a0:	76010000 	strvc	r0, [r1], -r0
    88a4:	0002b101 	andeq	fp, r2, r1, lsl #2
    88a8:	004f2700 	subeq	r2, pc, r0, lsl #14
    88ac:	2ad21700 	bcs	ff48e4b4 <SCS_BASE+0x1f4804b4>
    88b0:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    88b4:	00009401 	andeq	r9, r0, r1, lsl #8
    88b8:	004f4800 	subeq	r4, pc, r0, lsl #16
    88bc:	60140000 	andsvs	r0, r4, r0
    88c0:	0100001a 	tsteq	r0, sl, lsl r0
    88c4:	81660194 			; <UNDEFINED> instruction: 0x81660194
    88c8:	000a0800 	andeq	r0, sl, r0, lsl #16
    88cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    88d0:	0000046c 	andeq	r0, r0, ip, ror #8
    88d4:	00284115 	eoreq	r4, r8, r5, lsl r1
    88d8:	01940100 	orrseq	r0, r4, r0, lsl #2
    88dc:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    88e0:	18005001 	stmdane	r0, {r0, ip, lr}
    88e4:	00001c40 	andeq	r1, r0, r0, asr #24
    88e8:	9401a401 	strls	sl, [r1], #-1025	; 0x401
    88ec:	70000000 	andvc	r0, r0, r0
    88f0:	08080081 	stmdaeq	r8, {r0, r7}
    88f4:	01000000 	mrseq	r0, (UNDEF: 0)
    88f8:	0004a79c 	muleq	r4, ip, r7
    88fc:	28411600 	stmdacs	r1, {r9, sl, ip}^
    8900:	a4010000 	strge	r0, [r1], #-0
    8904:	0002b101 	andeq	fp, r2, r1, lsl #2
    8908:	004f6d00 	subeq	r6, pc, r0, lsl #26
    890c:	2ad21700 	bcs	ff48e514 <SCS_BASE+0x1f480514>
    8910:	a6010000 	strge	r0, [r1], -r0
    8914:	00009401 	andeq	r9, r0, r1, lsl #8
    8918:	004f8e00 	subeq	r8, pc, r0, lsl #28
    891c:	96140000 	ldrls	r0, [r4], -r0
    8920:	01000025 	tsteq	r0, r5, lsr #32
    8924:	817801c4 	cmnhi	r8, r4, asr #3
    8928:	00120800 	andseq	r0, r2, r0, lsl #16
    892c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8930:	000004da 	ldrdeq	r0, [r0], -sl
    8934:	00284115 	eoreq	r4, r8, r5, lsl r1
    8938:	01c40100 	biceq	r0, r4, r0, lsl #2
    893c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8940:	52155001 	andspl	r5, r5, #1
    8944:	01000029 	tsteq	r0, r9, lsr #32
    8948:	00bf01c4 	adcseq	r0, pc, r4, asr #3
    894c:	51010000 	mrspl	r0, (UNDEF: 1)
    8950:	29331800 	ldmdbcs	r3!, {fp, ip}
    8954:	df010000 	svcle	0x00010000
    8958:	00009401 	andeq	r9, r0, r1, lsl #8
    895c:	00818a00 	addeq	r8, r1, r0, lsl #20
    8960:	00000808 	andeq	r0, r0, r8, lsl #16
    8964:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    8968:	16000005 	strne	r0, [r0], -r5
    896c:	00002841 	andeq	r2, r0, r1, asr #16
    8970:	b101df01 	tstlt	r1, r1, lsl #30
    8974:	b3000002 	movwlt	r0, #2
    8978:	1700004f 	strne	r0, [r0, -pc, asr #32]
    897c:	00002ad2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    8980:	9401e101 	strls	lr, [r1], #-257	; 0x101
    8984:	d4000000 	strle	r0, [r0], #-0
    8988:	0000004f 	andeq	r0, r0, pc, asr #32
    898c:	00299c14 	eoreq	r9, r9, r4, lsl ip
    8990:	02000100 	andeq	r0, r0, #0, 2
    8994:	08008192 	stmdaeq	r0, {r1, r4, r7, r8, pc}
    8998:	00000010 	andeq	r0, r0, r0, lsl r0
    899c:	056a9c01 	strbeq	r9, [sl, #-3073]!	; 0xc01
    89a0:	41150000 	tstmi	r5, r0
    89a4:	01000028 	tsteq	r0, r8, lsr #32
    89a8:	02b10200 	adcseq	r0, r1, #0, 4
    89ac:	50010000 	andpl	r0, r1, r0
    89b0:	0028db16 	eoreq	sp, r8, r6, lsl fp
    89b4:	02000100 	andeq	r0, r0, #0, 2
    89b8:	0000005e 	andeq	r0, r0, lr, asr r0
    89bc:	00004ffb 	strdeq	r4, [r0], -fp
    89c0:	00284617 	eoreq	r4, r8, r7, lsl r6
    89c4:	02020100 	andeq	r0, r2, #0, 2
    89c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    89cc:	0000501c 	andeq	r5, r0, ip, lsl r0
    89d0:	002ac217 	eoreq	ip, sl, r7, lsl r2
    89d4:	02030100 	andeq	r0, r3, #0, 2
    89d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    89dc:	0000503b 	andeq	r5, r0, fp, lsr r0
    89e0:	2b791400 	blcs	1e4d9e8 <__Stack_Size+0x1e4d5e8>
    89e4:	1f010000 	svcne	0x00010000
    89e8:	0081a202 	addeq	sl, r1, r2, lsl #4
    89ec:	00001208 	andeq	r1, r0, r8, lsl #4
    89f0:	9d9c0100 	ldflss	f0, [ip]
    89f4:	15000005 	strne	r0, [r0, #-5]
    89f8:	00002841 	andeq	r2, r0, r1, asr #16
    89fc:	b1021f01 	tstlt	r2, r1, lsl #30
    8a00:	01000002 	tsteq	r0, r2
    8a04:	29521550 	ldmdbcs	r2, {r4, r6, r8, sl, ip}^
    8a08:	1f010000 	svcne	0x00010000
    8a0c:	0000bf02 	andeq	fp, r0, r2, lsl #30
    8a10:	00510100 	subseq	r0, r1, r0, lsl #2
    8a14:	001d1714 	andseq	r1, sp, r4, lsl r7
    8a18:	025a0100 	subseq	r0, sl, #0, 2
    8a1c:	080081b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, pc}
    8a20:	00000090 	muleq	r0, r0, r0
    8a24:	06109c01 	ldreq	r9, [r0], -r1, lsl #24
    8a28:	41150000 	tstmi	r5, r0
    8a2c:	01000028 	tsteq	r0, r8, lsr #32
    8a30:	02b1025a 	adcseq	r0, r1, #-1610612731	; 0xa0000005
    8a34:	50010000 	andpl	r0, r1, r0
    8a38:	002a9f15 	eoreq	r9, sl, r5, lsl pc
    8a3c:	025a0100 	subseq	r0, sl, #0, 2
    8a40:	0000005e 	andeq	r0, r0, lr, asr r0
    8a44:	c2165101 	andsgt	r5, r6, #1073741824	; 0x40000000
    8a48:	01000029 	tsteq	r0, r9, lsr #32
    8a4c:	005e025a 	subseq	r0, lr, sl, asr r2
    8a50:	504f0000 	subpl	r0, pc, r0
    8a54:	2b160000 	blcs	588a5c <__Stack_Size+0x58865c>
    8a58:	0100002b 	tsteq	r0, fp, lsr #32
    8a5c:	005e025a 	subseq	r0, lr, sl, asr r2
    8a60:	50a20000 	adcpl	r0, r2, r0
    8a64:	46170000 	ldrmi	r0, [r7], -r0
    8a68:	01000028 	tsteq	r0, r8, lsr #32
    8a6c:	003a025c 	eorseq	r0, sl, ip, asr r2
    8a70:	50dc0000 	sbcspl	r0, ip, r0
    8a74:	c2170000 	andsgt	r0, r7, #0
    8a78:	0100002a 	tsteq	r0, sl, lsr #32
    8a7c:	003a025c 	eorseq	r0, sl, ip, asr r2
    8a80:	51a10000 			; <UNDEFINED> instruction: 0x51a10000
    8a84:	14000000 	strne	r0, [r0], #-0
    8a88:	000029df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    8a8c:	4402bf01 	strmi	fp, [r2], #-3841	; 0xf01
    8a90:	12080082 	andne	r0, r8, #130	; 0x82
    8a94:	01000000 	mrseq	r0, (UNDEF: 0)
    8a98:	0006439c 	muleq	r6, ip, r3
    8a9c:	28411500 	stmdacs	r1, {r8, sl, ip}^
    8aa0:	bf010000 	svclt	0x00010000
    8aa4:	0002b102 	andeq	fp, r2, r2, lsl #2
    8aa8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8aac:	00002952 	andeq	r2, r0, r2, asr r9
    8ab0:	bf02bf01 	svclt	0x0002bf01
    8ab4:	01000000 	mrseq	r0, (UNDEF: 0)
    8ab8:	18180051 	ldmdane	r8, {r0, r4, r6}
    8abc:	01000025 	tsteq	r0, r5, lsr #32
    8ac0:	004c02d8 	ldrdeq	r0, [ip], #-40	; 0xffffffd8
    8ac4:	82560000 	subshi	r0, r6, #0
    8ac8:	00060800 	andeq	r0, r6, r0, lsl #16
    8acc:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ad0:	0000066e 	andeq	r0, r0, lr, ror #12
    8ad4:	00284116 	eoreq	r4, r8, r6, lsl r1
    8ad8:	02d80100 	sbcseq	r0, r8, #0, 2
    8adc:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8ae0:	000051cc 	andeq	r5, r0, ip, asr #3
    8ae4:	2bdd1900 	blcs	ff74eeec <SCS_BASE+0x1f740eec>
    8ae8:	e7010000 	str	r0, [r1, -r0]
    8aec:	00003a02 	andeq	r3, r0, r2, lsl #20
    8af0:	00825c00 	addeq	r5, r2, r0, lsl #24
    8af4:	00000c08 	andeq	r0, r0, r8, lsl #24
    8af8:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    8afc:	000029c7 	andeq	r2, r0, r7, asr #19
    8b00:	6802f801 	stmdavs	r2, {r0, fp, ip, sp, lr, pc}
    8b04:	12080082 	andne	r0, r8, #130	; 0x82
    8b08:	01000000 	mrseq	r0, (UNDEF: 0)
    8b0c:	0006b79c 	muleq	r6, ip, r7
    8b10:	28411500 	stmdacs	r1, {r8, sl, ip}^
    8b14:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8b18:	0002b102 	andeq	fp, r2, r2, lsl #2
    8b1c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8b20:	00002952 	andeq	r2, r0, r2, asr r9
    8b24:	bf02f801 	svclt	0x0002f801
    8b28:	01000000 	mrseq	r0, (UNDEF: 0)
    8b2c:	38140051 	ldmdacc	r4, {r0, r4, r6}
    8b30:	0100002a 	tsteq	r0, sl, lsr #32
    8b34:	827a0315 	rsbshi	r0, sl, #1409286144	; 0x54000000
    8b38:	00120800 	andseq	r0, r2, r0, lsl #16
    8b3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b40:	000006ea 	andeq	r0, r0, sl, ror #13
    8b44:	00284115 	eoreq	r4, r8, r5, lsl r1
    8b48:	03150100 	tsteq	r5, #0, 2
    8b4c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8b50:	52155001 	andspl	r5, r5, #1
    8b54:	01000029 	tsteq	r0, r9, lsr #32
    8b58:	00bf0315 	adcseq	r0, pc, r5, lsl r3	; <UNPREDICTABLE>
    8b5c:	51010000 	mrspl	r0, (UNDEF: 1)
    8b60:	2a501400 	bcs	140db68 <__Stack_Size+0x140d768>
    8b64:	4d010000 	stcmi	0, cr0, [r1, #-0]
    8b68:	00828c03 	addeq	r8, r2, r3, lsl #24
    8b6c:	00000c08 	andeq	r0, r0, r8, lsl #24
    8b70:	2f9c0100 	svccs	0x009c0100
    8b74:	15000007 	strne	r0, [r0, #-7]
    8b78:	00002841 	andeq	r2, r0, r1, asr #16
    8b7c:	b1034d01 	tstlt	r3, r1, lsl #26
    8b80:	01000002 	tsteq	r0, r2
    8b84:	2bb81650 	blcs	fee0e4cc <SCS_BASE+0x1ee004cc>
    8b88:	4d010000 	stcmi	0, cr0, [r1, #-0]
    8b8c:	00003a03 	andeq	r3, r0, r3, lsl #20
    8b90:	0051ed00 	subseq	lr, r1, r0, lsl #26
    8b94:	29bb1700 	ldmibcs	fp!, {r8, r9, sl, ip}
    8b98:	4f010000 	svcmi	0x00010000
    8b9c:	00003a03 	andeq	r3, r0, r3, lsl #20
    8ba0:	00520e00 	subseq	r0, r2, r0, lsl #28
    8ba4:	18140000 	ldmdane	r4, {}	; <UNPREDICTABLE>
    8ba8:	0100002a 	tsteq	r0, sl, lsr #32
    8bac:	8298036a 	addshi	r0, r8, #-1476395007	; 0xa8000001
    8bb0:	00120800 	andseq	r0, r2, r0, lsl #16
    8bb4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8bb8:	00000762 	andeq	r0, r0, r2, ror #14
    8bbc:	00284115 	eoreq	r4, r8, r5, lsl r1
    8bc0:	036a0100 	cmneq	sl, #0, 2
    8bc4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8bc8:	52155001 	andspl	r5, r5, #1
    8bcc:	01000029 	tsteq	r0, r9, lsr #32
    8bd0:	00bf036a 	adcseq	r0, pc, sl, ror #6
    8bd4:	51010000 	mrspl	r0, (UNDEF: 1)
    8bd8:	2b891400 	blcs	fe24dbe0 <SCS_BASE+0x1e23fbe0>
    8bdc:	87010000 	strhi	r0, [r1, -r0]
    8be0:	0082aa03 	addeq	sl, r2, r3, lsl #20
    8be4:	00001208 	andeq	r1, r0, r8, lsl #4
    8be8:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    8bec:	15000007 	strne	r0, [r0, #-7]
    8bf0:	00002841 	andeq	r2, r0, r1, asr #16
    8bf4:	b1038701 	tstlt	r3, r1, lsl #14
    8bf8:	01000002 	tsteq	r0, r2
    8bfc:	29521550 	ldmdbcs	r2, {r4, r6, r8, sl, ip}^
    8c00:	87010000 	strhi	r0, [r1, -r0]
    8c04:	0000bf03 	andeq	fp, r0, r3, lsl #30
    8c08:	00510100 	subseq	r0, r1, r0, lsl #2
    8c0c:	00287118 	eoreq	r7, r8, r8, lsl r1
    8c10:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
    8c14:	00000094 	muleq	r0, r4, r0
    8c18:	080082bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, pc}
    8c1c:	00000008 	andeq	r0, r0, r8
    8c20:	07d09c01 	ldrbeq	r9, [r0, r1, lsl #24]
    8c24:	41160000 	tstmi	r6, r0
    8c28:	01000028 	tsteq	r0, r8, lsr #32
    8c2c:	02b103a2 	adcseq	r0, r1, #-2013265918	; 0x88000002
    8c30:	52380000 	eorspl	r0, r8, #0
    8c34:	d2170000 	andsle	r0, r7, #0
    8c38:	0100002a 	tsteq	r0, sl, lsr #32
    8c3c:	009403a4 	addseq	r0, r4, r4, lsr #7
    8c40:	52590000 	subspl	r0, r9, #0
    8c44:	14000000 	strne	r0, [r0], #-0
    8c48:	00002b11 	andeq	r2, r0, r1, lsl fp
    8c4c:	c403e201 	strgt	lr, [r3], #-513	; 0x201
    8c50:	5c080082 	stcpl	0, cr0, [r8], {130}	; 0x82
    8c54:	01000000 	mrseq	r0, (UNDEF: 0)
    8c58:	0008559c 	muleq	r8, ip, r5
    8c5c:	28411500 	stmdacs	r1, {r8, sl, ip}^
    8c60:	e2010000 	and	r0, r1, #0
    8c64:	0002b103 	andeq	fp, r2, r3, lsl #2
    8c68:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    8c6c:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    8c70:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    8c74:	80000000 	andhi	r0, r0, r0
    8c78:	16000052 			; <UNDEFINED> instruction: 0x16000052
    8c7c:	000029c2 	andeq	r2, r0, r2, asr #19
    8c80:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    8c84:	a1000000 	mrsge	r0, (UNDEF: 0)
    8c88:	16000052 			; <UNDEFINED> instruction: 0x16000052
    8c8c:	00002b2b 	andeq	r2, r0, fp, lsr #22
    8c90:	5e03e201 	cdppl	2, 0, cr14, cr3, cr1, {0}
    8c94:	c2000000 	andgt	r0, r0, #0
    8c98:	17000052 	smlsdne	r0, r2, r0, r0
    8c9c:	00002846 	andeq	r2, r0, r6, asr #16
    8ca0:	3a03e401 	bcc	101cac <__Stack_Size+0x1018ac>
    8ca4:	fc000000 	stc2	0, cr0, [r0], {-0}
    8ca8:	17000052 	smlsdne	r0, r2, r0, r0
    8cac:	00002ac2 	andeq	r2, r0, r2, asr #21
    8cb0:	3a03e401 	bcc	101cbc <__Stack_Size+0x1018bc>
    8cb4:	74000000 	strvc	r0, [r0], #-0
    8cb8:	17000053 	smlsdne	r0, r3, r0, r0
    8cbc:	00002aca 	andeq	r2, r0, sl, asr #21
    8cc0:	3a03e401 	bcc	101ccc <__Stack_Size+0x1018cc>
    8cc4:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    8cc8:	00000053 	andeq	r0, r0, r3, asr r0
    8ccc:	002adc14 	eoreq	sp, sl, r4, lsl ip
    8cd0:	04260100 	strteq	r0, [r6], #-256	; 0x100
    8cd4:	08008320 	stmdaeq	r0, {r5, r8, r9, pc}
    8cd8:	00000010 	andeq	r0, r0, r0, lsl r0
    8cdc:	08aa9c01 	stmiaeq	sl!, {r0, sl, fp, ip, pc}
    8ce0:	41150000 	tstmi	r5, r0
    8ce4:	01000028 	tsteq	r0, r8, lsr #32
    8ce8:	02b10426 	adcseq	r0, r1, #637534208	; 0x26000000
    8cec:	50010000 	andpl	r0, r1, r0
    8cf0:	001c8a16 	andseq	r8, ip, r6, lsl sl
    8cf4:	04260100 	strteq	r0, [r6], #-256	; 0x100
    8cf8:	0000005e 	andeq	r0, r0, lr, asr r0
    8cfc:	000053e0 	andeq	r5, r0, r0, ror #7
    8d00:	00284617 	eoreq	r4, r8, r7, lsl r6
    8d04:	04280100 	strteq	r0, [r8], #-256	; 0x100
    8d08:	0000003a 	andeq	r0, r0, sl, lsr r0
    8d0c:	00005401 	andeq	r5, r0, r1, lsl #8
    8d10:	002ac217 	eoreq	ip, sl, r7, lsl r2
    8d14:	04290100 	strteq	r0, [r9], #-256	; 0x100
    8d18:	0000003a 	andeq	r0, r0, sl, lsr r0
    8d1c:	00005420 	andeq	r5, r0, r0, lsr #8
    8d20:	29f71400 	ldmibcs	r7!, {sl, ip}^
    8d24:	4a010000 	bmi	48d2c <__Stack_Size+0x4892c>
    8d28:	00833004 	addeq	r3, r3, r4
    8d2c:	00000408 	andeq	r0, r0, r8, lsl #8
    8d30:	eb9c0100 	bl	fe709138 <SCS_BASE+0x1e6fb138>
    8d34:	15000008 	strne	r0, [r0, #-8]
    8d38:	00002841 	andeq	r2, r0, r1, asr #16
    8d3c:	b1044a01 	tstlt	r4, r1, lsl #20
    8d40:	01000002 	tsteq	r0, r2
    8d44:	2b3a1550 	blcs	e8e28c <__Stack_Size+0xe8de8c>
    8d48:	4a010000 	bmi	48d50 <__Stack_Size+0x48950>
    8d4c:	00005e04 	andeq	r5, r0, r4, lsl #28
    8d50:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    8d54:	00002a06 	andeq	r2, r0, r6, lsl #20
    8d58:	4c044a01 	stcmi	10, cr4, [r4], {1}
    8d5c:	01000000 	mrseq	r0, (UNDEF: 0)
    8d60:	80180052 	andshi	r0, r8, r2, asr r0
    8d64:	0100002a 	tsteq	r0, sl, lsr #32
    8d68:	004c0462 	subeq	r0, ip, r2, ror #8
    8d6c:	83340000 	teqhi	r4, #0
    8d70:	00080800 	andeq	r0, r8, r0, lsl #16
    8d74:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d78:	00000926 	andeq	r0, r0, r6, lsr #18
    8d7c:	00284116 	eoreq	r4, r8, r6, lsl r1
    8d80:	04620100 	strbteq	r0, [r2], #-256	; 0x100
    8d84:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8d88:	00005434 	andeq	r5, r0, r4, lsr r4
    8d8c:	002b3a16 	eoreq	r3, fp, r6, lsl sl
    8d90:	04620100 	strbteq	r0, [r2], #-256	; 0x100
    8d94:	0000005e 	andeq	r0, r0, lr, asr r0
    8d98:	00005455 	andeq	r5, r0, r5, asr r4
    8d9c:	284e1400 	stmdacs	lr, {sl, ip}^
    8da0:	84010000 	strhi	r0, [r1], #-0
    8da4:	00833c04 	addeq	r3, r3, r4, lsl #24
    8da8:	00001008 	andeq	r1, r0, r8
    8dac:	6b9c0100 	blvs	fe7091b4 <SCS_BASE+0x1e6fb1b4>
    8db0:	15000009 	strne	r0, [r0, #-9]
    8db4:	00002841 	andeq	r2, r0, r1, asr #16
    8db8:	b1048401 	tstlt	r4, r1, lsl #8
    8dbc:	01000002 	tsteq	r0, r2
    8dc0:	2afe1650 	bcs	fff8e708 <SCS_BASE+0x1ff80708>
    8dc4:	84010000 	strhi	r0, [r1], #-0
    8dc8:	00003a04 	andeq	r3, r0, r4, lsl #20
    8dcc:	00547600 	subseq	r7, r4, r0, lsl #12
    8dd0:	29bb1700 	ldmibcs	fp!, {r8, r9, sl, ip}
    8dd4:	86010000 	strhi	r0, [r1], -r0
    8dd8:	00003a04 	andeq	r3, r0, r4, lsl #20
    8ddc:	00549700 	subseq	r9, r4, r0, lsl #14
    8de0:	f1140000 			; <UNDEFINED> instruction: 0xf1140000
    8de4:	01000028 	tsteq	r0, r8, lsr #32
    8de8:	834c04a1 	movthi	r0, #50337	; 0xc4a1
    8dec:	00060800 	andeq	r0, r6, r0, lsl #16
    8df0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8df4:	000009ac 	andeq	r0, r0, ip, lsr #19
    8df8:	00284115 	eoreq	r4, r8, r5, lsl r1
    8dfc:	04a10100 	strteq	r0, [r1], #256	; 0x100
    8e00:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8e04:	8e155001 	cdphi	0, 1, cr5, cr5, cr1, {0}
    8e08:	01000029 	tsteq	r0, r9, lsr #32
    8e0c:	004c04a1 	subeq	r0, ip, r1, lsr #9
    8e10:	51010000 	mrspl	r0, (UNDEF: 1)
    8e14:	002a7315 	eoreq	r7, sl, r5, lsl r3
    8e18:	04a20100 	strteq	r0, [r2], #256	; 0x100
    8e1c:	0000004c 	andeq	r0, r0, ip, asr #32
    8e20:	14005201 	strne	r5, [r0], #-513	; 0x201
    8e24:	0000295b 	andeq	r2, r0, fp, asr r9
    8e28:	5204cb01 	andpl	ip, r4, #1024	; 0x400
    8e2c:	0c080083 	stceq	0, cr0, [r8], {131}	; 0x83
    8e30:	01000000 	mrseq	r0, (UNDEF: 0)
    8e34:	0009f19c 	muleq	r9, ip, r1
    8e38:	28411500 	stmdacs	r1, {r8, sl, ip}^
    8e3c:	cb010000 	blgt	48e44 <__Stack_Size+0x48a44>
    8e40:	0002b104 	andeq	fp, r2, r4, lsl #2
    8e44:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    8e48:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    8e4c:	5e04cb01 	vmlapl.f64	d12, d4, d1
    8e50:	cc000000 	stcgt	0, cr0, [r0], {-0}
    8e54:	17000054 	smlsdne	r0, r4, r0, r0
    8e58:	000029bb 			; <UNDEFINED> instruction: 0x000029bb
    8e5c:	3a04cd01 	bcc	13c268 <__Stack_Size+0x13be68>
    8e60:	ed000000 	stc	0, cr0, [r0, #-0]
    8e64:	00000054 	andeq	r0, r0, r4, asr r0
    8e68:	002b6014 	eoreq	r6, fp, r4, lsl r0
    8e6c:	04e50100 	strbteq	r0, [r5], #256	; 0x100
    8e70:	0800835e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, pc}
    8e74:	0000001a 	andeq	r0, r0, sl, lsl r0
    8e78:	0a169c01 	beq	5afe84 <__Stack_Size+0x5afa84>
    8e7c:	52150000 	andspl	r0, r5, #0
    8e80:	01000029 	tsteq	r0, r9, lsr #32
    8e84:	00bf04e5 	adcseq	r0, pc, r5, ror #9
    8e88:	50010000 	andpl	r0, r1, r0
    8e8c:	2b4e1800 	blcs	138ee94 <__Stack_Size+0x138ea94>
    8e90:	04010000 	streq	r0, [r1], #-0
    8e94:	00009405 	andeq	r9, r0, r5, lsl #8
    8e98:	00837800 	addeq	r7, r3, r0, lsl #16
    8e9c:	00000c08 	andeq	r0, r0, r8, lsl #24
    8ea0:	5f9c0100 	svcpl	0x009c0100
    8ea4:	1600000a 	strne	r0, [r0], -sl
    8ea8:	00002841 	andeq	r2, r0, r1, asr #16
    8eac:	b1050401 	tstlt	r5, r1, lsl #8
    8eb0:	17000002 	strne	r0, [r0, -r2]
    8eb4:	15000055 	strne	r0, [r0, #-85]	; 0x55
    8eb8:	0000292a 	andeq	r2, r0, sl, lsr #18
    8ebc:	5e050401 	cdppl	4, 0, cr0, cr5, cr1, {0}
    8ec0:	01000000 	mrseq	r0, (UNDEF: 0)
    8ec4:	2ad21751 	bcs	ff48ec10 <SCS_BASE+0x1f480c10>
    8ec8:	06010000 	streq	r0, [r1], -r0
    8ecc:	00009405 	andeq	r9, r0, r5, lsl #8
    8ed0:	00553800 	subseq	r3, r5, r0, lsl #16
    8ed4:	9b140000 	blls	508edc <__Stack_Size+0x508adc>
    8ed8:	01000028 	tsteq	r0, r8, lsr #32
    8edc:	8384052a 	orrhi	r0, r4, #176160768	; 0xa800000
    8ee0:	00060800 	andeq	r0, r6, r0, lsl #16
    8ee4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ee8:	00000a94 	muleq	r0, r4, sl
    8eec:	00284115 	eoreq	r4, r8, r5, lsl r1
    8ef0:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
    8ef4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8ef8:	2a165001 	bcs	59cf04 <__Stack_Size+0x59cb04>
    8efc:	01000029 	tsteq	r0, r9, lsr #32
    8f00:	005e052a 	subseq	r0, lr, sl, lsr #10
    8f04:	55610000 	strbpl	r0, [r1, #-0]!
    8f08:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8f0c:	000028a9 	andeq	r2, r0, r9, lsr #17
    8f10:	9f054001 	svcls	0x00054001
    8f14:	8a000000 	bhi	8f1c <__Stack_Size+0x8b1c>
    8f18:	16080083 	strne	r0, [r8], -r3, lsl #1
    8f1c:	01000000 	mrseq	r0, (UNDEF: 0)
    8f20:	000aff9c 	muleq	sl, ip, pc	; <UNPREDICTABLE>
    8f24:	28411600 	stmdacs	r1, {r9, sl, ip}^
    8f28:	40010000 	andmi	r0, r1, r0
    8f2c:	0002b105 	andeq	fp, r2, r5, lsl #2
    8f30:	00558200 	subseq	r8, r5, r0, lsl #4
    8f34:	2baa1600 	blcs	fea8e73c <SCS_BASE+0x1ea8073c>
    8f38:	40010000 	andmi	r0, r1, r0
    8f3c:	00004c05 	andeq	r4, r0, r5, lsl #24
    8f40:	0055a300 	subseq	sl, r5, r0, lsl #6
    8f44:	2ad21700 	bcs	ff48eb4c <SCS_BASE+0x1f480b4c>
    8f48:	42010000 	andmi	r0, r1, #0
    8f4c:	00009f05 	andeq	r9, r0, r5, lsl #30
    8f50:	0055c400 	subseq	ip, r5, r0, lsl #8
    8f54:	2bb11700 	blcs	fec4eb5c <SCS_BASE+0x1ec40b5c>
    8f58:	43010000 	movwmi	r0, #4096	; 0x1000
    8f5c:	00003a05 	andeq	r3, r0, r5, lsl #20
    8f60:	0055e300 	subseq	lr, r5, r0, lsl #6
    8f64:	29811700 	stmibcs	r1, {r8, r9, sl, ip}
    8f68:	43010000 	movwmi	r0, #4096	; 0x1000
    8f6c:	00003a05 	andeq	r3, r0, r5, lsl #20
    8f70:	0055fe00 	subseq	pc, r5, r0, lsl #28
    8f74:	14140000 	ldrne	r0, [r4], #-0
    8f78:	01000029 	tsteq	r0, r9, lsr #32
    8f7c:	83a0056b 	movhi	r0, #448790528	; 0x1ac00000
    8f80:	00080800 	andeq	r0, r8, r0, lsl #16
    8f84:	9c010000 	stcls	0, cr0, [r1], {-0}
    8f88:	00000b44 	andeq	r0, r0, r4, asr #22
    8f8c:	00284115 	eoreq	r4, r8, r5, lsl r1
    8f90:	056b0100 	strbeq	r0, [fp, #-256]!	; 0x100
    8f94:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8f98:	aa165001 	bge	59cfa4 <__Stack_Size+0x59cba4>
    8f9c:	0100002b 	tsteq	r0, fp, lsr #32
    8fa0:	004c056b 	subeq	r0, ip, fp, ror #10
    8fa4:	56250000 	strtpl	r0, [r5], -r0
    8fa8:	b1170000 	tstlt	r7, r0
    8fac:	0100002b 	tsteq	r0, fp, lsr #32
    8fb0:	005e056d 	subseq	r0, lr, sp, ror #10
    8fb4:	56460000 	strbpl	r0, [r6], -r0
    8fb8:	1a000000 	bne	8fc0 <__Stack_Size+0x8bc0>
    8fbc:	00002aab 	andeq	r2, r0, fp, lsr #21
    8fc0:	1b011405 	blne	4dfdc <__Stack_Size+0x4dbdc>
    8fc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    8fc8:	0000bf1b 	andeq	fp, r0, fp, lsl pc
    8fcc:	b7000000 	strlt	r0, [r0, -r0]
    8fd0:	04000008 	streq	r0, [r0], #-8
    8fd4:	000c4000 	andeq	r4, ip, r0
    8fd8:	30010400 	andcc	r0, r1, r0, lsl #8
    8fdc:	01000006 	tsteq	r0, r6
    8fe0:	00002d7e 	andeq	r2, r0, lr, ror sp
    8fe4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8fe8:	080083a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, pc}
    8fec:	00000478 	andeq	r0, r0, r8, ror r4
    8ff0:	000018f6 	strdeq	r1, [r0], -r6
    8ff4:	a6050402 	strge	r0, [r5], -r2, lsl #8
    8ff8:	0200000a 	andeq	r0, r0, #10
    8ffc:	108c0502 	addne	r0, ip, r2, lsl #10
    9000:	01020000 	mrseq	r0, (UNDEF: 2)
    9004:	0004e106 	andeq	lr, r4, r6, lsl #2
    9008:	33750300 	cmncc	r5, #0, 6
    900c:	27020032 	smladxcs	r2, r2, r0, r0
    9010:	00000045 	andeq	r0, r0, r5, asr #32
    9014:	78070402 	stmdavc	r7, {r1, sl}
    9018:	0300000e 	movweq	r0, #14
    901c:	00363175 	eorseq	r3, r6, r5, ror r1
    9020:	00572802 	subseq	r2, r7, r2, lsl #16
    9024:	02020000 	andeq	r0, r2, #0
    9028:	00038f07 	andeq	r8, r3, r7, lsl #30
    902c:	38750300 	ldmdacc	r5!, {r8, r9}^
    9030:	68290200 	stmdavs	r9!, {r9}
    9034:	02000000 	andeq	r0, r0, #0
    9038:	04df0801 	ldrbeq	r0, [pc], #2049	; 9040 <__Stack_Size+0x8c40>
    903c:	e7040000 	str	r0, [r4, -r0]
    9040:	0200001c 	andeq	r0, r0, #28
    9044:	00007a2f 	andeq	r7, r0, pc, lsr #20
    9048:	00450500 	subeq	r0, r5, r0, lsl #10
    904c:	1d040000 	stcne	0, cr0, [r4, #-0]
    9050:	02000004 	andeq	r0, r0, #4
    9054:	00008a30 	andeq	r8, r0, r0, lsr sl
    9058:	00570500 	subseq	r0, r7, r0, lsl #10
    905c:	01060000 	mrseq	r0, (UNDEF: 6)
    9060:	00a43902 	adceq	r3, r4, r2, lsl #18
    9064:	dc070000 	stcle	0, cr0, [r7], {-0}
    9068:	00000003 	andeq	r0, r0, r3
    906c:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    9070:	04000100 	streq	r0, [r0], #-256	; 0x100
    9074:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    9078:	008f3902 	addeq	r3, pc, r2, lsl #18
    907c:	01060000 	mrseq	r0, (UNDEF: 6)
    9080:	00c43b02 	sbceq	r3, r4, r2, lsl #22
    9084:	b1070000 	mrslt	r0, (UNDEF: 7)
    9088:	0000000d 	andeq	r0, r0, sp
    908c:	000e0607 	andeq	r0, lr, r7, lsl #12
    9090:	04000100 	streq	r0, [r0], #-256	; 0x100
    9094:	00000e42 	andeq	r0, r0, r2, asr #28
    9098:	00af3b02 	adceq	r3, pc, r2, lsl #22
    909c:	04020000 	streq	r0, [r2], #-0
    90a0:	00003707 	andeq	r3, r0, r7, lsl #14
    90a4:	03240900 	teqeq	r4, #0, 18
    90a8:	0152010c 	cmpeq	r2, ip, lsl #2
    90ac:	410a0000 	mrsmi	r0, (UNDEF: 10)
    90b0:	03005243 	movweq	r5, #579	; 0x243
    90b4:	006f010e 	rsbeq	r0, pc, lr, lsl #2
    90b8:	0b000000 	bleq	90c0 <__Stack_Size+0x8cc0>
    90bc:	00002d01 	andeq	r2, r0, r1, lsl #26
    90c0:	6f010f03 	svcvs	0x00010f03
    90c4:	04000000 	streq	r0, [r0], #-0
    90c8:	002cfe0b 	eoreq	pc, ip, fp, lsl #28
    90cc:	01100300 	tsteq	r0, r0, lsl #6
    90d0:	0000006f 	andeq	r0, r0, pc, rrx
    90d4:	52530a08 	subspl	r0, r3, #8, 20	; 0x8000
    90d8:	01110300 	tsteq	r1, r0, lsl #6
    90dc:	0000006f 	andeq	r0, r0, pc, rrx
    90e0:	52430a0c 	subpl	r0, r3, #12, 20	; 0xc000
    90e4:	01120300 	tsteq	r2, r0, lsl #6
    90e8:	0000006f 	andeq	r0, r0, pc, rrx
    90ec:	52410a10 	subpl	r0, r1, #16, 20	; 0x10000
    90f0:	01130300 	tsteq	r3, r0, lsl #6
    90f4:	0000006f 	andeq	r0, r0, pc, rrx
    90f8:	2f270b14 	svccs	0x00270b14
    90fc:	14030000 	strne	r0, [r3], #-0
    9100:	00006f01 	andeq	r6, r0, r1, lsl #30
    9104:	4f0a1800 	svcmi	0x000a1800
    9108:	03005242 	movweq	r5, #578	; 0x242
    910c:	006f0115 	rsbeq	r0, pc, r5, lsl r1	; <UNPREDICTABLE>
    9110:	0b1c0000 	bleq	709118 <__Stack_Size+0x708d18>
    9114:	00002c94 	muleq	r0, r4, ip
    9118:	6f011603 	svcvs	0x00011603
    911c:	20000000 	andcs	r0, r0, r0
    9120:	2f300c00 	svccs	0x00300c00
    9124:	17030000 	strne	r0, [r3, -r0]
    9128:	0000d601 	andeq	sp, r0, r1, lsl #12
    912c:	03100900 	tsteq	r0, #0, 18
    9130:	01d00119 	bicseq	r0, r0, r9, lsl r1
    9134:	520a0000 	andpl	r0, sl, #0
    9138:	03005044 	movweq	r5, #68	; 0x44
    913c:	007f011b 	rsbseq	r0, pc, fp, lsl r1	; <UNPREDICTABLE>
    9140:	0b000000 	bleq	9148 <__Stack_Size+0x8d48>
    9144:	00002eef 	andeq	r2, r0, pc, ror #29
    9148:	7f011c03 	svcvc	0x00011c03
    914c:	02000000 	andeq	r0, r0, #0
    9150:	002ef40b 	eoreq	pc, lr, fp, lsl #8
    9154:	011d0300 	tsteq	sp, r0, lsl #6
    9158:	0000007f 	andeq	r0, r0, pc, ror r0
    915c:	2efa0b04 	vmovcs.f64	d16, #164	; 0xa4
    9160:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    9164:	00007f01 	andeq	r7, r0, r1, lsl #30
    9168:	c70b0600 	strgt	r0, [fp, -r0, lsl #12]
    916c:	0300002c 	movweq	r0, #44	; 0x2c
    9170:	007f011f 	rsbseq	r0, pc, pc, lsl r1	; <UNPREDICTABLE>
    9174:	0b080000 	bleq	20917c <__Stack_Size+0x208d7c>
    9178:	00002ccc 	andeq	r2, r0, ip, asr #25
    917c:	7f012003 	svcvc	0x00012003
    9180:	0a000000 	beq	9188 <__Stack_Size+0x8d88>
    9184:	002cd10b 	eoreq	sp, ip, fp, lsl #2
    9188:	01210300 	teqeq	r1, r0, lsl #6
    918c:	0000007f 	andeq	r0, r0, pc, ror r0
    9190:	2cd60b0c 	vldmiacs	r6, {d16-d21}
    9194:	22030000 	andcs	r0, r3, #0
    9198:	00007f01 	andeq	r7, r0, r1, lsl #30
    919c:	0c000e00 	stceq	14, cr0, [r0], {-0}
    91a0:	00002e5a 	andeq	r2, r0, sl, asr lr
    91a4:	5e012303 	cdppl	3, 0, cr2, cr1, cr3, {0}
    91a8:	06000001 	streq	r0, [r0], -r1
    91ac:	031d0401 	tsteq	sp, #16777216	; 0x1000000
    91b0:	07000002 	streq	r0, [r0, -r2]
    91b4:	00002dd5 	ldrdeq	r2, [r0], -r5
    91b8:	2d5a0701 	ldclcs	7, cr0, [sl, #-4]
    91bc:	07020000 	streq	r0, [r2, -r0]
    91c0:	00002c42 	andeq	r2, r0, r2, asr #24
    91c4:	2dc60703 	stclcs	7, cr0, [r6, #12]
    91c8:	07040000 	streq	r0, [r4, -r0]
    91cc:	00002dea 	andeq	r2, r0, sl, ror #27
    91d0:	ba040005 	blt	1091ec <__Stack_Size+0x108dec>
    91d4:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    91d8:	0001dc23 	andeq	sp, r1, r3, lsr #24
    91dc:	2e4a0d00 	cdpcs	13, 4, cr0, cr10, cr0, {0}
    91e0:	3f010000 	svccc	0x00010000
    91e4:	00020303 	andeq	r0, r2, r3, lsl #6
    91e8:	022c0100 	eoreq	r0, ip, #0, 2
    91ec:	410e0000 	mrsmi	r0, (UNDEF: 14)
    91f0:	0100002d 	tsteq	r0, sp, lsr #32
    91f4:	02030341 	andeq	r0, r3, #67108865	; 0x4000001
    91f8:	0f000000 	svceq	0x00000000
    91fc:	0000190c 	andeq	r1, r0, ip, lsl #18
    9200:	83a85601 			; <UNDEFINED> instruction: 0x83a85601
    9204:	00180800 	andseq	r0, r8, r0, lsl #16
    9208:	9c010000 	stcls	0, cr0, [r1], {-0}
    920c:	00000251 	andeq	r0, r0, r1, asr r2
    9210:	002c6210 	eoreq	r6, ip, r0, lsl r2
    9214:	3a560100 	bcc	158961c <__Stack_Size+0x158921c>
    9218:	6d000000 	stcvs	0, cr0, [r0, #-0]
    921c:	00000056 	andeq	r0, r0, r6, asr r0
    9220:	002e650f 	eoreq	r6, lr, pc, lsl #10
    9224:	c06a0100 	rsbgt	r0, sl, r0, lsl #2
    9228:	18080083 	stmdane	r8, {r0, r1, r7}
    922c:	01000000 	mrseq	r0, (UNDEF: 0)
    9230:	0002769c 	muleq	r2, ip, r6
    9234:	2e341000 	cdpcs	0, 3, cr1, cr4, cr0, {0}
    9238:	6a010000 	bvs	49240 <__Stack_Size+0x48e40>
    923c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9240:	0000568e 	andeq	r5, r0, lr, lsl #13
    9244:	19530f00 	ldmdbne	r3, {r8, r9, sl, fp}^
    9248:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    924c:	080083d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, pc}
    9250:	00000018 	andeq	r0, r0, r8, lsl r0
    9254:	029b9c01 	addseq	r9, fp, #256	; 0x100
    9258:	59100000 	ldmdbpl	r0, {}	; <UNPREDICTABLE>
    925c:	0100002f 	tsteq	r0, pc, lsr #32
    9260:	00003a7e 	andeq	r3, r0, lr, ror sl
    9264:	0056af00 	subseq	sl, r6, r0, lsl #30
    9268:	99110000 	ldmdbls	r1, {}	; <UNPREDICTABLE>
    926c:	0100002c 	tsteq	r0, ip, lsr #32
    9270:	0083f090 	umulleq	pc, r3, r0, r0	; <UNPREDICTABLE>
    9274:	00001808 	andeq	r1, r0, r8, lsl #16
    9278:	119c0100 	orrsne	r0, ip, r0, lsl #2
    927c:	00002d69 	andeq	r2, r0, r9, ror #26
    9280:	84089e01 	strhi	r9, [r8], #-3585	; 0xe01
    9284:	00100800 	andseq	r0, r0, r0, lsl #16
    9288:	9c010000 	stcls	0, cr0, [r1], {-0}
    928c:	002e9a12 	eoreq	r9, lr, r2, lsl sl
    9290:	02960100 	addseq	r0, r6, #0, 2
    9294:	0000003a 	andeq	r0, r0, sl, lsr r0
    9298:	08008418 	stmdaeq	r0, {r3, r4, sl, pc}
    929c:	0000000c 	andeq	r0, r0, ip
    92a0:	db129c01 	blle	4b02ac <__Stack_Size+0x4afeac>
    92a4:	0100002c 	tsteq	r0, ip, lsr #32
    92a8:	003a02a3 	eorseq	r0, sl, r3, lsr #5
    92ac:	84240000 	strthi	r0, [r4], #-0
    92b0:	000c0800 	andeq	r0, ip, r0, lsl #16
    92b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    92b8:	002e0013 	eoreq	r0, lr, r3, lsl r0
    92bc:	02b10100 	adcseq	r0, r1, #0, 2
    92c0:	000000a4 	andeq	r0, r0, r4, lsr #1
    92c4:	08008430 	stmdaeq	r0, {r4, r5, sl, pc}
    92c8:	00000010 	andeq	r0, r0, r0, lsl r0
    92cc:	03149c01 	tsteq	r4, #256	; 0x100
    92d0:	34140000 	ldrcc	r0, [r4], #-0
    92d4:	0100002c 	tsteq	r0, ip, lsr #32
    92d8:	00a402b3 			; <UNDEFINED> instruction: 0x00a402b3
    92dc:	56d00000 	ldrbpl	r0, [r0], r0
    92e0:	13000000 	movwne	r0, #0
    92e4:	00002c70 	andeq	r2, r0, r0, ror ip
    92e8:	a402c701 	strge	ip, [r2], #-1793	; 0x701
    92ec:	40000000 	andmi	r0, r0, r0
    92f0:	10080084 	andne	r0, r8, r4, lsl #1
    92f4:	01000000 	mrseq	r0, (UNDEF: 0)
    92f8:	00033f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    92fc:	2ad21400 	bcs	ff48e304 <SCS_BASE+0x1f480304>
    9300:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    9304:	0000a402 	andeq	sl, r0, r2, lsl #8
    9308:	0056f500 	subseq	pc, r6, r0, lsl #10
    930c:	fc150000 	ldc2	0, cr0, [r5], {-0}
    9310:	0100002b 	tsteq	r0, fp, lsr #32
    9314:	845002e2 	ldrbhi	r0, [r0], #-738	; 0x2e2
    9318:	00180800 	andseq	r0, r8, r0, lsl #16
    931c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9320:	00000374 	andeq	r0, r0, r4, ror r3
    9324:	002f0c16 	eoreq	r0, pc, r6, lsl ip	; <UNPREDICTABLE>
    9328:	02e20100 	rsceq	r0, r2, #0, 2
    932c:	0000004c 	andeq	r0, r0, ip, asr #32
    9330:	0000571b 	andeq	r5, r0, fp, lsl r7
    9334:	00295217 	eoreq	r5, r9, r7, lsl r2
    9338:	02e20100 	rsceq	r0, r2, #0, 2
    933c:	000000c4 	andeq	r0, r0, r4, asr #1
    9340:	13005101 	movwne	r5, #257	; 0x101
    9344:	00002da2 	andeq	r2, r0, r2, lsr #27
    9348:	a4030101 	strge	r0, [r3], #-257	; 0x101
    934c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    9350:	20080084 	andcs	r0, r8, r4, lsl #1
    9354:	01000000 	mrseq	r0, (UNDEF: 0)
    9358:	0003af9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    935c:	2ec81600 	cdpcs	6, 12, cr1, cr8, cr0, {0}
    9360:	01010000 	mrseq	r0, (UNDEF: 1)
    9364:	00004c03 	andeq	r4, r0, r3, lsl #24
    9368:	00575500 	subseq	r5, r7, r0, lsl #10
    936c:	2ad21400 	bcs	ff48e374 <SCS_BASE+0x1f480374>
    9370:	03010000 	movweq	r0, #4096	; 0x1000
    9374:	0000a403 	andeq	sl, r0, r3, lsl #8
    9378:	00578f00 	subseq	r8, r7, r0, lsl #30
    937c:	b6150000 	ldrlt	r0, [r5], -r0
    9380:	0100002d 	tsteq	r0, sp, lsr #32
    9384:	8488032e 	strhi	r0, [r8], #814	; 0x32e
    9388:	000c0800 	andeq	r0, ip, r0, lsl #16
    938c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9390:	000003d4 	ldrdeq	r0, [r0], -r4
    9394:	002ec817 	eoreq	ip, lr, r7, lsl r8
    9398:	032e0100 	teqeq	lr, #0, 2
    939c:	0000004c 	andeq	r0, r0, ip, asr #32
    93a0:	18005001 	stmdane	r0, {r0, ip, lr}
    93a4:	0000020e 	andeq	r0, r0, lr, lsl #4
    93a8:	08008494 	stmdaeq	r0, {r2, r4, r7, sl, pc}
    93ac:	00000028 	andeq	r0, r0, r8, lsr #32
    93b0:	04009c01 	streq	r9, [r0], #-3073	; 0xc01
    93b4:	1f190000 	svcne	0x00190000
    93b8:	ae000002 	cdpge	0, 0, cr0, cr0, cr2, {0}
    93bc:	1a000057 	bne	9520 <__Stack_Size+0x9120>
    93c0:	080084a2 	stmdaeq	r0, {r1, r5, r7, sl, pc}
    93c4:	0000000e 	andeq	r0, r0, lr
    93c8:	00021f1b 	andeq	r1, r2, fp, lsl pc
    93cc:	1c000000 	stcne	0, cr0, [r0], {-0}
    93d0:	00002c8e 	andeq	r2, r0, lr, lsl #25
    93d4:	01038501 	tsteq	r3, r1, lsl #10
    93d8:	00000418 	andeq	r0, r0, r8, lsl r4
    93dc:	0100691d 	tsteq	r0, sp, lsl r9
    93e0:	006f0387 	rsbeq	r0, pc, r7, lsl #7
    93e4:	13000000 	movwne	r0, #0
    93e8:	00002f3e 	andeq	r2, r0, lr, lsr pc
    93ec:	03036601 	movweq	r6, #13825	; 0x3601
    93f0:	bc000002 	stclt	0, cr0, [r0], {2}
    93f4:	36080084 	strcc	r0, [r8], -r4, lsl #1
    93f8:	01000000 	mrseq	r0, (UNDEF: 0)
    93fc:	00048c9c 	muleq	r4, ip, ip
    9400:	2df81600 	ldclcs	6, cr1, [r8]
    9404:	66010000 	strvs	r0, [r1], -r0
    9408:	00003a03 	andeq	r3, r0, r3, lsl #20
    940c:	0057cd00 	subseq	ip, r7, r0, lsl #26
    9410:	29871400 	stmibcs	r7, {sl, ip}
    9414:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    9418:	00020303 	andeq	r0, r2, r3, lsl #6
    941c:	0057eb00 	subseq	lr, r7, r0, lsl #22
    9420:	04001e00 	streq	r1, [r0], #-3584	; 0xe00
    9424:	84ca0000 	strbhi	r0, [sl], #0
    9428:	00120800 	andseq	r0, r2, r0, lsl #16
    942c:	70010000 	andvc	r0, r1, r0
    9430:	00047903 	andeq	r7, r4, r3, lsl #18
    9434:	84ca1a00 	strbhi	r1, [sl], #2560	; 0xa00
    9438:	00120800 	andseq	r0, r2, r0, lsl #16
    943c:	0d1f0000 	ldceq	0, cr0, [pc, #-0]	; 9444 <__Stack_Size+0x9044>
    9440:	02000004 	andeq	r0, r0, #4
    9444:	00007491 	muleq	r0, r1, r4
    9448:	0084c420 	addeq	ip, r4, r0, lsr #8
    944c:	00020e08 	andeq	r0, r2, r8, lsl #28
    9450:	84e02000 	strbthi	r2, [r0], #0
    9454:	020e0800 	andeq	r0, lr, #0, 16
    9458:	21000000 	mrscs	r0, (UNDEF: 0)
    945c:	00002c52 	andeq	r2, r0, r2, asr ip
    9460:	0203ad01 	andeq	sl, r3, #1, 26	; 0x40
    9464:	84f20000 	ldrbthi	r0, [r2], #0
    9468:	00420800 	subeq	r0, r2, r0, lsl #16
    946c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9470:	000004ea 	andeq	r0, r0, sl, ror #9
    9474:	002d4d10 	eoreq	r4, sp, r0, lsl sp
    9478:	3aad0100 	bcc	feb49880 <SCS_BASE+0x1eb3b880>
    947c:	20000000 	andcs	r0, r0, r0
    9480:	22000058 	andcs	r0, r0, #88	; 0x58
    9484:	00002987 	andeq	r2, r0, r7, lsl #19
    9488:	0203af01 	andeq	sl, r3, #1, 30
    948c:	584c0000 	stmdapl	ip, {}^	; <UNPREDICTABLE>
    9490:	fe230000 	cdp2	0, 2, cr0, cr3, cr0, {0}
    9494:	18080084 	stmdane	r8, {r2, r7}
    9498:	d8000004 	stmdale	r0, {r2}
    949c:	24000004 	strcs	r0, [r0], #-4
    94a0:	0a035001 	beq	dd4ac <__Stack_Size+0xdd0ac>
    94a4:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    94a8:	0800851e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, pc}
    94ac:	00000418 	andeq	r0, r0, r8, lsl r4
    94b0:	03500124 	cmpeq	r0, #36, 2
    94b4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    94b8:	2ca62100 	stfcss	f2, [r6]
    94bc:	d4010000 	strle	r0, [r1], #-0
    94c0:	00000203 	andeq	r0, r0, r3, lsl #4
    94c4:	08008534 	stmdaeq	r0, {r2, r4, r5, r8, sl, pc}
    94c8:	0000003c 	andeq	r0, r0, ip, lsr r0
    94cc:	05399c01 	ldreq	r9, [r9, #-3073]!	; 0xc01
    94d0:	87220000 	strhi	r0, [r2, -r0]!
    94d4:	01000029 	tsteq	r0, r9, lsr #32
    94d8:	000203d6 	ldrdeq	r0, [r2], -r6
    94dc:	00587600 	subseq	r7, r8, r0, lsl #12
    94e0:	853e2300 	ldrhi	r2, [lr, #-768]!	; 0x300
    94e4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    94e8:	05270000 	streq	r0, [r7, #-0]!
    94ec:	01240000 	teqeq	r4, r0
    94f0:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    94f4:	5c25000f 	stcpl	0, cr0, [r5], #-60	; 0xffffffc4
    94f8:	18080085 	stmdane	r8, {r0, r2, r7}
    94fc:	24000004 	strcs	r0, [r0], #-4
    9500:	0a035001 	beq	dd50c <__Stack_Size+0xdd10c>
    9504:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9508:	002c1d21 	eoreq	r1, ip, r1, lsr #26
    950c:	03f70100 	mvnseq	r0, #0, 2
    9510:	70000002 	andvc	r0, r0, r2
    9514:	70080085 	andvc	r0, r8, r5, lsl #1
    9518:	01000000 	mrseq	r0, (UNDEF: 0)
    951c:	00059b9c 	muleq	r5, ip, fp
    9520:	29872200 	stmibcs	r7, {r9, sp}
    9524:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    9528:	00000203 	andeq	r0, r0, r3, lsl #4
    952c:	000058a0 	andeq	r5, r0, r0, lsr #17
    9530:	00857a23 	addeq	r7, r5, r3, lsr #20
    9534:	00041808 	andeq	r1, r4, r8, lsl #16
    9538:	00057600 	andeq	r7, r5, r0, lsl #12
    953c:	50012400 	andpl	r2, r1, r0, lsl #8
    9540:	0fff0a03 	svceq	0x00ff0a03
    9544:	85a22300 	strhi	r2, [r2, #768]!	; 0x300
    9548:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    954c:	058b0000 	streq	r0, [fp]
    9550:	01240000 	teqeq	r4, r0
    9554:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    9558:	c425000f 	strtgt	r0, [r5], #-15
    955c:	18080085 	stmdane	r8, {r0, r2, r7}
    9560:	24000004 	strcs	r0, [r0], #-4
    9564:	3f015001 	svccc	0x00015001
    9568:	15130000 	ldrne	r0, [r3, #-0]
    956c:	0100002f 	tsteq	r0, pc, lsr #32
    9570:	02030136 	andeq	r0, r3, #-2147483635	; 0x8000000d
    9574:	85e00000 	strbhi	r0, [r0, #0]!
    9578:	00480800 	subeq	r0, r8, r0, lsl #16
    957c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9580:	0000061b 	andeq	r0, r0, fp, lsl r6
    9584:	0045e016 	subeq	lr, r5, r6, lsl r0
    9588:	01360100 	teqeq	r6, r0, lsl #2
    958c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9590:	000058d5 	ldrdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    9594:	002e2f16 	eoreq	r2, lr, r6, lsl pc
    9598:	01360100 	teqeq	r6, r0, lsl #2
    959c:	0000003a 	andeq	r0, r0, sl, lsr r0
    95a0:	00005901 	andeq	r5, r0, r1, lsl #18
    95a4:	00298714 	eoreq	r8, r9, r4, lsl r7
    95a8:	01380100 	teqeq	r8, r0, lsl #2
    95ac:	00000203 	andeq	r0, r0, r3, lsl #4
    95b0:	0000592d 	andeq	r5, r0, sp, lsr #18
    95b4:	0085ec23 	addeq	lr, r5, r3, lsr #24
    95b8:	00041808 	andeq	r1, r4, r8, lsl #16
    95bc:	0005f800 	andeq	pc, r5, r0, lsl #16
    95c0:	50012400 	andpl	r2, r1, r0, lsl #8
    95c4:	23003f01 	movwcs	r3, #3841	; 0xf01
    95c8:	08008604 	stmdaeq	r0, {r2, r9, sl, pc}
    95cc:	00000418 	andeq	r0, r0, r8, lsl r4
    95d0:	0000060b 	andeq	r0, r0, fp, lsl #12
    95d4:	01500124 	cmpeq	r0, r4, lsr #2
    95d8:	1225003f 	eorne	r0, r5, #63	; 0x3f
    95dc:	18080086 	stmdane	r8, {r1, r2, r7}
    95e0:	24000004 	strcs	r0, [r0], #-4
    95e4:	3f015001 	svccc	0x00015001
    95e8:	b2130000 	andslt	r0, r3, #0
    95ec:	0100002e 	tsteq	r0, lr, lsr #32
    95f0:	02030171 	andeq	r0, r3, #1073741852	; 0x4000001c
    95f4:	86280000 	strthi	r0, [r8], -r0
    95f8:	00380800 	eorseq	r0, r8, r0, lsl #16
    95fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    9600:	00000688 	andeq	r0, r0, r8, lsl #13
    9604:	0045e016 	subeq	lr, r5, r6, lsl r0
    9608:	01710100 	cmneq	r1, r0, lsl #2
    960c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9610:	00005962 	andeq	r5, r0, r2, ror #18
    9614:	002e2f16 	eoreq	r2, lr, r6, lsl pc
    9618:	01710100 	cmneq	r1, r0, lsl #2
    961c:	0000004c 	andeq	r0, r0, ip, asr #32
    9620:	0000598e 	andeq	r5, r0, lr, lsl #19
    9624:	00298714 	eoreq	r8, r9, r4, lsl r7
    9628:	01730100 	cmneq	r3, r0, lsl #2
    962c:	00000203 	andeq	r0, r0, r3, lsl #4
    9630:	000059af 	andeq	r5, r0, pc, lsr #19
    9634:	00863423 	addeq	r3, r6, r3, lsr #8
    9638:	00041808 	andeq	r1, r4, r8, lsl #16
    963c:	00067800 	andeq	r7, r6, r0, lsl #16
    9640:	50012400 	andpl	r2, r1, r0, lsl #8
    9644:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    9648:	0800864a 	stmdaeq	r0, {r1, r3, r6, r9, sl, pc}
    964c:	00000418 	andeq	r0, r0, r8, lsl r4
    9650:	01500124 	cmpeq	r0, r4, lsr #2
    9654:	1300003f 	movwne	r0, #63	; 0x3f
    9658:	00002e7e 	andeq	r2, r0, lr, ror lr
    965c:	03019901 	movweq	r9, #6401	; 0x1901
    9660:	60000002 	andvs	r0, r0, r2
    9664:	44080086 	strmi	r0, [r8], #-134	; 0x86
    9668:	01000000 	mrseq	r0, (UNDEF: 0)
    966c:	0006f59c 	muleq	r6, ip, r5
    9670:	45e01600 	strbmi	r1, [r0, #1536]!	; 0x600
    9674:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    9678:	00003a01 	andeq	r3, r0, r1, lsl #20
    967c:	0059d900 	subseq	sp, r9, r0, lsl #18
    9680:	2e2f1600 	cfmadda32cs	mvax0, mvax1, mvfx15, mvfx0
    9684:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    9688:	00005e01 	andeq	r5, r0, r1, lsl #28
    968c:	005a0500 	subseq	r0, sl, r0, lsl #10
    9690:	29871400 	stmibcs	r7, {sl, ip}
    9694:	9b010000 	blls	4969c <__Stack_Size+0x4929c>
    9698:	00020301 	andeq	r0, r2, r1, lsl #6
    969c:	005a2600 	subseq	r2, sl, r0, lsl #12
    96a0:	866c2300 	strbthi	r2, [ip], -r0, lsl #6
    96a4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    96a8:	06e50000 	strbteq	r0, [r5], r0
    96ac:	01240000 	teqeq	r4, r0
    96b0:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    96b4:	00868c25 	addeq	r8, r6, r5, lsr #24
    96b8:	00041808 	andeq	r1, r4, r8, lsl #16
    96bc:	50012400 	andpl	r2, r1, r0, lsl #8
    96c0:	00003f01 	andeq	r3, r0, r1, lsl #30
    96c4:	002ed313 	eoreq	sp, lr, r3, lsl r3
    96c8:	01ca0100 	biceq	r0, sl, r0, lsl #2
    96cc:	00000203 	andeq	r0, r0, r3, lsl #4
    96d0:	080086a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, pc}
    96d4:	0000009c 	muleq	r0, ip, r0
    96d8:	07cb9c01 	strbeq	r9, [fp, r1, lsl #24]
    96dc:	00160000 	andseq	r0, r6, r0
    96e0:	0100002f 	tsteq	r0, pc, lsr #32
    96e4:	003a01ca 	eorseq	r0, sl, sl, asr #3
    96e8:	5a500000 	bpl	14096f0 <__Stack_Size+0x14092f0>
    96ec:	2a140000 	bcs	5096f4 <__Stack_Size+0x5092f4>
    96f0:	0100002e 	tsteq	r0, lr, lsr #32
    96f4:	004c01cc 	subeq	r0, ip, ip, asr #3
    96f8:	5a990000 	bpl	fe649700 <SCS_BASE+0x1e63b700>
    96fc:	e0140000 	ands	r0, r4, r0
    9700:	0100002d 	tsteq	r0, sp, lsr #32
    9704:	004c01cc 	subeq	r0, ip, ip, asr #3
    9708:	5ae50000 	bpl	ff949710 <SCS_BASE+0x1f93b710>
    970c:	0b140000 	bleq	509714 <__Stack_Size+0x509314>
    9710:	0100002c 	tsteq	r0, ip, lsr #32
    9714:	004c01cc 	subeq	r0, ip, ip, asr #3
    9718:	5b3d0000 	blpl	f49720 <__Stack_Size+0xf49320>
    971c:	74140000 	ldrvc	r0, [r4], #-0
    9720:	0100002d 	tsteq	r0, sp, lsr #32
    9724:	004c01cc 	subeq	r0, ip, ip, asr #3
    9728:	5b990000 	blpl	fe649730 <SCS_BASE+0x1e63b730>
    972c:	87140000 	ldrhi	r0, [r4, -r0]
    9730:	01000029 	tsteq	r0, r9, lsr #32
    9734:	020301ce 	andeq	r0, r3, #-2147483597	; 0x80000033
    9738:	5be10000 	blpl	ff849740 <SCS_BASE+0x1f83b740>
    973c:	ae230000 	cdpge	0, 2, cr0, cr3, cr0, {0}
    9740:	18080086 	stmdane	r8, {r1, r2, r7}
    9744:	82000004 	andhi	r0, r0, #4
    9748:	24000007 	strcs	r0, [r0], #-7
    974c:	3f015001 	svccc	0x00015001
    9750:	86e22300 	strbthi	r2, [r2], r0, lsl #6
    9754:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    9758:	07950000 	ldreq	r0, [r5, r0]
    975c:	01240000 	teqeq	r4, r0
    9760:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    9764:	0086f223 	addeq	pc, r6, r3, lsr #4
    9768:	00041808 	andeq	r1, r4, r8, lsl #16
    976c:	0007a800 	andeq	sl, r7, r0, lsl #16
    9770:	50012400 	andpl	r2, r1, r0, lsl #8
    9774:	23003f01 	movwcs	r3, #3841	; 0xf01
    9778:	08008708 	stmdaeq	r0, {r3, r8, r9, sl, pc}
    977c:	00000418 	andeq	r0, r0, r8, lsl r4
    9780:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    9784:	01500124 	cmpeq	r0, r4, lsr #2
    9788:	2025003f 	eorcs	r0, r5, pc, lsr r0
    978c:	18080087 	stmdane	r8, {r0, r1, r2, r7}
    9790:	24000004 	strcs	r0, [r0], #-4
    9794:	3f015001 	svccc	0x00015001
    9798:	29130000 	ldmdbcs	r3, {}	; <UNPREDICTABLE>
    979c:	0100002d 	tsteq	r0, sp, lsr #32
    97a0:	02030219 	andeq	r0, r3, #-1879048191	; 0x90000001
    97a4:	87400000 	strbhi	r0, [r0, -r0]
    97a8:	008c0800 	addeq	r0, ip, r0, lsl #16
    97ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    97b0:	00000841 	andeq	r0, r0, r1, asr #16
    97b4:	00295216 	eoreq	r5, r9, r6, lsl r2
    97b8:	02190100 	andseq	r0, r9, #0, 2
    97bc:	000000c4 	andeq	r0, r0, r4, asr #1
    97c0:	00005c37 	andeq	r5, r0, r7, lsr ip
    97c4:	00298714 	eoreq	r8, r9, r4, lsl r7
    97c8:	021b0100 	andseq	r0, fp, #0, 2
    97cc:	00000203 	andeq	r0, r0, r3, lsl #4
    97d0:	00005c58 	andeq	r5, r0, r8, asr ip
    97d4:	00874c23 	addeq	r4, r7, r3, lsr #24
    97d8:	00041808 	andeq	r1, r4, r8, lsl #16
    97dc:	00081a00 	andeq	r1, r8, r0, lsl #20
    97e0:	50012400 	andpl	r2, r1, r0, lsl #8
    97e4:	0fff0a03 	svceq	0x00ff0a03
    97e8:	87742300 	ldrbhi	r2, [r4, -r0, lsl #6]!
    97ec:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    97f0:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
    97f4:	01240000 	teqeq	r4, r0
    97f8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    97fc:	9e25000f 	cdpls	0, 2, cr0, cr5, cr15, {0}
    9800:	18080087 	stmdane	r8, {r0, r1, r2, r7}
    9804:	24000004 	strcs	r0, [r0], #-4
    9808:	0a035001 	beq	dd814 <__Stack_Size+0xdd414>
    980c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9810:	002d0626 	eoreq	r0, sp, r6, lsr #12
    9814:	026a0100 	rsbeq	r0, sl, #0, 2
    9818:	00000203 	andeq	r0, r0, r3, lsl #4
    981c:	080087cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, pc}
    9820:	00000054 	andeq	r0, r0, r4, asr r0
    9824:	21169c01 	tstcs	r6, r1, lsl #24
    9828:	0100002d 	tsteq	r0, sp, lsr #32
    982c:	004c026a 	subeq	r0, ip, sl, ror #4
    9830:	5c8d0000 	stcpl	0, cr0, [sp], {0}
    9834:	15160000 	ldrne	r0, [r6, #-0]
    9838:	0100002c 	tsteq	r0, ip, lsr #32
    983c:	004c026a 	subeq	r0, ip, sl, ror #4
    9840:	5cae0000 	stcpl	0, cr0, [lr]
    9844:	21160000 	tstcs	r6, r0
    9848:	0100002e 	tsteq	r0, lr, lsr #32
    984c:	004c026a 	subeq	r0, ip, sl, ror #4
    9850:	5ccf0000 	stclpl	0, cr0, [pc], {0}
    9854:	87140000 	ldrhi	r0, [r4, -r0]
    9858:	01000029 	tsteq	r0, r9, lsr #32
    985c:	0203026c 	andeq	r0, r3, #108, 4	; 0xc0000006
    9860:	5cf00000 	ldclpl	0, cr0, [r0]
    9864:	e6230000 	strt	r0, [r3], -r0
    9868:	18080087 	stmdane	r8, {r0, r1, r2, r7}
    986c:	aa000004 	bge	9884 <__Stack_Size+0x9484>
    9870:	24000008 	strcs	r0, [r0], #-8
    9874:	3f015001 	svccc	0x00015001
    9878:	88042500 	stmdahi	r4, {r8, sl, sp}
    987c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    9880:	01240000 	teqeq	r4, r0
    9884:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    9888:	07430000 	strbeq	r0, [r3, -r0]
    988c:	00040000 	andeq	r0, r4, r0
    9890:	00000e8e 	andeq	r0, r0, lr, lsl #29
    9894:	06300104 	ldrteq	r0, [r0], -r4, lsl #2
    9898:	cb010000 	blgt	498a0 <__Stack_Size+0x494a0>
    989c:	d000002f 	andle	r0, r0, pc, lsr #32
    98a0:	20000002 	andcs	r0, r0, r2
    98a4:	56080088 	strpl	r0, [r8], -r8, lsl #1
    98a8:	f7000002 			; <UNDEFINED> instruction: 0xf7000002
    98ac:	0200001a 	andeq	r0, r0, #26
    98b0:	0aa60504 	beq	fe98acc8 <SCS_BASE+0x1e97ccc8>
    98b4:	02020000 	andeq	r0, r2, #0
    98b8:	00108c05 	andseq	r8, r0, r5, lsl #24
    98bc:	06010200 	streq	r0, [r1], -r0, lsl #4
    98c0:	000004e1 	andeq	r0, r0, r1, ror #9
    98c4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    98c8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    98cc:	02000000 	andeq	r0, r0, #0
    98d0:	0e780704 	cdpeq	7, 7, cr0, cr8, cr4, {0}
    98d4:	75030000 	strvc	r0, [r3, #-0]
    98d8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    98dc:	00005728 	andeq	r5, r0, r8, lsr #14
    98e0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    98e4:	0000038f 	andeq	r0, r0, pc, lsl #7
    98e8:	00387503 	eorseq	r7, r8, r3, lsl #10
    98ec:	00682902 	rsbeq	r2, r8, r2, lsl #18
    98f0:	01020000 	mrseq	r0, (UNDEF: 2)
    98f4:	0004df08 	andeq	sp, r4, r8, lsl #30
    98f8:	1ce70400 	cfstrdne	mvd0, [r7]
    98fc:	2f020000 	svccs	0x00020000
    9900:	0000007a 	andeq	r0, r0, sl, ror r0
    9904:	00004505 	andeq	r4, r0, r5, lsl #10
    9908:	02010600 	andeq	r0, r1, #0, 12
    990c:	0000943b 	andeq	r9, r0, fp, lsr r4
    9910:	0db10700 	ldceq	7, cr0, [r1]
    9914:	07000000 	streq	r0, [r0, -r0]
    9918:	00000e06 	andeq	r0, r0, r6, lsl #28
    991c:	42040001 	andmi	r0, r4, #1
    9920:	0200000e 	andeq	r0, r0, #14
    9924:	00007f3b 	andeq	r7, r0, fp, lsr pc
    9928:	07040200 	streq	r0, [r4, -r0, lsl #4]
    992c:	00000037 	andeq	r0, r0, r7, lsr r0
    9930:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    9934:	00010b01 	andeq	r0, r1, r1, lsl #22
    9938:	52430900 	subpl	r0, r3, #0, 18
    993c:	5003004c 	andpl	r0, r3, ip, asr #32
    9940:	00006f01 	andeq	r6, r0, r1, lsl #30
    9944:	43090000 	movwmi	r0, #36864	; 0x9000
    9948:	03004852 	movweq	r4, #2130	; 0x852
    994c:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    9950:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9954:	00524449 	subseq	r4, r2, r9, asr #8
    9958:	6f015203 	svcvs	0x00015203
    995c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9960:	52444f09 	subpl	r4, r4, #9, 30	; 0x24
    9964:	01530300 	cmpeq	r3, r0, lsl #6
    9968:	0000006f 	andeq	r0, r0, pc, rrx
    996c:	26910a0c 	ldrcs	r0, [r1], ip, lsl #20
    9970:	54030000 	strpl	r0, [r3], #-0
    9974:	00006f01 	andeq	r6, r0, r1, lsl #30
    9978:	42091000 	andmi	r1, r9, #0
    997c:	03005252 	movweq	r5, #594	; 0x252
    9980:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    9984:	0a140000 	beq	50998c <__Stack_Size+0x50958c>
    9988:	00002013 	andeq	r2, r0, r3, lsl r0
    998c:	6f015603 	svcvs	0x00015603
    9990:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    9994:	26b80b00 	ldrtcs	r0, [r8], r0, lsl #22
    9998:	57030000 	strpl	r0, [r3, -r0]
    999c:	0000a601 	andeq	sl, r0, r1, lsl #12
    99a0:	03180800 	tsteq	r8, #0, 16
    99a4:	01480159 	cmpeq	r8, r9, asr r1
    99a8:	e60a0000 	str	r0, [sl], -r0
    99ac:	03000030 	movweq	r0, #48	; 0x30
    99b0:	006f015b 	rsbeq	r0, pc, fp, asr r1	; <UNPREDICTABLE>
    99b4:	0a000000 	beq	99bc <__Stack_Size+0x95bc>
    99b8:	000030cb 	andeq	r3, r0, fp, asr #1
    99bc:	6f015c03 	svcvs	0x00015c03
    99c0:	04000000 	streq	r0, [r0], #-0
    99c4:	002fc40a 	eoreq	ip, pc, sl, lsl #8
    99c8:	015d0300 	cmpeq	sp, r0, lsl #6
    99cc:	00000158 	andeq	r0, r0, r8, asr r1
    99d0:	6f0c0008 	svcvs	0x000c0008
    99d4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    99d8:	0d000001 	stceq	0, cr0, [r0, #-4]
    99dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    99e0:	48050003 	stmdami	r5, {r0, r1}
    99e4:	0b000001 	bleq	99f0 <__Stack_Size+0x95f0>
    99e8:	00003034 	andeq	r3, r0, r4, lsr r0
    99ec:	17015e03 	strne	r5, [r1, -r3, lsl #28]
    99f0:	06000001 	streq	r0, [r0], -r1
    99f4:	84230401 	strthi	r0, [r3], #-1025	; 0x401
    99f8:	07000001 	streq	r0, [r0, -r1]
    99fc:	0000277f 	andeq	r2, r0, pc, ror r7
    9a00:	252f0701 	strcs	r0, [pc, #-1793]!	; 9307 <__Stack_Size+0x8f07>
    9a04:	07020000 	streq	r0, [r2, -r0]
    9a08:	00001d95 	muleq	r0, r5, sp
    9a0c:	3f040003 	svccc	0x00040003
    9a10:	04000025 	streq	r0, [r0], #-37	; 0x25
    9a14:	00016927 	andeq	r6, r1, r7, lsr #18
    9a18:	04010600 	streq	r0, [r1], #-1536	; 0x600
    9a1c:	0001c92e 	andeq	ip, r1, lr, lsr #18
    9a20:	1ad50700 	bne	ff54b628 <SCS_BASE+0x1f53d628>
    9a24:	07000000 	streq	r0, [r0, -r0]
    9a28:	000025f5 	strdeq	r2, [r0], -r5
    9a2c:	28330704 	ldmdacs	r3!, {r2, r8, r9, sl}
    9a30:	07280000 	streq	r0, [r8, -r0]!
    9a34:	0000191d 	andeq	r1, r0, sp, lsl r9
    9a38:	3d0700c8 	stccc	0, cr0, [r7, #-800]	; 0xfffffce0
    9a3c:	1400001d 	strne	r0, [r0], #-29
    9a40:	001dd807 	andseq	sp, sp, r7, lsl #16
    9a44:	7b071000 	blvc	1cda4c <__Stack_Size+0x1cd64c>
    9a48:	1c00001b 	stcne	0, cr0, [r0], {27}
    9a4c:	001c5907 	andseq	r5, ip, r7, lsl #18
    9a50:	04001800 	streq	r1, [r0], #-2048	; 0x800
    9a54:	00002484 	andeq	r2, r0, r4, lsl #9
    9a58:	018f3604 	orreq	r3, pc, r4, lsl #12
    9a5c:	040e0000 	streq	r0, [lr], #-0
    9a60:	02013e04 	andeq	r3, r1, #4, 28	; 0x40
    9a64:	510f0000 	mrspl	r0, CPSR
    9a68:	04000025 	streq	r0, [r0], #-37	; 0x25
    9a6c:	00004c40 	andeq	r4, r0, r0, asr #24
    9a70:	8f0f0000 	svchi	0x000f0000
    9a74:	0400001a 	streq	r0, [r0], #-26
    9a78:	00018441 	andeq	r8, r1, r1, asr #8
    9a7c:	3c0f0200 	sfmcc	f0, 4, [pc], {-0}
    9a80:	04000024 	streq	r0, [r0], #-36	; 0x24
    9a84:	0001c942 	andeq	ip, r1, r2, asr #18
    9a88:	04000300 	streq	r0, [r0], #-768	; 0x300
    9a8c:	00001c2f 	andeq	r1, r0, pc, lsr #24
    9a90:	01d44304 	bicseq	r4, r4, r4, lsl #6
    9a94:	01060000 	mrseq	r0, (UNDEF: 6)
    9a98:	02214704 	eoreq	r4, r1, #4, 14	; 0x100000
    9a9c:	ac070000 	stcge	0, cr0, [r7], {-0}
    9aa0:	0000002f 	andeq	r0, r0, pc, lsr #32
    9aa4:	002f7507 	eoreq	r7, pc, r7, lsl #10
    9aa8:	04000100 	streq	r0, [r0], #-256	; 0x100
    9aac:	000030c1 	andeq	r3, r0, r1, asr #1
    9ab0:	020c4904 	andeq	r4, ip, #4, 18	; 0x10000
    9ab4:	06100000 	ldreq	r0, [r0], -r0
    9ab8:	01000030 	tsteq	r0, r0, lsr r0
    9abc:	00882033 	addeq	r2, r8, r3, lsr r0
    9ac0:	0000a408 	andeq	sl, r0, r8, lsl #8
    9ac4:	0d9c0100 	ldfeqs	f0, [ip]
    9ac8:	11000003 	tstne	r0, r3
    9acc:	000030d0 	ldrdeq	r3, [r0], -r0
    9ad0:	030d3301 	movweq	r3, #54017	; 0xd301
    9ad4:	5d1a0000 	ldcpl	0, cr0, [sl, #-0]
    9ad8:	4a120000 	bmi	489ae0 <__Stack_Size+0x4896e0>
    9adc:	33080088 	movwcc	r0, #32904	; 0x8088
    9ae0:	68000007 	stmdavs	r0, {r0, r1, r2}
    9ae4:	13000002 	movwne	r0, #2
    9ae8:	31015101 	tstcc	r1, r1, lsl #2
    9aec:	01500113 	cmpeq	r0, r3, lsl r1
    9af0:	6c120034 	ldcvs	0, cr0, [r2], {52}	; 0x34
    9af4:	33080088 	movwcc	r0, #32904	; 0x8088
    9af8:	81000007 	tsthi	r0, r7
    9afc:	13000002 	movwne	r0, #2
    9b00:	31015101 	tstcc	r1, r1, lsl #2
    9b04:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    9b08:	12004008 	andne	r4, r0, #8
    9b0c:	08008878 	stmdaeq	r0, {r3, r4, r5, r6, fp, pc}
    9b10:	00000733 	andeq	r0, r0, r3, lsr r7
    9b14:	00000299 	muleq	r0, r9, r2
    9b18:	01510113 	cmpeq	r1, r3, lsl r1
    9b1c:	50011331 	andpl	r1, r1, r1, lsr r3
    9b20:	12003801 	andne	r3, r0, #65536	; 0x10000
    9b24:	08008884 	stmdaeq	r0, {r2, r7, fp, pc}
    9b28:	00000733 	andeq	r0, r0, r3, lsr r7
    9b2c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    9b30:	01510113 	cmpeq	r1, r3, lsl r1
    9b34:	50011331 	andpl	r1, r1, r1, lsr r3
    9b38:	12004001 	andne	r4, r0, #1
    9b3c:	08008890 	stmdaeq	r0, {r4, r7, fp, pc}
    9b40:	00000733 	andeq	r0, r0, r3, lsr r7
    9b44:	000002ca 	andeq	r0, r0, sl, asr #5
    9b48:	01510113 	cmpeq	r1, r3, lsl r1
    9b4c:	50011331 	andpl	r1, r1, r1, lsr r3
    9b50:	00200802 	eoreq	r0, r0, r2, lsl #16
    9b54:	00889c12 	addeq	r9, r8, r2, lsl ip
    9b58:	00073308 	andeq	r3, r7, r8, lsl #6
    9b5c:	0002e300 	andeq	lr, r2, r0, lsl #6
    9b60:	51011300 	mrspl	r1, SP_irq
    9b64:	01133101 	tsteq	r3, r1, lsl #2
    9b68:	80080250 	andhi	r0, r8, r0, asr r2
    9b6c:	88aa1200 	stmiahi	sl!, {r9, ip}
    9b70:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    9b74:	02fd0000 	rscseq	r0, sp, #0
    9b78:	01130000 	tsteq	r3, r0
    9b7c:	13310151 	teqne	r1, #1073741844	; 0x40000014
    9b80:	0a035001 	beq	ddb8c <__Stack_Size+0xdd78c>
    9b84:	14000100 	strne	r0, [r0], #-256	; 0x100
    9b88:	080088b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, pc}
    9b8c:	00000733 	andeq	r0, r0, r3, lsr r7
    9b90:	01510113 	cmpeq	r1, r3, lsl r1
    9b94:	15000030 	strne	r0, [r0, #-48]	; 0x30
    9b98:	00010b04 	andeq	r0, r1, r4, lsl #22
    9b9c:	31021000 	mrscc	r1, (UNDEF: 2)
    9ba0:	6b010000 	blvs	49ba8 <__Stack_Size+0x497a8>
    9ba4:	080088c4 	stmdaeq	r0, {r2, r6, r7, fp, pc}
    9ba8:	00000016 	andeq	r0, r0, r6, lsl r0
    9bac:	03559c01 	cmpeq	r5, #256	; 0x100
    9bb0:	ce120000 	cdpgt	0, 1, cr0, cr2, cr0, {0}
    9bb4:	33080088 	movwcc	r0, #32904	; 0x8088
    9bb8:	40000007 	andmi	r0, r0, r7
    9bbc:	13000003 	movwne	r0, #3
    9bc0:	31015101 	tstcc	r1, r1, lsl #2
    9bc4:	01500113 	cmpeq	r0, r3, lsl r1
    9bc8:	da140031 	ble	509c94 <__Stack_Size+0x509894>
    9bcc:	33080088 	movwcc	r0, #32904	; 0x8088
    9bd0:	13000007 	movwne	r0, #7
    9bd4:	30015101 	andcc	r5, r1, r1, lsl #2
    9bd8:	01500113 	cmpeq	r0, r3, lsl r1
    9bdc:	10000031 	andne	r0, r0, r1, lsr r0
    9be0:	00002337 	andeq	r2, r0, r7, lsr r3
    9be4:	88da7c01 	ldmhi	sl, {r0, sl, fp, ip, sp, lr}^
    9be8:	009c0800 	addseq	r0, ip, r0, lsl #16
    9bec:	9c010000 	stcls	0, cr0, [r1], {-0}
    9bf0:	000003e1 	andeq	r0, r0, r1, ror #7
    9bf4:	0030d016 	eorseq	sp, r0, r6, lsl r0
    9bf8:	0d7c0100 	ldfeqe	f0, [ip, #-0]
    9bfc:	01000003 	tsteq	r0, r3
    9c00:	30d61150 	sbcscc	r1, r6, r0, asr r1
    9c04:	7c010000 	stcvc	0, cr0, [r1], {-0}
    9c08:	000003e1 	andeq	r0, r0, r1, ror #7
    9c0c:	00005ddc 	ldrdeq	r5, [r0], -ip
    9c10:	00304917 	eorseq	r4, r0, r7, lsl r9
    9c14:	3a7e0100 	bcc	1f8a01c <__Stack_Size+0x1f89c1c>
    9c18:	fd000000 	stc2	0, cr0, [r0, #-0]
    9c1c:	1700005d 	smlsdne	r0, sp, r0, r0
    9c20:	00003092 	muleq	r0, r2, r0
    9c24:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    9c28:	5e2c0000 	cdppl	0, 2, cr0, cr12, cr0, {0}
    9c2c:	6e170000 	cdpvs	0, 1, cr0, cr7, cr0, {0}
    9c30:	0100002f 	tsteq	r0, pc, lsr #32
    9c34:	00003a7e 	andeq	r3, r0, lr, ror sl
    9c38:	005e5600 	subseq	r5, lr, r0, lsl #12
    9c3c:	6f701800 	svcvs	0x00701800
    9c40:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    9c44:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c48:	00005e8c 	andeq	r5, r0, ip, lsl #29
    9c4c:	0029bb17 	eoreq	fp, r9, r7, lsl fp
    9c50:	3a7f0100 	bcc	1fca058 <__Stack_Size+0x1fc9c58>
    9c54:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9c58:	1700005f 	smlsdne	r0, pc, r0, r0	; <UNPREDICTABLE>
    9c5c:	00002fee 	andeq	r2, r0, lr, ror #31
    9c60:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    9c64:	5f320000 	svcpl	0x00320000
    9c68:	15000000 	strne	r0, [r0, #-0]
    9c6c:	00020104 	andeq	r0, r2, r4, lsl #2
    9c70:	23631000 	cmncs	r3, #0
    9c74:	e5010000 	str	r0, [r1, #-0]
    9c78:	08008976 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, fp, pc}
    9c7c:	00000010 	andeq	r0, r0, r0, lsl r0
    9c80:	040a9c01 	streq	r9, [sl], #-3073	; 0xc01
    9c84:	d6160000 	ldrle	r0, [r6], -r0
    9c88:	01000030 	tsteq	r0, r0, lsr r0
    9c8c:	0003e1e5 	andeq	lr, r3, r5, ror #3
    9c90:	00500100 	subseq	r0, r0, r0, lsl #2
    9c94:	001f3a19 	andseq	r3, pc, r9, lsl sl	; <UNPREDICTABLE>
    9c98:	5ef60100 	cdppl	1, 15, cr0, cr6, cr0, {0}
    9c9c:	86000000 	strhi	r0, [r0], -r0
    9ca0:	0c080089 	stceq	0, cr0, [r8], {137}	; 0x89
    9ca4:	01000000 	mrseq	r0, (UNDEF: 0)
    9ca8:	00044f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    9cac:	30d01100 	sbcscc	r1, r0, r0, lsl #2
    9cb0:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    9cb4:	0000030d 	andeq	r0, r0, sp, lsl #6
    9cb8:	00005f7a 	andeq	r5, r0, sl, ror pc
    9cbc:	00255116 	eoreq	r5, r5, r6, lsl r1
    9cc0:	4cf60100 	ldfmie	f0, [r6]
    9cc4:	01000000 	mrseq	r0, (UNDEF: 0)
    9cc8:	2ad21751 	bcs	ff48fa14 <SCS_BASE+0x1f481a14>
    9ccc:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9cd0:	0000005e 	andeq	r0, r0, lr, asr r0
    9cd4:	00005f9b 	muleq	r0, fp, pc	; <UNPREDICTABLE>
    9cd8:	30641a00 	rsbcc	r1, r4, r0, lsl #20
    9cdc:	10010000 	andne	r0, r1, r0
    9ce0:	00004c01 	andeq	r4, r0, r1, lsl #24
    9ce4:	00899200 	addeq	r9, r9, r0, lsl #4
    9ce8:	00000608 	andeq	r0, r0, r8, lsl #12
    9cec:	7a9c0100 	bvc	fe70a0f4 <SCS_BASE+0x1e6fc0f4>
    9cf0:	1b000004 	blne	9d08 <__Stack_Size+0x9908>
    9cf4:	000030d0 	ldrdeq	r3, [r0], -r0
    9cf8:	0d011001 	stceq	0, cr1, [r1, #-4]
    9cfc:	c5000003 	strgt	r0, [r0, #-3]
    9d00:	0000005f 	andeq	r0, r0, pc, asr r0
    9d04:	0030eb1a 	eorseq	lr, r0, sl, lsl fp
    9d08:	01210100 	teqeq	r1, r0, lsl #2
    9d0c:	0000005e 	andeq	r0, r0, lr, asr r0
    9d10:	08008998 	stmdaeq	r0, {r3, r4, r7, r8, fp, pc}
    9d14:	0000000c 	andeq	r0, r0, ip
    9d18:	04c39c01 	strbeq	r9, [r3], #3073	; 0xc01
    9d1c:	d01b0000 	andsle	r0, fp, r0
    9d20:	01000030 	tsteq	r0, r0, lsr r0
    9d24:	030d0121 	movweq	r0, #53537	; 0xd121
    9d28:	5fe60000 	svcpl	0x00e60000
    9d2c:	511c0000 	tstpl	ip, r0
    9d30:	01000025 	tsteq	r0, r5, lsr #32
    9d34:	004c0121 	subeq	r0, ip, r1, lsr #2
    9d38:	51010000 	mrspl	r0, (UNDEF: 1)
    9d3c:	002ad21d 	eoreq	sp, sl, sp, lsl r2
    9d40:	01230100 	teqeq	r3, r0, lsl #2
    9d44:	0000005e 	andeq	r0, r0, lr, asr r0
    9d48:	00006007 	andeq	r6, r0, r7
    9d4c:	2f7d1a00 	svccs	0x007d1a00
    9d50:	3b010000 	blcc	49d58 <__Stack_Size+0x49958>
    9d54:	00004c01 	andeq	r4, r0, r1, lsl #24
    9d58:	0089a400 	addeq	sl, r9, r0, lsl #8
    9d5c:	00000608 	andeq	r0, r0, r8, lsl #12
    9d60:	ee9c0100 	fmle	f0, f4, f0
    9d64:	1b000004 	blne	9d7c <__Stack_Size+0x997c>
    9d68:	000030d0 	ldrdeq	r3, [r0], -r0
    9d6c:	0d013b01 	vstreq	d3, [r1, #-4]
    9d70:	31000003 	tstcc	r0, r3
    9d74:	00000060 	andeq	r0, r0, r0, rrx
    9d78:	0020181e 	eoreq	r1, r0, lr, lsl r8
    9d7c:	014d0100 	mrseq	r0, (UNDEF: 93)
    9d80:	080089aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, fp, pc}
    9d84:	00000004 	andeq	r0, r0, r4
    9d88:	05219c01 	streq	r9, [r1, #-3073]!	; 0xc01
    9d8c:	d01c0000 	andsle	r0, ip, r0
    9d90:	01000030 	tsteq	r0, r0, lsr r0
    9d94:	030d014d 	movweq	r0, #53581	; 0xd14d
    9d98:	50010000 	andpl	r0, r1, r0
    9d9c:	0025511c 	eoreq	r5, r5, ip, lsl r1
    9da0:	014d0100 	mrseq	r0, (UNDEF: 93)
    9da4:	0000004c 	andeq	r0, r0, ip, asr #32
    9da8:	1e005101 	adfnes	f5, f0, f1
    9dac:	000023bf 			; <UNDEFINED> instruction: 0x000023bf
    9db0:	ae016001 	cdpge	0, 0, cr6, cr1, cr1, {0}
    9db4:	04080089 	streq	r0, [r8], #-137	; 0x89
    9db8:	01000000 	mrseq	r0, (UNDEF: 0)
    9dbc:	0005549c 	muleq	r5, ip, r4
    9dc0:	30d01c00 	sbcscc	r1, r0, r0, lsl #24
    9dc4:	60010000 	andvs	r0, r1, r0
    9dc8:	00030d01 	andeq	r0, r3, r1, lsl #26
    9dcc:	1c500100 	ldfnee	f0, [r0], {-0}
    9dd0:	00002551 	andeq	r2, r0, r1, asr r5
    9dd4:	4c016001 	stcmi	0, cr6, [r1], {1}
    9dd8:	01000000 	mrseq	r0, (UNDEF: 0)
    9ddc:	b61e0051 			; <UNDEFINED> instruction: 0xb61e0051
    9de0:	0100002f 	tsteq	r0, pc, lsr #32
    9de4:	89b20176 	ldmibhi	r2!, {r1, r2, r4, r5, r6, r8}
    9de8:	000a0800 	andeq	r0, sl, r0, lsl #16
    9dec:	9c010000 	stcls	0, cr0, [r1], {-0}
    9df0:	00000595 	muleq	r0, r5, r5
    9df4:	0030d01c 	eorseq	sp, r0, ip, lsl r0
    9df8:	01760100 	cmneq	r6, r0, lsl #2
    9dfc:	0000030d 	andeq	r0, r0, sp, lsl #6
    9e00:	511c5001 	tstpl	ip, r1
    9e04:	01000025 	tsteq	r0, r5, lsr #32
    9e08:	004c0176 	subeq	r0, ip, r6, ror r1
    9e0c:	51010000 	mrspl	r0, (UNDEF: 1)
    9e10:	002fa51c 	eoreq	sl, pc, ip, lsl r5	; <UNPREDICTABLE>
    9e14:	01760100 	cmneq	r6, r0, lsl #2
    9e18:	00000221 	andeq	r0, r0, r1, lsr #4
    9e1c:	1e005201 	cdpne	2, 0, cr5, cr0, cr1, {0}
    9e20:	0000309d 	muleq	r0, sp, r0
    9e24:	bc019001 	stclt	0, cr9, [r1], {1}
    9e28:	04080089 	streq	r0, [r8], #-137	; 0x89
    9e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    9e30:	0005c89c 	muleq	r5, ip, r8
    9e34:	30d01c00 	sbcscc	r1, r0, r0, lsl #24
    9e38:	90010000 	andls	r0, r1, r0
    9e3c:	00030d01 	andeq	r0, r3, r1, lsl #26
    9e40:	1c500100 	ldfnee	f0, [r0], {-0}
    9e44:	00003041 	andeq	r3, r0, r1, asr #32
    9e48:	4c019001 	stcmi	0, cr9, [r1], {1}
    9e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    9e50:	7f1e0051 	svcvc	0x001e0051
    9e54:	01000030 	tsteq	r0, r0, lsr r0
    9e58:	89c001a2 	stmibhi	r0, {r1, r5, r7, r8}^
    9e5c:	00100800 	andseq	r0, r0, r0, lsl #16
    9e60:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e64:	0000060b 	andeq	r0, r0, fp, lsl #12
    9e68:	0030d01c 	eorseq	sp, r0, ip, lsl r0
    9e6c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    9e70:	0000030d 	andeq	r0, r0, sp, lsl #6
    9e74:	511c5001 	tstpl	ip, r1
    9e78:	01000025 	tsteq	r0, r5, lsr #32
    9e7c:	004c01a2 	subeq	r0, ip, r2, lsr #3
    9e80:	51010000 	mrspl	r0, (UNDEF: 1)
    9e84:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    9e88:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    9e8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e90:	00006052 	andeq	r6, r0, r2, asr r0
    9e94:	30121e00 	andscc	r1, r2, r0, lsl #28
    9e98:	c3010000 	movwgt	r0, #4096	; 0x1000
    9e9c:	0089d001 	addeq	sp, r9, r1
    9ea0:	00001c08 	andeq	r1, r0, r8, lsl #24
    9ea4:	529c0100 	addspl	r0, ip, #0, 2
    9ea8:	1b000006 	blne	9ec8 <__Stack_Size+0x9ac8>
    9eac:	00002ff6 	strdeq	r2, [r0], -r6
    9eb0:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    9eb4:	73000000 	movwvc	r0, #0
    9eb8:	1b000060 	blne	a040 <__Stack_Size+0x9c40>
    9ebc:	00003055 	andeq	r3, r0, r5, asr r0
    9ec0:	5e01c301 	cdppl	3, 0, cr12, cr1, cr1, {0}
    9ec4:	94000000 	strls	r0, [r0], #-0
    9ec8:	1d000060 	stcne	0, cr0, [r0, #-384]	; 0xfffffe80
    9ecc:	000029bb 			; <UNDEFINED> instruction: 0x000029bb
    9ed0:	3a01c501 	bcc	7b2dc <__Stack_Size+0x7aedc>
    9ed4:	b5000000 	strlt	r0, [r0, #-0]
    9ed8:	00000060 	andeq	r0, r0, r0, rrx
    9edc:	002f911e 	eoreq	r9, pc, lr, lsl r1	; <UNPREDICTABLE>
    9ee0:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    9ee4:	080089ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, pc}
    9ee8:	0000000c 	andeq	r0, r0, ip
    9eec:	06779c01 	ldrbteq	r9, [r7], -r1, lsl #24
    9ef0:	521c0000 	andspl	r0, ip, #0
    9ef4:	01000029 	tsteq	r0, r9, lsr #32
    9ef8:	009401dc 			; <UNDEFINED> instruction: 0x009401dc
    9efc:	50010000 	andpl	r0, r1, r0
    9f00:	1ebc1e00 	cdpne	14, 11, cr1, cr12, cr0, {0}
    9f04:	07010000 	streq	r0, [r1, -r0]
    9f08:	0089f802 	addeq	pc, r9, r2, lsl #16
    9f0c:	00005408 	andeq	r5, r0, r8, lsl #8
    9f10:	ec9c0100 	ldfs	f0, [ip], {0}
    9f14:	1b000006 	blne	9f34 <__Stack_Size+0x9b34>
    9f18:	00003029 	andeq	r3, r0, r9, lsr #32
    9f1c:	3a020701 	bcc	8bb28 <__Stack_Size+0x8b728>
    9f20:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    9f24:	1c000060 	stcne	0, cr0, [r0], {96}	; 0x60
    9f28:	00002952 	andeq	r2, r0, r2, asr r9
    9f2c:	94020701 	strls	r0, [r2], #-1793	; 0x701
    9f30:	01000000 	mrseq	r0, (UNDEF: 0)
    9f34:	6d741f51 	ldclvs	15, cr1, [r4, #-324]!	; 0xfffffebc
    9f38:	09010070 	stmdbeq	r1, {r4, r5, r6}
    9f3c:	00003a02 	andeq	r3, r0, r2, lsl #20
    9f40:	00611500 	rsbeq	r1, r1, r0, lsl #10
    9f44:	30a81d00 	adccc	r1, r8, r0, lsl #26
    9f48:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9f4c:	00003a02 	andeq	r3, r0, r2, lsl #20
    9f50:	00614600 	rsbeq	r4, r1, r0, lsl #12
    9f54:	29bb1d00 	ldmibcs	fp!, {r8, sl, fp, ip}
    9f58:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9f5c:	00003a02 	andeq	r3, r0, r2, lsl #20
    9f60:	00617b00 	rsbeq	r7, r1, r0, lsl #22
    9f64:	30771d00 	rsbscc	r1, r7, r0, lsl #26
    9f68:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9f6c:	00003a02 	andeq	r3, r0, r2, lsl #20
    9f70:	00619a00 	rsbeq	r9, r1, r0, lsl #20
    9f74:	ad1e0000 	ldcge	0, cr0, [lr, #-0]
    9f78:	01000030 	tsteq	r0, r0, lsr r0
    9f7c:	8a4c0239 	bhi	130a868 <__Stack_Size+0x130a468>
    9f80:	002a0800 	eoreq	r0, sl, r0, lsl #16
    9f84:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f88:	00000733 	andeq	r0, r0, r3, lsr r7
    9f8c:	002ff61b 	eoreq	pc, pc, fp, lsl r6	; <UNPREDICTABLE>
    9f90:	02390100 	eorseq	r0, r9, #0, 2
    9f94:	0000005e 	andeq	r0, r0, lr, asr r0
    9f98:	000061d5 	ldrdeq	r6, [r0], -r5
    9f9c:	0030551b 	eorseq	r5, r0, fp, lsl r5
    9fa0:	02390100 	eorseq	r0, r9, #0, 2
    9fa4:	0000005e 	andeq	r0, r0, lr, asr r0
    9fa8:	000061f6 	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    9fac:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    9fb0:	023b0100 	eorseq	r0, fp, #0, 2
    9fb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9fb8:	00006217 	andeq	r6, r0, r7, lsl r2
    9fbc:	2aab2000 	bcs	fead1fc4 <SCS_BASE+0x1eac3fc4>
    9fc0:	14050000 	strne	r0, [r5], #-0
    9fc4:	003a2101 	eorseq	r2, sl, r1, lsl #2
    9fc8:	94210000 	strtls	r0, [r1], #-0
    9fcc:	00000000 	andeq	r0, r0, r0
    9fd0:	00096200 	andeq	r6, r9, r0, lsl #4
    9fd4:	76000400 	strvc	r0, [r0], -r0, lsl #8
    9fd8:	04000010 	streq	r0, [r0], #-16
    9fdc:	00063001 	andeq	r3, r6, r1
    9fe0:	32120100 	andscc	r0, r2, #0, 2
    9fe4:	02d00000 	sbcseq	r0, r0, #0
    9fe8:	8a780000 	bhi	1e09ff0 <__Stack_Size+0x1e09bf0>
    9fec:	03200800 	teqeq	r0, #0, 16
    9ff0:	1c6f0000 	stclne	0, cr0, [pc], #-0	; 9ff8 <__Stack_Size+0x9bf8>
    9ff4:	04020000 	streq	r0, [r2], #-0
    9ff8:	000aa605 	andeq	sl, sl, r5, lsl #12
    9ffc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a000:	0000108c 	andeq	r1, r0, ip, lsl #1
    a004:	e1060102 	tst	r6, r2, lsl #2
    a008:	03000004 	movweq	r0, #4
    a00c:	00323375 	eorseq	r3, r2, r5, ror r3
    a010:	00452702 	subeq	r2, r5, r2, lsl #14
    a014:	04020000 	streq	r0, [r2], #-0
    a018:	000e7807 	andeq	r7, lr, r7, lsl #16
    a01c:	31750300 	cmncc	r5, r0, lsl #6
    a020:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a024:	00000057 	andeq	r0, r0, r7, asr r0
    a028:	8f070202 	svchi	0x00070202
    a02c:	03000003 	movweq	r0, #3
    a030:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a034:	00006829 	andeq	r6, r0, r9, lsr #16
    a038:	08010200 	stmdaeq	r1, {r9}
    a03c:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a040:	001ce704 	andseq	lr, ip, r4, lsl #14
    a044:	7a2f0200 	bvc	bca84c <__Stack_Size+0xbca44c>
    a048:	05000000 	streq	r0, [r0, #-0]
    a04c:	00000045 	andeq	r0, r0, r5, asr #32
    a050:	0034a304 	eorseq	sl, r4, r4, lsl #6
    a054:	8a330200 	bhi	cca85c <__Stack_Size+0xcca45c>
    a058:	06000000 	streq	r0, [r0], -r0
    a05c:	0000007a 	andeq	r0, r0, sl, ror r0
    a060:	39020107 	stmdbcc	r2, {r0, r1, r2, r8}
    a064:	000000a4 	andeq	r0, r0, r4, lsr #1
    a068:	0003dc08 	andeq	sp, r3, r8, lsl #24
    a06c:	53090000 	movwpl	r0, #36864	; 0x9000
    a070:	01005445 	tsteq	r0, r5, asr #8
    a074:	36fd0400 	ldrbtcc	r0, [sp], r0, lsl #8
    a078:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    a07c:	0000008f 	andeq	r0, r0, pc, lsl #1
    a080:	3b020107 	blcc	8a4a4 <__Stack_Size+0x8a0a4>
    a084:	000000c4 	andeq	r0, r0, r4, asr #1
    a088:	000db108 	andeq	fp, sp, r8, lsl #2
    a08c:	06080000 	streq	r0, [r8], -r0
    a090:	0100000e 	tsteq	r0, lr
    a094:	0e420400 	cdpeq	4, 4, cr0, cr2, cr0, {0}
    a098:	3b020000 	blcc	8a0a0 <__Stack_Size+0x89ca0>
    a09c:	000000af 	andeq	r0, r0, pc, lsr #1
    a0a0:	37070402 	strcc	r0, [r7, -r2, lsl #8]
    a0a4:	0a000000 	beq	a0ac <__Stack_Size+0x9cac>
    a0a8:	8103033c 	tsthi	r3, ip, lsr r3
    a0ac:	00017701 	andeq	r7, r1, r1, lsl #14
    a0b0:	34290b00 	strtcc	r0, [r9], #-2816	; 0xb00
    a0b4:	83030000 	movwhi	r0, #12288	; 0x3000
    a0b8:	00018701 	andeq	r8, r1, r1, lsl #14
    a0bc:	cb0b0000 	blgt	2ca0c4 <__Stack_Size+0x2c9cc4>
    a0c0:	03000004 	movweq	r0, #4
    a0c4:	018c0184 	orreq	r0, ip, r4, lsl #3
    a0c8:	0b080000 	bleq	20a0d0 <__Stack_Size+0x209cd0>
    a0cc:	000033ed 	andeq	r3, r0, sp, ror #7
    a0d0:	9c018503 	cfstr32ls	mvfx8, [r1], {3}
    a0d4:	80000001 	andhi	r0, r0, r1
    a0d8:	00329f0b 	eorseq	r9, r2, fp, lsl #30
    a0dc:	01860300 	orreq	r0, r6, r0, lsl #6
    a0e0:	0000018c 	andeq	r0, r0, ip, lsl #3
    a0e4:	34030c88 	strcc	r0, [r3], #-3208	; 0xc88
    a0e8:	87030000 	strhi	r0, [r3, -r0]
    a0ec:	0001a101 	andeq	sl, r1, r1, lsl #2
    a0f0:	0c010000 	stceq	0, cr0, [r1], {-0}
    a0f4:	00000584 	andeq	r0, r0, r4, lsl #11
    a0f8:	8c018803 	stchi	8, cr8, [r1], {3}
    a0fc:	08000001 	stmdaeq	r0, {r0}
    a100:	33550c01 	cmpcc	r5, #256	; 0x100
    a104:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    a108:	0001a601 	andeq	sl, r1, r1, lsl #12
    a10c:	0c018000 	stceq	0, cr8, [r1], {-0}
    a110:	000004ed 	andeq	r0, r0, sp, ror #9
    a114:	8c018a03 	stchi	10, cr8, [r1], {3}
    a118:	88000001 	stmdahi	r0, {r0}
    a11c:	31120c01 	tstcc	r2, r1, lsl #24
    a120:	8b030000 	blhi	ca128 <__Stack_Size+0xc9d28>
    a124:	0001ab01 	andeq	sl, r1, r1, lsl #22
    a128:	0c020000 	stceq	0, cr0, [r2], {-0}
    a12c:	000004f7 	strdeq	r0, [r0], -r7
    a130:	b0018c03 	andlt	r8, r1, r3, lsl #24
    a134:	08000001 	stmdaeq	r0, {r0}
    a138:	50490d02 	subpl	r0, r9, r2, lsl #26
    a13c:	8d030052 	stchi	0, cr0, [r3, #-328]	; 0xfffffeb8
    a140:	0001d001 	andeq	sp, r1, r1
    a144:	00030000 	andeq	r0, r3, r0
    a148:	00006f0e 	andeq	r6, r0, lr, lsl #30
    a14c:	00018700 	andeq	r8, r1, r0, lsl #14
    a150:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    a154:	00010000 	andeq	r0, r1, r0
    a158:	00017705 	andeq	r7, r1, r5, lsl #14
    a15c:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    a160:	019c0000 	orrseq	r0, ip, r0
    a164:	cf0f0000 	svcgt	0x000f0000
    a168:	1d000000 	stcne	0, cr0, [r0, #-0]
    a16c:	01770500 	cmneq	r7, r0, lsl #10
    a170:	77050000 	strvc	r0, [r5, -r0]
    a174:	05000001 	streq	r0, [r0, #-1]
    a178:	00000177 	andeq	r0, r0, r7, ror r1
    a17c:	00017705 	andeq	r7, r1, r5, lsl #14
    a180:	003a0e00 	eorseq	r0, sl, r0, lsl #28
    a184:	01c00000 	biceq	r0, r0, r0
    a188:	cf0f0000 	svcgt	0x000f0000
    a18c:	3d000000 	stccc	0, cr0, [r0, #-0]
    a190:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    a194:	01d00000 	bicseq	r0, r0, r0
    a198:	cf0f0000 	svcgt	0x000f0000
    a19c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    a1a0:	01c00500 	biceq	r0, r0, r0, lsl #10
    a1a4:	75100000 	ldrvc	r0, [r0, #-0]
    a1a8:	03000033 	movweq	r0, #51	; 0x33
    a1ac:	00d6018e 	sbcseq	r0, r6, lr, lsl #3
    a1b0:	40110000 	andsmi	r0, r1, r0
    a1b4:	a1019003 	tstge	r1, r3
    a1b8:	0b000002 	bleq	a1c8 <__Stack_Size+0x9dc8>
    a1bc:	00003242 	andeq	r3, r0, r2, asr #4
    a1c0:	7f019203 	svcvc	0x00019203
    a1c4:	00000000 	andeq	r0, r0, r0
    a1c8:	00329a0b 	eorseq	r9, r2, fp, lsl #20
    a1cc:	01930300 	orrseq	r0, r3, r0, lsl #6
    a1d0:	0000006f 	andeq	r0, r0, pc, rrx
    a1d4:	33fe0b04 	mvnscc	r0, #4, 22	; 0x1000
    a1d8:	94030000 	strls	r0, [r3], #-0
    a1dc:	00006f01 	andeq	r6, r0, r1, lsl #30
    a1e0:	4f0b0800 	svcmi	0x000b0800
    a1e4:	03000033 	movweq	r0, #51	; 0x33
    a1e8:	006f0195 	mlseq	pc, r5, r1, r0	; <UNPREDICTABLE>
    a1ec:	120c0000 	andne	r0, ip, #0
    a1f0:	00524353 	subseq	r4, r2, r3, asr r3
    a1f4:	6f019603 	svcvs	0x00019603
    a1f8:	10000000 	andne	r0, r0, r0
    a1fc:	52434312 	subpl	r4, r3, #1207959552	; 0x48000000
    a200:	01970300 	orrseq	r0, r7, r0, lsl #6
    a204:	0000006f 	andeq	r0, r0, pc, rrx
    a208:	336a0b14 	cmncc	sl, #20, 22	; 0x5000
    a20c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    a210:	0002b101 	andeq	fp, r2, r1, lsl #2
    a214:	6f0b1800 	svcvs	0x000b1800
    a218:	03000033 	movweq	r0, #51	; 0x33
    a21c:	006f0199 	mlseq	pc, r9, r1, r0	; <UNPREDICTABLE>
    a220:	0b240000 	bleq	90a228 <__Stack_Size+0x909e28>
    a224:	0000332a 	andeq	r3, r0, sl, lsr #6
    a228:	6f019a03 	svcvs	0x00019a03
    a22c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    a230:	00340d0b 	eorseq	r0, r4, fp, lsl #26
    a234:	019b0300 	orrseq	r0, fp, r0, lsl #6
    a238:	0000006f 	andeq	r0, r0, pc, rrx
    a23c:	34080b2c 	strcc	r0, [r8], #-2860	; 0xb2c
    a240:	9c030000 	stcls	0, cr0, [r3], {-0}
    a244:	00006f01 	andeq	r6, r0, r1, lsl #30
    a248:	a30b3000 	movwge	r3, #45056	; 0xb000
    a24c:	03000033 	movweq	r0, #51	; 0x33
    a250:	006f019d 	mlseq	pc, sp, r1, r0	; <UNPREDICTABLE>
    a254:	0b340000 	bleq	d0a25c <__Stack_Size+0xd09e5c>
    a258:	00003235 	andeq	r3, r0, r5, lsr r2
    a25c:	6f019e03 	svcvs	0x00019e03
    a260:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    a264:	0034240b 	eorseq	r2, r4, fp, lsl #8
    a268:	019f0300 	orrseq	r0, pc, r0, lsl #6
    a26c:	0000006f 	andeq	r0, r0, pc, rrx
    a270:	6f0e003c 	svcvs	0x000e003c
    a274:	b1000000 	mrslt	r0, (UNDEF: 0)
    a278:	0f000002 	svceq	0x00000002
    a27c:	000000cf 	andeq	r0, r0, pc, asr #1
    a280:	a1050002 	tstge	r5, r2
    a284:	10000002 	andne	r0, r0, r2
    a288:	0000344a 	andeq	r3, r0, sl, asr #8
    a28c:	e101a003 	tst	r1, r3
    a290:	13000001 	movwne	r0, #1
    a294:	fb1a0404 	blx	68b2ae <__Stack_Size+0x68aeae>
    a298:	14000002 	strne	r0, [r0], #-2
    a29c:	00000019 	andeq	r0, r0, r9, lsl r0
    a2a0:	005e1c04 	subseq	r1, lr, r4, lsl #24
    a2a4:	14000000 	strne	r0, [r0], #-0
    a2a8:	000005d7 	ldrdeq	r0, [r0], -r7
    a2ac:	005e1d04 	subseq	r1, lr, r4, lsl #26
    a2b0:	14010000 	strne	r0, [r1], #-0
    a2b4:	00000d81 	andeq	r0, r0, r1, lsl #27
    a2b8:	005e1e04 	subseq	r1, lr, r4, lsl #28
    a2bc:	14020000 	strne	r0, [r2], #-0
    a2c0:	00000281 	andeq	r0, r0, r1, lsl #5
    a2c4:	00c41f04 	sbceq	r1, r4, r4, lsl #30
    a2c8:	00030000 	andeq	r0, r3, r0
    a2cc:	00126604 	andseq	r6, r2, r4, lsl #12
    a2d0:	c2200400 	eorgt	r0, r0, #0, 8
    a2d4:	15000002 	strne	r0, [r0, #-2]
    a2d8:	00003588 	andeq	r3, r0, r8, lsl #11
    a2dc:	8a782401 	bhi	1e132e8 <__Stack_Size+0x1e12ee8>
    a2e0:	00340800 	eorseq	r0, r4, r0, lsl #16
    a2e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a2e8:	0000032b 	andeq	r0, r0, fp, lsr #6
    a2ec:	001f1f16 	andseq	r1, pc, r6, lsl pc	; <UNPREDICTABLE>
    a2f0:	3a260100 	bcc	98a6f8 <__Stack_Size+0x98a2f8>
    a2f4:	54000000 	strpl	r0, [r0], #-0
    a2f8:	00000062 	andeq	r0, r0, r2, rrx
    a2fc:	0034f915 	eorseq	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    a300:	ac3b0100 	ldfges	f0, [fp], #-0
    a304:	3008008a 	andcc	r0, r8, sl, lsl #1
    a308:	01000000 	mrseq	r0, (UNDEF: 0)
    a30c:	0003509c 	muleq	r3, ip, r0
    a310:	1f1f1600 	svcne	0x001f1600
    a314:	3d010000 	stccc	0, cr0, [r1, #-0]
    a318:	0000003a 	andeq	r0, r0, sl, lsr r0
    a31c:	00006273 	andeq	r6, r0, r3, ror r2
    a320:	085d1500 	ldmdaeq	sp, {r8, sl, ip}^
    a324:	61010000 	mrsvs	r0, (UNDEF: 1)
    a328:	08008adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, pc}
    a32c:	00000014 	andeq	r0, r0, r4, lsl r0
    a330:	03759c01 	cmneq	r5, #256	; 0x100
    a334:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
    a338:	01000032 	tsteq	r0, r2, lsr r0
    a33c:	00003a61 	andeq	r3, r0, r1, ror #20
    a340:	0062ab00 	rsbeq	sl, r2, r0, lsl #22
    a344:	51150000 	tstpl	r5, r0
    a348:	01000009 	tsteq	r0, r9
    a34c:	008af074 	addeq	pc, sl, r4, ror r0	; <UNPREDICTABLE>
    a350:	00008008 	andeq	r8, r0, r8
    a354:	e39c0100 	orrs	r0, ip, #0, 2
    a358:	18000003 	stmdane	r0, {r0, r1}
    a35c:	00003136 	andeq	r3, r0, r6, lsr r1
    a360:	03e37401 	mvneq	r7, #16777216	; 0x1000000
    a364:	50010000 	andpl	r0, r1, r0
    a368:	0033f216 	eorseq	pc, r3, r6, lsl r2	; <UNPREDICTABLE>
    a36c:	3a760100 	bcc	1d8a774 <__Stack_Size+0x1d8a374>
    a370:	cc000000 	stcgt	0, cr0, [r0], {-0}
    a374:	16000062 	strne	r0, [r0], -r2, rrx
    a378:	000029bb 			; <UNDEFINED> instruction: 0x000029bb
    a37c:	003a7601 	eorseq	r7, sl, r1, lsl #12
    a380:	63440000 	movtvs	r0, #16384	; 0x4000
    a384:	77160000 	ldrvc	r0, [r6, -r0]
    a388:	01000030 	tsteq	r0, r0, lsr r0
    a38c:	00003a76 	andeq	r3, r0, r6, ror sl
    a390:	00638500 	rsbeq	r8, r3, r0, lsl #10
    a394:	31be1600 			; <UNDEFINED> instruction: 0x31be1600
    a398:	77010000 	strvc	r0, [r1, -r0]
    a39c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a3a0:	000063c9 	andeq	r6, r0, r9, asr #7
    a3a4:	0033a916 	eorseq	sl, r3, r6, lsl r9
    a3a8:	3a770100 	bcc	1dca7b0 <__Stack_Size+0x1dca3b0>
    a3ac:	12000000 	andne	r0, r0, #0
    a3b0:	00000064 	andeq	r0, r0, r4, rrx
    a3b4:	02fb0419 	rscseq	r0, fp, #419430400	; 0x19000000
    a3b8:	dd150000 	ldcle	0, cr0, [r5, #-0]
    a3bc:	01000033 	tsteq	r0, r3, lsr r0
    a3c0:	008b70a8 	addeq	r7, fp, r8, lsr #1
    a3c4:	00000c08 	andeq	r0, r0, r8, lsl #24
    a3c8:	0c9c0100 	ldfeqs	f0, [ip], {0}
    a3cc:	18000004 	stmdane	r0, {r2}
    a3d0:	00003136 	andeq	r3, r0, r6, lsr r1
    a3d4:	03e3a801 	mvneq	sl, #65536	; 0x10000
    a3d8:	50010000 	andpl	r0, r1, r0
    a3dc:	31951500 	orrscc	r1, r5, r0, lsl #10
    a3e0:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    a3e4:	08008b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, pc}
    a3e8:	00000004 	andeq	r0, r0, r4
    a3ec:	042b9c01 	strteq	r9, [fp], #-3073	; 0xc01
    a3f0:	801a0000 	andshi	r0, sl, r0
    a3f4:	2d08008b 	stccs	0, cr0, [r8, #-556]	; 0xfffffdd4
    a3f8:	00000009 	andeq	r0, r0, r9
    a3fc:	0031c515 	eorseq	ip, r1, r5, lsl r5
    a400:	80c40100 	sbchi	r0, r4, r0, lsl #2
    a404:	0408008b 	streq	r0, [r8], #-139	; 0x8b
    a408:	01000000 	mrseq	r0, (UNDEF: 0)
    a40c:	00044a9c 	muleq	r4, ip, sl
    a410:	8b841a00 	blhi	fe110c18 <SCS_BASE+0x1e102c18>
    a414:	09340800 	ldmdbeq	r4!, {fp}
    a418:	15000000 	strne	r0, [r0, #-0]
    a41c:	00003412 	andeq	r3, r0, r2, lsl r4
    a420:	8b84d001 	blhi	fe13e42c <SCS_BASE+0x1e13042c>
    a424:	00040800 	andeq	r0, r4, r0, lsl #16
    a428:	9c010000 	stcls	0, cr0, [r1], {-0}
    a42c:	00000469 	andeq	r0, r0, r9, ror #8
    a430:	008b881a 	addeq	r8, fp, sl, lsl r8
    a434:	00093b08 	andeq	r3, r9, r8, lsl #22
    a438:	5b150000 	blpl	54a440 <__Stack_Size+0x54a040>
    a43c:	01000032 	tsteq	r0, r2, lsr r0
    a440:	008b88dc 	ldrdeq	r8, [fp], ip
    a444:	00000408 	andeq	r0, r0, r8, lsl #8
    a448:	889c0100 	ldmhi	ip, {r8}
    a44c:	1a000004 	bne	a464 <__Stack_Size+0xa064>
    a450:	08008b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, pc}
    a454:	00000942 	andeq	r0, r0, r2, asr #18
    a458:	32f31500 	rscscc	r1, r3, #0, 10
    a45c:	ea010000 	b	4a464 <__Stack_Size+0x4a064>
    a460:	08008b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, pc}
    a464:	00000006 	andeq	r0, r0, r6
    a468:	04c09c01 	strbeq	r9, [r0], #3073	; 0xc01
    a46c:	08170000 	ldmdaeq	r7, {}	; <UNPREDICTABLE>
    a470:	01000035 	tsteq	r0, r5, lsr r0
    a474:	00003aea 	andeq	r3, r0, sl, ror #21
    a478:	00645b00 	rsbeq	r5, r4, r0, lsl #22
    a47c:	8b921b00 	blhi	fe491084 <SCS_BASE+0x1e483084>
    a480:	09490800 	stmdbeq	r9, {fp}^
    a484:	011c0000 	tsteq	ip, r0
    a488:	01f30550 	mvnseq	r0, r0, asr r5
    a48c:	00243450 	eoreq	r3, r4, r0, asr r4
    a490:	33821d00 	orrcc	r1, r2, #0, 26
    a494:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    a498:	0000003a 	andeq	r0, r0, sl, lsr r0
    a49c:	08008b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp, pc}
    a4a0:	00000004 	andeq	r0, r0, r4
    a4a4:	04e39c01 	strbteq	r9, [r3], #3073	; 0xc01
    a4a8:	961a0000 	ldrls	r0, [sl], -r0
    a4ac:	5a08008b 	bpl	20a6e0 <__Stack_Size+0x20a2e0>
    a4b0:	00000009 	andeq	r0, r0, r9
    a4b4:	0031461e 	eorseq	r4, r1, lr, lsl r6
    a4b8:	01050100 	mrseq	r0, (UNDEF: 21)
    a4bc:	0000004c 	andeq	r0, r0, ip, asr #32
    a4c0:	08008b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, pc}
    a4c4:	0000000e 	andeq	r0, r0, lr
    a4c8:	d61f9c01 	ldrle	r9, [pc], -r1, lsl #24
    a4cc:	01000034 	tsteq	r0, r4, lsr r0
    a4d0:	00a40112 	adceq	r0, r4, r2, lsl r1
    a4d4:	8ba40000 	blhi	fe90a4dc <SCS_BASE+0x1e8fc4dc>
    a4d8:	00240800 	eoreq	r0, r4, r0, lsl #16
    a4dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a4e0:	00000544 	andeq	r0, r0, r4, asr #10
    a4e4:	00001920 	andeq	r1, r0, r0, lsr #18
    a4e8:	01120100 	tsteq	r2, r0, lsl #2
    a4ec:	0000005e 	andeq	r0, r0, lr, asr r0
    a4f0:	0000647c 	andeq	r6, r0, ip, ror r4
    a4f4:	00359421 	eorseq	r9, r5, r1, lsr #8
    a4f8:	01140100 	tsteq	r4, r0, lsl #2
    a4fc:	000000a4 	andeq	r0, r0, r4, lsr #1
    a500:	0000649d 	muleq	r0, sp, r4
    a504:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    a508:	01150100 	tsteq	r5, r0, lsl #2
    a50c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a510:	000064c4 	andeq	r6, r0, r4, asr #9
    a514:	33062300 	movwcc	r2, #25344	; 0x6300
    a518:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    a51c:	008bc801 	addeq	ip, fp, r1, lsl #16
    a520:	00000c08 	andeq	r0, r0, r8, lsl #24
    a524:	699c0100 	ldmibvs	ip, {r8}
    a528:	24000005 	strcs	r0, [r0], #-5
    a52c:	00000019 	andeq	r0, r0, r9, lsl r0
    a530:	5e012e01 	cdppl	14, 0, cr2, cr1, cr1, {0}
    a534:	01000000 	mrseq	r0, (UNDEF: 0)
    a538:	17230050 			; <UNDEFINED> instruction: 0x17230050
    a53c:	01000031 	tsteq	r0, r1, lsr r0
    a540:	8bd4013d 	blhi	ff50aa3c <SCS_BASE+0x1f4fca3c>
    a544:	001c0800 	andseq	r0, ip, r0, lsl #16
    a548:	9c010000 	stcls	0, cr0, [r1], {-0}
    a54c:	00000590 	muleq	r0, r0, r5
    a550:	00001920 	andeq	r1, r0, r0, lsr #18
    a554:	013d0100 	teqeq	sp, r0, lsl #2
    a558:	0000005e 	andeq	r0, r0, lr, asr r0
    a55c:	000064e3 	andeq	r6, r0, r3, ror #9
    a560:	326f1e00 	rsbcc	r1, pc, #0, 28
    a564:	4d010000 	stcmi	0, cr0, [r1, #-0]
    a568:	00004c01 	andeq	r4, r0, r1, lsl #24
    a56c:	008bf000 	addeq	pc, fp, r0
    a570:	00001008 	andeq	r1, r0, r8
    a574:	1f9c0100 	svcne	0x009c0100
    a578:	00003566 	andeq	r3, r0, r6, ror #10
    a57c:	a4015a01 	strge	r5, [r1], #-2561	; 0xa01
    a580:	00000000 	andeq	r0, r0, r0
    a584:	2408008c 	strcs	r0, [r8], #-140	; 0x8c
    a588:	01000000 	mrseq	r0, (UNDEF: 0)
    a58c:	0005f19c 	muleq	r5, ip, r1
    a590:	00192000 	andseq	r2, r9, r0
    a594:	5a010000 	bpl	4a59c <__Stack_Size+0x4a19c>
    a598:	00005e01 	andeq	r5, r0, r1, lsl #28
    a59c:	00650400 	rsbeq	r0, r5, r0, lsl #8
    a5a0:	35212100 	strcc	r2, [r1, #-256]!	; 0x100
    a5a4:	5c010000 	stcpl	0, cr0, [r1], {-0}
    a5a8:	0000a401 	andeq	sl, r0, r1, lsl #8
    a5ac:	00652500 	rsbeq	r2, r5, r0, lsl #10
    a5b0:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    a5b4:	5d010070 	stcpl	0, cr0, [r1, #-448]	; 0xfffffe40
    a5b8:	00003a01 	andeq	r3, r0, r1, lsl #20
    a5bc:	00654c00 	rsbeq	r4, r5, r0, lsl #24
    a5c0:	3a1e0000 	bcc	78a5c8 <__Stack_Size+0x78a1c8>
    a5c4:	01000032 	tsteq	r0, r2, lsr r0
    a5c8:	003a0177 	eorseq	r0, sl, r7, ror r1
    a5cc:	8c240000 	stchi	0, cr0, [r4], #-0
    a5d0:	000c0800 	andeq	r0, ip, r0, lsl #16
    a5d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5d8:	001f5023 	andseq	r5, pc, r3, lsr #32
    a5dc:	01890100 	orreq	r0, r9, r0, lsl #2
    a5e0:	08008c30 	stmdaeq	r0, {r4, r5, sl, fp, pc}
    a5e4:	00000014 	andeq	r0, r0, r4, lsl r0
    a5e8:	063e9c01 	ldrteq	r9, [lr], -r1, lsl #24
    a5ec:	14200000 	strtne	r0, [r0], #-0
    a5f0:	01000035 	tsteq	r0, r5, lsr r0
    a5f4:	003a0189 	eorseq	r0, sl, r9, lsl #3
    a5f8:	656b0000 	strbvs	r0, [fp, #-0]!
    a5fc:	06200000 	strteq	r0, [r0], -r0
    a600:	0100002a 	tsteq	r0, sl, lsr #32
    a604:	003a0189 	eorseq	r0, sl, r9, lsl #3
    a608:	658c0000 	strvs	r0, [ip]
    a60c:	25000000 	strcs	r0, [r0, #-0]
    a610:	000031a5 	andeq	r3, r0, r5, lsr #3
    a614:	44019901 	strmi	r9, [r1], #-2305	; 0x901
    a618:	1008008c 	andne	r0, r8, ip, lsl #1
    a61c:	01000000 	mrseq	r0, (UNDEF: 0)
    a620:	32b7259c 	adcscc	r2, r7, #156, 10	; 0x27000000
    a624:	a5010000 	strge	r0, [r1, #-0]
    a628:	008c5401 	addeq	r5, ip, r1, lsl #8
    a62c:	00001008 	andeq	r1, r0, r8
    a630:	239c0100 	orrscs	r0, ip, #0, 2
    a634:	000033c9 	andeq	r3, r0, r9, asr #7
    a638:	6401b801 	strvs	fp, [r1], #-2049	; 0x801
    a63c:	1808008c 	stmdane	r8, {r2, r3, r7}
    a640:	01000000 	mrseq	r0, (UNDEF: 0)
    a644:	0006979c 	muleq	r6, ip, r7
    a648:	35592000 	ldrbcc	r2, [r9, #-0]
    a64c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    a650:	00005e01 	andeq	r5, r0, r1, lsl #28
    a654:	0065ad00 	rsbeq	sl, r5, r0, lsl #26
    a658:	29522400 	ldmdbcs	r2, {sl, sp}^
    a65c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    a660:	0000c401 	andeq	ip, r0, r1, lsl #8
    a664:	00510100 	subseq	r0, r1, r0, lsl #2
    a668:	0033b023 	eorseq	fp, r3, r3, lsr #32
    a66c:	01d60100 	bicseq	r0, r6, r0, lsl #2
    a670:	08008c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, pc}
    a674:	00000020 	andeq	r0, r0, r0, lsr #32
    a678:	06dc9c01 	ldrbeq	r9, [ip], r1, lsl #24
    a67c:	8c200000 	stchi	0, cr0, [r0], #-0
    a680:	01000032 	tsteq	r0, r2, lsr r0
    a684:	003a01d6 	ldrsbteq	r0, [sl], -r6
    a688:	65e70000 	strbvs	r0, [r7, #0]!
    a68c:	52240000 	eorpl	r0, r4, #0
    a690:	01000029 	tsteq	r0, r9, lsr #32
    a694:	00c401d6 	ldrdeq	r0, [r4], #22
    a698:	51010000 	mrspl	r0, (UNDEF: 1)
    a69c:	0029bb21 	eoreq	fp, r9, r1, lsr #22
    a6a0:	01d80100 	bicseq	r0, r8, r0, lsl #2
    a6a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a6a8:	00006608 	andeq	r6, r0, r8, lsl #12
    a6ac:	31e42300 	mvncc	r2, r0, lsl #6
    a6b0:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    a6b4:	008c9c01 	addeq	r9, ip, r1, lsl #24
    a6b8:	00004c08 	andeq	r4, r0, r8, lsl #24
    a6bc:	639c0100 	orrsvs	r0, ip, #0, 2
    a6c0:	20000007 	andcs	r0, r0, r7
    a6c4:	0000328c 	andeq	r3, r0, ip, lsl #5
    a6c8:	3a01fe01 	bcc	89ed4 <__Stack_Size+0x89ad4>
    a6cc:	56000000 	strpl	r0, [r0], -r0
    a6d0:	20000066 	andcs	r0, r0, r6, rrx
    a6d4:	000034b6 			; <UNDEFINED> instruction: 0x000034b6
    a6d8:	5e01fe01 	cdppl	14, 0, cr15, cr1, cr1, {0}
    a6dc:	77000000 	strvc	r0, [r0, -r0]
    a6e0:	20000066 	andcs	r0, r0, r6, rrx
    a6e4:	0000317c 	andeq	r3, r0, ip, ror r1
    a6e8:	5e01ff01 	cdppl	15, 0, cr15, cr1, cr1, {0}
    a6ec:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    a6f0:	21000066 	tstcs	r0, r6, rrx
    a6f4:	000030a8 	andeq	r3, r0, r8, lsr #1
    a6f8:	3a020101 	bcc	8ab04 <__Stack_Size+0x8a704>
    a6fc:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    a700:	21000066 	tstcs	r0, r6, rrx
    a704:	0000347c 	andeq	r3, r0, ip, ror r4
    a708:	3a020101 	bcc	8ab14 <__Stack_Size+0x8a714>
    a70c:	1b000000 	blne	a714 <__Stack_Size+0xa314>
    a710:	21000067 	tstcs	r0, r7, rrx
    a714:	0000353e 	andeq	r3, r0, lr, lsr r5
    a718:	3a020101 	bcc	8ab24 <__Stack_Size+0x8a724>
    a71c:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    a720:	21000067 	tstcs	r0, r7, rrx
    a724:	000033f2 	strdeq	r3, [r0], -r2
    a728:	3a020201 	bcc	8af34 <__Stack_Size+0x8ab34>
    a72c:	a5000000 	strge	r0, [r0, #-0]
    a730:	00000067 	andeq	r0, r0, r7, rrx
    a734:	0034561f 	eorseq	r5, r4, pc, lsl r6
    a738:	02280100 	eoreq	r0, r8, #0, 2
    a73c:	000000a4 	andeq	r0, r0, r4, lsr #1
    a740:	08008ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, pc}
    a744:	0000001c 	andeq	r0, r0, ip, lsl r0
    a748:	07be9c01 	ldreq	r9, [lr, r1, lsl #24]!
    a74c:	8c200000 	stchi	0, cr0, [r0], #-0
    a750:	01000032 	tsteq	r0, r2, lsr r0
    a754:	003a0228 	eorseq	r0, sl, r8, lsr #4
    a758:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
    a75c:	d2210000 	eorle	r0, r1, #0
    a760:	0100002a 	tsteq	r0, sl, lsr #32
    a764:	00a4022a 	adceq	r0, r4, sl, lsr #4
    a768:	68230000 	stmdavs	r3!, {}	; <UNPREDICTABLE>
    a76c:	74220000 	strtvc	r0, [r2], #-0
    a770:	0100706d 	tsteq	r0, sp, rrx
    a774:	003a022b 	eorseq	r0, sl, fp, lsr #4
    a778:	684a0000 	stmdavs	sl, {}^	; <UNPREDICTABLE>
    a77c:	23210000 	teqcs	r1, #0
    a780:	01000033 	tsteq	r0, r3, lsr r0
    a784:	003a022b 	eorseq	r0, sl, fp, lsr #4
    a788:	68790000 	ldmdavs	r9!, {}^	; <UNPREDICTABLE>
    a78c:	23000000 	movwcs	r0, #0
    a790:	0000332f 	andeq	r3, r0, pc, lsr #6
    a794:	04024e01 	streq	r4, [r2], #-3585	; 0xe01
    a798:	1808008d 	stmdane	r8, {r0, r2, r3, r7}
    a79c:	01000000 	mrseq	r0, (UNDEF: 0)
    a7a0:	0007f59c 	muleq	r7, ip, r5
    a7a4:	328c2000 	addcc	r2, ip, #0
    a7a8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a7ac:	00003a02 	andeq	r3, r0, r2, lsl #20
    a7b0:	0068c200 	rsbeq	ip, r8, r0, lsl #4
    a7b4:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    a7b8:	50010070 	andpl	r0, r1, r0, ror r0
    a7bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    a7c0:	0068e300 	rsbeq	lr, r8, r0, lsl #6
    a7c4:	81230000 	teqhi	r3, r0
    a7c8:	01000034 	tsteq	r0, r4, lsr r0
    a7cc:	8d1c0266 	lfmhi	f0, 4, [ip, #-408]	; 0xfffffe68
    a7d0:	001c0800 	andseq	r0, ip, r0, lsl #16
    a7d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7d8:	0000082c 	andeq	r0, r0, ip, lsr #16
    a7dc:	00328c20 	eorseq	r8, r2, r0, lsr #24
    a7e0:	02660100 	rsbeq	r0, r6, #0, 2
    a7e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a7e8:	00006915 	andeq	r6, r0, r5, lsl r9
    a7ec:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    a7f0:	02680100 	rsbeq	r0, r8, #0, 2
    a7f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a7f8:	00006936 	andeq	r6, r0, r6, lsr r9
    a7fc:	32ce1f00 	sbccc	r1, lr, #0, 30
    a800:	84010000 	strhi	r0, [r1], #-0
    a804:	0000a402 	andeq	sl, r0, r2, lsl #8
    a808:	008d3800 	addeq	r3, sp, r0, lsl #16
    a80c:	00001c08 	andeq	r1, r0, r8, lsl #24
    a810:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    a814:	20000008 	andcs	r0, r0, r8
    a818:	0000328c 	andeq	r3, r0, ip, lsl #5
    a81c:	3a028401 	bcc	ab828 <__Stack_Size+0xab428>
    a820:	75000000 	strvc	r0, [r0, #-0]
    a824:	21000069 	tstcs	r0, r9, rrx
    a828:	00002ad2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    a82c:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    a830:	96000000 	strls	r0, [r0], -r0
    a834:	22000069 	andcs	r0, r0, #105	; 0x69
    a838:	00706d74 	rsbseq	r6, r0, r4, ror sp
    a83c:	3a028801 	bcc	ac848 <__Stack_Size+0xac448>
    a840:	bd000000 	stclt	0, cr0, [r0, #-0]
    a844:	21000069 	tstcs	r0, r9, rrx
    a848:	00003323 	andeq	r3, r0, r3, lsr #6
    a84c:	3a028801 	bcc	ac858 <__Stack_Size+0xac458>
    a850:	ec000000 	stc	0, cr0, [r0], {-0}
    a854:	00000069 	andeq	r0, r0, r9, rrx
    a858:	00342e1f 	eorseq	r2, r4, pc, lsl lr
    a85c:	02ac0100 	adceq	r0, ip, #0, 2
    a860:	0000003a 	andeq	r0, r0, sl, lsr r0
    a864:	08008d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, pc}
    a868:	00000030 	andeq	r0, r0, r0, lsr r0
    a86c:	08e29c01 	stmiaeq	r2!, {r0, sl, fp, ip, pc}^
    a870:	8c200000 	stchi	0, cr0, [r0], #-0
    a874:	01000032 	tsteq	r0, r2, lsr r0
    a878:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    a87c:	6a350000 	bvs	d4a884 <__Stack_Size+0xd4a484>
    a880:	a9210000 	stmdbge	r1!, {}	; <UNPREDICTABLE>
    a884:	01000034 	tsteq	r0, r4, lsr r0
    a888:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    a88c:	6a880000 	bvs	fe20a894 <SCS_BASE+0x1e1fc894>
    a890:	bb210000 	bllt	84a898 <__Stack_Size+0x84a498>
    a894:	01000029 	tsteq	r0, r9, lsr #32
    a898:	003a02af 	eorseq	r0, sl, pc, lsr #5
    a89c:	6ad50000 	bvs	ff54a8a4 <SCS_BASE+0x1f53c8a4>
    a8a0:	23210000 	teqcs	r1, #0
    a8a4:	01000033 	tsteq	r0, r3, lsr r0
    a8a8:	003a02af 	eorseq	r0, sl, pc, lsr #5
    a8ac:	6b240000 	blvs	90a8b4 <__Stack_Size+0x90a4b4>
    a8b0:	1f000000 	svcne	0x00000000
    a8b4:	00003167 	andeq	r3, r0, r7, ror #2
    a8b8:	3a02da01 	bcc	c10c4 <__Stack_Size+0xc0cc4>
    a8bc:	84000000 	strhi	r0, [r0], #-0
    a8c0:	1408008d 	strne	r0, [r8], #-141	; 0x8d
    a8c4:	01000000 	mrseq	r0, (UNDEF: 0)
    a8c8:	00092d9c 	muleq	r9, ip, sp
    a8cc:	328c2000 	addcc	r2, ip, #0
    a8d0:	da010000 	ble	4a8d8 <__Stack_Size+0x4a4d8>
    a8d4:	00003a02 	andeq	r3, r0, r2, lsl #20
    a8d8:	006ba100 	rsbeq	sl, fp, r0, lsl #2
    a8dc:	31d72100 	bicscc	r2, r7, r0, lsl #2
    a8e0:	dc010000 	stcle	0, cr0, [r1], {-0}
    a8e4:	00003a02 	andeq	r3, r0, r2, lsl #20
    a8e8:	006bc200 	rsbeq	ip, fp, r0, lsl #4
    a8ec:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    a8f0:	dd010070 	stcle	0, cr0, [r1, #-448]	; 0xfffffe40
    a8f4:	00003a02 	andeq	r3, r0, r2, lsl #20
    a8f8:	006be100 	rsbeq	lr, fp, r0, lsl #2
    a8fc:	31260000 	teqcc	r6, r0
    a900:	05000035 	streq	r0, [r0, #-53]	; 0x35
    a904:	354a2629 	strbcc	r2, [sl, #-1577]	; 0x629
    a908:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    a90c:	0032a826 	eorseq	sl, r2, r6, lsr #16
    a910:	262c0500 	strtcs	r0, [ip], -r0, lsl #10
    a914:	00003392 	muleq	r0, r2, r3
    a918:	5a272b05 	bpl	9d5534 <__Stack_Size+0x9d5134>
    a91c:	05000033 	streq	r0, [r0, #-51]	; 0x33
    a920:	00095a2e 	andeq	r5, r9, lr, lsr #20
    a924:	003a2800 	eorseq	r2, sl, r0, lsl #16
    a928:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    a92c:	00003205 	andeq	r3, r0, r5, lsl #4
    a930:	003a2f05 	eorseq	r2, sl, r5, lsl #30
    a934:	c2000000 	andgt	r0, r0, #0
    a938:	04000002 	streq	r0, [r0], #-2
    a93c:	0012e300 	andseq	lr, r2, r0, lsl #6
    a940:	30010400 	andcc	r0, r1, r0, lsl #8
    a944:	01000006 	tsteq	r0, r6
    a948:	0000360e 	andeq	r3, r0, lr, lsl #12
    a94c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a950:	08008d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, pc}
    a954:	000000c8 	andeq	r0, r0, r8, asr #1
    a958:	00001e2f 	andeq	r1, r0, pc, lsr #28
    a95c:	a6050402 	strge	r0, [r5], -r2, lsl #8
    a960:	0200000a 	andeq	r0, r0, #10
    a964:	108c0502 	addne	r0, ip, r2, lsl #10
    a968:	01020000 	mrseq	r0, (UNDEF: 2)
    a96c:	0004e106 	andeq	lr, r4, r6, lsl #2
    a970:	33750300 	cmncc	r5, #0, 6
    a974:	27020032 	smladxcs	r2, r2, r0, r0
    a978:	00000045 	andeq	r0, r0, r5, asr #32
    a97c:	78070402 	stmdavc	r7, {r1, sl}
    a980:	0200000e 	andeq	r0, r0, #14
    a984:	038f0702 	orreq	r0, pc, #524288	; 0x80000
    a988:	75030000 	strvc	r0, [r3, #-0]
    a98c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a990:	0000005d 	andeq	r0, r0, sp, asr r0
    a994:	df080102 	svcle	0x00080102
    a998:	04000004 	streq	r0, [r0], #-4
    a99c:	00001ce7 	andeq	r1, r0, r7, ror #25
    a9a0:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    a9a4:	45050000 	strmi	r0, [r5, #-0]
    a9a8:	06000000 	streq	r0, [r0], -r0
    a9ac:	89390201 	ldmdbhi	r9!, {r0, r9}
    a9b0:	07000000 	streq	r0, [r0, -r0]
    a9b4:	000003dc 	ldrdeq	r0, [r0], -ip
    a9b8:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    a9bc:	00010054 	andeq	r0, r1, r4, asr r0
    a9c0:	001cb004 	andseq	fp, ip, r4
    a9c4:	74390200 	ldrtvc	r0, [r9], #-512	; 0x200
    a9c8:	06000000 	streq	r0, [r0], -r0
    a9cc:	a93b0201 	ldmdbge	fp!, {r0, r9}
    a9d0:	07000000 	streq	r0, [r0, -r0]
    a9d4:	00000db1 			; <UNDEFINED> instruction: 0x00000db1
    a9d8:	0e060700 	cdpeq	7, 0, cr0, cr6, cr0, {0}
    a9dc:	00010000 	andeq	r0, r1, r0
    a9e0:	000e4204 	andeq	r4, lr, r4, lsl #4
    a9e4:	943b0200 	ldrtls	r0, [fp], #-512	; 0x200
    a9e8:	02000000 	andeq	r0, r0, #0
    a9ec:	00370704 	eorseq	r0, r7, r4, lsl #14
    a9f0:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
    a9f4:	de01a303 	cdple	3, 0, cr10, cr1, cr3, {0}
    a9f8:	0a000000 	beq	aa00 <__Stack_Size+0xa600>
    a9fc:	03005243 	movweq	r5, #579	; 0x243
    aa00:	006401a5 	rsbeq	r0, r4, r5, lsr #3
    aa04:	0a000000 	beq	aa0c <__Stack_Size+0xa60c>
    aa08:	00525343 	subseq	r5, r2, r3, asr #6
    aa0c:	6401a603 	strvs	sl, [r1], #-1539	; 0x603
    aa10:	04000000 	streq	r0, [r0], #-0
    aa14:	35f70b00 	ldrbcc	r0, [r7, #2816]!	; 0xb00
    aa18:	a7030000 	strge	r0, [r3, -r0]
    aa1c:	0000bb01 	andeq	fp, r0, r1, lsl #22
    aa20:	35c80c00 	strbcc	r0, [r8, #3072]	; 0xc00
    aa24:	43010000 	movwmi	r0, #4096	; 0x1000
    aa28:	08008d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, pc}
    aa2c:	0000001a 	andeq	r0, r0, sl, lsl r0
    aa30:	01309c01 	teqeq	r0, r1, lsl #24
    aa34:	a40d0000 	strge	r0, [sp], #-0
    aa38:	a008008d 	andge	r0, r8, sp, lsl #1
    aa3c:	19000002 	stmdbne	r0, {r1}
    aa40:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    aa44:	31015101 	tstcc	r1, r1, lsl #2
    aa48:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    aa4c:	00244840 	eoreq	r4, r4, r0, asr #16
    aa50:	008db20f 	addeq	fp, sp, pc, lsl #4
    aa54:	0002a008 	andeq	sl, r2, r8
    aa58:	51010e00 	tstpl	r1, r0, lsl #28
    aa5c:	010e3001 	tsteq	lr, r1
    aa60:	48400350 	stmdami	r0, {r4, r6, r8, r9}^
    aa64:	0c000024 	stceq	0, cr0, [r0], {36}	; 0x24
    aa68:	000023a3 	andeq	r2, r0, r3, lsr #7
    aa6c:	8db25101 	ldfhis	f5, [r2, #4]!
    aa70:	000a0800 	andeq	r0, sl, r0, lsl #16
    aa74:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa78:	00000153 	andeq	r0, r0, r3, asr r1
    aa7c:	00295210 	eoreq	r5, r9, r0, lsl r2
    aa80:	a9510100 	ldmdbge	r1, {r8}^
    aa84:	01000000 	mrseq	r0, (UNDEF: 0)
    aa88:	030c0050 	movweq	r0, #49232	; 0xc050
    aa8c:	01000036 	tsteq	r0, r6, lsr r0
    aa90:	008dbc61 	addeq	fp, sp, r1, ror #24
    aa94:	00000c08 	andeq	r0, r0, r8, lsl #24
    aa98:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    aa9c:	10000001 	andne	r0, r0, r1
    aaa0:	00002952 	andeq	r2, r0, r2, asr r9
    aaa4:	00a96101 	adceq	r6, r9, r1, lsl #2
    aaa8:	50010000 	andpl	r0, r1, r0
    aaac:	36300c00 	ldrtcc	r0, [r0], -r0, lsl #24
    aab0:	7a010000 	bvc	4aab8 <__Stack_Size+0x4a6b8>
    aab4:	08008dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, pc}
    aab8:	00000014 	andeq	r0, r0, r4, lsl r0
    aabc:	01aa9c01 			; <UNDEFINED> instruction: 0x01aa9c01
    aac0:	e1110000 	tst	r1, r0
    aac4:	01000035 	tsteq	r0, r5, lsr r0
    aac8:	00003a7a 	andeq	r3, r0, sl, ror sl
    aacc:	006c0c00 	rsbeq	r0, ip, r0, lsl #24
    aad0:	29bb1200 	ldmibcs	fp!, {r9, ip}
    aad4:	7c010000 	stcvc	0, cr0, [r1], {-0}
    aad8:	0000003a 	andeq	r0, r0, sl, lsr r0
    aadc:	00006c2d 	andeq	r6, r0, sp, lsr #24
    aae0:	36980c00 	ldrcc	r0, [r8], r0, lsl #24
    aae4:	95010000 	strls	r0, [r1, #-0]
    aae8:	08008ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, pc}
    aaec:	0000000c 	andeq	r0, r0, ip
    aaf0:	01cd9c01 	biceq	r9, sp, r1, lsl #24
    aaf4:	52100000 	andspl	r0, r0, #0
    aaf8:	01000029 	tsteq	r0, r9, lsr #32
    aafc:	0000a995 	muleq	r0, r5, r9
    ab00:	00500100 	subseq	r0, r0, r0, lsl #2
    ab04:	0036610c 	eorseq	r6, r6, ip, lsl #2
    ab08:	e8ad0100 	stmia	sp!, {r8}
    ab0c:	2c08008d 	stccs	0, cr0, [r8], {141}	; 0x8d
    ab10:	01000000 	mrseq	r0, (UNDEF: 0)
    ab14:	0002229c 	muleq	r2, ip, r2
    ab18:	35d31100 	ldrbcc	r1, [r3, #256]	; 0x100
    ab1c:	ad010000 	stcge	0, cr0, [r1, #-0]
    ab20:	0000003a 	andeq	r0, r0, sl, lsr r0
    ab24:	00006c57 	andeq	r6, r0, r7, asr ip
    ab28:	00368a11 	eorseq	r8, r6, r1, lsl sl
    ab2c:	53ad0100 			; <UNDEFINED> instruction: 0x53ad0100
    ab30:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    ab34:	1200006c 	andne	r0, r0, #108	; 0x6c
    ab38:	000029bb 			; <UNDEFINED> instruction: 0x000029bb
    ab3c:	003aaf01 	eorseq	sl, sl, r1, lsl #30
    ab40:	6cb20000 	ldcvs	0, cr0, [r2]
    ab44:	08130000 	ldmdaeq	r3, {}	; <UNPREDICTABLE>
    ab48:	b708008e 	strlt	r0, [r8, -lr, lsl #1]
    ab4c:	13000002 	movwne	r0, #2
    ab50:	08008e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, pc}
    ab54:	000002be 			; <UNDEFINED> instruction: 0x000002be
    ab58:	35a50c00 	strcc	r0, [r5, #3072]!	; 0xc00
    ab5c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    ab60:	08008e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, pc}
    ab64:	00000028 	andeq	r0, r0, r8, lsr #32
    ab68:	02419c01 	subeq	r9, r1, #256	; 0x100
    ab6c:	34130000 	ldrcc	r0, [r3], #-0
    ab70:	b708008e 	strlt	r0, [r8, -lr, lsl #1]
    ab74:	00000002 	andeq	r0, r0, r2
    ab78:	00364314 	eorseq	r4, r6, r4, lsl r3
    ab7c:	89f20100 	ldmibhi	r2!, {r8}^
    ab80:	3c000000 	stccc	0, cr0, [r0], {-0}
    ab84:	1408008e 	strne	r0, [r8], #-142	; 0x8e
    ab88:	01000000 	mrseq	r0, (UNDEF: 0)
    ab8c:	0002799c 	muleq	r2, ip, r9
    ab90:	35ee1100 	strbcc	r1, [lr, #256]!	; 0x100
    ab94:	f2010000 	vhadd.s8	d0, d1, d0
    ab98:	0000003a 	andeq	r0, r0, sl, lsr r0
    ab9c:	00006ce7 	andeq	r6, r0, r7, ror #25
    aba0:	002ad212 	eoreq	sp, sl, r2, lsl r2
    aba4:	89f40100 	ldmibhi	r4!, {r8}^
    aba8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    abac:	0000006d 	andeq	r0, r0, sp, rrx
    abb0:	0035ba15 	eorseq	fp, r5, r5, lsl sl
    abb4:	01100100 	tsteq	r0, r0, lsl #2
    abb8:	08008e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, pc}
    abbc:	00000010 	andeq	r0, r0, r0, lsl r0
    abc0:	02a09c01 	adceq	r9, r0, #256	; 0x100
    abc4:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    abc8:	01000035 	tsteq	r0, r5, lsr r0
    abcc:	003a0110 	eorseq	r0, sl, r0, lsl r1
    abd0:	6d410000 	stclvs	0, cr0, [r1, #-0]
    abd4:	17000000 	strne	r0, [r0, -r0]
    abd8:	00003673 	andeq	r3, r0, r3, ror r6
    abdc:	b7011505 	strlt	r1, [r1, -r5, lsl #10]
    abe0:	18000002 	stmdane	r0, {r1}
    abe4:	0000003a 	andeq	r0, r0, sl, lsr r0
    abe8:	0000a918 	andeq	sl, r0, r8, lsl r9
    abec:	5b190000 	blpl	64abf4 <__Stack_Size+0x64a7f4>
    abf0:	04000036 	streq	r0, [r0], #-54	; 0x36
    abf4:	3655191b 			; <UNDEFINED> instruction: 0x3655191b
    abf8:	1c040000 	stcne	0, cr0, [r4], {-0}
    abfc:	00086d00 	andeq	r6, r8, r0, lsl #26
    ac00:	57000400 	strpl	r0, [r0, -r0, lsl #8]
    ac04:	04000014 	streq	r0, [r0], #-20
    ac08:	00063001 	andeq	r3, r6, r1
    ac0c:	39370100 	ldmdbcc	r7!, {r8}
    ac10:	02d00000 	sbcseq	r0, r0, #0
    ac14:	8e600000 	cdphi	0, 6, cr0, cr0, cr0, {0}
    ac18:	033c0800 	teqeq	ip, #0, 16
    ac1c:	1f1a0000 	svcne	0x001a0000
    ac20:	04020000 	streq	r0, [r2], #-0
    ac24:	000aa605 	andeq	sl, sl, r5, lsl #12
    ac28:	05020200 	streq	r0, [r2, #-512]	; 0x200
    ac2c:	0000108c 	andeq	r1, r0, ip, lsl #1
    ac30:	e1060102 	tst	r6, r2, lsl #2
    ac34:	03000004 	movweq	r0, #4
    ac38:	00323375 	eorseq	r3, r2, r5, ror r3
    ac3c:	00452702 	subeq	r2, r5, r2, lsl #14
    ac40:	04020000 	streq	r0, [r2], #-0
    ac44:	000e7807 	andeq	r7, lr, r7, lsl #16
    ac48:	31750300 	cmncc	r5, r0, lsl #6
    ac4c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    ac50:	00000057 	andeq	r0, r0, r7, asr r0
    ac54:	8f070202 	svchi	0x00070202
    ac58:	03000003 	movweq	r0, #3
    ac5c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    ac60:	00006829 	andeq	r6, r0, r9, lsr #16
    ac64:	08010200 	stmdaeq	r1, {r9}
    ac68:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ac6c:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    ac70:	7a2d0200 	bvc	b4b478 <__Stack_Size+0xb4b078>
    ac74:	04000000 	streq	r0, [r0], #-0
    ac78:	00000068 	andeq	r0, r0, r8, rrx
    ac7c:	001ce705 	andseq	lr, ip, r5, lsl #14
    ac80:	8a2f0200 	bhi	bcb488 <__Stack_Size+0xbcb088>
    ac84:	06000000 	streq	r0, [r0], -r0
    ac88:	00000045 	andeq	r0, r0, r5, asr #32
    ac8c:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    ac90:	9a310200 	bls	c4b498 <__Stack_Size+0xc4b098>
    ac94:	06000000 	streq	r0, [r0], -r0
    ac98:	00000068 	andeq	r0, r0, r8, rrx
    ac9c:	39020107 	stmdbcc	r2, {r0, r1, r2, r8}
    aca0:	000000b4 	strheq	r0, [r0], -r4
    aca4:	0003dc08 	andeq	sp, r3, r8, lsl #24
    aca8:	53090000 	movwpl	r0, #36864	; 0x9000
    acac:	01005445 	tsteq	r0, r5, asr #8
    acb0:	1cb00500 	cfldr32ne	mvfx0, [r0]
    acb4:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    acb8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    acbc:	0036fd05 	eorseq	pc, r6, r5, lsl #26
    acc0:	9f390200 	svcls	0x00390200
    acc4:	07000000 	streq	r0, [r0, -r0]
    acc8:	df3b0201 	svcle	0x003b0201
    accc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    acd0:	00000db1 			; <UNDEFINED> instruction: 0x00000db1
    acd4:	0e060800 	cdpeq	8, 0, cr0, cr6, cr0, {0}
    acd8:	00010000 	andeq	r0, r1, r0
    acdc:	000e4205 	andeq	r4, lr, r5, lsl #4
    ace0:	ca3b0200 	bgt	ecb4e8 <__Stack_Size+0xecb0e8>
    ace4:	07000000 	streq	r0, [r0, -r0]
    ace8:	ff3e0201 			; <UNDEFINED> instruction: 0xff3e0201
    acec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    acf0:	000012a7 	andeq	r1, r0, r7, lsr #5
    acf4:	0cb70800 	ldceq	8, cr0, [r7]
    acf8:	00010000 	andeq	r0, r1, r0
    acfc:	00231c05 	eoreq	r1, r3, r5, lsl #24
    ad00:	ea3e0200 	b	f8b508 <__Stack_Size+0xf8b108>
    ad04:	02000000 	andeq	r0, r0, #0
    ad08:	00370704 	eorseq	r0, r7, r4, lsl #14
    ad0c:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    ad10:	9c01aa03 	stcls	10, cr10, [r1], {3}
    ad14:	0b000001 	bleq	ad20 <__Stack_Size+0xa920>
    ad18:	03005243 	movweq	r5, #579	; 0x243
    ad1c:	007f01ac 	rsbseq	r0, pc, ip, lsr #3
    ad20:	0c000000 	stceq	0, cr0, [r0], {-0}
    ad24:	00003757 	andeq	r3, r0, r7, asr r7
    ad28:	7f01ad03 	svcvc	0x0001ad03
    ad2c:	04000000 	streq	r0, [r0], #-0
    ad30:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    ad34:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    ad38:	0000007f 	andeq	r0, r0, pc, ror r0
    ad3c:	37b60c08 	ldrcc	r0, [r6, r8, lsl #24]!
    ad40:	af030000 	svcge	0x00030000
    ad44:	00007f01 	andeq	r7, r0, r1, lsl #30
    ad48:	b50c0c00 	strlt	r0, [ip, #-3072]	; 0xc00
    ad4c:	03000036 	movweq	r0, #54	; 0x36
    ad50:	007f01b0 	ldrhteq	r0, [pc], #-16
    ad54:	0c100000 	ldceq	0, cr0, [r0], {-0}
    ad58:	000037d8 	ldrdeq	r3, [r0], -r8
    ad5c:	7f01b103 	svcvc	0x0001b103
    ad60:	14000000 	strne	r0, [r0], #-0
    ad64:	0037e90c 	eorseq	lr, r7, ip, lsl #18
    ad68:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    ad6c:	0000007f 	andeq	r0, r0, pc, ror r0
    ad70:	376b0c18 			; <UNDEFINED> instruction: 0x376b0c18
    ad74:	b3030000 	movwlt	r0, #12288	; 0x3000
    ad78:	00007f01 	andeq	r7, r0, r1, lsl #30
    ad7c:	060c1c00 	streq	r1, [ip], -r0, lsl #24
    ad80:	03000037 	movweq	r0, #55	; 0x37
    ad84:	007f01b4 	ldrhteq	r0, [pc], #-20
    ad88:	0b200000 	bleq	80ad90 <__Stack_Size+0x80a990>
    ad8c:	00525343 	subseq	r5, r2, r3, asr #6
    ad90:	7f01b503 	svcvc	0x0001b503
    ad94:	24000000 	strcs	r0, [r0], #-0
    ad98:	36a90d00 	strtcc	r0, [r9], r0, lsl #26
    ad9c:	b6030000 	strlt	r0, [r3], -r0
    ada0:	00011101 	andeq	r1, r1, r1, lsl #2
    ada4:	04140e00 	ldreq	r0, [r4], #-3584	; 0xe00
    ada8:	0001ed19 	andeq	lr, r1, r9, lsl sp
    adac:	389e0f00 	ldmcc	lr, {r8, r9, sl, fp}
    adb0:	1b040000 	blne	10adb8 <__Stack_Size+0x10a9b8>
    adb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    adb8:	375c0f00 	ldrbcc	r0, [ip, -r0, lsl #30]
    adbc:	1c040000 	stcne	0, cr0, [r4], {-0}
    adc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    adc4:	38f60f04 	ldmcc	r6!, {r2, r8, r9, sl, fp}^
    adc8:	1d040000 	stcne	0, cr0, [r4, #-0]
    adcc:	0000003a 	andeq	r0, r0, sl, lsr r0
    add0:	38ba0f08 	ldmcc	sl!, {r3, r8, r9, sl, fp}
    add4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    add8:	0000003a 	andeq	r0, r0, sl, lsr r0
    addc:	38310f0c 	ldmdacc	r1!, {r2, r3, r8, r9, sl, fp}
    ade0:	1f040000 	svcne	0x00040000
    ade4:	0000003a 	andeq	r0, r0, sl, lsr r0
    ade8:	24050010 	strcs	r0, [r5], #-16
    adec:	04000037 	streq	r0, [r0], #-55	; 0x37
    adf0:	0001a820 	andeq	sl, r1, r0, lsr #16
    adf4:	1b291000 	blne	a4edfc <__Stack_Size+0xa4e9fc>
    adf8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    adfc:	08008e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, pc}
    ae00:	0000003c 	andeq	r0, r0, ip, lsr r0
    ae04:	15119c01 	ldrne	r9, [r1, #-3073]	; 0xc01
    ae08:	0100001e 	tsteq	r0, lr, lsl r0
    ae0c:	008e9c9f 	umulleq	r9, lr, pc, ip	; <UNPREDICTABLE>
    ae10:	00003808 	andeq	r3, r0, r8, lsl #16
    ae14:	2c9c0100 	ldfcss	f0, [ip], {0}
    ae18:	12000002 	andne	r0, r0, #2
    ae1c:	000038dd 	ldrdeq	r3, [r0], -sp
    ae20:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    ae24:	50010000 	andpl	r0, r1, r0
    ae28:	38131100 	ldmdacc	r3, {r8, ip}
    ae2c:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    ae30:	08008ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, pc}
    ae34:	00000014 	andeq	r0, r0, r4, lsl r0
    ae38:	02609c01 	rsbeq	r9, r0, #256	; 0x100
    ae3c:	1d130000 	ldcne	0, cr0, [r3, #-0]
    ae40:	01000038 	tsteq	r0, r8, lsr r0
    ae44:	00005ee9 	andeq	r5, r0, r9, ror #29
    ae48:	006d6200 	rsbeq	r6, sp, r0, lsl #4
    ae4c:	29bb1400 	ldmibcs	fp!, {sl, ip}
    ae50:	eb010000 	bl	4ae58 <__Stack_Size+0x4aa58>
    ae54:	0000003a 	andeq	r0, r0, sl, lsr r0
    ae58:	00006d83 	andeq	r6, r0, r3, lsl #27
    ae5c:	39821500 	stmibcc	r2, {r8, sl, ip}
    ae60:	06010000 	streq	r0, [r1], -r0
    ae64:	008ee801 	addeq	lr, lr, r1, lsl #16
    ae68:	00000c08 	andeq	r0, r0, r8, lsl #24
    ae6c:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    ae70:	16000002 	strne	r0, [r0], -r2
    ae74:	00002952 	andeq	r2, r0, r2, asr r9
    ae78:	df010601 	svcle	0x00010601
    ae7c:	01000000 	mrseq	r0, (UNDEF: 0)
    ae80:	25150050 	ldrcs	r0, [r5, #-80]	; 0x50
    ae84:	01000028 	tsteq	r0, r8, lsr #32
    ae88:	8ef4011f 	mrchi	1, 7, r0, cr4, cr15, {0}
    ae8c:	00140800 	andseq	r0, r4, r0, lsl #16
    ae90:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae94:	000002cc 	andeq	r0, r0, ip, asr #5
    ae98:	00384b17 	eorseq	r4, r8, r7, lsl fp
    ae9c:	011f0100 	tsteq	pc, r0, lsl #2
    aea0:	0000003a 	andeq	r0, r0, sl, lsr r0
    aea4:	00006dad 	andeq	r6, r0, sp, lsr #27
    aea8:	00373617 	eorseq	r3, r7, r7, lsl r6
    aeac:	011f0100 	tsteq	pc, r0, lsl #2
    aeb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    aeb4:	00006dce 	andeq	r6, r0, lr, asr #27
    aeb8:	0029bb18 	eoreq	fp, r9, r8, lsl fp
    aebc:	01210100 	teqeq	r1, r0, lsl #2
    aec0:	0000003a 	andeq	r0, r0, sl, lsr r0
    aec4:	00006def 	andeq	r6, r0, pc, ror #27
    aec8:	23ff1500 	mvnscs	r1, #0, 10
    aecc:	3c010000 	stccc	0, cr0, [r1], {-0}
    aed0:	008f0801 	addeq	r0, pc, r1, lsl #16
    aed4:	00000c08 	andeq	r0, r0, r8, lsl #24
    aed8:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    aedc:	16000002 	strne	r0, [r0], -r2
    aee0:	00002952 	andeq	r2, r0, r2, asr r9
    aee4:	df013c01 	svcle	0x00013c01
    aee8:	01000000 	mrseq	r0, (UNDEF: 0)
    aeec:	f9150050 			; <UNDEFINED> instruction: 0xf9150050
    aef0:	01000027 	tsteq	r0, r7, lsr #32
    aef4:	8f14014f 	svchi	0x0014014f
    aef8:	00140800 	andseq	r0, r4, r0, lsl #16
    aefc:	9c010000 	stcls	0, cr0, [r1], {-0}
    af00:	00000328 	andeq	r0, r0, r8, lsr #6
    af04:	0038e517 	eorseq	lr, r8, r7, lsl r5
    af08:	014f0100 	mrseq	r0, (UNDEF: 95)
    af0c:	0000003a 	andeq	r0, r0, sl, lsr r0
    af10:	00006e2c 	andeq	r6, r0, ip, lsr #28
    af14:	0029bb18 	eoreq	fp, r9, r8, lsl fp
    af18:	01510100 	cmpeq	r1, r0, lsl #2
    af1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    af20:	00006e4d 	andeq	r6, r0, sp, asr #28
    af24:	22bc1900 	adcscs	r1, ip, #0, 18
    af28:	6d010000 	stcvs	0, cr0, [r1, #-0]
    af2c:	00005e01 	andeq	r5, r0, r1, lsl #28
    af30:	008f2800 	addeq	r2, pc, r0, lsl #16
    af34:	00001008 	andeq	r1, r0, r8
    af38:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    af3c:	00001dfb 	strdeq	r1, [r0], -fp
    af40:	38018401 	stmdacc	r1, {r0, sl, pc}
    af44:	1408008f 	strne	r0, [r8], #-143	; 0x8f
    af48:	01000000 	mrseq	r0, (UNDEF: 0)
    af4c:	0003759c 	muleq	r3, ip, r5
    af50:	38891700 	stmcc	r9, {r8, r9, sl, ip}
    af54:	84010000 	strhi	r0, [r1], #-0
    af58:	00003a01 	andeq	r3, r0, r1, lsl #20
    af5c:	006e7700 	rsbeq	r7, lr, r0, lsl #14
    af60:	29bb1800 	ldmibcs	fp!, {fp, ip}
    af64:	86010000 	strhi	r0, [r1], -r0
    af68:	00003a01 	andeq	r3, r0, r1, lsl #20
    af6c:	006e9800 	rsbeq	r9, lr, r0, lsl #16
    af70:	75150000 	ldrvc	r0, [r5, #-0]
    af74:	0100001a 	tsteq	r0, sl, lsl r0
    af78:	8f4c01a5 	svchi	0x004c01a5
    af7c:	00140800 	andseq	r0, r4, r0, lsl #16
    af80:	9c010000 	stcls	0, cr0, [r1], {-0}
    af84:	000003ac 	andeq	r0, r0, ip, lsr #7
    af88:	0036be17 	eorseq	fp, r6, r7, lsl lr
    af8c:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    af90:	0000003a 	andeq	r0, r0, sl, lsr r0
    af94:	00006ec2 	andeq	r6, r0, r2, asr #29
    af98:	0029bb18 	eoreq	fp, r9, r8, lsl fp
    af9c:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    afa0:	0000003a 	andeq	r0, r0, sl, lsr r0
    afa4:	00006ee3 	andeq	r6, r0, r3, ror #29
    afa8:	1cfc1500 	cfldr64ne	mvdx1, [ip]
    afac:	c6010000 	strgt	r0, [r1], -r0
    afb0:	008f6001 	addeq	r6, pc, r1
    afb4:	00001408 	andeq	r1, r0, r8, lsl #8
    afb8:	e39c0100 	orrs	r0, ip, #0, 2
    afbc:	17000003 	strne	r0, [r0, -r3]
    afc0:	000036be 			; <UNDEFINED> instruction: 0x000036be
    afc4:	3a01c601 	bcc	7c7d0 <__Stack_Size+0x7c3d0>
    afc8:	0d000000 	stceq	0, cr0, [r0, #-0]
    afcc:	1800006f 	stmdane	r0, {r0, r1, r2, r3, r5, r6}
    afd0:	000029bb 			; <UNDEFINED> instruction: 0x000029bb
    afd4:	3a01c801 	bcc	7cfe0 <__Stack_Size+0x7cbe0>
    afd8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    afdc:	0000006f 	andeq	r0, r0, pc, rrx
    afe0:	0038ca15 	eorseq	ip, r8, r5, lsl sl
    afe4:	01e90100 	mvneq	r0, r0, lsl #2
    afe8:	08008f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, pc}
    afec:	00000018 	andeq	r0, r0, r8, lsl r0
    aff0:	04189c01 	ldreq	r9, [r8], #-3073	; 0xc01
    aff4:	95170000 	ldrls	r0, [r7, #-0]
    aff8:	01000039 	tsteq	r0, r9, lsr r0
    affc:	005e01e9 	subseq	r0, lr, r9, ror #3
    b000:	6f580000 	svcvs	0x00580000
    b004:	52160000 	andspl	r0, r6, #0
    b008:	01000029 	tsteq	r0, r9, lsr #32
    b00c:	00df01e9 	sbcseq	r0, pc, r9, ror #3
    b010:	51010000 	mrspl	r0, (UNDEF: 1)
    b014:	379a1500 	ldrcc	r1, [sl, r0, lsl #10]
    b018:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    b01c:	008f8c02 	addeq	r8, pc, r2, lsl #24
    b020:	00000c08 	andeq	r0, r0, r8, lsl #24
    b024:	3d9c0100 	ldfccs	f0, [ip]
    b028:	16000004 	strne	r0, [r0], -r4
    b02c:	0000386a 	andeq	r3, r0, sl, ror #16
    b030:	3a020801 	bcc	8d03c <__Stack_Size+0x8cc3c>
    b034:	01000000 	mrseq	r0, (UNDEF: 0)
    b038:	c7150050 			; <UNDEFINED> instruction: 0xc7150050
    b03c:	01000036 	tsteq	r0, r6, lsr r0
    b040:	8f98021d 	svchi	0x0098021d
    b044:	00140800 	andseq	r0, r4, r0, lsl #16
    b048:	9c010000 	stcls	0, cr0, [r1], {-0}
    b04c:	00000474 	andeq	r0, r0, r4, ror r4
    b050:	00371a17 	eorseq	r1, r7, r7, lsl sl
    b054:	021d0100 	andseq	r0, sp, #0, 2
    b058:	0000003a 	andeq	r0, r0, sl, lsr r0
    b05c:	00006f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    b060:	0029bb18 	eoreq	fp, r9, r8, lsl fp
    b064:	021f0100 	andseq	r0, pc, #0, 2
    b068:	0000003a 	andeq	r0, r0, sl, lsr r0
    b06c:	00006fb3 			; <UNDEFINED> instruction: 0x00006fb3
    b070:	39061500 	stmdbcc	r6, {r8, sl, ip}
    b074:	3c010000 	stccc	0, cr0, [r1], {-0}
    b078:	008fac02 	addeq	sl, pc, r2, lsl #24
    b07c:	00002008 	andeq	r2, r0, r8
    b080:	999c0100 	ldmibls	ip, {r8}
    b084:	16000004 	strne	r0, [r0], -r4
    b088:	000036ee 	andeq	r3, r0, lr, ror #13
    b08c:	5e023c01 	cdppl	12, 0, cr3, cr2, cr1, {0}
    b090:	01000000 	mrseq	r0, (UNDEF: 0)
    b094:	ab150050 	blge	54b1dc <__Stack_Size+0x54addc>
    b098:	01000037 	tsteq	r0, r7, lsr r0
    b09c:	8fcc0263 	svchi	0x00cc0263
    b0a0:	000c0800 	andeq	r0, ip, r0, lsl #16
    b0a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    b0a8:	000004be 			; <UNDEFINED> instruction: 0x000004be
    b0ac:	00295216 	eoreq	r5, r9, r6, lsl r2
    b0b0:	02630100 	rsbeq	r0, r3, #0, 2
    b0b4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b0b8:	15005001 	strne	r5, [r0, #-1]
    b0bc:	00003859 	andeq	r3, r0, r9, asr r8
    b0c0:	d8027901 	stmdale	r2, {r0, r8, fp, ip, sp, lr}
    b0c4:	1008008f 	andne	r0, r8, pc, lsl #1
    b0c8:	01000000 	mrseq	r0, (UNDEF: 0)
    b0cc:	0004e59c 	muleq	r4, ip, r5
    b0d0:	37811700 	strcc	r1, [r1, r0, lsl #14]
    b0d4:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    b0d8:	00003a02 	andeq	r3, r0, r2, lsl #20
    b0dc:	006fdd00 	rsbeq	sp, pc, r0, lsl #26
    b0e0:	59150000 	ldmdbpl	r5, {}	; <UNPREDICTABLE>
    b0e4:	01000039 	tsteq	r0, r9, lsr r0
    b0e8:	8fe8028c 	svchi	0x00e8028c
    b0ec:	000c0800 	andeq	r0, ip, r0, lsl #16
    b0f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    b0f4:	0000050a 	andeq	r0, r0, sl, lsl #10
    b0f8:	00295216 	eoreq	r5, r9, r6, lsl r2
    b0fc:	028c0100 	addeq	r0, ip, #0, 2
    b100:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b104:	15005001 	strne	r5, [r0, #-1]
    b108:	00003925 	andeq	r3, r0, r5, lsr #18
    b10c:	f4029c01 			; <UNDEFINED> instruction: 0xf4029c01
    b110:	8408008f 	strhi	r0, [r8], #-143	; 0x8f
    b114:	01000000 	mrseq	r0, (UNDEF: 0)
    b118:	00056f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    b11c:	38af1600 	stmiacc	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    b120:	9c010000 	stcls	0, cr0, [r1], {-0}
    b124:	00056f02 	andeq	r6, r5, r2, lsl #30
    b128:	1a500100 	bne	140b530 <__Stack_Size+0x140b130>
    b12c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    b130:	3a029e01 	bcc	b293c <__Stack_Size+0xb253c>
    b134:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    b138:	1800006f 	stmdane	r0, {r0, r1, r2, r3, r5, r6}
    b13c:	00003792 	muleq	r0, r2, r7
    b140:	3a029e01 	bcc	b294c <__Stack_Size+0xb254c>
    b144:	82000000 	andhi	r0, r0, #0
    b148:	18000070 	stmdane	r0, {r4, r5, r6}
    b14c:	000037ce 	andeq	r3, r0, lr, asr #15
    b150:	3a029e01 	bcc	b295c <__Stack_Size+0xb255c>
    b154:	b2000000 	andlt	r0, r0, #0
    b158:	18000070 	stmdane	r0, {r4, r5, r6}
    b15c:	000038d7 	ldrdeq	r3, [r0], -r7
    b160:	3a029e01 	bcc	b296c <__Stack_Size+0xb256c>
    b164:	d7000000 	strle	r0, [r0, -r0]
    b168:	00000070 	andeq	r0, r0, r0, ror r0
    b16c:	01ed041b 	mvneq	r0, fp, lsl r4
    b170:	41150000 	tstmi	r5, r0
    b174:	01000037 	tsteq	r0, r7, lsr r0
    b178:	90780300 	rsbsls	r0, r8, r0, lsl #6
    b17c:	00180800 	andseq	r0, r8, r0, lsl #16
    b180:	9c010000 	stcls	0, cr0, [r1], {-0}
    b184:	000005aa 	andeq	r0, r0, sl, lsr #11
    b188:	00399c17 	eorseq	r9, r9, r7, lsl ip
    b18c:	03000100 	movweq	r0, #256	; 0x100
    b190:	0000003a 	andeq	r0, r0, sl, lsr r0
    b194:	00007162 	andeq	r7, r0, r2, ror #2
    b198:	00295216 	eoreq	r5, r9, r6, lsl r2
    b19c:	03000100 	movweq	r0, #256	; 0x100
    b1a0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b1a4:	15005101 	strne	r5, [r0, #-257]	; 0x101
    b1a8:	00001f6e 	andeq	r1, r0, lr, ror #30
    b1ac:	90032101 	andls	r2, r3, r1, lsl #2
    b1b0:	18080090 	stmdane	r8, {r4, r7}
    b1b4:	01000000 	mrseq	r0, (UNDEF: 0)
    b1b8:	0005df9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    b1bc:	370b1700 	strcc	r1, [fp, -r0, lsl #14]
    b1c0:	21010000 	mrscs	r0, (UNDEF: 1)
    b1c4:	00003a03 	andeq	r3, r0, r3, lsl #20
    b1c8:	00719c00 	rsbseq	r9, r1, r0, lsl #24
    b1cc:	29521600 	ldmdbcs	r2, {r9, sl, ip}^
    b1d0:	21010000 	mrscs	r0, (UNDEF: 1)
    b1d4:	0000df03 	andeq	sp, r0, r3, lsl #30
    b1d8:	00510100 	subseq	r0, r1, r0, lsl #2
    b1dc:	0004b415 	andeq	fp, r4, r5, lsl r4
    b1e0:	03430100 	movteq	r0, #12544	; 0x3100
    b1e4:	080090a8 	stmdaeq	r0, {r3, r5, r7, ip, pc}
    b1e8:	00000018 	andeq	r0, r0, r8, lsl r0
    b1ec:	06149c01 	ldreq	r9, [r4], -r1, lsl #24
    b1f0:	bf170000 	svclt	0x00170000
    b1f4:	01000037 	tsteq	r0, r7, lsr r0
    b1f8:	003a0343 	eorseq	r0, sl, r3, asr #6
    b1fc:	71d60000 	bicsvc	r0, r6, r0
    b200:	52160000 	andspl	r0, r6, #0
    b204:	01000029 	tsteq	r0, r9, lsr #32
    b208:	00df0343 	sbcseq	r0, pc, r3, asr #6
    b20c:	51010000 	mrspl	r0, (UNDEF: 1)
    b210:	2aab1500 	bcs	fead0618 <SCS_BASE+0x1eac2618>
    b214:	63010000 	movwvs	r0, #4096	; 0x1000
    b218:	0090c003 	addseq	ip, r0, r3
    b21c:	00001808 	andeq	r1, r0, r8, lsl #16
    b220:	499c0100 	ldmibmi	ip, {r8}
    b224:	17000006 	strne	r0, [r0, -r6]
    b228:	0000370b 	andeq	r3, r0, fp, lsl #14
    b22c:	3a036301 	bcc	e3e38 <__Stack_Size+0xe3a38>
    b230:	10000000 	andne	r0, r0, r0
    b234:	16000072 			; <UNDEFINED> instruction: 0x16000072
    b238:	00002952 	andeq	r2, r0, r2, asr r9
    b23c:	df036301 	svcle	0x00036301
    b240:	01000000 	mrseq	r0, (UNDEF: 0)
    b244:	73150051 	tstvc	r5, #81	; 0x51
    b248:	01000036 	tsteq	r0, r6, lsr r0
    b24c:	90d80384 	sbcsls	r0, r8, r4, lsl #7
    b250:	00180800 	andseq	r0, r8, r0, lsl #16
    b254:	9c010000 	stcls	0, cr0, [r1], {-0}
    b258:	0000067e 	andeq	r0, r0, lr, ror r6
    b25c:	0037bf17 	eorseq	fp, r7, r7, lsl pc
    b260:	03840100 	orreq	r0, r4, #0, 2
    b264:	0000003a 	andeq	r0, r0, sl, lsr r0
    b268:	0000724a 	andeq	r7, r0, sl, asr #4
    b26c:	00295216 	eoreq	r5, r9, r6, lsl r2
    b270:	03840100 	orreq	r0, r4, #0, 2
    b274:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b278:	15005101 	strne	r5, [r0, #-257]	; 0x101
    b27c:	00003800 	andeq	r3, r0, r0, lsl #16
    b280:	f0039c01 			; <UNDEFINED> instruction: 0xf0039c01
    b284:	0c080090 	stceq	0, cr0, [r8], {144}	; 0x90
    b288:	01000000 	mrseq	r0, (UNDEF: 0)
    b28c:	0006a39c 	muleq	r6, ip, r3
    b290:	29521600 	ldmdbcs	r2, {r9, sl, ip}^
    b294:	9c010000 	stcls	0, cr0, [r1], {-0}
    b298:	0000df03 	andeq	sp, r0, r3, lsl #30
    b29c:	00500100 	subseq	r0, r0, r0, lsl #2
    b2a0:	00396715 	eorseq	r6, r9, r5, lsl r7
    b2a4:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    b2a8:	080090fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip, pc}
    b2ac:	0000000c 	andeq	r0, r0, ip
    b2b0:	06c89c01 	strbeq	r9, [r8], r1, lsl #24
    b2b4:	52160000 	andspl	r0, r6, #0
    b2b8:	01000029 	tsteq	r0, r9, lsr #32
    b2bc:	00df03ac 	sbcseq	r0, pc, ip, lsr #7
    b2c0:	50010000 	andpl	r0, r1, r0
    b2c4:	37731500 	ldrbcc	r1, [r3, -r0, lsl #10]!
    b2c8:	c1010000 	mrsgt	r0, (UNDEF: 1)
    b2cc:	00910803 	addseq	r0, r1, r3, lsl #16
    b2d0:	00000c08 	andeq	r0, r0, r8, lsl #24
    b2d4:	ed9c0100 	ldfs	f0, [ip]
    b2d8:	16000006 	strne	r0, [r0], -r6
    b2dc:	0000398d 	andeq	r3, r0, sp, lsl #19
    b2e0:	5e03c101 	mvfpls	f4, f1
    b2e4:	01000000 	mrseq	r0, (UNDEF: 0)
    b2e8:	a91c0050 	ldmdbge	ip, {r4, r6}
    b2ec:	0100001c 	tsteq	r0, ip, lsl r0
    b2f0:	00b403dd 	ldrsbteq	r0, [r4], sp
    b2f4:	91140000 	tstls	r4, r0
    b2f8:	00280800 	eoreq	r0, r8, r0, lsl #16
    b2fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    b300:	00000748 	andeq	r0, r0, r8, asr #14
    b304:	00384217 	eorseq	r4, r8, r7, lsl r2
    b308:	03dd0100 	bicseq	r0, sp, #0, 2
    b30c:	0000005e 	andeq	r0, r0, lr, asr r0
    b310:	00007284 	andeq	r7, r0, r4, lsl #5
    b314:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    b318:	03df0100 	bicseq	r0, pc, #0, 2
    b31c:	0000003a 	andeq	r0, r0, sl, lsr r0
    b320:	000072a5 	andeq	r7, r0, r5, lsr #5
    b324:	0037df18 	eorseq	sp, r7, r8, lsl pc
    b328:	03e00100 	mvneq	r0, #0, 2
    b32c:	0000003a 	andeq	r0, r0, sl, lsr r0
    b330:	000072ff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
    b334:	002ad218 	eoreq	sp, sl, r8, lsl r2
    b338:	03e10100 	mvneq	r0, #0, 2
    b33c:	000000b4 	strheq	r0, [r0], -r4
    b340:	00007335 	andeq	r7, r0, r5, lsr r3
    b344:	24101d00 	ldrcs	r1, [r0], #-3328	; 0xd00
    b348:	c6010000 	strgt	r0, [r1], -r0
    b34c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b350:	0800913c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, pc}
    b354:	0000002e 	andeq	r0, r0, lr, lsr #32
    b358:	07b29c01 	ldreq	r9, [r2, r1, lsl #24]!
    b35c:	f11e0000 			; <UNDEFINED> instruction: 0xf11e0000
    b360:	01000037 	tsteq	r0, r7, lsr r0
    b364:	00007fc8 	andeq	r7, r0, r8, asr #31
    b368:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    b36c:	00298714 	eoreq	r8, r9, r4, lsl r7
    b370:	ffc90100 			; <UNDEFINED> instruction: 0xffc90100
    b374:	60000000 	andvs	r0, r0, r0
    b378:	14000073 	strne	r0, [r0], #-115	; 0x73
    b37c:	00003894 	muleq	r0, r4, r8
    b380:	00b4ca01 	adcseq	ip, r4, r1, lsl #20
    b384:	73850000 	orrvc	r0, r5, #0
    b388:	481f0000 	ldmdami	pc, {}	; <UNPREDICTABLE>
    b38c:	ed080091 	stc	0, cr0, [r8, #-580]	; 0xfffffdbc
    b390:	a1000006 	tstge	r0, r6
    b394:	20000007 	andcs	r0, r0, r7
    b398:	08025001 	stmdaeq	r2, {r0, ip, lr}
    b39c:	5e210031 	mcrpl	0, 1, r0, cr1, cr1, {1}
    b3a0:	ed080091 	stc	0, cr0, [r8, #-580]	; 0xfffffdbc
    b3a4:	20000006 	andcs	r0, r0, r6
    b3a8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    b3ac:	22000031 	andcs	r0, r0, #49	; 0x31
    b3b0:	0000387b 	andeq	r3, r0, fp, ror r8
    b3b4:	6a041001 	bvs	10f3c0 <__Stack_Size+0x10efc0>
    b3b8:	12080091 	andne	r0, r8, #145	; 0x91
    b3bc:	01000000 	mrseq	r0, (UNDEF: 0)
    b3c0:	36f61c9c 	usatcc	r1, #22, ip, lsl #25
    b3c4:	24010000 	strcs	r0, [r1], #-0
    b3c8:	0000bf04 	andeq	fp, r0, r4, lsl #30
    b3cc:	00917c00 	addseq	r7, r1, r0, lsl #24
    b3d0:	00001408 	andeq	r1, r0, r8, lsl #8
    b3d4:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    b3d8:	17000007 	strne	r0, [r0, -r7]
    b3dc:	00003995 	muleq	r0, r5, r9
    b3e0:	5e042401 	cdppl	4, 0, cr2, cr4, cr1, {0}
    b3e4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    b3e8:	18000073 	stmdane	r0, {r0, r1, r4, r5, r6}
    b3ec:	00002ad2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    b3f0:	bf042601 	svclt	0x00042601
    b3f4:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    b3f8:	00000073 	andeq	r0, r0, r3, ror r0
    b3fc:	0036d815 	eorseq	sp, r6, r5, lsl r8
    b400:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    b404:	08009190 	stmdaeq	r0, {r4, r7, r8, ip, pc}
    b408:	0000000c 	andeq	r0, r0, ip
    b40c:	08249c01 	stmdaeq	r4!, {r0, sl, fp, ip, pc}
    b410:	95160000 	ldrls	r0, [r6, #-0]
    b414:	01000039 	tsteq	r0, r9, lsr r0
    b418:	005e0447 	subseq	r0, lr, r7, asr #8
    b41c:	50010000 	andpl	r0, r1, r0
    b420:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    b424:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    b428:	0a240000 	beq	90b430 <__Stack_Size+0x90b030>
    b42c:	0f000001 	svceq	0x00000001
    b430:	39141e00 	ldmdbcc	r4, {r9, sl, fp, ip}
    b434:	6f010000 	svcvs	0x00010000
    b438:	00000845 	andeq	r0, r0, r5, asr #16
    b43c:	cc060305 	stcgt	3, cr0, [r6], {5}
    b440:	24040800 	strcs	r0, [r4], #-2048	; 0x800
    b444:	23000008 	movwcs	r0, #8
    b448:	0000006f 	andeq	r0, r0, pc, rrx
    b44c:	0000085a 	andeq	r0, r0, sl, asr r8
    b450:	00010a24 	andeq	r0, r1, r4, lsr #20
    b454:	1e000300 	cdpne	3, 0, cr0, cr0, cr0, {0}
    b458:	000039aa 	andeq	r3, r0, sl, lsr #19
    b45c:	086b7001 	stmdaeq	fp!, {r0, ip, sp, lr}^
    b460:	03050000 	movweq	r0, #20480	; 0x5000
    b464:	0800cc16 	stmdaeq	r0, {r1, r2, r4, sl, fp, lr, pc}
    b468:	00084a04 	andeq	r4, r8, r4, lsl #20
    b46c:	02070000 	andeq	r0, r7, #0
    b470:	00040000 	andeq	r0, r4, r0
    b474:	0000167e 	andeq	r1, r0, lr, ror r6
    b478:	06300104 	ldrteq	r0, [r0], -r4, lsl #2
    b47c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    b480:	d0000039 	andle	r0, r0, r9, lsr r0
    b484:	9c000002 	stcls	0, cr0, [r0], {2}
    b488:	8c080091 	stchi	0, cr0, [r8], {145}	; 0x91
    b48c:	b3000000 	movwlt	r0, #0
    b490:	02000020 	andeq	r0, r0, #32
    b494:	0aa60504 	beq	fe98c8ac <SCS_BASE+0x1e97e8ac>
    b498:	02020000 	andeq	r0, r2, #0
    b49c:	00108c05 	andseq	r8, r0, r5, lsl #24
    b4a0:	06010200 	streq	r0, [r1], -r0, lsl #4
    b4a4:	000004e1 	andeq	r0, r0, r1, ror #9
    b4a8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    b4ac:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    b4b0:	02000000 	andeq	r0, r0, #0
    b4b4:	0e780704 	cdpeq	7, 7, cr0, cr8, cr4, {0}
    b4b8:	02020000 	andeq	r0, r2, #0
    b4bc:	00038f07 	andeq	r8, r3, r7, lsl #30
    b4c0:	38750300 	ldmdacc	r5!, {r8, r9}^
    b4c4:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    b4c8:	02000000 	andeq	r0, r0, #0
    b4cc:	04df0801 	ldrbeq	r0, [pc], #2049	; b4d4 <__Stack_Size+0xb0d4>
    b4d0:	e7040000 	str	r0, [r4, -r0]
    b4d4:	0200001c 	andeq	r0, r0, #28
    b4d8:	00006f2f 	andeq	r6, r0, pc, lsr #30
    b4dc:	00450500 	subeq	r0, r5, r0, lsl #10
    b4e0:	a3040000 	movwge	r0, #16384	; 0x4000
    b4e4:	02000034 	andeq	r0, r0, #52	; 0x34
    b4e8:	00007f33 	andeq	r7, r0, r3, lsr pc
    b4ec:	006f0600 	rsbeq	r0, pc, r0, lsl #12
    b4f0:	01070000 	mrseq	r0, (UNDEF: 7)
    b4f4:	00993902 	addseq	r3, r9, r2, lsl #18
    b4f8:	dc080000 	stcle	0, cr0, [r8], {-0}
    b4fc:	00000003 	andeq	r0, r0, r3
    b500:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    b504:	04000100 	streq	r0, [r0], #-256	; 0x100
    b508:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    b50c:	00843902 	addeq	r3, r4, r2, lsl #18
    b510:	01070000 	mrseq	r0, (UNDEF: 7)
    b514:	00b93b02 	adcseq	r3, r9, r2, lsl #22
    b518:	b1080000 	mrslt	r0, (UNDEF: 8)
    b51c:	0000000d 	andeq	r0, r0, sp
    b520:	000e0608 	andeq	r0, lr, r8, lsl #12
    b524:	04000100 	streq	r0, [r0], #-256	; 0x100
    b528:	00000e42 	andeq	r0, r0, r2, asr #28
    b52c:	00a43b02 	adceq	r3, r4, r2, lsl #22
    b530:	04020000 	streq	r0, [r2], #-0
    b534:	00003707 	andeq	r3, r0, r7, lsl #14
    b538:	03100a00 	tsteq	r0, #0, 20
    b53c:	01090202 	tsteq	r9, r2, lsl #4
    b540:	1a0b0000 	bne	2cb548 <__Stack_Size+0x2cb148>
    b544:	0300003a 	movweq	r0, #58	; 0x3a
    b548:	00640204 	rsbeq	r0, r4, r4, lsl #4
    b54c:	0b000000 	bleq	b554 <__Stack_Size+0xb154>
    b550:	00001c14 	andeq	r1, r0, r4, lsl ip
    b554:	64020503 	strvs	r0, [r2], #-1283	; 0x503
    b558:	04000000 	streq	r0, [r0], #-0
    b55c:	4c41560c 	mcrrmi	6, 0, r5, r1, cr12
    b560:	02060300 	andeq	r0, r6, #0, 6
    b564:	00000064 	andeq	r0, r0, r4, rrx
    b568:	39ee0b08 	stmibcc	lr!, {r3, r8, r9, fp}^
    b56c:	07030000 	streq	r0, [r3, -r0]
    b570:	00007402 	andeq	r7, r0, r2, lsl #8
    b574:	0d000c00 	stceq	12, cr0, [r0, #-0]
    b578:	00003a47 	andeq	r3, r0, r7, asr #20
    b57c:	cb020803 	blgt	8d590 <__Stack_Size+0x8d190>
    b580:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b584:	00003a2f 	andeq	r3, r0, pc, lsr #20
    b588:	919c2b01 	orrsls	r2, ip, r1, lsl #22
    b58c:	00180800 	andseq	r0, r8, r0, lsl #16
    b590:	9c010000 	stcls	0, cr0, [r1], {-0}
    b594:	00000138 	andeq	r0, r0, r8, lsr r1
    b598:	003a570f 	eorseq	r5, sl, pc, lsl #14
    b59c:	3a2b0100 	bcc	acb9a4 <__Stack_Size+0xacb5a4>
    b5a0:	01000000 	mrseq	r0, (UNDEF: 0)
    b5a4:	bb0e0050 	bllt	38b6ec <__Stack_Size+0x38b2ec>
    b5a8:	0100001c 	tsteq	r0, ip, lsl r0
    b5ac:	0091b442 	addseq	fp, r1, r2, asr #8
    b5b0:	00000c08 	andeq	r0, r0, r8, lsl #24
    b5b4:	5b9c0100 	blpl	fe70b9bc <SCS_BASE+0x1e6fd9bc>
    b5b8:	0f000001 	svceq	0x00000001
    b5bc:	00001cc6 	andeq	r1, r0, r6, asr #25
    b5c0:	003a4201 	eorseq	r4, sl, r1, lsl #4
    b5c4:	50010000 	andpl	r0, r1, r0
    b5c8:	213f0e00 	teqcs	pc, r0, lsl #28
    b5cc:	55010000 	strpl	r0, [r1, #-0]
    b5d0:	080091c0 	stmdaeq	r0, {r6, r7, r8, ip, pc}
    b5d4:	00000028 	andeq	r0, r0, r8, lsr #32
    b5d8:	01809c01 	orreq	r9, r0, r1, lsl #24
    b5dc:	1f100000 	svcne	0x00100000
    b5e0:	0100003a 	tsteq	r0, sl, lsr r0
    b5e4:	00003a55 	andeq	r3, r0, r5, asr sl
    b5e8:	0073f800 	rsbseq	pc, r3, r0, lsl #16
    b5ec:	620e0000 	andvs	r0, lr, #0
    b5f0:	01000024 	tsteq	r0, r4, lsr #32
    b5f4:	0091e870 	addseq	lr, r1, r0, ror r8
    b5f8:	00001808 	andeq	r1, r0, r8, lsl #16
    b5fc:	a39c0100 	orrsge	r0, ip, #0, 2
    b600:	0f000001 	svceq	0x00000001
    b604:	00002952 	andeq	r2, r0, r2, asr r9
    b608:	00b97001 	adcseq	r7, r9, r1
    b60c:	50010000 	andpl	r0, r1, r0
    b610:	39b81100 	ldmibcc	r8!, {r8, ip}
    b614:	86010000 	strhi	r0, [r1], -r0
    b618:	0000003a 	andeq	r0, r0, sl, lsr r0
    b61c:	08009200 	stmdaeq	r0, {r9, ip, pc}
    b620:	0000000c 	andeq	r0, r0, ip
    b624:	cb129c01 	blgt	4b2630 <__Stack_Size+0x4b2230>
    b628:	01000039 	tsteq	r0, r9, lsr r0
    b62c:	00009996 	muleq	r0, r6, r9
    b630:	00920c00 	addseq	r0, r2, r0, lsl #24
    b634:	00001c08 	andeq	r1, r0, r8, lsl #24
    b638:	109c0100 	addsne	r0, ip, r0, lsl #2
    b63c:	000039e1 	andeq	r3, r0, r1, ror #19
    b640:	00539601 	subseq	r9, r3, r1, lsl #12
    b644:	74330000 	ldrtvc	r0, [r3], #-0
    b648:	df130000 	svcle	0x00130000
    b64c:	01000037 	tsteq	r0, r7, lsr r0
    b650:	00003a98 	muleq	r0, r8, sl
    b654:	00745400 	rsbseq	r5, r4, r0, lsl #8
    b658:	6d741400 	cfldrdvs	mvd1, [r4, #-0]
    b65c:	98010070 	stmdals	r1, {r4, r5, r6}
    b660:	0000003a 	andeq	r0, r0, sl, lsr r0
    b664:	00007473 	andeq	r7, r0, r3, ror r4
    b668:	002ad213 	eoreq	sp, sl, r3, lsl r2
    b66c:	99990100 	ldmibls	r9, {r8}
    b670:	8d000000 	stchi	0, cr0, [r0, #-0]
    b674:	00000074 	andeq	r0, r0, r4, ror r0
    b678:	001f4400 	andseq	r4, pc, r0, lsl #8
    b67c:	a6000400 	strge	r0, [r0], -r0, lsl #8
    b680:	04000017 	streq	r0, [r0], #-23
    b684:	00063001 	andeq	r3, r6, r1
    b688:	3dee0100 	stfcce	f0, [lr]
    b68c:	02d00000 	sbcseq	r0, r0, #0
    b690:	92280000 	eorls	r0, r8, #0
    b694:	0a420800 	beq	108d69c <__Stack_Size+0x108d29c>
    b698:	21680000 	cmncs	r8, r0
    b69c:	04020000 	streq	r0, [r2], #-0
    b6a0:	000aa605 	andeq	sl, sl, r5, lsl #12
    b6a4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    b6a8:	0000108c 	andeq	r1, r0, ip, lsl #1
    b6ac:	e1060102 	tst	r6, r2, lsl #2
    b6b0:	03000004 	movweq	r0, #4
    b6b4:	00323375 	eorseq	r3, r2, r5, ror r3
    b6b8:	00452702 	subeq	r2, r5, r2, lsl #14
    b6bc:	04020000 	streq	r0, [r2], #-0
    b6c0:	000e7807 	andeq	r7, lr, r7, lsl #16
    b6c4:	31750300 	cmncc	r5, r0, lsl #6
    b6c8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    b6cc:	00000057 	andeq	r0, r0, r7, asr r0
    b6d0:	8f070202 	svchi	0x00070202
    b6d4:	03000003 	movweq	r0, #3
    b6d8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    b6dc:	00006829 	andeq	r6, r0, r9, lsr #16
    b6e0:	08010200 	stmdaeq	r1, {r9}
    b6e4:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b6e8:	001ce704 	andseq	lr, ip, r4, lsl #14
    b6ec:	7a2f0200 	bvc	bcbef4 <__Stack_Size+0xbcbaf4>
    b6f0:	05000000 	streq	r0, [r0, #-0]
    b6f4:	00000045 	andeq	r0, r0, r5, asr #32
    b6f8:	00041d04 	andeq	r1, r4, r4, lsl #26
    b6fc:	8a300200 	bhi	c0bf04 <__Stack_Size+0xc0bb04>
    b700:	05000000 	streq	r0, [r0, #-0]
    b704:	00000057 	andeq	r0, r0, r7, asr r0
    b708:	39020106 	stmdbcc	r2, {r1, r2, r8}
    b70c:	000000a4 	andeq	r0, r0, r4, lsr #1
    b710:	0003dc07 	andeq	sp, r3, r7, lsl #24
    b714:	53080000 	movwpl	r0, #32768	; 0x8000
    b718:	01005445 	tsteq	r0, r5, asr #8
    b71c:	1cb00400 	cfldrsne	mvf0, [r0]
    b720:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    b724:	0000008f 	andeq	r0, r0, pc, lsl #1
    b728:	0036fd04 	eorseq	pc, r6, r4, lsl #26
    b72c:	8f390200 	svchi	0x00390200
    b730:	06000000 	streq	r0, [r0], -r0
    b734:	cf3b0201 	svcgt	0x003b0201
    b738:	07000000 	streq	r0, [r0, -r0]
    b73c:	00000db1 			; <UNDEFINED> instruction: 0x00000db1
    b740:	0e060700 	cdpeq	7, 0, cr0, cr6, cr0, {0}
    b744:	00010000 	andeq	r0, r1, r0
    b748:	000e4204 	andeq	r4, lr, r4, lsl #4
    b74c:	ba3b0200 	blt	ecbf54 <__Stack_Size+0xecbb54>
    b750:	02000000 	andeq	r0, r0, #0
    b754:	00370704 	eorseq	r0, r7, r4, lsl #14
    b758:	50090000 	andpl	r0, r9, r0
    b75c:	f2020b03 	vqdmulh.s<illegal width 8>	d0, d2, d3
    b760:	0a000002 	beq	b770 <__Stack_Size+0xb370>
    b764:	00315243 	eorseq	r5, r1, r3, asr #4
    b768:	7f020d03 	svcvc	0x00020d03
    b76c:	00000000 	andeq	r0, r0, r0
    b770:	0004cb0b 	andeq	ip, r4, fp, lsl #22
    b774:	020e0300 	andeq	r0, lr, #0, 6
    b778:	0000004c 	andeq	r0, r0, ip, asr #32
    b77c:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    b780:	0f030032 	svceq	0x00030032
    b784:	00007f02 	andeq	r7, r0, r2, lsl #30
    b788:	d50b0400 	strle	r0, [fp, #-1024]	; 0x400
    b78c:	03000004 	movweq	r0, #4
    b790:	004c0210 	subeq	r0, ip, r0, lsl r2
    b794:	0b060000 	bleq	18b79c <__Stack_Size+0x18b39c>
    b798:	00000f8d 	andeq	r0, r0, sp, lsl #31
    b79c:	7f021103 	svcvc	0x00021103
    b7a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b7a4:	0005840b 	andeq	r8, r5, fp, lsl #8
    b7a8:	02120300 	andseq	r0, r2, #0, 6
    b7ac:	0000004c 	andeq	r0, r0, ip, asr #32
    b7b0:	09730b0a 	ldmdbeq	r3!, {r1, r3, r8, r9, fp}^
    b7b4:	13030000 	movwne	r0, #12288	; 0x3000
    b7b8:	00007f02 	andeq	r7, r0, r2, lsl #30
    b7bc:	ed0b0c00 	stc	12, cr0, [fp, #-0]
    b7c0:	03000004 	movweq	r0, #4
    b7c4:	004c0214 	subeq	r0, ip, r4, lsl r2
    b7c8:	0a0e0000 	beq	38b7d0 <__Stack_Size+0x38b3d0>
    b7cc:	03005253 	movweq	r5, #595	; 0x253
    b7d0:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    b7d4:	0b100000 	bleq	40b7dc <__Stack_Size+0x40b3dc>
    b7d8:	000004f7 	strdeq	r0, [r0], -r7
    b7dc:	4c021603 	stcmi	6, cr1, [r2], {3}
    b7e0:	12000000 	andne	r0, r0, #0
    b7e4:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    b7e8:	02170300 	andseq	r0, r7, #0, 6
    b7ec:	0000007f 	andeq	r0, r0, pc, ror r0
    b7f0:	05010b14 	streq	r0, [r1, #-2836]	; 0xb14
    b7f4:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    b7f8:	00004c02 	andeq	r4, r0, r2, lsl #24
    b7fc:	8e0b1600 	cfmadd32hi	mvax0, mvfx1, mvfx11, mvfx0
    b800:	03000005 	movweq	r0, #5
    b804:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    b808:	0b180000 	bleq	60b810 <__Stack_Size+0x60b410>
    b80c:	0000050b 	andeq	r0, r0, fp, lsl #10
    b810:	4c021a03 	stcmi	10, cr1, [r2], {3}
    b814:	1a000000 	bne	b81c <__Stack_Size+0xb41c>
    b818:	0005940b 	andeq	r9, r5, fp, lsl #8
    b81c:	021b0300 	andseq	r0, fp, #0, 6
    b820:	0000007f 	andeq	r0, r0, pc, ror r0
    b824:	05150b1c 	ldreq	r0, [r5, #-2844]	; 0xb1c
    b828:	1c030000 	stcne	0, cr0, [r3], {-0}
    b82c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b830:	ce0b1e00 	cdpgt	14, 0, cr1, cr11, cr0, {0}
    b834:	0300000e 	movweq	r0, #14
    b838:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    b83c:	0b200000 	bleq	80b844 <__Stack_Size+0x80b444>
    b840:	0000051f 	andeq	r0, r0, pc, lsl r5
    b844:	4c021e03 	stcmi	14, cr1, [r2], {3}
    b848:	22000000 	andcs	r0, r0, #0
    b84c:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    b850:	021f0300 	andseq	r0, pc, #0, 6
    b854:	0000007f 	andeq	r0, r0, pc, ror r0
    b858:	05290b24 	streq	r0, [r9, #-2852]!	; 0xb24
    b85c:	20030000 	andcs	r0, r3, r0
    b860:	00004c02 	andeq	r4, r0, r2, lsl #24
    b864:	500a2600 	andpl	r2, sl, r0, lsl #12
    b868:	03004353 	movweq	r4, #851	; 0x353
    b86c:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    b870:	0b280000 	bleq	a0b878 <__Stack_Size+0xa0b478>
    b874:	00000ec3 	andeq	r0, r0, r3, asr #29
    b878:	4c022203 	sfmmi	f2, 4, [r2], {3}
    b87c:	2a000000 	bcs	b884 <__Stack_Size+0xb484>
    b880:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    b884:	02230300 	eoreq	r0, r3, #0, 6
    b888:	0000007f 	andeq	r0, r0, pc, ror r0
    b88c:	127d0b2c 	rsbsne	r0, sp, #44, 22	; 0xb000
    b890:	24030000 	strcs	r0, [r3], #-0
    b894:	00004c02 	andeq	r4, r0, r2, lsl #24
    b898:	520a2e00 	andpl	r2, sl, #0, 28
    b89c:	03005243 	movweq	r5, #579	; 0x243
    b8a0:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    b8a4:	0b300000 	bleq	c0b8ac <__Stack_Size+0xc0b4ac>
    b8a8:	00000ed3 	ldrdeq	r0, [r0], -r3
    b8ac:	4c022603 	stcmi	6, cr2, [r2], {3}
    b8b0:	32000000 	andcc	r0, r0, #0
    b8b4:	0002350b 	andeq	r3, r2, fp, lsl #10
    b8b8:	02270300 	eoreq	r0, r7, #0, 6
    b8bc:	0000007f 	andeq	r0, r0, pc, ror r0
    b8c0:	0ede0b34 	vmoveq.u8	r0, d14[1]
    b8c4:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    b8c8:	00004c02 	andeq	r4, r0, r2, lsl #24
    b8cc:	3a0b3600 	bcc	2d90d4 <__Stack_Size+0x2d8cd4>
    b8d0:	03000002 	movweq	r0, #2
    b8d4:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    b8d8:	0b380000 	bleq	e0b8e0 <__Stack_Size+0xe0b4e0>
    b8dc:	00000ee9 	andeq	r0, r0, r9, ror #29
    b8e0:	4c022a03 	stcmi	10, cr2, [r2], {3}
    b8e4:	3a000000 	bcc	b8ec <__Stack_Size+0xb4ec>
    b8e8:	00023f0b 	andeq	r3, r2, fp, lsl #30
    b8ec:	022b0300 	eoreq	r0, fp, #0, 6
    b8f0:	0000007f 	andeq	r0, r0, pc, ror r0
    b8f4:	0ef40b3c 	vmoveq.u8	r0, d4[5]
    b8f8:	2c030000 	stccs	0, cr0, [r3], {-0}
    b8fc:	00004c02 	andeq	r4, r0, r2, lsl #24
    b900:	440b3e00 	strmi	r3, [fp], #-3584	; 0xe00
    b904:	03000002 	movweq	r0, #2
    b908:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    b90c:	0b400000 	bleq	100b914 <__Stack_Size+0x100b514>
    b910:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b914:	4c022e03 	stcmi	14, cr2, [r2], {3}
    b918:	42000000 	andmi	r0, r0, #0
    b91c:	0012180b 	andseq	r1, r2, fp, lsl #16
    b920:	022f0300 	eoreq	r0, pc, #0, 6
    b924:	0000007f 	andeq	r0, r0, pc, ror r0
    b928:	0f0a0b44 	svceq	0x000a0b44
    b92c:	30030000 	andcc	r0, r3, r0
    b930:	00004c02 	andeq	r4, r0, r2, lsl #24
    b934:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    b938:	03005243 	movweq	r5, #579	; 0x243
    b93c:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    b940:	0b480000 	bleq	120b948 <__Stack_Size+0x120b548>
    b944:	00000f15 	andeq	r0, r0, r5, lsl pc
    b948:	4c023203 	sfmmi	f3, 4, [r2], {3}
    b94c:	4a000000 	bmi	b954 <__Stack_Size+0xb554>
    b950:	0001b60b 	andeq	fp, r1, fp, lsl #12
    b954:	02330300 	eorseq	r0, r3, #0, 6
    b958:	0000007f 	andeq	r0, r0, pc, ror r0
    b95c:	0f200b4c 	svceq	0x00200b4c
    b960:	34030000 	strcc	r0, [r3], #-0
    b964:	00004c02 	andeq	r4, r0, r2, lsl #24
    b968:	0c004e00 	stceq	14, cr4, [r0], {-0}
    b96c:	0000049e 	muleq	r0, lr, r4
    b970:	e1023503 	tst	r2, r3, lsl #10
    b974:	0d000000 	stceq	0, cr0, [r0, #-0]
    b978:	431b040a 	tstmi	fp, #167772160	; 0xa000000
    b97c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    b980:	000007c5 	andeq	r0, r0, r5, asr #15
    b984:	004c1d04 	subeq	r1, ip, r4, lsl #26
    b988:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b98c:	00000d68 	andeq	r0, r0, r8, ror #26
    b990:	004c1e04 	subeq	r1, ip, r4, lsl #28
    b994:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b998:	00000938 	andeq	r0, r0, r8, lsr r9
    b99c:	004c1f04 	subeq	r1, ip, r4, lsl #30
    b9a0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b9a4:	00000835 	andeq	r0, r0, r5, lsr r8
    b9a8:	004c2004 	subeq	r2, ip, r4
    b9ac:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    b9b0:	00000b00 	andeq	r0, r0, r0, lsl #22
    b9b4:	005e2104 	subseq	r2, lr, r4, lsl #2
    b9b8:	00080000 	andeq	r0, r8, r0
    b9bc:	00131904 	andseq	r1, r3, r4, lsl #18
    b9c0:	fe220400 	cdp2	4, 2, cr0, cr2, cr0, {0}
    b9c4:	0d000002 	stceq	0, cr0, [r0, #-8]
    b9c8:	b7250410 			; <UNDEFINED> instruction: 0xb7250410
    b9cc:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    b9d0:	000041e8 	andeq	r4, r0, r8, ror #3
    b9d4:	004c2704 	subeq	r2, ip, r4, lsl #14
    b9d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b9dc:	00003d75 	andeq	r3, r0, r5, ror sp
    b9e0:	004c2804 	subeq	r2, ip, r4, lsl #16
    b9e4:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    b9e8:	000042b9 			; <UNDEFINED> instruction: 0x000042b9
    b9ec:	004c2904 	subeq	r2, ip, r4, lsl #18
    b9f0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    b9f4:	00003d58 	andeq	r3, r0, r8, asr sp
    b9f8:	004c2a04 	subeq	r2, ip, r4, lsl #20
    b9fc:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    ba00:	00003b1e 	andeq	r3, r0, lr, lsl fp
    ba04:	004c2b04 	subeq	r2, ip, r4, lsl #22
    ba08:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    ba0c:	00003f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    ba10:	004c2c04 	subeq	r2, ip, r4, lsl #24
    ba14:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    ba18:	00003c72 	andeq	r3, r0, r2, ror ip
    ba1c:	004c2d04 	subeq	r2, ip, r4, lsl #26
    ba20:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    ba24:	000040b3 	strheq	r4, [r0], -r3
    ba28:	004c2e04 	subeq	r2, ip, r4, lsl #28
    ba2c:	000e0000 	andeq	r0, lr, r0
    ba30:	003b0c04 	eorseq	r0, fp, r4, lsl #24
    ba34:	4e2f0400 	cdpmi	4, 2, cr0, cr15, cr0, {0}
    ba38:	0d000003 	stceq	0, cr0, [r0, #-12]
    ba3c:	0732040a 	ldreq	r0, [r2, -sl, lsl #8]!
    ba40:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    ba44:	00004115 	andeq	r4, r0, r5, lsl r1
    ba48:	004c3404 	subeq	r3, ip, r4, lsl #8
    ba4c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    ba50:	00004210 	andeq	r4, r0, r0, lsl r2
    ba54:	004c3504 	subeq	r3, ip, r4, lsl #10
    ba58:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    ba5c:	000041a0 	andeq	r4, r0, r0, lsr #3
    ba60:	004c3604 	subeq	r3, ip, r4, lsl #12
    ba64:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    ba68:	00003ec9 	andeq	r3, r0, r9, asr #29
    ba6c:	004c3704 	subeq	r3, ip, r4, lsl #14
    ba70:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    ba74:	000043c1 	andeq	r4, r0, r1, asr #7
    ba78:	004c3804 	subeq	r3, ip, r4, lsl #16
    ba7c:	00080000 	andeq	r0, r8, r0
    ba80:	003b7204 	eorseq	r7, fp, r4, lsl #4
    ba84:	c2390400 	eorsgt	r0, r9, #0, 8
    ba88:	0d000003 	stceq	0, cr0, [r0, #-12]
    ba8c:	6f3c040e 	svcvs	0x003c040e
    ba90:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    ba94:	00004202 	andeq	r4, r0, r2, lsl #4
    ba98:	004c3e04 	subeq	r3, ip, r4, lsl #28
    ba9c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    baa0:	00003ce4 	andeq	r3, r0, r4, ror #25
    baa4:	004c3f04 	subeq	r3, ip, r4, lsl #30
    baa8:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    baac:	00003eab 	andeq	r3, r0, fp, lsr #29
    bab0:	004c4004 	subeq	r4, ip, r4
    bab4:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    bab8:	000042f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    babc:	004c4104 	subeq	r4, ip, r4, lsl #2
    bac0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    bac4:	00003f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    bac8:	004c4204 	subeq	r4, ip, r4, lsl #4
    bacc:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    bad0:	00003e52 	andeq	r3, r0, r2, asr lr
    bad4:	004c4304 	subeq	r4, ip, r4, lsl #6
    bad8:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    badc:	00004293 	muleq	r0, r3, r2
    bae0:	004c4404 	subeq	r4, ip, r4, lsl #8
    bae4:	000c0000 	andeq	r0, ip, r0
    bae8:	003f1f04 	eorseq	r1, pc, r4, lsl #30
    baec:	12450400 	subne	r0, r5, #0, 8
    baf0:	0f000004 	svceq	0x00000004
    baf4:	000043f6 	strdeq	r4, [r0], -r6
    baf8:	01051801 	tsteq	r5, r1, lsl #16
    bafc:	000004ac 	andeq	r0, r0, ip, lsr #9
    bb00:	003c9c10 	eorseq	r9, ip, r0, lsl ip
    bb04:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    bb08:	000004ac 	andeq	r0, r0, ip, lsr #9
    bb0c:	003b8410 	eorseq	r8, fp, r0, lsl r4
    bb10:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    bb14:	0000004c 	andeq	r0, r0, ip, asr #32
    bb18:	003c8211 	eorseq	r8, ip, r1, lsl r2
    bb1c:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    bb20:	0000004c 	andeq	r0, r0, ip, asr #32
    bb24:	f2041200 	vhsub.s8	d1, d4, d0
    bb28:	13000002 	movwne	r0, #2
    bb2c:	00003d1d 	andeq	r3, r0, sp, lsl sp
    bb30:	280bed01 	stmdacs	fp, {r0, r8, sl, fp, sp, lr, pc}
    bb34:	32080092 	andcc	r0, r8, #146	; 0x92
    bb38:	01000000 	mrseq	r0, (UNDEF: 0)
    bb3c:	0005279c 	muleq	r5, ip, r7
    bb40:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    bb44:	ed010000 	stc	0, cr0, [r1, #-0]
    bb48:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    bb4c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bb50:	00004210 	andeq	r4, r0, r0, lsl r2
    bb54:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    bb58:	b6000000 	strlt	r0, [r0], -r0
    bb5c:	15000074 	strne	r0, [r0, #-116]	; 0x74
    bb60:	000041a0 	andeq	r4, r0, r0, lsr #3
    bb64:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    bb68:	d7000000 	strle	r0, [r0, -r0]
    bb6c:	15000074 	strne	r0, [r0, #-116]	; 0x74
    bb70:	000043c1 	andeq	r4, r0, r1, asr #7
    bb74:	4c0bee01 	stcmi	14, cr14, [fp], {1}
    bb78:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    bb7c:	16000074 			; <UNDEFINED> instruction: 0x16000074
    bb80:	00004103 	andeq	r4, r0, r3, lsl #2
    bb84:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    bb88:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    bb8c:	16000075 			; <UNDEFINED> instruction: 0x16000075
    bb90:	00003e23 	andeq	r3, r0, r3, lsr #28
    bb94:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    bb98:	43000000 	movwmi	r0, #0
    bb9c:	00000075 	andeq	r0, r0, r5, ror r0
    bba0:	003b5413 	eorseq	r5, fp, r3, lsl r4
    bba4:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    bba8:	0800925a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, pc}
    bbac:	0000003a 	andeq	r0, r0, sl, lsr r0
    bbb0:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
    bbb4:	9c140000 	ldcls	0, cr0, [r4], {-0}
    bbb8:	0100003c 	tsteq	r0, ip, lsr r0
    bbbc:	04ac0c1b 	strteq	r0, [ip], #3099	; 0xc1b
    bbc0:	50010000 	andpl	r0, r1, r0
    bbc4:	00421015 	subeq	r1, r2, r5, lsl r0
    bbc8:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    bbcc:	0000004c 	andeq	r0, r0, ip, asr #32
    bbd0:	0000756d 	andeq	r7, r0, sp, ror #10
    bbd4:	0041a015 	subeq	sl, r1, r5, lsl r0
    bbd8:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    bbdc:	0000004c 	andeq	r0, r0, ip, asr #32
    bbe0:	0000758e 	andeq	r7, r0, lr, lsl #11
    bbe4:	0043c115 	subeq	ip, r3, r5, lsl r1
    bbe8:	0c1c0100 	ldfeqs	f0, [ip], {-0}
    bbec:	0000004c 	andeq	r0, r0, ip, asr #32
    bbf0:	000075af 	andeq	r7, r0, pc, lsr #11
    bbf4:	00410316 	subeq	r0, r1, r6, lsl r3
    bbf8:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    bbfc:	0000004c 	andeq	r0, r0, ip, asr #32
    bc00:	000075d0 	ldrdeq	r7, [r0], -r0
    bc04:	003e2316 	eorseq	r2, lr, r6, lsl r3
    bc08:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    bc0c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc10:	0000761f 	andeq	r7, r0, pc, lsl r6
    bc14:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    bc18:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    bc1c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc20:	00007649 	andeq	r7, r0, r9, asr #12
    bc24:	43011800 	movwmi	r1, #6144	; 0x1800
    bc28:	86010000 	strhi	r0, [r1], -r0
    bc2c:	08009294 	stmdaeq	r0, {r2, r4, r7, r9, ip, pc}
    bc30:	000000c8 	andeq	r0, r0, r8, asr #1
    bc34:	06b89c01 	ldrteq	r9, [r8], r1, lsl #24
    bc38:	9c190000 	ldcls	0, cr0, [r9], {-0}
    bc3c:	0100003c 	tsteq	r0, ip, lsr r0
    bc40:	0004ac86 	andeq	sl, r4, r6, lsl #25
    bc44:	00767c00 	rsbseq	r7, r6, r0, lsl #24
    bc48:	92bc1a00 	adcsls	r1, ip, #0, 20
    bc4c:	1f1d0800 	svcne	0x001d0800
    bc50:	05e80000 	strbeq	r0, [r8, #0]!
    bc54:	011b0000 	tsteq	fp, r0
    bc58:	1b310151 	blne	c4c1a4 <__Stack_Size+0xc4bda4>
    bc5c:	31015001 	tstcc	r1, r1
    bc60:	92ec1a00 	rscls	r1, ip, #0, 20
    bc64:	1f340800 	svcne	0x00340800
    bc68:	06020000 	streq	r0, [r2], -r0
    bc6c:	011b0000 	tsteq	fp, r0
    bc70:	1b310151 	blne	c4c1bc <__Stack_Size+0xc4bdbc>
    bc74:	0a035001 	beq	dfc80 <__Stack_Size+0xdf880>
    bc78:	1a000800 	bne	dc80 <__Stack_Size+0xd880>
    bc7c:	080092fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, ip, pc}
    bc80:	00001f1d 	andeq	r1, r0, sp, lsl pc
    bc84:	0000061a 	andeq	r0, r0, sl, lsl r6
    bc88:	0151011b 	cmpeq	r1, fp, lsl r1
    bc8c:	50011b31 	andpl	r1, r1, r1, lsr fp
    bc90:	1c003201 	sfmne	f3, 4, [r0], {1}
    bc94:	08009306 	stmdaeq	r0, {r1, r2, r8, r9, ip, pc}
    bc98:	00001f1d 	andeq	r1, r0, sp, lsl pc
    bc9c:	0000062d 	andeq	r0, r0, sp, lsr #12
    bca0:	0151011b 	cmpeq	r1, fp, lsl r1
    bca4:	0e1a0030 	mrceq	0, 0, r0, cr10, cr0, {1}
    bca8:	1d080093 	stcne	0, cr0, [r8, #-588]	; 0xfffffdb4
    bcac:	4500001f 	strmi	r0, [r0, #-31]
    bcb0:	1b000006 	blne	bcd0 <__Stack_Size+0xb8d0>
    bcb4:	31015101 	tstcc	r1, r1, lsl #2
    bcb8:	0150011b 	cmpeq	r0, fp, lsl r1
    bcbc:	1a1a0034 	bne	68bd94 <__Stack_Size+0x68b994>
    bcc0:	1d080093 	stcne	0, cr0, [r8, #-588]	; 0xfffffdb4
    bcc4:	5d00001f 	stcpl	0, cr0, [r0, #-124]	; 0xffffff84
    bcc8:	1b000006 	blne	bce8 <__Stack_Size+0xb8e8>
    bccc:	31015101 	tstcc	r1, r1, lsl #2
    bcd0:	0150011b 	cmpeq	r0, fp, lsl r1
    bcd4:	261a0038 			; <UNDEFINED> instruction: 0x261a0038
    bcd8:	1d080093 	stcne	0, cr0, [r8, #-588]	; 0xfffffdb4
    bcdc:	7500001f 	strvc	r0, [r0, #-31]
    bce0:	1b000006 	blne	bd00 <__Stack_Size+0xb900>
    bce4:	31015101 	tstcc	r1, r1, lsl #2
    bce8:	0150011b 	cmpeq	r0, fp, lsl r1
    bcec:	321a0040 	andscc	r0, sl, #64	; 0x40
    bcf0:	1d080093 	stcne	0, cr0, [r8, #-588]	; 0xfffffdb4
    bcf4:	8e00001f 	mcrhi	0, 0, r0, cr0, cr15, {0}
    bcf8:	1b000006 	blne	bd18 <__Stack_Size+0xb918>
    bcfc:	31015101 	tstcc	r1, r1, lsl #2
    bd00:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    bd04:	1a002008 	bne	13d2c <__Stack_Size+0x1392c>
    bd08:	08009340 	stmdaeq	r0, {r6, r8, r9, ip, pc}
    bd0c:	00001f34 	andeq	r1, r0, r4, lsr pc
    bd10:	000006a8 	andeq	r0, r0, r8, lsr #13
    bd14:	0151011b 	cmpeq	r1, fp, lsl r1
    bd18:	50011b31 	andpl	r1, r1, r1, lsr fp
    bd1c:	20000a03 	andcs	r0, r0, r3, lsl #20
    bd20:	934e1d00 	movtls	r1, #60672	; 0xed00
    bd24:	1f340800 	svcne	0x00340800
    bd28:	011b0000 	tsteq	fp, r0
    bd2c:	00300151 	eorseq	r0, r0, r1, asr r1
    bd30:	11211800 	teqne	r1, r0, lsl #16
    bd34:	c6010000 	strgt	r0, [r1], -r0
    bd38:	0800935c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, pc}
    bd3c:	0000003c 	andeq	r0, r0, ip, lsr r0
    bd40:	06e89c01 	strbteq	r9, [r8], r1, lsl #24
    bd44:	9c1e0000 	ldcls	0, cr0, [lr], {-0}
    bd48:	0100003c 	tsteq	r0, ip, lsr r0
    bd4c:	0004acc6 	andeq	sl, r4, r6, asr #25
    bd50:	1e500100 	rdfnes	f0, f0, f0
    bd54:	00003e7c 	andeq	r3, r0, ip, ror lr
    bd58:	06e8c601 	strbteq	ip, [r8], r1, lsl #12
    bd5c:	51010000 	mrspl	r0, (UNDEF: 1)
    bd60:	43041200 	movwmi	r1, #16896	; 0x4200
    bd64:	18000003 	stmdane	r0, {r0, r1}
    bd68:	00003c31 	andeq	r3, r0, r1, lsr ip
    bd6c:	9398ed01 	orrsls	lr, r8, #1, 26	; 0x40
    bd70:	00740800 	rsbseq	r0, r4, r0, lsl #16
    bd74:	9c010000 	stcls	0, cr0, [r1], {-0}
    bd78:	0000074d 	andeq	r0, r0, sp, asr #14
    bd7c:	003c9c1e 	eorseq	r9, ip, lr, lsl ip
    bd80:	aced0100 	stfgee	f0, [sp]
    bd84:	01000004 	tsteq	r0, r4
    bd88:	406f1950 	rsbmi	r1, pc, r0, asr r9	; <UNPREDICTABLE>
    bd8c:	ed010000 	stc	0, cr0, [r1, #-0]
    bd90:	0000074d 	andeq	r0, r0, sp, asr #14
    bd94:	00007757 	andeq	r7, r0, r7, asr r7
    bd98:	0041c81f 	subeq	ip, r1, pc, lsl r8
    bd9c:	4cef0100 	stfmie	f0, [pc]	; bda4 <__Stack_Size+0xb9a4>
    bda0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    bda4:	1f000077 	svcne	0x00000077
    bda8:	00003e23 	andeq	r3, r0, r3, lsr #28
    bdac:	004cef01 	subeq	lr, ip, r1, lsl #30
    bdb0:	77970000 	ldrvc	r0, [r7, r0]
    bdb4:	941f0000 	ldrls	r0, [pc], #-0	; bdbc <__Stack_Size+0xb9bc>
    bdb8:	01000043 	tsteq	r0, r3, asr #32
    bdbc:	00004cef 	andeq	r4, r0, pc, ror #25
    bdc0:	0077c100 	rsbseq	ip, r7, r0, lsl #2
    bdc4:	04120000 	ldreq	r0, [r2], #-0
    bdc8:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    bdcc:	003cf920 	eorseq	pc, ip, r0, lsr #18
    bdd0:	01480100 	mrseq	r0, (UNDEF: 88)
    bdd4:	0800940c 	stmdaeq	r0, {r2, r3, sl, ip, pc}
    bdd8:	00000088 	andeq	r0, r0, r8, lsl #1
    bddc:	07b69c01 	ldreq	r9, [r6, r1, lsl #24]!
    bde0:	9c140000 	ldcls	0, cr0, [r4], {-0}
    bde4:	0100003c 	tsteq	r0, ip, lsr r0
    bde8:	04ac0148 	strteq	r0, [ip], #328	; 0x148
    bdec:	50010000 	andpl	r0, r1, r0
    bdf0:	00406f14 	subeq	r6, r0, r4, lsl pc
    bdf4:	01480100 	mrseq	r0, (UNDEF: 88)
    bdf8:	0000074d 	andeq	r0, r0, sp, asr #14
    bdfc:	c8165101 	ldmdagt	r6, {r0, r8, ip, lr}
    be00:	01000041 	tsteq	r0, r1, asr #32
    be04:	004c014a 	subeq	r0, ip, sl, asr #2
    be08:	781e0000 	ldmdavc	lr, {}	; <UNPREDICTABLE>
    be0c:	23160000 	tstcs	r6, #0
    be10:	0100003e 	tsteq	r0, lr, lsr r0
    be14:	004c014a 	subeq	r0, ip, sl, asr #2
    be18:	783d0000 	ldmdavc	sp!, {}	; <UNPREDICTABLE>
    be1c:	94160000 	ldrls	r0, [r6], #-0
    be20:	01000043 	tsteq	r0, r3, asr #32
    be24:	004c014a 	subeq	r0, ip, sl, asr #2
    be28:	78880000 	stmvc	r8, {}	; <UNPREDICTABLE>
    be2c:	20000000 	andcs	r0, r0, r0
    be30:	00003d93 	muleq	r0, r3, sp
    be34:	9401a401 	strls	sl, [r1], #-1025	; 0x401
    be38:	84080094 	strhi	r0, [r8], #-148	; 0x94
    be3c:	01000000 	mrseq	r0, (UNDEF: 0)
    be40:	0008199c 	muleq	r8, ip, r9
    be44:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    be48:	a4010000 	strge	r0, [r1], #-0
    be4c:	0004ac01 	andeq	sl, r4, r1, lsl #24
    be50:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    be54:	0000406f 	andeq	r4, r0, pc, rrx
    be58:	4d01a401 	cfstrsmi	mvf10, [r1, #-4]
    be5c:	01000007 	tsteq	r0, r7
    be60:	41c81651 	bicmi	r1, r8, r1, asr r6
    be64:	a6010000 	strge	r0, [r1], -r0
    be68:	00004c01 	andeq	r4, r0, r1, lsl #24
    be6c:	0078bd00 	rsbseq	fp, r8, r0, lsl #26
    be70:	3e231600 	cfmadda32cc	mvax0, mvax1, mvfx3, mvfx0
    be74:	a6010000 	strge	r0, [r1], -r0
    be78:	00004c01 	andeq	r4, r0, r1, lsl #24
    be7c:	0078dc00 	rsbseq	sp, r8, r0, lsl #24
    be80:	43941600 	orrsmi	r1, r4, #0, 12
    be84:	a6010000 	strge	r0, [r1], -r0
    be88:	00004c01 	andeq	r4, r0, r1, lsl #24
    be8c:	00793200 	rsbseq	r3, r9, r0, lsl #4
    be90:	40200000 	eormi	r0, r0, r0
    be94:	01000040 	tsteq	r0, r0, asr #32
    be98:	95180200 	ldrls	r0, [r8, #-512]	; 0x200
    be9c:	00680800 	rsbeq	r0, r8, r0, lsl #16
    bea0:	9c010000 	stcls	0, cr0, [r1], {-0}
    bea4:	0000087e 	andeq	r0, r0, lr, ror r8
    bea8:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    beac:	02000100 	andeq	r0, r0, #0, 2
    beb0:	000004ac 	andeq	r0, r0, ip, lsr #9
    beb4:	6f155001 	svcvs	0x00155001
    beb8:	01000040 	tsteq	r0, r0, asr #32
    bebc:	074d0200 	strbeq	r0, [sp, -r0, lsl #4]
    bec0:	79670000 	stmdbvc	r7!, {}^	; <UNPREDICTABLE>
    bec4:	c8160000 	ldmdagt	r6, {}	; <UNPREDICTABLE>
    bec8:	01000041 	tsteq	r0, r1, asr #32
    becc:	004c0202 	subeq	r0, ip, r2, lsl #4
    bed0:	79880000 	stmibvc	r8, {}	; <UNPREDICTABLE>
    bed4:	23160000 	tstcs	r6, #0
    bed8:	0100003e 	tsteq	r0, lr, lsr r0
    bedc:	004c0202 	subeq	r0, ip, r2, lsl #4
    bee0:	79a70000 	stmibvc	r7!, {}	; <UNPREDICTABLE>
    bee4:	94160000 	ldrls	r0, [r6], #-0
    bee8:	01000043 	tsteq	r0, r3, asr #32
    beec:	004c0202 	subeq	r0, ip, r2, lsl #4
    bef0:	79d10000 	ldmibvc	r1, {}^	; <UNPREDICTABLE>
    bef4:	20000000 	andcs	r0, r0, r0
    bef8:	00004245 	andeq	r4, r0, r5, asr #4
    befc:	8002d101 	andhi	sp, r2, r1, lsl #2
    bf00:	22080095 	andcs	r0, r8, #149	; 0x95
    bf04:	01000000 	mrseq	r0, (UNDEF: 0)
    bf08:	0008b19c 	muleq	r8, ip, r1
    bf0c:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    bf10:	d1010000 	mrsle	r0, (UNDEF: 1)
    bf14:	0004ac02 	andeq	sl, r4, r2, lsl #24
    bf18:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    bf1c:	00003e10 	andeq	r3, r0, r0, lsl lr
    bf20:	b102d101 	tstlt	r2, r1, lsl #2
    bf24:	01000008 	tsteq	r0, r8
    bf28:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    bf2c:	0000046f 	andeq	r0, r0, pc, ror #8
    bf30:	00014520 	andeq	r4, r1, r0, lsr #10
    bf34:	02ee0100 	rsceq	r0, lr, #0, 2
    bf38:	080095a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, pc}
    bf3c:	00000012 	andeq	r0, r0, r2, lsl r0
    bf40:	08dc9c01 	ldmeq	ip, {r0, sl, fp, ip, pc}^
    bf44:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    bf48:	0100003e 	tsteq	r0, lr, lsr r0
    bf4c:	06e802ee 	strbteq	r0, [r8], lr, ror #5
    bf50:	50010000 	andpl	r0, r1, r0
    bf54:	3bed2000 	blcc	ffb53f5c <SCS_BASE+0x1fb45f5c>
    bf58:	00010000 	andeq	r0, r1, r0
    bf5c:	0095b403 	addseq	fp, r5, r3, lsl #8
    bf60:	00001408 	andeq	r1, r0, r8, lsl #8
    bf64:	019c0100 	orrseq	r0, ip, r0, lsl #2
    bf68:	14000009 	strne	r0, [r0], #-9
    bf6c:	0000406f 	andeq	r4, r0, pc, rrx
    bf70:	4d030001 	stcmi	0, cr0, [r3, #-4]
    bf74:	01000007 	tsteq	r0, r7
    bf78:	91200050 	qsubls	r0, r0, r0
    bf7c:	0100003a 	tsteq	r0, sl, lsr r0
    bf80:	95c80315 	strbls	r0, [r8, #789]	; 0x315
    bf84:	00100800 	andseq	r0, r0, r0, lsl #16
    bf88:	9c010000 	stcls	0, cr0, [r1], {-0}
    bf8c:	00000926 	andeq	r0, r0, r6, lsr #18
    bf90:	003fee14 	eorseq	lr, pc, r4, lsl lr	; <UNPREDICTABLE>
    bf94:	03150100 	tsteq	r5, #0, 2
    bf98:	00000926 	andeq	r0, r0, r6, lsr #18
    bf9c:	12005001 	andne	r5, r0, #1
    bfa0:	00040704 	andeq	r0, r4, r4, lsl #14
    bfa4:	43392000 	teqmi	r9, #0
    bfa8:	27010000 	strcs	r0, [r1, -r0]
    bfac:	0095d803 	addseq	sp, r5, r3, lsl #16
    bfb0:	00001208 	andeq	r1, r0, r8, lsl #4
    bfb4:	519c0100 	orrspl	r0, ip, r0, lsl #2
    bfb8:	14000009 	strne	r0, [r0], #-9
    bfbc:	00003e10 	andeq	r3, r0, r0, lsl lr
    bfc0:	b1032701 	tstlt	r3, r1, lsl #14
    bfc4:	01000008 	tsteq	r0, r8
    bfc8:	2f200050 	svccs	0x00200050
    bfcc:	01000000 	mrseq	r0, (UNDEF: 0)
    bfd0:	95ea033c 	strbls	r0, [sl, #828]!	; 0x33c
    bfd4:	00180800 	andseq	r0, r8, r0, lsl #16
    bfd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    bfdc:	00000984 	andeq	r0, r0, r4, lsl #19
    bfe0:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    bfe4:	033c0100 	teqeq	ip, #0, 2
    bfe8:	000004ac 	andeq	r0, r0, ip, lsr #9
    bfec:	52145001 	andspl	r5, r4, #1
    bff0:	01000029 	tsteq	r0, r9, lsr #32
    bff4:	00cf033c 	sbceq	r0, pc, ip, lsr r3	; <UNPREDICTABLE>
    bff8:	51010000 	mrspl	r0, (UNDEF: 1)
    bffc:	421f2000 	andsmi	r2, pc, #0
    c000:	57010000 	strpl	r0, [r1, -r0]
    c004:	00960203 	addseq	r0, r6, r3, lsl #4
    c008:	00001c08 	andeq	r1, r0, r8, lsl #24
    c00c:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    c010:	14000009 	strne	r0, [r0], #-9
    c014:	00003c9c 	muleq	r0, ip, ip
    c018:	ac035701 	stcge	7, cr5, [r3], {1}
    c01c:	01000004 	tsteq	r0, r4
    c020:	29521450 	ldmdbcs	r2, {r4, r6, sl, ip}^
    c024:	57010000 	strpl	r0, [r1, -r0]
    c028:	0000cf03 	andeq	ip, r0, r3, lsl #30
    c02c:	00510100 	subseq	r0, r1, r0, lsl #2
    c030:	00102920 	andseq	r2, r0, r0, lsr #18
    c034:	037d0100 	cmneq	sp, #0, 2
    c038:	0800961e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip, pc}
    c03c:	00000012 	andeq	r0, r0, r2, lsl r0
    c040:	09fa9c01 	ldmibeq	sl!, {r0, sl, fp, ip, pc}^
    c044:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c048:	0100003c 	tsteq	r0, ip, lsr r0
    c04c:	04ac037d 	strteq	r0, [ip], #893	; 0x37d
    c050:	50010000 	andpl	r0, r1, r0
    c054:	00439b15 	subeq	r9, r3, r5, lsl fp
    c058:	037d0100 	cmneq	sp, #0, 2
    c05c:	0000004c 	andeq	r0, r0, ip, asr #32
    c060:	000079fb 	strdeq	r7, [r0], -fp
    c064:	00295214 	eoreq	r5, r9, r4, lsl r2
    c068:	037d0100 	cmneq	sp, #0, 2
    c06c:	000000cf 	andeq	r0, r0, pc, asr #1
    c070:	20005201 	andcs	r5, r0, r1, lsl #4
    c074:	00003f48 	andeq	r3, r0, r8, asr #30
    c078:	3003a001 	andcc	sl, r3, r1
    c07c:	04080096 	streq	r0, [r8], #-150	; 0x96
    c080:	01000000 	mrseq	r0, (UNDEF: 0)
    c084:	000a2d9c 	muleq	sl, ip, sp
    c088:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c08c:	a0010000 	andge	r0, r1, r0
    c090:	0004ac03 	andeq	sl, r4, r3, lsl #24
    c094:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c098:	000040f3 	strdeq	r4, [r0], -r3
    c09c:	4c03a001 	stcmi	0, cr10, [r3], {1}
    c0a0:	01000000 	mrseq	r0, (UNDEF: 0)
    c0a4:	cb200051 	blgt	80c1f0 <__Stack_Size+0x80bdf0>
    c0a8:	0100003d 	tsteq	r0, sp, lsr r0
    c0ac:	963403bf 			; <UNDEFINED> instruction: 0x963403bf
    c0b0:	00080800 	andeq	r0, r8, r0, lsl #16
    c0b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c0b8:	00000a70 	andeq	r0, r0, r0, ror sl
    c0bc:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c0c0:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    c0c4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c0c8:	13145001 	tstne	r4, #1
    c0cc:	0100003f 	tsteq	r0, pc, lsr r0
    c0d0:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    c0d4:	51010000 	mrspl	r0, (UNDEF: 1)
    c0d8:	003d6215 	eorseq	r6, sp, r5, lsl r2
    c0dc:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    c0e0:	0000004c 	andeq	r0, r0, ip, asr #32
    c0e4:	00007a35 	andeq	r7, r0, r5, lsr sl
    c0e8:	42ca2000 	sbcmi	r2, sl, #0
    c0ec:	dc010000 	stcle	0, cr0, [r1], {-0}
    c0f0:	00963c03 	addseq	r3, r6, r3, lsl #24
    c0f4:	00001208 	andeq	r1, r0, r8, lsl #4
    c0f8:	b39c0100 	orrslt	r0, ip, #0, 2
    c0fc:	1400000a 	strne	r0, [r0], #-10
    c100:	00003c9c 	muleq	r0, ip, ip
    c104:	ac03dc01 	stcge	12, cr13, [r3], {1}
    c108:	01000004 	tsteq	r0, r4
    c10c:	43ce1550 	bicmi	r1, lr, #80, 10	; 0x14000000
    c110:	dc010000 	stcle	0, cr0, [r1], {-0}
    c114:	00004c03 	andeq	r4, r0, r3, lsl #24
    c118:	007a5600 	rsbseq	r5, sl, r0, lsl #12
    c11c:	29521400 	ldmdbcs	r2, {sl, ip}^
    c120:	dc010000 	stcle	0, cr0, [r1], {-0}
    c124:	0000cf03 	andeq	ip, r0, r3, lsl #30
    c128:	00520100 	subseq	r0, r2, r0, lsl #2
    c12c:	00415820 	subeq	r5, r1, r0, lsr #16
    c130:	03f80100 	mvnseq	r0, #0, 2
    c134:	0800964e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, ip, pc}
    c138:	0000000e 	andeq	r0, r0, lr
    c13c:	0ad89c01 	beq	ff633148 <SCS_BASE+0x1f625148>
    c140:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c144:	0100003c 	tsteq	r0, ip, lsr r0
    c148:	04ac03f8 	strteq	r0, [ip], #1016	; 0x3f8
    c14c:	50010000 	andpl	r0, r1, r0
    c150:	3daf2000 	stccc	0, cr2, [pc]	; c158 <__Stack_Size+0xbd58>
    c154:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    c158:	00965c04 	addseq	r5, r6, r4, lsl #24
    c15c:	00001a08 	andeq	r1, r0, r8, lsl #20
    c160:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    c164:	1400000b 	strne	r0, [r0], #-11
    c168:	00003c9c 	muleq	r0, ip, ip
    c16c:	ac040e01 	stcge	14, cr0, [r4], {1}
    c170:	01000004 	tsteq	r0, r4
    c174:	3b841550 	blcc	fe1116bc <SCS_BASE+0x1e1036bc>
    c178:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    c17c:	00004c04 	andeq	r4, r0, r4, lsl #24
    c180:	007a9000 	rsbseq	r9, sl, r0
    c184:	047a2100 	ldrbteq	r2, [sl], #-256	; 0x100
    c188:	965c0000 	ldrbls	r0, [ip], -r0
    c18c:	000e0800 	andeq	r0, lr, r0, lsl #16
    c190:	15010000 	strne	r0, [r1, #-0]
    c194:	04932204 	ldreq	r2, [r3], #516	; 0x204
    c198:	7a900000 	bvc	fe40c1a0 <SCS_BASE+0x1e3fe1a0>
    c19c:	87230000 	strhi	r0, [r3, -r0]!
    c1a0:	01000004 	tsteq	r0, r4
    c1a4:	965c2450 			; <UNDEFINED> instruction: 0x965c2450
    c1a8:	000e0800 	andeq	r0, lr, r0, lsl #16
    c1ac:	9f250000 	svcls	0x00250000
    c1b0:	b1000004 	tstlt	r0, r4
    c1b4:	0000007a 	andeq	r0, r0, sl, ror r0
    c1b8:	64200000 	strtvs	r0, [r0], #-0
    c1bc:	01000042 	tsteq	r0, r2, asr #32
    c1c0:	9676042d 	ldrbtls	r0, [r6], -sp, lsr #8
    c1c4:	00340800 	eorseq	r0, r4, r0, lsl #16
    c1c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c1cc:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c1d0:	003c9c15 	eorseq	r9, ip, r5, lsl ip
    c1d4:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    c1d8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c1dc:	00007ae6 	andeq	r7, r0, r6, ror #21
    c1e0:	003fac15 	eorseq	sl, pc, r5, lsl ip	; <UNPREDICTABLE>
    c1e4:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    c1e8:	0000004c 	andeq	r0, r0, ip, asr #32
    c1ec:	00007b1a 	andeq	r7, r0, sl, lsl fp
    c1f0:	00421015 	subeq	r1, r2, r5, lsl r0
    c1f4:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    c1f8:	0000004c 	andeq	r0, r0, ip, asr #32
    c1fc:	00007b3b 	andeq	r7, r0, fp, lsr fp
    c200:	0043c515 	subeq	ip, r3, r5, lsl r5
    c204:	042e0100 	strteq	r0, [lr], #-256	; 0x100
    c208:	0000004c 	andeq	r0, r0, ip, asr #32
    c20c:	00007b5c 	andeq	r7, r0, ip, asr fp
    c210:	00047a26 	andeq	r7, r4, r6, lsr #20
    c214:	00969000 	addseq	r9, r6, r0
    c218:	00000e08 	andeq	r0, r0, r8, lsl #28
    c21c:	04410100 	strbeq	r0, [r1], #-256	; 0x100
    c220:	00000bcd 	andeq	r0, r0, sp, asr #23
    c224:	00049323 	andeq	r9, r4, r3, lsr #6
    c228:	23550100 	cmpcs	r5, #0, 2
    c22c:	00000487 	andeq	r0, r0, r7, lsl #9
    c230:	90245401 	eorls	r5, r4, r1, lsl #8
    c234:	0e080096 	mcreq	0, 0, r0, cr8, cr6, {4}
    c238:	25000000 	strcs	r0, [r0, #-0]
    c23c:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    c240:	00007b96 	muleq	r0, r6, fp
    c244:	8a1a0000 	bhi	68c24c <__Stack_Size+0x68be4c>
    c248:	27080096 			; <UNDEFINED> instruction: 0x27080096
    c24c:	e6000005 	str	r0, [r0], -r5
    c250:	1b00000b 	blne	c284 <__Stack_Size+0xbe84>
    c254:	31015201 	tstcc	r1, r1, lsl #4
    c258:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    c25c:	27000074 	smlsdxcs	r0, r4, r0, r0
    c260:	08009690 	stmdaeq	r0, {r4, r7, r9, sl, ip, pc}
    c264:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    c268:	40c42000 	sbcmi	r2, r4, r0
    c26c:	b1010000 	mrslt	r0, (UNDEF: 1)
    c270:	0096aa04 	addseq	sl, r6, r4, lsl #20
    c274:	00001408 	andeq	r1, r0, r8, lsl #8
    c278:	539c0100 	orrspl	r0, ip, #0, 2
    c27c:	1400000c 	strne	r0, [r0], #-12
    c280:	00003c9c 	muleq	r0, ip, ip
    c284:	ac04b101 	stfged	f3, [r4], {1}
    c288:	01000004 	tsteq	r0, r4
    c28c:	3b9b1550 	blcc	fe6d17d4 <SCS_BASE+0x1e6c37d4>
    c290:	b1010000 	mrslt	r0, (UNDEF: 1)
    c294:	00004c04 	andeq	r4, r0, r4, lsl #24
    c298:	007bc000 	rsbseq	ip, fp, r0
    c29c:	43721400 	cmnmi	r2, #0, 8
    c2a0:	b1010000 	mrslt	r0, (UNDEF: 1)
    c2a4:	00004c04 	andeq	r4, r0, r4, lsl #24
    c2a8:	15520100 	ldrbne	r0, [r2, #-256]	; 0x100
    c2ac:	00004080 	andeq	r4, r0, r0, lsl #1
    c2b0:	4c04b201 	sfmmi	f3, 1, [r4], {1}
    c2b4:	e1000000 	mrs	r0, (UNDEF: 0)
    c2b8:	1600007b 			; <UNDEFINED> instruction: 0x1600007b
    c2bc:	00003c82 	andeq	r3, r0, r2, lsl #25
    c2c0:	4c04b401 	cfstrsmi	mvf11, [r4], {1}
    c2c4:	02000000 	andeq	r0, r0, #0
    c2c8:	0000007c 	andeq	r0, r0, ip, ror r0
    c2cc:	0041b020 	subeq	fp, r1, r0, lsr #32
    c2d0:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    c2d4:	080096be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, ip, pc}
    c2d8:	0000001a 	andeq	r0, r0, sl, lsl r0
    c2dc:	0cca9c01 	stcleq	12, cr9, [sl], {1}
    c2e0:	9c150000 	ldcls	0, cr0, [r5], {-0}
    c2e4:	0100003c 	tsteq	r0, ip, lsr r0
    c2e8:	04ac045b 	strteq	r0, [ip], #1115	; 0x45b
    c2ec:	7c310000 	ldcvc	0, cr0, [r1], #-0
    c2f0:	9b150000 	blls	54c2f8 <__Stack_Size+0x54bef8>
    c2f4:	0100003b 	tsteq	r0, fp, lsr r0
    c2f8:	004c045b 	subeq	r0, ip, fp, asr r4
    c2fc:	7c4f0000 	marvc	acc0, r0, pc
    c300:	72150000 	andsvc	r0, r5, #0
    c304:	01000043 	tsteq	r0, r3, asr #32
    c308:	004c045b 	subeq	r0, ip, fp, asr r4
    c30c:	7c700000 	ldclvc	0, cr0, [r0], #-0
    c310:	80150000 	andshi	r0, r5, r0
    c314:	01000040 	tsteq	r0, r0, asr #32
    c318:	004c045c 	subeq	r0, ip, ip, asr r4
    c31c:	7c910000 	ldcvc	0, cr0, [r1], {0}
    c320:	82160000 	andshi	r0, r6, #0
    c324:	0100003c 	tsteq	r0, ip, lsr r0
    c328:	004c045e 	subeq	r0, ip, lr, asr r4
    c32c:	7cb20000 	ldcvc	0, cr0, [r2]
    c330:	c6280000 	strtgt	r0, [r8], -r0
    c334:	f0080096 			; <UNDEFINED> instruction: 0xf0080096
    c338:	1b00000b 	blne	c36c <__Stack_Size+0xbf6c>
    c33c:	74025001 	strvc	r5, [r2], #-1
    c340:	20000000 	andcs	r0, r0, r0
    c344:	00003d05 	andeq	r3, r0, r5, lsl #26
    c348:	d8048d01 	stmdale	r4, {r0, r8, sl, fp, pc}
    c34c:	14080096 	strne	r0, [r8], #-150	; 0x96
    c350:	01000000 	mrseq	r0, (UNDEF: 0)
    c354:	000d319c 	muleq	sp, ip, r1
    c358:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    c35c:	8d010000 	stchi	0, cr0, [r1, #-0]
    c360:	0004ac04 	andeq	sl, r4, r4, lsl #24
    c364:	007cef00 	rsbseq	lr, ip, r0, lsl #30
    c368:	3b9b1500 	blcc	fe6d1770 <SCS_BASE+0x1e6c3770>
    c36c:	8d010000 	stchi	0, cr0, [r1, #-0]
    c370:	00004c04 	andeq	r4, r0, r4, lsl #24
    c374:	007d0d00 	rsbseq	r0, sp, r0, lsl #26
    c378:	43721500 	cmnmi	r2, #0, 10
    c37c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    c380:	00004c04 	andeq	r4, r0, r4, lsl #24
    c384:	007d2e00 	rsbseq	r2, sp, r0, lsl #28
    c388:	40801500 	addmi	r1, r0, r0, lsl #10
    c38c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    c390:	00004c04 	andeq	r4, r0, r4, lsl #24
    c394:	007d4f00 	rsbseq	r4, sp, r0, lsl #30
    c398:	96e02800 	strbtls	r2, [r0], r0, lsl #16
    c39c:	0bf00800 	bleq	ffc0e3a4 <SCS_BASE+0x1fc003a4>
    c3a0:	011b0000 	tsteq	fp, r0
    c3a4:	00740250 	rsbseq	r0, r4, r0, asr r2
    c3a8:	0d200000 	stceq	0, cr0, [r0, #-0]
    c3ac:	01000044 	tsteq	r0, r4, asr #32
    c3b0:	96ec04d6 	usatls	r0, #12, r6, asr #9
    c3b4:	00060800 	andeq	r0, r6, r0, lsl #16
    c3b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c3bc:	00000d72 	andeq	r0, r0, r2, ror sp
    c3c0:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c3c4:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    c3c8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c3cc:	7a145001 	bvc	5203d8 <__Stack_Size+0x51ffd8>
    c3d0:	01000041 	tsteq	r0, r1, asr #32
    c3d4:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    c3d8:	51010000 	mrspl	r0, (UNDEF: 1)
    c3dc:	003ee514 	eorseq	lr, lr, r4, lsl r5
    c3e0:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    c3e4:	0000004c 	andeq	r0, r0, ip, asr #32
    c3e8:	20005201 	andcs	r5, r0, r1, lsl #4
    c3ec:	0000400a 	andeq	r4, r0, sl
    c3f0:	f204f201 	vhsub.s8	d15, d4, d1
    c3f4:	10080096 	mulne	r8, r6, r0
    c3f8:	01000000 	mrseq	r0, (UNDEF: 0)
    c3fc:	000db79c 	muleq	sp, ip, r7
    c400:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c404:	f2010000 	vhadd.s8	d0, d1, d0
    c408:	0004ac04 	andeq	sl, r4, r4, lsl #24
    c40c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c410:	00000d68 	andeq	r0, r0, r8, ror #26
    c414:	4c04f201 	sfmmi	f7, 1, [r4], {1}
    c418:	70000000 	andvc	r0, r0, r0
    c41c:	1600007d 			; <UNDEFINED> instruction: 0x1600007d
    c420:	00003cf2 	strdeq	r3, [r0], -r2
    c424:	4c04f401 	cfstrsmi	mvf15, [r4], {1}
    c428:	91000000 	mrsls	r0, (UNDEF: 0)
    c42c:	0000007d 	andeq	r0, r0, sp, ror r0
    c430:	00047a29 	andeq	r7, r4, r9, lsr #20
    c434:	00970200 	addseq	r0, r7, r0, lsl #4
    c438:	00001008 	andeq	r1, r0, r8
    c43c:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    c440:	2300000d 	movwcs	r0, #13
    c444:	00000487 	andeq	r0, r0, r7, lsl #9
    c448:	93225001 	teqls	r2, #1
    c44c:	c6000004 	strgt	r0, [r0], -r4
    c450:	2500007d 	strcs	r0, [r0, #-125]	; 0x7d
    c454:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    c458:	00007de7 	andeq	r7, r0, r7, ror #27
    c45c:	3f6e2000 	svccc	0x006e2000
    c460:	45010000 	strmi	r0, [r1, #-0]
    c464:	00971205 	addseq	r1, r7, r5, lsl #4
    c468:	00003c08 	andeq	r3, r0, r8, lsl #24
    c46c:	699c0100 	ldmibvs	ip, {r8}
    c470:	1400000e 	strne	r0, [r0], #-14
    c474:	00003c9c 	muleq	r0, ip, ip
    c478:	ac054501 	cfstr32ge	mvfx4, [r5], {1}
    c47c:	01000004 	tsteq	r0, r4
    c480:	3eb91550 	mrccc	5, 5, r1, cr9, cr0, {2}
    c484:	45010000 	strmi	r0, [r1, #-0]
    c488:	00004c05 	andeq	r4, r0, r5, lsl #24
    c48c:	007e1c00 	rsbseq	r1, lr, r0, lsl #24
    c490:	3c521500 	cfldr64cc	mvdx1, [r2], {-0}
    c494:	46010000 	strmi	r0, [r1], -r0
    c498:	00004c05 	andeq	r4, r0, r5, lsl #24
    c49c:	007e3d00 	rsbseq	r3, lr, r0, lsl #26
    c4a0:	3cb21500 	cfldr32cc	mvfx1, [r2]
    c4a4:	46010000 	strmi	r0, [r1], -r0
    c4a8:	00004c05 	andeq	r4, r0, r5, lsl #24
    c4ac:	007e5e00 	rsbseq	r5, lr, r0, lsl #28
    c4b0:	3c821600 	stccc	6, cr1, [r2], {0}
    c4b4:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    c4b8:	00004c05 	andeq	r4, r0, r5, lsl #24
    c4bc:	007e7f00 	rsbseq	r7, lr, r0, lsl #30
    c4c0:	41031600 	tstmi	r3, r0, lsl #12
    c4c4:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    c4c8:	00004c05 	andeq	r4, r0, r5, lsl #24
    c4cc:	007eb400 	rsbseq	fp, lr, r0, lsl #8
    c4d0:	3e231600 	cfmadda32cc	mvax0, mvax1, mvfx3, mvfx0
    c4d4:	4a010000 	bmi	4c4dc <__Stack_Size+0x4c0dc>
    c4d8:	00004c05 	andeq	r4, r0, r5, lsl #24
    c4dc:	007ede00 	rsbseq	sp, lr, r0, lsl #28
    c4e0:	d5200000 	strle	r0, [r0, #-0]!
    c4e4:	01000042 	tsteq	r0, r2, asr #32
    c4e8:	974e057f 	smlsldxls	r0, lr, pc, r5	; <UNPREDICTABLE>
    c4ec:	00100800 	andseq	r0, r0, r0, lsl #16
    c4f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    c4f4:	00000eae 	andeq	r0, r0, lr, lsr #29
    c4f8:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c4fc:	057f0100 	ldrbeq	r0, [pc, #-256]!	; c404 <__Stack_Size+0xc004>
    c500:	000004ac 	andeq	r0, r0, ip, lsr #9
    c504:	a1155001 	tstge	r5, r1
    c508:	0100003c 	tsteq	r0, ip, lsr r0
    c50c:	004c057f 	subeq	r0, ip, pc, ror r5
    c510:	7f080000 	svcvc	0x00080000
    c514:	03160000 	tsteq	r6, #0
    c518:	01000041 	tsteq	r0, r1, asr #32
    c51c:	004c0581 	subeq	r0, ip, r1, lsl #11
    c520:	7f290000 	svcvc	0x00290000
    c524:	20000000 	andcs	r0, r0, r0
    c528:	00003bd9 	ldrdeq	r3, [r0], -r9
    c52c:	5e05a101 	mvfpls	f2, f1
    c530:	14080097 	strne	r0, [r8], #-151	; 0x97
    c534:	01000000 	mrseq	r0, (UNDEF: 0)
    c538:	000ef39c 	muleq	lr, ip, r3
    c53c:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c540:	a1010000 	mrsge	r0, (UNDEF: 1)
    c544:	0004ac05 	andeq	sl, r4, r5, lsl #24
    c548:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c54c:	00003ca1 	andeq	r3, r0, r1, lsr #25
    c550:	4c05a101 	stfmid	f2, [r5], {1}
    c554:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    c558:	1600007f 			; <UNDEFINED> instruction: 0x1600007f
    c55c:	00004103 	andeq	r4, r0, r3, lsl #2
    c560:	4c05a301 	stcmi	3, cr10, [r5], {1}
    c564:	7f000000 	svcvc	0x00000000
    c568:	0000007f 	andeq	r0, r0, pc, ror r0
    c56c:	0043a220 	subeq	sl, r3, r0, lsr #4
    c570:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    c574:	08009772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, ip, pc}
    c578:	00000010 	andeq	r0, r0, r0, lsl r0
    c57c:	0f389c01 	svceq	0x00389c01
    c580:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c584:	0100003c 	tsteq	r0, ip, lsr r0
    c588:	04ac05c3 	strteq	r0, [ip], #1475	; 0x5c3
    c58c:	50010000 	andpl	r0, r1, r0
    c590:	003ca115 	eorseq	sl, ip, r5, lsl r1
    c594:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    c598:	0000004c 	andeq	r0, r0, ip, asr #32
    c59c:	00007fb4 			; <UNDEFINED> instruction: 0x00007fb4
    c5a0:	00410c16 	subeq	r0, r1, r6, lsl ip
    c5a4:	05c50100 	strbeq	r0, [r5, #256]	; 0x100
    c5a8:	0000004c 	andeq	r0, r0, ip, asr #32
    c5ac:	00007fd5 	ldrdeq	r7, [r0], -r5
    c5b0:	404c2000 	submi	r2, ip, r0
    c5b4:	e5010000 	str	r0, [r1, #-0]
    c5b8:	00978205 	addseq	r8, r7, r5, lsl #4
    c5bc:	00001408 	andeq	r1, r0, r8, lsl #8
    c5c0:	7d9c0100 	ldfvcs	f0, [ip]
    c5c4:	1400000f 	strne	r0, [r0], #-15
    c5c8:	00003c9c 	muleq	r0, ip, ip
    c5cc:	ac05e501 	cfstr32ge	mvfx14, [r5], {1}
    c5d0:	01000004 	tsteq	r0, r4
    c5d4:	3ca11550 	cfstr32cc	mvfx1, [r1], #320	; 0x140
    c5d8:	e5010000 	str	r0, [r1, #-0]
    c5dc:	00004c05 	andeq	r4, r0, r5, lsl #24
    c5e0:	00800a00 	addeq	r0, r0, r0, lsl #20
    c5e4:	410c1600 	tstmi	ip, r0, lsl #12
    c5e8:	e7010000 	str	r0, [r1, -r0]
    c5ec:	00004c05 	andeq	r4, r0, r5, lsl #24
    c5f0:	00802b00 	addeq	r2, r0, r0, lsl #22
    c5f4:	d9200000 	stmdble	r0!, {}	; <UNPREDICTABLE>
    c5f8:	0100003d 	tsteq	r0, sp, lsr r0
    c5fc:	97960602 	ldrls	r0, [r6, r2, lsl #12]
    c600:	00180800 	andseq	r0, r8, r0, lsl #16
    c604:	9c010000 	stcls	0, cr0, [r1], {-0}
    c608:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    c60c:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c610:	06020100 	streq	r0, [r2], -r0, lsl #2
    c614:	000004ac 	andeq	r0, r0, ip, lsr #9
    c618:	52145001 	andspl	r5, r4, #1
    c61c:	01000029 	tsteq	r0, r9, lsr #32
    c620:	00cf0602 	sbceq	r0, pc, r2, lsl #12
    c624:	51010000 	mrspl	r0, (UNDEF: 1)
    c628:	41212000 	teqmi	r1, r0
    c62c:	1d010000 	stcne	0, cr0, [r1, #-0]
    c630:	0097ae06 	addseq	sl, r7, r6, lsl #28
    c634:	00001808 	andeq	r1, r0, r8, lsl #16
    c638:	e39c0100 	orrs	r0, ip, #0, 2
    c63c:	1400000f 	strne	r0, [r0], #-15
    c640:	00003c9c 	muleq	r0, ip, ip
    c644:	ac061d01 	stcge	13, cr1, [r6], {1}
    c648:	01000004 	tsteq	r0, r4
    c64c:	29521450 	ldmdbcs	r2, {r4, r6, sl, ip}^
    c650:	1d010000 	stcne	0, cr0, [r1, #-0]
    c654:	0000cf06 	andeq	ip, r0, r6, lsl #30
    c658:	00510100 	subseq	r0, r1, r0, lsl #2
    c65c:	003c1620 	eorseq	r1, ip, r0, lsr #12
    c660:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    c664:	080097c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, ip, pc}
    c668:	00000018 	andeq	r0, r0, r8, lsl r0
    c66c:	10169c01 	andsne	r9, r6, r1, lsl #24
    c670:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c674:	0100003c 	tsteq	r0, ip, lsr r0
    c678:	04ac0639 	strteq	r0, [ip], #1593	; 0x639
    c67c:	50010000 	andpl	r0, r1, r0
    c680:	00295214 	eoreq	r5, r9, r4, lsl r2
    c684:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    c688:	000000cf 	andeq	r0, r0, pc, asr #1
    c68c:	20005101 	andcs	r5, r0, r1, lsl #2
    c690:	0000412f 	andeq	r4, r0, pc, lsr #2
    c694:	de065501 	cfsh32le	mvfx5, mvfx6, #1
    c698:	18080097 	stmdane	r8, {r0, r1, r2, r4, r7}
    c69c:	01000000 	mrseq	r0, (UNDEF: 0)
    c6a0:	0010499c 	mulseq	r0, ip, r9
    c6a4:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c6a8:	55010000 	strpl	r0, [r1, #-0]
    c6ac:	0004ac06 	andeq	sl, r4, r6, lsl #24
    c6b0:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c6b4:	00002952 	andeq	r2, r0, r2, asr r9
    c6b8:	cf065501 	svcgt	0x00065501
    c6bc:	01000000 	mrseq	r0, (UNDEF: 0)
    c6c0:	3d200051 	stccc	0, cr0, [r0, #-324]!	; 0xfffffebc
    c6c4:	0100003c 	tsteq	r0, ip, lsr r0
    c6c8:	97f60674 			; <UNDEFINED> instruction: 0x97f60674
    c6cc:	00100800 	andseq	r0, r0, r0, lsl #16
    c6d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    c6d4:	0000108e 	andeq	r1, r0, lr, lsl #1
    c6d8:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c6dc:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    c6e0:	000004ac 	andeq	r0, r0, ip, lsr #9
    c6e4:	fe155001 	cdp2	0, 1, cr5, cr5, cr1, {0}
    c6e8:	0100003a 	tsteq	r0, sl, lsr r0
    c6ec:	004c0674 	subeq	r0, ip, r4, ror r6
    c6f0:	80600000 	rsbhi	r0, r0, r0
    c6f4:	03160000 	tsteq	r6, #0
    c6f8:	01000041 	tsteq	r0, r1, asr #32
    c6fc:	004c0676 	subeq	r0, ip, r6, ror r6
    c700:	80810000 	addhi	r0, r1, r0
    c704:	20000000 	andcs	r0, r0, r0
    c708:	00003bc4 	andeq	r3, r0, r4, asr #23
    c70c:	06069501 	streq	r9, [r6], -r1, lsl #10
    c710:	14080098 	strne	r0, [r8], #-152	; 0x98
    c714:	01000000 	mrseq	r0, (UNDEF: 0)
    c718:	0010d39c 	mulseq	r0, ip, r3
    c71c:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c720:	95010000 	strls	r0, [r1, #-0]
    c724:	0004ac06 	andeq	sl, r4, r6, lsl #24
    c728:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c72c:	00003afe 	strdeq	r3, [r0], -lr
    c730:	4c069501 	cfstr32mi	mvfx9, [r6], {1}
    c734:	b6000000 	strlt	r0, [r0], -r0
    c738:	16000080 	strne	r0, [r0], -r0, lsl #1
    c73c:	00004103 	andeq	r4, r0, r3, lsl #2
    c740:	4c069701 	stcmi	7, cr9, [r6], {1}
    c744:	d7000000 	strle	r0, [r0, -r0]
    c748:	00000080 	andeq	r0, r0, r0, lsl #1
    c74c:	003b2d20 	eorseq	r2, fp, r0, lsr #26
    c750:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    c754:	0800981a 	stmdaeq	r0, {r1, r3, r4, fp, ip, pc}
    c758:	00000010 	andeq	r0, r0, r0, lsl r0
    c75c:	11189c01 	tstne	r8, r1, lsl #24
    c760:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c764:	0100003c 	tsteq	r0, ip, lsr r0
    c768:	04ac06b6 	strteq	r0, [ip], #1718	; 0x6b6
    c76c:	50010000 	andpl	r0, r1, r0
    c770:	003afe15 	eorseq	pc, sl, r5, lsl lr	; <UNPREDICTABLE>
    c774:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    c778:	0000004c 	andeq	r0, r0, ip, asr #32
    c77c:	0000810c 	andeq	r8, r0, ip, lsl #2
    c780:	00410c16 	subeq	r0, r1, r6, lsl ip
    c784:	06b80100 	ldrteq	r0, [r8], r0, lsl #2
    c788:	0000004c 	andeq	r0, r0, ip, asr #32
    c78c:	0000812d 	andeq	r8, r0, sp, lsr #2
    c790:	3aa22000 	bcc	fe894798 <SCS_BASE+0x1e886798>
    c794:	d7010000 	strle	r0, [r1, -r0]
    c798:	00982a06 	addseq	r2, r8, r6, lsl #20
    c79c:	00001408 	andeq	r1, r0, r8, lsl #8
    c7a0:	5d9c0100 	ldfpls	f0, [ip]
    c7a4:	14000011 	strne	r0, [r0], #-17
    c7a8:	00003c9c 	muleq	r0, ip, ip
    c7ac:	ac06d701 	stcge	7, cr13, [r6], {1}
    c7b0:	01000004 	tsteq	r0, r4
    c7b4:	3afe1550 	bcc	fff91cfc <SCS_BASE+0x1ff83cfc>
    c7b8:	d7010000 	strle	r0, [r1, -r0]
    c7bc:	00004c06 	andeq	r4, r0, r6, lsl #24
    c7c0:	00816200 	addeq	r6, r1, r0, lsl #4
    c7c4:	410c1600 	tstmi	ip, r0, lsl #12
    c7c8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    c7cc:	00004c06 	andeq	r4, r0, r6, lsl #24
    c7d0:	00818300 	addeq	r8, r1, r0, lsl #6
    c7d4:	a1200000 	teqge	r0, r0
    c7d8:	01000040 	tsteq	r0, r0, asr #32
    c7dc:	983e06f7 	ldmdals	lr!, {r0, r1, r2, r4, r5, r6, r7, r9, sl}
    c7e0:	00100800 	andseq	r0, r0, r0, lsl #16
    c7e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c7e8:	000011a2 	andeq	r1, r0, r2, lsr #3
    c7ec:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c7f0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    c7f4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c7f8:	5f155001 	svcpl	0x00155001
    c7fc:	0100003b 	tsteq	r0, fp, lsr r0
    c800:	004c06f7 	strdeq	r0, [ip], #-103	; 0xffffff99
    c804:	81b80000 			; <UNDEFINED> instruction: 0x81b80000
    c808:	03160000 	tsteq	r6, #0
    c80c:	01000041 	tsteq	r0, r1, asr #32
    c810:	004c06f9 	strdeq	r0, [ip], #-105	; 0xffffff97
    c814:	81d90000 	bicshi	r0, r9, r0
    c818:	20000000 	andcs	r0, r0, r0
    c81c:	00003e40 	andeq	r3, r0, r0, asr #28
    c820:	4e071801 	cdpmi	8, 0, cr1, cr7, cr1, {0}
    c824:	14080098 	strne	r0, [r8], #-152	; 0x98
    c828:	01000000 	mrseq	r0, (UNDEF: 0)
    c82c:	0011e79c 	mulseq	r1, ip, r7
    c830:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c834:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    c838:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c83c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c840:	00003b5f 	andeq	r3, r0, pc, asr fp
    c844:	4c071801 	stcmi	8, cr1, [r7], {1}
    c848:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    c84c:	16000082 	strne	r0, [r0], -r2, lsl #1
    c850:	00004103 	andeq	r4, r0, r3, lsl #2
    c854:	4c071a01 	stcmi	10, cr1, [r7], {1}
    c858:	2f000000 	svccs	0x00000000
    c85c:	00000082 	andeq	r0, r0, r2, lsl #1
    c860:	003c8a20 	eorseq	r8, ip, r0, lsr #20
    c864:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    c868:	08009862 	stmdaeq	r0, {r1, r5, r6, fp, ip, pc}
    c86c:	00000010 	andeq	r0, r0, r0, lsl r0
    c870:	122c9c01 	eorne	r9, ip, #256	; 0x100
    c874:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c878:	0100003c 	tsteq	r0, ip, lsr r0
    c87c:	04ac0739 	strteq	r0, [ip], #1849	; 0x739
    c880:	50010000 	andpl	r0, r1, r0
    c884:	003b5f15 	eorseq	r5, fp, r5, lsl pc
    c888:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    c88c:	0000004c 	andeq	r0, r0, ip, asr #32
    c890:	00008264 	andeq	r8, r0, r4, ror #4
    c894:	00410c16 	subeq	r0, r1, r6, lsl ip
    c898:	073b0100 	ldreq	r0, [fp, -r0, lsl #2]!
    c89c:	0000004c 	andeq	r0, r0, ip, asr #32
    c8a0:	00008285 	andeq	r8, r0, r5, lsl #5
    c8a4:	3a692000 	bcc	1a548ac <__Stack_Size+0x1a544ac>
    c8a8:	5a010000 	bpl	4c8b0 <__Stack_Size+0x4c4b0>
    c8ac:	00987207 	addseq	r7, r8, r7, lsl #4
    c8b0:	00001408 	andeq	r1, r0, r8, lsl #8
    c8b4:	719c0100 	orrsvc	r0, ip, r0, lsl #2
    c8b8:	14000012 	strne	r0, [r0], #-18
    c8bc:	00003c9c 	muleq	r0, ip, ip
    c8c0:	ac075a01 	stcge	10, cr5, [r7], {1}
    c8c4:	01000004 	tsteq	r0, r4
    c8c8:	3b5f1550 	blcc	17d1e10 <__Stack_Size+0x17d1a10>
    c8cc:	5a010000 	bpl	4c8d4 <__Stack_Size+0x4c4d4>
    c8d0:	00004c07 	andeq	r4, r0, r7, lsl #24
    c8d4:	0082ba00 	addeq	fp, r2, r0, lsl #20
    c8d8:	410c1600 	tstmi	ip, r0, lsl #12
    c8dc:	5c010000 	stcpl	0, cr0, [r1], {-0}
    c8e0:	00004c07 	andeq	r4, r0, r7, lsl #24
    c8e4:	0082db00 	addeq	sp, r2, r0, lsl #22
    c8e8:	4c200000 	stcmi	0, cr0, [r0], #-0
    c8ec:	01000043 	tsteq	r0, r3, asr #32
    c8f0:	9886077b 	stmls	r6, {r0, r1, r3, r4, r5, r6, r8, r9, sl}
    c8f4:	00100800 	andseq	r0, r0, r0, lsl #16
    c8f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c8fc:	000012b6 			; <UNDEFINED> instruction: 0x000012b6
    c900:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    c904:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    c908:	000004ac 	andeq	r0, r0, ip, lsr #9
    c90c:	d9155001 	ldmdble	r5, {r0, ip, lr}
    c910:	0100003e 	tsteq	r0, lr, lsr r0
    c914:	004c077b 	subeq	r0, ip, fp, ror r7
    c918:	83100000 	tsthi	r0, #0
    c91c:	03160000 	tsteq	r6, #0
    c920:	01000041 	tsteq	r0, r1, asr #32
    c924:	004c077d 	subeq	r0, ip, sp, ror r7
    c928:	83310000 	teqhi	r1, #0
    c92c:	20000000 	andcs	r0, r0, r0
    c930:	00004254 	andeq	r4, r0, r4, asr r2
    c934:	96079b01 	strls	r9, [r7], -r1, lsl #22
    c938:	10080098 	mulne	r8, r8, r0
    c93c:	01000000 	mrseq	r0, (UNDEF: 0)
    c940:	0012fb9c 	mulseq	r2, ip, fp
    c944:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    c948:	9b010000 	blls	4c950 <__Stack_Size+0x4c550>
    c94c:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c950:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c954:	00003ed9 	ldrdeq	r3, [r0], -r9
    c958:	4c079b01 	stcmi	11, cr9, [r7], {1}
    c95c:	66000000 	strvs	r0, [r0], -r0
    c960:	16000083 	strne	r0, [r0], -r3, lsl #1
    c964:	00004103 	andeq	r4, r0, r3, lsl #2
    c968:	4c079d01 	stcmi	13, cr9, [r7], {1}
    c96c:	87000000 	strhi	r0, [r0, -r0]
    c970:	00000083 	andeq	r0, r0, r3, lsl #1
    c974:	00403020 	subeq	r3, r0, r0, lsr #32
    c978:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    c97c:	080098a6 	stmdaeq	r0, {r1, r2, r5, r7, fp, ip, pc}
    c980:	00000010 	andeq	r0, r0, r0, lsl r0
    c984:	13409c01 	movtne	r9, #3073	; 0xc01
    c988:	9c140000 	ldcls	0, cr0, [r4], {-0}
    c98c:	0100003c 	tsteq	r0, ip, lsr r0
    c990:	04ac07bb 	strteq	r0, [ip], #1979	; 0x7bb
    c994:	50010000 	andpl	r0, r1, r0
    c998:	003ed915 	eorseq	sp, lr, r5, lsl r9
    c99c:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    c9a0:	0000004c 	andeq	r0, r0, ip, asr #32
    c9a4:	000083b1 			; <UNDEFINED> instruction: 0x000083b1
    c9a8:	00410c16 	subeq	r0, r1, r6, lsl ip
    c9ac:	07bd0100 	ldreq	r0, [sp, r0, lsl #2]!
    c9b0:	0000004c 	andeq	r0, r0, ip, asr #32
    c9b4:	000083d2 	ldrdeq	r8, [r0], -r2
    c9b8:	3d9f2000 	ldccc	0, cr2, [pc]	; c9c0 <__Stack_Size+0xc5c0>
    c9bc:	db010000 	blle	4c9c4 <__Stack_Size+0x4c5c4>
    c9c0:	0098b607 	addseq	fp, r8, r7, lsl #12
    c9c4:	00001008 	andeq	r1, r0, r8
    c9c8:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    c9cc:	14000013 	strne	r0, [r0], #-19
    c9d0:	00003c9c 	muleq	r0, ip, ip
    c9d4:	ac07db01 	stcge	11, cr13, [r7], {1}
    c9d8:	01000004 	tsteq	r0, r4
    c9dc:	3ed91550 	mrccc	5, 6, r1, cr9, cr0, {2}
    c9e0:	db010000 	blle	4c9e8 <__Stack_Size+0x4c5e8>
    c9e4:	00004c07 	andeq	r4, r0, r7, lsl #24
    c9e8:	00840700 	addeq	r0, r4, r0, lsl #14
    c9ec:	410c1600 	tstmi	ip, r0, lsl #12
    c9f0:	dd010000 	stcle	0, cr0, [r1, #-0]
    c9f4:	00004c07 	andeq	r4, r0, r7, lsl #24
    c9f8:	00842800 	addeq	r2, r4, r0, lsl #16
    c9fc:	7b200000 	blvc	80ca04 <__Stack_Size+0x80c604>
    ca00:	0100003a 	tsteq	r0, sl, lsr r0
    ca04:	98c607fb 	stmials	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl}^
    ca08:	00100800 	andseq	r0, r0, r0, lsl #16
    ca0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ca10:	000013ca 	andeq	r1, r0, sl, asr #7
    ca14:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    ca18:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    ca1c:	000004ac 	andeq	r0, r0, ip, lsr #9
    ca20:	1e155001 	cdpne	0, 1, cr5, cr5, cr1, {0}
    ca24:	0100003b 	tsteq	r0, fp, lsr r0
    ca28:	004c07fb 	strdeq	r0, [ip], #-123	; 0xffffff85
    ca2c:	84520000 	ldrbhi	r0, [r2], #-0
    ca30:	23160000 	tstcs	r6, #0
    ca34:	0100003e 	tsteq	r0, lr, lsr r0
    ca38:	004c07fd 	strdeq	r0, [ip], #-125	; 0xffffff83
    ca3c:	84730000 	ldrbthi	r0, [r3], #-0
    ca40:	20000000 	andcs	r0, r0, r0
    ca44:	000040d2 	ldrdeq	r4, [r0], -r2
    ca48:	d6081801 	strle	r1, [r8], -r1, lsl #16
    ca4c:	10080098 	mulne	r8, r8, r0
    ca50:	01000000 	mrseq	r0, (UNDEF: 0)
    ca54:	00140f9c 	mulseq	r4, ip, pc	; <UNPREDICTABLE>
    ca58:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    ca5c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    ca60:	0004ac08 	andeq	sl, r4, r8, lsl #24
    ca64:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    ca68:	00003f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    ca6c:	4c081801 	stcmi	8, cr1, [r8], {1}
    ca70:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    ca74:	16000084 	strne	r0, [r0], -r4, lsl #1
    ca78:	00003e23 	andeq	r3, r0, r3, lsr #28
    ca7c:	4c081a01 	stcmi	10, cr1, [r8], {1}
    ca80:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    ca84:	00000084 	andeq	r0, r0, r4, lsl #1
    ca88:	00442120 	subeq	r2, r4, r0, lsr #2
    ca8c:	08360100 	ldmdaeq	r6!, {r8}
    ca90:	080098e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip, pc}
    ca94:	00000014 	andeq	r0, r0, r4, lsl r0
    ca98:	14549c01 	ldrbne	r9, [r4], #-3073	; 0xc01
    ca9c:	9c140000 	ldcls	0, cr0, [r4], {-0}
    caa0:	0100003c 	tsteq	r0, ip, lsr r0
    caa4:	04ac0836 	strteq	r0, [ip], #2102	; 0x836
    caa8:	50010000 	andpl	r0, r1, r0
    caac:	003b1e15 	eorseq	r1, fp, r5, lsl lr
    cab0:	08360100 	ldmdaeq	r6!, {r8}
    cab4:	0000004c 	andeq	r0, r0, ip, asr #32
    cab8:	000084fe 	strdeq	r8, [r0], -lr
    cabc:	003e2316 	eorseq	r2, lr, r6, lsl r3
    cac0:	08380100 	ldmdaeq	r8!, {r8}
    cac4:	0000004c 	andeq	r0, r0, ip, asr #32
    cac8:	0000851f 	andeq	r8, r0, pc, lsl r5
    cacc:	430c2000 	movwmi	r2, #49152	; 0xc000
    cad0:	53010000 	movwpl	r0, #4096	; 0x1000
    cad4:	0098fa08 	addseq	pc, r8, r8, lsl #20
    cad8:	00001408 	andeq	r1, r0, r8, lsl #8
    cadc:	999c0100 	ldmibls	ip, {r8}
    cae0:	14000014 	strne	r0, [r0], #-20
    cae4:	00003c9c 	muleq	r0, ip, ip
    cae8:	ac085301 	stcge	3, cr5, [r8], {1}
    caec:	01000004 	tsteq	r0, r4
    caf0:	3f9c1550 	svccc	0x009c1550
    caf4:	53010000 	movwpl	r0, #4096	; 0x1000
    caf8:	00004c08 	andeq	r4, r0, r8, lsl #24
    cafc:	00855400 	addeq	r5, r5, r0, lsl #8
    cb00:	3e231600 	cfmadda32cc	mvax0, mvax1, mvfx3, mvfx0
    cb04:	55010000 	strpl	r0, [r1, #-0]
    cb08:	00004c08 	andeq	r4, r0, r8, lsl #24
    cb0c:	00857500 	addeq	r7, r5, r0, lsl #10
    cb10:	5c200000 	stcpl	0, cr0, [r0], #-0
    cb14:	01000043 	tsteq	r0, r3, asr #32
    cb18:	990e0871 	stmdbls	lr, {r0, r4, r5, r6, fp}
    cb1c:	00140800 	andseq	r0, r4, r0, lsl #16
    cb20:	9c010000 	stcls	0, cr0, [r1], {-0}
    cb24:	000014de 	ldrdeq	r1, [r0], -lr
    cb28:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    cb2c:	08710100 	ldmdaeq	r1!, {r8}^
    cb30:	000004ac 	andeq	r0, r0, ip, lsr #9
    cb34:	1e155001 	cdpne	0, 1, cr5, cr5, cr1, {0}
    cb38:	0100003b 	tsteq	r0, fp, lsr r0
    cb3c:	004c0871 	subeq	r0, ip, r1, ror r8
    cb40:	85aa0000 	strhi	r0, [sl, #0]!
    cb44:	23160000 	tstcs	r6, #0
    cb48:	0100003e 	tsteq	r0, lr, lsr r0
    cb4c:	004c0873 	subeq	r0, ip, r3, ror r8
    cb50:	85cb0000 	strbhi	r0, [fp]
    cb54:	20000000 	andcs	r0, r0, r0
    cb58:	00003ae7 	andeq	r3, r0, r7, ror #21
    cb5c:	22088e01 	andcs	r8, r8, #1, 28
    cb60:	14080099 	strne	r0, [r8], #-153	; 0x99
    cb64:	01000000 	mrseq	r0, (UNDEF: 0)
    cb68:	0015239c 	mulseq	r5, ip, r3
    cb6c:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    cb70:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    cb74:	0004ac08 	andeq	sl, r4, r8, lsl #24
    cb78:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    cb7c:	00003f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    cb80:	4c088e01 	stcmi	14, cr8, [r8], {1}
    cb84:	00000000 	andeq	r0, r0, r0
    cb88:	16000086 	strne	r0, [r0], -r6, lsl #1
    cb8c:	00003e23 	andeq	r3, r0, r3, lsr #28
    cb90:	4c089001 	stcmi	0, cr9, [r8], {1}
    cb94:	21000000 	mrscs	r0, (UNDEF: 0)
    cb98:	00000086 	andeq	r0, r0, r6, lsl #1
    cb9c:	00432320 	subeq	r2, r3, r0, lsr #6
    cba0:	08ac0100 	stmiaeq	ip!, {r8}
    cba4:	08009936 	stmdaeq	r0, {r1, r2, r4, r5, r8, fp, ip, pc}
    cba8:	00000014 	andeq	r0, r0, r4, lsl r0
    cbac:	15689c01 	strbne	r9, [r8, #-3073]!	; 0xc01
    cbb0:	9c140000 	ldcls	0, cr0, [r4], {-0}
    cbb4:	0100003c 	tsteq	r0, ip, lsr r0
    cbb8:	04ac08ac 	strteq	r0, [ip], #2220	; 0x8ac
    cbbc:	50010000 	andpl	r0, r1, r0
    cbc0:	003b1e15 	eorseq	r1, fp, r5, lsl lr
    cbc4:	08ac0100 	stmiaeq	ip!, {r8}
    cbc8:	0000004c 	andeq	r0, r0, ip, asr #32
    cbcc:	00008656 	andeq	r8, r0, r6, asr r6
    cbd0:	003e2316 	eorseq	r2, lr, r6, lsl r3
    cbd4:	08ae0100 	stmiaeq	lr!, {r8}
    cbd8:	0000004c 	andeq	r0, r0, ip, asr #32
    cbdc:	00008677 	andeq	r8, r0, r7, ror r6
    cbe0:	3ef72000 	cdpcc	0, 15, cr2, cr7, cr0, {0}
    cbe4:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    cbe8:	00994a08 	addseq	r4, r9, r8, lsl #20
    cbec:	00001c08 	andeq	r1, r0, r8, lsl #24
    cbf0:	ab9c0100 	blge	fe70cff8 <SCS_BASE+0x1e6feff8>
    cbf4:	14000015 	strne	r0, [r0], #-21
    cbf8:	00003c9c 	muleq	r0, ip, ip
    cbfc:	ac08ce01 	stcge	14, cr12, [r8], {1}
    cc00:	01000004 	tsteq	r0, r4
    cc04:	41151450 	tstmi	r5, r0, asr r4
    cc08:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    cc0c:	00004c08 	andeq	r4, r0, r8, lsl #24
    cc10:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    cc14:	00004184 	andeq	r4, r0, r4, lsl #3
    cc18:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    cc1c:	ac000000 	stcge	0, cr0, [r0], {-0}
    cc20:	00000086 	andeq	r0, r0, r6, lsl #1
    cc24:	003baf20 	eorseq	sl, fp, r0, lsr #30
    cc28:	08ea0100 	stmiaeq	sl!, {r8}^
    cc2c:	08009966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, ip, pc}
    cc30:	0000001c 	andeq	r0, r0, ip, lsl r0
    cc34:	15ee9c01 	strbne	r9, [lr, #3073]!	; 0xc01
    cc38:	9c140000 	ldcls	0, cr0, [r4], {-0}
    cc3c:	0100003c 	tsteq	r0, ip, lsr r0
    cc40:	04ac08ea 	strteq	r0, [ip], #2282	; 0x8ea
    cc44:	50010000 	andpl	r0, r1, r0
    cc48:	00411514 	subeq	r1, r1, r4, lsl r5
    cc4c:	08ea0100 	stmiaeq	sl!, {r8}^
    cc50:	0000004c 	andeq	r0, r0, ip, asr #32
    cc54:	89155101 	ldmdbhi	r5, {r0, r8, ip, lr}
    cc58:	0100003f 	tsteq	r0, pc, lsr r0
    cc5c:	004c08ea 	subeq	r0, ip, sl, ror #17
    cc60:	86cd0000 	strbhi	r0, [sp], r0
    cc64:	20000000 	andcs	r0, r0, r0
    cc68:	00003e93 	muleq	r0, r3, lr
    cc6c:	82091201 	andhi	r1, r9, #268435456	; 0x10000000
    cc70:	44080099 	strmi	r0, [r8], #-153	; 0x99
    cc74:	01000000 	mrseq	r0, (UNDEF: 0)
    cc78:	0016359c 	mulseq	r6, ip, r5
    cc7c:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    cc80:	12010000 	andne	r0, r1, #0
    cc84:	0004ac09 	andeq	sl, r4, r9, lsl #24
    cc88:	0086ee00 	addeq	lr, r6, r0, lsl #28
    cc8c:	41151500 	tstmi	r5, r0, lsl #10
    cc90:	12010000 	andne	r0, r1, #0
    cc94:	00004c09 	andeq	r4, r0, r9, lsl #24
    cc98:	00870e00 	addeq	r0, r7, r0, lsl #28
    cc9c:	41e81500 	mvnmi	r1, r0, lsl #10
    cca0:	12010000 	andne	r0, r1, #0
    cca4:	00004c09 	andeq	r4, r0, r9, lsl #24
    cca8:	00874800 	addeq	r4, r7, r0, lsl #16
    ccac:	c5200000 	strgt	r0, [r0, #-0]!
    ccb0:	0100003f 	tsteq	r0, pc, lsr r0
    ccb4:	99c60938 	stmibls	r6, {r3, r4, r5, r8, fp}^
    ccb8:	00180800 	andseq	r0, r8, r0, lsl #16
    ccbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    ccc0:	00001668 	andeq	r1, r0, r8, ror #12
    ccc4:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    ccc8:	09380100 	ldmdbeq	r8!, {r8}
    cccc:	000004ac 	andeq	r0, r0, ip, lsr #9
    ccd0:	52145001 	andspl	r5, r4, #1
    ccd4:	01000029 	tsteq	r0, r9, lsr #32
    ccd8:	00cf0938 	sbceq	r0, pc, r8, lsr r9	; <UNPREDICTABLE>
    ccdc:	51010000 	mrspl	r0, (UNDEF: 1)
    cce0:	3bfe2000 	blcc	fff94ce8 <SCS_BASE+0x1ff86ce8>
    cce4:	55010000 	strpl	r0, [r1, #-0]
    cce8:	0099de09 	addseq	sp, r9, r9, lsl #28
    ccec:	00001808 	andeq	r1, r0, r8, lsl #16
    ccf0:	9b9c0100 	blls	fe70d0f8 <SCS_BASE+0x1e6ff0f8>
    ccf4:	14000016 	strne	r0, [r0], #-22
    ccf8:	00003c9c 	muleq	r0, ip, ip
    ccfc:	ac095501 	cfstr32ge	mvfx5, [r9], {1}
    cd00:	01000004 	tsteq	r0, r4
    cd04:	3fdd1450 	svccc	0x00dd1450
    cd08:	55010000 	strpl	r0, [r1, #-0]
    cd0c:	00004c09 	andeq	r4, r0, r9, lsl #24
    cd10:	00510100 	subseq	r0, r1, r0, lsl #2
    cd14:	003f3320 	eorseq	r3, pc, r0, lsr #6
    cd18:	09700100 	ldmdbeq	r0!, {r8}^
    cd1c:	080099f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, fp, ip, pc}
    cd20:	00000018 	andeq	r0, r0, r8, lsl r0
    cd24:	16ce9c01 	strbne	r9, [lr], r1, lsl #24
    cd28:	9c140000 	ldcls	0, cr0, [r4], {-0}
    cd2c:	0100003c 	tsteq	r0, ip, lsr r0
    cd30:	04ac0970 	strteq	r0, [ip], #2416	; 0x970
    cd34:	50010000 	andpl	r0, r1, r0
    cd38:	00295214 	eoreq	r5, r9, r4, lsl r2
    cd3c:	09700100 	ldmdbeq	r0!, {r8}^
    cd40:	000000cf 	andeq	r0, r0, pc, asr #1
    cd44:	20005101 	andcs	r5, r0, r1, lsl #2
    cd48:	000041d1 	ldrdeq	r4, [r0], -r1
    cd4c:	0e098d01 	cdpeq	13, 0, cr8, cr9, cr1, {0}
    cd50:	1608009a 			; <UNDEFINED> instruction: 0x1608009a
    cd54:	01000000 	mrseq	r0, (UNDEF: 0)
    cd58:	0017039c 	mulseq	r7, ip, r3
    cd5c:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    cd60:	8d010000 	stchi	0, cr0, [r1, #-0]
    cd64:	0004ac09 	andeq	sl, r4, r9, lsl #24
    cd68:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    cd6c:	00003c26 	andeq	r3, r0, r6, lsr #24
    cd70:	4c098d01 	stcmi	13, cr8, [r9], {1}
    cd74:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    cd78:	00000087 	andeq	r0, r0, r7, lsl #1
    cd7c:	003e6420 	eorseq	r6, lr, r0, lsr #8
    cd80:	09ae0100 	stmibeq	lr!, {r8}
    cd84:	08009a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, pc}
    cd88:	00000016 	andeq	r0, r0, r6, lsl r0
    cd8c:	17389c01 	ldrne	r9, [r8, -r1, lsl #24]!
    cd90:	9c140000 	ldcls	0, cr0, [r4], {-0}
    cd94:	0100003c 	tsteq	r0, ip, lsr r0
    cd98:	04ac09ae 	strteq	r0, [ip], #2478	; 0x9ae
    cd9c:	50010000 	andpl	r0, r1, r0
    cda0:	0041f315 	subeq	pc, r1, r5, lsl r3	; <UNPREDICTABLE>
    cda4:	09ae0100 	stmibeq	lr!, {r8}
    cda8:	0000004c 	andeq	r0, r0, ip, asr #32
    cdac:	0000878a 	andeq	r8, r0, sl, lsl #15
    cdb0:	408d2000 	addmi	r2, sp, r0
    cdb4:	ca010000 	bgt	4cdbc <__Stack_Size+0x4c9bc>
    cdb8:	009a3a09 	addseq	r3, sl, r9, lsl #20
    cdbc:	00001608 	andeq	r1, r0, r8, lsl #12
    cdc0:	6d9c0100 	ldfvss	f0, [ip]
    cdc4:	14000017 	strne	r0, [r0], #-23
    cdc8:	00003c9c 	muleq	r0, ip, ip
    cdcc:	ac09ca01 	stcge	10, cr12, [r9], {1}
    cdd0:	01000004 	tsteq	r0, r4
    cdd4:	3cd61550 	cfldr64cc	mvdx1, [r6], {80}	; 0x50
    cdd8:	ca010000 	bgt	4cde0 <__Stack_Size+0x4c9e0>
    cddc:	00004c09 	andeq	r4, r0, r9, lsl #24
    cde0:	0087ab00 	addeq	sl, r7, r0, lsl #22
    cde4:	dc200000 	stcle	0, cr0, [r0], #-0
    cde8:	01000043 	tsteq	r0, r3, asr #32
    cdec:	9a5009e4 	bls	140f584 <__Stack_Size+0x140f184>
    cdf0:	00160800 	andseq	r0, r6, r0, lsl #16
    cdf4:	9c010000 	stcls	0, cr0, [r1], {-0}
    cdf8:	000017a2 	andeq	r1, r0, r2, lsr #15
    cdfc:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    ce00:	09e40100 	stmibeq	r4!, {r8}^
    ce04:	000004ac 	andeq	r0, r0, ip, lsr #9
    ce08:	7f155001 	svcvc	0x00155001
    ce0c:	01000042 	tsteq	r0, r2, asr #32
    ce10:	004c09e4 	subeq	r0, ip, r4, ror #19
    ce14:	87cc0000 	strbhi	r0, [ip, r0]
    ce18:	20000000 	andcs	r0, r0, r0
    ce1c:	00001816 	andeq	r1, r0, r6, lsl r8
    ce20:	6609f901 	strvs	pc, [r9], -r1, lsl #18
    ce24:	0408009a 	streq	r0, [r8], #-154	; 0x9a
    ce28:	01000000 	mrseq	r0, (UNDEF: 0)
    ce2c:	0017d59c 	mulseq	r7, ip, r5
    ce30:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    ce34:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    ce38:	0004ac09 	andeq	sl, r4, r9, lsl #24
    ce3c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    ce40:	00003a27 	andeq	r3, r0, r7, lsr #20
    ce44:	4c09f901 	stcmi	9, cr15, [r9], {1}
    ce48:	01000000 	mrseq	r0, (UNDEF: 0)
    ce4c:	a7200051 			; <UNDEFINED> instruction: 0xa7200051
    ce50:	01000042 	tsteq	r0, r2, asr #32
    ce54:	9a6a0a0a 	bls	1a8f684 <__Stack_Size+0x1a8f284>
    ce58:	00040800 	andeq	r0, r4, r0, lsl #16
    ce5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ce60:	00001808 	andeq	r1, r0, r8, lsl #16
    ce64:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    ce68:	0a0a0100 	beq	28d270 <__Stack_Size+0x28ce70>
    ce6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    ce70:	ae145001 	cdpge	0, 1, cr5, cr4, cr1, {0}
    ce74:	01000042 	tsteq	r0, r2, asr #32
    ce78:	004c0a0a 	subeq	r0, ip, sl, lsl #20
    ce7c:	51010000 	mrspl	r0, (UNDEF: 1)
    ce80:	3ab72000 	bcc	fedd4e88 <SCS_BASE+0x1edc6e88>
    ce84:	1c010000 	stcne	0, cr0, [r1], {-0}
    ce88:	009a6e0a 	addseq	r6, sl, sl, lsl #28
    ce8c:	00000408 	andeq	r0, r0, r8, lsl #8
    ce90:	3b9c0100 	blcc	fe70d298 <SCS_BASE+0x1e6ff298>
    ce94:	14000018 	strne	r0, [r0], #-24
    ce98:	00003c9c 	muleq	r0, ip, ip
    ce9c:	ac0a1c01 	stcge	12, cr1, [sl], {1}
    cea0:	01000004 	tsteq	r0, r4
    cea4:	3abe1450 	bcc	fef91fec <SCS_BASE+0x1ef83fec>
    cea8:	1c010000 	stcne	0, cr0, [r1], {-0}
    ceac:	00004c0a 	andeq	r4, r0, sl, lsl #24
    ceb0:	00510100 	subseq	r0, r1, r0, lsl #2
    ceb4:	003ac720 	eorseq	ip, sl, r0, lsr #14
    ceb8:	0a2e0100 	beq	b8d2c0 <__Stack_Size+0xb8cec0>
    cebc:	08009a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, pc}
    cec0:	00000004 	andeq	r0, r0, r4
    cec4:	186e9c01 	stmdane	lr!, {r0, sl, fp, ip, pc}^
    cec8:	9c140000 	ldcls	0, cr0, [r4], {-0}
    cecc:	0100003c 	tsteq	r0, ip, lsr r0
    ced0:	04ac0a2e 	strteq	r0, [ip], #2606	; 0xa2e
    ced4:	50010000 	andpl	r0, r1, r0
    ced8:	003ace14 	eorseq	ip, sl, r4, lsl lr
    cedc:	0a2e0100 	beq	b8d2e4 <__Stack_Size+0xb8cee4>
    cee0:	0000004c 	andeq	r0, r0, ip, asr #32
    cee4:	20005101 	andcs	r5, r0, r1, lsl #2
    cee8:	00004020 	andeq	r4, r0, r0, lsr #32
    ceec:	760a4001 	strvc	r4, [sl], -r1
    cef0:	0408009a 	streq	r0, [r8], #-154	; 0x9a
    cef4:	01000000 	mrseq	r0, (UNDEF: 0)
    cef8:	0018a19c 	mulseq	r8, ip, r1
    cefc:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    cf00:	40010000 	andmi	r0, r1, r0
    cf04:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    cf08:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    cf0c:	00004027 	andeq	r4, r0, r7, lsr #32
    cf10:	4c0a4001 	stcmi	0, cr4, [sl], {1}
    cf14:	01000000 	mrseq	r0, (UNDEF: 0)
    cf18:	d7200051 			; <UNDEFINED> instruction: 0xd7200051
    cf1c:	0100003a 	tsteq	r0, sl, lsr r0
    cf20:	9a7a0a52 	bls	1e8f870 <__Stack_Size+0x1e8f470>
    cf24:	00060800 	andeq	r0, r6, r0, lsl #16
    cf28:	9c010000 	stcls	0, cr0, [r1], {-0}
    cf2c:	000018d4 	ldrdeq	r1, [r0], -r4
    cf30:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    cf34:	0a520100 	beq	148d33c <__Stack_Size+0x148cf3c>
    cf38:	000004ac 	andeq	r0, r0, ip, lsr #9
    cf3c:	de145001 	cdple	0, 1, cr5, cr4, cr1, {0}
    cf40:	0100003a 	tsteq	r0, sl, lsr r0
    cf44:	004c0a52 	subeq	r0, ip, r2, asr sl
    cf48:	51010000 	mrspl	r0, (UNDEF: 1)
    cf4c:	41702000 	cmnmi	r0, r0
    cf50:	6a010000 	bvs	4cf58 <__Stack_Size+0x4cb58>
    cf54:	009a800a 	addseq	r8, sl, sl
    cf58:	00001608 	andeq	r1, r0, r8, lsl #12
    cf5c:	099c0100 	ldmibeq	ip, {r8}
    cf60:	14000019 	strne	r0, [r0], #-25
    cf64:	00003c9c 	muleq	r0, ip, ip
    cf68:	ac0a6a01 	stcge	10, cr6, [sl], {1}
    cf6c:	01000004 	tsteq	r0, r4
    cf70:	40e91550 	rscmi	r1, r9, r0, asr r5
    cf74:	6a010000 	bvs	4cf7c <__Stack_Size+0x4cb7c>
    cf78:	00004c0a 	andeq	r4, r0, sl, lsl #24
    cf7c:	0087ed00 	addeq	lr, r7, r0, lsl #26
    cf80:	5a200000 	bpl	80cf88 <__Stack_Size+0x80cb88>
    cf84:	0100003f 	tsteq	r0, pc, lsr r0
    cf88:	9a960a86 	bls	fe58f9a8 <SCS_BASE+0x1e5819a8>
    cf8c:	001a0800 	andseq	r0, sl, r0, lsl #16
    cf90:	9c010000 	stcls	0, cr0, [r1], {-0}
    cf94:	0000193e 	andeq	r1, r0, lr, lsr r9
    cf98:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    cf9c:	0a860100 	beq	fe18d3a4 <SCS_BASE+0x1e17f3a4>
    cfa0:	000004ac 	andeq	r0, r0, ip, lsr #9
    cfa4:	e9155001 	ldmdb	r5, {r0, ip, lr}
    cfa8:	01000040 	tsteq	r0, r0, asr #32
    cfac:	004c0a86 	subeq	r0, ip, r6, lsl #21
    cfb0:	880e0000 	stmdahi	lr, {}	; <UNPREDICTABLE>
    cfb4:	20000000 	andcs	r0, r0, r0
    cfb8:	00004385 	andeq	r4, r0, r5, lsl #7
    cfbc:	b0028a01 	andlt	r8, r2, r1, lsl #20
    cfc0:	6e08009a 	mcrvs	0, 0, r0, cr8, cr10, {4}
    cfc4:	01000000 	mrseq	r0, (UNDEF: 0)
    cfc8:	001a409c 	mulseq	sl, ip, r0
    cfcc:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    cfd0:	8a010000 	bhi	4cfd8 <__Stack_Size+0x4cbd8>
    cfd4:	0004ac02 	andeq	sl, r4, r2, lsl #24
    cfd8:	00882f00 	addeq	r2, r8, r0, lsl #30
    cfdc:	3fee1500 	svccc	0x00ee1500
    cfe0:	8a010000 	bhi	4cfe8 <__Stack_Size+0x4cbe8>
    cfe4:	00092602 	andeq	r2, r9, r2, lsl #12
    cfe8:	00889500 	addeq	r9, r8, r0, lsl #10
    cfec:	42321600 	eorsmi	r1, r2, #0, 12
    cff0:	8c010000 	stchi	0, cr0, [r1], {-0}
    cff4:	00004c02 	andeq	r4, r0, r2, lsl #24
    cff8:	0088da00 	addeq	sp, r8, r0, lsl #20
    cffc:	41441600 	cmpmi	r4, r0, lsl #12
    d000:	8d010000 	stchi	0, cr0, [r1, #-0]
    d004:	00004c02 	andeq	r4, r0, r2, lsl #24
    d008:	00890400 	addeq	r0, r9, r0, lsl #8
    d00c:	9ada1a00 	bls	ff693814 <SCS_BASE+0x1f685814>
    d010:	04b20800 	ldrteq	r0, [r2], #2048	; 0x800
    d014:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    d018:	011b0000 	tsteq	fp, r0
    d01c:	00750250 	rsbseq	r0, r5, r0, asr r2
    d020:	9ae21a00 	bls	ff893828 <SCS_BASE+0x1f885828>
    d024:	18d40800 	ldmne	r4, {fp}^
    d028:	19bc0000 	ldmibne	ip!, {}	; <UNPREDICTABLE>
    d02c:	011b0000 	tsteq	fp, r0
    d030:	00750250 	rsbseq	r0, r5, r0, asr r2
    d034:	9aee1a00 	bls	ffb9383c <SCS_BASE+0x1fb8583c>
    d038:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    d03c:	19dc0000 	ldmibne	ip, {}^	; <UNPREDICTABLE>
    d040:	011b0000 	tsteq	fp, r0
    d044:	00760252 	rsbseq	r0, r6, r2, asr r2
    d048:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    d04c:	011b0077 	tsteq	fp, r7, ror r0
    d050:	00750250 	rsbseq	r0, r5, r0, asr r2
    d054:	9afa1c00 	bls	ffe9405c <SCS_BASE+0x1fe8605c>
    d058:	19090800 	stmdbne	r9, {fp}
    d05c:	19f10000 	ldmibne	r1!, {}^	; <UNPREDICTABLE>
    d060:	011b0000 	tsteq	fp, r0
    d064:	01f30350 	mvnseq	r0, r0, asr r3
    d068:	fe270050 	mcr2	0, 1, r0, cr7, cr0, {2}
    d06c:	2708009a 			; <UNDEFINED> instruction: 0x2708009a
    d070:	1a000005 	bne	d08c <__Stack_Size+0xcc8c>
    d074:	08009b06 	stmdaeq	r0, {r1, r2, r8, r9, fp, ip, pc}
    d078:	00001909 	andeq	r1, r0, r9, lsl #18
    d07c:	00001a0e 	andeq	r1, r0, lr, lsl #20
    d080:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    d084:	1a000075 	bne	d260 <__Stack_Size+0xce60>
    d088:	08009b12 	stmdaeq	r0, {r1, r4, r8, r9, fp, ip, pc}
    d08c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    d090:	00001a2e 	andeq	r1, r0, lr, lsr #20
    d094:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    d098:	011b0076 	tsteq	fp, r6, ror r0
    d09c:	00770251 	rsbseq	r0, r7, r1, asr r2
    d0a0:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    d0a4:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    d0a8:	08009b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    d0ac:	000018d4 	ldrdeq	r1, [r0], -r4
    d0b0:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    d0b4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    d0b8:	418c2000 	orrmi	r2, ip, r0
    d0bc:	a2010000 	andge	r0, r1, #0
    d0c0:	009b1e0a 	addseq	r1, fp, sl, lsl #28
    d0c4:	00001608 	andeq	r1, r0, r8, lsl #12
    d0c8:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    d0cc:	1400001a 	strne	r0, [r0], #-26
    d0d0:	00003c9c 	muleq	r0, ip, ip
    d0d4:	ac0aa201 	sfmge	f2, 1, [sl], {1}
    d0d8:	01000004 	tsteq	r0, r4
    d0dc:	40e91550 	rscmi	r1, r9, r0, asr r5
    d0e0:	a2010000 	andge	r0, r1, #0
    d0e4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    d0e8:	00892e00 	addeq	r2, r9, r0, lsl #28
    d0ec:	c2200000 	eorgt	r0, r0, #0
    d0f0:	0100003c 	tsteq	r0, ip, lsr r0
    d0f4:	9b340abe 	blls	d0fbf4 <__Stack_Size+0xd0f7f4>
    d0f8:	001a0800 	andseq	r0, sl, r0, lsl #16
    d0fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    d100:	00001aaa 	andeq	r1, r0, sl, lsr #21
    d104:	003c9c14 	eorseq	r9, ip, r4, lsl ip
    d108:	0abe0100 	beq	fef8d510 <SCS_BASE+0x1ef7f510>
    d10c:	000004ac 	andeq	r0, r0, ip, lsr #9
    d110:	e9155001 	ldmdb	r5, {r0, ip, lr}
    d114:	01000040 	tsteq	r0, r0, asr #32
    d118:	004c0abe 	strheq	r0, [ip], #-174	; 0xffffff52
    d11c:	894f0000 	stmdbhi	pc, {}^	; <UNPREDICTABLE>
    d120:	2a000000 	bcs	d128 <__Stack_Size+0xcd28>
    d124:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    d128:	010c4b01 	tsteq	ip, r1, lsl #22
    d12c:	00001b0c 	andeq	r1, r0, ip, lsl #22
    d130:	003c9c10 	eorseq	r9, ip, r0, lsl ip
    d134:	0c4b0100 	stfeqe	f0, [fp], {-0}
    d138:	000004ac 	andeq	r0, r0, ip, lsr #9
    d13c:	00421010 	subeq	r1, r2, r0, lsl r0
    d140:	0c4b0100 	stfeqe	f0, [fp], {-0}
    d144:	0000004c 	andeq	r0, r0, ip, asr #32
    d148:	0041a010 	subeq	sl, r1, r0, lsl r0
    d14c:	0c4b0100 	stfeqe	f0, [fp], {-0}
    d150:	0000004c 	andeq	r0, r0, ip, asr #32
    d154:	0043c110 	subeq	ip, r3, r0, lsl r1
    d158:	0c4c0100 	stfeqe	f0, [ip], {-0}
    d15c:	0000004c 	andeq	r0, r0, ip, asr #32
    d160:	00410c11 	subeq	r0, r1, r1, lsl ip
    d164:	0c4e0100 	stfeqe	f0, [lr], {-0}
    d168:	0000004c 	andeq	r0, r0, ip, asr #32
    d16c:	003e2311 	eorseq	r2, lr, r1, lsl r3
    d170:	0c4e0100 	stfeqe	f0, [lr], {-0}
    d174:	0000004c 	andeq	r0, r0, ip, asr #32
    d178:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    d17c:	0c4e0100 	stfeqe	f0, [lr], {-0}
    d180:	0000004c 	andeq	r0, r0, ip, asr #32
    d184:	42e92a00 	rscmi	r2, r9, #0, 20
    d188:	7a010000 	bvc	4d190 <__Stack_Size+0x4cd90>
    d18c:	1b6e010c 	blne	1b8d5c4 <__Stack_Size+0x1b8d1c4>
    d190:	9c100000 	ldcls	0, cr0, [r0], {-0}
    d194:	0100003c 	tsteq	r0, ip, lsr r0
    d198:	04ac0c7a 	strteq	r0, [ip], #3194	; 0xc7a
    d19c:	10100000 	andsne	r0, r0, r0
    d1a0:	01000042 	tsteq	r0, r2, asr #32
    d1a4:	004c0c7a 	subeq	r0, ip, sl, ror ip
    d1a8:	a0100000 	andsge	r0, r0, r0
    d1ac:	01000041 	tsteq	r0, r1, asr #32
    d1b0:	004c0c7a 	subeq	r0, ip, sl, ror ip
    d1b4:	c1100000 	tstgt	r0, r0
    d1b8:	01000043 	tsteq	r0, r3, asr #32
    d1bc:	004c0c7b 	subeq	r0, ip, fp, ror ip
    d1c0:	0c110000 	ldceq	0, cr0, [r1], {-0}
    d1c4:	01000041 	tsteq	r0, r1, asr #32
    d1c8:	004c0c7d 	subeq	r0, ip, sp, ror ip
    d1cc:	23110000 	tstcs	r1, #0
    d1d0:	0100003e 	tsteq	r0, lr, lsr r0
    d1d4:	004c0c7d 	subeq	r0, ip, sp, ror ip
    d1d8:	742b0000 	strtvc	r0, [fp], #-0
    d1dc:	0100706d 	tsteq	r0, sp, rrx
    d1e0:	004c0c7d 	subeq	r0, ip, sp, ror ip
    d1e4:	20000000 	andcs	r0, r0, r0
    d1e8:	000043b6 			; <UNDEFINED> instruction: 0x000043b6
    d1ec:	4e024901 	cdpmi	9, 0, cr4, cr2, cr1, {0}
    d1f0:	b408009b 	strlt	r0, [r8], #-155	; 0x9b
    d1f4:	01000000 	mrseq	r0, (UNDEF: 0)
    d1f8:	001cca9c 	mulseq	ip, ip, sl
    d1fc:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    d200:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    d204:	0004ac02 	andeq	sl, r4, r2, lsl #24
    d208:	00897000 	addeq	r7, r9, r0
    d20c:	3fee1500 	svccc	0x00ee1500
    d210:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    d214:	00092602 	andeq	r2, r9, r2, lsl #12
    d218:	008a0800 	addeq	r0, sl, r0, lsl #16
    d21c:	1aaa2c00 	bne	fea98224 <SCS_BASE+0x1ea8a224>
    d220:	9b860000 	blls	fe18d228 <SCS_BASE+0x1e17f228>
    d224:	01a00800 	lsleq	r0, r0, #16
    d228:	6a010000 	bvs	4d230 <__Stack_Size+0x4ce30>
    d22c:	001bfe02 	andseq	pc, fp, r2, lsl #28
    d230:	1adb2200 	bne	ff6d5a38 <SCS_BASE+0x1f6c7a38>
    d234:	8a7f0000 	bhi	1fcd23c <__Stack_Size+0x1fcce3c>
    d238:	cf220000 	svcgt	0x00220000
    d23c:	a100001a 	tstge	r0, sl, lsl r0
    d240:	2200008a 	andcs	r0, r0, #138	; 0x8a
    d244:	00001ac3 	andeq	r1, r0, r3, asr #21
    d248:	00008ac3 	andeq	r8, r0, r3, asr #21
    d24c:	001ab722 	andseq	fp, sl, r2, lsr #14
    d250:	008ae500 	addeq	lr, sl, r0, lsl #10
    d254:	01a02d00 	lsleq	r2, r0, #26
    d258:	e7250000 	str	r0, [r5, -r0]!
    d25c:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    d260:	2500008b 	strcs	r0, [r0, #-139]	; 0x8b
    d264:	00001af3 	strdeq	r1, [r0], -r3
    d268:	00008b30 	andeq	r8, r0, r0, lsr fp
    d26c:	001aff25 	andseq	pc, sl, r5, lsr #30
    d270:	008b8e00 	addeq	r8, fp, r0, lsl #28
    d274:	26000000 	strcs	r0, [r0], -r0
    d278:	00001b0c 	andeq	r1, r0, ip, lsl #22
    d27c:	08009bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, pc}
    d280:	00000034 	andeq	r0, r0, r4, lsr r0
    d284:	5c027401 	cfstrspl	mvf7, [r2], {1}
    d288:	2200001c 	andcs	r0, r0, #28
    d28c:	00001b3d 	andeq	r1, r0, sp, lsr fp
    d290:	00008bc5 	andeq	r8, r0, r5, asr #23
    d294:	001b3122 	andseq	r3, fp, r2, lsr #2
    d298:	008be700 	addeq	lr, fp, r0, lsl #14
    d29c:	1b252200 	blne	955aa4 <__Stack_Size+0x9556a4>
    d2a0:	8c090000 	stchi	0, cr0, [r9], {-0}
    d2a4:	19220000 	stmdbne	r2!, {}	; <UNPREDICTABLE>
    d2a8:	2b00001b 	blcs	d31c <__Stack_Size+0xcf1c>
    d2ac:	2400008c 	strcs	r0, [r0], #-140	; 0x8c
    d2b0:	08009bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, pc}
    d2b4:	00000034 	andeq	r0, r0, r4, lsr r0
    d2b8:	001b4925 	andseq	r4, fp, r5, lsr #18
    d2bc:	008c4c00 	addeq	r4, ip, r0, lsl #24
    d2c0:	1b552500 	blne	15566c8 <__Stack_Size+0x15562c8>
    d2c4:	8c760000 	ldclhi	0, cr0, [r6], #-0
    d2c8:	61250000 	teqvs	r5, r0
    d2cc:	d400001b 	strle	r0, [r0], #-27
    d2d0:	0000008c 	andeq	r0, r0, ip, lsl #1
    d2d4:	9b621a00 	blls	1893adc <__Stack_Size+0x18936dc>
    d2d8:	04b20800 	ldrteq	r0, [r2], #2048	; 0x800
    d2dc:	1c700000 	ldclne	0, cr0, [r0], #-0
    d2e0:	011b0000 	tsteq	fp, r0
    d2e4:	00740250 	rsbseq	r0, r4, r0, asr r2
    d2e8:	9b6e1c00 	blls	1b942f0 <__Stack_Size+0x1b93ef0>
    d2ec:	18d40800 	ldmne	r4, {fp}^
    d2f0:	1c850000 	stcne	0, cr0, [r5], {0}
    d2f4:	011b0000 	tsteq	fp, r0
    d2f8:	01f30350 	mvnseq	r0, r0, asr r3
    d2fc:	76270050 			; <UNDEFINED> instruction: 0x76270050
    d300:	2708009b 			; <UNDEFINED> instruction: 0x2708009b
    d304:	1c000005 	stcne	0, cr0, [r0], {5}
    d308:	08009b82 	stmdaeq	r0, {r1, r7, r8, r9, fp, ip, pc}
    d30c:	00001909 	andeq	r1, r0, r9, lsl #18
    d310:	00001ca3 	andeq	r1, r0, r3, lsr #25
    d314:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    d318:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    d31c:	009bc41c 	addseq	ip, fp, ip, lsl r4
    d320:	001a4008 	andseq	r4, sl, r8
    d324:	001cb800 	andseq	fp, ip, r0, lsl #16
    d328:	50011b00 	andpl	r1, r1, r0, lsl #22
    d32c:	5001f303 	andpl	pc, r1, r3, lsl #6
    d330:	9c021d00 	stcls	13, cr1, [r2], {-0}
    d334:	1a750800 	bne	1d4f33c <__Stack_Size+0x1d4ef3c>
    d338:	011b0000 	tsteq	fp, r0
    d33c:	01f30350 	mvnseq	r0, r0, asr r3
    d340:	20000050 	andcs	r0, r0, r0, asr r0
    d344:	00003e2b 	andeq	r3, r0, fp, lsr #28
    d348:	020ad801 	andeq	sp, sl, #65536	; 0x10000
    d34c:	1008009c 	mulne	r8, ip, r0
    d350:	01000000 	mrseq	r0, (UNDEF: 0)
    d354:	001cff9c 	mulseq	ip, ip, pc	; <UNPREDICTABLE>
    d358:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    d35c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    d360:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    d364:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    d368:	00003b6a 	andeq	r3, r0, sl, ror #22
    d36c:	4c0ad801 	stcmi	8, cr13, [sl], {1}
    d370:	0b000000 	bleq	d378 <__Stack_Size+0xcf78>
    d374:	0000008d 	andeq	r0, r0, sp, lsl #1
    d378:	003c622e 	eorseq	r6, ip, lr, lsr #4
    d37c:	0aec0100 	beq	ffb0d784 <SCS_BASE+0x1faff784>
    d380:	0000004c 	andeq	r0, r0, ip, asr #32
    d384:	08009c12 	stmdaeq	r0, {r1, r4, sl, fp, ip, pc}
    d388:	00000006 	andeq	r0, r0, r6
    d38c:	1d2a9c01 	stcne	12, cr9, [sl, #-4]!
    d390:	9c150000 	ldcls	0, cr0, [r5], {-0}
    d394:	0100003c 	tsteq	r0, ip, lsr r0
    d398:	04ac0aec 	strteq	r0, [ip], #2796	; 0xaec
    d39c:	8d2c0000 	stchi	0, cr0, [ip, #-0]
    d3a0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    d3a4:	00003d28 	andeq	r3, r0, r8, lsr #26
    d3a8:	4c0afd01 	stcmi	13, cr15, [sl], {1}
    d3ac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    d3b0:	0608009c 			; <UNDEFINED> instruction: 0x0608009c
    d3b4:	01000000 	mrseq	r0, (UNDEF: 0)
    d3b8:	001d559c 	mulseq	sp, ip, r5
    d3bc:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    d3c0:	fd010000 	stc2	0, cr0, [r1, #-0]
    d3c4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    d3c8:	008d4d00 	addeq	r4, sp, r0, lsl #26
    d3cc:	382e0000 	stmdacc	lr!, {}	; <UNPREDICTABLE>
    d3d0:	0100003d 	tsteq	r0, sp, lsr r0
    d3d4:	004c0b0e 	subeq	r0, ip, lr, lsl #22
    d3d8:	9c1e0000 	ldcls	0, cr0, [lr], {-0}
    d3dc:	00060800 	andeq	r0, r6, r0, lsl #16
    d3e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    d3e4:	00001d80 	andeq	r1, r0, r0, lsl #27
    d3e8:	003c9c15 	eorseq	r9, ip, r5, lsl ip
    d3ec:	0b0e0100 	bleq	38d7f4 <__Stack_Size+0x38d3f4>
    d3f0:	000004ac 	andeq	r0, r0, ip, lsr #9
    d3f4:	00008d6e 	andeq	r8, r0, lr, ror #26
    d3f8:	3d482e00 	stclcc	14, cr2, [r8, #-0]
    d3fc:	1f010000 	svcne	0x00010000
    d400:	00004c0b 	andeq	r4, r0, fp, lsl #24
    d404:	009c2400 	addseq	r2, ip, r0, lsl #8
    d408:	00000808 	andeq	r0, r0, r8, lsl #16
    d40c:	ab9c0100 	blge	fe70d814 <SCS_BASE+0x1e6ff814>
    d410:	1500001d 	strne	r0, [r0, #-29]
    d414:	00003c9c 	muleq	r0, ip, ip
    d418:	ac0b1f01 	stcge	15, cr1, [fp], {1}
    d41c:	8f000004 	svchi	0x00000004
    d420:	0000008d 	andeq	r0, r0, sp, lsl #1
    d424:	0040602e 	subeq	r6, r0, lr, lsr #32
    d428:	0b2f0100 	bleq	bcd830 <__Stack_Size+0xbcd430>
    d42c:	0000004c 	andeq	r0, r0, ip, asr #32
    d430:	08009c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, pc}
    d434:	00000006 	andeq	r0, r0, r6
    d438:	1dd69c01 	ldclne	12, cr9, [r6, #4]
    d43c:	9c150000 	ldcls	0, cr0, [r5], {-0}
    d440:	0100003c 	tsteq	r0, ip, lsr r0
    d444:	04ac0b2f 	strteq	r0, [ip], #2863	; 0xb2f
    d448:	8db00000 	ldchi	0, cr0, [r0]
    d44c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    d450:	00003f02 	andeq	r3, r0, r2, lsl #30
    d454:	4c0b3f01 	stcmi	15, cr3, [fp], {1}
    d458:	32000000 	andcc	r0, r0, #0
    d45c:	0608009c 			; <UNDEFINED> instruction: 0x0608009c
    d460:	01000000 	mrseq	r0, (UNDEF: 0)
    d464:	001e019c 	mulseq	lr, ip, r1
    d468:	3c9c1500 	cfldr32cc	mvfx1, [ip], {0}
    d46c:	3f010000 	svccc	0x00010000
    d470:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    d474:	008dd100 	addeq	sp, sp, r0, lsl #2
    d478:	422e0000 	eormi	r0, lr, #0
    d47c:	0100003b 	tsteq	r0, fp, lsr r0
    d480:	00a40b5d 	adceq	r0, r4, sp, asr fp
    d484:	9c380000 	ldcls	0, cr0, [r8], #-0
    d488:	000c0800 	andeq	r0, ip, r0, lsl #16
    d48c:	9c010000 	stcls	0, cr0, [r1], {-0}
    d490:	00001e4a 	andeq	r1, r0, sl, asr #28
    d494:	003c9c15 	eorseq	r9, ip, r5, lsl ip
    d498:	0b5d0100 	bleq	174d8a0 <__Stack_Size+0x174d4a0>
    d49c:	000004ac 	andeq	r0, r0, ip, lsr #9
    d4a0:	00008df2 	strdeq	r8, [r0], -r2
    d4a4:	003ea214 	eorseq	sl, lr, r4, lsl r2
    d4a8:	0b5d0100 	bleq	174d8b0 <__Stack_Size+0x174d4b0>
    d4ac:	0000004c 	andeq	r0, r0, ip, asr #32
    d4b0:	d2165101 	andsle	r5, r6, #1073741824	; 0x40000000
    d4b4:	0100002a 	tsteq	r0, sl, lsr #32
    d4b8:	00af0b5f 	adceq	r0, pc, pc, asr fp	; <UNPREDICTABLE>
    d4bc:	8e130000 	cdphi	0, 1, cr0, cr3, cr0, {0}
    d4c0:	20000000 	andcs	r0, r0, r0
    d4c4:	00003d85 	andeq	r3, r0, r5, lsl #27
    d4c8:	440b8601 	strmi	r8, [fp], #-1537	; 0x601
    d4cc:	0808009c 	stmdaeq	r8, {r2, r3, r4, r7}
    d4d0:	01000000 	mrseq	r0, (UNDEF: 0)
    d4d4:	001e7f9c 	mulseq	lr, ip, pc	; <UNPREDICTABLE>
    d4d8:	3c9c1400 	cfldrscc	mvf1, [ip], {0}
    d4dc:	86010000 	strhi	r0, [r1], -r0
    d4e0:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    d4e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    d4e8:	00003ea2 	andeq	r3, r0, r2, lsr #29
    d4ec:	4c0b8601 	stcmi	6, cr8, [fp], {1}
    d4f0:	3b000000 	blcc	d4f8 <__Stack_Size+0xd0f8>
    d4f4:	0000008e 	andeq	r0, r0, lr, lsl #1
    d4f8:	0016302e 	andseq	r3, r6, lr, lsr #32
    d4fc:	0ba20100 	bleq	fe88d904 <SCS_BASE+0x1e87f904>
    d500:	000000af 	andeq	r0, r0, pc, lsr #1
    d504:	08009c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, ip, pc}
    d508:	00000016 	andeq	r0, r0, r6, lsl r0
    d50c:	1ee89c01 	cdpne	12, 14, cr9, cr8, cr1, {0}
    d510:	9c150000 	ldcls	0, cr0, [r5], {-0}
    d514:	0100003c 	tsteq	r0, ip, lsr r0
    d518:	04ac0ba2 	strteq	r0, [ip], #2978	; 0xba2
    d51c:	8e5c0000 	cdphi	0, 5, cr0, cr12, cr0, {0}
    d520:	9b140000 	blls	50d528 <__Stack_Size+0x50d128>
    d524:	01000043 	tsteq	r0, r3, asr #32
    d528:	004c0ba2 	subeq	r0, ip, r2, lsr #23
    d52c:	51010000 	mrspl	r0, (UNDEF: 1)
    d530:	002ad216 	eoreq	sp, sl, r6, lsl r2
    d534:	0ba40100 	bleq	fe90d93c <SCS_BASE+0x1e8ff93c>
    d538:	000000af 	andeq	r0, r0, pc, lsr #1
    d53c:	00008e7d 	andeq	r8, r0, sp, ror lr
    d540:	002ad316 	eoreq	sp, sl, r6, lsl r3
    d544:	0ba50100 	bleq	fe94d94c <SCS_BASE+0x1e93f94c>
    d548:	0000004c 	andeq	r0, r0, ip, asr #32
    d54c:	00008e9c 	muleq	r0, ip, lr
    d550:	003bbb16 	eorseq	fp, fp, r6, lsl fp
    d554:	0ba50100 	bleq	fe94d95c <SCS_BASE+0x1e93f95c>
    d558:	0000004c 	andeq	r0, r0, ip, asr #32
    d55c:	00008ec0 	andeq	r8, r0, r0, asr #29
    d560:	176c2000 	strbne	r2, [ip, -r0]!
    d564:	cd010000 	stcgt	0, cr0, [r1, #-0]
    d568:	009c620b 	addseq	r6, ip, fp, lsl #4
    d56c:	00000808 	andeq	r0, r0, r8, lsl #16
    d570:	1d9c0100 	ldfnes	f0, [ip]
    d574:	1400001f 	strne	r0, [r0], #-31
    d578:	00003c9c 	muleq	r0, ip, ip
    d57c:	ac0bcd01 	stcge	13, cr12, [fp], {1}
    d580:	01000004 	tsteq	r0, r4
    d584:	439b1550 	orrsmi	r1, fp, #80, 10	; 0x14000000
    d588:	cd010000 	stcgt	0, cr0, [r1, #-0]
    d58c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    d590:	008ee400 	addeq	lr, lr, r0, lsl #8
    d594:	732f0000 	teqvc	pc, #0
    d598:	05000036 	streq	r0, [r0, #-54]	; 0x36
    d59c:	1f340115 	svcne	0x00340115
    d5a0:	3a300000 	bcc	c0d5a8 <__Stack_Size+0xc0d1a8>
    d5a4:	30000000 	andcc	r0, r0, r0
    d5a8:	000000cf 	andeq	r0, r0, pc, asr #1
    d5ac:	2aab3100 	bcs	fead99b4 <SCS_BASE+0x1eacb9b4>
    d5b0:	14050000 	strne	r0, [r5], #-0
    d5b4:	003a3001 	eorseq	r3, sl, r1
    d5b8:	cf300000 	svcgt	0x00300000
    d5bc:	00000000 	andeq	r0, r0, r0
    d5c0:	000a2600 	andeq	r2, sl, r0, lsl #12
    d5c4:	64000400 	strvs	r0, [r0], #-1024	; 0x400
    d5c8:	0400001a 	streq	r0, [r0], #-26
    d5cc:	00063001 	andeq	r3, r6, r1
    d5d0:	46d70100 	ldrbmi	r0, [r7], r0, lsl #2
    d5d4:	02d00000 	sbcseq	r0, r0, #0
    d5d8:	9c6c0000 	stclls	0, cr0, [ip], #-0
    d5dc:	03420800 	movteq	r0, #10240	; 0x2800
    d5e0:	262d0000 	strtcs	r0, [sp], -r0
    d5e4:	04020000 	streq	r0, [r2], #-0
    d5e8:	000e7d07 	andeq	r7, lr, r7, lsl #26
    d5ec:	05040200 	streq	r0, [r4, #-512]	; 0x200
    d5f0:	00000aa6 	andeq	r0, r0, r6, lsr #21
    d5f4:	8c050202 	sfmhi	f0, 4, [r5], {2}
    d5f8:	02000010 	andeq	r0, r0, #16
    d5fc:	04e10601 	strbteq	r0, [r1], #1537	; 0x601
    d600:	75030000 	strvc	r0, [r3, #-0]
    d604:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    d608:	00004c27 	andeq	r4, r0, r7, lsr #24
    d60c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    d610:	00000e78 	andeq	r0, r0, r8, ror lr
    d614:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    d618:	5e280200 	cdppl	2, 2, cr0, cr8, cr0, {0}
    d61c:	02000000 	andeq	r0, r0, #0
    d620:	038f0702 	orreq	r0, pc, #524288	; 0x80000
    d624:	75030000 	strvc	r0, [r3, #-0]
    d628:	29020038 	stmdbcs	r2, {r3, r4, r5}
    d62c:	0000006f 	andeq	r0, r0, pc, rrx
    d630:	df080102 	svcle	0x00080102
    d634:	04000004 	streq	r0, [r0], #-4
    d638:	00001ce7 	andeq	r1, r0, r7, ror #25
    d63c:	00812f02 	addeq	r2, r1, r2, lsl #30
    d640:	4c050000 	stcmi	0, cr0, [r5], {-0}
    d644:	04000000 	streq	r0, [r0], #-0
    d648:	0000041d 	andeq	r0, r0, sp, lsl r4
    d64c:	00913002 	addseq	r3, r1, r2
    d650:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    d654:	06000000 	streq	r0, [r0], -r0
    d658:	ab390201 	blge	e4de64 <__Stack_Size+0xe4da64>
    d65c:	07000000 	streq	r0, [r0, -r0]
    d660:	000003dc 	ldrdeq	r0, [r0], -ip
    d664:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    d668:	00010054 	andeq	r0, r1, r4, asr r0
    d66c:	001cb004 	andseq	fp, ip, r4
    d670:	96390200 	ldrtls	r0, [r9], -r0, lsl #4
    d674:	04000000 	streq	r0, [r0], #-0
    d678:	000036fd 	strdeq	r3, [r0], -sp
    d67c:	00963902 	addseq	r3, r6, r2, lsl #18
    d680:	01060000 	mrseq	r0, (UNDEF: 6)
    d684:	00d63b02 	sbcseq	r3, r6, r2, lsl #22
    d688:	b1070000 	mrslt	r0, (UNDEF: 7)
    d68c:	0000000d 	andeq	r0, r0, sp
    d690:	000e0607 	andeq	r0, lr, r7, lsl #12
    d694:	04000100 	streq	r0, [r0], #-256	; 0x100
    d698:	00000e42 	andeq	r0, r0, r2, asr #28
    d69c:	00c13b02 	sbceq	r3, r1, r2, lsl #22
    d6a0:	04020000 	streq	r0, [r2], #-0
    d6a4:	00003707 	andeq	r3, r0, r7, lsl #14
    d6a8:	031c0900 	tsteq	ip, #0, 18
    d6ac:	01a60238 			; <UNDEFINED> instruction: 0x01a60238
    d6b0:	530a0000 	movwpl	r0, #40960	; 0xa000
    d6b4:	3a030052 	bcc	cd804 <__Stack_Size+0xcd404>
    d6b8:	00008602 	andeq	r8, r0, r2, lsl #12
    d6bc:	cb0b0000 	blgt	2cd6c4 <__Stack_Size+0x2cd2c4>
    d6c0:	03000004 	movweq	r0, #4
    d6c4:	0053023b 	subseq	r0, r3, fp, lsr r2
    d6c8:	0a020000 	beq	8d6d0 <__Stack_Size+0x8d2d0>
    d6cc:	03005244 	movweq	r5, #580	; 0x244
    d6d0:	0086023c 	addeq	r0, r6, ip, lsr r2
    d6d4:	0b040000 	bleq	10d6dc <__Stack_Size+0x10d2dc>
    d6d8:	000004d5 	ldrdeq	r0, [r0], -r5
    d6dc:	53023d03 	movwpl	r3, #11523	; 0x2d03
    d6e0:	06000000 	streq	r0, [r0], -r0
    d6e4:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    d6e8:	023e0300 	eorseq	r0, lr, #0, 6
    d6ec:	00000086 	andeq	r0, r0, r6, lsl #1
    d6f0:	05840b08 	streq	r0, [r4, #2824]	; 0xb08
    d6f4:	3f030000 	svccc	0x00030000
    d6f8:	00005302 	andeq	r5, r0, r2, lsl #6
    d6fc:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    d700:	03003152 	movweq	r3, #338	; 0x152
    d704:	00860240 	addeq	r0, r6, r0, asr #4
    d708:	0b0c0000 	bleq	30d710 <__Stack_Size+0x30d310>
    d70c:	000004ed 	andeq	r0, r0, sp, ror #9
    d710:	53024103 	movwpl	r4, #8451	; 0x2103
    d714:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    d718:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    d71c:	02420300 	subeq	r0, r2, #0, 6
    d720:	00000086 	andeq	r0, r0, r6, lsl #1
    d724:	04f70b10 	ldrbteq	r0, [r7], #2832	; 0xb10
    d728:	43030000 	movwmi	r0, #12288	; 0x3000
    d72c:	00005302 	andeq	r5, r0, r2, lsl #6
    d730:	430a1200 	movwmi	r1, #41472	; 0xa200
    d734:	03003352 	movweq	r3, #850	; 0x352
    d738:	00860244 	addeq	r0, r6, r4, asr #4
    d73c:	0b140000 	bleq	50d744 <__Stack_Size+0x50d344>
    d740:	00000501 	andeq	r0, r0, r1, lsl #10
    d744:	53024503 	movwpl	r4, #9475	; 0x2503
    d748:	16000000 	strne	r0, [r0], -r0
    d74c:	0020ba0b 	eoreq	fp, r0, fp, lsl #20
    d750:	02460300 	subeq	r0, r6, #0, 6
    d754:	00000086 	andeq	r0, r0, r6, lsl #1
    d758:	050b0b18 	streq	r0, [fp, #-2840]	; 0xb18
    d75c:	47030000 	strmi	r0, [r3, -r0]
    d760:	00005302 	andeq	r5, r0, r2, lsl #6
    d764:	0c001a00 	stceq	10, cr1, [r0], {-0}
    d768:	00001da6 	andeq	r1, r0, r6, lsr #27
    d76c:	e8024803 	stmda	r2, {r0, r1, fp, lr}
    d770:	0d000000 	stceq	0, cr0, [r0, #-0]
    d774:	031a0410 	tsteq	sl, #16, 8	; 0x10000000
    d778:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    d77c:	00001ef0 	strdeq	r1, [r0], -r0
    d780:	00411c04 	subeq	r1, r1, r4, lsl #24
    d784:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    d788:	00001c80 	andeq	r1, r0, r0, lsl #25
    d78c:	00531d04 	subseq	r1, r3, r4, lsl #26
    d790:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    d794:	00002004 	andeq	r2, r0, r4
    d798:	00531e04 	subseq	r1, r3, r4, lsl #28
    d79c:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    d7a0:	00001cda 	ldrdeq	r1, [r0], -sl
    d7a4:	00531f04 	subseq	r1, r3, r4, lsl #30
    d7a8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    d7ac:	00001f0a 	andeq	r1, r0, sl, lsl #30
    d7b0:	00532004 	subseq	r2, r3, r4
    d7b4:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    d7b8:	00002755 	andeq	r2, r0, r5, asr r7
    d7bc:	00532104 	subseq	r2, r3, r4, lsl #2
    d7c0:	000c0000 	andeq	r0, ip, r0
    d7c4:	0024a504 	eoreq	sl, r4, r4, lsl #10
    d7c8:	b2220400 	eorlt	r0, r2, #0, 8
    d7cc:	0d000001 	stceq	0, cr0, [r0, #-4]
    d7d0:	47250408 	strmi	r0, [r5, -r8, lsl #8]!
    d7d4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    d7d8:	00004610 	andeq	r4, r0, r0, lsl r6
    d7dc:	00532704 	subseq	r2, r3, r4, lsl #14
    d7e0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    d7e4:	000046be 			; <UNDEFINED> instruction: 0x000046be
    d7e8:	00532804 	subseq	r2, r3, r4, lsl #16
    d7ec:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    d7f0:	00004446 	andeq	r4, r0, r6, asr #8
    d7f4:	00532904 	subseq	r2, r3, r4, lsl #18
    d7f8:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    d7fc:	000046c9 	andeq	r4, r0, r9, asr #13
    d800:	00532a04 	subseq	r2, r3, r4, lsl #20
    d804:	00060000 	andeq	r0, r6, r0
    d808:	00447f04 	subeq	r7, r4, r4, lsl #30
    d80c:	0e2b0400 	cdpeq	4, 2, cr0, cr11, cr0, {0}
    d810:	0d000002 	stceq	0, cr0, [r0, #-8]
    d814:	97190514 			; <UNDEFINED> instruction: 0x97190514
    d818:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    d81c:	0000389e 	muleq	r0, lr, r8
    d820:	00411b05 	subeq	r1, r1, r5, lsl #22
    d824:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    d828:	0000375c 	andeq	r3, r0, ip, asr r7
    d82c:	00411c05 	subeq	r1, r1, r5, lsl #24
    d830:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    d834:	000038f6 	strdeq	r3, [r0], -r6
    d838:	00411d05 	subeq	r1, r1, r5, lsl #26
    d83c:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    d840:	000038ba 			; <UNDEFINED> instruction: 0x000038ba
    d844:	00411e05 	subeq	r1, r1, r5, lsl #28
    d848:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    d84c:	00003831 	andeq	r3, r0, r1, lsr r8
    d850:	00411f05 	subeq	r1, r1, r5, lsl #30
    d854:	00100000 	andseq	r0, r0, r0
    d858:	00372404 	eorseq	r2, r7, r4, lsl #8
    d85c:	52200500 	eorpl	r0, r0, #0, 10
    d860:	0f000002 	svceq	0x00000002
    d864:	0000270c 	andeq	r2, r0, ip, lsl #14
    d868:	9c6c5a01 	stclls	10, cr5, [ip], #-4
    d86c:	00940800 	addseq	r0, r4, r0, lsl #16
    d870:	9c010000 	stcls	0, cr0, [r1], {-0}
    d874:	00000372 	andeq	r0, r0, r2, ror r3
    d878:	0045c210 	subeq	ip, r5, r0, lsl r2
    d87c:	725a0100 	subsvc	r0, sl, #0, 2
    d880:	05000003 	streq	r0, [r0, #-3]
    d884:	1100008f 	smlabbne	r0, pc, r0, r0	; <UNPREDICTABLE>
    d888:	08009ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, pc}
    d88c:	000009e3 	andeq	r0, r0, r3, ror #19
    d890:	000002e0 	andeq	r0, r0, r0, ror #5
    d894:	01510112 	cmpeq	r1, r2, lsl r1
    d898:	50011231 	andpl	r1, r1, r1, lsr r2
    d89c:	40000a03 	andmi	r0, r0, r3, lsl #20
    d8a0:	9cae1300 	stcls	3, cr1, [lr]
    d8a4:	09e30800 	stmibeq	r3!, {fp}^
    d8a8:	02fa0000 	rscseq	r0, sl, #0
    d8ac:	01120000 	tsteq	r2, r0
    d8b0:	12300151 	eorsne	r0, r0, #1073741844	; 0x40000014
    d8b4:	0a035001 	beq	e18c0 <__Stack_Size+0xe14c0>
    d8b8:	11004000 	mrsne	r4, (UNDEF: 0)
    d8bc:	08009cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip, pc}
    d8c0:	000009fa 	strdeq	r0, [r0], -sl
    d8c4:	00000314 	andeq	r0, r0, r4, lsl r3
    d8c8:	01510112 	cmpeq	r1, r2, lsl r1
    d8cc:	50011231 	andpl	r1, r1, r1, lsr r2
    d8d0:	243d4003 	ldrtcs	r4, [sp], #-3
    d8d4:	9cc81100 	stflse	f1, [r8], {0}
    d8d8:	09fa0800 	ldmibeq	sl!, {fp}^
    d8dc:	032e0000 	teqeq	lr, #0
    d8e0:	01120000 	tsteq	r2, r0
    d8e4:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    d8e8:	40035001 	andmi	r5, r3, r1
    d8ec:	1100243e 	tstne	r0, lr, lsr r4
    d8f0:	08009cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, pc}
    d8f4:	000009fa 	strdeq	r0, [r0], -sl
    d8f8:	00000348 	andeq	r0, r0, r8, asr #6
    d8fc:	01510112 	cmpeq	r1, r2, lsl r1
    d900:	50011231 	andpl	r1, r1, r1, lsr r2
    d904:	243f4003 	ldrtcs	r4, [pc], #-3	; d90c <__Stack_Size+0xd50c>
    d908:	9ce81100 	stflse	f1, [r8]
    d90c:	09fa0800 	ldmibeq	sl!, {fp}^
    d910:	03620000 	cmneq	r2, #0
    d914:	01120000 	tsteq	r2, r0
    d918:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    d91c:	40035001 	andmi	r5, r3, r1
    d920:	14002440 	strne	r2, [r0], #-1088	; 0x440
    d924:	08009cf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, fp, ip, pc}
    d928:	000009fa 	strdeq	r0, [r0], -sl
    d92c:	01510112 	cmpeq	r1, r2, lsl r1
    d930:	15000030 	strne	r0, [r0, #-48]	; 0x30
    d934:	0001a604 	andeq	sl, r1, r4, lsl #12
    d938:	1e0a0f00 	cdpne	15, 0, cr0, cr10, cr0, {0}
    d93c:	8c010000 	stchi	0, cr0, [r1], {-0}
    d940:	08009d00 	stmdaeq	r0, {r8, sl, fp, ip, pc}
    d944:	00000088 	andeq	r0, r0, r8, lsl #1
    d948:	04159c01 	ldreq	r9, [r5], #-3073	; 0xc01
    d94c:	c2100000 	andsgt	r0, r0, #0
    d950:	01000045 	tsteq	r0, r5, asr #32
    d954:	0003728c 	andeq	r7, r3, ip, lsl #5
    d958:	008f9500 	addeq	r9, pc, r0, lsl #10
    d95c:	45c91000 	strbmi	r1, [r9]
    d960:	8c010000 	stchi	0, cr0, [r1], {-0}
    d964:	00000415 	andeq	r0, r0, r5, lsl r4
    d968:	00008fc1 	andeq	r8, r0, r1, asr #31
    d96c:	0029bb16 	eoreq	fp, r9, r6, lsl fp
    d970:	418e0100 	orrmi	r0, lr, r0, lsl #2
    d974:	ed000000 	stc	0, cr0, [r0, #-0]
    d978:	1600008f 	strne	r0, [r0], -pc, lsl #1
    d97c:	000044dc 	ldrdeq	r4, [r0], -ip
    d980:	00418e01 	subeq	r8, r1, r1, lsl #28
    d984:	91350000 	teqls	r5, r0
    d988:	37160000 	ldrcc	r0, [r6, -r0]
    d98c:	01000044 	tsteq	r0, r4, asr #32
    d990:	0000418f 	andeq	r4, r0, pc, lsl #3
    d994:	0091ae00 	addseq	sl, r1, r0, lsl #28
    d998:	464f1600 	strbmi	r1, [pc], -r0, lsl #12
    d99c:	90010000 	andls	r0, r1, r0
    d9a0:	00000041 	andeq	r0, r0, r1, asr #32
    d9a4:	00009227 	andeq	r9, r0, r7, lsr #4
    d9a8:	00457216 	subeq	r7, r5, r6, lsl r2
    d9ac:	41910100 	orrsmi	r0, r1, r0, lsl #2
    d9b0:	95000000 	strls	r0, [r0, #-0]
    d9b4:	1700008f 	strne	r0, [r0, -pc, lsl #1]
    d9b8:	0000457d 	andeq	r4, r0, sp, ror r5
    d9bc:	02979201 	addseq	r9, r7, #268435456	; 0x10000000
    d9c0:	91020000 	mrsls	r0, (UNDEF: 2)
    d9c4:	9d46185c 	stclls	8, cr1, [r6, #-368]	; 0xfffffe90
    d9c8:	0a110800 	beq	44f9d0 <__Stack_Size+0x44f5d0>
    d9cc:	01120000 	tsteq	r2, r0
    d9d0:	5c910250 	lfmpl	f0, 4, [r1], {80}	; 0x50
    d9d4:	04150000 	ldreq	r0, [r5], #-0
    d9d8:	00000203 	andeq	r0, r0, r3, lsl #4
    d9dc:	00196b0f 	andseq	r6, r9, pc, lsl #22
    d9e0:	88e80100 	stmiahi	r8!, {r8}^
    d9e4:	1608009d 			; <UNDEFINED> instruction: 0x1608009d
    d9e8:	01000000 	mrseq	r0, (UNDEF: 0)
    d9ec:	00043e9c 	muleq	r4, ip, lr
    d9f0:	45c91900 	strbmi	r1, [r9, #2304]	; 0x900
    d9f4:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    d9f8:	00000415 	andeq	r0, r0, r5, lsl r4
    d9fc:	0f005001 	svceq	0x00005001
    da00:	0000468b 	andeq	r4, r0, fp, lsl #13
    da04:	9d9eff01 	ldcls	15, cr15, [lr, #4]
    da08:	00200800 	eoreq	r0, r0, r0, lsl #16
    da0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    da10:	00000480 	andeq	r0, r0, r0, lsl #9
    da14:	0045c219 	subeq	ip, r5, r9, lsl r2
    da18:	72ff0100 	rscsvc	r0, pc, #0, 2
    da1c:	01000003 	tsteq	r0, r3
    da20:	45391050 	ldrmi	r1, [r9, #-80]!	; 0x50
    da24:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    da28:	00000480 	andeq	r0, r0, r0, lsl #9
    da2c:	0000934f 	andeq	r9, r0, pc, asr #6
    da30:	0029bb1a 	eoreq	fp, r9, sl, lsl fp
    da34:	01010100 	mrseq	r0, (UNDEF: 17)
    da38:	00000041 	andeq	r0, r0, r1, asr #32
    da3c:	00009370 	andeq	r9, r0, r0, ror r3
    da40:	47041500 	strmi	r1, [r4, -r0, lsl #10]
    da44:	1b000002 	blne	da54 <__Stack_Size+0xd654>
    da48:	0000455c 	andeq	r4, r0, ip, asr r5
    da4c:	be012301 	cdplt	3, 0, cr2, cr1, cr1, {0}
    da50:	0c08009d 	stceq	0, cr0, [r8], {157}	; 0x9d
    da54:	01000000 	mrseq	r0, (UNDEF: 0)
    da58:	0004ab9c 	muleq	r4, ip, fp
    da5c:	45391c00 	ldrmi	r1, [r9, #-3072]!	; 0xc00
    da60:	23010000 	movwcs	r0, #4096	; 0x1000
    da64:	00048001 	andeq	r8, r4, r1
    da68:	00500100 	subseq	r0, r0, r0, lsl #2
    da6c:	0024461b 	eoreq	r4, r4, fp, lsl r6
    da70:	01370100 	teqeq	r7, r0, lsl #2
    da74:	08009dca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, fp, ip, pc}
    da78:	00000018 	andeq	r0, r0, r8, lsl r0
    da7c:	04de9c01 	ldrbeq	r9, [lr], #3073	; 0xc01
    da80:	c21c0000 	andsgt	r0, ip, #0
    da84:	01000045 	tsteq	r0, r5, asr #32
    da88:	03720137 	cmneq	r2, #-1073741811	; 0xc000000d
    da8c:	50010000 	andpl	r0, r1, r0
    da90:	0029521c 	eoreq	r5, r9, ip, lsl r2
    da94:	01370100 	teqeq	r7, r0, lsl #2
    da98:	000000d6 	ldrdeq	r0, [r0], -r6
    da9c:	1b005101 	blne	21ea8 <__Stack_Size+0x21aa8>
    daa0:	00001d86 	andeq	r1, r0, r6, lsl #27
    daa4:	e2016201 	and	r6, r1, #268435456	; 0x10000000
    daa8:	3008009d 	mulcc	r8, sp, r0
    daac:	01000000 	mrseq	r0, (UNDEF: 0)
    dab0:	0005619c 	muleq	r5, ip, r1
    dab4:	45c21d00 	strbmi	r1, [r2, #3328]	; 0xd00
    dab8:	62010000 	andvs	r0, r1, #0
    dabc:	00037201 	andeq	r7, r3, r1, lsl #4
    dac0:	0093aa00 	addseq	sl, r3, r0, lsl #20
    dac4:	44c41d00 	strbmi	r1, [r4], #3328	; 0xd00
    dac8:	62010000 	andvs	r0, r1, #0
    dacc:	00005301 	andeq	r5, r0, r1, lsl #6
    dad0:	0093e300 	addseq	lr, r3, r0, lsl #6
    dad4:	29521c00 	ldmdbcs	r2, {sl, fp, ip}^
    dad8:	62010000 	andvs	r0, r1, #0
    dadc:	0000d601 	andeq	sp, r0, r1, lsl #12
    dae0:	1a520100 	bne	148dee8 <__Stack_Size+0x148dae8>
    dae4:	000046fb 	strdeq	r4, [r0], -fp
    dae8:	41016401 	tstmi	r1, r1, lsl #8
    daec:	04000000 	streq	r0, [r0], #-0
    daf0:	1a000094 	bne	dd48 <__Stack_Size+0xd948>
    daf4:	000045e9 	andeq	r4, r0, r9, ror #11
    daf8:	41016401 	tstmi	r1, r1, lsl #8
    dafc:	23000000 	movwcs	r0, #0
    db00:	1a000094 	bne	dd58 <__Stack_Size+0xd958>
    db04:	00002bb1 			; <UNDEFINED> instruction: 0x00002bb1
    db08:	41016401 	tstmi	r1, r1, lsl #8
    db0c:	4a000000 	bmi	db14 <__Stack_Size+0xd714>
    db10:	1e000094 	mcrne	0, 0, r0, cr0, cr4, {4}
    db14:	00004572 	andeq	r4, r0, r2, ror r5
    db18:	41016501 	tstmi	r1, r1, lsl #10
    db1c:	01000000 	mrseq	r0, (UNDEF: 0)
    db20:	b71b0050 			; <UNDEFINED> instruction: 0xb71b0050
    db24:	01000044 	tsteq	r0, r4, asr #32
    db28:	9e12019d 	mrcls	1, 0, r0, cr2, cr13, {4}
    db2c:	00120800 	andseq	r0, r2, r0, lsl #16
    db30:	9c010000 	stcls	0, cr0, [r1], {-0}
    db34:	000005a4 	andeq	r0, r0, r4, lsr #11
    db38:	0045c21c 	subeq	ip, r5, ip, lsl r2
    db3c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    db40:	00000372 	andeq	r0, r0, r2, ror r3
    db44:	4f1d5001 	svcmi	0x001d5001
    db48:	01000045 	tsteq	r0, r5, asr #32
    db4c:	0053019d 			; <UNDEFINED> instruction: 0x0053019d
    db50:	94740000 	ldrbtls	r0, [r4], #-0
    db54:	521c0000 	andspl	r0, ip, #0
    db58:	01000029 	tsteq	r0, r9, lsr #32
    db5c:	00d6019d 	smullseq	r0, r6, sp, r1
    db60:	52010000 	andpl	r0, r1, #0
    db64:	458e1b00 	strmi	r1, [lr, #2816]	; 0xb00
    db68:	bc010000 	stclt	0, cr0, [r1], {-0}
    db6c:	009e2401 	addseq	r2, lr, r1, lsl #8
    db70:	00001608 	andeq	r1, r0, r8, lsl #12
    db74:	d99c0100 	ldmible	ip, {r8}
    db78:	1c000005 	stcne	0, cr0, [r0], {5}
    db7c:	000045c2 	andeq	r4, r0, r2, asr #11
    db80:	7201bc01 	andvc	fp, r1, #256	; 0x100
    db84:	01000003 	tsteq	r0, r3
    db88:	45da1d50 	ldrbmi	r1, [sl, #3408]	; 0xd50
    db8c:	bc010000 	stclt	0, cr0, [r1], {-0}
    db90:	00006501 	andeq	r6, r0, r1, lsl #10
    db94:	0094ae00 	addseq	sl, r4, r0, lsl #28
    db98:	9b1b0000 	blls	6cdba0 <__Stack_Size+0x6cd7a0>
    db9c:	01000046 	tsteq	r0, r6, asr #32
    dba0:	9e3a01d5 	mrcls	1, 1, r0, cr10, cr5, {6}
    dba4:	00160800 	andseq	r0, r6, r0, lsl #16
    dba8:	9c010000 	stcls	0, cr0, [r1], {-0}
    dbac:	0000060e 	andeq	r0, r0, lr, lsl #12
    dbb0:	0045c21c 	subeq	ip, r5, ip, lsl r2
    dbb4:	01d50100 	bicseq	r0, r5, r0, lsl #2
    dbb8:	00000372 	andeq	r0, r0, r2, ror r3
    dbbc:	aa1d5001 	bge	761bc8 <__Stack_Size+0x7617c8>
    dbc0:	01000044 	tsteq	r0, r4, asr #32
    dbc4:	005301d5 	ldrsbeq	r0, [r3], #-21	; 0xffffffeb
    dbc8:	94cf0000 	strbls	r0, [pc], #0	; dbd0 <__Stack_Size+0xd7d0>
    dbcc:	1b000000 	blne	dbd4 <__Stack_Size+0xd7d4>
    dbd0:	0000461c 	andeq	r4, r0, ip, lsl r6
    dbd4:	5001ea01 	andpl	lr, r1, r1, lsl #20
    dbd8:	1808009e 	stmdane	r8, {r1, r2, r3, r4, r7}
    dbdc:	01000000 	mrseq	r0, (UNDEF: 0)
    dbe0:	0006419c 	muleq	r6, ip, r1
    dbe4:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    dbe8:	ea010000 	b	4dbf0 <__Stack_Size+0x4d7f0>
    dbec:	00037201 	andeq	r7, r3, r1, lsl #4
    dbf0:	1c500100 	ldfnee	f0, [r0], {-0}
    dbf4:	00002952 	andeq	r2, r0, r2, asr r9
    dbf8:	d601ea01 	strle	lr, [r1], -r1, lsl #20
    dbfc:	01000000 	mrseq	r0, (UNDEF: 0)
    dc00:	0d1b0051 	ldceq	0, cr0, [fp, #-324]	; 0xfffffebc
    dc04:	01000045 	tsteq	r0, r5, asr #32
    dc08:	9e68020a 	cdpls	2, 6, cr0, cr8, cr10, {0}
    dc0c:	00160800 	andseq	r0, r6, r0, lsl #16
    dc10:	9c010000 	stcls	0, cr0, [r1], {-0}
    dc14:	00000676 	andeq	r0, r0, r6, ror r6
    dc18:	0045c21c 	subeq	ip, r5, ip, lsl r2
    dc1c:	020a0100 	andeq	r0, sl, #0, 2
    dc20:	00000372 	andeq	r0, r0, r2, ror r3
    dc24:	641d5001 	ldrvs	r5, [sp], #-1
    dc28:	01000044 	tsteq	r0, r4, asr #32
    dc2c:	0053020a 	subseq	r0, r3, sl, lsl #4
    dc30:	94f00000 	ldrbtls	r0, [r0], #0
    dc34:	1b000000 	blne	dc3c <__Stack_Size+0xd83c>
    dc38:	00004642 	andeq	r4, r0, r2, asr #12
    dc3c:	7e021f01 	cdpvc	15, 0, cr1, cr2, cr1, {0}
    dc40:	1808009e 	stmdane	r8, {r1, r2, r3, r4, r7}
    dc44:	01000000 	mrseq	r0, (UNDEF: 0)
    dc48:	0006a99c 	muleq	r6, ip, r9
    dc4c:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    dc50:	1f010000 	svcne	0x00010000
    dc54:	00037202 	andeq	r7, r3, r2, lsl #4
    dc58:	1c500100 	ldfnee	f0, [r0], {-0}
    dc5c:	00002952 	andeq	r2, r0, r2, asr r9
    dc60:	d6021f01 	strle	r1, [r2], -r1, lsl #30
    dc64:	01000000 	mrseq	r0, (UNDEF: 0)
    dc68:	6b1b0051 	blvs	6cddb4 <__Stack_Size+0x6cd9b4>
    dc6c:	0100001d 	tsteq	r0, sp, lsl r0
    dc70:	9e96023b 	mrcls	2, 4, r0, cr6, cr11, {1}
    dc74:	00080800 	andeq	r0, r8, r0, lsl #16
    dc78:	9c010000 	stcls	0, cr0, [r1], {-0}
    dc7c:	000006de 	ldrdeq	r0, [r0], -lr
    dc80:	0045c21c 	subeq	ip, r5, ip, lsl r2
    dc84:	023b0100 	eorseq	r0, fp, #0, 2
    dc88:	00000372 	andeq	r0, r0, r2, ror r3
    dc8c:	2f1d5001 	svccs	0x001d5001
    dc90:	0100002e 	tsteq	r0, lr, lsr #32
    dc94:	0053023b 	subseq	r0, r3, fp, lsr r2
    dc98:	95110000 	ldrls	r0, [r1, #-0]
    dc9c:	1f000000 	svcne	0x00000000
    dca0:	00002126 	andeq	r2, r0, r6, lsr #2
    dca4:	53024e01 	movwpl	r4, #11777	; 0x2e01
    dca8:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    dcac:	0808009e 	stmdaeq	r8, {r1, r2, r3, r4, r7}
    dcb0:	01000000 	mrseq	r0, (UNDEF: 0)
    dcb4:	0007099c 	muleq	r7, ip, r9
    dcb8:	45c21d00 	strbmi	r1, [r2, #3328]	; 0xd00
    dcbc:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    dcc0:	00037202 	andeq	r7, r3, r2, lsl #4
    dcc4:	00953200 	addseq	r3, r5, r0, lsl #4
    dcc8:	b21b0000 	andslt	r0, fp, #0
    dccc:	01000045 	tsteq	r0, r5, asr #32
    dcd0:	9ea60260 	cdpls	2, 10, cr0, cr6, cr0, {3}
    dcd4:	000c0800 	andeq	r0, ip, r0, lsl #16
    dcd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    dcdc:	0000072e 	andeq	r0, r0, lr, lsr #14
    dce0:	0045c21c 	subeq	ip, r5, ip, lsl r2
    dce4:	02600100 	rsbeq	r0, r0, #0, 2
    dce8:	00000372 	andeq	r0, r0, r2, ror r3
    dcec:	1b005001 	blne	21cf8 <__Stack_Size+0x218f8>
    dcf0:	0000459f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    dcf4:	b2027301 	andlt	r7, r2, #67108864	; 0x4000000
    dcf8:	1208009e 	andne	r0, r8, #158	; 0x9e
    dcfc:	01000000 	mrseq	r0, (UNDEF: 0)
    dd00:	0007639c 	muleq	r7, ip, r3
    dd04:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    dd08:	73010000 	movwvc	r0, #4096	; 0x1000
    dd0c:	00037202 	andeq	r7, r3, r2, lsl #4
    dd10:	1d500100 	ldfnee	f0, [r0, #-0]
    dd14:	000044fd 	strdeq	r4, [r0], -sp
    dd18:	65027301 	strvs	r7, [r2, #-769]	; 0x301
    dd1c:	53000000 	movwpl	r0, #0
    dd20:	00000095 	muleq	r0, r5, r0
    dd24:	0044511b 	subeq	r5, r4, fp, lsl r1
    dd28:	02890100 	addeq	r0, r9, #0, 2
    dd2c:	08009ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip, pc}
    dd30:	00000012 	andeq	r0, r0, r2, lsl r0
    dd34:	07989c01 	ldreq	r9, [r8, r1, lsl #24]
    dd38:	c21c0000 	andsgt	r0, ip, #0
    dd3c:	01000045 	tsteq	r0, r5, asr #32
    dd40:	03720289 	cmneq	r2, #-1879048184	; 0x90000008
    dd44:	50010000 	andpl	r0, r1, r0
    dd48:	0046ae1d 	subeq	sl, r6, sp, lsl lr
    dd4c:	02890100 	addeq	r0, r9, #0, 2
    dd50:	00000065 	andeq	r0, r0, r5, rrx
    dd54:	00009574 	andeq	r9, r0, r4, ror r5
    dd58:	46781b00 	ldrbtmi	r1, [r8], -r0, lsl #22
    dd5c:	9f010000 	svcls	0x00010000
    dd60:	009ed602 	addseq	sp, lr, r2, lsl #12
    dd64:	00001808 	andeq	r1, r0, r8, lsl #16
    dd68:	cb9c0100 	blgt	fe70e170 <SCS_BASE+0x1e700170>
    dd6c:	1c000007 	stcne	0, cr0, [r0], {7}
    dd70:	000045c2 	andeq	r4, r0, r2, asr #11
    dd74:	72029f01 	andvc	r9, r2, #1, 30
    dd78:	01000003 	tsteq	r0, r3
    dd7c:	29521c50 	ldmdbcs	r2, {r4, r6, sl, fp, ip}^
    dd80:	9f010000 	svcls	0x00010000
    dd84:	0000d602 	andeq	sp, r0, r2, lsl #12
    dd88:	00510100 	subseq	r0, r1, r0, lsl #2
    dd8c:	0046611b 	subeq	r6, r6, fp, lsl r1
    dd90:	02bc0100 	adcseq	r0, ip, #0, 2
    dd94:	08009eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, pc}
    dd98:	00000018 	andeq	r0, r0, r8, lsl r0
    dd9c:	07fe9c01 	ldrbeq	r9, [lr, r1, lsl #24]!
    dda0:	c21c0000 	andsgt	r0, ip, #0
    dda4:	01000045 	tsteq	r0, r5, asr #32
    dda8:	037202bc 	cmneq	r2, #188, 4	; 0xc000000b
    ddac:	50010000 	andpl	r0, r1, r0
    ddb0:	0029521c 	eoreq	r5, r9, ip, lsl r2
    ddb4:	02bc0100 	adcseq	r0, ip, #0, 2
    ddb8:	000000d6 	ldrdeq	r0, [r0], -r6
    ddbc:	1b005101 	blne	221c8 <__Stack_Size+0x21dc8>
    ddc0:	00004496 	muleq	r0, r6, r4
    ddc4:	0602d901 	streq	sp, [r2], -r1, lsl #18
    ddc8:	1808009f 	stmdane	r8, {r0, r1, r2, r3, r4, r7}
    ddcc:	01000000 	mrseq	r0, (UNDEF: 0)
    ddd0:	0008319c 	muleq	r8, ip, r1
    ddd4:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    ddd8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    dddc:	00037202 	andeq	r7, r3, r2, lsl #4
    dde0:	1c500100 	ldfnee	f0, [r0], {-0}
    dde4:	00002952 	andeq	r2, r0, r2, asr r9
    dde8:	d602d901 	strle	sp, [r2], -r1, lsl #18
    ddec:	01000000 	mrseq	r0, (UNDEF: 0)
    ddf0:	ff1b0051 			; <UNDEFINED> instruction: 0xff1b0051
    ddf4:	01000045 	tsteq	r0, r5, asr #32
    ddf8:	9f1e02f8 	svcls	0x001e02f8
    ddfc:	00160800 	andseq	r0, r6, r0, lsl #16
    de00:	9c010000 	stcls	0, cr0, [r1], {-0}
    de04:	00000866 	andeq	r0, r0, r6, ror #16
    de08:	0045c21c 	subeq	ip, r5, ip, lsl r2
    de0c:	02f80100 	rscseq	r0, r8, #0, 2
    de10:	00000372 	andeq	r0, r0, r2, ror r3
    de14:	cd1d5001 	ldcgt	0, cr5, [sp, #-4]
    de18:	01000044 	tsteq	r0, r4, asr #32
    de1c:	005302f8 	ldrsheq	r0, [r3], #-40	; 0xffffffd8
    de20:	95950000 	ldrls	r0, [r5]
    de24:	1b000000 	blne	de2c <__Stack_Size+0xda2c>
    de28:	00004634 	andeq	r4, r0, r4, lsr r6
    de2c:	34030d01 	strcc	r0, [r3], #-3329	; 0xd01
    de30:	1808009f 	stmdane	r8, {r0, r1, r2, r3, r4, r7}
    de34:	01000000 	mrseq	r0, (UNDEF: 0)
    de38:	0008999c 	muleq	r8, ip, r9
    de3c:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    de40:	0d010000 	stceq	0, cr0, [r1, #-0]
    de44:	00037203 	andeq	r7, r3, r3, lsl #4
    de48:	1c500100 	ldfnee	f0, [r0], {-0}
    de4c:	00002952 	andeq	r2, r0, r2, asr r9
    de50:	d6030d01 	strle	r0, [r3], -r1, lsl #26
    de54:	01000000 	mrseq	r0, (UNDEF: 0)
    de58:	091f0051 	ldmdbeq	pc, {r0, r4, r6}	; <UNPREDICTABLE>
    de5c:	01000021 	tsteq	r0, r1, lsr #32
    de60:	00ab0335 	adceq	r0, fp, r5, lsr r3
    de64:	9f4c0000 	svcls	0x004c0000
    de68:	000c0800 	andeq	r0, ip, r0, lsl #16
    de6c:	9c010000 	stcls	0, cr0, [r1], {-0}
    de70:	000008e2 	andeq	r0, r0, r2, ror #17
    de74:	0045c21d 	subeq	ip, r5, sp, lsl r2
    de78:	03350100 	teqeq	r5, #0, 2
    de7c:	00000372 	andeq	r0, r0, r2, ror r3
    de80:	000095b6 			; <UNDEFINED> instruction: 0x000095b6
    de84:	00452e1c 	subeq	r2, r5, ip, lsl lr
    de88:	03350100 	teqeq	r5, #0, 2
    de8c:	00000053 	andeq	r0, r0, r3, asr r0
    de90:	d21a5101 	andsle	r5, sl, #1073741824	; 0x40000000
    de94:	0100002a 	tsteq	r0, sl, lsr #32
    de98:	00ab0337 	adceq	r0, fp, r7, lsr r3
    de9c:	95d70000 	ldrbls	r0, [r7]
    dea0:	1b000000 	blne	dea8 <__Stack_Size+0xdaa8>
    dea4:	000045ef 	andeq	r4, r0, pc, ror #11
    dea8:	58036901 	stmdapl	r3, {r0, r8, fp, sp, lr}
    deac:	0808009f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r7}
    deb0:	01000000 	mrseq	r0, (UNDEF: 0)
    deb4:	0009179c 	muleq	r9, ip, r7
    deb8:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    debc:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    dec0:	00037203 	andeq	r7, r3, r3, lsl #4
    dec4:	1d500100 	ldfnee	f0, [r0, #-0]
    dec8:	0000452e 	andeq	r4, r0, lr, lsr #10
    decc:	53036901 	movwpl	r6, #14593	; 0x3901
    ded0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    ded4:	00000095 	muleq	r0, r5, r0
    ded8:	001ab71f 	andseq	fp, sl, pc, lsl r7
    dedc:	038a0100 	orreq	r0, sl, #0, 2
    dee0:	000000b6 	strheq	r0, [r0], -r6
    dee4:	08009f60 	stmdaeq	r0, {r5, r6, r8, r9, sl, fp, ip, pc}
    dee8:	00000040 	andeq	r0, r0, r0, asr #32
    deec:	09929c01 	ldmibeq	r2, {r0, sl, fp, ip, pc}
    def0:	c21d0000 	andsgt	r0, sp, #0
    def4:	01000045 	tsteq	r0, r5, asr #32
    def8:	0372038a 	cmneq	r2, #671088642	; 0x28000002
    defc:	96200000 	strtls	r0, [r0], -r0
    df00:	c41d0000 	ldrgt	r0, [sp], #-0
    df04:	01000044 	tsteq	r0, r4, asr #32
    df08:	0053038a 	subseq	r0, r3, sl, lsl #7
    df0c:	965a0000 	ldrbls	r0, [sl], -r0
    df10:	e81a0000 	ldmda	sl, {}	; <UNPREDICTABLE>
    df14:	01000045 	tsteq	r0, r5, asr #32
    df18:	0041038c 	subeq	r0, r1, ip, lsl #7
    df1c:	96860000 	strls	r0, [r6], r0
    df20:	b11a0000 	tstlt	sl, r0
    df24:	0100002b 	tsteq	r0, fp, lsr #32
    df28:	0041038c 	subeq	r0, r1, ip, lsl #7
    df2c:	96e70000 	strbtls	r0, [r7], r0
    df30:	fb1a0000 	blx	68df3a <__Stack_Size+0x68db3a>
    df34:	01000046 	tsteq	r0, r6, asr #32
    df38:	0041038c 	subeq	r0, r1, ip, lsl #7
    df3c:	972f0000 	strls	r0, [pc, -r0]!
    df40:	d21a0000 	andsle	r0, sl, #0
    df44:	0100002a 	tsteq	r0, sl, lsr #32
    df48:	00b6038d 	adcseq	r0, r6, sp, lsl #7
    df4c:	974e0000 	strbls	r0, [lr, -r0]
    df50:	1b000000 	blne	df58 <__Stack_Size+0xdb58>
    df54:	000044e5 	andeq	r4, r0, r5, ror #9
    df58:	a003da01 	andge	sp, r3, r1, lsl #20
    df5c:	0e08009f 	mcreq	0, 0, r0, cr8, cr15, {4}
    df60:	01000000 	mrseq	r0, (UNDEF: 0)
    df64:	0009e39c 	muleq	r9, ip, r3
    df68:	45c21c00 	strbmi	r1, [r2, #3072]	; 0xc00
    df6c:	da010000 	ble	4df74 <__Stack_Size+0x4db74>
    df70:	00037203 	andeq	r7, r3, r3, lsl #4
    df74:	1d500100 	ldfnee	f0, [r0, #-0]
    df78:	000044c4 	andeq	r4, r0, r4, asr #9
    df7c:	5303da01 	movwpl	sp, #14849	; 0x3a01
    df80:	6d000000 	stcvs	0, cr0, [r0, #-0]
    df84:	1a000097 	bne	e1e8 <__Stack_Size+0xdde8>
    df88:	000045e8 	andeq	r4, r0, r8, ror #11
    df8c:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    df90:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    df94:	20000097 	mulcs	r0, r7, r0
    df98:	00002bb1 			; <UNDEFINED> instruction: 0x00002bb1
    df9c:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    dfa0:	00000000 	andeq	r0, r0, r0
    dfa4:	002aab21 	eoreq	sl, sl, r1, lsr #22
    dfa8:	01140500 	tsteq	r4, r0, lsl #10
    dfac:	000009fa 	strdeq	r0, [r0], -sl
    dfb0:	00004122 	andeq	r4, r0, r2, lsr #2
    dfb4:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    dfb8:	21000000 	mrscs	r0, (UNDEF: 0)
    dfbc:	00003673 	andeq	r3, r0, r3, ror r6
    dfc0:	11011505 	tstne	r1, r5, lsl #10
    dfc4:	2200000a 	andcs	r0, r0, #10
    dfc8:	00000041 	andeq	r0, r0, r1, asr #32
    dfcc:	0000d622 	andeq	sp, r0, r2, lsr #12
    dfd0:	25210000 	strcs	r0, [r1, #-0]!
    dfd4:	05000039 	streq	r0, [r0, #-57]	; 0x39
    dfd8:	0a230110 	beq	8ce420 <__Stack_Size+0x8ce020>
    dfdc:	23220000 	teqcs	r2, #0
    dfe0:	0000000a 	andeq	r0, r0, sl
    dfe4:	02970415 	addseq	r0, r7, #352321536	; 0x15000000
    dfe8:	7a000000 	bvc	dff0 <__Stack_Size+0xdbf0>
    dfec:	02000000 	andeq	r0, r0, #0
    dff0:	001c5100 	andseq	r5, ip, r0, lsl #2
    dff4:	16010400 	strne	r0, [r1], -r0, lsl #8
    dff8:	b0000028 	andlt	r0, r0, r8, lsr #32
    dffc:	1e08009f 	mcrne	0, 0, r0, cr8, cr15, {4}
    e000:	730800a0 	movwvc	r0, #32928	; 0x80a0
    e004:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    e008:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    e00c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    e010:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    e014:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    e018:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    e01c:	616d5f33 	cmnvs	sp, r3, lsr pc
    e020:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    e024:	3a430073 	bcc	10ce1f8 <__Stack_Size+0x10cddf8>
    e028:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0x55c
    e02c:	4a5c7372 	bmi	172adfc <__Stack_Size+0x172a9fc>
    e030:	2065736f 	rsbcs	r7, r5, pc, ror #6
    e034:	74636956 	strbtvc	r6, [r3], #-2390	; 0x956
    e038:	305c726f 	subscc	r7, ip, pc, ror #4
    e03c:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    e040:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
    e044:	5f736f74 	svcpl	0x00736f74
    e048:	33354d43 	teqcc	r5, #4288	; 0x10c0
    e04c:	5f485c30 	svcpl	0x00485c30
    e050:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    e054:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    e058:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    e05c:	20534120 	subscs	r4, r3, r0, lsr #2
    e060:	33322e32 	teqcc	r2, #800	; 0x320
    e064:	0100322e 	tsteq	r0, lr, lsr #4
    e068:	00011380 	andeq	r1, r1, r0, lsl #7
    e06c:	65000400 	strvs	r0, [r0, #-1024]	; 0x400
    e070:	0400001c 	streq	r0, [r0], #-28
    e074:	00063001 	andeq	r3, r6, r1
    e078:	473e0100 	ldrmi	r0, [lr, -r0, lsl #2]!
    e07c:	02d00000 	sbcseq	r0, r0, #0
    e080:	a0200000 	eorge	r0, r0, r0
    e084:	00500800 	subseq	r0, r0, r0, lsl #16
    e088:	28ba0000 	ldmcs	sl!, {}	; <UNPREDICTABLE>
    e08c:	04020000 	streq	r0, [r2], #-0
    e090:	000aa605 	andeq	sl, sl, r5, lsl #12
    e094:	05020200 	streq	r0, [r2, #-512]	; 0x200
    e098:	0000108c 	andeq	r1, r0, ip, lsl #1
    e09c:	e1060102 	tst	r6, r2, lsl #2
    e0a0:	02000004 	andeq	r0, r0, #4
    e0a4:	0e780704 	cdpeq	7, 7, cr0, cr8, cr4, {0}
    e0a8:	02020000 	andeq	r0, r2, #0
    e0ac:	00038f07 	andeq	r8, r3, r7, lsl #30
    e0b0:	08010200 	stmdaeq	r1, {r9}
    e0b4:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    e0b8:	37070402 	strcc	r0, [r7, -r2, lsl #8]
    e0bc:	03000000 	movweq	r0, #0
    e0c0:	00004729 	andeq	r4, r0, r9, lsr #14
    e0c4:	a0209101 	eorge	r9, r0, r1, lsl #2
    e0c8:	00500800 	subseq	r0, r0, r0, lsl #16
    e0cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    e0d0:	00000093 	muleq	r0, r3, r0
    e0d4:	00477004 	subeq	r7, r7, r4
    e0d8:	93930100 	orrsls	r0, r3, #0, 2
    e0dc:	b5000000 	strlt	r0, [r0, #-0]
    e0e0:	04000097 	streq	r0, [r0], #-151	; 0x97
    e0e4:	00004713 	andeq	r4, r0, r3, lsl r7
    e0e8:	00939301 	addseq	r9, r3, r1, lsl #6
    e0ec:	97e40000 	strbls	r0, [r4, r0]!
    e0f0:	54050000 	strpl	r0, [r5], #-0
    e0f4:	040800a0 	streq	r0, [r8], #-160	; 0xa0
    e0f8:	00000001 	andeq	r0, r0, r1
    e0fc:	003a0406 	eorseq	r0, sl, r6, lsl #8
    e100:	1b070000 	blne	1ce108 <__Stack_Size+0x1cdd08>
    e104:	01000047 	tsteq	r0, r7, asr #32
    e108:	00003a19 	andeq	r3, r0, r9, lsl sl
    e10c:	470c0700 	strmi	r0, [ip, -r0, lsl #14]
    e110:	1b010000 	blne	4e118 <__Stack_Size+0x4dd18>
    e114:	0000003a 	andeq	r0, r0, sl, lsr r0
    e118:	00473707 	subeq	r3, r7, r7, lsl #14
    e11c:	3a1d0100 	bcc	74e524 <__Stack_Size+0x74e124>
    e120:	07000000 	streq	r0, [r0, -r0]
    e124:	00004777 	andeq	r4, r0, r7, ror r7
    e128:	003a2001 	eorseq	r2, sl, r1
    e12c:	23070000 	movwcs	r0, #28672	; 0x7000
    e130:	01000047 	tsteq	r0, r7, asr #32
    e134:	00003a22 	andeq	r3, r0, r2, lsr #20
    e138:	47040800 	strmi	r0, [r4, -r0, lsl #16]
    e13c:	25010000 	strcs	r0, [r1, #-0]
    e140:	0000e709 	andeq	lr, r0, r9, lsl #14
    e144:	0000e700 	andeq	lr, r0, r0, lsl #14
    e148:	004f0a00 	subeq	r0, pc, r0, lsl #20
    e14c:	004c0000 	subeq	r0, ip, r0
    e150:	00ed0406 	rsceq	r0, sp, r6, lsl #8
    e154:	0c0b0000 	stceq	0, cr0, [fp], {-0}
    e158:	00004763 	andeq	r4, r0, r3, ror #14
    e15c:	00ff3901 	rscseq	r3, pc, r1, lsl #18
    e160:	03050000 	movweq	r0, #20480	; 0x5000
    e164:	08003000 	stmdaeq	r0, {ip, sp}
    e168:	0000d70d 	andeq	sp, r0, sp, lsl #14
    e16c:	11320e00 	teqne	r2, r0, lsl #28
    e170:	2c010000 	stccs	0, cr0, [r1], {-0}
    e174:	0000010f 	andeq	r0, r0, pc, lsl #2
    e178:	6905040f 	stmdbvs	r5, {r0, r1, r2, r3, sl}
    e17c:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	00160400 	andseq	r0, r6, r0, lsl #8
      2c:	0b3a0803 	bleq	e82040 <__Stack_Size+0xe81c40>
      30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      34:	16050000 	strne	r0, [r5], -r0
      38:	3a0e0300 	bcc	380c40 <__Stack_Size+0x380840>
      3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      40:	06000013 			; <UNDEFINED> instruction: 0x06000013
      44:	13490035 	movtne	r0, #36917	; 0x9035
      48:	04070000 	streq	r0, [r7], #-0
      4c:	3a0b0b01 	bcc	2c2c58 <__Stack_Size+0x2c2858>
      50:	010b3b0b 	tsteq	fp, fp, lsl #22
      54:	08000013 	stmdaeq	r0, {r0, r1, r4}
      58:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
      5c:	00000d1c 	andeq	r0, r0, ip, lsl sp
      60:	0b011309 	bleq	44c8c <__Stack_Size+0x4488c>
      64:	3b0b3a0b 	blcc	2ce898 <__Stack_Size+0x2ce498>
      68:	00130105 	andseq	r0, r3, r5, lsl #2
      6c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      70:	0b3a0803 	bleq	e82084 <__Stack_Size+0xe81c84>
      74:	1349053b 	movtne	r0, #38203	; 0x953b
      78:	00000b38 	andeq	r0, r0, r8, lsr fp
      7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      80:	3b0b3a0e 	blcc	2ce8c0 <__Stack_Size+0x2ce4c0>
      84:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      88:	0c00000b 	stceq	0, cr0, [r0], {11}
      8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      94:	00001349 	andeq	r1, r0, r9, asr #6
      98:	0b01130d 	bleq	44cd4 <__Stack_Size+0x448d4>
      9c:	3b0b3a0b 	blcc	2ce8d0 <__Stack_Size+0x2ce4d0>
      a0:	0013010b 	andseq	r0, r3, fp, lsl #2
      a4:	000d0e00 	andeq	r0, sp, r0, lsl #28
      a8:	0b3a0e03 	bleq	e838bc <__Stack_Size+0xe834bc>
      ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      b0:	00000b38 	andeq	r0, r0, r8, lsr fp
      b4:	0b01040f 	bleq	410f8 <__Stack_Size+0x40cf8>
      b8:	3b0b3a0b 	blcc	2ce8ec <__Stack_Size+0x2ce4ec>
      bc:	00130105 	andseq	r0, r3, r5, lsl #2
      c0:	012e1000 	teqeq	lr, r0
      c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      cc:	13491927 	movtne	r1, #39207	; 0x9927
      d0:	13010b20 	movwne	r0, #6944	; 0x1b20
      d4:	05110000 	ldreq	r0, [r1, #-0]
      d8:	3a0e0300 	bcc	380ce0 <__Stack_Size+0x3808e0>
      dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      e0:	12000013 	andne	r0, r0, #19
      e4:	08030034 	stmdaeq	r3, {r2, r4, r5}
      e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      ec:	00001349 	andeq	r1, r0, r9, asr #6
      f0:	3f012e13 	svccc	0x00012e13
      f4:	3a0e0319 	bcc	380d60 <__Stack_Size+0x380960>
      f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
      fc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     100:	96184006 	ldrls	r4, [r8], -r6
     104:	13011942 	movwne	r1, #6466	; 0x1942
     108:	05140000 	ldreq	r0, [r4, #-0]
     10c:	3a0e0300 	bcc	380d14 <__Stack_Size+0x380914>
     110:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     114:	00170213 	andseq	r0, r7, r3, lsl r2
     118:	010b1500 	tsteq	fp, r0, lsl #10
     11c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     120:	00001301 	andeq	r1, r0, r1, lsl #6
     124:	03003416 	movweq	r3, #1046	; 0x416
     128:	3b0b3a08 	blcc	2ce950 <__Stack_Size+0x2ce550>
     12c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     130:	17000017 	smladne	r0, r7, r0, r0
     134:	01018289 	smlabbeq	r1, r9, r2, r8
     138:	13310111 	teqne	r1, #1073741828	; 0x40000004
     13c:	00001301 	andeq	r1, r0, r1, lsl #6
     140:	01828a18 	orreq	r8, r2, r8, lsl sl
     144:	91180200 	tstls	r8, r0, lsl #4
     148:	00001842 	andeq	r1, r0, r2, asr #16
     14c:	01828919 	orreq	r8, r2, r9, lsl r9
     150:	31011100 	mrscc	r1, (UNDEF: 17)
     154:	1a000013 	bne	1a8 <_Minimum_Stack_Size+0xa8>
     158:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     15c:	0b3a0e03 	bleq	e83970 <__Stack_Size+0xe83570>
     160:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     164:	01111349 	tsteq	r1, r9, asr #6
     168:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     16c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     170:	1b000013 	blne	1c4 <_Minimum_Stack_Size+0xc4>
     174:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     178:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     17c:	17021349 	strne	r1, [r2, -r9, asr #6]
     180:	341c0000 	ldrcc	r0, [ip], #-0
     184:	3a0e0300 	bcc	380d8c <__Stack_Size+0x38098c>
     188:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     18c:	00180213 	andseq	r0, r8, r3, lsl r2
     190:	012e1d00 	teqeq	lr, r0, lsl #26
     194:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     198:	0b3b0b3a 	bleq	ec2e88 <__Stack_Size+0xec2a88>
     19c:	01111927 	tsteq	r1, r7, lsr #18
     1a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     1a4:	01194296 			; <UNDEFINED> instruction: 0x01194296
     1a8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     1ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     1b0:	0b3b0b3a 	bleq	ec2ea0 <__Stack_Size+0xec2aa0>
     1b4:	17021349 	strne	r1, [r2, -r9, asr #6]
     1b8:	341f0000 	ldrcc	r0, [pc], #-0	; 1c0 <_Minimum_Stack_Size+0xc0>
     1bc:	3a0e0300 	bcc	380dc4 <__Stack_Size+0x3809c4>
     1c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1c4:	00170213 	andseq	r0, r7, r3, lsl r2
     1c8:	012e2000 	teqeq	lr, r0
     1cc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1d4:	01111927 	tsteq	r1, r7, lsr #18
     1d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     1dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     1e0:	21000013 	tstcs	r0, r3, lsl r0
     1e4:	01018289 	smlabbeq	r1, r9, r2, r8
     1e8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     1ec:	00133119 	andseq	r3, r3, r9, lsl r1
     1f0:	00052200 	andeq	r2, r5, r0, lsl #4
     1f4:	0b3a0803 	bleq	e82208 <__Stack_Size+0xe81e08>
     1f8:	1349053b 	movtne	r0, #38203	; 0x953b
     1fc:	00001702 	andeq	r1, r0, r2, lsl #14
     200:	0b000f23 	bleq	3e94 <__Stack_Size+0x3a94>
     204:	0013490b 	andseq	r4, r3, fp, lsl #18
     208:	012e2400 	teqeq	lr, r0, lsl #8
     20c:	0803193f 	stmdaeq	r3, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     210:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     214:	01111927 	tsteq	r1, r7, lsr #18
     218:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     21c:	01194296 			; <UNDEFINED> instruction: 0x01194296
     220:	25000013 	strcs	r0, [r0, #-19]
     224:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     228:	34260000 	strtcc	r0, [r6], #-0
     22c:	3a080300 	bcc	200e34 <__Stack_Size+0x200a34>
     230:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     234:	000a1c13 	andeq	r1, sl, r3, lsl ip
     238:	00342700 	eorseq	r2, r4, r0, lsl #14
     23c:	0b3a0e03 	bleq	e83a50 <__Stack_Size+0xe83650>
     240:	1349053b 	movtne	r0, #38203	; 0x953b
     244:	00000a1c 	andeq	r0, r0, ip, lsl sl
     248:	03003428 	movweq	r3, #1064	; 0x428
     24c:	3b0b3a08 	blcc	2cea74 <__Stack_Size+0x2ce674>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	29000018 	stmdbcs	r0, {r3, r4}
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	00001349 	andeq	r1, r0, r9, asr #6
     264:	4901012a 	stmdbmi	r1, {r1, r3, r5, r8}
     268:	00130113 	andseq	r0, r3, r3, lsl r1
     26c:	00212b00 	eoreq	r2, r1, r0, lsl #22
     270:	0b2f1349 	bleq	bc4f9c <__Stack_Size+0xbc4b9c>
     274:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
     278:	11133101 	tstne	r3, r1, lsl #2
     27c:	40061201 	andmi	r1, r6, r1, lsl #4
     280:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     284:	00001301 	andeq	r1, r0, r1, lsl #6
     288:	3100052d 	tstcc	r0, sp, lsr #10
     28c:	00170213 	andseq	r0, r7, r3, lsl r2
     290:	00342e00 	eorseq	r2, r4, r0, lsl #28
     294:	17021331 	smladxne	r2, r1, r3, r1
     298:	892f0000 	stmdbhi	pc!, {}	; <UNPREDICTABLE>
     29c:	11010182 	smlabbne	r1, r2, r1, r0
     2a0:	00133101 	andseq	r3, r3, r1, lsl #2
     2a4:	011d3000 	tsteq	sp, r0
     2a8:	01521331 	cmpeq	r2, r1, lsr r3
     2ac:	0b581755 	bleq	1606008 <__Stack_Size+0x1605c08>
     2b0:	13010559 	movwne	r0, #5465	; 0x1559
     2b4:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     2b8:	03193f01 	tsteq	r9, #1, 30
     2bc:	3b0b3a0e 	blcc	2ceafc <__Stack_Size+0x2ce6fc>
     2c0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     2c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2c8:	96184006 	ldrls	r4, [r8], -r6
     2cc:	13011942 	movwne	r1, #6466	; 0x1942
     2d0:	89320000 	ldmdbhi	r2!, {}	; <UNPREDICTABLE>
     2d4:	11000182 	smlabbne	r0, r2, r1, r0
     2d8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     2dc:	00001331 	andeq	r1, r0, r1, lsr r3
     2e0:	03000533 	movweq	r0, #1331	; 0x533
     2e4:	3b0b3a0e 	blcc	2ceb24 <__Stack_Size+0x2ce724>
     2e8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     2ec:	34000018 	strcc	r0, [r0], #-24
     2f0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     2f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2f8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     2fc:	00001301 	andeq	r1, r0, r1, lsl #6
     300:	31000535 	tstcc	r0, r5, lsr r5
     304:	36000013 			; <UNDEFINED> instruction: 0x36000013
     308:	0111010b 	tsteq	r1, fp, lsl #2
     30c:	00000612 	andeq	r0, r0, r2, lsl r6
     310:	31003437 	tstcc	r0, r7, lsr r4
     314:	38000013 	stmdacc	r0, {r0, r1, r4}
     318:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     31c:	00001301 	andeq	r1, r0, r1, lsl #6
     320:	3f012e39 	svccc	0x00012e39
     324:	3a0e0319 	bcc	380f90 <__Stack_Size+0x380b90>
     328:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     32c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     330:	97184006 	ldrls	r4, [r8, -r6]
     334:	13011942 	movwne	r1, #6466	; 0x1942
     338:	343a0000 	ldrtcc	r0, [sl], #-0
     33c:	3a080300 	bcc	200f44 <__Stack_Size+0x200b44>
     340:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     344:	00180213 	andseq	r0, r8, r3, lsl r2
     348:	002e3b00 	eoreq	r3, lr, r0, lsl #22
     34c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     350:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     354:	01111927 	tsteq	r1, r7, lsr #18
     358:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     35c:	00194297 	mulseq	r9, r7, r2
     360:	012e3c00 	teqeq	lr, r0, lsl #24
     364:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     368:	0b3b0b3a 	bleq	ec3058 <__Stack_Size+0xec2c58>
     36c:	13491927 	movtne	r1, #39207	; 0x9927
     370:	06120111 			; <UNDEFINED> instruction: 0x06120111
     374:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     378:	00130119 	andseq	r0, r3, r9, lsl r1
     37c:	00343d00 	eorseq	r3, r4, r0, lsl #26
     380:	0b3a0e03 	bleq	e83b94 <__Stack_Size+0xe83794>
     384:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     388:	00001802 	andeq	r1, r0, r2, lsl #16
     38c:	0300343e 	movweq	r3, #1086	; 0x43e
     390:	3b0b3a0e 	blcc	2cebd0 <__Stack_Size+0x2ce7d0>
     394:	3f13490b 	svccc	0x0013490b
     398:	00180219 	andseq	r0, r8, r9, lsl r2
     39c:	012e3f00 	teqeq	lr, r0, lsl #30
     3a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     3a8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     3ac:	00001301 	andeq	r1, r0, r1, lsl #6
     3b0:	49000540 	stmdbmi	r0, {r6, r8, sl}
     3b4:	41000013 	tstmi	r0, r3, lsl r0
     3b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     3bc:	0b3a0e03 	bleq	e83bd0 <__Stack_Size+0xe837d0>
     3c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3c4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3c8:	00001301 	andeq	r1, r0, r1, lsl #6
     3cc:	3f002e42 	svccc	0x00002e42
     3d0:	3a0e0319 	bcc	38103c <__Stack_Size+0x380c3c>
     3d4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3d8:	3c134919 	ldccc	9, cr4, [r3], {25}
     3dc:	43000019 	movwmi	r0, #25
     3e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     3e4:	0b3a0803 	bleq	e823f8 <__Stack_Size+0xe81ff8>
     3e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3ec:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3f0:	00001301 	andeq	r1, r0, r1, lsl #6
     3f4:	3f012e44 	svccc	0x00012e44
     3f8:	3a0e0319 	bcc	381064 <__Stack_Size+0x380c64>
     3fc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     400:	3c134919 	ldccc	9, cr4, [r3], {25}
     404:	00130119 	andseq	r0, r3, r9, lsl r1
     408:	012e4500 	teqeq	lr, r0, lsl #10
     40c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     410:	0b3b0b3a 	bleq	ec3100 <__Stack_Size+0xec2d00>
     414:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     418:	00001301 	andeq	r1, r0, r1, lsl #6
     41c:	3f002e46 	svccc	0x00002e46
     420:	3a0e0319 	bcc	38108c <__Stack_Size+0x380c8c>
     424:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     428:	00193c19 	andseq	r3, r9, r9, lsl ip
     42c:	002e4700 	eoreq	r4, lr, r0, lsl #14
     430:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     434:	0b3b0b3a 	bleq	ec3124 <__Stack_Size+0xec2d24>
     438:	13491927 	movtne	r1, #39207	; 0x9927
     43c:	0000193c 	andeq	r1, r0, ip, lsr r9
     440:	3f002e48 	svccc	0x00002e48
     444:	3a0e0319 	bcc	3810b0 <__Stack_Size+0x380cb0>
     448:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     44c:	00193c19 	andseq	r3, r9, r9, lsl ip
     450:	012e4900 	teqeq	lr, r0, lsl #18
     454:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     458:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     45c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     460:	01000000 	mrseq	r0, (UNDEF: 0)
     464:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     468:	0e030b13 	vmoveq.32	d3[0], r0
     46c:	01110e1b 	tsteq	r1, fp, lsl lr
     470:	17100612 			; <UNDEFINED> instruction: 0x17100612
     474:	24020000 	strcs	r0, [r2], #-0
     478:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     47c:	000e030b 	andeq	r0, lr, fp, lsl #6
     480:	00160300 	andseq	r0, r6, r0, lsl #6
     484:	0b3a0803 	bleq	e82498 <__Stack_Size+0xe82098>
     488:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     48c:	16040000 	strne	r0, [r4], -r0
     490:	3a0e0300 	bcc	381098 <__Stack_Size+0x380c98>
     494:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     498:	05000013 	streq	r0, [r0, #-19]
     49c:	13490035 	movtne	r0, #36917	; 0x9035
     4a0:	04060000 	streq	r0, [r6], #-0
     4a4:	3a0b0b01 	bcc	2c30b0 <__Stack_Size+0x2c2cb0>
     4a8:	010b3b0b 	tsteq	fp, fp, lsl #22
     4ac:	07000013 	smladeq	r0, r3, r0, r0
     4b0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     4b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4b8:	03002808 	movweq	r2, #2056	; 0x808
     4bc:	000d1c08 	andeq	r1, sp, r8, lsl #24
     4c0:	01130900 	tsteq	r3, r0, lsl #18
     4c4:	0b3a0b0b 	bleq	e830f8 <__Stack_Size+0xe82cf8>
     4c8:	1301053b 	movwne	r0, #5435	; 0x153b
     4cc:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     4d0:	3a080300 	bcc	2010d8 <__Stack_Size+0x200cd8>
     4d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d8:	000b3813 	andeq	r3, fp, r3, lsl r8
     4dc:	000d0b00 	andeq	r0, sp, r0, lsl #22
     4e0:	0b3a0e03 	bleq	e83cf4 <__Stack_Size+0xe838f4>
     4e4:	1349053b 	movtne	r0, #38203	; 0x953b
     4e8:	00000b38 	andeq	r0, r0, r8, lsr fp
     4ec:	0300160c 	movweq	r1, #1548	; 0x60c
     4f0:	3b0b3a0e 	blcc	2ced30 <__Stack_Size+0x2ce930>
     4f4:	00134905 	andseq	r4, r3, r5, lsl #18
     4f8:	00240d00 	eoreq	r0, r4, r0, lsl #26
     4fc:	0b3e0b0b 	bleq	f83130 <__Stack_Size+0xf82d30>
     500:	00000803 	andeq	r0, r0, r3, lsl #16
     504:	3f002e0e 	svccc	0x00002e0e
     508:	3a0e0319 	bcc	381174 <__Stack_Size+0x380d74>
     50c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     510:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     514:	97184006 	ldrls	r4, [r8, -r6]
     518:	00001942 	andeq	r1, r0, r2, asr #18
     51c:	3f012e0f 	svccc	0x00012e0f
     520:	3a0e0319 	bcc	38118c <__Stack_Size+0x380d8c>
     524:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     528:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     52c:	97184006 	ldrls	r4, [r8, -r6]
     530:	13011942 	movwne	r1, #6466	; 0x1942
     534:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     538:	11000182 	smlabbne	r0, r2, r1, r0
     53c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     540:	00001331 	andeq	r1, r0, r1, lsr r3
     544:	3f002e11 	svccc	0x00002e11
     548:	3a0e0319 	bcc	3811b4 <__Stack_Size+0x380db4>
     54c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     550:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     554:	97184006 	ldrls	r4, [r8, -r6]
     558:	00001942 	andeq	r1, r0, r2, asr #18
     55c:	3f012e12 	svccc	0x00012e12
     560:	3a0e0319 	bcc	3811cc <__Stack_Size+0x380dcc>
     564:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     568:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     56c:	97184006 	ldrls	r4, [r8, -r6]
     570:	13011942 	movwne	r1, #6466	; 0x1942
     574:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     578:	11010182 	smlabbne	r1, r2, r1, r0
     57c:	01133101 	tsteq	r3, r1, lsl #2
     580:	14000013 	strne	r0, [r0], #-19
     584:	0001828a 	andeq	r8, r1, sl, lsl #5
     588:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     58c:	15000018 	strne	r0, [r0, #-24]
     590:	01018289 	smlabbeq	r1, r9, r2, r8
     594:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     598:	00133119 	andseq	r3, r3, r9, lsl r1
     59c:	00341600 	eorseq	r1, r4, r0, lsl #12
     5a0:	0b3a0e03 	bleq	e83db4 <__Stack_Size+0xe839b4>
     5a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     5ac:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     5b0:	03193f00 	tsteq	r9, #0, 30
     5b4:	3b0b3a0e 	blcc	2cedf4 <__Stack_Size+0x2ce9f4>
     5b8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     5bc:	18000019 	stmdane	r0, {r0, r3, r4}
     5c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5c4:	0b3a0e03 	bleq	e83dd8 <__Stack_Size+0xe839d8>
     5c8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     5cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5d0:	00001301 	andeq	r1, r0, r1, lsl #6
     5d4:	49000519 	stmdbmi	r0, {r0, r3, r4, r8, sl}
     5d8:	1a000013 	bne	62c <__Stack_Size+0x22c>
     5dc:	0b0b000f 	bleq	2c0620 <__Stack_Size+0x2c0220>
     5e0:	00001349 	andeq	r1, r0, r9, asr #6
     5e4:	3f012e1b 	svccc	0x00012e1b
     5e8:	3a0e0319 	bcc	381254 <__Stack_Size+0x380e54>
     5ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     5f0:	01193c19 	tsteq	r9, r9, lsl ip
     5f4:	00000013 	andeq	r0, r0, r3, lsl r0
     5f8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     5fc:	030b130e 	movweq	r1, #45838	; 0xb30e
     600:	110e1b0e 	tstne	lr, lr, lsl #22
     604:	10061201 	andne	r1, r6, r1, lsl #4
     608:	02000017 	andeq	r0, r0, #23
     60c:	0b0b0024 	bleq	2c06a4 <__Stack_Size+0x2c02a4>
     610:	0e030b3e 	vmoveq.16	d3[0], r0
     614:	16030000 	strne	r0, [r3], -r0
     618:	3a080300 	bcc	201220 <__Stack_Size+0x200e20>
     61c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     620:	04000013 	streq	r0, [r0], #-19
     624:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     628:	0b3b0b3a 	bleq	ec3318 <__Stack_Size+0xec2f18>
     62c:	00001349 	andeq	r1, r0, r9, asr #6
     630:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     634:	06000013 			; <UNDEFINED> instruction: 0x06000013
     638:	0b0b0104 	bleq	2c0a50 <__Stack_Size+0x2c0650>
     63c:	0b3b0b3a 	bleq	ec332c <__Stack_Size+0xec2f2c>
     640:	00001301 	andeq	r1, r0, r1, lsl #6
     644:	03002807 	movweq	r2, #2055	; 0x807
     648:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     64c:	00280800 	eoreq	r0, r8, r0, lsl #16
     650:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     654:	13090000 	movwne	r0, #36864	; 0x9000
     658:	3a0b0b01 	bcc	2c3264 <__Stack_Size+0x2c2e64>
     65c:	010b3b0b 	tsteq	fp, fp, lsl #22
     660:	0a000013 	beq	6b4 <__Stack_Size+0x2b4>
     664:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     668:	0b3b0b3a 	bleq	ec3358 <__Stack_Size+0xec2f58>
     66c:	0b381349 	bleq	e05398 <__Stack_Size+0xe04f98>
     670:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     674:	3a0e0300 	bcc	38127c <__Stack_Size+0x380e7c>
     678:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     67c:	000b3813 	andeq	r3, fp, r3, lsl r8
     680:	01130c00 	tsteq	r3, r0, lsl #24
     684:	0b3a0b0b 	bleq	e832b8 <__Stack_Size+0xe82eb8>
     688:	1301053b 	movwne	r0, #5435	; 0x153b
     68c:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     690:	3a080300 	bcc	201298 <__Stack_Size+0x200e98>
     694:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     698:	000b3813 	andeq	r3, fp, r3, lsl r8
     69c:	000d0e00 	andeq	r0, sp, r0, lsl #28
     6a0:	0b3a0e03 	bleq	e83eb4 <__Stack_Size+0xe83ab4>
     6a4:	1349053b 	movtne	r0, #38203	; 0x953b
     6a8:	00000b38 	andeq	r0, r0, r8, lsr fp
     6ac:	0300160f 	movweq	r1, #1551	; 0x60f
     6b0:	3b0b3a0e 	blcc	2ceef0 <__Stack_Size+0x2ceaf0>
     6b4:	00134905 	andseq	r4, r3, r5, lsl #18
     6b8:	00241000 	eoreq	r1, r4, r0
     6bc:	0b3e0b0b 	bleq	f832f0 <__Stack_Size+0xf82ef0>
     6c0:	00000803 	andeq	r0, r0, r3, lsl #16
     6c4:	49010111 	stmdbmi	r1, {r0, r4, r8}
     6c8:	00130113 	andseq	r0, r3, r3, lsl r1
     6cc:	00211200 	eoreq	r1, r1, r0, lsl #4
     6d0:	0b2f1349 	bleq	bc53fc <__Stack_Size+0xbc4ffc>
     6d4:	04130000 	ldreq	r0, [r3], #-0
     6d8:	0b0e0301 	bleq	3812e4 <__Stack_Size+0x380ee4>
     6dc:	3b0b3a0b 	blcc	2cef10 <__Stack_Size+0x2ceb10>
     6e0:	00130105 	andseq	r0, r3, r5, lsl #2
     6e4:	01131400 	tsteq	r3, r0, lsl #8
     6e8:	0b0b0e03 	bleq	2c3efc <__Stack_Size+0x2c3afc>
     6ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     6f0:	00001301 	andeq	r1, r0, r1, lsl #6
     6f4:	0b000f15 	bleq	4350 <__Stack_Size+0x3f50>
     6f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     6fc:	012e1600 	teqeq	lr, r0, lsl #12
     700:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     704:	0b3b0b3a 	bleq	ec33f4 <__Stack_Size+0xec2ff4>
     708:	0b201927 	bleq	806bac <__Stack_Size+0x8067ac>
     70c:	00001301 	andeq	r1, r0, r1, lsl #6
     710:	03000517 	movweq	r0, #1303	; 0x517
     714:	3b0b3a08 	blcc	2cef3c <__Stack_Size+0x2ceb3c>
     718:	0013490b 	andseq	r4, r3, fp, lsl #18
     71c:	00051800 	andeq	r1, r5, r0, lsl #16
     720:	0b3a0e03 	bleq	e83f34 <__Stack_Size+0xe83b34>
     724:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     728:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     72c:	03193f01 	tsteq	r9, #1, 30
     730:	3b0b3a0e 	blcc	2cef70 <__Stack_Size+0x2ceb70>
     734:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     738:	010b2013 	tsteq	fp, r3, lsl r0
     73c:	1a000013 	bne	790 <__Stack_Size+0x390>
     740:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     744:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     748:	00001349 	andeq	r1, r0, r9, asr #6
     74c:	00010b1b 	andeq	r0, r1, fp, lsl fp
     750:	00341c00 	eorseq	r1, r4, r0, lsl #24
     754:	0b3a0e03 	bleq	e83f68 <__Stack_Size+0xe83b68>
     758:	1349053b 	movtne	r0, #38203	; 0x953b
     75c:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     760:	03193f00 	tsteq	r9, #0, 30
     764:	3b0b3a0e 	blcc	2cefa4 <__Stack_Size+0x2ceba4>
     768:	20192705 	andscs	r2, r9, r5, lsl #14
     76c:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
     770:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     774:	0b3a0e03 	bleq	e83f88 <__Stack_Size+0xe83b88>
     778:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     77c:	0b201349 	bleq	8054a8 <__Stack_Size+0x8050a8>
     780:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     784:	11133101 	tstne	r3, r1, lsl #2
     788:	40061201 	andmi	r1, r6, r1, lsl #4
     78c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     790:	00001301 	andeq	r1, r0, r1, lsl #6
     794:	31000520 	tstcc	r0, r0, lsr #10
     798:	00170213 	andseq	r0, r7, r3, lsl r2
     79c:	00052100 	andeq	r2, r5, r0, lsl #2
     7a0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     7a4:	89220000 	stmdbhi	r2!, {}	; <UNPREDICTABLE>
     7a8:	11000182 	smlabbne	r0, r2, r1, r0
     7ac:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     7b0:	00001331 	andeq	r1, r0, r1, lsr r3
     7b4:	3f012e23 	svccc	0x00012e23
     7b8:	3a0e0319 	bcc	381424 <__Stack_Size+0x381024>
     7bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7c0:	11134919 	tstne	r3, r9, lsl r9
     7c4:	40061201 	andmi	r1, r6, r1, lsl #4
     7c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     7cc:	00001301 	andeq	r1, r0, r1, lsl #6
     7d0:	03000524 	movweq	r0, #1316	; 0x524
     7d4:	3b0b3a0e 	blcc	2cf014 <__Stack_Size+0x2cec14>
     7d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7dc:	25000017 	strcs	r0, [r0, #-23]
     7e0:	00018289 	andeq	r8, r1, r9, lsl #5
     7e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     7e8:	0b260000 	bleq	9807f0 <__Stack_Size+0x9803f0>
     7ec:	01175501 	tsteq	r7, r1, lsl #10
     7f0:	27000013 	smladcs	r0, r3, r0, r0
     7f4:	13310005 	teqne	r1, #5
     7f8:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     7fc:	03193f01 	tsteq	r9, #1, 30
     800:	3b0b3a0e 	blcc	2cf040 <__Stack_Size+0x2cec40>
     804:	11192705 	tstne	r9, r5, lsl #14
     808:	40061201 	andmi	r1, r6, r1, lsl #4
     80c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     810:	00001301 	andeq	r1, r0, r1, lsl #6
     814:	03000529 	movweq	r0, #1321	; 0x529
     818:	3b0b3a0e 	blcc	2cf058 <__Stack_Size+0x2cec58>
     81c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     820:	2a000017 	bcs	884 <__Stack_Size+0x484>
     824:	0111010b 	tsteq	r1, fp, lsl #2
     828:	13010612 	movwne	r0, #5650	; 0x1612
     82c:	342b0000 	strtcc	r0, [fp], #-0
     830:	02133100 	andseq	r3, r3, #0, 2
     834:	2c000017 	stccs	0, cr0, [r0], {23}
     838:	01018289 	smlabbeq	r1, r9, r2, r8
     83c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     840:	00001301 	andeq	r1, r0, r1, lsl #6
     844:	01828a2d 	orreq	r8, r2, sp, lsr #20
     848:	91180200 	tstls	r8, r0, lsl #4
     84c:	00001842 	andeq	r1, r0, r2, asr #16
     850:	0182892e 	orreq	r8, r2, lr, lsr #18
     854:	31011101 	tstcc	r1, r1, lsl #2
     858:	2f000013 	svccs	0x00000013
     85c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     860:	0b3a0e03 	bleq	e84074 <__Stack_Size+0xe83c74>
     864:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     868:	01111349 	tsteq	r1, r9, asr #6
     86c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     870:	01194297 			; <UNDEFINED> instruction: 0x01194297
     874:	30000013 	andcc	r0, r0, r3, lsl r0
     878:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     87c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     880:	17021349 	strne	r1, [r2, -r9, asr #6]
     884:	1d310000 	ldcne	0, cr0, [r1, #-0]
     888:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     88c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     890:	0105590b 	tsteq	r5, fp, lsl #18
     894:	32000013 	andcc	r0, r0, #19
     898:	13310005 	teqne	r1, #5
     89c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     8a0:	55010b33 	strpl	r0, [r1, #-2867]	; 0xb33
     8a4:	34000017 	strcc	r0, [r0], #-23
     8a8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8ac:	0b3a0e03 	bleq	e840c0 <__Stack_Size+0xe83cc0>
     8b0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     8b4:	13010b20 	movwne	r0, #6944	; 0x1b20
     8b8:	89350000 	ldmdbhi	r5!, {}	; <UNPREDICTABLE>
     8bc:	11010182 	smlabbne	r1, r2, r1, r0
     8c0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     8c4:	00001331 	andeq	r1, r0, r1, lsr r3
     8c8:	31011d36 	tstcc	r1, r6, lsr sp
     8cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8d0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     8d4:	00130105 	andseq	r0, r3, r5, lsl #2
     8d8:	828a3700 	addhi	r3, sl, #0, 14
     8dc:	13310001 	teqne	r1, #1
     8e0:	00184291 	mulseq	r8, r1, r2
     8e4:	012e3800 	teqeq	lr, r0, lsl #16
     8e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8ec:	0b3b0b3a 	bleq	ec35dc <__Stack_Size+0xec31dc>
     8f0:	01111927 	tsteq	r1, r7, lsr #18
     8f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     8fc:	39000013 	stmdbcc	r0, {r0, r1, r4}
     900:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     904:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     908:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     90c:	343a0000 	ldrtcc	r0, [sl], #-0
     910:	3a080300 	bcc	201518 <__Stack_Size+0x201118>
     914:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     918:	00170213 	andseq	r0, r7, r3, lsl r2
     91c:	00053b00 	andeq	r3, r5, r0, lsl #22
     920:	0b3a0e03 	bleq	e84134 <__Stack_Size+0xe83d34>
     924:	1349053b 	movtne	r0, #38203	; 0x953b
     928:	00001802 	andeq	r1, r0, r2, lsl #16
     92c:	3f002e3c 	svccc	0x00002e3c
     930:	3a0e0319 	bcc	38159c <__Stack_Size+0x38119c>
     934:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     938:	11134919 	tstne	r3, r9, lsl r9
     93c:	40061201 	andmi	r1, r6, r1, lsl #4
     940:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     944:	053d0000 	ldreq	r0, [sp, #-0]!
     948:	3a080300 	bcc	201550 <__Stack_Size+0x201150>
     94c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     950:	00180213 	andseq	r0, r8, r3, lsl r2
     954:	010b3e00 	tsteq	fp, r0, lsl #28
     958:	06120111 			; <UNDEFINED> instruction: 0x06120111
     95c:	053f0000 	ldreq	r0, [pc, #-0]!	; 964 <__Stack_Size+0x564>
     960:	3a080300 	bcc	201568 <__Stack_Size+0x201168>
     964:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     968:	00170213 	andseq	r0, r7, r3, lsl r2
     96c:	00344000 	eorseq	r4, r4, r0
     970:	00001331 	andeq	r1, r0, r1, lsr r3
     974:	03003441 	movweq	r3, #1089	; 0x441
     978:	3b0b3a08 	blcc	2cf1a0 <__Stack_Size+0x2ceda0>
     97c:	00134905 	andseq	r4, r3, r5, lsl #18
     980:	002e4200 	eoreq	r4, lr, r0, lsl #4
     984:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     988:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     98c:	01111927 	tsteq	r1, r7, lsr #18
     990:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     994:	00194297 	mulseq	r9, r7, r2
     998:	00264300 	eoreq	r4, r6, r0, lsl #6
     99c:	00001349 	andeq	r1, r0, r9, asr #6
     9a0:	03003444 	movweq	r3, #1092	; 0x444
     9a4:	3b0b3a08 	blcc	2cf1cc <__Stack_Size+0x2cedcc>
     9a8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9ac:	45000018 	strmi	r0, [r0, #-24]
     9b0:	01018289 	smlabbeq	r1, r9, r2, r8
     9b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     9b8:	01133119 	tsteq	r3, r9, lsl r1
     9bc:	46000013 			; <UNDEFINED> instruction: 0x46000013
     9c0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     9c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9c8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     9cc:	05470000 	strbeq	r0, [r7, #-0]
     9d0:	1c133100 	ldfnes	f3, [r3], {-0}
     9d4:	4800000a 	stmdami	r0, {r1, r3}
     9d8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     9dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9e0:	0b1c1349 	bleq	70570c <__Stack_Size+0x70530c>
     9e4:	34490000 	strbcc	r0, [r9], #-0
     9e8:	3a0e0300 	bcc	3815f0 <__Stack_Size+0x3811f0>
     9ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     9f4:	4a000018 	bmi	a5c <__Stack_Size+0x65c>
     9f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a00:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     a04:	00001802 	andeq	r1, r0, r2, lsl #16
     a08:	3f012e4b 	svccc	0x00012e4b
     a0c:	3a0e0319 	bcc	381678 <__Stack_Size+0x381278>
     a10:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a14:	01193c19 	tsteq	r9, r9, lsl ip
     a18:	4c000013 	stcmi	0, cr0, [r0], {19}
     a1c:	13490005 	movtne	r0, #36869	; 0x9005
     a20:	2e4d0000 	cdpcs	0, 4, cr0, cr13, cr0, {0}
     a24:	03193f01 	tsteq	r9, #1, 30
     a28:	3b0b3a0e 	blcc	2cf268 <__Stack_Size+0x2cee68>
     a2c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     a30:	01193c13 	tsteq	r9, r3, lsl ip
     a34:	4e000013 	mcrmi	0, 0, r0, cr0, cr3, {0}
     a38:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a3c:	0b3a0e03 	bleq	e84250 <__Stack_Size+0xe83e50>
     a40:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     a44:	1301193c 	movwne	r1, #6460	; 0x193c
     a48:	2e4f0000 	cdpcs	0, 4, cr0, cr15, cr0, {0}
     a4c:	03193f01 	tsteq	r9, #1, 30
     a50:	3b0b3a0e 	blcc	2cf290 <__Stack_Size+0x2cee90>
     a54:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     a58:	01193c13 	tsteq	r9, r3, lsl ip
     a5c:	50000013 	andpl	r0, r0, r3, lsl r0
     a60:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     a64:	0b3a0e03 	bleq	e84278 <__Stack_Size+0xe83e78>
     a68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a6c:	0000193c 	andeq	r1, r0, ip, lsr r9
     a70:	3f002e51 	svccc	0x00002e51
     a74:	3a0e0319 	bcc	3816e0 <__Stack_Size+0x3812e0>
     a78:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a7c:	3c134919 	ldccc	9, cr4, [r3], {25}
     a80:	52000019 	andpl	r0, r0, #25
     a84:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     a88:	0b3a0e03 	bleq	e8429c <__Stack_Size+0xe83e9c>
     a8c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     a90:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     a94:	2e530000 	cdpcs	0, 5, cr0, cr3, cr0, {0}
     a98:	03193f01 	tsteq	r9, #1, 30
     a9c:	3b0b3a0e 	blcc	2cf2dc <__Stack_Size+0x2ceedc>
     aa0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     aa4:	00193c13 	andseq	r3, r9, r3, lsl ip
     aa8:	11010000 	mrsne	r0, (UNDEF: 1)
     aac:	130e2501 	movwne	r2, #58625	; 0xe501
     ab0:	1b0e030b 	blne	3816e4 <__Stack_Size+0x3812e4>
     ab4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     ab8:	00171006 	andseq	r1, r7, r6
     abc:	00240200 	eoreq	r0, r4, r0, lsl #4
     ac0:	0b3e0b0b 	bleq	f836f4 <__Stack_Size+0xf832f4>
     ac4:	00000e03 	andeq	r0, r0, r3, lsl #28
     ac8:	03001603 	movweq	r1, #1539	; 0x603
     acc:	3b0b3a08 	blcc	2cf2f4 <__Stack_Size+0x2ceef4>
     ad0:	0013490b 	andseq	r4, r3, fp, lsl #18
     ad4:	00160400 	andseq	r0, r6, r0, lsl #8
     ad8:	0b3a0e03 	bleq	e842ec <__Stack_Size+0xe83eec>
     adc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ae0:	35050000 	strcc	r0, [r5, #-0]
     ae4:	00134900 	andseq	r4, r3, r0, lsl #18
     ae8:	01040600 	tsteq	r4, r0, lsl #12
     aec:	0b3a0b0b 	bleq	e83720 <__Stack_Size+0xe83320>
     af0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     af4:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     af8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     afc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     b00:	08030028 	stmdaeq	r3, {r3, r5}
     b04:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b08:	0b011309 	bleq	45734 <__Stack_Size+0x45334>
     b0c:	3b0b3a0b 	blcc	2cf340 <__Stack_Size+0x2cef40>
     b10:	0013010b 	andseq	r0, r3, fp, lsl #2
     b14:	000d0a00 	andeq	r0, sp, r0, lsl #20
     b18:	0b3a0803 	bleq	e82b2c <__Stack_Size+0xe8272c>
     b1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b20:	00000b38 	andeq	r0, r0, r8, lsr fp
     b24:	03000d0b 	movweq	r0, #3339	; 0xd0b
     b28:	3b0b3a0e 	blcc	2cf368 <__Stack_Size+0x2cef68>
     b2c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     b30:	0c00000b 	stceq	0, cr0, [r0], {11}
     b34:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b38:	0b3a0e03 	bleq	e8434c <__Stack_Size+0xe83f4c>
     b3c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b40:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b44:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     b48:	00130119 	andseq	r0, r3, r9, lsl r1
     b4c:	00050d00 	andeq	r0, r5, r0, lsl #26
     b50:	0b3a0e03 	bleq	e84364 <__Stack_Size+0xe83f64>
     b54:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b58:	00001702 	andeq	r1, r0, r2, lsl #14
     b5c:	0182890e 	orreq	r8, r2, lr, lsl #18
     b60:	31011101 	tstcc	r1, r1, lsl #2
     b64:	00130113 	andseq	r0, r3, r3, lsl r1
     b68:	828a0f00 	addhi	r0, sl, #0, 30
     b6c:	18020001 	stmdane	r2, {r0}
     b70:	00184291 	mulseq	r8, r1, r2
     b74:	82891000 	addhi	r1, r9, #0
     b78:	01110101 	tsteq	r1, r1, lsl #2
     b7c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     b80:	11000013 	tstne	r0, r3, lsl r0
     b84:	0b0b000f 	bleq	2c0bc8 <__Stack_Size+0x2c07c8>
     b88:	00001349 	andeq	r1, r0, r9, asr #6
     b8c:	03000512 	movweq	r0, #1298	; 0x512
     b90:	3b0b3a0e 	blcc	2cf3d0 <__Stack_Size+0x2cefd0>
     b94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b98:	13000018 	movwne	r0, #24
     b9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ba0:	0b3b0b3a 	bleq	ec3890 <__Stack_Size+0xec3490>
     ba4:	17021349 	strne	r1, [r2, -r9, asr #6]
     ba8:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     bac:	03193f01 	tsteq	r9, #1, 30
     bb0:	3b0b3a0e 	blcc	2cf3f0 <__Stack_Size+0x2ceff0>
     bb4:	11192705 	tstne	r9, r5, lsl #14
     bb8:	40061201 	andmi	r1, r6, r1, lsl #4
     bbc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     bc0:	00001301 	andeq	r1, r0, r1, lsl #6
     bc4:	03000515 	movweq	r0, #1301	; 0x515
     bc8:	3b0b3a0e 	blcc	2cf408 <__Stack_Size+0x2cf008>
     bcc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     bd0:	16000018 			; <UNDEFINED> instruction: 0x16000018
     bd4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bdc:	17021349 	strne	r1, [r2, -r9, asr #6]
     be0:	34170000 	ldrcc	r0, [r7], #-0
     be4:	3a0e0300 	bcc	3817ec <__Stack_Size+0x3813ec>
     be8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bec:	00170213 	andseq	r0, r7, r3, lsl r2
     bf0:	012e1800 	teqeq	lr, r0, lsl #16
     bf4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bfc:	13491927 	movtne	r1, #39207	; 0x9927
     c00:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c04:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c08:	00130119 	andseq	r0, r3, r9, lsl r1
     c0c:	002e1900 	eoreq	r1, lr, r0, lsl #18
     c10:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c14:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c18:	13491927 	movtne	r1, #39207	; 0x9927
     c1c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c20:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c24:	1a000019 	bne	c90 <__Stack_Size+0x890>
     c28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c2c:	0b3a0e03 	bleq	e84440 <__Stack_Size+0xe84040>
     c30:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     c34:	0000193c 	andeq	r1, r0, ip, lsr r9
     c38:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
     c3c:	00000013 	andeq	r0, r0, r3, lsl r0
     c40:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     c44:	030b130e 	movweq	r1, #45838	; 0xb30e
     c48:	110e1b0e 	tstne	lr, lr, lsl #22
     c4c:	10061201 	andne	r1, r6, r1, lsl #4
     c50:	02000017 	andeq	r0, r0, #23
     c54:	0b0b0024 	bleq	2c0cec <__Stack_Size+0x2c08ec>
     c58:	0e030b3e 	vmoveq.16	d3[0], r0
     c5c:	16030000 	strne	r0, [r3], -r0
     c60:	3a080300 	bcc	201868 <__Stack_Size+0x201468>
     c64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c68:	04000013 	streq	r0, [r0], #-19
     c6c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c70:	0b3b0b3a 	bleq	ec3960 <__Stack_Size+0xec3560>
     c74:	00001349 	andeq	r1, r0, r9, asr #6
     c78:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     c7c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c80:	0b0b0104 	bleq	2c1098 <__Stack_Size+0x2c0c98>
     c84:	0b3b0b3a 	bleq	ec3974 <__Stack_Size+0xec3574>
     c88:	00001301 	andeq	r1, r0, r1, lsl #6
     c8c:	03002807 	movweq	r2, #2055	; 0x807
     c90:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     c94:	00280800 	eoreq	r0, r8, r0, lsl #16
     c98:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     c9c:	13090000 	movwne	r0, #36864	; 0x9000
     ca0:	3a0b0b01 	bcc	2c38ac <__Stack_Size+0x2c34ac>
     ca4:	01053b0b 	tsteq	r5, fp, lsl #22
     ca8:	0a000013 	beq	cfc <__Stack_Size+0x8fc>
     cac:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     cb0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     cb4:	0b381349 	bleq	e059e0 <__Stack_Size+0xe055e0>
     cb8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     cbc:	3a0e0300 	bcc	3818c4 <__Stack_Size+0x3814c4>
     cc0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     cc4:	000b3813 	andeq	r3, fp, r3, lsl r8
     cc8:	00160c00 	andseq	r0, r6, r0, lsl #24
     ccc:	0b3a0e03 	bleq	e844e0 <__Stack_Size+0xe840e0>
     cd0:	1349053b 	movtne	r0, #38203	; 0x953b
     cd4:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     cd8:	03193f01 	tsteq	r9, #1, 30
     cdc:	3b0b3a0e 	blcc	2cf51c <__Stack_Size+0x2cf11c>
     ce0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     ce4:	010b2013 	tsteq	fp, r3, lsl r0
     ce8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     cec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cf0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     cf4:	00001349 	andeq	r1, r0, r9, asr #6
     cf8:	3f012e0f 	svccc	0x00012e0f
     cfc:	3a0e0319 	bcc	381968 <__Stack_Size+0x381568>
     d00:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d04:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d08:	97184006 	ldrls	r4, [r8, -r6]
     d0c:	13011942 	movwne	r1, #6466	; 0x1942
     d10:	05100000 	ldreq	r0, [r0, #-0]
     d14:	3a0e0300 	bcc	38191c <__Stack_Size+0x38151c>
     d18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d1c:	00170213 	andseq	r0, r7, r3, lsl r2
     d20:	002e1100 	eoreq	r1, lr, r0, lsl #2
     d24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d28:	0b3b0b3a 	bleq	ec3a18 <__Stack_Size+0xec3618>
     d2c:	01111927 	tsteq	r1, r7, lsr #18
     d30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d34:	00194297 	mulseq	r9, r7, r2
     d38:	002e1200 	eoreq	r1, lr, r0, lsl #4
     d3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d44:	13491927 	movtne	r1, #39207	; 0x9927
     d48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d50:	13000019 	movwne	r0, #25
     d54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d58:	0b3a0e03 	bleq	e8456c <__Stack_Size+0xe8416c>
     d5c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     d60:	01111349 	tsteq	r1, r9, asr #6
     d64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d68:	01194297 			; <UNDEFINED> instruction: 0x01194297
     d6c:	14000013 	strne	r0, [r0], #-19
     d70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d78:	17021349 	strne	r1, [r2, -r9, asr #6]
     d7c:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     d80:	03193f01 	tsteq	r9, #1, 30
     d84:	3b0b3a0e 	blcc	2cf5c4 <__Stack_Size+0x2cf1c4>
     d88:	11192705 	tstne	r9, r5, lsl #14
     d8c:	40061201 	andmi	r1, r6, r1, lsl #4
     d90:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d94:	00001301 	andeq	r1, r0, r1, lsl #6
     d98:	03000516 	movweq	r0, #1302	; 0x516
     d9c:	3b0b3a0e 	blcc	2cf5dc <__Stack_Size+0x2cf1dc>
     da0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     da4:	17000017 	smladne	r0, r7, r0, r0
     da8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     dac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     db0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     db4:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     db8:	11133101 	tstne	r3, r1, lsl #2
     dbc:	40061201 	andmi	r1, r6, r1, lsl #4
     dc0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     dc4:	00001301 	andeq	r1, r0, r1, lsl #6
     dc8:	31003419 	tstcc	r0, r9, lsl r4
     dcc:	00170213 	andseq	r0, r7, r3, lsl r2
     dd0:	010b1a00 	tsteq	fp, r0, lsl #20
     dd4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     dd8:	341b0000 	ldrcc	r0, [fp], #-0
     ddc:	00133100 	andseq	r3, r3, r0, lsl #2
     de0:	012e1c00 	teqeq	lr, r0, lsl #24
     de4:	0b3a0e03 	bleq	e845f8 <__Stack_Size+0xe841f8>
     de8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     dec:	13010b20 	movwne	r0, #6944	; 0x1b20
     df0:	341d0000 	ldrcc	r0, [sp], #-0
     df4:	3a080300 	bcc	2019fc <__Stack_Size+0x2015fc>
     df8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dfc:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     e00:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     e04:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e08:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     e0c:	00001301 	andeq	r1, r0, r1, lsl #6
     e10:	3100341f 	tstcc	r0, pc, lsl r4
     e14:	00180213 	andseq	r0, r8, r3, lsl r2
     e18:	82892000 	addhi	r2, r9, #0
     e1c:	01110001 	tsteq	r1, r1
     e20:	00001331 	andeq	r1, r0, r1, lsr r3
     e24:	3f012e21 	svccc	0x00012e21
     e28:	3a0e0319 	bcc	381a94 <__Stack_Size+0x381694>
     e2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e30:	11134919 	tstne	r3, r9, lsl r9
     e34:	40061201 	andmi	r1, r6, r1, lsl #4
     e38:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     e3c:	00001301 	andeq	r1, r0, r1, lsl #6
     e40:	03003422 	movweq	r3, #1058	; 0x422
     e44:	3b0b3a0e 	blcc	2cf684 <__Stack_Size+0x2cf284>
     e48:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e4c:	23000017 	movwcs	r0, #23
     e50:	01018289 	smlabbeq	r1, r9, r2, r8
     e54:	13310111 	teqne	r1, #1073741828	; 0x40000004
     e58:	00001301 	andeq	r1, r0, r1, lsl #6
     e5c:	01828a24 	orreq	r8, r2, r4, lsr #20
     e60:	91180200 	tstls	r8, r0, lsl #4
     e64:	00001842 	andeq	r1, r0, r2, asr #16
     e68:	01828925 	orreq	r8, r2, r5, lsr #18
     e6c:	31011101 	tstcc	r1, r1, lsl #2
     e70:	26000013 			; <UNDEFINED> instruction: 0x26000013
     e74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e78:	0b3a0e03 	bleq	e8468c <__Stack_Size+0xe8428c>
     e7c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     e80:	01111349 	tsteq	r1, r9, asr #6
     e84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e88:	00194297 	mulseq	r9, r7, r2
     e8c:	11010000 	mrsne	r0, (UNDEF: 1)
     e90:	130e2501 	movwne	r2, #58625	; 0xe501
     e94:	1b0e030b 	blne	381ac8 <__Stack_Size+0x3816c8>
     e98:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     e9c:	00171006 	andseq	r1, r7, r6
     ea0:	00240200 	eoreq	r0, r4, r0, lsl #4
     ea4:	0b3e0b0b 	bleq	f83ad8 <__Stack_Size+0xf836d8>
     ea8:	00000e03 	andeq	r0, r0, r3, lsl #28
     eac:	03001603 	movweq	r1, #1539	; 0x603
     eb0:	3b0b3a08 	blcc	2cf6d8 <__Stack_Size+0x2cf2d8>
     eb4:	0013490b 	andseq	r4, r3, fp, lsl #18
     eb8:	00160400 	andseq	r0, r6, r0, lsl #8
     ebc:	0b3a0e03 	bleq	e846d0 <__Stack_Size+0xe842d0>
     ec0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec4:	35050000 	strcc	r0, [r5, #-0]
     ec8:	00134900 	andseq	r4, r3, r0, lsl #18
     ecc:	01040600 	tsteq	r4, r0, lsl #12
     ed0:	0b3a0b0b 	bleq	e83b04 <__Stack_Size+0xe83704>
     ed4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     ed8:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     edc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     ee0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     ee4:	0b0b0113 	bleq	2c1338 <__Stack_Size+0x2c0f38>
     ee8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     eec:	00001301 	andeq	r1, r0, r1, lsl #6
     ef0:	03000d09 	movweq	r0, #3337	; 0xd09
     ef4:	3b0b3a08 	blcc	2cf71c <__Stack_Size+0x2cf31c>
     ef8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     efc:	0a00000b 	beq	f30 <__Stack_Size+0xb30>
     f00:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     f04:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f08:	0b381349 	bleq	e05c34 <__Stack_Size+0xe05834>
     f0c:	160b0000 	strne	r0, [fp], -r0
     f10:	3a0e0300 	bcc	381b18 <__Stack_Size+0x381718>
     f14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f18:	0c000013 	stceq	0, cr0, [r0], {19}
     f1c:	13490101 	movtne	r0, #37121	; 0x9101
     f20:	00001301 	andeq	r1, r0, r1, lsl #6
     f24:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
     f28:	000b2f13 	andeq	r2, fp, r3, lsl pc
     f2c:	01130e00 	tsteq	r3, r0, lsl #28
     f30:	0b3a0b0b 	bleq	e83b64 <__Stack_Size+0xe83764>
     f34:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     f38:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; f40 <__Stack_Size+0xb40>
     f3c:	3a0e0300 	bcc	381b44 <__Stack_Size+0x381744>
     f40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f44:	000b3813 	andeq	r3, fp, r3, lsl r8
     f48:	012e1000 	teqeq	lr, r0
     f4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f50:	0b3b0b3a 	bleq	ec3c40 <__Stack_Size+0xec3840>
     f54:	01111927 	tsteq	r1, r7, lsr #18
     f58:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f5c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f60:	11000013 	tstne	r0, r3, lsl r0
     f64:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f68:	0b3b0b3a 	bleq	ec3c58 <__Stack_Size+0xec3858>
     f6c:	17021349 	strne	r1, [r2, -r9, asr #6]
     f70:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
     f74:	11010182 	smlabbne	r1, r2, r1, r0
     f78:	01133101 	tsteq	r3, r1, lsl #2
     f7c:	13000013 	movwne	r0, #19
     f80:	0001828a 	andeq	r8, r1, sl, lsl #5
     f84:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     f88:	14000018 	strne	r0, [r0], #-24
     f8c:	01018289 	smlabbeq	r1, r9, r2, r8
     f90:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     f94:	00133119 	andseq	r3, r3, r9, lsl r1
     f98:	000f1500 	andeq	r1, pc, r0, lsl #10
     f9c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     fa0:	05160000 	ldreq	r0, [r6, #-0]
     fa4:	3a0e0300 	bcc	381bac <__Stack_Size+0x3817ac>
     fa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fac:	00180213 	andseq	r0, r8, r3, lsl r2
     fb0:	00341700 	eorseq	r1, r4, r0, lsl #14
     fb4:	0b3a0e03 	bleq	e847c8 <__Stack_Size+0xe843c8>
     fb8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     fbc:	00001702 	andeq	r1, r0, r2, lsl #14
     fc0:	03003418 	movweq	r3, #1048	; 0x418
     fc4:	3b0b3a08 	blcc	2cf7ec <__Stack_Size+0x2cf3ec>
     fc8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fcc:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     fd0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fd4:	0b3a0e03 	bleq	e847e8 <__Stack_Size+0xe843e8>
     fd8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fdc:	01111349 	tsteq	r1, r9, asr #6
     fe0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fe4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe8:	1a000013 	bne	103c <__Stack_Size+0xc3c>
     fec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ff0:	0b3a0e03 	bleq	e84804 <__Stack_Size+0xe84404>
     ff4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ff8:	01111349 	tsteq	r1, r9, asr #6
     ffc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1000:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1004:	1b000013 	blne	1058 <__Stack_Size+0xc58>
    1008:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    100c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1010:	17021349 	strne	r1, [r2, -r9, asr #6]
    1014:	051c0000 	ldreq	r0, [ip, #-0]
    1018:	3a0e0300 	bcc	381c20 <__Stack_Size+0x381820>
    101c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1020:	00180213 	andseq	r0, r8, r3, lsl r2
    1024:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1028:	0b3a0e03 	bleq	e8483c <__Stack_Size+0xe8443c>
    102c:	1349053b 	movtne	r0, #38203	; 0x953b
    1030:	00001702 	andeq	r1, r0, r2, lsl #14
    1034:	3f012e1e 	svccc	0x00012e1e
    1038:	3a0e0319 	bcc	381ca4 <__Stack_Size+0x3818a4>
    103c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1040:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1044:	97184006 	ldrls	r4, [r8, -r6]
    1048:	13011942 	movwne	r1, #6466	; 0x1942
    104c:	341f0000 	ldrcc	r0, [pc], #-0	; 1054 <__Stack_Size+0xc54>
    1050:	3a080300 	bcc	201c58 <__Stack_Size+0x201858>
    1054:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1058:	00170213 	andseq	r0, r7, r3, lsl r2
    105c:	012e2000 	teqeq	lr, r0
    1060:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1064:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1068:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    106c:	05210000 	streq	r0, [r1, #-0]!
    1070:	00134900 	andseq	r4, r3, r0, lsl #18
    1074:	11010000 	mrsne	r0, (UNDEF: 1)
    1078:	130e2501 	movwne	r2, #58625	; 0xe501
    107c:	1b0e030b 	blne	381cb0 <__Stack_Size+0x3818b0>
    1080:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1084:	00171006 	andseq	r1, r7, r6
    1088:	00240200 	eoreq	r0, r4, r0, lsl #4
    108c:	0b3e0b0b 	bleq	f83cc0 <__Stack_Size+0xf838c0>
    1090:	00000e03 	andeq	r0, r0, r3, lsl #28
    1094:	03001603 	movweq	r1, #1539	; 0x603
    1098:	3b0b3a08 	blcc	2cf8c0 <__Stack_Size+0x2cf4c0>
    109c:	0013490b 	andseq	r4, r3, fp, lsl #18
    10a0:	00160400 	andseq	r0, r6, r0, lsl #8
    10a4:	0b3a0e03 	bleq	e848b8 <__Stack_Size+0xe844b8>
    10a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10ac:	35050000 	strcc	r0, [r5, #-0]
    10b0:	00134900 	andseq	r4, r3, r0, lsl #18
    10b4:	00260600 	eoreq	r0, r6, r0, lsl #12
    10b8:	00001349 	andeq	r1, r0, r9, asr #6
    10bc:	0b010407 	bleq	420e0 <__Stack_Size+0x41ce0>
    10c0:	3b0b3a0b 	blcc	2cf8f4 <__Stack_Size+0x2cf4f4>
    10c4:	0013010b 	andseq	r0, r3, fp, lsl #2
    10c8:	00280800 	eoreq	r0, r8, r0, lsl #16
    10cc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    10d0:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    10d4:	1c080300 	stcne	3, cr0, [r8], {-0}
    10d8:	0a00000d 	beq	1114 <__Stack_Size+0xd14>
    10dc:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    10e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10e4:	00001301 	andeq	r1, r0, r1, lsl #6
    10e8:	03000d0b 	movweq	r0, #3339	; 0xd0b
    10ec:	3b0b3a0e 	blcc	2cf92c <__Stack_Size+0x2cf52c>
    10f0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10f4:	0c00000b 	stceq	0, cr0, [r0], {11}
    10f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    10fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1100:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    1104:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    1108:	3a080300 	bcc	201d10 <__Stack_Size+0x201910>
    110c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1110:	00053813 	andeq	r3, r5, r3, lsl r8
    1114:	01010e00 	tsteq	r1, r0, lsl #28
    1118:	13011349 	movwne	r1, #4937	; 0x1349
    111c:	210f0000 	mrscs	r0, CPSR
    1120:	2f134900 	svccs	0x00134900
    1124:	1000000b 	andne	r0, r0, fp
    1128:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    112c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1130:	00001349 	andeq	r1, r0, r9, asr #6
    1134:	0b011311 	bleq	45d80 <__Stack_Size+0x45980>
    1138:	3b0b3a0b 	blcc	2cf96c <__Stack_Size+0x2cf56c>
    113c:	00130105 	andseq	r0, r3, r5, lsl #2
    1140:	000d1200 	andeq	r1, sp, r0, lsl #4
    1144:	0b3a0803 	bleq	e83158 <__Stack_Size+0xe82d58>
    1148:	1349053b 	movtne	r0, #38203	; 0x953b
    114c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1150:	0b011313 	bleq	45da4 <__Stack_Size+0x459a4>
    1154:	3b0b3a0b 	blcc	2cf988 <__Stack_Size+0x2cf588>
    1158:	0013010b 	andseq	r0, r3, fp, lsl #2
    115c:	000d1400 	andeq	r1, sp, r0, lsl #8
    1160:	0b3a0e03 	bleq	e84974 <__Stack_Size+0xe84574>
    1164:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1168:	00000b38 	andeq	r0, r0, r8, lsr fp
    116c:	3f012e15 	svccc	0x00012e15
    1170:	3a0e0319 	bcc	381ddc <__Stack_Size+0x3819dc>
    1174:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1178:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    117c:	97184006 	ldrls	r4, [r8, -r6]
    1180:	13011942 	movwne	r1, #6466	; 0x1942
    1184:	34160000 	ldrcc	r0, [r6], #-0
    1188:	3a0e0300 	bcc	381d90 <__Stack_Size+0x381990>
    118c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1190:	00170213 	andseq	r0, r7, r3, lsl r2
    1194:	00051700 	andeq	r1, r5, r0, lsl #14
    1198:	0b3a0e03 	bleq	e849ac <__Stack_Size+0xe845ac>
    119c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11a0:	00001702 	andeq	r1, r0, r2, lsl #14
    11a4:	03000518 	movweq	r0, #1304	; 0x518
    11a8:	3b0b3a0e 	blcc	2cf9e8 <__Stack_Size+0x2cf5e8>
    11ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    11b0:	19000018 	stmdbne	r0, {r3, r4}
    11b4:	0b0b000f 	bleq	2c11f8 <__Stack_Size+0x2c0df8>
    11b8:	00001349 	andeq	r1, r0, r9, asr #6
    11bc:	0182891a 	orreq	r8, r2, sl, lsl r9
    11c0:	95011100 	strls	r1, [r1, #-256]	; 0x100
    11c4:	13311942 	teqne	r1, #1081344	; 0x108000
    11c8:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    11cc:	11010182 	smlabbne	r1, r2, r1, r0
    11d0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    11d4:	00001331 	andeq	r1, r0, r1, lsr r3
    11d8:	01828a1c 	orreq	r8, r2, ip, lsl sl
    11dc:	91180200 	tstls	r8, r0, lsl #4
    11e0:	00001842 	andeq	r1, r0, r2, asr #16
    11e4:	3f012e1d 	svccc	0x00012e1d
    11e8:	3a0e0319 	bcc	381e54 <__Stack_Size+0x381a54>
    11ec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11f0:	11134919 	tstne	r3, r9, lsl r9
    11f4:	40061201 	andmi	r1, r6, r1, lsl #4
    11f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11fc:	00001301 	andeq	r1, r0, r1, lsl #6
    1200:	3f002e1e 	svccc	0x00002e1e
    1204:	3a0e0319 	bcc	381e70 <__Stack_Size+0x381a70>
    1208:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    120c:	11134919 	tstne	r3, r9, lsl r9
    1210:	40061201 	andmi	r1, r6, r1, lsl #4
    1214:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1218:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    121c:	03193f01 	tsteq	r9, #1, 30
    1220:	3b0b3a0e 	blcc	2cfa60 <__Stack_Size+0x2cf660>
    1224:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1228:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    122c:	97184006 	ldrls	r4, [r8, -r6]
    1230:	13011942 	movwne	r1, #6466	; 0x1942
    1234:	05200000 	streq	r0, [r0, #-0]!
    1238:	3a0e0300 	bcc	381e40 <__Stack_Size+0x381a40>
    123c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1240:	00170213 	andseq	r0, r7, r3, lsl r2
    1244:	00342100 	eorseq	r2, r4, r0, lsl #2
    1248:	0b3a0e03 	bleq	e84a5c <__Stack_Size+0xe8465c>
    124c:	1349053b 	movtne	r0, #38203	; 0x953b
    1250:	00001702 	andeq	r1, r0, r2, lsl #14
    1254:	03003422 	movweq	r3, #1058	; 0x422
    1258:	3b0b3a08 	blcc	2cfa80 <__Stack_Size+0x2cf680>
    125c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1260:	23000017 	movwcs	r0, #23
    1264:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1268:	0b3a0e03 	bleq	e84a7c <__Stack_Size+0xe8467c>
    126c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1270:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1274:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1278:	00130119 	andseq	r0, r3, r9, lsl r1
    127c:	00052400 	andeq	r2, r5, r0, lsl #8
    1280:	0b3a0e03 	bleq	e84a94 <__Stack_Size+0xe84694>
    1284:	1349053b 	movtne	r0, #38203	; 0x953b
    1288:	00001802 	andeq	r1, r0, r2, lsl #16
    128c:	3f002e25 	svccc	0x00002e25
    1290:	3a0e0319 	bcc	381efc <__Stack_Size+0x381afc>
    1294:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1298:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    129c:	97184006 	ldrls	r4, [r8, -r6]
    12a0:	00001942 	andeq	r1, r0, r2, asr #18
    12a4:	3f002e26 	svccc	0x00002e26
    12a8:	3a0e0319 	bcc	381f14 <__Stack_Size+0x381b14>
    12ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12b0:	00193c19 	andseq	r3, r9, r9, lsl ip
    12b4:	012e2700 	teqeq	lr, r0, lsl #14
    12b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12bc:	0b3b0b3a 	bleq	ec3fac <__Stack_Size+0xec3bac>
    12c0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    12c4:	00001301 	andeq	r1, r0, r1, lsl #6
    12c8:	49000528 	stmdbmi	r0, {r3, r5, r8, sl}
    12cc:	29000013 	stmdbcs	r0, {r0, r1, r4}
    12d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    12d4:	0b3a0e03 	bleq	e84ae8 <__Stack_Size+0xe846e8>
    12d8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    12dc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    12e0:	01000000 	mrseq	r0, (UNDEF: 0)
    12e4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    12e8:	0e030b13 	vmoveq.32	d3[0], r0
    12ec:	01110e1b 	tsteq	r1, fp, lsl lr
    12f0:	17100612 			; <UNDEFINED> instruction: 0x17100612
    12f4:	24020000 	strcs	r0, [r2], #-0
    12f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    12fc:	000e030b 	andeq	r0, lr, fp, lsl #6
    1300:	00160300 	andseq	r0, r6, r0, lsl #6
    1304:	0b3a0803 	bleq	e83318 <__Stack_Size+0xe82f18>
    1308:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    130c:	16040000 	strne	r0, [r4], -r0
    1310:	3a0e0300 	bcc	381f18 <__Stack_Size+0x381b18>
    1314:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1318:	05000013 	streq	r0, [r0, #-19]
    131c:	13490035 	movtne	r0, #36917	; 0x9035
    1320:	04060000 	streq	r0, [r6], #-0
    1324:	3a0b0b01 	bcc	2c3f30 <__Stack_Size+0x2c3b30>
    1328:	010b3b0b 	tsteq	fp, fp, lsl #22
    132c:	07000013 	smladeq	r0, r3, r0, r0
    1330:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1334:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1338:	03002808 	movweq	r2, #2056	; 0x808
    133c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1340:	01130900 	tsteq	r3, r0, lsl #18
    1344:	0b3a0b0b 	bleq	e83f78 <__Stack_Size+0xe83b78>
    1348:	1301053b 	movwne	r0, #5435	; 0x153b
    134c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1350:	3a080300 	bcc	201f58 <__Stack_Size+0x201b58>
    1354:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1358:	000b3813 	andeq	r3, fp, r3, lsl r8
    135c:	00160b00 	andseq	r0, r6, r0, lsl #22
    1360:	0b3a0e03 	bleq	e84b74 <__Stack_Size+0xe84774>
    1364:	1349053b 	movtne	r0, #38203	; 0x953b
    1368:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    136c:	03193f01 	tsteq	r9, #1, 30
    1370:	3b0b3a0e 	blcc	2cfbb0 <__Stack_Size+0x2cf7b0>
    1374:	1119270b 	tstne	r9, fp, lsl #14
    1378:	40061201 	andmi	r1, r6, r1, lsl #4
    137c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1380:	00001301 	andeq	r1, r0, r1, lsl #6
    1384:	0182890d 	orreq	r8, r2, sp, lsl #18
    1388:	31011101 	tstcc	r1, r1, lsl #2
    138c:	00130113 	andseq	r0, r3, r3, lsl r1
    1390:	828a0e00 	addhi	r0, sl, #0, 28
    1394:	18020001 	stmdane	r2, {r0}
    1398:	00184291 	mulseq	r8, r1, r2
    139c:	82890f00 	addhi	r0, r9, #0, 30
    13a0:	01110101 	tsteq	r1, r1, lsl #2
    13a4:	31194295 			; <UNDEFINED> instruction: 0x31194295
    13a8:	10000013 	andne	r0, r0, r3, lsl r0
    13ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    13b0:	0b3b0b3a 	bleq	ec40a0 <__Stack_Size+0xec3ca0>
    13b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    13b8:	05110000 	ldreq	r0, [r1, #-0]
    13bc:	3a0e0300 	bcc	381fc4 <__Stack_Size+0x381bc4>
    13c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13c4:	00170213 	andseq	r0, r7, r3, lsl r2
    13c8:	00341200 	eorseq	r1, r4, r0, lsl #4
    13cc:	0b3a0e03 	bleq	e84be0 <__Stack_Size+0xe847e0>
    13d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13d4:	00001702 	andeq	r1, r0, r2, lsl #14
    13d8:	01828913 	orreq	r8, r2, r3, lsl r9
    13dc:	95011100 	strls	r1, [r1, #-256]	; 0x100
    13e0:	13311942 	teqne	r1, #1081344	; 0x108000
    13e4:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    13e8:	03193f01 	tsteq	r9, #1, 30
    13ec:	3b0b3a0e 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    13f0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    13f4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13f8:	97184006 	ldrls	r4, [r8, -r6]
    13fc:	13011942 	movwne	r1, #6466	; 0x1942
    1400:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1404:	03193f01 	tsteq	r9, #1, 30
    1408:	3b0b3a0e 	blcc	2cfc48 <__Stack_Size+0x2cf848>
    140c:	11192705 	tstne	r9, r5, lsl #14
    1410:	40061201 	andmi	r1, r6, r1, lsl #4
    1414:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1418:	00001301 	andeq	r1, r0, r1, lsl #6
    141c:	03000516 	movweq	r0, #1302	; 0x516
    1420:	3b0b3a0e 	blcc	2cfc60 <__Stack_Size+0x2cf860>
    1424:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1428:	17000017 	smladne	r0, r7, r0, r0
    142c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1430:	0b3a0e03 	bleq	e84c44 <__Stack_Size+0xe84844>
    1434:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1438:	1301193c 	movwne	r1, #6460	; 0x193c
    143c:	05180000 	ldreq	r0, [r8, #-0]
    1440:	00134900 	andseq	r4, r3, r0, lsl #18
    1444:	002e1900 	eoreq	r1, lr, r0, lsl #18
    1448:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    144c:	0b3b0b3a 	bleq	ec413c <__Stack_Size+0xec3d3c>
    1450:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1454:	01000000 	mrseq	r0, (UNDEF: 0)
    1458:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    145c:	0e030b13 	vmoveq.32	d3[0], r0
    1460:	01110e1b 	tsteq	r1, fp, lsl lr
    1464:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1468:	24020000 	strcs	r0, [r2], #-0
    146c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1470:	000e030b 	andeq	r0, lr, fp, lsl #6
    1474:	00160300 	andseq	r0, r6, r0, lsl #6
    1478:	0b3a0803 	bleq	e8348c <__Stack_Size+0xe8308c>
    147c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1480:	26040000 	strcs	r0, [r4], -r0
    1484:	00134900 	andseq	r4, r3, r0, lsl #18
    1488:	00160500 	andseq	r0, r6, r0, lsl #10
    148c:	0b3a0e03 	bleq	e84ca0 <__Stack_Size+0xe848a0>
    1490:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1494:	35060000 	strcc	r0, [r6, #-0]
    1498:	00134900 	andseq	r4, r3, r0, lsl #18
    149c:	01040700 	tsteq	r4, r0, lsl #14
    14a0:	0b3a0b0b 	bleq	e840d4 <__Stack_Size+0xe83cd4>
    14a4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    14a8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    14ac:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    14b0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    14b4:	08030028 	stmdaeq	r3, {r3, r5}
    14b8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    14bc:	0b01130a 	bleq	460ec <__Stack_Size+0x45cec>
    14c0:	3b0b3a0b 	blcc	2cfcf4 <__Stack_Size+0x2cf8f4>
    14c4:	00130105 	andseq	r0, r3, r5, lsl #2
    14c8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    14cc:	0b3a0803 	bleq	e834e0 <__Stack_Size+0xe830e0>
    14d0:	1349053b 	movtne	r0, #38203	; 0x953b
    14d4:	00000b38 	andeq	r0, r0, r8, lsr fp
    14d8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    14dc:	3b0b3a0e 	blcc	2cfd1c <__Stack_Size+0x2cf91c>
    14e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    14e4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    14e8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    14ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14f0:	00001349 	andeq	r1, r0, r9, asr #6
    14f4:	0b01130e 	bleq	46134 <__Stack_Size+0x45d34>
    14f8:	3b0b3a0b 	blcc	2cfd2c <__Stack_Size+0x2cf92c>
    14fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1500:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1504:	0b3a0e03 	bleq	e84d18 <__Stack_Size+0xe84918>
    1508:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    150c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1510:	3f002e10 	svccc	0x00002e10
    1514:	3a0e0319 	bcc	382180 <__Stack_Size+0x381d80>
    1518:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    151c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1520:	97184006 	ldrls	r4, [r8, -r6]
    1524:	00001942 	andeq	r1, r0, r2, asr #18
    1528:	3f012e11 	svccc	0x00012e11
    152c:	3a0e0319 	bcc	382198 <__Stack_Size+0x381d98>
    1530:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1534:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1538:	97184006 	ldrls	r4, [r8, -r6]
    153c:	13011942 	movwne	r1, #6466	; 0x1942
    1540:	05120000 	ldreq	r0, [r2, #-0]
    1544:	3a0e0300 	bcc	38214c <__Stack_Size+0x381d4c>
    1548:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    154c:	00180213 	andseq	r0, r8, r3, lsl r2
    1550:	00051300 	andeq	r1, r5, r0, lsl #6
    1554:	0b3a0e03 	bleq	e84d68 <__Stack_Size+0xe84968>
    1558:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    155c:	00001702 	andeq	r1, r0, r2, lsl #14
    1560:	03003414 	movweq	r3, #1044	; 0x414
    1564:	3b0b3a0e 	blcc	2cfda4 <__Stack_Size+0x2cf9a4>
    1568:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    156c:	15000017 	strne	r0, [r0, #-23]
    1570:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1574:	0b3a0e03 	bleq	e84d88 <__Stack_Size+0xe84988>
    1578:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    157c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1580:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1584:	00130119 	andseq	r0, r3, r9, lsl r1
    1588:	00051600 	andeq	r1, r5, r0, lsl #12
    158c:	0b3a0e03 	bleq	e84da0 <__Stack_Size+0xe849a0>
    1590:	1349053b 	movtne	r0, #38203	; 0x953b
    1594:	00001802 	andeq	r1, r0, r2, lsl #16
    1598:	03000517 	movweq	r0, #1303	; 0x517
    159c:	3b0b3a0e 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15a0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    15a4:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    15a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    15b0:	17021349 	strne	r1, [r2, -r9, asr #6]
    15b4:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    15b8:	03193f00 	tsteq	r9, #0, 30
    15bc:	3b0b3a0e 	blcc	2cfdfc <__Stack_Size+0x2cf9fc>
    15c0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    15c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    15c8:	97184006 	ldrls	r4, [r8, -r6]
    15cc:	00001942 	andeq	r1, r0, r2, asr #18
    15d0:	0300341a 	movweq	r3, #1050	; 0x41a
    15d4:	3b0b3a08 	blcc	2cfdfc <__Stack_Size+0x2cf9fc>
    15d8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    15dc:	1b000017 	blne	1640 <__Stack_Size+0x1240>
    15e0:	0b0b000f 	bleq	2c1624 <__Stack_Size+0x2c1224>
    15e4:	00001349 	andeq	r1, r0, r9, asr #6
    15e8:	3f012e1c 	svccc	0x00012e1c
    15ec:	3a0e0319 	bcc	382258 <__Stack_Size+0x381e58>
    15f0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15f4:	11134919 	tstne	r3, r9, lsl r9
    15f8:	40061201 	andmi	r1, r6, r1, lsl #4
    15fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1600:	00001301 	andeq	r1, r0, r1, lsl #6
    1604:	3f012e1d 	svccc	0x00012e1d
    1608:	3a0e0319 	bcc	382274 <__Stack_Size+0x381e74>
    160c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1610:	11134919 	tstne	r3, r9, lsl r9
    1614:	40061201 	andmi	r1, r6, r1, lsl #4
    1618:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    161c:	00001301 	andeq	r1, r0, r1, lsl #6
    1620:	0300341e 	movweq	r3, #1054	; 0x41e
    1624:	3b0b3a0e 	blcc	2cfe64 <__Stack_Size+0x2cfa64>
    1628:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    162c:	1f000018 	svcne	0x00000018
    1630:	01018289 	smlabbeq	r1, r9, r2, r8
    1634:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1638:	00001301 	andeq	r1, r0, r1, lsl #6
    163c:	01828a20 	orreq	r8, r2, r0, lsr #20
    1640:	91180200 	tstls	r8, r0, lsl #4
    1644:	00001842 	andeq	r1, r0, r2, asr #16
    1648:	01828921 	orreq	r8, r2, r1, lsr #18
    164c:	31011101 	tstcc	r1, r1, lsl #2
    1650:	22000013 	andcs	r0, r0, #19
    1654:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1658:	0b3a0e03 	bleq	e84e6c <__Stack_Size+0xe84a6c>
    165c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1660:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1664:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1668:	23000019 	movwcs	r0, #25
    166c:	13490101 	movtne	r0, #37121	; 0x9101
    1670:	00001301 	andeq	r1, r0, r1, lsl #6
    1674:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
    1678:	000b2f13 	andeq	r2, fp, r3, lsl pc
    167c:	11010000 	mrsne	r0, (UNDEF: 1)
    1680:	130e2501 	movwne	r2, #58625	; 0xe501
    1684:	1b0e030b 	blne	3822b8 <__Stack_Size+0x381eb8>
    1688:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    168c:	00171006 	andseq	r1, r7, r6
    1690:	00240200 	eoreq	r0, r4, r0, lsl #4
    1694:	0b3e0b0b 	bleq	f842c8 <__Stack_Size+0xf83ec8>
    1698:	00000e03 	andeq	r0, r0, r3, lsl #28
    169c:	03001603 	movweq	r1, #1539	; 0x603
    16a0:	3b0b3a08 	blcc	2cfec8 <__Stack_Size+0x2cfac8>
    16a4:	0013490b 	andseq	r4, r3, fp, lsl #18
    16a8:	00160400 	andseq	r0, r6, r0, lsl #8
    16ac:	0b3a0e03 	bleq	e84ec0 <__Stack_Size+0xe84ac0>
    16b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    16b4:	35050000 	strcc	r0, [r5, #-0]
    16b8:	00134900 	andseq	r4, r3, r0, lsl #18
    16bc:	00260600 	eoreq	r0, r6, r0, lsl #12
    16c0:	00001349 	andeq	r1, r0, r9, asr #6
    16c4:	0b010407 	bleq	426e8 <__Stack_Size+0x422e8>
    16c8:	3b0b3a0b 	blcc	2cfefc <__Stack_Size+0x2cfafc>
    16cc:	0013010b 	andseq	r0, r3, fp, lsl #2
    16d0:	00280800 	eoreq	r0, r8, r0, lsl #16
    16d4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    16d8:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    16dc:	1c080300 	stcne	3, cr0, [r8], {-0}
    16e0:	0a00000d 	beq	171c <__Stack_Size+0x131c>
    16e4:	0b0b0113 	bleq	2c1b38 <__Stack_Size+0x2c1738>
    16e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16ec:	00001301 	andeq	r1, r0, r1, lsl #6
    16f0:	03000d0b 	movweq	r0, #3339	; 0xd0b
    16f4:	3b0b3a0e 	blcc	2cff34 <__Stack_Size+0x2cfb34>
    16f8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    16fc:	0c00000b 	stceq	0, cr0, [r0], {11}
    1700:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1704:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1708:	0b381349 	bleq	e06434 <__Stack_Size+0xe06034>
    170c:	160d0000 	strne	r0, [sp], -r0
    1710:	3a0e0300 	bcc	382318 <__Stack_Size+0x381f18>
    1714:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1718:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    171c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1720:	0b3a0e03 	bleq	e84f34 <__Stack_Size+0xe84b34>
    1724:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1728:	06120111 			; <UNDEFINED> instruction: 0x06120111
    172c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1730:	00130119 	andseq	r0, r3, r9, lsl r1
    1734:	00050f00 	andeq	r0, r5, r0, lsl #30
    1738:	0b3a0e03 	bleq	e84f4c <__Stack_Size+0xe84b4c>
    173c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1740:	00001802 	andeq	r1, r0, r2, lsl #16
    1744:	03000510 	movweq	r0, #1296	; 0x510
    1748:	3b0b3a0e 	blcc	2cff88 <__Stack_Size+0x2cfb88>
    174c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1750:	11000017 	tstne	r0, r7, lsl r0
    1754:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1758:	0b3a0e03 	bleq	e84f6c <__Stack_Size+0xe84b6c>
    175c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1760:	01111349 	tsteq	r1, r9, asr #6
    1764:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1768:	00194297 	mulseq	r9, r7, r2
    176c:	012e1200 	teqeq	lr, r0, lsl #4
    1770:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1774:	0b3b0b3a 	bleq	ec4464 <__Stack_Size+0xec4064>
    1778:	13491927 	movtne	r1, #39207	; 0x9927
    177c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1780:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1784:	13000019 	movwne	r0, #25
    1788:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    178c:	0b3b0b3a 	bleq	ec447c <__Stack_Size+0xec407c>
    1790:	17021349 	strne	r1, [r2, -r9, asr #6]
    1794:	34140000 	ldrcc	r0, [r4], #-0
    1798:	3a080300 	bcc	2023a0 <__Stack_Size+0x201fa0>
    179c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17a0:	00170213 	andseq	r0, r7, r3, lsl r2
    17a4:	11010000 	mrsne	r0, (UNDEF: 1)
    17a8:	130e2501 	movwne	r2, #58625	; 0xe501
    17ac:	1b0e030b 	blne	3823e0 <__Stack_Size+0x381fe0>
    17b0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    17b4:	00171006 	andseq	r1, r7, r6
    17b8:	00240200 	eoreq	r0, r4, r0, lsl #4
    17bc:	0b3e0b0b 	bleq	f843f0 <__Stack_Size+0xf83ff0>
    17c0:	00000e03 	andeq	r0, r0, r3, lsl #28
    17c4:	03001603 	movweq	r1, #1539	; 0x603
    17c8:	3b0b3a08 	blcc	2cfff0 <__Stack_Size+0x2cfbf0>
    17cc:	0013490b 	andseq	r4, r3, fp, lsl #18
    17d0:	00160400 	andseq	r0, r6, r0, lsl #8
    17d4:	0b3a0e03 	bleq	e84fe8 <__Stack_Size+0xe84be8>
    17d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17dc:	35050000 	strcc	r0, [r5, #-0]
    17e0:	00134900 	andseq	r4, r3, r0, lsl #18
    17e4:	01040600 	tsteq	r4, r0, lsl #12
    17e8:	0b3a0b0b 	bleq	e8441c <__Stack_Size+0xe8401c>
    17ec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17f0:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    17f4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    17f8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    17fc:	08030028 	stmdaeq	r3, {r3, r5}
    1800:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1804:	0b011309 	bleq	46430 <__Stack_Size+0x46030>
    1808:	3b0b3a0b 	blcc	2d003c <__Stack_Size+0x2cfc3c>
    180c:	00130105 	andseq	r0, r3, r5, lsl #2
    1810:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1814:	0b3a0803 	bleq	e83828 <__Stack_Size+0xe83428>
    1818:	1349053b 	movtne	r0, #38203	; 0x953b
    181c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1820:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1824:	3b0b3a0e 	blcc	2d0064 <__Stack_Size+0x2cfc64>
    1828:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    182c:	0c00000b 	stceq	0, cr0, [r0], {11}
    1830:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1834:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1838:	00001349 	andeq	r1, r0, r9, asr #6
    183c:	0b01130d 	bleq	46478 <__Stack_Size+0x46078>
    1840:	3b0b3a0b 	blcc	2d0074 <__Stack_Size+0x2cfc74>
    1844:	0013010b 	andseq	r0, r3, fp, lsl #2
    1848:	000d0e00 	andeq	r0, sp, r0, lsl #28
    184c:	0b3a0e03 	bleq	e85060 <__Stack_Size+0xe84c60>
    1850:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1854:	00000b38 	andeq	r0, r0, r8, lsr fp
    1858:	3f012e0f 	svccc	0x00012e0f
    185c:	3a0e0319 	bcc	3824c8 <__Stack_Size+0x3820c8>
    1860:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1864:	010b2019 	tsteq	fp, r9, lsl r0
    1868:	10000013 	andne	r0, r0, r3, lsl r0
    186c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1870:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1874:	00001349 	andeq	r1, r0, r9, asr #6
    1878:	03003411 	movweq	r3, #1041	; 0x411
    187c:	3b0b3a0e 	blcc	2d00bc <__Stack_Size+0x2cfcbc>
    1880:	00134905 	andseq	r4, r3, r5, lsl #18
    1884:	000f1200 	andeq	r1, pc, r0, lsl #4
    1888:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    188c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1890:	3a0e0301 	bcc	38249c <__Stack_Size+0x38209c>
    1894:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1898:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    189c:	97184006 	ldrls	r4, [r8, -r6]
    18a0:	13011942 	movwne	r1, #6466	; 0x1942
    18a4:	05140000 	ldreq	r0, [r4, #-0]
    18a8:	3a0e0300 	bcc	3824b0 <__Stack_Size+0x3820b0>
    18ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b0:	00180213 	andseq	r0, r8, r3, lsl r2
    18b4:	00051500 	andeq	r1, r5, r0, lsl #10
    18b8:	0b3a0e03 	bleq	e850cc <__Stack_Size+0xe84ccc>
    18bc:	1349053b 	movtne	r0, #38203	; 0x953b
    18c0:	00001702 	andeq	r1, r0, r2, lsl #14
    18c4:	03003416 	movweq	r3, #1046	; 0x416
    18c8:	3b0b3a0e 	blcc	2d0108 <__Stack_Size+0x2cfd08>
    18cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d0:	17000017 	smladne	r0, r7, r0, r0
    18d4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    18d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e0:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    18e4:	03193f01 	tsteq	r9, #1, 30
    18e8:	3b0b3a0e 	blcc	2d0128 <__Stack_Size+0x2cfd28>
    18ec:	1119270b 	tstne	r9, fp, lsl #14
    18f0:	40061201 	andmi	r1, r6, r1, lsl #4
    18f4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    18f8:	00001301 	andeq	r1, r0, r1, lsl #6
    18fc:	03000519 	movweq	r0, #1305	; 0x519
    1900:	3b0b3a0e 	blcc	2d0140 <__Stack_Size+0x2cfd40>
    1904:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1908:	1a000017 	bne	196c <__Stack_Size+0x156c>
    190c:	01018289 	smlabbeq	r1, r9, r2, r8
    1910:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1914:	00001301 	andeq	r1, r0, r1, lsl #6
    1918:	01828a1b 	orreq	r8, r2, fp, lsl sl
    191c:	91180200 	tstls	r8, r0, lsl #4
    1920:	00001842 	andeq	r1, r0, r2, asr #16
    1924:	0182891c 	orreq	r8, r2, ip, lsl r9
    1928:	95011101 	strls	r1, [r1, #-257]	; 0x101
    192c:	13311942 	teqne	r1, #1081344	; 0x108000
    1930:	00001301 	andeq	r1, r0, r1, lsl #6
    1934:	0182891d 	orreq	r8, r2, sp, lsl r9
    1938:	95011101 	strls	r1, [r1, #-257]	; 0x101
    193c:	13311942 	teqne	r1, #1081344	; 0x108000
    1940:	051e0000 	ldreq	r0, [lr, #-0]
    1944:	3a0e0300 	bcc	38254c <__Stack_Size+0x38214c>
    1948:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    194c:	00180213 	andseq	r0, r8, r3, lsl r2
    1950:	00341f00 	eorseq	r1, r4, r0, lsl #30
    1954:	0b3a0e03 	bleq	e85168 <__Stack_Size+0xe84d68>
    1958:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    195c:	00001702 	andeq	r1, r0, r2, lsl #14
    1960:	3f012e20 	svccc	0x00012e20
    1964:	3a0e0319 	bcc	3825d0 <__Stack_Size+0x3821d0>
    1968:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    196c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1970:	97184006 	ldrls	r4, [r8, -r6]
    1974:	13011942 	movwne	r1, #6466	; 0x1942
    1978:	1d210000 	stcne	0, cr0, [r1, #-0]
    197c:	11133101 	tstne	r3, r1, lsl #2
    1980:	58061201 	stmdapl	r6, {r0, r9, ip}
    1984:	0005590b 	andeq	r5, r5, fp, lsl #18
    1988:	00052200 	andeq	r2, r5, r0, lsl #4
    198c:	17021331 	smladxne	r2, r1, r3, r1
    1990:	05230000 	streq	r0, [r3, #-0]!
    1994:	02133100 	andseq	r3, r3, #0, 2
    1998:	24000018 	strcs	r0, [r0], #-24
    199c:	0111010b 	tsteq	r1, fp, lsl #2
    19a0:	00000612 	andeq	r0, r0, r2, lsl r6
    19a4:	31003425 	tstcc	r0, r5, lsr #8
    19a8:	00170213 	andseq	r0, r7, r3, lsl r2
    19ac:	011d2600 	tsteq	sp, r0, lsl #12
    19b0:	01111331 	tsteq	r1, r1, lsr r3
    19b4:	0b580612 	bleq	1603204 <__Stack_Size+0x1602e04>
    19b8:	13010559 	movwne	r0, #5465	; 0x1559
    19bc:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    19c0:	11000182 	smlabbne	r0, r2, r1, r0
    19c4:	00133101 	andseq	r3, r3, r1, lsl #2
    19c8:	82892800 	addhi	r2, r9, #0, 16
    19cc:	01110101 	tsteq	r1, r1, lsl #2
    19d0:	00001331 	andeq	r1, r0, r1, lsr r3
    19d4:	31012e29 	tstcc	r1, r9, lsr #28
    19d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19dc:	97184006 	ldrls	r4, [r8, -r6]
    19e0:	13011942 	movwne	r1, #6466	; 0x1942
    19e4:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    19e8:	3a0e0301 	bcc	3825f4 <__Stack_Size+0x3821f4>
    19ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19f0:	010b2019 	tsteq	fp, r9, lsl r0
    19f4:	2b000013 	blcs	1a48 <__Stack_Size+0x1648>
    19f8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    19fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a00:	00001349 	andeq	r1, r0, r9, asr #6
    1a04:	31011d2c 	tstcc	r1, ip, lsr #26
    1a08:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    1a0c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1a10:	00130105 	andseq	r0, r3, r5, lsl #2
    1a14:	010b2d00 	tsteq	fp, r0, lsl #26
    1a18:	00001755 	andeq	r1, r0, r5, asr r7
    1a1c:	3f012e2e 	svccc	0x00012e2e
    1a20:	3a0e0319 	bcc	38268c <__Stack_Size+0x38228c>
    1a24:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1a28:	11134919 	tstne	r3, r9, lsl r9
    1a2c:	40061201 	andmi	r1, r6, r1, lsl #4
    1a30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1a34:	00001301 	andeq	r1, r0, r1, lsl #6
    1a38:	3f012e2f 	svccc	0x00012e2f
    1a3c:	3a0e0319 	bcc	3826a8 <__Stack_Size+0x3822a8>
    1a40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1a44:	01193c19 	tsteq	r9, r9, lsl ip
    1a48:	30000013 	andcc	r0, r0, r3, lsl r0
    1a4c:	13490005 	movtne	r0, #36869	; 0x9005
    1a50:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
    1a54:	03193f01 	tsteq	r9, #1, 30
    1a58:	3b0b3a0e 	blcc	2d0298 <__Stack_Size+0x2cfe98>
    1a5c:	3c192705 	ldccc	7, cr2, [r9], {5}
    1a60:	00000019 	andeq	r0, r0, r9, lsl r0
    1a64:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1a68:	030b130e 	movweq	r1, #45838	; 0xb30e
    1a6c:	110e1b0e 	tstne	lr, lr, lsl #22
    1a70:	10061201 	andne	r1, r6, r1, lsl #4
    1a74:	02000017 	andeq	r0, r0, #23
    1a78:	0b0b0024 	bleq	2c1b10 <__Stack_Size+0x2c1710>
    1a7c:	0e030b3e 	vmoveq.16	d3[0], r0
    1a80:	16030000 	strne	r0, [r3], -r0
    1a84:	3a080300 	bcc	20268c <__Stack_Size+0x20228c>
    1a88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a8c:	04000013 	streq	r0, [r0], #-19
    1a90:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1a94:	0b3b0b3a 	bleq	ec4784 <__Stack_Size+0xec4384>
    1a98:	00001349 	andeq	r1, r0, r9, asr #6
    1a9c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1aa0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1aa4:	0b0b0104 	bleq	2c1ebc <__Stack_Size+0x2c1abc>
    1aa8:	0b3b0b3a 	bleq	ec4798 <__Stack_Size+0xec4398>
    1aac:	00001301 	andeq	r1, r0, r1, lsl #6
    1ab0:	03002807 	movweq	r2, #2055	; 0x807
    1ab4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1ab8:	00280800 	eoreq	r0, r8, r0, lsl #16
    1abc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1ac0:	13090000 	movwne	r0, #36864	; 0x9000
    1ac4:	3a0b0b01 	bcc	2c46d0 <__Stack_Size+0x2c42d0>
    1ac8:	01053b0b 	tsteq	r5, fp, lsl #22
    1acc:	0a000013 	beq	1b20 <__Stack_Size+0x1720>
    1ad0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1ad4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ad8:	0b381349 	bleq	e06804 <__Stack_Size+0xe06404>
    1adc:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1ae0:	3a0e0300 	bcc	3826e8 <__Stack_Size+0x3822e8>
    1ae4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ae8:	000b3813 	andeq	r3, fp, r3, lsl r8
    1aec:	00160c00 	andseq	r0, r6, r0, lsl #24
    1af0:	0b3a0e03 	bleq	e85304 <__Stack_Size+0xe84f04>
    1af4:	1349053b 	movtne	r0, #38203	; 0x953b
    1af8:	130d0000 	movwne	r0, #53248	; 0xd000
    1afc:	3a0b0b01 	bcc	2c4708 <__Stack_Size+0x2c4308>
    1b00:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b04:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1b08:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b0c:	0b3b0b3a 	bleq	ec47fc <__Stack_Size+0xec43fc>
    1b10:	0b381349 	bleq	e0683c <__Stack_Size+0xe0643c>
    1b14:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1b18:	03193f01 	tsteq	r9, #1, 30
    1b1c:	3b0b3a0e 	blcc	2d035c <__Stack_Size+0x2cff5c>
    1b20:	1119270b 	tstne	r9, fp, lsl #14
    1b24:	40061201 	andmi	r1, r6, r1, lsl #4
    1b28:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b2c:	00001301 	andeq	r1, r0, r1, lsl #6
    1b30:	03000510 	movweq	r0, #1296	; 0x510
    1b34:	3b0b3a0e 	blcc	2d0374 <__Stack_Size+0x2cff74>
    1b38:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b3c:	11000017 	tstne	r0, r7, lsl r0
    1b40:	01018289 	smlabbeq	r1, r9, r2, r8
    1b44:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1b48:	00001301 	andeq	r1, r0, r1, lsl #6
    1b4c:	01828a12 	orreq	r8, r2, r2, lsl sl
    1b50:	91180200 	tstls	r8, r0, lsl #4
    1b54:	00001842 	andeq	r1, r0, r2, asr #16
    1b58:	01828913 	orreq	r8, r2, r3, lsl r9
    1b5c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1b60:	13311942 	teqne	r1, #1081344	; 0x108000
    1b64:	00001301 	andeq	r1, r0, r1, lsl #6
    1b68:	01828914 	orreq	r8, r2, r4, lsl r9
    1b6c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1b70:	13311942 	teqne	r1, #1081344	; 0x108000
    1b74:	0f150000 	svceq	0x00150000
    1b78:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1b7c:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1b80:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1b84:	0b3b0b3a 	bleq	ec4874 <__Stack_Size+0xec4474>
    1b88:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b8c:	34170000 	ldrcc	r0, [r7], #-0
    1b90:	3a0e0300 	bcc	382798 <__Stack_Size+0x382398>
    1b94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b98:	00180213 	andseq	r0, r8, r3, lsl r2
    1b9c:	82891800 	addhi	r1, r9, #0, 16
    1ba0:	01110101 	tsteq	r1, r1, lsl #2
    1ba4:	00001331 	andeq	r1, r0, r1, lsr r3
    1ba8:	03000519 	movweq	r0, #1305	; 0x519
    1bac:	3b0b3a0e 	blcc	2d03ec <__Stack_Size+0x2cffec>
    1bb0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1bb4:	1a000018 	bne	1c1c <__Stack_Size+0x181c>
    1bb8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1bc0:	17021349 	strne	r1, [r2, -r9, asr #6]
    1bc4:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    1bc8:	03193f01 	tsteq	r9, #1, 30
    1bcc:	3b0b3a0e 	blcc	2d040c <__Stack_Size+0x2d000c>
    1bd0:	11192705 	tstne	r9, r5, lsl #14
    1bd4:	40061201 	andmi	r1, r6, r1, lsl #4
    1bd8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1bdc:	00001301 	andeq	r1, r0, r1, lsl #6
    1be0:	0300051c 	movweq	r0, #1308	; 0x51c
    1be4:	3b0b3a0e 	blcc	2d0424 <__Stack_Size+0x2d0024>
    1be8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1bec:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    1bf0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1bf4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1bf8:	17021349 	strne	r1, [r2, -r9, asr #6]
    1bfc:	341e0000 	ldrcc	r0, [lr], #-0
    1c00:	3a0e0300 	bcc	382808 <__Stack_Size+0x382408>
    1c04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c08:	00180213 	andseq	r0, r8, r3, lsl r2
    1c0c:	012e1f00 	teqeq	lr, r0, lsl #30
    1c10:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c14:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c18:	13491927 	movtne	r1, #39207	; 0x9927
    1c1c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c20:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c24:	00130119 	andseq	r0, r3, r9, lsl r1
    1c28:	00342000 	eorseq	r2, r4, r0
    1c2c:	0b3a0e03 	bleq	e85440 <__Stack_Size+0xe85040>
    1c30:	1349053b 	movtne	r0, #38203	; 0x953b
    1c34:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1c38:	03193f01 	tsteq	r9, #1, 30
    1c3c:	3b0b3a0e 	blcc	2d047c <__Stack_Size+0x2d007c>
    1c40:	3c192705 	ldccc	7, cr2, [r9], {5}
    1c44:	00130119 	andseq	r0, r3, r9, lsl r1
    1c48:	00052200 	andeq	r2, r5, r0, lsl #4
    1c4c:	00001349 	andeq	r1, r0, r9, asr #6
    1c50:	00110100 	andseq	r0, r1, r0, lsl #2
    1c54:	01110610 	tsteq	r1, r0, lsl r6
    1c58:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1c5c:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    1c60:	00000513 	andeq	r0, r0, r3, lsl r5
    1c64:	01110100 	tsteq	r1, r0, lsl #2
    1c68:	0b130e25 	bleq	4c5504 <__Stack_Size+0x4c5104>
    1c6c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1c70:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c74:	00001710 	andeq	r1, r0, r0, lsl r7
    1c78:	0b002402 	bleq	ac88 <__Stack_Size+0xa888>
    1c7c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1c80:	0300000e 	movweq	r0, #14
    1c84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1c90:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c98:	00130119 	andseq	r0, r3, r9, lsl r1
    1c9c:	00340400 	eorseq	r0, r4, r0, lsl #8
    1ca0:	0b3a0e03 	bleq	e854b4 <__Stack_Size+0xe850b4>
    1ca4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ca8:	00001702 	andeq	r1, r0, r2, lsl #14
    1cac:	01828905 	orreq	r8, r2, r5, lsl #18
    1cb0:	31011100 	mrscc	r1, (UNDEF: 17)
    1cb4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1cb8:	0b0b000f 	bleq	2c1cfc <__Stack_Size+0x2c18fc>
    1cbc:	00001349 	andeq	r1, r0, r9, asr #6
    1cc0:	03003407 	movweq	r3, #1031	; 0x407
    1cc4:	3b0b3a0e 	blcc	2d0504 <__Stack_Size+0x2d0104>
    1cc8:	3f13490b 	svccc	0x0013490b
    1ccc:	00193c19 	andseq	r3, r9, r9, lsl ip
    1cd0:	00340800 	eorseq	r0, r4, r0, lsl #16
    1cd4:	0b3a0e03 	bleq	e854e8 <__Stack_Size+0xe850e8>
    1cd8:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1cdc:	0000193c 	andeq	r1, r0, ip, lsr r9
    1ce0:	49010109 	stmdbmi	r1, {r0, r3, r8}
    1ce4:	00130113 	andseq	r0, r3, r3, lsl r1
    1ce8:	00210a00 	eoreq	r0, r1, r0, lsl #20
    1cec:	0b2f1349 	bleq	bc6a18 <__Stack_Size+0xbc6618>
    1cf0:	150b0000 	strne	r0, [fp, #-0]
    1cf4:	00192700 	andseq	r2, r9, r0, lsl #14
    1cf8:	00340c00 	eorseq	r0, r4, r0, lsl #24
    1cfc:	0b3a0e03 	bleq	e85510 <__Stack_Size+0xe85110>
    1d00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1d04:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1d08:	260d0000 	strcs	r0, [sp], -r0
    1d0c:	00134900 	andseq	r4, r3, r0, lsl #18
    1d10:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    1d14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d18:	0b3b0b3a 	bleq	ec4a08 <__Stack_Size+0xec4608>
    1d1c:	13491927 	movtne	r1, #39207	; 0x9927
    1d20:	0000193c 	andeq	r1, r0, ip, lsr r9
    1d24:	0b00240f 	bleq	ad68 <__Stack_Size+0xa968>
    1d28:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d2c:	00000008 	andeq	r0, r0, r8

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000c52 	andeq	r0, r0, r2, asr ip
       4:	01930002 	orrseq	r0, r3, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	41010000 	mrsmi	r0, (UNDEF: 1)
      1c:	732f5050 	teqvc	pc, #80	; 0x50
      20:	73006372 	movwvc	r6, #882	; 0x372
      24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
      30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      34:	50504100 	subspl	r4, r0, r0, lsl #2
      38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      3c:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
      40:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
      44:	206d6172 	rsbcs	r6, sp, r2, ror r1
      48:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0x966
      4c:	78282073 	stmdavc	r8!, {r0, r1, r4, r5, r6, sp}
      50:	5c293638 	stcpl	6, cr3, [r9], #-224	; 0xffffff20
      54:	20756e67 	rsbscs	r6, r5, r7, ror #28
      58:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; fffffe90 <SCS_BASE+0x1fff1e90>
      5c:	72612073 	rsbvc	r2, r1, #115	; 0x73
      60:	6d65206d 	stclvs	0, cr2, [r5, #-436]!	; 0xfffffe4c
      64:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
      68:	345c6465 	ldrbcc	r6, [ip], #-1125	; 0x465
      6c:	3220382e 	eorcc	r3, r0, #3014656	; 0x2e0000
      70:	71343130 	teqvc	r4, r0, lsr r1
      74:	72615c32 	rsbvc	r5, r1, #12800	; 0x3200
      78:	6f6e2d6d 	svcvs	0x006e2d6d
      7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
      80:	5c696261 	sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c
      84:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
      88:	5c656475 	cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c
      8c:	6863616d 	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^
      90:	00656e69 	rsbeq	r6, r5, r9, ror #28
      94:	505c3a43 	subspl	r3, ip, r3, asr #20
      98:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
      9c:	46206d61 	strtmi	r6, [r0], -r1, ror #26
      a0:	73656c69 	cmnvc	r5, #26880	; 0x6900
      a4:	38782820 	ldmdacc	r8!, {r5, fp, sp}^
      a8:	475c2936 	smmlarmi	ip, r6, r9, r2
      ac:	5420554e 	strtpl	r5, [r0], #-1358	; 0x54e
      b0:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
      b4:	4d524120 	ldfmie	f4, [r2, #-128]	; 0xffffff80
      b8:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
      bc:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      c0:	2e345c64 	cdpcs	12, 3, cr5, cr4, cr4, {3}
      c4:	30322038 	eorscc	r2, r2, r8, lsr r0
      c8:	32713431 	rsbscc	r3, r1, #822083584	; 0x31000000
      cc:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
      d0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      d4:	61652d65 	cmnvs	r5, r5, ror #26
      d8:	695c6962 	ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^
      dc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
      e0:	00006564 	andeq	r6, r0, r4, ror #10
      e4:	6e69616d 	powvsez	f6, f1, #5.0
      e8:	0100632e 	tsteq	r0, lr, lsr #6
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      fc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     100:	74730000 	ldrbtvc	r0, [r3], #-0
     104:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     108:	5f783031 	svcpl	0x00783031
     10c:	2e70616d 	rpwcssz	f6, f0, #5.0
     110:	00020068 	andeq	r0, r2, r8, rrx
     114:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     118:	31663233 	cmncc	r6, r3, lsr r2
     11c:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     120:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     124:	00020068 	andeq	r0, r2, r8, rrx
     128:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     12c:	31663233 	cmncc	r6, r3, lsr r2
     130:	745f7830 	ldrbvc	r7, [pc], #-2096	; 138 <_Minimum_Stack_Size+0x38>
     134:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
     138:	00000200 	andeq	r0, r0, r0, lsl #4
     13c:	616e7964 	cmnvs	lr, r4, ror #18
     140:	6578696d 	ldrbvs	r6, [r8, #-2413]!	; 0x96d
     144:	64615f6c 	strbtvs	r5, [r1], #-3948	; 0xf6c
     148:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     14c:	61745f73 	cmnvs	r4, r3, ror pc
     150:	73656c62 	cmnvc	r5, #25088	; 0x6200
     154:	0300682e 	movweq	r6, #2094	; 0x82e
     158:	645f0000 	ldrbvs	r0, [pc], #-0	; 160 <_Minimum_Stack_Size+0x60>
     15c:	75616665 	strbvc	r6, [r1, #-1637]!	; 0x665
     160:	745f746c 	ldrbvc	r7, [pc], #-1132	; 168 <_Minimum_Stack_Size+0x68>
     164:	73657079 	cmnvc	r5, #121	; 0x79
     168:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     16c:	6d630000 	stclvs	0, cr0, [r3, #-0]
     170:	5f303335 	svcpl	0x00303335
     174:	656e754e 	strbvs	r7, [lr, #-1358]!	; 0x54e
     178:	00682e7a 	rsbeq	r2, r8, sl, ror lr
     17c:	6d000003 	stcvs	0, cr0, [r0, #-12]
     180:	2e687461 	cdpcs	4, 6, cr7, cr8, cr1, {3}
     184:	00050068 	andeq	r0, r5, r8, rrx
     188:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     18c:	31663233 	cmncc	r6, r3, lsr r2
     190:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
     194:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
     198:	00000200 	andeq	r0, r0, r0, lsl #4
     19c:	02050000 	andeq	r0, r5, #0
     1a0:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
     1a4:	01038703 	tsteq	r3, r3, lsl #14
     1a8:	94211f13 	strtls	r1, [r1], #-3859	; 0xf13
     1ac:	3d3d3d1f 	ldccc	13, cr3, [sp, #-124]!	; 0xffffff84
     1b0:	3d913d91 	ldccc	13, cr3, [r1, #580]	; 0x244
     1b4:	3d913d3d 	ldccc	13, cr3, [r1, #244]	; 0xf4
     1b8:	3d913d3d 	ldccc	13, cr3, [r1, #244]	; 0xf4
     1bc:	02003d91 	andeq	r3, r0, #9280	; 0x2440
     1c0:	00a10204 	adceq	r0, r1, r4, lsl #4
     1c4:	4b020402 	blmi	811d4 <__Stack_Size+0x80dd4>
     1c8:	02040200 	andeq	r0, r4, #0, 4
     1cc:	3c6b0347 	stclcc	3, cr0, [fp], #-284	; 0xfffffee4
     1d0:	02040200 	andeq	r0, r4, #0, 4
     1d4:	00201f03 	eoreq	r1, r0, r3, lsl #30
     1d8:	1f020402 	svcne	0x00020402
     1dc:	02040200 	andeq	r0, r4, #0, 4
     1e0:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     1e4:	2e069b02 	vmlacs.f64	d9, d6, d2
     1e8:	02040200 	andeq	r0, r4, #0, 4
     1ec:	02002806 	andeq	r2, r0, #393216	; 0x60000
     1f0:	001f0204 	andseq	r0, pc, r4, lsl #4
     1f4:	3d020402 	cfstrscc	mvf0, [r2, #-8]
     1f8:	02040200 	andeq	r0, r4, #0, 4
     1fc:	002e0647 	eoreq	r0, lr, r7, asr #12
     200:	06020402 	streq	r0, [r2], -r2, lsl #8
     204:	04020027 	streq	r0, [r2], #-39	; 0x27
     208:	02004b02 	andeq	r4, r0, #2048	; 0x800
     20c:	069b0204 	ldreq	r0, [fp], r4, lsl #4
     210:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     214:	00270602 	eoreq	r0, r7, r2, lsl #12
     218:	4b020402 	blmi	81228 <__Stack_Size+0x80e28>
     21c:	02040200 	andeq	r0, r4, #0, 4
     220:	3d1f4447 	cfldrscc	mvf4, [pc, #-284]	; 10c <_Minimum_Stack_Size+0xc>
     224:	3d9f3d9f 	ldccc	13, cr3, [pc, #636]	; 4a8 <__Stack_Size+0xa8>
     228:	3d9f3d4b 	ldccc	13, cr3, [pc, #300]	; 35c <_Minimum_Stack_Size+0x25c>
     22c:	02040200 	andeq	r0, r4, #0, 4
     230:	0402005b 	streq	r0, [r2], #-91	; 0x5b
     234:	02005902 	andeq	r5, r0, #32768	; 0x8000
     238:	44470204 	strbmi	r0, [r7], #-516	; 0x204
     23c:	3d4b3d1f 	stclcc	13, cr3, [fp, #-124]	; 0xffffff84
     240:	3d9f3d9f 	ldccc	13, cr3, [pc, #636]	; 4c4 <__Stack_Size+0xc4>
     244:	3d9f3d4b 	ldccc	13, cr3, [pc, #300]	; 378 <_Minimum_Stack_Size+0x278>
     248:	3d9f3d4b 	ldccc	13, cr3, [pc, #300]	; 37c <_Minimum_Stack_Size+0x27c>
     24c:	02003d9f 	andeq	r3, r0, #10176	; 0x27c0
     250:	00af0204 	adceq	r0, pc, r4, lsl #4
     254:	59020402 	stmdbpl	r2, {r1, sl}
     258:	02040200 	andeq	r0, r4, #0, 4
     25c:	f20a0347 	vcgt.s8	q0, q5, <illegal reg q3.5>
     260:	01040200 	mrseq	r0, R12_usr
     264:	f0034d27 			; <UNDEFINED> instruction: 0xf0034d27
     268:	1d153c7d 	ldcne	12, cr3, [r5, #-500]	; 0xfffffe0c
     26c:	32037723 	andcc	r7, r3, #9175040	; 0x8c0000
     270:	204e033c 	subcs	r0, lr, ip, lsr r3
     274:	3e302f21 	cdpcc	15, 3, cr2, cr0, cr1, {1}
     278:	2f213d2f 	svccs	0x00213d2f
     27c:	3d2f3e30 	stccc	14, cr3, [pc, #-192]!	; 1c4 <_Minimum_Stack_Size+0xc4>
     280:	302f3d21 	eorcc	r3, pc, r1, lsr #26
     284:	213d2f3e 	teqcs	sp, lr, lsr pc
     288:	3e302f3d 	mrccc	15, 1, r2, cr0, cr13, {1}
     28c:	2f213d2f 	svccs	0x00213d2f
     290:	3d2f3e30 	stccc	14, cr3, [pc, #-192]!	; 1d8 <_Minimum_Stack_Size+0xd8>
     294:	3e302f21 	cdpcc	15, 3, cr2, cr0, cr1, {1}
     298:	02003d2f 	andeq	r3, r0, #3008	; 0xbc0
     29c:	00230204 	eoreq	r0, r3, r4, lsl #4
     2a0:	48020402 	stmdami	r2, {r1, sl}
     2a4:	02040200 	andeq	r0, r4, #0, 4
     2a8:	04020022 	streq	r0, [r2], #-34	; 0x22
     2ac:	4a031e02 	bmi	c7abc <__Stack_Size+0xc76bc>
     2b0:	203e032e 	eorscs	r0, lr, lr, lsr #6
     2b4:	2f3e302f 	svccs	0x003e302f
     2b8:	3c77033d 	ldclcc	3, cr0, [r7], #-244	; 0xffffff0c
     2bc:	02040200 	andeq	r0, r4, #0, 4
     2c0:	003c0d03 	eorseq	r0, ip, r3, lsl #26
     2c4:	56020402 	strpl	r0, [r2], -r2, lsl #8
     2c8:	26063c06 	strcs	r3, [r6], -r6, lsl #24
     2cc:	2f3e302f 	svccs	0x003e302f
     2d0:	03587803 	cmpeq	r8, #196608	; 0x30000
     2d4:	77032009 	strvc	r2, [r3, -r9]
     2d8:	04020020 	streq	r0, [r2], #-32
     2dc:	2e0d0302 	cdpcs	3, 0, cr0, cr13, cr2, {0}
     2e0:	02040200 	andeq	r0, r4, #0, 4
     2e4:	04020048 	streq	r0, [r2], #-72	; 0x48
     2e8:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     2ec:	341e0204 	ldrcc	r0, [lr], #-516	; 0x204
     2f0:	914b919f 			; <UNDEFINED> instruction: 0x914b919f
     2f4:	02040200 	andeq	r0, r4, #0, 4
     2f8:	0402005b 	streq	r0, [r2], #-91	; 0x5b
     2fc:	02005602 	andeq	r5, r0, #2097152	; 0x200000
     300:	00220204 	eoreq	r0, r2, r4, lsl #4
     304:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
     308:	302f5934 	eorcc	r5, pc, r4, lsr r9	; <UNPREDICTABLE>
     30c:	2f3d2f3e 	svccs	0x003d2f3e
     310:	2f3e302f 	svccs	0x003e302f
     314:	2f4b2f3d 	svccs	0x004b2f3d
     318:	3d2f3e30 	stccc	14, cr3, [pc, #-192]!	; 260 <_Minimum_Stack_Size+0x160>
     31c:	302f4b2f 	eorcc	r4, pc, pc, lsr #22
     320:	2f3d2f3e 	svccs	0x003d2f3e
     324:	2f3e302f 	svccs	0x003e302f
     328:	302f2f3d 	eorcc	r2, pc, sp, lsr pc	; <UNPREDICTABLE>
     32c:	003d2f3e 	eorseq	r2, sp, lr, lsr pc
     330:	3f020402 	svccc	0x00020402
     334:	02040200 	andeq	r0, r4, #0, 4
     338:	04020056 	streq	r0, [r2], #-86	; 0x56
     33c:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     340:	031e0204 	tsteq	lr, #4, 4	; 0x40000000
     344:	14e400fb 	strbtne	r0, [r4], #251	; 0xfb
     348:	f703145d 			; <UNDEFINED> instruction: 0xf703145d
     34c:	1f4b5800 	svcne	0x004b5800
     350:	1f83082f 	svcne	0x0083082f
     354:	02f3ad2f 	rscseq	sl, r3, #3008	; 0xbc0
     358:	2f2d132b 	svccs	0x002d132b
     35c:	082f2d67 	stmdaeq	pc!, {r0, r1, r2, r5, r6, r8, sl, fp, sp}	; <UNPREDICTABLE>
     360:	082f1f59 	stmdaeq	pc!, {r0, r3, r4, r6, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
     364:	672f2d4b 	strvs	r2, [pc, -fp, asr #26]!
     368:	21082f2d 	tstcs	r8, sp, lsr #30
     36c:	2d2f203f 	stccs	0, cr2, [pc, #-252]!	; 278 <_Minimum_Stack_Size+0x178>
     370:	6a593d21 	bvs	164f7fc <__Stack_Size+0x164f3fc>
     374:	212d2f20 	teqcs	sp, r0, lsr #30
     378:	67084b08 	strvs	r4, [r8, -r8, lsl #22]
     37c:	0801e803 	stmdaeq	r1, {r0, r1, fp, sp, lr, pc}
     380:	2e160374 	mrccs	3, 0, r0, cr6, cr4, {3}
     384:	03206a03 	teqeq	r0, #12288	; 0x3000
     388:	1fd72e17 	svcne	0x00d72e17
     38c:	914b4921 	cmpls	fp, r1, lsr #18
     390:	1308212d 	movwne	r2, #33069	; 0x812d
     394:	38f4212d 	ldmcc	r4!, {r0, r2, r3, r5, r8, sp}^
     398:	1f3d2a24 	svcne	0x003d2a24
     39c:	7ef3032f 	cdpvc	3, 15, cr0, cr3, cr15, {1}
     3a0:	78033690 	stmdavc	r3, {r4, r7, r9, sl, ip, sp}
     3a4:	03212820 	teqeq	r1, #32, 16	; 0x200000
     3a8:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     3ac:	251b263c 	ldrcs	r2, [fp, #-1596]	; 0x63c
     3b0:	5e312529 	cdppl	5, 3, cr2, cr1, cr9, {1}
     3b4:	78032621 	stmdavc	r3, {r0, r5, r9, sl, sp}
     3b8:	087536ba 	ldmdaeq	r5!, {r1, r3, r4, r5, r7, r9, sl, ip, sp}^
     3bc:	211f673d 	tstcs	pc, sp, lsr r7	; <UNPREDICTABLE>
     3c0:	75211f9f 	strvc	r1, [r1, #-3999]!	; 0xf9f
     3c4:	1d5b0867 	ldclne	8, cr0, [fp, #-412]	; 0xfffffe64
     3c8:	bb085a23 	bllt	216c5c <__Stack_Size+0x21685c>
     3cc:	5a75211f 	bpl	1d48850 <__Stack_Size+0x1d48450>
     3d0:	222c221e 	eorcs	r2, ip, #-536870911	; 0xe0000001
     3d4:	3164221e 	cmncc	r4, lr, lsl r2
     3d8:	2d9f4be3 	vldrcs	d4, [pc, #908]	; 76c <__Stack_Size+0x36c>
     3dc:	ad784b21 	fldmdbxge	r8!, {d20-d35}	;@ Deprecated
     3e0:	8308211f 	movwhi	r2, #33055	; 0x811f
     3e4:	1fd7211f 	svcne	0x00d7211f
     3e8:	212d3d21 	teqcs	sp, r1, lsr #26
     3ec:	68212d75 	stmdavs	r1!, {r0, r2, r4, r5, r6, r8, sl, fp, sp}
     3f0:	1f3d221e 	svcne	0x003d221e
     3f4:	3c0e0321 	stccc	3, cr0, [lr], {33}	; 0x21
     3f8:	034a7203 	movteq	r7, #41475	; 0xa203
     3fc:	2f02200e 	svccs	0x0002200e
     400:	08215713 	stmdaeq	r1!, {r0, r1, r4, r8, r9, sl, ip, lr}
     404:	08212d83 	stmdaeq	r1!, {r0, r1, r7, r8, sl, fp, sp}
     408:	08212d9f 	stmdaeq	r1!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, sp}
     40c:	1f670867 	svcne	0x00670867
     410:	2d590821 	ldclcs	8, cr0, [r9, #-132]	; 0xffffff7c
     414:	1f590821 	svcne	0x00590821
     418:	08670821 	stmdaeq	r7!, {r0, r5, fp}^
     41c:	42241c6a 	eormi	r1, r4, #27136	; 0x6a00
     420:	03c9c9c9 	biceq	ip, r9, #3293184	; 0x324000
     424:	2f03ba51 	svccs	0x0003ba51
     428:	20510320 	subscs	r0, r1, r0, lsr #6
     42c:	bb2e3003 	bllt	b8c440 <__Stack_Size+0xb8c040>
     430:	7a0351df 	bvc	d4bb4 <__Stack_Size+0xd47b4>
     434:	7a03514a 	bvc	d4964 <__Stack_Size+0xd4564>
     438:	7a03514a 	bvc	d4968 <__Stack_Size+0xd4568>
     43c:	7a03514a 	bvc	d496c <__Stack_Size+0xd456c>
     440:	7a03342e 	bvc	cd500 <__Stack_Size+0xcd100>
     444:	7a03512e 	bvc	d4904 <__Stack_Size+0xd4504>
     448:	0352514a 	cmpeq	r2, #-2147483630	; 0x80000012
     44c:	13038225 	movwne	r8, #12837	; 0x3225
     450:	206d032e 	rsbcs	r0, sp, lr, lsr #6
     454:	d72e1403 	strle	r1, [lr, -r3, lsl #8]!
     458:	4b49211f 	blmi	12488dc <__Stack_Size+0x12484dc>
     45c:	08212d91 	stmdaeq	r1!, {r0, r4, r7, r8, sl, fp, sp}
     460:	f4212d2f 			; <UNDEFINED> instruction: 0xf4212d2f
     464:	3d2a2438 	cfstrscc	mvf2, [sl, #-224]!	; 0xffffff20
     468:	e4032f1f 	str	r2, [r3], #-3871	; 0xf1f
     46c:	0336907d 	teqeq	r6, #125	; 0x7d
     470:	21282078 	teqcs	r8, r8, ror r0
     474:	03207703 	teqeq	r0, #786432	; 0xc0000
     478:	1d243c09 	stcne	12, cr3, [r4, #-36]!	; 0xffffffdc
     47c:	31232b23 	teqcc	r3, r3, lsr #22
     480:	0326215c 	teqeq	r6, #92, 2
     484:	7636ba78 			; <UNDEFINED> instruction: 0x7636ba78
     488:	1f673d08 	svcne	0x00673d08
     48c:	211f9f21 	tstcs	pc, r1, lsr #30
     490:	5b086775 	blpl	21a26c <__Stack_Size+0x219e6c>
     494:	1e30231d 	mrcne	3, 1, r2, cr0, cr13, {0}
     498:	1fad0822 	svcne	0x00ad0822
     49c:	1e5a7521 	cdpne	5, 5, cr7, cr10, cr1, {1}
     4a0:	1e222c22 	cdpne	12, 2, cr2, cr2, cr2, {1}
     4a4:	e3316422 	teq	r1, #570425344	; 0x22000000
     4a8:	212d9f4b 	teqcs	sp, fp, asr #30
     4ac:	d708784b 	strle	r7, [r8, -fp, asr #16]
     4b0:	1f75211f 	svcne	0x0075211f
     4b4:	212dad21 	teqcs	sp, r1, lsr #26
     4b8:	212d4b83 	smlawbcs	sp, r3, fp, r4
     4bc:	3e211f75 	mcrcc	15, 1, r1, cr1, cr5, {3}
     4c0:	0e03301e 	mcreq	0, 0, r3, cr3, cr14, {0}
     4c4:	1335024a 	teqne	r5, #-1610612732	; 0xa0000004
     4c8:	83082157 	movwhi	r2, #33111	; 0x8157
     4cc:	9f08212d 	svcls	0x0008212d
     4d0:	5908211f 	stmdbpl	r8, {r0, r1, r2, r3, r4, r8, sp}
     4d4:	211f6708 	tstcs	pc, r8, lsl #14
     4d8:	211f5908 	tstcs	pc, r8, lsl #18
     4dc:	211f4b08 	tstcs	pc, r8, lsl #22
     4e0:	69086708 	stmdbvs	r8, {r3, r8, r9, sl, sp, lr}
     4e4:	c942231d 	stmdbgt	r2, {r0, r2, r3, r4, r8, r9, sp}^
     4e8:	2dadc9c9 	stccs	9, cr12, [sp, #804]!	; 0x324
     4ec:	51dfc92f 	bicspl	ip, pc, pc, lsr #18
     4f0:	514a7a03 	cmppl	sl, r3, lsl #20
     4f4:	514a7a03 	cmppl	sl, r3, lsl #20
     4f8:	514a7a03 	cmppl	sl, r3, lsl #20
     4fc:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
     500:	512e7a03 	teqpl	lr, r3, lsl #20
     504:	514a7a03 	cmppl	sl, r3, lsl #20
     508:	01b80352 			; <UNDEFINED> instruction: 0x01b80352
     50c:	03842274 	orreq	r2, r4, #116, 4	; 0x40000007
     510:	23580188 	cmpcs	r8, #136, 2	; 0x22
     514:	2523201d 	strcs	r2, [r3, #-29]!
     518:	67352f83 	ldrvs	r2, [r5, -r3, lsl #31]!
     51c:	2e6d032f 	cdpcs	3, 6, cr0, cr13, cr15, {1}
     520:	02040200 	andeq	r0, r4, #0, 4
     524:	00201803 	eoreq	r1, r0, r3, lsl #16
     528:	68020402 	stmdavs	r2, {r1, sl}
     52c:	02040200 	andeq	r0, r4, #0, 4
     530:	df033446 	svcle	0x00033446
     534:	1d312e7e 	ldcne	14, cr2, [r1, #-504]!	; 0xfffffe08
     538:	2f223120 	svccs	0x00223120
     53c:	2f2f2f2f 	svccs	0x002f2f2f
     540:	2f2f2f32 	svccs	0x002f2f32
     544:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     548:	4a770320 	bmi	1dc11d0 <__Stack_Size+0x1dc0dd0>
     54c:	2f200903 	svccs	0x00200903
     550:	694b3d3d 	stmdbvs	fp, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}^
     554:	2f2d1308 	svccs	0x002d1308
     558:	5a084022 	bpl	2105e8 <__Stack_Size+0x2101e8>
     55c:	1e221e4c 	cdpne	14, 2, cr1, cr2, cr12, {2}
     560:	9f696422 	svcls	0x00696422
     564:	3c700391 	ldclcc	3, cr0, [r0], #-580	; 0xfffffdbc
     568:	3e4a1203 	cdpcc	2, 4, cr1, cr10, cr3, {0}
     56c:	4b3d3d32 	blmi	f4fa3c <__Stack_Size+0xf4f63c>
     570:	02040200 	andeq	r0, r4, #0, 4
     574:	04020069 	streq	r0, [r2], #-105	; 0x69
     578:	02005902 	andeq	r5, r0, #32768	; 0x8000
     57c:	00ad0204 	adceq	r0, sp, r4, lsl #4
     580:	8c020402 	cfstrshi	mvf0, [r2], {2}
     584:	85303e42 	ldrhi	r3, [r0, #-3650]!	; 0xe42
     588:	31201d31 	teqcc	r0, r1, lsr sp
     58c:	32222d23 	eorcc	r2, r2, #2240	; 0x8c0
     590:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     594:	4a770320 	bmi	1dc121c <__Stack_Size+0x1dc0e1c>
     598:	2f200903 	svccs	0x00200903
     59c:	004b3d3d 	subeq	r3, fp, sp, lsr sp
     5a0:	77020402 	strvc	r0, [r2, -r2, lsl #8]
     5a4:	02040200 	andeq	r0, r4, #0, 4
     5a8:	040200f3 	streq	r0, [r2], #-243	; 0xf3
     5ac:	02002d02 	andeq	r2, r0, #2, 26	; 0x80
     5b0:	00210204 	eoreq	r0, r1, r4, lsl #4
     5b4:	08020402 	stmdaeq	r2, {r1, sl}
     5b8:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     5bc:	02002f02 	andeq	r2, r0, #2, 30
     5c0:	001f0204 	andseq	r0, pc, r4, lsl #4
     5c4:	4b020402 	blmi	815d4 <__Stack_Size+0x811d4>
     5c8:	02040200 	andeq	r0, r4, #0, 4
     5cc:	04020075 	streq	r0, [r2], #-117	; 0x75
     5d0:	0200c902 	andeq	ip, r0, #32768	; 0x8000
     5d4:	79030204 	stmdbvc	r3, {r2, r9}
     5d8:	4a0903ac 	bmi	241490 <__Stack_Size+0x241090>
     5dc:	3d3d323e 	lfmcc	f3, 4, [sp, #-248]!	; 0xffffff08
     5e0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     5e4:	02006902 	andeq	r6, r0, #32768	; 0x8000
     5e8:	004b0204 	subeq	r0, fp, r4, lsl #4
     5ec:	ad020402 	cfstrsge	mvf0, [r2, #-8]
     5f0:	02040200 	andeq	r0, r4, #0, 4
     5f4:	303e428c 	eorscc	r4, lr, ip, lsl #5
     5f8:	827bc503 	rsbshi	ip, fp, #12582912	; 0xc00000
     5fc:	21231e22 	teqcs	r3, r2, lsr #28
     600:	2003b003 	andcs	fp, r3, r3
     604:	4a7cd603 	bmi	1f35e18 <__Stack_Size+0x1f35a18>
     608:	2003aa03 	andcs	sl, r3, r3, lsl #20
     60c:	587cd603 	ldmdapl	ip!, {r0, r1, r9, sl, ip, lr, pc}^
     610:	7a03245d 	bvc	c978c <__Stack_Size+0xc938c>
     614:	251b2620 	ldrcs	r2, [fp, #-1568]	; 0x620
     618:	3d211f91 	stccc	15, cr1, [r1, #-580]!	; 0xfffffdbc
     61c:	0e03211f 	mcreq	1, 0, r2, cr3, cr15, {0}
     620:	2072033c 	rsbscs	r0, r2, ip, lsr r3
     624:	4d200e03 	stcmi	14, cr0, [r0, #-12]!
     628:	3c130359 	ldccc	3, cr0, [r3], {89}	; 0x59
     62c:	03206d03 	teqeq	r0, #3, 26	; 0xc0
     630:	1f912e13 	svcne	0x00912e13
     634:	211f3d21 	tstcs	pc, r1, lsr #26
     638:	033c0c03 	teqeq	ip, #768	; 0x300
     63c:	0c032074 	stceq	0, cr2, [r3], {116}	; 0x74
     640:	03594d20 	cmpeq	r9, #32, 26	; 0x800
     644:	6e032e12 	mcrvs	14, 0, r2, cr3, cr2, {0}
     648:	20130320 	andscs	r0, r3, r0, lsr #6
     64c:	03206d03 	teqeq	r0, #3, 26	; 0xc0
     650:	2f3d2012 	svccs	0x003d2012
     654:	27242c22 	strcs	r2, [r4, -r2, lsr #24]!
     658:	212e7703 	teqcs	lr, r3, lsl #14
     65c:	402f261d 	eormi	r2, pc, sp, lsl r6	; <UNPREDICTABLE>
     660:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
     664:	c803ee03 	stmdagt	r3, {r0, r1, r9, sl, fp, sp, lr, pc}
     668:	23201d23 	teqcs	r0, #2240	; 0x8c0
     66c:	32222d23 	eorcc	r2, r2, #2240	; 0x8c0
     670:	73032f2f 	movwvc	r2, #16175	; 0x3f2f
     674:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     678:	20120302 	andscs	r0, r2, r2, lsl #6
     67c:	02040200 	andeq	r0, r4, #0, 4
     680:	98033372 	stmdals	r3, {r1, r4, r5, r6, r8, r9, ip, sp}
     684:	302e2e05 	eorcc	r2, lr, r5, lsl #28
     688:	2d02222c 	sfmcs	f2, 4, [r2, #-176]	; 0xffffff50
     68c:	302e8514 	eorcc	r8, lr, r4, lsl r5
     690:	3502222c 	strcc	r2, [r2, #-556]	; 0x22c
     694:	302ebd14 	eorcc	fp, lr, r4, lsl sp
     698:	2d02222c 	sfmcs	f2, 4, [r2, #-176]	; 0xffffff50
     69c:	302e8514 	eorcc	r8, lr, r4, lsl r5
     6a0:	2d02222c 	sfmcs	f2, 4, [r2, #-176]	; 0xffffff50
     6a4:	302e8514 	eorcc	r8, lr, r4, lsl r5
     6a8:	03143402 	tsteq	r4, #33554432	; 0x2000000
     6ac:	308201ac 	addcc	r0, r2, ip, lsr #3
     6b0:	2522201e 	strcs	r2, [r2, #-30]!
     6b4:	67352f67 	ldrvs	r2, [r5, -r7, ror #30]!
     6b8:	7903272f 	stmdbvc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, sp}
     6bc:	3d32274a 	ldccc	7, cr2, [r2, #-296]!	; 0xfffffed8
     6c0:	02004b3d 	andeq	r4, r0, #62464	; 0xf400
     6c4:	00690204 	rsbeq	r0, r9, r4, lsl #4
     6c8:	9f020402 	svcls	0x00020402
     6cc:	02040200 	andeq	r0, r4, #0, 4
     6d0:	04020057 	streq	r0, [r2], #-87	; 0x57
     6d4:	02009202 	andeq	r9, r0, #536870912	; 0x20000000
     6d8:	00910204 	addseq	r0, r1, r4, lsl #4
     6dc:	99020402 	stmdbls	r2, {r1, sl}
     6e0:	333a4043 	teqcc	sl, #67	; 0x43
     6e4:	222e1e14 	eorcs	r1, lr, #20, 28	; 0x140
     6e8:	32222d23 	eorcc	r2, r2, #2240	; 0x8c0
     6ec:	03272f2f 	teqeq	r7, #47, 30	; 0xbc
     6f0:	32274a79 	eorcc	r4, r7, #495616	; 0x79000
     6f4:	004b3d3d 	subeq	r3, fp, sp, lsr sp
     6f8:	69020402 	stmdbvs	r2, {r1, sl}
     6fc:	02040200 	andeq	r0, r4, #0, 4
     700:	04020083 	streq	r0, [r2], #-131	; 0x83
     704:	02001f02 	andeq	r1, r0, #2, 30
     708:	002f0204 	eoreq	r0, pc, r4, lsl #4
     70c:	49020402 	stmdbmi	r2, {r1, sl}
     710:	02040200 	andeq	r0, r4, #0, 4
     714:	04020092 	streq	r0, [r2], #-146	; 0x92
     718:	02009102 	andeq	r9, r0, #-2147483648	; 0x80000000
     71c:	43990204 	orrsmi	r0, r9, #4, 4	; 0x40000000
     720:	13333a40 	teqne	r3, #64, 20	; 0x40000
     724:	2f2f2f2f 	svccs	0x002f2f2f
     728:	2f2f2f2f 	svccs	0x002f2f2f
     72c:	2d2f2040 	stccs	0, cr2, [pc, #-256]!	; 634 <__Stack_Size+0x234>
     730:	084b0821 	stmdaeq	fp, {r0, r5, fp}^
     734:	08670867 	stmdaeq	r7!, {r0, r1, r2, r5, r6, fp}^
     738:	08670867 	stmdaeq	r7!, {r0, r1, r2, r5, r6, fp}^
     73c:	08670867 	stmdaeq	r7!, {r0, r1, r2, r5, r6, fp}^
     740:	7de80367 	stclvc	3, cr0, [r8, #412]!	; 0x19c
     744:	1d317408 	cfldrsne	mvf7, [r1, #-32]!	; 0xffffffe0
     748:	20798803 	rsbscs	r8, r9, r3, lsl #16
     74c:	08078803 	stmdaeq	r7, {r0, r1, fp, pc}
     750:	3c7303f2 	ldclcc	3, cr0, [r3], #-968	; 0xfffffc38
     754:	0b032f2f 	bleq	cc418 <__Stack_Size+0xcc018>
     758:	60672f2e 	rsbvs	r2, r7, lr, lsr #30
     75c:	23212137 	teqcs	r1, #-1073741811	; 0xc000000d
     760:	4b211f2f 	blmi	848424 <__Stack_Size+0x848024>
     764:	1d4d211f 	stfnee	f2, [sp, #-124]	; 0xffffff84
     768:	4b594c23 	blmi	16537fc <__Stack_Size+0x16533fc>
     76c:	4b4b4b3e 	blmi	12d346c <__Stack_Size+0x12d306c>
     770:	78df034b 	ldmvc	pc, {r0, r1, r3, r6, r8, r9}^	; <UNPREDICTABLE>
     774:	07a8034a 	streq	r0, [r8, sl, asr #6]!
     778:	5b4b59ac 	blpl	12d6e30 <__Stack_Size+0x12d6a30>
     77c:	4b211f59 	blmi	8484e8 <__Stack_Size+0x8480e8>
     780:	1d4d211f 	stfnee	f2, [sp, #-124]	; 0xffffff84
     784:	4b4d4d23 	blmi	1353c18 <__Stack_Size+0x1353818>
     788:	6d035959 	stcvs	9, cr5, [r3, #-356]	; 0xfffffe9c
     78c:	2013033c 	andscs	r0, r3, ip, lsr r3
     790:	59593e2f 	ldmdbpl	r9, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp}^
     794:	4b5b5959 	blmi	16d6d00 <__Stack_Size+0x16d6900>
     798:	d94b4b4b 	stmdble	fp, {r0, r1, r3, r6, r8, r9, fp, lr}^
     79c:	b4031e30 	strlt	r1, [r3], #-3632	; 0xe30
     7a0:	d7032078 	smlsdxle	r3, r8, r0, r2
     7a4:	03e40807 	mvneq	r0, #458752	; 0x70000
     7a8:	032e78a9 	teqeq	lr, #11075584	; 0xa90000
     7ac:	032007ce 	teqeq	r0, #54001664	; 0x3380000
     7b0:	70032e12 	andvc	r2, r3, r2, lsl lr
     7b4:	2e100320 	cdpcs	3, 1, cr0, cr0, cr0, {1}
     7b8:	03207703 	teqeq	r0, #786432	; 0xc0000
     7bc:	78032009 	stmdavc	r3, {r0, r3, sp}
     7c0:	2f272f20 	svccs	0x00272f20
     7c4:	1f595b67 	svcne	0x00595b67
     7c8:	211f4b21 	tstcs	pc, r1, lsr #22
     7cc:	4d231d4d 	stcmi	13, cr1, [r3, #-308]!	; 0xfffffecc
     7d0:	593e5959 	ldmdbpl	lr!, {r0, r3, r4, r6, r8, fp, ip, lr}
     7d4:	03595959 	cmpeq	r9, #1458176	; 0x164000
     7d8:	0358788b 	cmpeq	r8, #9109504	; 0x8b0000
     7dc:	5bac07f9 	blpl	feb027c8 <SCS_BASE+0x1eaf47c8>
     7e0:	1f595b4b 	svcne	0x00595b4b
     7e4:	211f4b21 	tstcs	pc, r1, lsr #22
     7e8:	4e231d4d 	cdpmi	13, 2, cr1, cr3, cr13, {2}
     7ec:	594d5b4b 	stmdbpl	sp, {r0, r1, r3, r6, r8, r9, fp, ip, lr}^
     7f0:	032e6803 	teqeq	lr, #196608	; 0x30000
     7f4:	3e302018 	mrccc	0, 1, r2, cr0, cr8, {0}
     7f8:	4b4b5959 	blmi	12d6d64 <__Stack_Size+0x12d6964>
     7fc:	4b4b4b5a 	blmi	12d356c <__Stack_Size+0x12d316c>
     800:	00f5034b 	rscseq	r0, r5, fp, asr #6
     804:	7a0334c8 	bvc	cdb2c <__Stack_Size+0xcd72c>
     808:	2f592620 	svccs	0x00592620
     80c:	2f2f2f2f 	svccs	0x002f2f2f
     810:	2f2f2f2f 	svccs	0x002f2f2f
     814:	03362f2f 	teqeq	r6, #47, 30	; 0xbc
     818:	032f2079 	teqeq	pc, #121	; 0x79
     81c:	39034a6c 	stmdbcc	r3, {r2, r3, r5, r6, r9, fp, lr}
     820:	91794e90 			; <UNDEFINED> instruction: 0x91794e90
     824:	2f59422f 	svccs	0x0059422f
     828:	342f5942 	strtcc	r5, [pc], #-2370	; 830 <__Stack_Size+0x430>
     82c:	6662034e 	strbtvs	r0, [r2], -lr, asr #6
     830:	d93c2403 	ldmdble	ip!, {r0, r1, sl, sp}
     834:	4b4b4b51 	blmi	12d3580 <__Stack_Size+0x12d3180>
     838:	3e2f5968 	cdpcc	9, 2, cr5, cr15, cr8, {3}
     83c:	593e2f59 	ldmdbpl	lr!, {r0, r3, r4, r6, r8, r9, sl, fp, sp}
     840:	4b4b3e2f 	blmi	12d0104 <__Stack_Size+0x12cfd04>
     844:	4b4b4b3f 	blmi	12d3548 <__Stack_Size+0x12d3148>
     848:	9f9f9f67 	svcls	0x009f9f67
     84c:	4b3f4b4b 	blmi	fd3580 <__Stack_Size+0xfd3180>
     850:	9f674b4b 	svcls	0x00674b4b
     854:	4b4b9f9f 	blmi	12e86d8 <__Stack_Size+0x12e82d8>
     858:	03323832 	teqeq	r2, #3276800	; 0x320000
     85c:	4a9077c8 	bmi	fe41e784 <SCS_BASE+0x1e410784>
     860:	02040200 	andeq	r0, r4, #0, 4
     864:	00200903 	eoreq	r0, r0, r3, lsl #18
     868:	56020402 	strpl	r0, [r2], -r2, lsl #8
     86c:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
     870:	26060204 	strcs	r0, [r6], -r4, lsl #4
     874:	02040200 	andeq	r0, r4, #0, 4
     878:	04020080 	streq	r0, [r2], #-128	; 0x80
     87c:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     880:	241e0204 	ldrcs	r0, [lr], #-516	; 0x204
     884:	01040200 	mrseq	r0, R12_usr
     888:	00664a06 	rsbeq	r4, r6, r6, lsl #20
     88c:	06020402 	streq	r0, [r2], -r2, lsl #8
     890:	04020024 	streq	r0, [r2], #-36	; 0x24
     894:	2e064802 	cdpcs	8, 0, cr4, cr6, cr2, {0}
     898:	02040200 	andeq	r0, r4, #0, 4
     89c:	02002606 	andeq	r2, r0, #6291456	; 0x600000
     8a0:	03560204 	cmpeq	r6, #4, 4	; 0x40000000
     8a4:	14033c70 	strne	r3, [r3], #-3184	; 0xc70
     8a8:	1c24232e 	stcne	3, cr2, [r4], #-184	; 0xffffff48
     8ac:	3e302f21 	cdpcc	15, 3, cr2, cr0, cr1, {1}
     8b0:	222b233e 	eorcs	r2, fp, #-134217728	; 0xf8000000
     8b4:	221e261c 	andscs	r2, lr, #28, 12	; 0x1c00000
     8b8:	21312a2f 	teqcs	r1, pc, lsr #20
     8bc:	4c266322 	stcmi	3, cr6, [r6], #-136	; 0xffffff78
     8c0:	1f231e3e 	svcne	0x00231e3e
     8c4:	4c4c3e21 	mcrrmi	14, 2, r3, ip, cr1
     8c8:	2d21224f 	sfmcs	f2, 4, [r1, #-316]!	; 0xfffffec4
     8cc:	211f2f21 	tstcs	pc, r1, lsr #30
     8d0:	d60b031e 			; <UNDEFINED> instruction: 0xd60b031e
     8d4:	3c750333 	ldclcc	3, cr0, [r5], #-204	; 0xffffff34
     8d8:	03200f03 	teqeq	r0, #3, 30
     8dc:	0f032e71 	svceq	0x00032e71
     8e0:	1f2f4b20 	svcne	0x002f4b20
     8e4:	1f2f5921 	svcne	0x002f5921
     8e8:	7daf0321 	stcvc	3, cr0, [pc, #132]!	; 974 <__Stack_Size+0x574>
     8ec:	02d10374 	sbcseq	r0, r1, #116, 6	; 0xd0000001
     8f0:	7daf0320 	stcvc	3, cr0, [pc, #128]!	; 978 <__Stack_Size+0x578>
     8f4:	02d50320 	sbcseq	r0, r5, #32, 6	; 0x80000000
     8f8:	21658366 	cmncs	r5, r6, ror #6
     8fc:	1f833f1f 	svcne	0x00833f1f
     900:	79034321 	stmdbvc	r3, {r0, r5, r8, r9, lr}
     904:	2009032e 	andcs	r0, r9, lr, lsr #6
     908:	1f67222c 	svcne	0x0067222c
     90c:	221e8421 	andscs	r8, lr, #553648128	; 0x21000000
     910:	211f6778 	tstcs	pc, r8, ror r7	; <UNPREDICTABLE>
     914:	03221e84 	teqeq	r2, #132, 28	; 0x840
     918:	2f5a661e 	svccs	0x005a661e
     91c:	03825f03 	orreq	r5, r2, #3, 30
     920:	02003c22 	andeq	r3, r0, #8704	; 0x2200
     924:	76220104 	strtvc	r0, [r2], -r4, lsl #2
     928:	34241c32 	strtcc	r1, [r4], #-3122	; 0xc32
     92c:	83349a08 	teqhi	r4, #8, 20	; 0x8000
     930:	0033211f 	eorseq	r2, r3, pc, lsl r1
     934:	06010402 	streq	r0, [r1], -r2, lsl #8
     938:	a1680658 	cmnge	r8, r8, asr r6
     93c:	01040200 	mrseq	r0, R12_usr
     940:	4c065806 	stcmi	8, cr5, [r6], {6}
     944:	035e4ca5 	cmpeq	lr, #42240	; 0xa500
     948:	5c26207a 	stcpl	0, cr2, [r6], #-488	; 0xfffffe18
     94c:	211f4b34 	tstcs	pc, r4, lsr fp	; <UNPREDICTABLE>
     950:	01040200 	mrseq	r0, R12_usr
     954:	68064a06 	stmdavs	r6, {r1, r2, r9, fp, lr}
     958:	040200a0 	streq	r0, [r2], #-160	; 0xa0
     95c:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
     960:	03eaa14c 	mvneq	sl, #76, 2
     964:	22035864 	andcs	r5, r3, #100, 16	; 0x640000
     968:	04020020 	streq	r0, [r2], #-32
     96c:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
     970:	b0226a5a 	eorlt	r6, r2, sl, asr sl
     974:	30211f4b 	eorcc	r1, r1, fp, asr #30
     978:	5a324c78 	bpl	c93b60 <__Stack_Size+0xc93760>
     97c:	4bf5a2f5 	blmi	ffd69558 <SCS_BASE+0x1fd5b558>
     980:	946a211f 	strbtls	r2, [sl], #-287	; 0x11f
     984:	3e1e2280 	cdpcc	2, 1, cr2, cr14, cr0, {4}
     988:	1703221e 	smladne	r3, lr, r2, r2
     98c:	666d0382 	strbtvs	r0, [sp], -r2, lsl #7
     990:	0402006d 	streq	r0, [r2], #-109	; 0x6d
     994:	080c0301 	stmdaeq	ip, {r0, r8, r9}
     998:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     99c:	004a0602 	subeq	r0, sl, r2, lsl #12
     9a0:	58010402 	stmdapl	r1, {r1, sl}
     9a4:	08be3e06 	ldmeq	lr!, {r1, r2, r9, sl, fp, ip, sp}
     9a8:	bc231d77 	stclt	13, cr1, [r3], #-476	; 0xfffffe24
     9ac:	1f67223a 	svcne	0x0067223a
     9b0:	211f8321 	tstcs	pc, r1, lsr #6
     9b4:	211f675c 	tstcs	pc, ip, asr r7	; <UNPREDICTABLE>
     9b8:	76211f83 	strtvc	r1, [r1], -r3, lsl #31
     9bc:	0200221e 	andeq	r2, r0, #-536870911	; 0xe0000001
     9c0:	2e060104 	adfcss	f0, f6, f4
     9c4:	6af55a06 	bvs	ffd571e4 <SCS_BASE+0x1fd491e4>
     9c8:	211f4bb3 			; <UNDEFINED> instruction: 0x211f4bb3
     9cc:	7f990396 	svcvc	0x00990396
     9d0:	00e70358 	rsceq	r0, r7, r8, asr r3
     9d4:	7f990320 	svcvc	0x00990320
     9d8:	00ed0320 	rsceq	r0, sp, r0, lsr #6
     9dc:	1e3e502e 	cdpne	0, 3, cr5, cr14, cr14, {1}
     9e0:	0a034022 	beq	d0a70 <__Stack_Size+0xd0670>
     9e4:	2076034a 	rsbscs	r0, r6, sl, asr #6
     9e8:	00200a03 	eoreq	r0, r0, r3, lsl #20
     9ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     9f0:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     9f4:	02004a02 	andeq	r4, r0, #8192	; 0x2000
     9f8:	06580104 	ldrbeq	r0, [r8], -r4, lsl #2
     9fc:	cae7783e 	bgt	ff9deafc <SCS_BASE+0x1f9d0afc>
     a00:	1f2f222c 	svcne	0x002f222c
     a04:	211f3d21 	tstcs	pc, r1, lsr #26
     a08:	03205c03 	teqeq	r0, #768	; 0x300
     a0c:	2f2a2e2c 	svccs	0x002a2e2c
     a10:	5703211f 	smladpl	r3, pc, r1, r2	; <UNPREDICTABLE>
     a14:	2029033c 	eorcs	r0, r9, ip, lsr r3
     a18:	03205703 	teqeq	r0, #786432	; 0xc0000
     a1c:	2b207f80 	blcs	820824 <__Stack_Size+0x820424>
     a20:	2e00f203 	cdpcs	2, 0, cr15, cr0, cr3, {0}
     a24:	2e7fa503 	cdpcs	5, 7, cr10, cr15, cr3, {0}
     a28:	20019b03 	andcs	r9, r1, r3, lsl #22
     a2c:	211f4bdc 			; <UNDEFINED> instruction: 0x211f4bdc
     a30:	865b3b50 			; <UNDEFINED> instruction: 0x865b3b50
     a34:	da221e3e 	ble	888334 <__Stack_Size+0x887f34>
     a38:	22231d85 	eorcs	r1, r3, #8512	; 0x2140
     a3c:	1f5930e8 	svcne	0x005930e8
     a40:	04020021 	streq	r0, [r2], #-33	; 0x21
     a44:	004a0601 	subeq	r0, sl, r1, lsl #12
     a48:	66020402 	strvs	r0, [r2], -r2, lsl #8
     a4c:	01040200 	mrseq	r0, R12_usr
     a50:	404c0658 	submi	r0, ip, r8, asr r6
     a54:	01040200 	mrseq	r0, R12_usr
     a58:	68065806 	stmdavs	r6, {r1, r2, fp, ip, lr}
     a5c:	231d855c 	tstcs	sp, #92, 10	; 0x17000000
     a60:	5aa23e4c 	bpl	fe890398 <SCS_BASE+0x1e882398>
     a64:	a078221e 	rsbsge	r2, r8, lr, lsl r2
     a68:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     a6c:	4b6b5e03 	blmi	1ad8280 <__Stack_Size+0x1ad7e80>
     a70:	4931211f 	ldmdbmi	r1!, {r0, r1, r2, r3, r4, r8, sp}
     a74:	03751f21 	cmneq	r5, #33, 30	; 0x84
     a78:	68038218 	stmdavs	r3, {r3, r4, r9, pc}
     a7c:	2018032e 	andscs	r0, r8, lr, lsr #6
     a80:	00ba6c03 	adcseq	r6, sl, r3, lsl #24
     a84:	06010402 	streq	r0, [r1], -r2, lsl #8
     a88:	04020058 	streq	r0, [r2], #-88	; 0x58
     a8c:	02006602 	andeq	r6, r0, #2097152	; 0x200000
     a90:	06580104 	ldrbeq	r0, [r8], -r4, lsl #2
     a94:	0078834c 	rsbseq	r8, r8, ip, asr #6
     a98:	06010402 	streq	r0, [r1], -r2, lsl #8
     a9c:	a2680658 	rsbge	r0, r8, #88, 12	; 0x5800000
     aa0:	03211f4b 	teqeq	r1, #300	; 0x12c
     aa4:	7603740a 	strvc	r7, [r3], -sl, lsl #8
     aa8:	200a0320 	andcs	r0, sl, r0, lsr #6
     aac:	221e1408 	andscs	r1, lr, #8, 8	; 0x8000000
     ab0:	9e0c0330 	mcrls	3, 0, r0, cr12, cr0, {1}
     ab4:	1322023e 	teqne	r2, #-536870909	; 0xe0000003
     ab8:	4cbc211f 	ldfmis	f2, [ip], #124	; 0x7c
     abc:	1f132702 	svcne	0x00132702
     ac0:	024cbc21 	subeq	fp, ip, #8448	; 0x2100
     ac4:	211f1327 	tstcs	pc, r7, lsr #6
     ac8:	301e5abe 			; <UNDEFINED> instruction: 0x301e5abe
     acc:	5959302d 	ldmdbpl	r9, {r0, r2, r3, r5, ip, sp}^
     ad0:	1f213d5a 	svcne	0x00213d5a
     ad4:	30301e3d 	eorscc	r1, r0, sp, lsr lr
     ad8:	8a3d3a3e 	bhi	f4f3d8 <__Stack_Size+0xf4efd8>
     adc:	212f1e22 	teqcs	pc, r2, lsr #28
     ae0:	0a03302d 	beq	ccb9c <__Stack_Size+0xcc79c>
     ae4:	20760320 	rsbscs	r0, r6, r0, lsr #6
     ae8:	3e2f2f2f 	cdpcc	15, 2, cr2, cr15, cr15, {1}
     aec:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
     af0:	312d2f2f 	teqcc	sp, pc, lsr #30
     af4:	0326242f 	teqeq	r6, #788529152	; 0x2f000000
     af8:	1f30207a 	svcne	0x0030207a
     afc:	21303221 	teqcs	r0, r1, lsr #4
     b00:	20770321 	rsbscs	r0, r7, r1, lsr #6
     b04:	312f3d30 	teqcc	pc, r0, lsr sp	; <UNPREDICTABLE>
     b08:	2f2f2f2f 	svccs	0x002f2f2f
     b0c:	312d3d2f 	teqcc	sp, pc, lsr #26
     b10:	595b6831 	ldmdbpl	fp, {r0, r4, r5, fp, sp, lr}^
     b14:	3c7e9003 	ldclcc	0, cr9, [lr], #-12
     b18:	ac019503 	cfstr32ge	mvfx9, [r1], {3}
     b1c:	3c7dc203 	lfmcc	f4, 3, [sp], #-12
     b20:	7476037c 	ldrbtvc	r0, [r6], #-892	; 0x37c
     b24:	03200a03 	teqeq	r0, #12288	; 0x3000
     b28:	219e7dff 			; <UNDEFINED> instruction: 0x219e7dff
     b2c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     b30:	062e0601 	strteq	r0, [lr], -r1, lsl #12
     b34:	4c31303e 	ldcmi	0, cr3, [r1], #-248	; 0xffffff08
     b38:	21323021 	teqcs	r2, r1, lsr #32
     b3c:	3c6d0330 	stclcc	3, cr0, [sp], #-192	; 0xffffff40
     b40:	3f2e1703 	svccc	0x002e1703
     b44:	02004b21 	andeq	r4, r0, #33792	; 0x8400
     b48:	2e060104 	adfcss	f0, f6, f4
     b4c:	31303e06 	teqcc	r0, r6, lsl #28
     b50:	3230214c 	eorscc	r2, r0, #76, 2
     b54:	6d033021 	stcvs	0, cr3, [r3, #-132]	; 0xffffff7c
     b58:	2e17033c 	mrccs	3, 0, r0, cr7, cr12, {1}
     b5c:	3c77ef03 	ldclcc	15, cr14, [r7], #-12
     b60:	1b033624 	blne	ce3f8 <__Stack_Size+0xcdff8>
     b64:	241c2482 	ldrcs	r2, [ip], #-1154	; 0x482
     b68:	302f211c 	eorcc	r2, pc, ip, lsl r1	; <UNPREDICTABLE>
     b6c:	2060032f 	rsbcs	r0, r0, pc, lsr #6
     b70:	222f2f77 	eorcs	r2, pc, #476	; 0x1dc
     b74:	283d4b3d 	ldmdacs	sp!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
     b78:	2f211c24 	svccs	0x00211c24
     b7c:	2f221e22 	svccs	0x00221e22
     b80:	09032f4b 	stmdbeq	r3, {r0, r1, r3, r6, r8, r9, sl, fp, sp}
     b84:	1f2f5920 	svcne	0x002f5920
     b88:	5940302f 	stmdbpl	r0, {r0, r1, r2, r3, r5, ip, sp}^
     b8c:	302f1f2f 	eorcc	r1, pc, pc, lsr #30
     b90:	10910332 	addsne	r0, r1, r2, lsr r3
     b94:	361e1482 	ldrcc	r1, [lr], -r2, lsl #9
     b98:	0323241c 	teqeq	r3, #28, 8	; 0x1c000000
     b9c:	1e252079 	mcrne	0, 1, r2, cr5, cr9, {3}
     ba0:	20110324 	andscs	r0, r1, r4, lsr #6
     ba4:	22206b03 	eorcs	r6, r0, #3072	; 0xc00
     ba8:	10033021 	andne	r3, r3, r1, lsr #32
     bac:	2f24212e 	svccs	0x0024212e
     bb0:	2e67032f 	cdpcs	3, 6, cr0, cr7, cr15, {1}
     bb4:	2f312122 	svccs	0x00312122
     bb8:	252e0d03 	strcs	r0, [lr, #-3331]!	; 0xd03
     bbc:	20610330 	rsbcs	r0, r1, r0, lsr r3
     bc0:	031e221d 	tsteq	lr, #-805306367	; 0xd0000001
     bc4:	72032018 	andvc	r2, r3, #24
     bc8:	2231222e 	eorscs	r2, r1, #-536870910	; 0xe0000002
     bcc:	272e0a03 	strcs	r0, [lr, -r3, lsl #20]!
     bd0:	032e7a03 	teqeq	lr, #12288	; 0x3000
     bd4:	5c03200b 	stcpl	0, cr2, [r3], {11}
     bd8:	20120320 	andscs	r0, r2, r0, lsr #6
     bdc:	5f032527 	svcpl	0x00032527
     be0:	0a03302e 	beq	ccca0 <__Stack_Size+0xcc8a0>
     be4:	2f2f2f20 	svccs	0x002f2f20
     be8:	21332121 	teqcs	r3, r1, lsr #2
     bec:	32343321 	eorscc	r3, r4, #-2080374784	; 0x84000000
     bf0:	22331b34 	eorscs	r1, r3, #52, 22	; 0xd000
     bf4:	03200e03 	teqeq	r0, #3, 28	; 0x30
     bf8:	03212072 	teqeq	r1, #114	; 0x72
     bfc:	7403200c 	strvc	r2, [r3], #-12
     c00:	200e032e 	andcs	r0, lr, lr, lsr #6
     c04:	2c311e21 	ldccs	14, cr1, [r1], #-132	; 0xffffff7c
     c08:	301f302f 	andscc	r3, pc, pc, lsr #32
     c0c:	2e61032f 	cdpcs	3, 6, cr0, cr1, cr15, {1}
     c10:	2f312f2f 	svccs	0x00312f2f
     c14:	27232230 			; <UNDEFINED> instruction: 0x27232230
     c18:	342f2f2f 	strtcc	r2, [pc], #-3887	; c20 <__Stack_Size+0x820>
     c1c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     c20:	2f2f2f2f 	svccs	0x002f2f2f
     c24:	0010022f 	andseq	r0, r0, pc, lsr #4
     c28:	05000101 	streq	r0, [r0, #-257]	; 0x101
     c2c:	00aff802 	adceq	pc, pc, r2, lsl #16
     c30:	00f90308 	rscseq	r0, r9, r8, lsl #6
     c34:	4c322101 	ldfmis	f2, [r2], #-4
     c38:	1e1f233d 	mrcne	3, 0, r2, cr15, cr13, {1}
     c3c:	2f4b2c31 	svccs	0x004b2c31
     c40:	2d3e4e30 	ldccs	14, cr4, [lr, #-192]!	; 0xffffff40
     c44:	301d2122 	andscc	r2, sp, r2, lsr #2
     c48:	5a69312f 	bpl	1a4d10c <__Stack_Size+0x1a4cd0c>
     c4c:	01040200 	mrseq	r0, R12_usr
     c50:	00030232 	andeq	r0, r3, r2, lsr r2
     c54:	01d40101 	bicseq	r0, r4, r1, lsl #2
     c58:	00020000 	andeq	r0, r2, r0
     c5c:	000000e4 	andeq	r0, r0, r4, ror #1
     c60:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     c64:	0101000d 	tsteq	r1, sp
     c68:	00000101 	andeq	r0, r0, r1, lsl #2
     c6c:	00000100 	andeq	r0, r0, r0, lsl #2
     c70:	50504101 	subspl	r4, r0, r1, lsl #2
     c74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     c78:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c7c:	31663233 	cmncc	r6, r3, lsr r2
     c80:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     c84:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c88:	6300636e 	movwvs	r6, #878	; 0x36e
     c8c:	72705c3a 	rsbsvc	r5, r0, #14848	; 0x3a00
     c90:	6172676f 	cmnvs	r2, pc, ror #14
     c94:	6966206d 	stmdbvs	r6!, {r0, r2, r3, r5, r6, sp}^
     c98:	2073656c 	rsbscs	r6, r3, ip, ror #10
     c9c:	36387828 	ldrtcc	r7, [r8], -r8, lsr #16
     ca0:	6e675c29 	cdpvs	12, 6, cr5, cr7, cr9, {1}
     ca4:	6f742075 	svcvs	0x00742075
     ca8:	20736c6f 	rsbscs	r6, r3, pc, ror #24
     cac:	206d7261 	rsbcs	r7, sp, r1, ror #4
     cb0:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
     cb4:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
     cb8:	382e345c 	stmdacc	lr!, {r2, r3, r4, r6, sl, ip, sp}
     cbc:	31303220 	teqcc	r0, r0, lsr #4
     cc0:	5c327134 	ldfpls	f7, [r2], #-208	; 0xffffff30
     cc4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     cc8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
     ccc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     cd0:	6e695c69 	cdpvs	12, 6, cr5, cr9, cr9, {3}
     cd4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
     cd8:	616d5c65 	cmnvs	sp, r5, ror #24
     cdc:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     ce0:	73000065 	movwvc	r0, #101	; 0x65
     ce4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ce8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cec:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     cf0:	00010063 	andeq	r0, r1, r3, rrx
     cf4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf8:	31663233 	cmncc	r6, r3, lsr r2
     cfc:	745f7830 	ldrbvc	r7, [pc], #-2096	; d04 <__Stack_Size+0x904>
     d00:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d04:	00020068 	andeq	r0, r2, r8, rrx
     d08:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d0c:	31663233 	cmncc	r6, r3, lsr r2
     d10:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; c58 <__Stack_Size+0x858>
     d14:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     d18:	00000200 	andeq	r0, r0, r0, lsl #4
     d1c:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
     d20:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     d24:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     d28:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
     d2c:	00000300 	andeq	r0, r0, r0, lsl #6
     d30:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d34:	30316632 	eorscc	r6, r1, r2, lsr r6
     d38:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d3c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     d40:	00000002 	andeq	r0, r0, r2
     d44:	28020500 	stmdacs	r2, {r8, sl}
     d48:	03080066 	movweq	r0, #32870	; 0x8066
     d4c:	0b030130 	bleq	c1214 <__Stack_Size+0xc0e14>
     d50:	200f0320 	andcs	r0, pc, r0, lsr #6
     d54:	03200f03 	teqeq	r0, #3, 30
     d58:	0f03200f 	svceq	0x0003200f
     d5c:	200b0320 	andcs	r0, fp, r0, lsr #6
     d60:	03200b03 	teqeq	r0, #3072	; 0xc00
     d64:	0313200b 	tsteq	r3, #11
     d68:	0b032e0b 	bleq	cc59c <__Stack_Size+0xcc19c>
     d6c:	200b0320 	andcs	r0, fp, r0, lsr #6
     d70:	03200b03 	teqeq	r0, #3072	; 0xc00
     d74:	0b03200b 	bleq	c8da8 <__Stack_Size+0xc89a8>
     d78:	200b0320 	andcs	r0, fp, r0, lsr #6
     d7c:	03200b03 	teqeq	r0, #3072	; 0xc00
     d80:	0b03200b 	bleq	c8db4 <__Stack_Size+0xc89b4>
     d84:	200b0320 	andcs	r0, fp, r0, lsr #6
     d88:	03200b03 	teqeq	r0, #3072	; 0xc00
     d8c:	0b03200b 	bleq	c8dc0 <__Stack_Size+0xc89c0>
     d90:	200b0320 	andcs	r0, fp, r0, lsr #6
     d94:	03200b03 	teqeq	r0, #3072	; 0xc00
     d98:	0b03200b 	bleq	c8dcc <__Stack_Size+0xc89cc>
     d9c:	200c0320 	andcs	r0, ip, r0, lsr #6
     da0:	03200c03 	teqeq	r0, #768	; 0x300
     da4:	0b03200c 	bleq	c8ddc <__Stack_Size+0xc89dc>
     da8:	200b0320 	andcs	r0, fp, r0, lsr #6
     dac:	03200b03 	teqeq	r0, #3072	; 0xc00
     db0:	0c03200b 	stceq	0, cr2, [r3], {11}
     db4:	200c0320 	andcs	r0, ip, r0, lsr #6
     db8:	03200b03 	teqeq	r0, #3072	; 0xc00
     dbc:	2101200b 	tstcs	r1, fp
     dc0:	212d2184 	smlawbcs	sp, r4, r1, r2
     dc4:	3e2f2f1f 	mcrcc	15, 1, r2, cr15, cr15, {0}
     dc8:	580c032c 	stmdapl	ip, {r2, r3, r5, r8, r9}
     dcc:	03200b03 	teqeq	r0, #3072	; 0xc00
     dd0:	0b03200b 	bleq	c8e04 <__Stack_Size+0xc8a04>
     dd4:	200b0320 	andcs	r0, fp, r0, lsr #6
     dd8:	03200b03 	teqeq	r0, #3072	; 0xc00
     ddc:	0b03200b 	bleq	c8e10 <__Stack_Size+0xc8a10>
     de0:	200b0320 	andcs	r0, fp, r0, lsr #6
     de4:	2e0c0314 	mcrcs	3, 0, r0, cr12, cr4, {0}
     de8:	14200b03 	strtne	r0, [r0], #-2819	; 0xb03
     dec:	032e0c03 	teqeq	lr, #768	; 0x300
     df0:	0b03200b 	bleq	c8e24 <__Stack_Size+0xc8a24>
     df4:	200b0320 	andcs	r0, fp, r0, lsr #6
     df8:	03200c03 	teqeq	r0, #768	; 0x300
     dfc:	0b03200c 	bleq	c8e34 <__Stack_Size+0xc8a34>
     e00:	200b0320 	andcs	r0, fp, r0, lsr #6
     e04:	03200b03 	teqeq	r0, #3072	; 0xc00
     e08:	0b03200b 	bleq	c8e3c <__Stack_Size+0xc8a3c>
     e0c:	200b0320 	andcs	r0, fp, r0, lsr #6
     e10:	03200b03 	teqeq	r0, #3072	; 0xc00
     e14:	0314200b 	tsteq	r4, #11
     e18:	0b032e0c 	bleq	cc650 <__Stack_Size+0xcc250>
     e1c:	200b0320 	andcs	r0, fp, r0, lsr #6
     e20:	03200b03 	teqeq	r0, #3072	; 0xc00
     e24:	0c03200b 	stceq	0, cr2, [r3], {11}
     e28:	00010220 	andeq	r0, r1, r0, lsr #4
     e2c:	089e0101 	ldmeq	lr, {r0, r8}
     e30:	00020000 	andeq	r0, r2, r0
     e34:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     e38:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     e3c:	0101000d 	tsteq	r1, sp
     e40:	00000101 	andeq	r0, r0, r1, lsl #2
     e44:	00000100 	andeq	r0, r0, r0, lsl #2
     e48:	50504101 	subspl	r4, r0, r1, lsl #2
     e4c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     e50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     e54:	31663233 	cmncc	r6, r3, lsr r2
     e58:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     e5c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     e60:	4100636e 	tstmi	r0, lr, ror #6
     e64:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     e68:	6300636e 	movwvs	r6, #878	; 0x36e
     e6c:	72705c3a 	rsbsvc	r5, r0, #14848	; 0x3a00
     e70:	6172676f 	cmnvs	r2, pc, ror #14
     e74:	6966206d 	stmdbvs	r6!, {r0, r2, r3, r5, r6, sp}^
     e78:	2073656c 	rsbscs	r6, r3, ip, ror #10
     e7c:	36387828 	ldrtcc	r7, [r8], -r8, lsr #16
     e80:	6e675c29 	cdpvs	12, 6, cr5, cr7, cr9, {1}
     e84:	6f742075 	svcvs	0x00742075
     e88:	20736c6f 	rsbscs	r6, r3, pc, ror #24
     e8c:	206d7261 	rsbcs	r7, sp, r1, ror #4
     e90:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
     e94:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
     e98:	382e345c 	stmdacc	lr!, {r2, r3, r4, r6, sl, ip, sp}
     e9c:	31303220 	teqcc	r0, r0, lsr #4
     ea0:	5c327134 	ldfpls	f7, [r2], #-208	; 0xffffff30
     ea4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     ea8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
     eac:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     eb0:	6e695c69 	cdpvs	12, 6, cr5, cr9, cr9, {3}
     eb4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
     eb8:	616d5c65 	cmnvs	sp, r5, ror #24
     ebc:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     ec0:	63000065 	movwvs	r0, #101	; 0x65
     ec4:	3033356d 	eorscc	r3, r3, sp, ror #10
     ec8:	6e754e5f 	mrcvs	14, 3, r4, cr5, cr15, {2}
     ecc:	632e7a65 	teqvs	lr, #413696	; 0x65000
     ed0:	00000100 	andeq	r0, r0, r0, lsl #2
     ed4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ed8:	30316632 	eorscc	r6, r1, r2, lsr r6
     edc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ee0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     ee4:	00000200 	andeq	r0, r0, r0, lsl #4
     ee8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     eec:	30316632 	eorscc	r6, r1, r2, lsr r6
     ef0:	616d5f78 	smcvs	54776	; 0xd5f8
     ef4:	00682e70 	rsbeq	r2, r8, r0, ror lr
     ef8:	73000002 	movwvc	r0, #2
     efc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f00:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f04:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     f08:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f0c:	74730000 	ldrbtvc	r0, [r3], #-0
     f10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f14:	5f783031 	svcpl	0x00783031
     f18:	6f697067 	svcvs	0x00697067
     f1c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f20:	74730000 	ldrbtvc	r0, [r3], #-0
     f24:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f28:	5f783031 	svcpl	0x00783031
     f2c:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     f30:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f34:	74730000 	ldrbtvc	r0, [r3], #-0
     f38:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f3c:	5f783031 	svcpl	0x00783031
     f40:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     f44:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f48:	64000002 	strvs	r0, [r0], #-2
     f4c:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
     f50:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
     f54:	6464615f 	strbtvs	r6, [r4], #-351	; 0x15f
     f58:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     f5c:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
     f60:	2e73656c 	cdpcs	5, 7, cr6, cr3, cr12, {3}
     f64:	00030068 	andeq	r0, r3, r8, rrx
     f68:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xf00
     f6c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     f70:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f74:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     f78:	00040068 	andeq	r0, r4, r8, rrx
     f7c:	56614800 	strbtpl	r4, [r1], -r0, lsl #16
     f80:	326f4d69 	rsbcc	r4, pc, #6720	; 0x1a40
     f84:	0300682e 	movweq	r6, #2094	; 0x82e
     f88:	6d630000 	stclvs	0, cr0, [r3, #-0]
     f8c:	5f303335 	svcpl	0x00303335
     f90:	656e754e 	strbvs	r7, [lr, #-1358]!	; 0x54e
     f94:	00682e7a 	rsbeq	r2, r8, sl, ror lr
     f98:	73000003 	movwvc	r0, #3
     f9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     fa0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     fa4:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     fa8:	6b636974 	blvs	18db580 <__Stack_Size+0x18db180>
     fac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fb0:	74730000 	ldrbtvc	r0, [r3], #-0
     fb4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     fb8:	5f783031 	svcpl	0x00783031
     fbc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     fc0:	00020068 	andeq	r0, r2, r8, rrx
     fc4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     fc8:	31663233 	cmncc	r6, r3, lsr r2
     fcc:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
     fd0:	682e7277 	stmdavs	lr!, {r0, r1, r2, r4, r5, r6, r9, ip, sp, lr}
     fd4:	00000200 	andeq	r0, r0, r0, lsl #4
     fd8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fdc:	30316632 	eorscc	r6, r1, r2, lsr r6
     fe0:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     fe4:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     fe8:	00020068 	andeq	r0, r2, r8, rrx
     fec:	05000000 	streq	r0, [r0, #-0]
     ff0:	0066f002 	rsbeq	pc, r6, r2
     ff4:	01c50308 	biceq	r0, r5, r8, lsl #6
     ff8:	139c1501 	orrsne	r1, ip, #4194304	; 0x400000
     ffc:	7721b13f 			; <UNDEFINED> instruction: 0x7721b13f
    1000:	30822703 	addcc	r2, r2, r3, lsl #14
    1004:	034c212d 	movteq	r2, #49453	; 0xc12d
    1008:	217401a7 	cmncs	r4, r7, lsr #3
    100c:	4a09033d 	bmi	241d08 <__Stack_Size+0x241908>
    1010:	4d335a2f 	vldmdbmi	r3!, {s10-s56}
    1014:	01040200 	mrseq	r0, R12_usr
    1018:	c4033d31 	strgt	r3, [r3], #-3377	; 0xd31
    101c:	19034a7e 	stmdbne	r3, {r1, r2, r3, r4, r5, r6, r9, fp, lr}
    1020:	20670301 	rsbcs	r0, r7, r1, lsl #6
    1024:	20190320 	andscs	r0, r9, r0, lsr #6
    1028:	3e4c4b3f 	vmovcc.8	d12[1], r4
    102c:	3c0c0331 	stccc	3, cr0, [ip], {49}	; 0x31
    1030:	3e4c4b4d 	vmlscc.f64	d20, d12, d13
    1034:	333d4b31 	teqcc	sp, #50176	; 0xc400
    1038:	15033d4b 	strne	r3, [r3, #-3403]	; 0xd4b
    103c:	2e6b0320 	cdpcs	3, 6, cr0, cr11, cr0, {1}
    1040:	3d673331 	stclcc	3, cr3, [r7, #-196]!	; 0xffffff3c
    1044:	1d3f3d4b 	ldcne	13, cr3, [pc, #-300]!	; f20 <__Stack_Size+0xb20>
    1048:	303e5923 	eorscc	r5, lr, r3, lsr #18
    104c:	7fa8032f 	svcvc	0x00a8032f
    1050:	02002174 	andeq	r2, r0, #116, 2
    1054:	2e060104 	adfcss	f0, f6, f4
    1058:	4c4b3106 	stfmie	f3, [fp], {6}
    105c:	3d4b233e 	stclcc	3, cr2, [fp, #-248]	; 0xffffff08
    1060:	033d4b33 	teqeq	sp, #52224	; 0xcc00
    1064:	032000c3 	teqeq	r0, #195	; 0xc3
    1068:	032e7fbd 	teqeq	lr, #756	; 0x2f4
    106c:	a22e00c3 	eorge	r0, lr, #195	; 0xc3
    1070:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1074:	2000e703 	andcs	lr, r0, r3, lsl #14
    1078:	2e7f9903 	cdpcs	9, 7, cr9, cr15, cr3, {0}
    107c:	2e00e803 	cdpcs	8, 0, cr14, cr0, cr3, {0}
    1080:	207f9803 	rsbscs	r9, pc, r3, lsl #16
    1084:	2e00e403 	cdpcs	4, 0, cr14, cr0, cr3, {0}
    1088:	7f980324 	svcvc	0x00980324
    108c:	00e80320 	rsceq	r0, r8, r0, lsr #6
    1090:	3e3d4c3c 	mrccc	12, 1, r4, cr13, cr12, {1}
    1094:	4d3d221e 	lfmmi	f2, 4, [sp, #-120]!	; 0xffffff88
    1098:	13583203 	cmpne	r8, #805306368	; 0x30000000
    109c:	21582303 	cmpcs	r8, r3, lsl #6
    10a0:	4d41503d 	stclmi	0, cr5, [r1, #-244]	; 0xffffff0c
    10a4:	3d138632 	ldccc	6, cr8, [r3, #-200]	; 0xffffff38
    10a8:	034d4150 	movteq	r4, #53584	; 0xd150
    10ac:	20667dee 	rsbcs	r7, r6, lr, ror #27
    10b0:	00200f03 	eoreq	r0, r0, r3, lsl #30
    10b4:	2f010402 	svccs	0x00010402
    10b8:	4b3d4b3e 	blmi	f53db8 <__Stack_Size+0xf539b8>
    10bc:	03136a4c 	tsteq	r3, #76, 20	; 0x4c000
    10c0:	133c01fc 	teqne	ip, #252, 2	; 0x3f
    10c4:	4a09033d 	bmi	241dc0 <__Stack_Size+0x2419c0>
    10c8:	4d335a2f 	vldmdbmi	r3!, {s10-s56}
    10cc:	033d135e 	teqeq	sp, #2013265921	; 0x78000001
    10d0:	5a2f4a09 	bpl	bd38fc <__Stack_Size+0xbd34fc>
    10d4:	3f034d33 	svccc	0x00034d33
    10d8:	3e232066 	cdpcc	0, 2, cr2, cr3, cr6, {3}
    10dc:	207a0327 	rsbscs	r0, sl, r7, lsr #6
    10e0:	312f2f3d 	teqcc	pc, sp, lsr pc	; <UNPREDICTABLE>
    10e4:	b2033e1e 	andlt	r3, r3, #480	; 0x1e0
    10e8:	d1032e7e 	tstle	r3, lr, ror lr
    10ec:	694d4a01 	stmdbvs	sp, {r0, r9, fp, lr}^
    10f0:	6b146a4d 	blvs	51ba2c <__Stack_Size+0x51b62c>
    10f4:	04020001 	streq	r0, [r2], #-1
    10f8:	02002402 	andeq	r2, r0, #33554432	; 0x2000000
    10fc:	00490204 	subeq	r0, r9, r4, lsl #4
    1100:	2f020402 	svccs	0x00020402
    1104:	02040200 	andeq	r0, r4, #0, 4
    1108:	5d2f221f 	sfmpl	f2, 4, [pc, #-124]!	; 1094 <__Stack_Size+0xc94>
    110c:	02003020 	andeq	r3, r0, #32
    1110:	20060104 	andcs	r0, r6, r4, lsl #2
    1114:	4c4c3f06 	mcrrmi	15, 0, r3, ip, cr6
    1118:	01040200 	mrseq	r0, R12_usr
    111c:	6a4c694b 	bvs	131b650 <__Stack_Size+0x131b250>
    1120:	02002278 	andeq	r2, r0, #120, 4	; 0x80000007
    1124:	2e060104 	adfcss	f0, f6, f4
    1128:	9f923006 	svcls	0x00923006
    112c:	13408959 	movtne	r8, #2393	; 0x959
    1130:	8632134f 	ldrthi	r1, [r2], -pc, asr #6
    1134:	1b416822 	blne	105b1c4 <__Stack_Size+0x105adc4>
    1138:	223a4c25 	eorscs	r4, sl, #9472	; 0x2500
    113c:	913f2f78 	teqls	pc, r8, ror pc	; <UNPREDICTABLE>
    1140:	19035967 	stmdbne	r3, {r0, r1, r2, r5, r6, r8, fp, ip, lr}
    1144:	4b3f219e 	blmi	fc97c4 <__Stack_Size+0xfc93c4>
    1148:	135c214c 	cmpne	ip, #76, 2
    114c:	24692533 	strbtcs	r2, [r9], #-1331	; 0x533
    1150:	1e30302a 	cdpne	0, 3, cr3, cr0, cr10, {1}
    1154:	5e6b223e 	mcrpl	2, 3, r2, cr11, cr14, {1}
    1158:	2f75302f 	svccs	0x0075302f
    115c:	032f3d23 	teqeq	pc, #2240	; 0x8c0
    1160:	02002060 	andeq	r2, r0, #96	; 0x60
    1164:	20030104 	andcs	r0, r3, r4, lsl #2
    1168:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    116c:	2c694b02 	stclcs	11, cr4, [r9], #-8
    1170:	1e225622 	cfmadda32ne	mvax1, mvax5, mvfx2, mvfx2
    1174:	59312230 	ldmdbpl	r1!, {r4, r5, r9, sp}
    1178:	3d75305a 	ldclcc	0, cr3, [r5, #-360]!	; 0xfffffe98
    117c:	fa034b23 	blx	d3e10 <__Stack_Size+0xd3a10>
    1180:	8a03747e 	bhi	de380 <__Stack_Size+0xddf80>
    1184:	32873c01 	addcc	r3, r7, #256	; 0x100
    1188:	3d5a3e77 	ldclcc	14, cr3, [sl, #-476]	; 0xfffffe24
    118c:	3f3d4c32 	svccc	0x003d4c32
    1190:	3d1f2fae 	ldccc	15, cr2, [pc, #-696]	; ee0 <__Stack_Size+0xae0>
    1194:	3e214c22 	cdpcc	12, 2, cr4, cr1, cr2, {1}
    1198:	00333d4b 	eorseq	r3, r3, fp, asr #26
    119c:	06010402 	streq	r0, [r1], -r2, lsl #8
    11a0:	003e062e 	eorseq	r0, lr, lr, lsr #12
    11a4:	06010402 	streq	r0, [r1], -r2, lsl #8
    11a8:	09030658 	stmdbeq	r3, {r3, r4, r6, r9, sl}
    11ac:	0200374a 	andeq	r3, r0, #19398656	; 0x1280000
    11b0:	3c060104 	stfccs	f0, [r6], {4}
    11b4:	01040200 	mrseq	r0, R12_usr
    11b8:	02008906 	andeq	r8, r0, #98304	; 0x18000
    11bc:	84590204 	ldrbhi	r0, [r9], #-516	; 0x204
    11c0:	3d685f32 	stclcc	15, cr5, [r8, #-200]!	; 0xffffff38
    11c4:	1f67313d 	svcne	0x0067313d
    11c8:	2f75222f 	svccs	0x0075222f
    11cc:	4b222f1f 	blmi	88ce50 <__Stack_Size+0x88ca50>
    11d0:	7fac0333 	svcvc	0x00ac0333
    11d4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    11d8:	00d40301 	sbcseq	r0, r4, r1, lsl #6
    11dc:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    11e0:	3a694b02 	bcc	1a53df0 <__Stack_Size+0x1a539f0>
    11e4:	03413022 	movteq	r3, #4130	; 0x1022
    11e8:	2f352079 	svccs	0x00352079
    11ec:	13ac1403 			; <UNDEFINED> instruction: 0x13ac1403
    11f0:	6b135c3d 	blvs	4d82ec <__Stack_Size+0x4d7eec>
    11f4:	87136b13 			; <UNDEFINED> instruction: 0x87136b13
    11f8:	5b136b13 	blpl	4dbe4c <__Stack_Size+0x4dba4c>
    11fc:	6a26474b 	bvs	992f30 <__Stack_Size+0x992b30>
    1200:	23484d13 	movtcs	r4, #36115	; 0x8d13
    1204:	564d135c 			; <UNDEFINED> instruction: 0x564d135c
    1208:	30176a23 	andscc	r6, r7, r3, lsr #20
    120c:	15321532 	ldrne	r1, [r2, #-1330]!	; 0x532
    1210:	2e00d303 	cdpcs	3, 0, cr13, cr0, cr3, {0}
    1214:	02004b21 	andeq	r4, r0, #33792	; 0x8400
    1218:	00680104 	rsbeq	r0, r8, r4, lsl #2
    121c:	59020402 	stmdbpl	r2, {r1, sl}
    1220:	7ec3036b 	cdpvc	3, 12, cr0, cr3, cr11, {3}
    1224:	773021f2 			; <UNDEFINED> instruction: 0x773021f2
    1228:	033d2f30 	teqeq	sp, #48, 30	; 0xc0
    122c:	007400da 	ldrsbteq	r0, [r4], #-10
    1230:	13010402 	movwne	r0, #5122	; 0x1402
    1234:	301e3d5b 	andscc	r3, lr, fp, asr sp
    1238:	02005d30 	andeq	r5, r0, #48, 26	; 0xc00
    123c:	77210104 	strvc	r0, [r1, -r4, lsl #2]!
    1240:	321c3d3e 	andscc	r3, ip, #3968	; 0xf80
    1244:	4d30322c 	lfmmi	f3, 4, [r0, #-176]!	; 0xffffff50
    1248:	005c233a 	subseq	r2, ip, sl, lsr r3
    124c:	21010402 	tstcs	r1, r2, lsl #8
    1250:	232c315a 	teqcs	ip, #-2147483626	; 0x80000016
    1254:	31302f1d 	teqcc	r0, sp, lsl pc
    1258:	02004f2d 	andeq	r4, r0, #45, 30	; 0xb4
    125c:	77210104 	strvc	r0, [r1, -r4, lsl #2]!
    1260:	30382f3e 	eorscc	r2, r8, lr, lsr pc
    1264:	b2033032 	andlt	r3, r3, #50	; 0x32
    1268:	0330587f 	teqeq	r0, #8323072	; 0x7f0000
    126c:	1e5800cf 	cdpne	0, 5, cr0, cr8, cr15, {6}
    1270:	02006a23 	andeq	r6, r0, #143360	; 0x23000
    1274:	03210104 	teqeq	r1, #4, 2
    1278:	34587fb3 	ldrbcc	r7, [r8], #-4019	; 0xfb3
    127c:	2000c903 	andcs	ip, r0, r3, lsl #18
    1280:	2e7fb803 	cdpcs	8, 7, cr11, cr15, cr3, {0}
    1284:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    1288:	312f1c24 	teqcc	pc, r4, lsr #24
    128c:	15032d31 	strne	r2, [r3, #-3377]	; 0xd31
    1290:	01090358 	tsteq	r9, r8, asr r3
    1294:	3f212e4f 	svccc	0x00212e4f
    1298:	383d3ea4 	ldmdacc	sp!, {r2, r5, r7, r9, sl, fp, ip, sp}
    129c:	03303230 	teqeq	r0, #48, 4
    12a0:	4c282e78 	stcmi	14, cr2, [r8], #-480	; 0xfffffe20
    12a4:	674a0a03 	strbvs	r0, [sl, -r3, lsl #20]
    12a8:	032e6903 	teqeq	lr, #49152	; 0xc000
    12ac:	a52f2e17 	strge	r2, [pc, #-3607]!	; 49d <__Stack_Size+0x9d>
    12b0:	672c2f2d 	strvs	r2, [ip, -sp, lsr #30]!
    12b4:	2e0a031d 	mcrcs	3, 0, r0, cr10, cr13, {0}
    12b8:	4b2c2f2d 	blmi	b0cf74 <__Stack_Size+0xb0cb74>
    12bc:	3d3d341d 	cfldrscc	mvf3, [sp, #-116]!	; 0xffffff8c
    12c0:	3c56033d 	mrrccc	3, 3, r0, r6, cr13
    12c4:	033c1203 	teqeq	ip, #805306368	; 0x30000000
    12c8:	32033c69 	andcc	r3, r3, #26880	; 0x6900
    12cc:	58230320 	stmdapl	r3!, {r5, r8, r9}
    12d0:	273e2320 	ldrcs	r2, [lr, -r0, lsr #6]!
    12d4:	3d207a03 	vstmdbcc	r0!, {s14-s16}
    12d8:	1e312f2f 	cdpne	15, 3, cr2, cr1, cr15, {1}
    12dc:	79bb033e 	ldmibvc	fp!, {r1, r2, r3, r4, r5, r8, r9}
    12e0:	06c8032e 	strbeq	r0, [r8], lr, lsr #6
    12e4:	4f694d4a 	svcmi	0x00694d4a
    12e8:	146b146a 	strbtne	r1, [fp], #-1130	; 0x46a
    12ec:	8632134f 	ldrthi	r1, [r2], -pc, asr #6
    12f0:	02004d20 	andeq	r4, r0, #32, 26	; 0x800
    12f4:	684b0104 	stmdavs	fp, {r2, r8}^
    12f8:	135d2d2f 	cmpne	sp, #3008	; 0xbc0
    12fc:	222ca093 	eorcs	sl, ip, #147	; 0x93
    1300:	4e28453d 	mcrmi	5, 1, r4, cr8, cr13, {1}
    1304:	1c769313 	ldclne	3, cr9, [r6], #-76	; 0xffffffb4
    1308:	76224e25 	strtvc	r4, [r2], -r5, lsr #28
    130c:	1e3e2159 	mrcne	1, 1, r2, cr14, cr9, {2}
    1310:	0c033e30 	stceq	14, cr3, [r3], {48}	; 0x30
    1314:	2e74034a 	cdpcs	3, 7, cr0, cr4, cr10, {2}
    1318:	30200c03 	eorcc	r0, r0, r3, lsl #24
    131c:	3d86223a 	sfmcc	f2, 4, [r6, #232]	; 0xe8
    1320:	5967913f 	stmdbpl	r7!, {r0, r1, r2, r3, r4, r5, r8, ip, pc}^
    1324:	872d2f4c 	strhi	r2, [sp, -ip, asr #30]!
    1328:	216b4b13 	cmncs	fp, r3, lsl fp
    132c:	59302f92 	ldmdbpl	r0!, {r1, r4, r7, r8, r9, sl, fp, sp}
    1330:	302c312d 	eorcc	r3, ip, sp, lsr #2
    1334:	03134067 	tsteq	r3, #103	; 0x67
    1338:	32212e0d 	eorcc	r2, r1, #13, 28	; 0xd0
    133c:	1333134e 	teqne	r3, #939524097	; 0x38000001
    1340:	2221201f 	eorcs	r2, r1, #31
    1344:	3232243d 	eorscc	r2, r2, #1023410176	; 0x3d000000
    1348:	02002120 	andeq	r2, r0, #32, 2
    134c:	2f210104 	svccs	0x00210104
    1350:	d803324d 	stmdale	r3, {r0, r2, r3, r6, r9, ip, sp}
    1354:	0200207e 	andeq	r2, r0, #126	; 0x7e
    1358:	ac030104 	stfges	f0, [r3], {4}
    135c:	3f3d4a01 	svccc	0x003d4a01
    1360:	02003e31 	andeq	r3, r0, #784	; 0x310
    1364:	77030204 	strvc	r0, [r3, -r4, lsl #4]
    1368:	24285a20 	strtcs	r5, [r8], #-2592	; 0xa20
    136c:	02002320 	andeq	r2, r0, #32, 6	; 0x80000000
    1370:	20060104 	andcs	r0, r6, r4, lsl #2
    1374:	7ec30306 	cdpvc	3, 12, cr0, cr3, cr6, {0}
    1378:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    137c:	01c00301 	biceq	r0, r0, r1, lsl #6
    1380:	02003d4a 	andeq	r3, r0, #4736	; 0x1280
    1384:	5b490204 	blpl	1241b9c <__Stack_Size+0x124179c>
    1388:	2f333222 	svccs	0x00333222
    138c:	02003430 	andeq	r3, r0, #48, 8	; 0x30000000
    1390:	78030104 	stmdavc	r3, {r2, r8}
    1394:	2e0d033c 	mcrcs	3, 0, r0, cr13, cr12, {1}
    1398:	2025213f 	eorcs	r2, r5, pc, lsr r1
    139c:	2f3e2f21 	svccs	0x003e2f21
    13a0:	2f3e2f3e 	svccs	0x003e2f3e
    13a4:	2f3e2f3e 	svccs	0x003e2f3e
    13a8:	333e2f3e 	teqcc	lr, #62, 30	; 0xf8
    13ac:	2144082a 	cmpcs	r4, sl, lsr #16
    13b0:	3e593e59 	mrccc	14, 2, r3, cr9, cr9, {2}
    13b4:	3e593e59 	mrccc	14, 2, r3, cr9, cr9, {2}
    13b8:	3e593e59 	mrccc	14, 2, r3, cr9, cr9, {2}
    13bc:	24082d5a 	strcs	r2, [r8], #-3418	; 0xd5a
    13c0:	31013101 	tstcc	r1, r1, lsl #2
    13c4:	32013101 	andcc	r3, r1, #1073741824	; 0x40000000
    13c8:	02001f21 	andeq	r1, r0, #33, 30	; 0x84
    13cc:	00350204 	eorseq	r0, r5, r4, lsl #4
    13d0:	2f020402 	svccs	0x00020402
    13d4:	02040200 	andeq	r0, r4, #0, 4
    13d8:	04020031 	streq	r0, [r2], #-49	; 0x31
    13dc:	02005902 	andeq	r5, r0, #32768	; 0x8000
    13e0:	79030204 	stmdbvc	r3, {r2, r9}
    13e4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    13e8:	02002702 	andeq	r2, r0, #524288	; 0x80000
    13ec:	79030204 	stmdbvc	r3, {r2, r9}
    13f0:	2009032e 	andcs	r0, r9, lr, lsr #6
    13f4:	0d035640 	stceq	6, cr5, [r3, #-256]	; 0xffffff00
    13f8:	7703303c 	smladxvc	r3, ip, r0, r3
    13fc:	032b3d66 	teqeq	fp, #6528	; 0x1980
    1400:	4b5876b4 	blmi	161eed8 <__Stack_Size+0x161ead8>
    1404:	403d3d30 	eorsmi	r3, sp, r0, lsr sp
    1408:	59675930 	stmdbpl	r7!, {r4, r5, r8, fp, ip, lr}^
    140c:	2b403d67 	blcs	10109b0 <__Stack_Size+0x10105b0>
    1410:	c809ca03 	stmdagt	r9, {r0, r1, r9, fp, lr, pc}
    1414:	03200c03 	teqeq	r0, #768	; 0x300
    1418:	0b032075 	bleq	c95f4 <__Stack_Size+0xc91f4>
    141c:	02002f20 	andeq	r2, r0, #32, 30	; 0x80
    1420:	00250204 	eoreq	r0, r5, r4, lsl #4
    1424:	2f020402 	svccs	0x00020402
    1428:	02040200 	andeq	r0, r4, #0, 4
    142c:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    1430:	02006702 	andeq	r6, r0, #524288	; 0x80000
    1434:	79030204 	stmdbvc	r3, {r2, r9}
    1438:	04020020 	streq	r0, [r2], #-32
    143c:	02002702 	andeq	r2, r0, #524288	; 0x80000
    1440:	79030204 	stmdbvc	r3, {r2, r9}
    1444:	2009032e 	andcs	r0, r9, lr, lsr #6
    1448:	0d03564e 	stceq	6, cr5, [r3, #-312]	; 0xfffffec8
    144c:	77033e3c 	smladxvc	r3, ip, lr, r3
    1450:	032b3d66 	teqeq	fp, #6528	; 0x1980
    1454:	3d22660f 	stccc	6, cr6, [r2, #-60]!	; 0xffffffc4
    1458:	213d3e3d 	teqcs	sp, sp, lsr lr
    145c:	2f402a4c 	svccs	0x00402a4c
    1460:	402a4c21 	eormi	r4, sl, r1, lsr #24
    1464:	4c2c232f 	stcmi	3, cr2, [ip], #-188	; 0xffffff44
    1468:	4c21412a 	stfmis	f4, [r1], #-168	; 0xffffff58
    146c:	4030401c 	eorsmi	r4, r0, ip, lsl r0
    1470:	3e3d3d22 	cdpcc	13, 3, cr3, cr13, cr2, {1}
    1474:	4c2c233d 	stcmi	3, cr2, [ip], #-244	; 0xffffff0c
    1478:	4c21412a 	stfmis	f4, [r1], #-168	; 0xffffff58
    147c:	0330401c 	teqeq	r0, #28
    1480:	4e223c27 	cdpmi	12, 2, cr3, cr2, cr7, {1}
    1484:	3020952d 	eorcc	r9, r0, sp, lsr #10
    1488:	01040200 	mrseq	r0, R12_usr
    148c:	6a062006 	bvs	1894ac <__Stack_Size+0x1890ac>
    1490:	01040200 	mrseq	r0, R12_usr
    1494:	4e6a684b 	cdpmi	8, 6, cr6, cr10, cr11, {2}
    1498:	04020022 	streq	r0, [r2], #-34	; 0x22
    149c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    14a0:	4bad7630 	blmi	feb5ed68 <SCS_BASE+0x1eb50d68>
    14a4:	76224089 	strtvc	r4, [r2], -r9, lsl #1
    14a8:	1e3e2159 	mrcne	1, 1, r2, cr14, cr9, {2}
    14ac:	0c033e30 	stceq	14, cr3, [r3], {48}	; 0x30
    14b0:	2e74034a 	cdpcs	3, 7, cr0, cr4, cr10, {2}
    14b4:	22200c03 	eorcs	r0, r0, #768	; 0x300
    14b8:	3d94222c 	lfmcc	f2, 4, [r4, #176]	; 0xb0
    14bc:	4b67753f 	blmi	19de9c0 <__Stack_Size+0x19de5c0>
    14c0:	032d2f4c 	teqeq	sp, #76, 30	; 0x130
    14c4:	3313821f 	tstcc	r3, #-268435455	; 0xf0000001
    14c8:	2a262122 	bcs	989958 <__Stack_Size+0x989558>
    14cc:	2d301b25 	fldmdbxcs	r0!, {d1-d18}	;@ Deprecated
    14d0:	2a302222 	bcs	c09d60 <__Stack_Size+0xc09960>
    14d4:	6a32342c 	bvs	c8e58c <__Stack_Size+0xc8e18c>
    14d8:	844c6a25 	strbhi	r6, [ip], #-2597	; 0xa25
    14dc:	4c5a5c40 	mrrcmi	12, 4, r5, sl, cr0
    14e0:	034a7a03 	movteq	r7, #43523	; 0xaa03
    14e4:	3122660c 	teqcc	r2, ip, lsl #12
    14e8:	02004e4b 	andeq	r4, r0, #1200	; 0x4b0
    14ec:	20060104 	andcs	r0, r6, r4, lsl #2
    14f0:	02040200 	andeq	r0, r4, #0, 4
    14f4:	02003006 	andeq	r3, r0, #6
    14f8:	00560204 	subseq	r0, r6, r4, lsl #4
    14fc:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
    1500:	02040200 	andeq	r0, r4, #0, 4
    1504:	5a41322c 	bpl	104ddbc <__Stack_Size+0x104d9bc>
    1508:	01040200 	mrseq	r0, R12_usr
    150c:	4c064a06 	stcmi	10, cr4, [r6], {6}
    1510:	3e212d2f 	cdpcc	13, 2, cr2, cr1, cr15, {1}
    1514:	3f212d2f 	svccc	0x00212d2f
    1518:	313d404b 	teqcc	sp, fp, asr #32
    151c:	4c136a3d 	ldcmi	10, cr6, [r3], {61}	; 0x3d
    1520:	6601b803 	strvs	fp, [r1], -r3, lsl #16
    1524:	211f3d22 	tstcs	pc, r2, lsr #26
    1528:	4e3d223d 	mrcmi	2, 1, r2, cr13, cr13, {1}
    152c:	32221e3e 	eorcc	r1, r2, #992	; 0x3e0
    1530:	4b223e88 	blmi	890f58 <__Stack_Size+0x890b58>
    1534:	1f3d4e3d 	svcne	0x003d4e3d
    1538:	3d223d21 	stccc	13, cr3, [r2, #-132]!	; 0xffffff7c
    153c:	211f3d4e 	tstcs	pc, lr, asr #26
    1540:	4e3d223d 	mrcmi	2, 1, r2, cr13, cr13, {1}
    1544:	3d211f3d 	stccc	15, cr1, [r1, #-244]!	; 0xffffff0c
    1548:	11033d22 	tstne	r3, r2, lsr #26
    154c:	224c4d4a 	subcs	r4, ip, #4736	; 0x1280
    1550:	42266c2c 	eormi	r6, r6, #44, 24	; 0x2c00
    1554:	3123793f 	teqcc	r3, pc, lsr r9
    1558:	221e304d 	andscs	r3, lr, #77	; 0x4d
    155c:	5c202803 	stcpl	8, cr2, [r0], #-12
    1560:	2d5c5c5c 	ldclcs	12, cr5, [ip, #-368]	; 0xfffffe90
    1564:	3f3c4c03 	svccc	0x003c4c03
    1568:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!	; 1474 <__Stack_Size+0x1074>
    156c:	04020069 	streq	r0, [r2], #-105	; 0x69
    1570:	005d3f01 	subseq	r3, sp, r1, lsl #30
    1574:	3f010402 	svccc	0x00010402
    1578:	28581c03 	ldmdacs	r8, {r0, r1, sl, fp, ip}^
    157c:	1d224e6a 	stcne	14, cr4, [r2, #-424]!	; 0xfffffe58
    1580:	2f2f1c24 	svccs	0x002f1c24
    1584:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
    1588:	2f2f2f1c 	svccs	0x002f2f1c
    158c:	1e40312f 	dvfnesp	f3, f0, #10.0
    1590:	2f2f2f1f 	svccs	0x002f2f1f
    1594:	0336322f 	teqeq	r6, #-268435454	; 0xf0000002
    1598:	2124207a 	teqcs	r4, sl, ror r0
    159c:	2b31311b 	blcs	c4da10 <__Stack_Size+0xc4d610>
    15a0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15a4:	29342b31 	ldmdbcs	r4!, {r0, r4, r5, r8, r9, fp, sp}
    15a8:	22302f2f 	eorscs	r2, r0, #47, 30	; 0xbc
    15ac:	2f2f1b31 	svccs	0x002f1b31
    15b0:	03353030 	teqeq	r5, #48	; 0x30
    15b4:	2f2f2e77 	svccs	0x002f2e77
    15b8:	03363132 	teqeq	r6, #-2147483636	; 0x8000000c
    15bc:	2f2f2e75 	svccs	0x002f2e75
    15c0:	2b23302f 	blcs	8cd684 <__Stack_Size+0x8cd284>
    15c4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15c8:	29343a30 	ldmdbcs	r4!, {r4, r5, r9, fp, ip, sp}
    15cc:	3931302f 	ldmdbcc	r1!, {r0, r1, r2, r3, r5, ip, sp}
    15d0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15d4:	77034322 	strvc	r4, [r3, -r2, lsr #6]
    15d8:	322f2f2e 	eorcc	r2, pc, #46, 30	; 0xb8
    15dc:	2f2f3931 	svccs	0x002f3931
    15e0:	3923302f 	stmdbcc	r3!, {r0, r1, r2, r3, r5, ip, sp}
    15e4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15e8:	2f2f3931 	svccs	0x002f3931
    15ec:	3931302f 	ldmdbcc	r1!, {r0, r1, r2, r3, r5, ip, sp}
    15f0:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    15f4:	2f2f3a22 	svccs	0x002f3a22
    15f8:	2f2f3a32 	svccs	0x002f3a32
    15fc:	2f3a3030 	svccs	0x003a3030
    1600:	2f3a342f 	svccs	0x003a342f
    1604:	4b4b312f 	blmi	12cdac8 <__Stack_Size+0x12cd6c8>
    1608:	253f31a2 	ldrcs	r3, [pc, #-418]!	; 146e <__Stack_Size+0x106e>
    160c:	292c321e 	stmdbcs	ip!, {r1, r2, r3, r4, r9, ip, sp}
    1610:	1f302f21 	svcne	0x00302f21
    1614:	2f213024 	svccs	0x00213024
    1618:	221e2330 	andscs	r2, lr, #48, 6	; 0xc0000000
    161c:	3230221c 	eorscc	r2, r0, #28, 4	; 0xc0000001
    1620:	4e4b6d6d 	cdpmi	13, 4, cr6, cr11, cr13, {3}
    1624:	01040200 	mrseq	r0, R12_usr
    1628:	02005a3d 	andeq	r5, r0, #249856	; 0x3d000
    162c:	5c3d0104 	ldfpls	f0, [sp], #-16
    1630:	01040200 	mrseq	r0, R12_usr
    1634:	02005a3d 	andeq	r5, r0, #249856	; 0x3d000
    1638:	5c3d0104 	ldfpls	f0, [sp], #-16
    163c:	19034b4b 	stmdbne	r3, {r0, r1, r3, r6, r8, r9, fp, lr}
    1640:	02002f66 	andeq	r2, r0, #408	; 0x198
    1644:	673d0104 	ldrvs	r0, [sp, -r4, lsl #2]!
    1648:	153c6f03 	ldrne	r6, [ip, #-3843]!	; 0xf03
    164c:	2f23201d 	svccs	0x0023201d
    1650:	2f2d3e21 	svccs	0x002d3e21
    1654:	2d3e212f 	ldfcss	f2, [lr, #-188]!	; 0xffffff44
    1658:	202e7003 	eorcs	r7, lr, r3
    165c:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
    1660:	2e2e1e03 	cdpcs	14, 2, cr1, cr14, cr3, {0}
    1664:	31231d23 	teqcc	r3, r3, lsr #26
    1668:	322f2f3d 	eorcc	r2, pc, #61, 30	; 0xf4
    166c:	2e7a031e 	mrccs	3, 3, r0, cr10, cr14, {0}
    1670:	03223026 	teqeq	r2, #38	; 0x26
    1674:	033c6f9a 	teqeq	ip, #616	; 0x268
    1678:	4d4a10e9 	stclmi	0, cr1, [sl, #-932]	; 0xfffffc5c
    167c:	60034c69 	andvs	r4, r3, r9, ror #24
    1680:	2d5a2158 	ldfcse	f2, [sl, #-352]	; 0xfffffea0
    1684:	8279ce03 	rsbshi	ip, r9, #3, 28	; 0x30
    1688:	ea033125 	b	cdb24 <__Stack_Size+0xcd724>
    168c:	93032e00 	movwls	r2, #15872	; 0x3e00
    1690:	f103207f 			; <UNDEFINED> instruction: 0xf103207f
    1694:	2d4c2e00 	stclcs	14, cr2, [ip, #-0]
    1698:	01810331 	orreq	r0, r1, r1, lsr r3
    169c:	73e4034a 	mvnvc	r0, #671088641	; 0x28000001
    16a0:	0cb60320 	ldceq	3, cr0, [r6], #128	; 0x80
    16a4:	206c0320 	rsbcs	r0, ip, r0, lsr #6
    16a8:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    16ac:	032e73d5 	teqeq	lr, #1409286147	; 0x54000003
    16b0:	033c0cb6 	teqeq	ip, #46592	; 0xb600
    16b4:	034a73ca 	movteq	r7, #41930	; 0xa3ca
    16b8:	033c0cbb 	teqeq	ip, #47872	; 0xbb00
    16bc:	034a73c5 	movteq	r7, #41925	; 0xa3c5
    16c0:	033c0cc0 	teqeq	ip, #192, 24	; 0xc000
    16c4:	032e00fb 	teqeq	lr, #251	; 0xfb
    16c8:	022e7f85 	eoreq	r7, lr, #532	; 0x214
    16cc:	01010006 	tsteq	r1, r6
    16d0:	00000222 	andeq	r0, r0, r2, lsr #4
    16d4:	00970002 	addseq	r0, r7, r2
    16d8:	01020000 	mrseq	r0, (UNDEF: 2)
    16dc:	000d0efb 	strdeq	r0, [sp], -fp
    16e0:	01010101 	tsteq	r1, r1, lsl #2
    16e4:	01000000 	mrseq	r0, (UNDEF: 0)
    16e8:	73010000 	movwvc	r0, #4096	; 0x1000
    16ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    16f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16f4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    16f8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    16fc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1700:	31663233 	cmncc	r6, r3, lsr r2
    1704:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1708:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    170c:	0000636e 	andeq	r6, r0, lr, ror #6
    1710:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1714:	30316632 	eorscc	r6, r1, r2, lsr r6
    1718:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xf78
    171c:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1720:	73000001 	movwvc	r0, #1
    1724:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1728:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    172c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1730:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1734:	73000002 	movwvc	r0, #2
    1738:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    173c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1740:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1744:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1748:	74730000 	ldrbtvc	r0, [r3], #-0
    174c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1750:	5f783031 	svcpl	0x00783031
    1754:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1758:	00020068 	andeq	r0, r2, r8, rrx
    175c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1760:	31663233 	cmncc	r6, r3, lsr r2
    1764:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1768:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    176c:	00000200 	andeq	r0, r0, r0, lsl #4
    1770:	02050000 	andeq	r0, r5, #0
    1774:	0800806c 	stmdaeq	r0, {r2, r3, r5, r6, pc}
    1778:	01018203 	tsteq	r1, r3, lsl #4
    177c:	415ab024 	cmpmi	sl, r4, lsr #32
    1780:	425a415a 	subsmi	r4, sl, #-2147483626	; 0x80000016
    1784:	032e7a03 	teqeq	lr, #12288	; 0x3000
    1788:	0f036614 	svceq	0x00036614
    178c:	4e1c2601 	cfmsub32mi	mvax0, mvfx2, mvfx12, mvfx1
    1790:	032e6b03 	teqeq	lr, #3072	; 0xc00
    1794:	03302015 	teqeq	r0, #21
    1798:	7903200b 	stmdbvc	r3, {r0, r1, r3, sp}
    179c:	331b272e 	tstcc	fp, #12058624	; 0xb80000
    17a0:	03311f21 	teqeq	r1, #33, 30	; 0x84
    17a4:	251b2009 	ldrcs	r2, [fp, #-9]
    17a8:	033e321d 	teqeq	lr, #-805306367	; 0xd0000001
    17ac:	3115580c 	tstcc	r5, ip, lsl #16
    17b0:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
    17b4:	1a3c0d03 	bne	f04bc8 <__Stack_Size+0xf047c8>
    17b8:	0341231d 	movteq	r2, #4893	; 0x131d
    17bc:	1d1a4a0f 	vldrne	s8, [sl, #-60]	; 0xffffffc4
    17c0:	14034123 	strne	r4, [r3], #-291	; 0x123
    17c4:	0109034a 	tsteq	r9, sl, asr #6
    17c8:	33231d25 	teqcc	r3, #2368	; 0x940
    17cc:	174a0c03 	strbne	r0, [sl, -r3, lsl #24]
    17d0:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
    17d4:	03200d03 	teqeq	r0, #3, 26	; 0xc0
    17d8:	03173c0a 	tsteq	r7, #2560	; 0xa00
    17dc:	0319580b 	tsteq	r9, #720896	; 0xb0000
    17e0:	0c03200d 	stceq	0, cr2, [r3], {13}
    17e4:	0109033c 	tsteq	r9, ip, lsr r3
    17e8:	0342241c 	movteq	r2, #9244	; 0x241c
    17ec:	03194a0c 	tsteq	r9, #12, 20	; 0xc000
    17f0:	0d03200d 	stceq	0, cr2, [r3, #-52]	; 0xffffffcc
    17f4:	0109033c 	tsteq	r9, ip, lsr r3
    17f8:	30311e24 	eorscc	r1, r1, r4, lsr #28
    17fc:	1a2e0f03 	bne	b85410 <__Stack_Size+0xb85010>
    1800:	0341231d 	movteq	r2, #4893	; 0x131d
    1804:	0a034a2e 	beq	d40c4 <__Stack_Size+0xd3cc4>
    1808:	20760301 	rsbscs	r0, r6, r1, lsl #6
    180c:	25200a03 	strcs	r0, [r0, #-2563]!	; 0xa03
    1810:	207a036a 	rsbscs	r0, sl, sl, ror #6
    1814:	35303224 	ldrcc	r3, [r0, #-548]!	; 0x224
    1818:	2e7a034e 	cdpcs	3, 7, cr0, cr10, cr14, {2}
    181c:	23303224 	teqcs	r0, #36, 4	; 0x40000002
    1820:	7a035c33 	bvc	d88f4 <__Stack_Size+0xd84f4>
    1824:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
    1828:	035c3331 	cmpeq	ip, #-1006632960	; 0xc4000000
    182c:	32242e7a 	eorcc	r2, r4, #1952	; 0x7a0
    1830:	035c3622 	cmpeq	ip, #35651584	; 0x2200000
    1834:	32242e7a 	eorcc	r2, r4, #1952	; 0x7a0
    1838:	2e0f0322 	cdpcs	3, 0, cr0, cr15, cr2, {1}
    183c:	41231d1a 	teqmi	r3, sl, lsl sp
    1840:	174a0c03 	strbne	r0, [sl, -r3, lsl #24]
    1844:	2e090321 	cdpcs	3, 0, cr0, cr9, cr1, {1}
    1848:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
    184c:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    1850:	4a100341 	bmi	40255c <__Stack_Size+0x40215c>
    1854:	41231d1a 	teqmi	r3, sl, lsl sp
    1858:	1a4a2b03 	bne	128c46c <__Stack_Size+0x128c06c>
    185c:	03223022 	teqeq	r2, #34	; 0x22
    1860:	1d1a2e0f 	ldcne	14, cr2, [sl, #-60]	; 0xffffffc4
    1864:	10034123 	andne	r4, r3, r3, lsr #2
    1868:	0109034a 	tsteq	r9, sl, asr #6
    186c:	0342241c 	movteq	r2, #9244	; 0x241c
    1870:	03194a0c 	tsteq	r9, #12, 20	; 0xc000
    1874:	2c03200d 	stccs	0, cr2, [r3], {13}
    1878:	010a033c 	tsteq	sl, ip, lsr r3
    187c:	03207603 	teqeq	r0, #3145728	; 0x300000
    1880:	6a25200a 	bvs	9498b0 <__Stack_Size+0x9494b0>
    1884:	24207a03 	strtcs	r7, [r0], #-2563	; 0xa03
    1888:	4e353032 	mrcmi	0, 1, r3, cr5, cr2, {1}
    188c:	242e7a03 	strtcs	r7, [lr], #-2563	; 0xa03
    1890:	24253032 	strtcs	r3, [r5], #-50	; 0x32
    1894:	1e6a301e 	mcrne	0, 3, r3, cr10, cr14, {0}
    1898:	0d033032 	stceq	0, cr3, [r3, #-200]	; 0xffffff38
    189c:	0109032e 	tsteq	r9, lr, lsr #6
    18a0:	30311e24 	eorscc	r1, r1, r4, lsr #28
    18a4:	192e1403 	stmdbne	lr!, {r0, r1, sl, ip}
    18a8:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
    18ac:	2e1b032f 	cdpcs	3, 1, cr0, cr11, cr15, {1}
    18b0:	224c221a 	subcs	r2, ip, #-1610612735	; 0xa0000001
    18b4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    18b8:	2e200322 	cdpcs	3, 2, cr0, cr0, cr2, {1}
    18bc:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
    18c0:	272e0c03 	strcs	r0, [lr, -r3, lsl #24]!
    18c4:	0341231d 	movteq	r2, #4893	; 0x131d
    18c8:	031a7413 	tsteq	sl, #318767104	; 0x13000000
    18cc:	11032e0d 	tstne	r3, sp, lsl #28
    18d0:	1003184a 	andne	r1, r3, sl, asr #16
    18d4:	010c033c 	tsteq	ip, ip, lsr r3
    18d8:	04020023 	streq	r0, [r2], #-35	; 0x23
    18dc:	02004701 	andeq	r4, r0, #262144	; 0x40000
    18e0:	00230104 	eoreq	r0, r3, r4, lsl #2
    18e4:	23010402 	movwcs	r0, #5122	; 0x1402
    18e8:	033c0a03 	teqeq	ip, #12288	; 0x3000
    18ec:	0b03200f 	bleq	c9930 <__Stack_Size+0xc9530>
    18f0:	00040201 	andeq	r0, r4, r1, lsl #4
    18f4:	01fd0101 	mvnseq	r0, r1, lsl #2
    18f8:	00020000 	andeq	r0, r2, r0
    18fc:	00000088 	andeq	r0, r0, r8, lsl #1
    1900:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1904:	0101000d 	tsteq	r1, sp
    1908:	00000101 	andeq	r0, r0, r1, lsl #2
    190c:	00000100 	andeq	r0, r0, r0, lsl #2
    1910:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1914:	31663233 	cmncc	r6, r3, lsr r2
    1918:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    191c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1920:	73006372 	movwvc	r6, #882	; 0x372
    1924:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1928:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    192c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1930:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1934:	74730000 	ldrbtvc	r0, [r3], #-0
    1938:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    193c:	5f783031 	svcpl	0x00783031
    1940:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1944:	00632e68 	rsbeq	r2, r3, r8, ror #28
    1948:	73000001 	movwvc	r0, #1
    194c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1950:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1954:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1958:	00682e65 	rsbeq	r2, r8, r5, ror #28
    195c:	73000002 	movwvc	r0, #2
    1960:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1964:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1968:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    196c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1970:	74730000 	ldrbtvc	r0, [r3], #-0
    1974:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1978:	5f783031 	svcpl	0x00783031
    197c:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1980:	00682e68 	rsbeq	r2, r8, r8, ror #28
    1984:	00000002 	andeq	r0, r0, r2
    1988:	a8020500 	stmdage	r2, {r8, sl}
    198c:	03080083 	movweq	r0, #32899	; 0x8083
    1990:	170100d6 			; <UNDEFINED> instruction: 0x170100d6
    1994:	740e0359 	strvc	r0, [lr], #-857	; 0x359
    1998:	0e035917 	mcreq	9, 0, r5, cr3, cr7, {0}
    199c:	03591774 	cmpeq	r9, #116, 14	; 0x1d00000
    19a0:	3d14740c 	cfldrscc	mvf7, [r4, #-48]	; 0xffffffd0
    19a4:	14900b03 	ldrne	r0, [r0], #2819	; 0xb03
    19a8:	8203f603 	andhi	pc, r3, #3145728	; 0x300000
    19ac:	0a032f14 	beq	cd604 <__Stack_Size+0xcd204>
    19b0:	032f144a 	teqeq	pc, #1241513984	; 0x4a000000
    19b4:	03154a0b 	tsteq	r5, #45056	; 0xb000
    19b8:	0a032e09 	beq	cd1e4 <__Stack_Size+0xccde4>
    19bc:	0a031566 	beq	c6f5c <__Stack_Size+0xc6b5c>
    19c0:	660e032e 	strvs	r0, [lr], -lr, lsr #6
    19c4:	33231d28 	teqcc	r3, #40, 26	; 0xa00
    19c8:	18741203 	ldmdane	r4!, {r0, r1, r9, ip}^
    19cc:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    19d0:	033c1003 	teqeq	ip, #3
    19d4:	03174a0f 	tsteq	r7, #61440	; 0xf000
    19d8:	5015660c 	andspl	r6, r5, ip, lsl #12
    19dc:	74033e42 	strvc	r3, [r3], #-3650	; 0xe42
    19e0:	1003344a 	andne	r3, r3, sl, asr #8
    19e4:	3c0c0320 	stccc	3, cr0, [ip], {32}
    19e8:	02002420 	andeq	r2, r0, #32, 8	; 0x20000000
    19ec:	00310104 	eorseq	r0, r1, r4, lsl #2
    19f0:	06020402 	streq	r0, [r2], -r2, lsl #8
    19f4:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
    19f8:	68033020 	stmdavs	r3, {r5, ip, sp}
    19fc:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
    1a00:	2e7ab203 	cdpcs	2, 7, cr11, cr10, cr3, {0}
    1a04:	314c2720 	cmpcc	ip, r0, lsr #14
    1a08:	214b2925 	cmpcs	fp, r5, lsr #18
    1a0c:	5d31304d 	ldcpl	0, cr3, [r1, #-308]!	; 0xfffffecc
    1a10:	244a0c03 	strbcs	r0, [sl], #-3075	; 0xc03
    1a14:	2a24314c 	bcs	90df4c <__Stack_Size+0x90db4c>
    1a18:	31304d4b 	teqcc	r0, fp, asr #26
    1a1c:	3c0c035d 	stccc	3, cr0, [ip], {93}	; 0x5d
    1a20:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
    1a24:	212e7803 	teqcs	lr, r3, lsl #16
    1a28:	304d4b3f 	subcc	r4, sp, pc, lsr fp
    1a2c:	1d235b31 	fstmdbxne	r3!, {d5-d28}	;@ Deprecated
    1a30:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
    1a34:	312e0a03 	teqcc	lr, r3, lsl #20
    1a38:	740d035e 	strvc	r0, [sp], #-862	; 0x35e
    1a3c:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    1a40:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
    1a44:	314c1b25 	cmpcc	ip, r5, lsr #22
    1a48:	03313230 	teqeq	r1, #48, 4
    1a4c:	5e313c0a 	cdppl	12, 3, cr3, cr1, cr10, {0}
    1a50:	204a0d03 	subcs	r0, sl, r3, lsl #26
    1a54:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1a58:	24313027 	ldrtcs	r3, [r1], #-39	; 0x27
    1a5c:	30224c1c 	eorcc	r4, r2, ip, lsl ip
    1a60:	0e035d31 	mcreq	13, 0, r5, cr3, cr1, {1}
    1a64:	0326204a 	teqeq	r6, #74	; 0x4a
    1a68:	3026207a 	eorcc	r2, r6, sl, ror r0
    1a6c:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    1a70:	4b3f2120 	blmi	fc9ef8 <__Stack_Size+0xfc9af8>
    1a74:	5d313023 	ldcpl	0, cr3, [r1, #-140]!	; 0xffffff74
    1a78:	20581403 	subscs	r1, r8, r3, lsl #8
    1a7c:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
    1a80:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
    1a84:	21200c03 	teqcs	r0, r3, lsl #24
    1a88:	2073033d 	rsbscs	r0, r3, sp, lsr r3
    1a8c:	30200d03 	eorcc	r0, r0, r3, lsl #26
    1a90:	7203221e 	andvc	r2, r3, #-536870911	; 0xe0000001
    1a94:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
    1a98:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
    1a9c:	1d233e30 	stcne	14, cr3, [r3, #-192]!	; 0xffffff40
    1aa0:	64033123 	strvs	r3, [r3], #-291	; 0x123
    1aa4:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
    1aa8:	231d2330 	tstcs	sp, #48, 6	; 0xc0000000
    1aac:	2e5d0331 	mrccs	3, 2, r0, cr13, cr1, {1}
    1ab0:	4c202303 	stcmi	3, cr2, [r0], #-12
    1ab4:	31231d23 	teqcc	r3, r3, lsr #26
    1ab8:	10036b31 	andne	r6, r3, r1, lsr fp
    1abc:	4c262082 	stcmi	0, cr2, [r6], #-520	; 0xfffffdf8
    1ac0:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
    1ac4:	4b3e212e 	blmi	f89f84 <__Stack_Size+0xf89b84>
    1ac8:	5b31304d 	blpl	c4dc04 <__Stack_Size+0xc4d804>
    1acc:	3232225a 	eorscc	r2, r2, #-1610612731	; 0xa0000005
    1ad0:	3179314c 	cmncc	r9, ip, asr #2
    1ad4:	7418035e 	ldrvc	r0, [r8], #-862	; 0x35e
    1ad8:	03200903 	teqeq	r0, #49152	; 0xc000
    1adc:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    1ae0:	033f2120 	teqeq	pc, #32, 2
    1ae4:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    1ae8:	2231302e 	eorscs	r3, r1, #46	; 0x2e
    1aec:	3e4d3e2c 	cdpcc	14, 4, cr3, cr13, cr12, {1}
    1af0:	07025d31 	smladxeq	r2, r1, sp, r5
    1af4:	74010100 	strvc	r0, [r1], #-256	; 0x100
    1af8:	02000001 	andeq	r0, r0, #1
    1afc:	00009900 	andeq	r9, r0, r0, lsl #18
    1b00:	fb010200 	blx	4230a <__Stack_Size+0x41f0a>
    1b04:	01000d0e 	tsteq	r0, lr, lsl #26
    1b08:	00010101 	andeq	r0, r1, r1, lsl #2
    1b0c:	00010000 	andeq	r0, r1, r0
    1b10:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1b14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b18:	5f783031 	svcpl	0x00783031
    1b1c:	2f62696c 	svccs	0x0062696c
    1b20:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1b28:	30316632 	eorscc	r6, r1, r2, lsr r6
    1b2c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1b30:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1b34:	73000063 	movwvc	r0, #99	; 0x63
    1b38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b40:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1b44:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1b48:	73000001 	movwvc	r0, #1
    1b4c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b50:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1b58:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1b5c:	73000002 	movwvc	r0, #2
    1b60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b68:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1b6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b70:	74730000 	ldrbtvc	r0, [r3], #-0
    1b74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b78:	5f783031 	svcpl	0x00783031
    1b7c:	6f697067 	svcvs	0x00697067
    1b80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b84:	74730000 	ldrbtvc	r0, [r3], #-0
    1b88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b8c:	5f783031 	svcpl	0x00783031
    1b90:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1b94:	00020068 	andeq	r0, r2, r8, rrx
    1b98:	05000000 	streq	r0, [r0, #-0]
    1b9c:	00882002 	addeq	r2, r8, r2
    1ba0:	01330308 	teqeq	r3, r8, lsl #6
    1ba4:	2a4bf524 	bcs	12ff03c <__Stack_Size+0x12fec3c>
    1ba8:	4bac1703 	blmi	feb077bc <SCS_BASE+0x1eaf97bc>
    1bac:	4b2e7003 	blmi	b9dbc0 <__Stack_Size+0xb9d7c0>
    1bb0:	4b324b32 	blmi	c94880 <__Stack_Size+0xc94480>
    1bb4:	4b2e0903 	blmi	b83fc8 <__Stack_Size+0xb83bc8>
    1bb8:	03425932 	movteq	r5, #10546	; 0x2932
    1bbc:	12032e7a 	andne	r2, r3, #1952	; 0x7a0
    1bc0:	2d4c2182 	stfcse	f2, [ip, #-520]	; 0xfffffdf8
    1bc4:	034a0f03 	movteq	r0, #44803	; 0xaf03
    1bc8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1bcc:	200c0320 	andcs	r0, ip, r0, lsr #6
    1bd0:	74033325 	strvc	r3, [r3], #-805	; 0x325
    1bd4:	3e333520 	cfabs64cc	mvdx3, mvdx3
    1bd8:	30302222 	eorscc	r2, r0, r2, lsr #4
    1bdc:	2b4e2230 	blcs	138a4a4 <__Stack_Size+0x138a0a4>
    1be0:	22311d34 	eorscs	r1, r1, #52, 26	; 0xd00
    1be4:	66032233 			; <UNDEFINED> instruction: 0x66032233
    1be8:	3c1f032e 	ldccc	3, cr0, [pc], {46}	; 0x2e
    1bec:	3e213025 	cdpcc	0, 2, cr3, cr1, cr5, {1}
    1bf0:	22302f30 	eorscs	r2, r0, #48, 30	; 0xc0
    1bf4:	1d342b4e 	vldmdbne	r4!, {d2-<overflow reg d40>}
    1bf8:	22312231 	eorscs	r2, r1, #268435459	; 0x10000003
    1bfc:	032e6903 	teqeq	lr, #49152	; 0xc000
    1c00:	0d033c1b 	stceq	12, cr3, [r3, #-108]	; 0xffffff94
    1c04:	2f3d142e 	svccs	0x003d142e
    1c08:	193c0d03 	ldmdbne	ip!, {r0, r1, r8, sl, fp}
    1c0c:	032e0903 	teqeq	lr, #49152	; 0xc000
    1c10:	21164a0a 	tstcs	r6, sl, lsl #20
    1c14:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
    1c18:	032e0903 	teqeq	lr, #49152	; 0xc000
    1c1c:	21164a0a 	tstcs	r6, sl, lsl #20
    1c20:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    1c24:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    1c28:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
    1c2c:	0e033222 	cdpeq	2, 0, cr3, cr3, cr2, {1}
    1c30:	0e03162e 	cfmadd32eq	mvax1, mvfx1, mvfx3, mvfx14
    1c34:	2230192e 	eorscs	r1, r0, #753664	; 0xb8000
    1c38:	03222222 	teqeq	r2, #536870914	; 0x20000002
    1c3c:	30192e10 	andscc	r2, r9, r0, lsl lr
    1c40:	0330214b 	teqeq	r0, #-1073741806	; 0xc0000012
    1c44:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1c48:	25276627 	strcs	r6, [r7, #-1575]!	; 0x627
    1c4c:	23222345 	teqcs	r2, #335544321	; 0x14000001
    1c50:	034c2f1f 	movteq	r2, #53023	; 0xcf1f
    1c54:	0a032e78 	beq	cd63c <__Stack_Size+0xcd23c>
    1c58:	3167502e 	cmncc	r7, lr, lsr #32
    1c5c:	10034d22 	andne	r4, r3, r2, lsr #26
    1c60:	035b1958 	cmpeq	fp, #88, 18	; 0x160000
    1c64:	09037476 	stmdbeq	r3, {r1, r2, r4, r5, r6, sl, ip, sp, lr}
    1c68:	04024b20 	streq	r4, [r2], #-2848	; 0xb20
    1c6c:	bc010100 	stflts	f0, [r1], {-0}
    1c70:	02000001 	andeq	r0, r0, #1
    1c74:	00009a00 	andeq	r9, r0, r0, lsl #20
    1c78:	fb010200 	blx	42482 <__Stack_Size+0x42082>
    1c7c:	01000d0e 	tsteq	r0, lr, lsl #26
    1c80:	00010101 	andeq	r0, r1, r1, lsl #2
    1c84:	00010000 	andeq	r0, r1, r0
    1c88:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1c8c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c90:	5f783031 	svcpl	0x00783031
    1c94:	2f62696c 	svccs	0x0062696c
    1c98:	00637273 	rsbeq	r7, r3, r3, ror r2
    1c9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ca0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ca4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1ca8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1cac:	73000063 	movwvc	r0, #99	; 0x63
    1cb0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1cb4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1cb8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1cbc:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1cc0:	73000001 	movwvc	r0, #1
    1cc4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1cc8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ccc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1cd0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1cd4:	73000002 	movwvc	r0, #2
    1cd8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1cdc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ce0:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1ce4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1ce8:	74730000 	ldrbtvc	r0, [r3], #-0
    1cec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1cf0:	5f783031 	svcpl	0x00783031
    1cf4:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    1cf8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1cfc:	6f630000 	svcvs	0x00630000
    1d00:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1d04:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 1b58 <__Stack_Size+0x1758>
    1d08:	6f726361 	svcvs	0x00726361
    1d0c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	8a780205 	bhi	1e02530 <__Stack_Size+0x1e02130>
    1d18:	24030800 	strcs	r0, [r3], #-2048	; 0x800
    1d1c:	2d211501 	cfstr32cs	mvfx1, [r1, #-4]!
    1d20:	302f2f4b 	eorcc	r2, pc, fp, asr #30
    1d24:	02040200 	andeq	r0, r4, #0, 4
    1d28:	04020022 	streq	r0, [r2], #-34	; 0x22
    1d2c:	02002c02 	andeq	r2, r0, #512	; 0x200
    1d30:	00220204 	eoreq	r0, r2, r4, lsl #4
    1d34:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
    1d38:	02040200 	andeq	r0, r4, #0, 4
    1d3c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1d40:	03242c02 	teqeq	r4, #512	; 0x200
    1d44:	3e154a0b 	vnmlscc.f32	s8, s10, s22
    1d48:	212f211e 	teqcs	pc, lr, lsl r1	; <UNPREDICTABLE>
    1d4c:	213e2321 	teqcs	lr, r1, lsr #6
    1d50:	1703213d 	smladxne	r3, sp, r1, r2
    1d54:	0e031766 	cdpeq	7, 0, cr1, cr3, cr6, {3}
    1d58:	010a039e 			; <UNDEFINED> instruction: 0x010a039e
    1d5c:	03207603 	teqeq	r0, #3145728	; 0x300000
    1d60:	24232e0a 	strtcs	r2, [r3], #-3594	; 0xe0a
    1d64:	3d1b251c 	cfldr32cc	mvfx2, [fp, #-112]	; 0xffffff90
    1d68:	31312c31 	teqcc	r1, r1, lsr ip
    1d6c:	231d243b 	tstcs	sp, #989855744	; 0x3b000000
    1d70:	212f3073 	teqcs	pc, r3, ror r0	; <UNPREDICTABLE>
    1d74:	1f213122 	svcne	0x00213122
    1d78:	57215d21 	strpl	r5, [r1, -r1, lsr #26]!
    1d7c:	149e0e03 	ldrne	r0, [lr], #3587	; 0xe03
    1d80:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
    1d84:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d88:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d8c:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d90:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
    1d94:	03162e0d 	tsteq	r6, #13, 28	; 0xd0
    1d98:	03133c0b 	tsteq	r3, #2816	; 0xb00
    1d9c:	2f132e0b 	svccs	0x00132e0b
    1da0:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
    1da4:	6609035a 			; <UNDEFINED> instruction: 0x6609035a
    1da8:	16740a03 	ldrbtne	r0, [r4], -r3, lsl #20
    1dac:	16660b03 	strbtne	r0, [r6], -r3, lsl #22
    1db0:	13d60c03 	bicsne	r0, r6, #768	; 0x300
    1db4:	660b032f 	strvs	r0, [fp], -pc, lsr #6
    1db8:	09035a19 	stmdbeq	r3, {r0, r3, r4, r9, fp, ip, lr}
    1dbc:	740b0366 	strvc	r0, [fp], #-870	; 0x366
    1dc0:	10032f13 	andne	r2, r3, r3, lsl pc
    1dc4:	0b03174a 	bleq	c7af4 <__Stack_Size+0xc76f4>
    1dc8:	0b03139e 	bleq	c6c48 <__Stack_Size+0xc6848>
    1dcc:	12031382 	andne	r1, r3, #134217730	; 0x8000002
    1dd0:	221e2782 	andscs	r2, lr, #34078720	; 0x2080000
    1dd4:	74130332 	ldrvc	r0, [r3], #-818	; 0x332
    1dd8:	221e6a19 	andscs	r6, lr, #102400	; 0x19000
    1ddc:	661a0332 			; <UNDEFINED> instruction: 0x661a0332
    1de0:	03010903 	movweq	r0, #6403	; 0x1903
    1de4:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1de8:	1e314b20 	vaddne.f64	d4, d1, d16
    1dec:	212f333f 	teqcs	pc, pc, lsr r3	; <UNPREDICTABLE>
    1df0:	792c241b 	stmdbvc	ip!, {r0, r1, r3, r4, sl, sp}
    1df4:	6611034b 	ldrvs	r0, [r1], -fp, asr #6
    1df8:	0330301a 	teqeq	r0, #26
    1dfc:	0f033c0b 	svceq	0x00033c0b
    1e00:	03301974 	teqeq	r0, #116, 18	; 0x1d0000
    1e04:	30199e0f 	andscc	r9, r9, pc, lsl #28
    1e08:	1aba1503 	bne	fee8721c <SCS_BASE+0x1ee7921c>
    1e0c:	0b033030 	bleq	cded4 <__Stack_Size+0xcdad4>
    1e10:	7411033c 	ldrvc	r0, [r1], #-828	; 0x33c
    1e14:	30223f19 	eorcc	r3, r2, r9, lsl pc
    1e18:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
    1e1c:	3340223d 	movtcc	r2, #573	; 0x23d
    1e20:	4a0f0323 	bmi	3c2ab4 <__Stack_Size+0x3c26b4>
    1e24:	30200903 	eorcc	r0, r0, r3, lsl #18
    1e28:	04022332 	streq	r2, [r2], #-818	; 0x332
    1e2c:	e7010100 	str	r0, [r1, -r0, lsl #2]
    1e30:	02000000 	andeq	r0, r0, #0
    1e34:	00009800 	andeq	r9, r0, r0, lsl #16
    1e38:	fb010200 	blx	42642 <__Stack_Size+0x42242>
    1e3c:	01000d0e 	tsteq	r0, lr, lsl #26
    1e40:	00010101 	andeq	r0, r1, r1, lsl #2
    1e44:	00010000 	andeq	r0, r1, r0
    1e48:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    1e4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e50:	5f783031 	svcpl	0x00783031
    1e54:	2f62696c 	svccs	0x0062696c
    1e58:	00637273 	rsbeq	r7, r3, r3, ror r2
    1e5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e60:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e64:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1e68:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1e6c:	73000063 	movwvc	r0, #99	; 0x63
    1e70:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1e74:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1e78:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
    1e7c:	0100632e 	tsteq	r0, lr, lsr #6
    1e80:	74730000 	ldrbtvc	r0, [r3], #-0
    1e84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e88:	5f783031 	svcpl	0x00783031
    1e8c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1e90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1e94:	74730000 	ldrbtvc	r0, [r3], #-0
    1e98:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e9c:	5f783031 	svcpl	0x00783031
    1ea0:	2e70616d 	rpwcssz	f6, f0, #5.0
    1ea4:	00020068 	andeq	r0, r2, r8, rrx
    1ea8:	726f6300 	rsbvc	r6, pc, #0, 6
    1eac:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    1eb0:	616d5f33 	cmnvs	sp, r3, lsr pc
    1eb4:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1eb8:	00020068 	andeq	r0, r2, r8, rrx
    1ebc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ec0:	31663233 	cmncc	r6, r3, lsr r2
    1ec4:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1ec8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1ecc:	00000200 	andeq	r0, r0, r0, lsl #4
    1ed0:	02050000 	andeq	r0, r5, #0
    1ed4:	08008d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, pc}
    1ed8:	0100c303 	tsteq	r0, r3, lsl #6
    1edc:	032d5a21 	teqeq	sp, #135168	; 0x21000
    1ee0:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1ee4:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1ee8:	31186615 	tstcc	r8, r5, lsl r6
    1eec:	0c032331 	stceq	3, cr2, [r3], {49}	; 0x31
    1ef0:	14031658 	strne	r1, [r3], #-1624	; 0x658
    1ef4:	0f031a66 	svceq	0x00031a66
    1ef8:	20710320 	rsbscs	r0, r1, r0, lsr #6
    1efc:	23313123 	teqcs	r1, #-1073741816	; 0xc0000008
    1f00:	0333235b 	teqeq	r3, #1811939329	; 0x6c000001
    1f04:	5b14660c 	blpl	51b73c <__Stack_Size+0x51b33c>
    1f08:	0f035b4d 	svceq	0x00035b4d
    1f0c:	0b031866 	bleq	c80ac <__Stack_Size+0xc7cac>
    1f10:	740d033c 	strvc	r0, [sp], #-828	; 0x33c
    1f14:	00080216 	andeq	r0, r8, r6, lsl r2
    1f18:	01950101 	orrseq	r0, r5, r1, lsl #2
    1f1c:	00020000 	andeq	r0, r2, r0
    1f20:	00000084 	andeq	r0, r0, r4, lsl #1
    1f24:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1f28:	0101000d 	tsteq	r1, sp
    1f2c:	00000101 	andeq	r0, r0, r1, lsl #2
    1f30:	00000100 	andeq	r0, r0, r0, lsl #2
    1f34:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1f38:	31663233 	cmncc	r6, r3, lsr r2
    1f3c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1f40:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1f44:	73006372 	movwvc	r6, #882	; 0x372
    1f48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1f4c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f50:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1f54:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1f58:	74730000 	ldrbtvc	r0, [r3], #-0
    1f5c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1f60:	5f783031 	svcpl	0x00783031
    1f64:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1f68:	00010063 	andeq	r0, r1, r3, rrx
    1f6c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f70:	31663233 	cmncc	r6, r3, lsr r2
    1f74:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1f7c <__Stack_Size+0x1b7c>
    1f78:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1f7c:	00020068 	andeq	r0, r2, r8, rrx
    1f80:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f84:	31663233 	cmncc	r6, r3, lsr r2
    1f88:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1ed0 <__Stack_Size+0x1ad0>
    1f8c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1f90:	00000200 	andeq	r0, r0, r0, lsl #4
    1f94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f98:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f9c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1fa0:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1fa4:	00000002 	andeq	r0, r0, r2
    1fa8:	60020500 	andvs	r0, r2, r0, lsl #10
    1fac:	0308008e 	movweq	r0, #32910	; 0x808e
    1fb0:	140100fc 	strne	r0, [r1], #-252	; 0xfc
    1fb4:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
    1fb8:	7412034d 	ldrvc	r0, [r2], #-845	; 0x34d
    1fbc:	7a032618 	bvc	cb824 <__Stack_Size+0xcb424>
    1fc0:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1fc4:	8235034f 	eorshi	r0, r5, #1006632961	; 0x3c000001
    1fc8:	31313118 	teqcc	r1, r8, lsl r1
    1fcc:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
    1fd0:	19661503 	stmdbne	r6!, {r0, r1, r8, sl, ip}^
    1fd4:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    1fd8:	03164a0d 	tsteq	r6, #53248	; 0xd000
    1fdc:	3118660f 	tstcc	r8, pc, lsl #12
    1fe0:	0f032331 	svceq	0x00032331
    1fe4:	032f1358 	teqeq	pc, #88, 6	; 0x60000001
    1fe8:	31186615 	tstcc	r8, r5, lsl r6
    1fec:	12032331 	andne	r2, r3, #-1006632960	; 0xc4000000
    1ff0:	31311858 	teqcc	r1, r8, asr r8
    1ff4:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
    1ff8:	31313118 	teqcc	r1, r8, lsl r1
    1ffc:	284a1403 	stmdacs	sl, {r0, r1, sl, ip}^
    2000:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
    2004:	03167412 	tsteq	r6, #301989888	; 0x12000000
    2008:	31186611 	tstcc	r8, r1, lsl r6
    200c:	10032331 	andne	r2, r3, r1, lsr r3
    2010:	03341858 	teqeq	r4, #88, 16	; 0x580000
    2014:	2323207a 	teqcs	r3, #122	; 0x7a
    2018:	0324214e 	teqeq	r4, #-2147483629	; 0x80000013
    201c:	03165812 	tsteq	r6, #1179648	; 0x120000
    2020:	03176612 	tsteq	r7, #18874368	; 0x1200000
    2024:	0316820e 	tsteq	r6, #-536870912	; 0xe0000000
    2028:	1c16660c 	ldcne	6, cr6, [r6], {12}
    202c:	33513e24 	cmpcc	r1, #36, 28	; 0x240
    2030:	1c321e23 	ldcne	14, cr1, [r2], #-140	; 0xffffff74
    2034:	323f2732 	eorscc	r2, pc, #13107200	; 0xc80000
    2038:	223c0c03 	eorscs	r0, ip, #768	; 0x300
    203c:	214d321f 	cmpcs	sp, pc, lsl r2
    2040:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    2044:	312f213f 	teqcc	pc, pc, lsr r1	; <UNPREDICTABLE>
    2048:	27c81603 	strbcs	r1, [r8, r3, lsl #12]
    204c:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    2050:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
    2054:	17033222 	strne	r3, [r3, -r2, lsr #4]
    2058:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
    205c:	74150332 	ldrvc	r0, [r5], #-818	; 0x332
    2060:	32221e27 	eorcc	r1, r2, #624	; 0x270
    2064:	27741603 	ldrbcs	r1, [r4, -r3, lsl #12]!
    2068:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    206c:	0316740d 	tsteq	r6, #218103808	; 0xd000000
    2070:	0316660c 	tsteq	r6, #12, 12	; 0xc00000
    2074:	03176611 	tsteq	r7, #17825792	; 0x1100000
    2078:	09036617 	stmdbeq	r3, {r0, r1, r2, r4, r9, sl, sp, lr}
    207c:	303e2201 	eorscc	r2, lr, r1, lsl #4
    2080:	03263222 	teqeq	r6, #536870914	; 0x20000002
    2084:	c3034a0b 	movwgt	r4, #14859	; 0x3a0b
    2088:	00216679 	eoreq	r6, r1, r9, ror r6
    208c:	35010402 	strcc	r0, [r1, #-1026]	; 0x402
    2090:	01040200 	mrseq	r0, R12_usr
    2094:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    2098:	035b3d01 	cmpeq	fp, #1, 26	; 0x40
    209c:	b3033c0a 	movwlt	r3, #15370	; 0x3c0a
    20a0:	03146606 	tsteq	r4, #6291456	; 0x600000
    20a4:	03199012 	tsteq	r9, #18
    20a8:	11033c0b 	tstne	r3, fp, lsl #24
    20ac:	06021874 			; <UNDEFINED> instruction: 0x06021874
    20b0:	b1010100 	mrslt	r0, (UNDEF: 17)
    20b4:	02000000 	andeq	r0, r0, #0
    20b8:	00007500 	andeq	r7, r0, r0, lsl #10
    20bc:	fb010200 	blx	428c6 <__Stack_Size+0x424c6>
    20c0:	01000d0e 	tsteq	r0, lr, lsl #26
    20c4:	00010101 	andeq	r0, r1, r1, lsl #2
    20c8:	00010000 	andeq	r0, r1, r0
    20cc:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
    20d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20d4:	5f783031 	svcpl	0x00783031
    20d8:	2f62696c 	svccs	0x0062696c
    20dc:	00637273 	rsbeq	r7, r3, r3, ror r2
    20e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    20e8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20ec:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    20f0:	73000063 	movwvc	r0, #99	; 0x63
    20f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20fc:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    2100:	6b636974 	blvs	18dc6d8 <__Stack_Size+0x18dc2d8>
    2104:	0100632e 	tsteq	r0, lr, lsr #6
    2108:	74730000 	ldrbtvc	r0, [r3], #-0
    210c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2110:	5f783031 	svcpl	0x00783031
    2114:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2118:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    211c:	74730000 	ldrbtvc	r0, [r3], #-0
    2120:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2124:	5f783031 	svcpl	0x00783031
    2128:	2e70616d 	rpwcssz	f6, f0, #5.0
    212c:	00020068 	andeq	r0, r2, r8, rrx
    2130:	05000000 	streq	r0, [r0, #-0]
    2134:	00919c02 	addseq	r9, r1, r2, lsl #24
    2138:	012b0308 	teqeq	fp, r8, lsl #6
    213c:	034e2224 	movteq	r2, #57892	; 0xe224
    2140:	0316660d 	tsteq	r6, #13631488	; 0xd00000
    2144:	3e16660f 	cfmsub32cc	mvax0, mvfx6, mvfx6, mvfx15
    2148:	035c304c 	cmpeq	ip, #76	; 0x4c
    214c:	1e26660d 	cfmadda32ne	mvax0, mvax6, mvfx6, mvfx13
    2150:	0c034022 	stceq	0, cr4, [r3], {34}	; 0x22
    2154:	032f1366 	teqeq	pc, #-1744830463	; 0x98000001
    2158:	0a034a0e 	beq	d4998 <__Stack_Size+0xd4598>
    215c:	23323e01 	teqcs	r2, #1, 28
    2160:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    2164:	01010006 	tsteq	r1, r6
    2168:	000004c1 	andeq	r0, r0, r1, asr #9
    216c:	00970002 	addseq	r0, r7, r2
    2170:	01020000 	mrseq	r0, (UNDEF: 2)
    2174:	000d0efb 	strdeq	r0, [sp], -fp
    2178:	01010101 	tsteq	r1, r1, lsl #2
    217c:	01000000 	mrseq	r0, (UNDEF: 0)
    2180:	73010000 	movwvc	r0, #4096	; 0x1000
    2184:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2188:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    218c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2190:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2194:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2198:	31663233 	cmncc	r6, r3, lsr r2
    219c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    21a0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    21a4:	0000636e 	andeq	r6, r0, lr, ror #6
    21a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    21ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    21b0:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    21b4:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    21b8:	73000001 	movwvc	r0, #1
    21bc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    21c0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    21c4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    21c8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    21cc:	73000002 	movwvc	r0, #2
    21d0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    21d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    21d8:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    21dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    21e0:	74730000 	ldrbtvc	r0, [r3], #-0
    21e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    21e8:	5f783031 	svcpl	0x00783031
    21ec:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    21f0:	00020068 	andeq	r0, r2, r8, rrx
    21f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    21f8:	31663233 	cmncc	r6, r3, lsr r2
    21fc:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    2200:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    2204:	00000200 	andeq	r0, r0, r0, lsl #4
    2208:	02050000 	andeq	r0, r5, #0
    220c:	08009228 	stmdaeq	r0, {r3, r5, r9, ip, pc}
    2210:	0117ee03 	tsteq	r7, r3, lsl #28
    2214:	1f216824 	svcne	0x00216824
    2218:	23242b24 	teqcs	r4, #36, 22	; 0x9000
    221c:	242a322b 	strtcs	r3, [sl], #-555	; 0x22b
    2220:	1b032123 	blne	ca6b4 <__Stack_Size+0xca2b4>
    2224:	2168242e 	cmncs	r8, lr, lsr #8
    2228:	33242a24 	teqcc	r4, #36, 20	; 0x24000
    222c:	322f292f 	eorcc	r2, pc, #770048	; 0xbc000
    2230:	2123242a 	teqcs	r3, sl, lsr #8
    2234:	2e68d503 	cdpcs	5, 6, cr13, cr8, cr3, {0}
    2238:	034bec24 	movteq	lr, #48164	; 0xbc24
    223c:	15082e77 	strne	r2, [r8, #-3703]	; 0xe77
    2240:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2244:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    2248:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    224c:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2250:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2254:	7a034259 	bvc	d2bc0 <__Stack_Size+0xd27c0>
    2258:	9015032e 	andsls	r0, r5, lr, lsr #6
    225c:	3d1f2119 	ldfccs	f2, [pc, #-100]	; 2200 <__Stack_Size+0x1e00>
    2260:	30313177 	eorscc	r3, r1, r7, ror r1
    2264:	01040200 	mrseq	r0, R12_usr
    2268:	4d063c06 	stcmi	12, cr3, [r6, #-24]	; 0xffffffe8
    226c:	03581103 	cmpeq	r8, #-1073741824	; 0xc0000000
    2270:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    2274:	200a0320 	andcs	r0, sl, r0, lsr #6
    2278:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    227c:	4a09031d 	bmi	242ef8 <__Stack_Size+0x242af8>
    2280:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    2284:	262b3f1d 	qadd16cs	r3, fp, sp
    2288:	206b0323 	rsbcs	r0, fp, r3, lsr #6
    228c:	22201503 	eorcs	r1, r0, #12582912	; 0xc00000
    2290:	01040200 	mrseq	r0, R12_usr
    2294:	03063c06 	movweq	r3, #27654	; 0x6c06
    2298:	311d4a0b 	tstcc	sp, fp, lsl #20
    229c:	24311d26 	ldrtcs	r1, [r1], #-3366	; 0xd26
    22a0:	23234d3f 	teqcs	r3, #4032	; 0xfc0
    22a4:	58100323 	ldmdapl	r0, {r0, r1, r5, r8, r9}
    22a8:	03010a03 	movweq	r0, #6659	; 0x1a03
    22ac:	0a032076 	beq	ca48c <__Stack_Size+0xca08c>
    22b0:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    22b4:	2b501d26 	blcs	1409754 <__Stack_Size+0x1409354>
    22b8:	231d2331 	tstcs	sp, #-1006632960	; 0xc4000000
    22bc:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    22c0:	31201203 	teqcc	r0, r3, lsl #4
    22c4:	03207403 	teqeq	r0, #50331648	; 0x3000000
    22c8:	1b22200c 	blne	88a300 <__Stack_Size+0x889f00>
    22cc:	04020025 	streq	r0, [r2], #-37	; 0x25
    22d0:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    22d4:	1d4a0b03 	vstrne	d16, [sl, #-12]
    22d8:	403f313f 	eorsmi	r3, pc, pc, lsr r1	; <UNPREDICTABLE>
    22dc:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    22e0:	234e3127 	movtcs	r3, #57639	; 0xe127
    22e4:	4a100323 	bmi	402f78 <__Stack_Size+0x402b78>
    22e8:	03010a03 	movweq	r0, #6659	; 0x1a03
    22ec:	0a032076 	beq	ca4cc <__Stack_Size+0xca0cc>
    22f0:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    22f4:	2b501d26 	blcs	1409794 <__Stack_Size+0x1409394>
    22f8:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    22fc:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    2300:	31201203 	teqcc	r0, r3, lsl #4
    2304:	0022231d 	eoreq	r2, r2, sp, lsl r3
    2308:	06010402 	streq	r0, [r1], -r2, lsl #8
    230c:	0b03063c 	bleq	c3c04 <__Stack_Size+0xc3804>
    2310:	313f1d4a 	teqcc	pc, sl, asr #26
    2314:	033f403f 	teqeq	pc, #63	; 0x3f
    2318:	31272079 	teqcc	r7, r9, ror r0
    231c:	0323234e 	teqeq	r3, #939524097	; 0x38000001
    2320:	0a034a10 	beq	d4b68 <__Stack_Size+0xd4768>
    2324:	20760301 	rsbscs	r0, r6, r1, lsl #6
    2328:	5b200a03 	blpl	804b3c <__Stack_Size+0x80473c>
    232c:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    2330:	23312b50 	teqcs	r1, #80, 22	; 0x14000
    2334:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    2338:	1203206e 	andne	r2, r3, #110	; 0x6e
    233c:	74033120 	strvc	r3, [r3], #-288	; 0x120
    2340:	200c0320 	andcs	r0, ip, r0, lsr #6
    2344:	00251b30 	eoreq	r1, r5, r0, lsr fp
    2348:	06010402 	streq	r0, [r1], -r2, lsl #8
    234c:	1d52062e 	ldclne	6, cr0, [r2, #-184]	; 0xffffff48
    2350:	23234031 	teqcs	r3, #49	; 0x31
    2354:	4a019803 	bmi	68368 <__Stack_Size+0x67f68>
    2358:	03010d03 	movweq	r0, #7427	; 0x1d03
    235c:	14120810 	ldrne	r0, [r2], #-2064	; 0x810
    2360:	21212f3d 	teqcs	r1, sp, lsr pc
    2364:	142e0c03 	strtne	r0, [lr], #-3075	; 0xc03
    2368:	2121212f 	teqcs	r1, pc, lsr #2
    236c:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    2370:	22142e0c 	andscs	r2, r4, #12, 28	; 0xc0
    2374:	2121211e 	teqcs	r1, lr, lsl r1
    2378:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    237c:	21212f14 	teqcs	r1, r4, lsl pc
    2380:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    2384:	1d1a2e0d 	ldcne	14, cr2, [sl, #-52]	; 0xffffffcc
    2388:	0e034f23 	cdpeq	15, 0, cr4, cr3, cr3, {1}
    238c:	232b1a66 	teqcs	fp, #417792	; 0x66000
    2390:	5819036b 	ldmdapl	r9, {r0, r1, r3, r5, r6, r8, r9}
    2394:	2b010a03 	blcs	44ba8 <__Stack_Size+0x447a8>
    2398:	14033323 	strne	r3, [r3], #-803	; 0x323
    239c:	1803194a 	stmdane	r3, {r1, r3, r6, r8, fp, ip}
    23a0:	1603192e 	strne	r1, [r3], -lr, lsr #18
    23a4:	010a034a 	tsteq	sl, sl, asr #6
    23a8:	0333232b 	teqeq	r3, #-1409286144	; 0xac000000
    23ac:	03174a0d 	tsteq	r7, #53248	; 0xd000
    23b0:	92037411 	andls	r7, r3, #285212672	; 0x11000000
    23b4:	4d230102 	stfmis	f0, [r3, #-8]!
    23b8:	7dee0323 	stclvc	3, cr0, [lr, #140]!	; 0x8c
    23bc:	66170320 	ldrvs	r0, [r7], -r0, lsr #6
    23c0:	78032820 	stmdavc	r3, {r5, fp, sp}
    23c4:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    23c8:	0340222c 	movteq	r2, #556	; 0x22c
    23cc:	232e01e4 	teqcs	lr, #228, 2	; 0x39
    23d0:	9a03234d 	bls	cb10c <__Stack_Size+0xcad0c>
    23d4:	ef03207e 	svc	0x0003207e
    23d8:	09036600 	stmdbeq	r3, {r9, sl, sp, lr}
    23dc:	232b2620 	teqcs	fp, #32, 12	; 0x2000000
    23e0:	7f98033f 	svcvc	0x0098033f
    23e4:	0a03202e 	beq	ca4a4 <__Stack_Size+0xca0a4>
    23e8:	4b283120 	blmi	a0e870 <__Stack_Size+0xa0e470>
    23ec:	2e190331 	mrccs	3, 0, r0, cr9, cr1, {1}
    23f0:	03312820 	teqeq	r1, #32, 16	; 0x200000
    23f4:	2318663d 	tstcs	r8, #63963136	; 0x3d00000
    23f8:	192e1303 	stmdbne	lr!, {r0, r1, r8, r9, ip}
    23fc:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2400:	231a2e16 	tstcs	sl, #352	; 0x160
    2404:	1d03234d 	stcne	3, cr2, [r3, #-308]	; 0xfffffecc
    2408:	200c032e 	andcs	r0, ip, lr, lsr #6
    240c:	03272323 	teqeq	r7, #-1946157056	; 0x8c000000
    2410:	32272e79 	eorcc	r2, r7, #1936	; 0x790
    2414:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    2418:	20770325 	rsbscs	r0, r7, r5, lsr #6
    241c:	32251c24 	eorcc	r1, r5, #36, 24	; 0x2400
    2420:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    2424:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    2428:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    242c:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2430:	23192e12 	tstcs	r9, #288	; 0x120
    2434:	12033f4d 	andne	r3, r3, #308	; 0x134
    2438:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    243c:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    2440:	3f4d2318 	svccc	0x004d2318
    2444:	1a2e0e03 	bne	b85c58 <__Stack_Size+0xb85858>
    2448:	034f231d 	movteq	r2, #62237	; 0xf31d
    244c:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    2450:	0f034f23 	svceq	0x00034f23
    2454:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2458:	660f034f 	strvs	r0, [pc], -pc, asr #6
    245c:	4f231d1a 	svcmi	0x00231d1a
    2460:	19661203 	stmdbne	r6!, {r0, r1, r9, ip}^
    2464:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2468:	23192e11 	tstcs	r9, #272	; 0x110
    246c:	11033f4d 	tstne	r3, sp, asr #30
    2470:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    2474:	2e110323 	cdpcs	3, 1, cr0, cr1, cr3, {1}
    2478:	3f4d2319 	svccc	0x004d2319
    247c:	1a2e1003 	bne	b86490 <__Stack_Size+0xb86090>
    2480:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2484:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    2488:	10033f4d 	andne	r3, r3, sp, asr #30
    248c:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    2490:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    2494:	3f4d231a 	svccc	0x004d231a
    2498:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    249c:	03234d23 	teqeq	r3, #2240	; 0x8c0
    24a0:	23192e10 	tstcs	r9, #16, 28	; 0x100
    24a4:	10033f31 	andne	r3, r3, r1, lsr pc
    24a8:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    24ac:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    24b0:	3f312319 	svccc	0x00312319
    24b4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    24b8:	03234b23 	teqeq	r3, #35840	; 0x8c00
    24bc:	23192e0f 	tstcs	r9, #15, 28	; 0xf0
    24c0:	1003234b 	andne	r2, r3, fp, asr #6
    24c4:	4b23192e 	blmi	8c8984 <__Stack_Size+0x8c8584>
    24c8:	2e0f033f 	mcrcs	3, 0, r0, cr15, cr15, {1}
    24cc:	3f4b2319 	svccc	0x004b2319
    24d0:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    24d4:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    24d8:	23192e0f 	tstcs	r9, #15, 28	; 0xf0
    24dc:	10033f4b 	andne	r3, r3, fp, asr #30
    24e0:	4b23192e 	blmi	8c89a0 <__Stack_Size+0x8c85a0>
    24e4:	2e14033f 	mrccs	3, 0, r0, cr4, cr15, {1}
    24e8:	76033119 			; <UNDEFINED> instruction: 0x76033119
    24ec:	035b2720 	cmpeq	fp, #32, 14	; 0x800000
    24f0:	31195812 	tstcc	r9, r2, lsl r8
    24f4:	27207603 	strcs	r7, [r0, -r3, lsl #12]!
    24f8:	581e035b 	ldmdapl	lr, {r0, r1, r3, r4, r6, r8, r9}
    24fc:	2e790319 	mrccs	3, 3, r0, cr9, cr9, {0}
    2500:	693f6827 	ldmdbvs	pc!, {r0, r1, r2, r5, fp, sp, lr}	; <UNPREDICTABLE>
    2504:	0e038534 	mcreq	5, 0, r8, cr3, cr4, {1}
    2508:	231d1a66 	tstcs	sp, #417792	; 0x66000
    250c:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
    2510:	4f231d1a 	svcmi	0x00231d1a
    2514:	1a660e03 	bne	1985d28 <__Stack_Size+0x1985928>
    2518:	034f231d 	movteq	r2, #62237	; 0xf31d
    251c:	69186610 	ldmdbvs	r8, {r4, r9, sl, sp, lr}
    2520:	19581803 	ldmdbne	r8, {r0, r1, fp, ip}^
    2524:	58120369 	ldmdapl	r2, {r0, r3, r5, r6, r8, r9}
    2528:	11036918 	tstne	r3, r8, lsl r9
    252c:	03691858 	cmneq	r9, #88, 16	; 0x580000
    2530:	0317580c 	tsteq	r7, #12, 16	; 0xc0000
    2534:	03172e0c 	tsteq	r7, #12, 28	; 0xc0
    2538:	03172e0d 	tsteq	r7, #13, 28	; 0xd0
    253c:	03172e0d 	tsteq	r7, #13, 28	; 0xd0
    2540:	03172e0d 	tsteq	r7, #13, 28	; 0xd0
    2544:	03172e0d 	tsteq	r7, #13, 28	; 0xd0
    2548:	69183c13 	ldmdbvs	r8, {r0, r1, r4, sl, fp, ip, sp}
    254c:	18581303 	ldmdane	r8, {r0, r1, r8, r9, ip}^
    2550:	6ffb0369 	svcvs	0x00fb0369
    2554:	03282074 	teqeq	r8, #116	; 0x74
    2558:	7603200a 	strvc	r2, [r3], -sl
    255c:	20130320 	andscs	r0, r3, r0, lsr #6
    2560:	442e6f03 	strtmi	r6, [lr], #-3843	; 0xf03
    2564:	03206e03 	teqeq	r0, #3, 28	; 0x30
    2568:	3f512014 	svccc	0x00512014
    256c:	03694d32 	cmneq	r9, #3200	; 0xc80
    2570:	6f032e11 	svcvs	0x00032e11
    2574:	4d32332e 	ldcmi	3, cr3, [r2, #-184]!	; 0xffffff48
    2578:	032c3069 	teqeq	ip, #105	; 0x69
    257c:	182e0fe1 	stmdane	lr!, {r0, r5, r6, r7, r8, r9, sl, fp}
    2580:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    2584:	82036918 	andhi	r6, r3, #24, 18	; 0x60000
    2588:	0903746f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    258c:	20770320 	rsbscs	r0, r7, r0, lsr #6
    2590:	23580903 	cmpcs	r8, #49152	; 0xc000
    2594:	2e200333 	mcrcs	3, 1, r0, cr0, cr3, {1}
    2598:	302e6003 	eorcc	r6, lr, r3
    259c:	16033331 			; <UNDEFINED> instruction: 0x16033331
    25a0:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
    25a4:	13ea0330 	mvnne	r0, #48, 6	; 0xc0000000
    25a8:	6c96032e 	ldcvs	3, cr0, [r6], {46}	; 0x2e
    25ac:	13ea0320 	mvnne	r0, #32, 6	; 0x80000000
    25b0:	1f215a20 	svcne	0x00215a20
    25b4:	25292f25 	strcs	r2, [r9, #-3877]!	; 0xf25
    25b8:	215b2f31 	cmpcs	fp, r1, lsr pc
    25bc:	206c8e03 	rsbcs	r8, ip, r3, lsl #28
    25c0:	03200c03 	teqeq	r0, #768	; 0x300
    25c4:	91032e74 	tstls	r3, r4, ror lr
    25c8:	215a2e14 	cmpcs	sl, r4, lsl lr
    25cc:	21243824 	teqcs	r4, r4, lsr #16
    25d0:	322a2f31 	eorcc	r2, sl, #49, 30	; 0xc4
    25d4:	2131241c 	teqcs	r1, ip, lsl r4
    25d8:	206be903 	rsbcs	lr, fp, r3, lsl #18
    25dc:	e0032c22 	and	r2, r3, r2, lsr #24
    25e0:	3f182e10 	svccc	0x00182e10
    25e4:	17580b03 	ldrbne	r0, [r8, -r3, lsl #22]
    25e8:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    25ec:	0b032117 	bleq	caa50 <__Stack_Size+0xca650>
    25f0:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    25f4:	2f172e0b 	svccs	0x00172e0b
    25f8:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    25fc:	2e0a0321 	cdpcs	3, 0, cr0, cr10, cr1, {1}
    2600:	18032117 	stmdane	r3, {r0, r1, r2, r4, r8, sp}
    2604:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    2608:	4a18032e 	bmi	6032c8 <__Stack_Size+0x602ec8>
    260c:	4a160318 	bmi	583274 <__Stack_Size+0x582e74>
    2610:	22010903 	andcs	r0, r1, #49152	; 0xc000
    2614:	00222c22 	eoreq	r2, r2, r2, lsr #24
    2618:	06010402 	streq	r0, [r1], -r2, lsl #8
    261c:	04020020 	streq	r0, [r2], #-32
    2620:	43220601 	teqmi	r2, #1048576	; 0x100000
    2624:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    2628:	01000402 	tsteq	r0, r2, lsl #8
    262c:	0001e501 	andeq	lr, r1, r1, lsl #10
    2630:	9b000200 	blls	2e38 <__Stack_Size+0x2a38>
    2634:	02000000 	andeq	r0, r0, #0
    2638:	0d0efb01 	vstreq	d15, [lr, #-4]
    263c:	01010100 	mrseq	r0, (UNDEF: 17)
    2640:	00000001 	andeq	r0, r0, r1
    2644:	01000001 	tsteq	r0, r1
    2648:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    264c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2650:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2654:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2658:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    265c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2660:	5f783031 	svcpl	0x00783031
    2664:	2f62696c 	svccs	0x0062696c
    2668:	00636e69 	rsbeq	r6, r3, r9, ror #28
    266c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2670:	31663233 	cmncc	r6, r3, lsr r2
    2674:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1e4c <__Stack_Size+0x1a4c>
    2678:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    267c:	0100632e 	tsteq	r0, lr, lsr #6
    2680:	74730000 	ldrbtvc	r0, [r3], #-0
    2684:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2688:	5f783031 	svcpl	0x00783031
    268c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2690:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2694:	74730000 	ldrbtvc	r0, [r3], #-0
    2698:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    269c:	5f783031 	svcpl	0x00783031
    26a0:	2e70616d 	rpwcssz	f6, f0, #5.0
    26a4:	00020068 	andeq	r0, r2, r8, rrx
    26a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    26ac:	31663233 	cmncc	r6, r3, lsr r2
    26b0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1e88 <__Stack_Size+0x1a88>
    26b4:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    26b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    26bc:	74730000 	ldrbtvc	r0, [r3], #-0
    26c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    26c4:	5f783031 	svcpl	0x00783031
    26c8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    26cc:	00020068 	andeq	r0, r2, r8, rrx
    26d0:	05000000 	streq	r0, [r0, #-0]
    26d4:	009c6c02 	addseq	r6, ip, r2, lsl #24
    26d8:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    26dc:	3f082401 	svccc	0x00082401
    26e0:	03581b03 	cmpeq	r8, #3072	; 0xc00
    26e4:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    26e8:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    26ec:	03425940 	movteq	r5, #10560	; 0x2940
    26f0:	16032e7a 			; <UNDEFINED> instruction: 0x16032e7a
    26f4:	01150374 	tsteq	r5, r4, ror r3
    26f8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    26fc:	65033222 	strvs	r3, [r3, #-546]	; 0x222
    2700:	201e0320 	andscs	r0, lr, r0, lsr #6
    2704:	03206203 	teqeq	r0, #805306368	; 0x30000000
    2708:	03282021 	teqeq	r8, #33	; 0x21
    270c:	03282e78 	teqeq	r8, #120, 28	; 0x780
    2710:	03342e7a 	teqeq	r4, #1952	; 0x7a0
    2714:	3234207a 	eorscc	r2, r4, #122	; 0x7a
    2718:	7a032623 	bvc	cbfac <__Stack_Size+0xcbbac>
    271c:	4e032220 	cdpmi	2, 0, cr2, cr3, cr0, {1}
    2720:	2036032e 	eorscs	r0, r6, lr, lsr #6
    2724:	03204a03 	teqeq	r0, #12288	; 0x3000
    2728:	3f242039 	svccc	0x00242039
    272c:	67521c24 	ldrbvs	r1, [r2, -r4, lsr #24]
    2730:	2f773d4d 	svccs	0x00773d4d
    2734:	14580b03 	ldrbne	r0, [r8], #-2819	; 0xb03
    2738:	212f1d40 	teqcs	pc, r0, asr #26
    273c:	10032121 	andne	r2, r3, r1, lsr #2
    2740:	0115032e 	tsteq	r5, lr, lsr #6
    2744:	03206b03 	teqeq	r0, #3072	; 0xc00
    2748:	76032015 			; <UNDEFINED> instruction: 0x76032015
    274c:	200a0320 	andcs	r0, sl, r0, lsr #6
    2750:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2754:	7803200a 	stmdavc	r3, {r1, r3, sp}
    2758:	0332352e 	teqeq	r2, #192937984	; 0xb800000
    275c:	2f142e0c 	svccs	0x00142e0c
    2760:	0f032121 	svceq	0x00032121
    2764:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    2768:	661e034f 	ldrvs	r0, [lr], -pc, asr #6
    276c:	03010d03 	movweq	r0, #7427	; 0x1d03
    2770:	12032e73 	andne	r2, r3, #1840	; 0x730
    2774:	301e3e20 	andscc	r3, lr, r0, lsr #28
    2778:	32223022 	eorcc	r3, r2, #34	; 0x22
    277c:	32221e24 	eorcc	r1, r2, #36, 28	; 0x240
    2780:	034a1503 	movteq	r1, #42243	; 0xa503
    2784:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    2788:	4a0f0334 	bmi	3c3460 <__Stack_Size+0x3c3060>
    278c:	11036818 	tstne	r3, r8, lsl r8
    2790:	03671758 	cmneq	r7, #88, 14	; 0x1600000
    2794:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    2798:	13034f23 	movwne	r4, #16163	; 0x3f23
    279c:	03671766 	cmneq	r7, #26738688	; 0x1980000
    27a0:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    27a4:	0f034f23 	svceq	0x00034f23
    27a8:	0d031866 	stceq	8, cr1, [r3, #-408]	; 0xfffffe68
    27ac:	0321174a 	teqeq	r1, #19398656	; 0x1280000
    27b0:	03173c0c 	tsteq	r7, #12, 24	; 0xc00
    27b4:	3e17660e 	cfmsub32cc	mvax0, mvfx6, mvfx7, mvfx14
    27b8:	17660f03 	strbne	r0, [r6, -r3, lsl #30]!
    27bc:	580f034c 	stmdapl	pc, {r2, r3, r6, r8, r9}	; <UNPREDICTABLE>
    27c0:	4f231d1a 	svcmi	0x00231d1a
    27c4:	1a661003 	bne	19867d8 <__Stack_Size+0x19863d8>
    27c8:	034f231d 	movteq	r2, #62237	; 0xf31d
    27cc:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    27d0:	12034f23 	andne	r4, r3, #35, 30	; 0x8c
    27d4:	03671766 	cmneq	r7, #26738688	; 0x1980000
    27d8:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    27dc:	1b034f23 	blne	d6470 <__Stack_Size+0xd6070>
    27e0:	09031a66 	stmdbeq	r3, {r1, r2, r5, r6, r9, fp, ip}
    27e4:	4a23032e 	bmi	8c34a4 <__Stack_Size+0x8c30a4>
    27e8:	4a1b0318 	bmi	6c3450 <__Stack_Size+0x6c3050>
    27ec:	33200a03 	teqcc	r0, #12288	; 0x3000
    27f0:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    27f4:	42322230 	eorsmi	r2, r2, #48, 4
    27f8:	04020030 	streq	r0, [r2], #-48	; 0x30
    27fc:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    2800:	004d0104 	subeq	r0, sp, r4, lsl #2
    2804:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    2808:	2303244e 	movwcs	r2, #13390	; 0x344e
    280c:	010a0320 	tsteq	sl, r0, lsr #6
    2810:	0004023d 	andeq	r0, r4, sp, lsr r2
    2814:	00a00101 	adceq	r0, r0, r1, lsl #2
    2818:	00020000 	andeq	r0, r2, r0
    281c:	00000039 	andeq	r0, r0, r9, lsr r0
    2820:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2824:	0101000d 	tsteq	r1, sp
    2828:	00000101 	andeq	r0, r0, r1, lsl #2
    282c:	00000100 	andeq	r0, r0, r0, lsl #2
    2830:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2834:	31663233 	cmncc	r6, r3, lsr r2
    2838:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    283c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2840:	00006372 	andeq	r6, r0, r2, ror r3
    2844:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    2848:	336d7865 	cmncc	sp, #6619136	; 0x650000
    284c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2850:	732e6f72 	teqvc	lr, #456	; 0x1c8
    2854:	00000100 	andeq	r0, r0, r0, lsl #2
    2858:	02050000 	andeq	r0, r5, #0
    285c:	08009fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip, pc}
    2860:	21013403 	tstcs	r1, r3, lsl #8
    2864:	21200b03 	teqcs	r0, r3, lsl #22
    2868:	21200b03 	teqcs	r0, r3, lsl #22
    286c:	2f200b03 	svccs	0x00200b03
    2870:	2f200b03 	svccs	0x00200b03
    2874:	2f200b03 	svccs	0x00200b03
    2878:	21200b03 	teqcs	r0, r3, lsl #22
    287c:	2f200b03 	svccs	0x00200b03
    2880:	2f200b03 	svccs	0x00200b03
    2884:	200a032f 	andcs	r0, sl, pc, lsr #6
    2888:	200b032f 	andcs	r0, fp, pc, lsr #6
    288c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2890:	200b032f 	andcs	r0, fp, pc, lsr #6
    2894:	200a032f 	andcs	r0, sl, pc, lsr #6
    2898:	200b0321 	andcs	r0, fp, r1, lsr #6
    289c:	200b0321 	andcs	r0, fp, r1, lsr #6
    28a0:	200b0321 	andcs	r0, fp, r1, lsr #6
    28a4:	200b0321 	andcs	r0, fp, r1, lsr #6
    28a8:	200b032f 	andcs	r0, fp, pc, lsr #6
    28ac:	200a032f 	andcs	r0, sl, pc, lsr #6
    28b0:	200b0321 	andcs	r0, fp, r1, lsr #6
    28b4:	00010221 	andeq	r0, r1, r1, lsr #4
    28b8:	00630101 	rsbeq	r0, r3, r1, lsl #2
    28bc:	00020000 	andeq	r0, r2, r0
    28c0:	0000003b 	andeq	r0, r0, fp, lsr r0
    28c4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    28c8:	0101000d 	tsteq	r1, sp
    28cc:	00000101 	andeq	r0, r0, r1, lsl #2
    28d0:	00000100 	andeq	r0, r0, r0, lsl #2
    28d4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    28d8:	31663233 	cmncc	r6, r3, lsr r2
    28dc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    28e0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    28e4:	00006372 	andeq	r6, r0, r2, ror r3
    28e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    28ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    28f0:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    28f4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    28f8:	0100632e 	tsteq	r0, lr, lsr #6
    28fc:	00000000 	andeq	r0, r0, r0
    2900:	a0200205 	eorge	r0, r0, r5, lsl #4
    2904:	91030800 	tstls	r3, r0, lsl #16
    2908:	005f0101 	subseq	r0, pc, r1, lsl #2
    290c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2910:	564c062e 	strbpl	r0, [ip], -lr, lsr #12
    2914:	01040200 	mrseq	r0, R12_usr
    2918:	2f503e28 	svccs	0x00503e28
    291c:	01000e02 	tsteq	r0, r2, lsl #28
    2920:	Address 0x00002920 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000018 	andeq	r0, r0, r8, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
      1c:	000002d8 	ldrdeq	r0, [r0], -r8
      20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
      24:	86038504 	strhi	r8, [r3], -r4, lsl #10
      28:	00018e02 	andeq	r8, r1, r2, lsl #28
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
      30:	00000000 	andeq	r0, r0, r0
      34:	08003410 	stmdaeq	r0, {r4, sl, ip, sp}
      38:	00000010 	andeq	r0, r0, r0, lsl r0
      3c:	83080e41 	movwhi	r0, #36417	; 0x8e41
      40:	00018e02 	andeq	r8, r1, r2, lsl #28
      44:	0000001c 	andeq	r0, r0, ip, lsl r0
      48:	00000000 	andeq	r0, r0, r0
      4c:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
      50:	0000028c 	andeq	r0, r0, ip, lsl #5
      54:	83180e42 	tsthi	r8, #1056	; 0x420
      58:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
      5c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
      60:	00018e02 	andeq	r8, r1, r2, lsl #28
      64:	0000000c 	andeq	r0, r0, ip
      68:	00000000 	andeq	r0, r0, r0
      6c:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
      70:	0000000a 	andeq	r0, r0, sl
      74:	0000000c 	andeq	r0, r0, ip
      78:	00000000 	andeq	r0, r0, r0
      7c:	080036b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, ip, sp}
      80:	0000000a 	andeq	r0, r0, sl
      84:	00000024 	andeq	r0, r0, r4, lsr #32
      88:	00000000 	andeq	r0, r0, r0
      8c:	080036c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp}
      90:	00000190 	muleq	r0, r0, r1
      94:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
      98:	86088509 	strhi	r8, [r8], -r9, lsl #10
      9c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
      a0:	8a048905 	bhi	1224bc <__Stack_Size+0x1220bc>
      a4:	8e028b03 	vmlahi.f64	d8, d2, d3
      a8:	500e4201 	andpl	r4, lr, r1, lsl #4
      ac:	00000018 	andeq	r0, r0, r8, lsl r0
      b0:	00000000 	andeq	r0, r0, r0
      b4:	08003850 	stmdaeq	r0, {r4, r6, fp, ip, sp}
      b8:	00000028 	andeq	r0, r0, r8, lsr #32
      bc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
      c0:	86038504 	strhi	r8, [r3], -r4, lsl #10
      c4:	00018e02 	andeq	r8, r1, r2, lsl #28
      c8:	0000001c 	andeq	r0, r0, ip, lsl r0
      cc:	00000000 	andeq	r0, r0, r0
      d0:	08003878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, sp}
      d4:	00000094 	muleq	r0, r4, r0
      d8:	83180e41 	tsthi	r8, #1040	; 0x410
      dc:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
      e0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
      e4:	00018e02 	andeq	r8, r1, r2, lsl #28
      e8:	00000024 	andeq	r0, r0, r4, lsr #32
      ec:	00000000 	andeq	r0, r0, r0
      f0:	0800390c 	stmdaeq	r0, {r2, r3, r8, fp, ip, sp}
      f4:	000000c4 	andeq	r0, r0, r4, asr #1
      f8:	83280e42 	teqhi	r8, #1056	; 0x420
      fc:	8509840a 	strhi	r8, [r9, #-1034]	; 0x40a
     100:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     104:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     108:	8b038a04 	blhi	e2920 <__Stack_Size+0xe2520>
     10c:	00018e02 	andeq	r8, r1, r2, lsl #28
     110:	00000028 	andeq	r0, r0, r8, lsr #32
     114:	00000000 	andeq	r0, r0, r0
     118:	080039d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, sp}
     11c:	000005a0 	andeq	r0, r0, r0, lsr #11
     120:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     124:	86088509 	strhi	r8, [r8], -r9, lsl #10
     128:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     12c:	8a048905 	bhi	122548 <__Stack_Size+0x122148>
     130:	8e028b03 	vmlahi.f64	d8, d2, d3
     134:	c80e4201 	stmdagt	lr, {r0, r9, lr}
     138:	00000001 	andeq	r0, r0, r1
     13c:	00000024 	andeq	r0, r0, r4, lsr #32
     140:	00000000 	andeq	r0, r0, r0
     144:	08003f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, ip, sp}
     148:	000000c8 	andeq	r0, r0, r8, asr #1
     14c:	83280e42 	teqhi	r8, #1056	; 0x420
     150:	8509840a 	strhi	r8, [r9, #-1034]	; 0x40a
     154:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     158:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     15c:	8b038a04 	blhi	e2974 <__Stack_Size+0xe2574>
     160:	00018e02 	andeq	r8, r1, r2, lsl #28
     164:	00000028 	andeq	r0, r0, r8, lsr #32
     168:	00000000 	andeq	r0, r0, r0
     16c:	08004038 	stmdaeq	r0, {r3, r4, r5, lr}
     170:	00000598 	muleq	r0, r8, r5
     174:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     178:	86088509 	strhi	r8, [r8], -r9, lsl #10
     17c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     180:	8a048905 	bhi	12259c <__Stack_Size+0x12219c>
     184:	8e028b03 	vmlahi.f64	d8, d2, d3
     188:	c80e4201 	stmdagt	lr, {r0, r9, lr}
     18c:	00000001 	andeq	r0, r0, r1
     190:	00000014 	andeq	r0, r0, r4, lsl r0
     194:	00000000 	andeq	r0, r0, r0
     198:	080045d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, lr}
     19c:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     1a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     1a8:	00000018 	andeq	r0, r0, r8, lsl r0
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
     1b4:	00000054 	andeq	r0, r0, r4, asr r0
     1b8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1bc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1c0:	280e4201 	stmdacs	lr, {r0, r9, lr}
     1c4:	00000024 	andeq	r0, r0, r4, lsr #32
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	08004640 	stmdaeq	r0, {r6, r9, sl, lr}
     1d0:	000001a0 	andeq	r0, r0, r0, lsr #3
     1d4:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     1d8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1dc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1e0:	8a048905 	bhi	1225fc <__Stack_Size+0x1221fc>
     1e4:	8e028b03 	vmlahi.f64	d8, d2, d3
     1e8:	780e4201 	stmdavc	lr, {r0, r9, lr}
     1ec:	00000024 	andeq	r0, r0, r4, lsr #32
     1f0:	00000000 	andeq	r0, r0, r0
     1f4:	080047e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, lr}
     1f8:	00000170 	andeq	r0, r0, r0, ror r1
     1fc:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     200:	86088509 	strhi	r8, [r8], -r9, lsl #10
     204:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     208:	8a048905 	bhi	122624 <__Stack_Size+0x122224>
     20c:	8e028b03 	vmlahi.f64	d8, d2, d3
     210:	580e4201 	stmdapl	lr, {r0, r9, lr}
     214:	00000020 	andeq	r0, r0, r0, lsr #32
     218:	00000000 	andeq	r0, r0, r0
     21c:	08004950 	stmdaeq	r0, {r4, r6, r8, fp, lr}
     220:	0000012c 	andeq	r0, r0, ip, lsr #2
     224:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     228:	86048505 	strhi	r8, [r4], -r5, lsl #10
     22c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     230:	c00e4201 	andgt	r4, lr, r1, lsl #4
     234:	00000001 	andeq	r0, r0, r1
     238:	00000018 	andeq	r0, r0, r8, lsl r0
     23c:	00000000 	andeq	r0, r0, r0
     240:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
     244:	00000038 	andeq	r0, r0, r8, lsr r0
     248:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     24c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     250:	200e4201 	andcs	r4, lr, r1, lsl #4
     254:	00000020 	andeq	r0, r0, r0, lsr #32
     258:	00000000 	andeq	r0, r0, r0
     25c:	08004ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, lr}
     260:	00000078 	andeq	r0, r0, r8, ror r0
     264:	83200e42 	teqhi	r0, #1056	; 0x420
     268:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
     26c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     270:	89038804 	stmdbhi	r3, {r2, fp, pc}
     274:	00018e02 	andeq	r8, r1, r2, lsl #28
     278:	0000001c 	andeq	r0, r0, ip, lsl r0
     27c:	00000000 	andeq	r0, r0, r0
     280:	08004b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, lr}
     284:	00000090 	muleq	r0, r0, r0
     288:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     28c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     290:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     294:	00018e02 	andeq	r8, r1, r2, lsl #28
     298:	00000020 	andeq	r0, r0, r0, lsr #32
     29c:	00000000 	andeq	r0, r0, r0
     2a0:	08004bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
     2a4:	00000078 	andeq	r0, r0, r8, ror r0
     2a8:	83200e42 	teqhi	r0, #1056	; 0x420
     2ac:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
     2b0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     2b4:	89038804 	stmdbhi	r3, {r2, fp, pc}
     2b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2bc:	00000020 	andeq	r0, r0, r0, lsr #32
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	08004c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, lr}
     2c8:	00000078 	andeq	r0, r0, r8, ror r0
     2cc:	83200e42 	teqhi	r0, #1056	; 0x420
     2d0:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
     2d4:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     2d8:	89038804 	stmdbhi	r3, {r2, fp, pc}
     2dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     2e0:	00000020 	andeq	r0, r0, r0, lsr #32
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	08004cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, lr}
     2ec:	00000080 	andeq	r0, r0, r0, lsl #1
     2f0:	83200e42 	teqhi	r0, #1056	; 0x420
     2f4:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
     2f8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     2fc:	89038804 	stmdbhi	r3, {r2, fp, pc}
     300:	00018e02 	andeq	r8, r1, r2, lsl #28
     304:	00000020 	andeq	r0, r0, r0, lsr #32
     308:	00000000 	andeq	r0, r0, r0
     30c:	08004d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, lr}
     310:	000000cc 	andeq	r0, r0, ip, asr #1
     314:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     318:	86058506 	strhi	r8, [r5], -r6, lsl #10
     31c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     320:	42018e02 	andmi	r8, r1, #2, 28
     324:	0000300e 	andeq	r3, r0, lr
     328:	00000024 	andeq	r0, r0, r4, lsr #32
     32c:	00000000 	andeq	r0, r0, r0
     330:	08004df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, lr}
     334:	000000b8 	strheq	r0, [r0], -r8
     338:	80280e43 	eorhi	r0, r8, r3, asr #28
     33c:	8209810a 	andhi	r8, r9, #-2147483646	; 0x80000002
     340:	84078308 	strhi	r8, [r7], #-776	; 0x308
     344:	86058506 	strhi	r8, [r5], -r6, lsl #10
     348:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     34c:	00018e02 	andeq	r8, r1, r2, lsl #28
     350:	0000000c 	andeq	r0, r0, ip
     354:	00000000 	andeq	r0, r0, r0
     358:	08004eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, lr}
     35c:	00000026 	andeq	r0, r0, r6, lsr #32
     360:	0000001c 	andeq	r0, r0, ip, lsl r0
     364:	00000000 	andeq	r0, r0, r0
     368:	08004ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, lr}
     36c:	000001a8 	andeq	r0, r0, r8, lsr #3
     370:	83180e41 	tsthi	r8, #1040	; 0x410
     374:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     378:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     37c:	00018e02 	andeq	r8, r1, r2, lsl #28
     380:	00000024 	andeq	r0, r0, r4, lsr #32
     384:	00000000 	andeq	r0, r0, r0
     388:	0800507e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, ip, lr}
     38c:	000001ee 	andeq	r0, r0, lr, ror #3
     390:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xe42
     394:	86068507 	strhi	r8, [r6], -r7, lsl #10
     398:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     39c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     3a0:	b80e4201 	stmdalt	lr, {r0, r9, lr}
     3a4:	00000003 	andeq	r0, r0, r3
     3a8:	00000020 	andeq	r0, r0, r0, lsr #32
     3ac:	00000000 	andeq	r0, r0, r0
     3b0:	0800526c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, lr}
     3b4:	000001f4 	strdeq	r0, [r0], -r4
     3b8:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     3bc:	86058506 	strhi	r8, [r5], -r6, lsl #10
     3c0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     3c4:	42018e02 	andmi	r8, r1, #2, 28
     3c8:	0003b00e 	andeq	fp, r3, lr
     3cc:	00000020 	andeq	r0, r0, r0, lsr #32
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	08005460 	stmdaeq	r0, {r5, r6, sl, ip, lr}
     3d8:	00000274 	andeq	r0, r0, r4, ror r2
     3dc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     3e0:	86058506 	strhi	r8, [r5], -r6, lsl #10
     3e4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     3e8:	42018e02 	andmi	r8, r1, #2, 28
     3ec:	0001a80e 	andeq	sl, r1, lr, lsl #16
     3f0:	00000028 	andeq	r0, r0, r8, lsr #32
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	080056d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, ip, lr}
     3fc:	00000cb4 			; <UNDEFINED> instruction: 0x00000cb4
     400:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     404:	86088509 	strhi	r8, [r8], -r9, lsl #10
     408:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     40c:	8a048905 	bhi	122828 <__Stack_Size+0x122428>
     410:	8e028b03 	vmlahi.f64	d8, d2, d3
     414:	900e4201 	andls	r4, lr, r1, lsl #4
     418:	00000002 	andeq	r0, r0, r2
     41c:	00000018 	andeq	r0, r0, r8, lsl r0
     420:	00000000 	andeq	r0, r0, r0
     424:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
     428:	00000044 	andeq	r0, r0, r4, asr #32
     42c:	83100e41 	tsthi	r0, #1040	; 0x410
     430:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     434:	00018e02 	andeq	r8, r1, r2, lsl #28
     438:	00000018 	andeq	r0, r0, r8, lsl r0
     43c:	00000000 	andeq	r0, r0, r0
     440:	080063cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sp, lr}
     444:	00000044 	andeq	r0, r0, r4, asr #32
     448:	83100e41 	tsthi	r0, #1040	; 0x410
     44c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     450:	00018e02 	andeq	r8, r1, r2, lsl #28
     454:	0000001c 	andeq	r0, r0, ip, lsl r0
     458:	00000000 	andeq	r0, r0, r0
     45c:	08006410 	stmdaeq	r0, {r4, sl, sp, lr}
     460:	000000c8 	andeq	r0, r0, r8, asr #1
     464:	80180e41 	andshi	r0, r8, r1, asr #28
     468:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     46c:	84038304 	strhi	r8, [r3], #-772	; 0x304
     470:	00018e02 	andeq	r8, r1, r2, lsl #28
     474:	00000024 	andeq	r0, r0, r4, lsr #32
     478:	00000000 	andeq	r0, r0, r0
     47c:	080064d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp, lr}
     480:	0000014c 	andeq	r0, r0, ip, asr #2
     484:	84240e43 	strthi	r0, [r4], #-3651	; 0xe43
     488:	86088509 	strhi	r8, [r8], -r9, lsl #10
     48c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     490:	8a048905 	bhi	1228ac <__Stack_Size+0x1224ac>
     494:	8e028b03 	vmlahi.f64	d8, d2, d3
     498:	00000001 	andeq	r0, r0, r1
     49c:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	0800aff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
     4a8:	00000076 	andeq	r0, r0, r6, ror r0
     4ac:	80180e41 	andshi	r0, r8, r1, asr #28
     4b0:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     4b4:	84038304 	strhi	r8, [r3], #-772	; 0x304
     4b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     4c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     4d4:	08006628 	stmdaeq	r0, {r3, r5, r9, sl, sp, lr}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     4e4:	0800662a 	stmdaeq	r0, {r1, r3, r5, r9, sl, sp, lr}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     4f4:	0800662c 	stmdaeq	r0, {r2, r3, r5, r9, sl, sp, lr}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     504:	0800662e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, sp, lr}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     514:	08006630 	stmdaeq	r0, {r4, r5, r9, sl, sp, lr}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     524:	08006632 	stmdaeq	r0, {r1, r4, r5, r9, sl, sp, lr}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     534:	08006634 	stmdaeq	r0, {r2, r4, r5, r9, sl, sp, lr}
     538:	00000002 	andeq	r0, r0, r2
     53c:	0000000c 	andeq	r0, r0, ip
     540:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     544:	08006636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl, sp, lr}
     548:	00000002 	andeq	r0, r0, r2
     54c:	0000000c 	andeq	r0, r0, ip
     550:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     554:	08006638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp, lr}
     558:	00000004 	andeq	r0, r0, r4
     55c:	0000000c 	andeq	r0, r0, ip
     560:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     564:	0800663c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, sp, lr}
     568:	00000002 	andeq	r0, r0, r2
     56c:	0000000c 	andeq	r0, r0, ip
     570:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     574:	0800663e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, sp, lr}
     578:	00000002 	andeq	r0, r0, r2
     57c:	0000000c 	andeq	r0, r0, ip
     580:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     584:	08006640 	stmdaeq	r0, {r6, r9, sl, sp, lr}
     588:	00000002 	andeq	r0, r0, r2
     58c:	0000000c 	andeq	r0, r0, ip
     590:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     594:	08006642 	stmdaeq	r0, {r1, r6, r9, sl, sp, lr}
     598:	00000002 	andeq	r0, r0, r2
     59c:	0000000c 	andeq	r0, r0, ip
     5a0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5a4:	08006644 	stmdaeq	r0, {r2, r6, r9, sl, sp, lr}
     5a8:	00000002 	andeq	r0, r0, r2
     5ac:	0000000c 	andeq	r0, r0, ip
     5b0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5b4:	08006646 	stmdaeq	r0, {r1, r2, r6, r9, sl, sp, lr}
     5b8:	00000002 	andeq	r0, r0, r2
     5bc:	0000000c 	andeq	r0, r0, ip
     5c0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5c4:	08006648 	stmdaeq	r0, {r3, r6, r9, sl, sp, lr}
     5c8:	00000002 	andeq	r0, r0, r2
     5cc:	0000000c 	andeq	r0, r0, ip
     5d0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5d4:	0800664a 	stmdaeq	r0, {r1, r3, r6, r9, sl, sp, lr}
     5d8:	00000002 	andeq	r0, r0, r2
     5dc:	0000000c 	andeq	r0, r0, ip
     5e0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5e4:	0800664c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, lr}
     5e8:	00000002 	andeq	r0, r0, r2
     5ec:	0000000c 	andeq	r0, r0, ip
     5f0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     5f4:	0800664e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, sp, lr}
     5f8:	00000002 	andeq	r0, r0, r2
     5fc:	0000000c 	andeq	r0, r0, ip
     600:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     604:	08006650 	stmdaeq	r0, {r4, r6, r9, sl, sp, lr}
     608:	00000002 	andeq	r0, r0, r2
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     614:	08006652 	stmdaeq	r0, {r1, r4, r6, r9, sl, sp, lr}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     624:	08006654 	stmdaeq	r0, {r2, r4, r6, r9, sl, sp, lr}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     634:	08006656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, sp, lr}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     644:	08006658 	stmdaeq	r0, {r3, r4, r6, r9, sl, sp, lr}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     654:	0800665a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, sp, lr}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     664:	0800665c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, sp, lr}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     674:	0800665e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, sp, lr}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     684:	08006660 	stmdaeq	r0, {r5, r6, r9, sl, sp, lr}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     694:	08006662 	stmdaeq	r0, {r1, r5, r6, r9, sl, sp, lr}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6a4:	08006664 	stmdaeq	r0, {r2, r5, r6, r9, sl, sp, lr}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6b4:	08006666 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, sp, lr}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6c4:	08006668 	stmdaeq	r0, {r3, r5, r6, r9, sl, sp, lr}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6d4:	0800666a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, sp, lr}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6e4:	0800666c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, sp, lr}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     6f4:	0800666e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, sp, lr}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     704:	08006670 	stmdaeq	r0, {r4, r5, r6, r9, sl, sp, lr}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     714:	08006672 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, sp, lr}
     718:	00000002 	andeq	r0, r0, r2
     71c:	00000014 	andeq	r0, r0, r4, lsl r0
     720:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     724:	08006674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, sp, lr}
     728:	00000038 	andeq	r0, r0, r8, lsr r0
     72c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     730:	00018e02 	andeq	r8, r1, r2, lsl #28
     734:	0000000c 	andeq	r0, r0, ip
     738:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     73c:	080066ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, sp, lr}
     740:	00000002 	andeq	r0, r0, r2
     744:	0000000c 	andeq	r0, r0, ip
     748:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     74c:	080066ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, sp, lr}
     750:	00000002 	andeq	r0, r0, r2
     754:	0000000c 	andeq	r0, r0, ip
     758:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     75c:	080066b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, sp, lr}
     760:	00000002 	andeq	r0, r0, r2
     764:	0000000c 	andeq	r0, r0, ip
     768:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     76c:	080066b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, sp, lr}
     770:	00000002 	andeq	r0, r0, r2
     774:	0000000c 	andeq	r0, r0, ip
     778:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     77c:	080066b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, sp, lr}
     780:	00000002 	andeq	r0, r0, r2
     784:	0000000c 	andeq	r0, r0, ip
     788:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     78c:	080066b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, sp, lr}
     790:	00000002 	andeq	r0, r0, r2
     794:	0000000c 	andeq	r0, r0, ip
     798:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     79c:	080066b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp, lr}
     7a0:	00000002 	andeq	r0, r0, r2
     7a4:	0000000c 	andeq	r0, r0, ip
     7a8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7ac:	080066ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, sp, lr}
     7b0:	00000002 	andeq	r0, r0, r2
     7b4:	0000000c 	andeq	r0, r0, ip
     7b8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7bc:	080066bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, sp, lr}
     7c0:	00000004 	andeq	r0, r0, r4
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7cc:	080066c0 	stmdaeq	r0, {r6, r7, r9, sl, sp, lr}
     7d0:	00000002 	andeq	r0, r0, r2
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7dc:	080066c2 	stmdaeq	r0, {r1, r6, r7, r9, sl, sp, lr}
     7e0:	00000004 	andeq	r0, r0, r4
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7ec:	080066c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, sp, lr}
     7f0:	00000002 	andeq	r0, r0, r2
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     7fc:	080066c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, sp, lr}
     800:	00000002 	andeq	r0, r0, r2
     804:	0000000c 	andeq	r0, r0, ip
     808:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     80c:	080066ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, sp, lr}
     810:	00000002 	andeq	r0, r0, r2
     814:	0000000c 	andeq	r0, r0, ip
     818:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     81c:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
     820:	00000002 	andeq	r0, r0, r2
     824:	0000000c 	andeq	r0, r0, ip
     828:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     82c:	080066ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, sp, lr}
     830:	00000002 	andeq	r0, r0, r2
     834:	0000000c 	andeq	r0, r0, ip
     838:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     83c:	080066d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, sp, lr}
     840:	00000002 	andeq	r0, r0, r2
     844:	0000000c 	andeq	r0, r0, ip
     848:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     84c:	080066d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, sp, lr}
     850:	00000002 	andeq	r0, r0, r2
     854:	0000000c 	andeq	r0, r0, ip
     858:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     85c:	080066d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp, lr}
     860:	00000002 	andeq	r0, r0, r2
     864:	0000000c 	andeq	r0, r0, ip
     868:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     86c:	080066d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, sp, lr}
     870:	00000002 	andeq	r0, r0, r2
     874:	0000000c 	andeq	r0, r0, ip
     878:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     87c:	080066d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, sp, lr}
     880:	00000002 	andeq	r0, r0, r2
     884:	0000000c 	andeq	r0, r0, ip
     888:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     88c:	080066da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, sp, lr}
     890:	00000002 	andeq	r0, r0, r2
     894:	0000000c 	andeq	r0, r0, ip
     898:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     89c:	080066dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, sp, lr}
     8a0:	00000002 	andeq	r0, r0, r2
     8a4:	0000000c 	andeq	r0, r0, ip
     8a8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8ac:	080066de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr}
     8b0:	00000002 	andeq	r0, r0, r2
     8b4:	0000000c 	andeq	r0, r0, ip
     8b8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8bc:	080066e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, sp, lr}
     8c0:	00000004 	andeq	r0, r0, r4
     8c4:	0000000c 	andeq	r0, r0, ip
     8c8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8cc:	080066e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, sp, lr}
     8d0:	00000002 	andeq	r0, r0, r2
     8d4:	0000000c 	andeq	r0, r0, ip
     8d8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8dc:	080066e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, sp, lr}
     8e0:	00000002 	andeq	r0, r0, r2
     8e4:	0000000c 	andeq	r0, r0, ip
     8e8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8ec:	080066e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, sp, lr}
     8f0:	00000002 	andeq	r0, r0, r2
     8f4:	0000000c 	andeq	r0, r0, ip
     8f8:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     8fc:	080066ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, sp, lr}
     900:	00000002 	andeq	r0, r0, r2
     904:	0000000c 	andeq	r0, r0, ip
     908:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     90c:	080066ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, sp, lr}
     910:	00000002 	andeq	r0, r0, r2
     914:	0000000c 	andeq	r0, r0, ip
     918:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     91c:	080066ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr}
     920:	00000002 	andeq	r0, r0, r2
     924:	0000000c 	andeq	r0, r0, ip
     928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     92c:	7c020001 	stcvc	0, cr0, [r2], {1}
     930:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     934:	0000000c 	andeq	r0, r0, ip
     938:	00000924 	andeq	r0, r0, r4, lsr #18
     93c:	080066f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, sp, lr}
     940:	00000014 	andeq	r0, r0, r4, lsl r0
     944:	0000000c 	andeq	r0, r0, ip
     948:	00000924 	andeq	r0, r0, r4, lsr #18
     94c:	08006704 	stmdaeq	r0, {r2, r8, r9, sl, sp, lr}
     950:	0000001c 	andeq	r0, r0, ip, lsl r0
     954:	00000014 	andeq	r0, r0, r4, lsl r0
     958:	00000924 	andeq	r0, r0, r4, lsr #18
     95c:	08006720 	stmdaeq	r0, {r5, r8, r9, sl, sp, lr}
     960:	00000020 	andeq	r0, r0, r0, lsr #32
     964:	83080e41 	movwhi	r0, #36417	; 0x8e41
     968:	00018e02 	andeq	r8, r1, r2, lsl #28
     96c:	0000000c 	andeq	r0, r0, ip
     970:	00000924 	andeq	r0, r0, r4, lsr #18
     974:	08006740 	stmdaeq	r0, {r6, r8, r9, sl, sp, lr}
     978:	00000020 	andeq	r0, r0, r0, lsr #32
     97c:	00000014 	andeq	r0, r0, r4, lsl r0
     980:	00000924 	andeq	r0, r0, r4, lsr #18
     984:	08006760 	stmdaeq	r0, {r5, r6, r8, r9, sl, sp, lr}
     988:	0000003c 	andeq	r0, r0, ip, lsr r0
     98c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     990:	00018e02 	andeq	r8, r1, r2, lsl #28
     994:	00000014 	andeq	r0, r0, r4, lsl r0
     998:	00000924 	andeq	r0, r0, r4, lsr #18
     99c:	0800679c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, sp, lr}
     9a0:	000000cc 	andeq	r0, r0, ip, asr #1
     9a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9ac:	00000014 	andeq	r0, r0, r4, lsl r0
     9b0:	00000924 	andeq	r0, r0, r4, lsr #18
     9b4:	08006868 	stmdaeq	r0, {r3, r5, r6, fp, sp, lr}
     9b8:	00000060 	andeq	r0, r0, r0, rrx
     9bc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     9c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     9c4:	00000018 	andeq	r0, r0, r8, lsl r0
     9c8:	00000924 	andeq	r0, r0, r4, lsr #18
     9cc:	080068c8 	stmdaeq	r0, {r3, r6, r7, fp, sp, lr}
     9d0:	0000004c 	andeq	r0, r0, ip, asr #32
     9d4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     9dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     9e0:	0000000c 	andeq	r0, r0, ip
     9e4:	00000924 	andeq	r0, r0, r4, lsr #18
     9e8:	08006914 	stmdaeq	r0, {r2, r4, r8, fp, sp, lr}
     9ec:	0000000a 	andeq	r0, r0, sl
     9f0:	00000014 	andeq	r0, r0, r4, lsl r0
     9f4:	00000924 	andeq	r0, r0, r4, lsr #18
     9f8:	0800691e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, sp, lr}
     9fc:	00000032 	andeq	r0, r0, r2, lsr r0
     a00:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a04:	00018e02 	andeq	r8, r1, r2, lsl #28
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	00000924 	andeq	r0, r0, r4, lsr #18
     a10:	08006950 	stmdaeq	r0, {r4, r6, r8, fp, sp, lr}
     a14:	00000028 	andeq	r0, r0, r8, lsr #32
     a18:	00000014 	andeq	r0, r0, r4, lsl r0
     a1c:	00000924 	andeq	r0, r0, r4, lsr #18
     a20:	08006978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, sp, lr}
     a24:	00000038 	andeq	r0, r0, r8, lsr r0
     a28:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     a2c:	00018e02 	andeq	r8, r1, r2, lsl #28
     a30:	0000000c 	andeq	r0, r0, ip
     a34:	00000924 	andeq	r0, r0, r4, lsr #18
     a38:	080069b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, sp, lr}
     a3c:	00000006 	andeq	r0, r0, r6
     a40:	0000000c 	andeq	r0, r0, ip
     a44:	00000924 	andeq	r0, r0, r4, lsr #18
     a48:	080069b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr}
     a4c:	00000032 	andeq	r0, r0, r2, lsr r0
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	00000924 	andeq	r0, r0, r4, lsr #18
     a58:	080069e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, sp, lr}
     a5c:	00000034 	andeq	r0, r0, r4, lsr r0
     a60:	0000001c 	andeq	r0, r0, ip, lsl r0
     a64:	00000924 	andeq	r0, r0, r4, lsr #18
     a68:	08006a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, sp, lr}
     a6c:	0000005c 	andeq	r0, r0, ip, asr r0
     a70:	80180e41 	andshi	r0, r8, r1, asr #28
     a74:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     a78:	84038304 	strhi	r8, [r3], #-772	; 0x304
     a7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	00000924 	andeq	r0, r0, r4, lsr #18
     a88:	08006a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, sp, lr}
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	0000000c 	andeq	r0, r0, ip
     a94:	00000924 	andeq	r0, r0, r4, lsr #18
     a98:	08006a84 	stmdaeq	r0, {r2, r7, r9, fp, sp, lr}
     a9c:	00000020 	andeq	r0, r0, r0, lsr #32
     aa0:	00000018 	andeq	r0, r0, r8, lsl r0
     aa4:	00000924 	andeq	r0, r0, r4, lsr #18
     aa8:	08006aa4 	stmdaeq	r0, {r2, r5, r7, r9, fp, sp, lr}
     aac:	00000054 	andeq	r0, r0, r4, asr r0
     ab0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ab4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ab8:	00018e02 	andeq	r8, r1, r2, lsl #28
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	00000924 	andeq	r0, r0, r4, lsr #18
     ac4:	08006af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, sp, lr}
     ac8:	00000050 	andeq	r0, r0, r0, asr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ad4:	00018e02 	andeq	r8, r1, r2, lsl #28
     ad8:	0000000c 	andeq	r0, r0, ip
     adc:	00000924 	andeq	r0, r0, r4, lsr #18
     ae0:	08006b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, sp, lr}
     ae4:	00000008 	andeq	r0, r0, r8
     ae8:	0000000c 	andeq	r0, r0, ip
     aec:	00000924 	andeq	r0, r0, r4, lsr #18
     af0:	08006b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, sp, lr}
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	00000014 	andeq	r0, r0, r4, lsl r0
     afc:	00000924 	andeq	r0, r0, r4, lsr #18
     b00:	08006b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, sp, lr}
     b04:	0000007c 	andeq	r0, r0, ip, ror r0
     b08:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b0c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b10:	00000014 	andeq	r0, r0, r4, lsl r0
     b14:	00000924 	andeq	r0, r0, r4, lsr #18
     b18:	08006be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, sp, lr}
     b1c:	00000024 	andeq	r0, r0, r4, lsr #32
     b20:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b24:	00018e02 	andeq	r8, r1, r2, lsl #28
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	00000924 	andeq	r0, r0, r4, lsr #18
     b30:	08006c04 	stmdaeq	r0, {r2, sl, fp, sp, lr}
     b34:	00000004 	andeq	r0, r0, r4
     b38:	0000001c 	andeq	r0, r0, ip, lsl r0
     b3c:	00000924 	andeq	r0, r0, r4, lsr #18
     b40:	08006c08 	stmdaeq	r0, {r3, sl, fp, sp, lr}
     b44:	000000f4 	strdeq	r0, [r0], -r4
     b48:	83180e41 	tsthi	r8, #1040	; 0x410
     b4c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b50:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b54:	00018e02 	andeq	r8, r1, r2, lsl #28
     b58:	00000020 	andeq	r0, r0, r0, lsr #32
     b5c:	00000924 	andeq	r0, r0, r4, lsr #18
     b60:	08006cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr}
     b64:	0000018c 	andeq	r0, r0, ip, lsl #3
     b68:	83200e42 	teqhi	r0, #1056	; 0x420
     b6c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
     b70:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     b74:	89038804 	stmdbhi	r3, {r2, fp, pc}
     b78:	00018e02 	andeq	r8, r1, r2, lsl #28
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000924 	andeq	r0, r0, r4, lsr #18
     b84:	08006e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, sp, lr}
     b88:	00000010 	andeq	r0, r0, r0, lsl r0
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000924 	andeq	r0, r0, r4, lsr #18
     b94:	08006e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, sp, lr}
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000924 	andeq	r0, r0, r4, lsr #18
     ba4:	08006ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, sp, lr}
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000924 	andeq	r0, r0, r4, lsr #18
     bb4:	08006eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, sp, lr}
     bb8:	00000010 	andeq	r0, r0, r0, lsl r0
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000924 	andeq	r0, r0, r4, lsr #18
     bc4:	08006ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, sp, lr}
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000924 	andeq	r0, r0, r4, lsr #18
     bd4:	08006ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr}
     bd8:	00000028 	andeq	r0, r0, r8, lsr #32
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000924 	andeq	r0, r0, r4, lsr #18
     be4:	08006ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr}
     be8:	0000001c 	andeq	r0, r0, ip, lsl r0
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000924 	andeq	r0, r0, r4, lsr #18
     bf4:	08006f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, sp, lr}
     bf8:	00000020 	andeq	r0, r0, r0, lsr #32
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000924 	andeq	r0, r0, r4, lsr #18
     c04:	08006f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, sp, lr}
     c08:	00000008 	andeq	r0, r0, r8
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000924 	andeq	r0, r0, r4, lsr #18
     c14:	08006f38 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr}
     c18:	00000004 	andeq	r0, r0, r4
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000924 	andeq	r0, r0, r4, lsr #18
     c24:	08006f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr}
     c28:	00000004 	andeq	r0, r0, r4
     c2c:	00000014 	andeq	r0, r0, r4, lsl r0
     c30:	00000924 	andeq	r0, r0, r4, lsr #18
     c34:	08006f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, sp, lr}
     c38:	0000004c 	andeq	r0, r0, ip, asr #32
     c3c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     c40:	00018e02 	andeq	r8, r1, r2, lsl #28
     c44:	00000014 	andeq	r0, r0, r4, lsl r0
     c48:	00000924 	andeq	r0, r0, r4, lsr #18
     c4c:	08006f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, sp, lr}
     c50:	00000030 	andeq	r0, r0, r0, lsr r0
     c54:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     c58:	00018e02 	andeq	r8, r1, r2, lsl #28
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	00000924 	andeq	r0, r0, r4, lsr #18
     c64:	08006fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
     c68:	00000024 	andeq	r0, r0, r4, lsr #32
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000924 	andeq	r0, r0, r4, lsr #18
     c74:	08006fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr}
     c78:	00000048 	andeq	r0, r0, r8, asr #32
     c7c:	83100e41 	tsthi	r0, #1040	; 0x410
     c80:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     c84:	00018e02 	andeq	r8, r1, r2, lsl #28
     c88:	00000014 	andeq	r0, r0, r4, lsl r0
     c8c:	00000924 	andeq	r0, r0, r4, lsr #18
     c90:	08007028 	stmdaeq	r0, {r3, r5, ip, sp, lr}
     c94:	00000030 	andeq	r0, r0, r0, lsr r0
     c98:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     c9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     ca0:	00000018 	andeq	r0, r0, r8, lsl r0
     ca4:	00000924 	andeq	r0, r0, r4, lsr #18
     ca8:	08007058 	stmdaeq	r0, {r3, r4, r6, ip, sp, lr}
     cac:	00000054 	andeq	r0, r0, r4, asr r0
     cb0:	83100e41 	tsthi	r0, #1040	; 0x410
     cb4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     cb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     cbc:	00000014 	andeq	r0, r0, r4, lsl r0
     cc0:	00000924 	andeq	r0, r0, r4, lsr #18
     cc4:	080070ac 	stmdaeq	r0, {r2, r3, r5, r7, ip, sp, lr}
     cc8:	00000038 	andeq	r0, r0, r8, lsr r0
     ccc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     cd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     cd4:	0000000c 	andeq	r0, r0, ip
     cd8:	00000924 	andeq	r0, r0, r4, lsr #18
     cdc:	080070e4 	stmdaeq	r0, {r2, r5, r6, r7, ip, sp, lr}
     ce0:	00000008 	andeq	r0, r0, r8
     ce4:	00000020 	andeq	r0, r0, r0, lsr #32
     ce8:	00000924 	andeq	r0, r0, r4, lsr #18
     cec:	080070ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp, lr}
     cf0:	000000e8 	andeq	r0, r0, r8, ror #1
     cf4:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
     cf8:	86078508 	strhi	r8, [r7], -r8, lsl #10
     cfc:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     d00:	8a038904 	bhi	e3118 <__Stack_Size+0xe2d18>
     d04:	00018e02 	andeq	r8, r1, r2, lsl #28
     d08:	0000001c 	andeq	r0, r0, ip, lsl r0
     d0c:	00000924 	andeq	r0, r0, r4, lsr #18
     d10:	080071d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp, lr}
     d14:	0000005c 	andeq	r0, r0, ip, asr r0
     d18:	80180e41 	andshi	r0, r8, r1, asr #28
     d1c:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     d20:	84038304 	strhi	r8, [r3], #-772	; 0x304
     d24:	00018e02 	andeq	r8, r1, r2, lsl #28
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000924 	andeq	r0, r0, r4, lsr #18
     d30:	08007230 	stmdaeq	r0, {r4, r5, r9, ip, sp, lr}
     d34:	0000000c 	andeq	r0, r0, ip
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000924 	andeq	r0, r0, r4, lsr #18
     d40:	0800723c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp, lr}
     d44:	00000008 	andeq	r0, r0, r8
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000924 	andeq	r0, r0, r4, lsr #18
     d50:	08007244 	stmdaeq	r0, {r2, r6, r9, ip, sp, lr}
     d54:	00000014 	andeq	r0, r0, r4, lsl r0
     d58:	00000014 	andeq	r0, r0, r4, lsl r0
     d5c:	00000924 	andeq	r0, r0, r4, lsr #18
     d60:	08007258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp, lr}
     d64:	00000030 	andeq	r0, r0, r0, lsr r0
     d68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     d6c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d70:	0000000c 	andeq	r0, r0, ip
     d74:	00000924 	andeq	r0, r0, r4, lsr #18
     d78:	08007288 	stmdaeq	r0, {r3, r7, r9, ip, sp, lr}
     d7c:	00000044 	andeq	r0, r0, r4, asr #32
     d80:	0000000c 	andeq	r0, r0, ip
     d84:	00000924 	andeq	r0, r0, r4, lsr #18
     d88:	080072cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip, sp, lr}
     d8c:	0000002c 	andeq	r0, r0, ip, lsr #32
     d90:	00000018 	andeq	r0, r0, r8, lsl r0
     d94:	00000924 	andeq	r0, r0, r4, lsr #18
     d98:	080072f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, sp, lr}
     d9c:	000000ac 	andeq	r0, r0, ip, lsr #1
     da0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     da4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     da8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000924 	andeq	r0, r0, r4, lsr #18
     db4:	080073a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp, lr}
     db8:	00000014 	andeq	r0, r0, r4, lsl r0
     dbc:	00000014 	andeq	r0, r0, r4, lsl r0
     dc0:	00000924 	andeq	r0, r0, r4, lsr #18
     dc4:	080073b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp, lr}
     dc8:	00000048 	andeq	r0, r0, r8, asr #32
     dcc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000924 	andeq	r0, r0, r4, lsr #18
     ddc:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     de0:	00000004 	andeq	r0, r0, r4
     de4:	00000014 	andeq	r0, r0, r4, lsl r0
     de8:	00000924 	andeq	r0, r0, r4, lsr #18
     dec:	08007404 	stmdaeq	r0, {r2, sl, ip, sp, lr}
     df0:	0000000e 	andeq	r0, r0, lr
     df4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     df8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	00000924 	andeq	r0, r0, r4, lsr #18
     e04:	08007412 	stmdaeq	r0, {r1, r4, sl, ip, sp, lr}
     e08:	00000004 	andeq	r0, r0, r4
     e0c:	00000014 	andeq	r0, r0, r4, lsl r0
     e10:	00000924 	andeq	r0, r0, r4, lsr #18
     e14:	08007416 	stmdaeq	r0, {r1, r2, r4, sl, ip, sp, lr}
     e18:	00000018 	andeq	r0, r0, r8, lsl r0
     e1c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     e20:	00018e02 	andeq	r8, r1, r2, lsl #28
     e24:	00000018 	andeq	r0, r0, r8, lsl r0
     e28:	00000924 	andeq	r0, r0, r4, lsr #18
     e2c:	0800742e 	stmdaeq	r0, {r1, r2, r3, r5, sl, ip, sp, lr}
     e30:	00000016 	andeq	r0, r0, r6, lsl r0
     e34:	83100e41 	tsthi	r0, #1040	; 0x410
     e38:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     e3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e40:	00000014 	andeq	r0, r0, r4, lsl r0
     e44:	00000924 	andeq	r0, r0, r4, lsr #18
     e48:	08007444 	stmdaeq	r0, {r2, r6, sl, ip, sp, lr}
     e4c:	00000030 	andeq	r0, r0, r0, lsr r0
     e50:	83080e41 	movwhi	r0, #36417	; 0x8e41
     e54:	00018e02 	andeq	r8, r1, r2, lsl #28
     e58:	00000018 	andeq	r0, r0, r8, lsl r0
     e5c:	00000924 	andeq	r0, r0, r4, lsr #18
     e60:	08007474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip, sp, lr}
     e64:	00000056 	andeq	r0, r0, r6, asr r0
     e68:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     e6c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     e70:	00018e02 	andeq	r8, r1, r2, lsl #28
     e74:	00000014 	andeq	r0, r0, r4, lsl r0
     e78:	00000924 	andeq	r0, r0, r4, lsr #18
     e7c:	080074ca 	stmdaeq	r0, {r1, r3, r6, r7, sl, ip, sp, lr}
     e80:	0000007a 	andeq	r0, r0, sl, ror r0
     e84:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     e88:	00018e02 	andeq	r8, r1, r2, lsl #28
     e8c:	00000014 	andeq	r0, r0, r4, lsl r0
     e90:	00000924 	andeq	r0, r0, r4, lsr #18
     e94:	08007544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp, lr}
     e98:	00000094 	muleq	r0, r4, r0
     e9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ea0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	00000924 	andeq	r0, r0, r4, lsr #18
     eac:	080075d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp, lr}
     eb0:	00000004 	andeq	r0, r0, r4
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	00000924 	andeq	r0, r0, r4, lsr #18
     ebc:	080075dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip, sp, lr}
     ec0:	00000004 	andeq	r0, r0, r4
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	00000924 	andeq	r0, r0, r4, lsr #18
     ecc:	080075e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip, sp, lr}
     ed0:	00000004 	andeq	r0, r0, r4
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	00000924 	andeq	r0, r0, r4, lsr #18
     edc:	080075e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip, sp, lr}
     ee0:	00000004 	andeq	r0, r0, r4
     ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ee8:	00000924 	andeq	r0, r0, r4, lsr #18
     eec:	080075e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, ip, sp, lr}
     ef0:	00000060 	andeq	r0, r0, r0, rrx
     ef4:	80180e41 	andshi	r0, r8, r1, asr #28
     ef8:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     efc:	84038304 	strhi	r8, [r3], #-772	; 0x304
     f00:	00018e02 	andeq	r8, r1, r2, lsl #28
     f04:	00000014 	andeq	r0, r0, r4, lsl r0
     f08:	00000924 	andeq	r0, r0, r4, lsr #18
     f0c:	08007648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp, lr}
     f10:	00000078 	andeq	r0, r0, r8, ror r0
     f14:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     f18:	00018e02 	andeq	r8, r1, r2, lsl #28
     f1c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f20:	00000924 	andeq	r0, r0, r4, lsr #18
     f24:	080076c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp, lr}
     f28:	0000006c 	andeq	r0, r0, ip, rrx
     f2c:	80180e41 	andshi	r0, r8, r1, asr #28
     f30:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     f34:	84038304 	strhi	r8, [r3], #-772	; 0x304
     f38:	00018e02 	andeq	r8, r1, r2, lsl #28
     f3c:	00000018 	andeq	r0, r0, r8, lsl r0
     f40:	00000924 	andeq	r0, r0, r4, lsr #18
     f44:	0800772c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, sp, lr}
     f48:	0000007e 	andeq	r0, r0, lr, ror r0
     f4c:	80100e41 	andshi	r0, r0, r1, asr #28
     f50:	82038104 	andhi	r8, r3, #4, 2
     f54:	00018e02 	andeq	r8, r1, r2, lsl #28
     f58:	00000018 	andeq	r0, r0, r8, lsl r0
     f5c:	00000924 	andeq	r0, r0, r4, lsr #18
     f60:	080077aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, ip, sp, lr}
     f64:	0000004e 	andeq	r0, r0, lr, asr #32
     f68:	80100e41 	andshi	r0, r0, r1, asr #28
     f6c:	82038104 	andhi	r8, r3, #4, 2
     f70:	00018e02 	andeq	r8, r1, r2, lsl #28
     f74:	00000014 	andeq	r0, r0, r4, lsl r0
     f78:	00000924 	andeq	r0, r0, r4, lsr #18
     f7c:	080077f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}
     f80:	00000020 	andeq	r0, r0, r0, lsr #32
     f84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f88:	00018e02 	andeq	r8, r1, r2, lsl #28
     f8c:	00000018 	andeq	r0, r0, r8, lsl r0
     f90:	00000924 	andeq	r0, r0, r4, lsr #18
     f94:	08007818 	stmdaeq	r0, {r3, r4, fp, ip, sp, lr}
     f98:	0000003c 	andeq	r0, r0, ip, lsr r0
     f9c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     fa0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fa4:	00018e02 	andeq	r8, r1, r2, lsl #28
     fa8:	00000018 	andeq	r0, r0, r8, lsl r0
     fac:	00000924 	andeq	r0, r0, r4, lsr #18
     fb0:	08007854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp, lr}
     fb4:	0000004c 	andeq	r0, r0, ip, asr #32
     fb8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     fbc:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fc0:	00018e02 	andeq	r8, r1, r2, lsl #28
     fc4:	00000018 	andeq	r0, r0, r8, lsl r0
     fc8:	00000924 	andeq	r0, r0, r4, lsr #18
     fcc:	080078a0 	stmdaeq	r0, {r5, r7, fp, ip, sp, lr}
     fd0:	000000a4 	andeq	r0, r0, r4, lsr #1
     fd4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     fd8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fdc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000924 	andeq	r0, r0, r4, lsr #18
     fe8:	08007944 	stmdaeq	r0, {r2, r6, r8, fp, ip, sp, lr}
     fec:	00000004 	andeq	r0, r0, r4
     ff0:	00000018 	andeq	r0, r0, r8, lsl r0
     ff4:	00000924 	andeq	r0, r0, r4, lsr #18
     ff8:	08007948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp, lr}
     ffc:	0000003a 	andeq	r0, r0, sl, lsr r0
    1000:	80100e41 	andshi	r0, r0, r1, asr #28
    1004:	82038104 	andhi	r8, r3, #4, 2
    1008:	00018e02 	andeq	r8, r1, r2, lsl #28
    100c:	00000018 	andeq	r0, r0, r8, lsl r0
    1010:	00000924 	andeq	r0, r0, r4, lsr #18
    1014:	08007982 	stmdaeq	r0, {r1, r7, r8, fp, ip, sp, lr}
    1018:	000000f6 	strdeq	r0, [r0], -r6
    101c:	83100e41 	tsthi	r0, #1040	; 0x410
    1020:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1024:	00018e02 	andeq	r8, r1, r2, lsl #28
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000924 	andeq	r0, r0, r4, lsr #18
    1030:	08007a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip, sp, lr}
    1034:	00000014 	andeq	r0, r0, r4, lsl r0
    1038:	00000018 	andeq	r0, r0, r8, lsl r0
    103c:	00000924 	andeq	r0, r0, r4, lsr #18
    1040:	08007a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp, lr}
    1044:	000000e0 	andeq	r0, r0, r0, ror #1
    1048:	83100e41 	tsthi	r0, #1040	; 0x410
    104c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1050:	00018e02 	andeq	r8, r1, r2, lsl #28
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	00000924 	andeq	r0, r0, r4, lsr #18
    105c:	08007b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, sp, lr}
    1060:	0000001c 	andeq	r0, r0, ip, lsl r0
    1064:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1068:	00018e02 	andeq	r8, r1, r2, lsl #28
    106c:	00000014 	andeq	r0, r0, r4, lsl r0
    1070:	00000924 	andeq	r0, r0, r4, lsr #18
    1074:	08007b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, sp, lr}
    1078:	00000096 	muleq	r0, r6, r0
    107c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1080:	00018e02 	andeq	r8, r1, r2, lsl #28
    1084:	0000001c 	andeq	r0, r0, ip, lsl r0
    1088:	00000924 	andeq	r0, r0, r4, lsr #18
    108c:	08007c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp, ip, sp, lr}
    1090:	00000068 	andeq	r0, r0, r8, rrx
    1094:	80180e41 	andshi	r0, r8, r1, asr #28
    1098:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
    109c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    10a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a4:	00000024 	andeq	r0, r0, r4, lsr #32
    10a8:	00000924 	andeq	r0, r0, r4, lsr #18
    10ac:	08007c86 	stmdaeq	r0, {r1, r2, r7, sl, fp, ip, sp, lr}
    10b0:	000001c6 	andeq	r0, r0, r6, asr #3
    10b4:	80280e42 	eorhi	r0, r8, r2, asr #28
    10b8:	8409810a 	strhi	r8, [r9], #-266	; 0x10a
    10bc:	86078508 	strhi	r8, [r7], -r8, lsl #10
    10c0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    10c4:	8a038904 	bhi	e34dc <__Stack_Size+0xe30dc>
    10c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    10cc:	00000018 	andeq	r0, r0, r8, lsl r0
    10d0:	00000924 	andeq	r0, r0, r4, lsr #18
    10d4:	08007e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, ip, sp, lr}
    10d8:	000000cc 	andeq	r0, r0, ip, asr #1
    10dc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    10e0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    10e4:	280e4101 	stmdacs	lr, {r0, r8, lr}
    10e8:	00000014 	andeq	r0, r0, r4, lsl r0
    10ec:	00000924 	andeq	r0, r0, r4, lsr #18
    10f0:	08007f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, sp, lr}
    10f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    10f8:	83080e42 	movwhi	r0, #36418	; 0x8e42
    10fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1100:	00000014 	andeq	r0, r0, r4, lsl r0
    1104:	00000924 	andeq	r0, r0, r4, lsr #18
    1108:	08007f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, sp, lr}
    110c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1110:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1114:	00018e02 	andeq	r8, r1, r2, lsl #28
    1118:	00000014 	andeq	r0, r0, r4, lsl r0
    111c:	00000924 	andeq	r0, r0, r4, lsr #18
    1120:	08007f62 	stmdaeq	r0, {r1, r5, r6, r8, r9, sl, fp, ip, sp, lr}
    1124:	00000014 	andeq	r0, r0, r4, lsl r0
    1128:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    112c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1130:	00000018 	andeq	r0, r0, r8, lsl r0
    1134:	00000924 	andeq	r0, r0, r4, lsr #18
    1138:	08007f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
    113c:	00000062 	andeq	r0, r0, r2, rrx
    1140:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1144:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1148:	200e4101 	andcs	r4, lr, r1, lsl #2
    114c:	00000014 	andeq	r0, r0, r4, lsl r0
    1150:	00000924 	andeq	r0, r0, r4, lsr #18
    1154:	08007fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    1158:	00000020 	andeq	r0, r0, r0, lsr #32
    115c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1160:	00018e02 	andeq	r8, r1, r2, lsl #28
    1164:	00000014 	andeq	r0, r0, r4, lsl r0
    1168:	00000924 	andeq	r0, r0, r4, lsr #18
    116c:	08007ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    1170:	0000000a 	andeq	r0, r0, sl
    1174:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1178:	00018e02 	andeq	r8, r1, r2, lsl #28
    117c:	00000014 	andeq	r0, r0, r4, lsl r0
    1180:	00000924 	andeq	r0, r0, r4, lsr #18
    1184:	08008002 	stmdaeq	r0, {r1, pc}
    1188:	0000001e 	andeq	r0, r0, lr, lsl r0
    118c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1190:	00018e02 	andeq	r8, r1, r2, lsl #28
    1194:	00000018 	andeq	r0, r0, r8, lsl r0
    1198:	00000924 	andeq	r0, r0, r4, lsr #18
    119c:	08008020 	stmdaeq	r0, {r5, pc}
    11a0:	0000004c 	andeq	r0, r0, ip, asr #32
    11a4:	83100e41 	tsthi	r0, #1040	; 0x410
    11a8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    11ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11c0:	00000014 	andeq	r0, r0, r4, lsl r0
    11c4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    11c8:	0800806c 	stmdaeq	r0, {r2, r3, r5, r6, pc}
    11cc:	00000058 	andeq	r0, r0, r8, asr r0
    11d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
    11d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    11d8:	00000014 	andeq	r0, r0, r4, lsl r0
    11dc:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    11e0:	080080c4 	stmdaeq	r0, {r2, r6, r7, pc}
    11e4:	00000048 	andeq	r0, r0, r8, asr #32
    11e8:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
    11ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    11f8:	0800810c 	stmdaeq	r0, {r2, r3, r8, pc}
    11fc:	00000012 	andeq	r0, r0, r2, lsl r0
    1200:	0000000c 	andeq	r0, r0, ip
    1204:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1208:	0800811e 	stmdaeq	r0, {r1, r2, r3, r4, r8, pc}
    120c:	00000012 	andeq	r0, r0, r2, lsl r0
    1210:	0000000c 	andeq	r0, r0, ip
    1214:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1218:	08008130 	stmdaeq	r0, {r4, r5, r8, pc}
    121c:	00000012 	andeq	r0, r0, r2, lsl r0
    1220:	0000000c 	andeq	r0, r0, ip
    1224:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1228:	08008142 	stmdaeq	r0, {r1, r6, r8, pc}
    122c:	00000012 	andeq	r0, r0, r2, lsl r0
    1230:	0000000c 	andeq	r0, r0, ip
    1234:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1238:	08008154 	stmdaeq	r0, {r2, r4, r6, r8, pc}
    123c:	0000000a 	andeq	r0, r0, sl
    1240:	0000000c 	andeq	r0, r0, ip
    1244:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1248:	0800815e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, pc}
    124c:	00000008 	andeq	r0, r0, r8
    1250:	0000000c 	andeq	r0, r0, ip
    1254:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1258:	08008166 	stmdaeq	r0, {r1, r2, r5, r6, r8, pc}
    125c:	0000000a 	andeq	r0, r0, sl
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1268:	08008170 	stmdaeq	r0, {r4, r5, r6, r8, pc}
    126c:	00000008 	andeq	r0, r0, r8
    1270:	0000000c 	andeq	r0, r0, ip
    1274:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1278:	08008178 	stmdaeq	r0, {r3, r4, r5, r6, r8, pc}
    127c:	00000012 	andeq	r0, r0, r2, lsl r0
    1280:	0000000c 	andeq	r0, r0, ip
    1284:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1288:	0800818a 	stmdaeq	r0, {r1, r3, r7, r8, pc}
    128c:	00000008 	andeq	r0, r0, r8
    1290:	0000000c 	andeq	r0, r0, ip
    1294:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1298:	08008192 	stmdaeq	r0, {r1, r4, r7, r8, pc}
    129c:	00000010 	andeq	r0, r0, r0, lsl r0
    12a0:	0000000c 	andeq	r0, r0, ip
    12a4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    12a8:	080081a2 	stmdaeq	r0, {r1, r5, r7, r8, pc}
    12ac:	00000012 	andeq	r0, r0, r2, lsl r0
    12b0:	00000018 	andeq	r0, r0, r8, lsl r0
    12b4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    12b8:	080081b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, pc}
    12bc:	00000090 	muleq	r0, r0, r0
    12c0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    12c4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    12cc:	0000000c 	andeq	r0, r0, ip
    12d0:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    12d4:	08008244 	stmdaeq	r0, {r2, r6, r9, pc}
    12d8:	00000012 	andeq	r0, r0, r2, lsl r0
    12dc:	0000000c 	andeq	r0, r0, ip
    12e0:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    12e4:	08008256 	stmdaeq	r0, {r1, r2, r4, r6, r9, pc}
    12e8:	00000006 	andeq	r0, r0, r6
    12ec:	0000000c 	andeq	r0, r0, ip
    12f0:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    12f4:	0800825c 	stmdaeq	r0, {r2, r3, r4, r6, r9, pc}
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	0000000c 	andeq	r0, r0, ip
    1300:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1304:	08008268 	stmdaeq	r0, {r3, r5, r6, r9, pc}
    1308:	00000012 	andeq	r0, r0, r2, lsl r0
    130c:	0000000c 	andeq	r0, r0, ip
    1310:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1314:	0800827a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, pc}
    1318:	00000012 	andeq	r0, r0, r2, lsl r0
    131c:	0000000c 	andeq	r0, r0, ip
    1320:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1324:	0800828c 	stmdaeq	r0, {r2, r3, r7, r9, pc}
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1334:	08008298 	stmdaeq	r0, {r3, r4, r7, r9, pc}
    1338:	00000012 	andeq	r0, r0, r2, lsl r0
    133c:	0000000c 	andeq	r0, r0, ip
    1340:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1344:	080082aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, pc}
    1348:	00000012 	andeq	r0, r0, r2, lsl r0
    134c:	0000000c 	andeq	r0, r0, ip
    1350:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1354:	080082bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, pc}
    1358:	00000008 	andeq	r0, r0, r8
    135c:	00000018 	andeq	r0, r0, r8, lsl r0
    1360:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1364:	080082c4 	stmdaeq	r0, {r2, r6, r7, r9, pc}
    1368:	0000005c 	andeq	r0, r0, ip, asr r0
    136c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1370:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1374:	00018e02 	andeq	r8, r1, r2, lsl #28
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1380:	08008320 	stmdaeq	r0, {r5, r8, r9, pc}
    1384:	00000010 	andeq	r0, r0, r0, lsl r0
    1388:	0000000c 	andeq	r0, r0, ip
    138c:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1390:	08008330 	stmdaeq	r0, {r4, r5, r8, r9, pc}
    1394:	00000004 	andeq	r0, r0, r4
    1398:	0000000c 	andeq	r0, r0, ip
    139c:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13a0:	08008334 	stmdaeq	r0, {r2, r4, r5, r8, r9, pc}
    13a4:	00000008 	andeq	r0, r0, r8
    13a8:	0000000c 	andeq	r0, r0, ip
    13ac:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13b0:	0800833c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, pc}
    13b4:	00000010 	andeq	r0, r0, r0, lsl r0
    13b8:	0000000c 	andeq	r0, r0, ip
    13bc:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13c0:	0800834c 	stmdaeq	r0, {r2, r3, r6, r8, r9, pc}
    13c4:	00000006 	andeq	r0, r0, r6
    13c8:	0000000c 	andeq	r0, r0, ip
    13cc:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13d0:	08008352 	stmdaeq	r0, {r1, r4, r6, r8, r9, pc}
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	0000000c 	andeq	r0, r0, ip
    13dc:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13e0:	0800835e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, pc}
    13e4:	0000001a 	andeq	r0, r0, sl, lsl r0
    13e8:	0000000c 	andeq	r0, r0, ip
    13ec:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    13f0:	08008378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, pc}
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	0000000c 	andeq	r0, r0, ip
    13fc:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1400:	08008384 	stmdaeq	r0, {r2, r7, r8, r9, pc}
    1404:	00000006 	andeq	r0, r0, r6
    1408:	0000000c 	andeq	r0, r0, ip
    140c:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1410:	0800838a 	stmdaeq	r0, {r1, r3, r7, r8, r9, pc}
    1414:	00000016 	andeq	r0, r0, r6, lsl r0
    1418:	0000000c 	andeq	r0, r0, ip
    141c:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    1420:	080083a0 	stmdaeq	r0, {r5, r7, r8, r9, pc}
    1424:	00000008 	andeq	r0, r0, r8
    1428:	0000000c 	andeq	r0, r0, ip
    142c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1430:	7c020001 	stcvc	0, cr0, [r2], {1}
    1434:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	00001428 	andeq	r1, r0, r8, lsr #8
    1440:	080083a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, pc}
    1444:	00000018 	andeq	r0, r0, r8, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	00001428 	andeq	r1, r0, r8, lsr #8
    1450:	080083c0 	stmdaeq	r0, {r6, r7, r8, r9, pc}
    1454:	00000018 	andeq	r0, r0, r8, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	00001428 	andeq	r1, r0, r8, lsr #8
    1460:	080083d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, pc}
    1464:	00000018 	andeq	r0, r0, r8, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	00001428 	andeq	r1, r0, r8, lsr #8
    1470:	080083f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, pc}
    1474:	00000018 	andeq	r0, r0, r8, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	00001428 	andeq	r1, r0, r8, lsr #8
    1480:	08008408 	stmdaeq	r0, {r3, sl, pc}
    1484:	00000010 	andeq	r0, r0, r0, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	00001428 	andeq	r1, r0, r8, lsr #8
    1490:	08008418 	stmdaeq	r0, {r3, r4, sl, pc}
    1494:	0000000c 	andeq	r0, r0, ip
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	00001428 	andeq	r1, r0, r8, lsr #8
    14a0:	08008424 	stmdaeq	r0, {r2, r5, sl, pc}
    14a4:	0000000c 	andeq	r0, r0, ip
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	00001428 	andeq	r1, r0, r8, lsr #8
    14b0:	08008430 	stmdaeq	r0, {r4, r5, sl, pc}
    14b4:	00000010 	andeq	r0, r0, r0, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	00001428 	andeq	r1, r0, r8, lsr #8
    14c0:	08008440 	stmdaeq	r0, {r6, sl, pc}
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	00001428 	andeq	r1, r0, r8, lsr #8
    14d0:	08008450 	stmdaeq	r0, {r4, r6, sl, pc}
    14d4:	00000018 	andeq	r0, r0, r8, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	00001428 	andeq	r1, r0, r8, lsr #8
    14e0:	08008468 	stmdaeq	r0, {r3, r5, r6, sl, pc}
    14e4:	00000020 	andeq	r0, r0, r0, lsr #32
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	00001428 	andeq	r1, r0, r8, lsr #8
    14f0:	08008488 	stmdaeq	r0, {r3, r7, sl, pc}
    14f4:	0000000c 	andeq	r0, r0, ip
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	00001428 	andeq	r1, r0, r8, lsr #8
    1500:	08008494 	stmdaeq	r0, {r2, r4, r7, sl, pc}
    1504:	00000028 	andeq	r0, r0, r8, lsr #32
    1508:	00000018 	andeq	r0, r0, r8, lsl r0
    150c:	00001428 	andeq	r1, r0, r8, lsr #8
    1510:	080084bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, pc}
    1514:	00000036 	andeq	r0, r0, r6, lsr r0
    1518:	80100e41 	andshi	r0, r0, r1, asr #28
    151c:	84038104 	strhi	r8, [r3], #-260	; 0x104
    1520:	00018e02 	andeq	r8, r1, r2, lsl #28
    1524:	00000018 	andeq	r0, r0, r8, lsl r0
    1528:	00001428 	andeq	r1, r0, r8, lsr #8
    152c:	080084f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, sl, pc}
    1530:	00000042 	andeq	r0, r0, r2, asr #32
    1534:	83100e41 	tsthi	r0, #1040	; 0x410
    1538:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    153c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1540:	00000014 	andeq	r0, r0, r4, lsl r0
    1544:	00001428 	andeq	r1, r0, r8, lsr #8
    1548:	08008534 	stmdaeq	r0, {r2, r4, r5, r8, sl, pc}
    154c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1550:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1554:	00018e02 	andeq	r8, r1, r2, lsl #28
    1558:	00000014 	andeq	r0, r0, r4, lsl r0
    155c:	00001428 	andeq	r1, r0, r8, lsr #8
    1560:	08008570 	stmdaeq	r0, {r4, r5, r6, r8, sl, pc}
    1564:	00000070 	andeq	r0, r0, r0, ror r0
    1568:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    156c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1570:	00000018 	andeq	r0, r0, r8, lsl r0
    1574:	00001428 	andeq	r1, r0, r8, lsr #8
    1578:	080085e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, pc}
    157c:	00000048 	andeq	r0, r0, r8, asr #32
    1580:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1584:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1588:	00018e02 	andeq	r8, r1, r2, lsl #28
    158c:	00000018 	andeq	r0, r0, r8, lsl r0
    1590:	00001428 	andeq	r1, r0, r8, lsr #8
    1594:	08008628 	stmdaeq	r0, {r3, r5, r9, sl, pc}
    1598:	00000038 	andeq	r0, r0, r8, lsr r0
    159c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    15a0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    15a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15a8:	00000018 	andeq	r0, r0, r8, lsl r0
    15ac:	00001428 	andeq	r1, r0, r8, lsr #8
    15b0:	08008660 	stmdaeq	r0, {r5, r6, r9, sl, pc}
    15b4:	00000044 	andeq	r0, r0, r4, asr #32
    15b8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    15bc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    15c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	00001428 	andeq	r1, r0, r8, lsr #8
    15cc:	080086a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, pc}
    15d0:	0000009c 	muleq	r0, ip, r0
    15d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    15d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    15dc:	00000018 	andeq	r0, r0, r8, lsl r0
    15e0:	00001428 	andeq	r1, r0, r8, lsr #8
    15e4:	08008740 	stmdaeq	r0, {r6, r8, r9, sl, pc}
    15e8:	0000008c 	andeq	r0, r0, ip, lsl #1
    15ec:	83100e41 	tsthi	r0, #1040	; 0x410
    15f0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    15f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    15fc:	00001428 	andeq	r1, r0, r8, lsr #8
    1600:	080087cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, pc}
    1604:	00000054 	andeq	r0, r0, r4, asr r0
    1608:	83180e41 	tsthi	r8, #1040	; 0x410
    160c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1610:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	0000000c 	andeq	r0, r0, ip
    161c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1620:	7c020001 	stcvc	0, cr0, [r2], {1}
    1624:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1628:	00000014 	andeq	r0, r0, r4, lsl r0
    162c:	00001618 	andeq	r1, r0, r8, lsl r6
    1630:	08008820 	stmdaeq	r0, {r5, fp, pc}
    1634:	000000a4 	andeq	r0, r0, r4, lsr #1
    1638:	83080e41 	movwhi	r0, #36417	; 0x8e41
    163c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1640:	00000014 	andeq	r0, r0, r4, lsl r0
    1644:	00001618 	andeq	r1, r0, r8, lsl r6
    1648:	080088c4 	stmdaeq	r0, {r2, r6, r7, fp, pc}
    164c:	00000016 	andeq	r0, r0, r6, lsl r0
    1650:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1654:	00018e02 	andeq	r8, r1, r2, lsl #28
    1658:	0000001c 	andeq	r0, r0, ip, lsl r0
    165c:	00001618 	andeq	r1, r0, r8, lsl r6
    1660:	080088da 	stmdaeq	r0, {r1, r3, r4, r6, r7, fp, pc}
    1664:	0000009c 	muleq	r0, ip, r0
    1668:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    166c:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1670:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1674:	00000001 	andeq	r0, r0, r1
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	00001618 	andeq	r1, r0, r8, lsl r6
    1680:	08008976 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, fp, pc}
    1684:	00000010 	andeq	r0, r0, r0, lsl r0
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	00001618 	andeq	r1, r0, r8, lsl r6
    1690:	08008986 	stmdaeq	r0, {r1, r2, r7, r8, fp, pc}
    1694:	0000000c 	andeq	r0, r0, ip
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	00001618 	andeq	r1, r0, r8, lsl r6
    16a0:	08008992 	stmdaeq	r0, {r1, r4, r7, r8, fp, pc}
    16a4:	00000006 	andeq	r0, r0, r6
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	00001618 	andeq	r1, r0, r8, lsl r6
    16b0:	08008998 	stmdaeq	r0, {r3, r4, r7, r8, fp, pc}
    16b4:	0000000c 	andeq	r0, r0, ip
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	00001618 	andeq	r1, r0, r8, lsl r6
    16c0:	080089a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, pc}
    16c4:	00000006 	andeq	r0, r0, r6
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	00001618 	andeq	r1, r0, r8, lsl r6
    16d0:	080089aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, fp, pc}
    16d4:	00000004 	andeq	r0, r0, r4
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	00001618 	andeq	r1, r0, r8, lsl r6
    16e0:	080089ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, fp, pc}
    16e4:	00000004 	andeq	r0, r0, r4
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	00001618 	andeq	r1, r0, r8, lsl r6
    16f0:	080089b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, fp, pc}
    16f4:	0000000a 	andeq	r0, r0, sl
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	00001618 	andeq	r1, r0, r8, lsl r6
    1700:	080089bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, pc}
    1704:	00000004 	andeq	r0, r0, r4
    1708:	0000000c 	andeq	r0, r0, ip
    170c:	00001618 	andeq	r1, r0, r8, lsl r6
    1710:	080089c0 	stmdaeq	r0, {r6, r7, r8, fp, pc}
    1714:	00000010 	andeq	r0, r0, r0, lsl r0
    1718:	0000000c 	andeq	r0, r0, ip
    171c:	00001618 	andeq	r1, r0, r8, lsl r6
    1720:	080089d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, pc}
    1724:	0000001c 	andeq	r0, r0, ip, lsl r0
    1728:	0000000c 	andeq	r0, r0, ip
    172c:	00001618 	andeq	r1, r0, r8, lsl r6
    1730:	080089ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, pc}
    1734:	0000000c 	andeq	r0, r0, ip
    1738:	00000018 	andeq	r0, r0, r8, lsl r0
    173c:	00001618 	andeq	r1, r0, r8, lsl r6
    1740:	080089f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, pc}
    1744:	00000054 	andeq	r0, r0, r4, asr r0
    1748:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    174c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1750:	00000001 	andeq	r0, r0, r1
    1754:	00000014 	andeq	r0, r0, r4, lsl r0
    1758:	00001618 	andeq	r1, r0, r8, lsl r6
    175c:	08008a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, pc}
    1760:	0000002a 	andeq	r0, r0, sl, lsr #32
    1764:	84080e4d 	strhi	r0, [r8], #-3661	; 0xe4d
    1768:	00018e02 	andeq	r8, r1, r2, lsl #28
    176c:	0000000c 	andeq	r0, r0, ip
    1770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1774:	7c020001 	stcvc	0, cr0, [r2], {1}
    1778:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    177c:	0000000c 	andeq	r0, r0, ip
    1780:	0000176c 	andeq	r1, r0, ip, ror #14
    1784:	08008a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, pc}
    1788:	00000034 	andeq	r0, r0, r4, lsr r0
    178c:	0000000c 	andeq	r0, r0, ip
    1790:	0000176c 	andeq	r1, r0, ip, ror #14
    1794:	08008aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, pc}
    1798:	00000030 	andeq	r0, r0, r0, lsr r0
    179c:	0000000c 	andeq	r0, r0, ip
    17a0:	0000176c 	andeq	r1, r0, ip, ror #14
    17a4:	08008adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, pc}
    17a8:	00000014 	andeq	r0, r0, r4, lsl r0
    17ac:	00000018 	andeq	r0, r0, r8, lsl r0
    17b0:	0000176c 	andeq	r1, r0, ip, ror #14
    17b4:	08008af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, pc}
    17b8:	00000080 	andeq	r0, r0, r0, lsl #1
    17bc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    17c0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    17c4:	00000001 	andeq	r0, r0, r1
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	0000176c 	andeq	r1, r0, ip, ror #14
    17d0:	08008b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp, pc}
    17d4:	0000000c 	andeq	r0, r0, ip
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	0000176c 	andeq	r1, r0, ip, ror #14
    17e0:	08008b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, pc}
    17e4:	00000004 	andeq	r0, r0, r4
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	0000176c 	andeq	r1, r0, ip, ror #14
    17f0:	08008b80 	stmdaeq	r0, {r7, r8, r9, fp, pc}
    17f4:	00000004 	andeq	r0, r0, r4
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	0000176c 	andeq	r1, r0, ip, ror #14
    1800:	08008b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, pc}
    1804:	00000004 	andeq	r0, r0, r4
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	0000176c 	andeq	r1, r0, ip, ror #14
    1810:	08008b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, pc}
    1814:	00000004 	andeq	r0, r0, r4
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	0000176c 	andeq	r1, r0, ip, ror #14
    1820:	08008b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, pc}
    1824:	00000006 	andeq	r0, r0, r6
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	0000176c 	andeq	r1, r0, ip, ror #14
    1830:	08008b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp, pc}
    1834:	00000004 	andeq	r0, r0, r4
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	0000176c 	andeq	r1, r0, ip, ror #14
    1840:	08008b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, pc}
    1844:	0000000e 	andeq	r0, r0, lr
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	0000176c 	andeq	r1, r0, ip, ror #14
    1850:	08008ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, pc}
    1854:	00000024 	andeq	r0, r0, r4, lsr #32
    1858:	0000000c 	andeq	r0, r0, ip
    185c:	0000176c 	andeq	r1, r0, ip, ror #14
    1860:	08008bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, pc}
    1864:	0000000c 	andeq	r0, r0, ip
    1868:	0000000c 	andeq	r0, r0, ip
    186c:	0000176c 	andeq	r1, r0, ip, ror #14
    1870:	08008bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, pc}
    1874:	0000001c 	andeq	r0, r0, ip, lsl r0
    1878:	0000000c 	andeq	r0, r0, ip
    187c:	0000176c 	andeq	r1, r0, ip, ror #14
    1880:	08008bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp, pc}
    1884:	00000010 	andeq	r0, r0, r0, lsl r0
    1888:	0000000c 	andeq	r0, r0, ip
    188c:	0000176c 	andeq	r1, r0, ip, ror #14
    1890:	08008c00 	stmdaeq	r0, {sl, fp, pc}
    1894:	00000024 	andeq	r0, r0, r4, lsr #32
    1898:	0000000c 	andeq	r0, r0, ip
    189c:	0000176c 	andeq	r1, r0, ip, ror #14
    18a0:	08008c24 	stmdaeq	r0, {r2, r5, sl, fp, pc}
    18a4:	0000000c 	andeq	r0, r0, ip
    18a8:	0000000c 	andeq	r0, r0, ip
    18ac:	0000176c 	andeq	r1, r0, ip, ror #14
    18b0:	08008c30 	stmdaeq	r0, {r4, r5, sl, fp, pc}
    18b4:	00000014 	andeq	r0, r0, r4, lsl r0
    18b8:	0000000c 	andeq	r0, r0, ip
    18bc:	0000176c 	andeq	r1, r0, ip, ror #14
    18c0:	08008c44 	stmdaeq	r0, {r2, r6, sl, fp, pc}
    18c4:	00000010 	andeq	r0, r0, r0, lsl r0
    18c8:	0000000c 	andeq	r0, r0, ip
    18cc:	0000176c 	andeq	r1, r0, ip, ror #14
    18d0:	08008c54 	stmdaeq	r0, {r2, r4, r6, sl, fp, pc}
    18d4:	00000010 	andeq	r0, r0, r0, lsl r0
    18d8:	0000000c 	andeq	r0, r0, ip
    18dc:	0000176c 	andeq	r1, r0, ip, ror #14
    18e0:	08008c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, pc}
    18e4:	00000018 	andeq	r0, r0, r8, lsl r0
    18e8:	0000000c 	andeq	r0, r0, ip
    18ec:	0000176c 	andeq	r1, r0, ip, ror #14
    18f0:	08008c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, pc}
    18f4:	00000020 	andeq	r0, r0, r0, lsr #32
    18f8:	00000018 	andeq	r0, r0, r8, lsl r0
    18fc:	0000176c 	andeq	r1, r0, ip, ror #14
    1900:	08008c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, pc}
    1904:	0000004c 	andeq	r0, r0, ip, asr #32
    1908:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    190c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1910:	00000001 	andeq	r0, r0, r1
    1914:	0000000c 	andeq	r0, r0, ip
    1918:	0000176c 	andeq	r1, r0, ip, ror #14
    191c:	08008ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, pc}
    1920:	0000001c 	andeq	r0, r0, ip, lsl r0
    1924:	0000000c 	andeq	r0, r0, ip
    1928:	0000176c 	andeq	r1, r0, ip, ror #14
    192c:	08008d04 	stmdaeq	r0, {r2, r8, sl, fp, pc}
    1930:	00000018 	andeq	r0, r0, r8, lsl r0
    1934:	0000000c 	andeq	r0, r0, ip
    1938:	0000176c 	andeq	r1, r0, ip, ror #14
    193c:	08008d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, pc}
    1940:	0000001c 	andeq	r0, r0, ip, lsl r0
    1944:	0000000c 	andeq	r0, r0, ip
    1948:	0000176c 	andeq	r1, r0, ip, ror #14
    194c:	08008d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, pc}
    1950:	0000001c 	andeq	r0, r0, ip, lsl r0
    1954:	0000000c 	andeq	r0, r0, ip
    1958:	0000176c 	andeq	r1, r0, ip, ror #14
    195c:	08008d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, pc}
    1960:	00000030 	andeq	r0, r0, r0, lsr r0
    1964:	0000000c 	andeq	r0, r0, ip
    1968:	0000176c 	andeq	r1, r0, ip, ror #14
    196c:	08008d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, pc}
    1970:	00000014 	andeq	r0, r0, r4, lsl r0
    1974:	0000000c 	andeq	r0, r0, ip
    1978:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    197c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1980:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1984:	00000014 	andeq	r0, r0, r4, lsl r0
    1988:	00001974 	andeq	r1, r0, r4, ror r9
    198c:	08008d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, pc}
    1990:	0000001a 	andeq	r0, r0, sl, lsl r0
    1994:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1998:	00018e02 	andeq	r8, r1, r2, lsl #28
    199c:	0000000c 	andeq	r0, r0, ip
    19a0:	00001974 	andeq	r1, r0, r4, ror r9
    19a4:	08008db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, pc}
    19a8:	0000000a 	andeq	r0, r0, sl
    19ac:	0000000c 	andeq	r0, r0, ip
    19b0:	00001974 	andeq	r1, r0, r4, ror r9
    19b4:	08008dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, pc}
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	0000000c 	andeq	r0, r0, ip
    19c0:	00001974 	andeq	r1, r0, r4, ror r9
    19c4:	08008dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, pc}
    19c8:	00000014 	andeq	r0, r0, r4, lsl r0
    19cc:	0000000c 	andeq	r0, r0, ip
    19d0:	00001974 	andeq	r1, r0, r4, ror r9
    19d4:	08008ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, pc}
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	0000000c 	andeq	r0, r0, ip
    19e0:	00001974 	andeq	r1, r0, r4, ror r9
    19e4:	08008de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, pc}
    19e8:	0000002c 	andeq	r0, r0, ip, lsr #32
    19ec:	0000000c 	andeq	r0, r0, ip
    19f0:	00001974 	andeq	r1, r0, r4, ror r9
    19f4:	08008e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, pc}
    19f8:	00000028 	andeq	r0, r0, r8, lsr #32
    19fc:	0000000c 	andeq	r0, r0, ip
    1a00:	00001974 	andeq	r1, r0, r4, ror r9
    1a04:	08008e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, pc}
    1a08:	00000014 	andeq	r0, r0, r4, lsl r0
    1a0c:	0000000c 	andeq	r0, r0, ip
    1a10:	00001974 	andeq	r1, r0, r4, ror r9
    1a14:	08008e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, pc}
    1a18:	00000010 	andeq	r0, r0, r0, lsl r0
    1a1c:	0000000c 	andeq	r0, r0, ip
    1a20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a24:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a28:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a2c:	0000000c 	andeq	r0, r0, ip
    1a30:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a34:	08008e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, pc}
    1a38:	0000003c 	andeq	r0, r0, ip, lsr r0
    1a3c:	0000000c 	andeq	r0, r0, ip
    1a40:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a44:	08008e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, pc}
    1a48:	00000038 	andeq	r0, r0, r8, lsr r0
    1a4c:	0000000c 	andeq	r0, r0, ip
    1a50:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a54:	08008ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, pc}
    1a58:	00000014 	andeq	r0, r0, r4, lsl r0
    1a5c:	0000000c 	andeq	r0, r0, ip
    1a60:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a64:	08008ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, pc}
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	0000000c 	andeq	r0, r0, ip
    1a70:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a74:	08008ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, pc}
    1a78:	00000014 	andeq	r0, r0, r4, lsl r0
    1a7c:	0000000c 	andeq	r0, r0, ip
    1a80:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a84:	08008f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, pc}
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	0000000c 	andeq	r0, r0, ip
    1a90:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1a94:	08008f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, pc}
    1a98:	00000014 	andeq	r0, r0, r4, lsl r0
    1a9c:	0000000c 	andeq	r0, r0, ip
    1aa0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1aa4:	08008f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, pc}
    1aa8:	00000010 	andeq	r0, r0, r0, lsl r0
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1ab4:	08008f38 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, fp, pc}
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	0000000c 	andeq	r0, r0, ip
    1ac0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1ac4:	08008f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, pc}
    1ac8:	00000014 	andeq	r0, r0, r4, lsl r0
    1acc:	0000000c 	andeq	r0, r0, ip
    1ad0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1ad4:	08008f60 	stmdaeq	r0, {r5, r6, r8, r9, sl, fp, pc}
    1ad8:	00000014 	andeq	r0, r0, r4, lsl r0
    1adc:	0000000c 	andeq	r0, r0, ip
    1ae0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1ae4:	08008f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, pc}
    1ae8:	00000018 	andeq	r0, r0, r8, lsl r0
    1aec:	0000000c 	andeq	r0, r0, ip
    1af0:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1af4:	08008f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, pc}
    1af8:	0000000c 	andeq	r0, r0, ip
    1afc:	0000000c 	andeq	r0, r0, ip
    1b00:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b04:	08008f98 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, fp, pc}
    1b08:	00000014 	andeq	r0, r0, r4, lsl r0
    1b0c:	0000000c 	andeq	r0, r0, ip
    1b10:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b14:	08008fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, pc}
    1b18:	00000020 	andeq	r0, r0, r0, lsr #32
    1b1c:	0000000c 	andeq	r0, r0, ip
    1b20:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b24:	08008fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, pc}
    1b28:	0000000c 	andeq	r0, r0, ip
    1b2c:	0000000c 	andeq	r0, r0, ip
    1b30:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b34:	08008fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, pc}
    1b38:	00000010 	andeq	r0, r0, r0, lsl r0
    1b3c:	0000000c 	andeq	r0, r0, ip
    1b40:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b44:	08008fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, pc}
    1b48:	0000000c 	andeq	r0, r0, ip
    1b4c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b50:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b54:	08008ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1b58:	00000084 	andeq	r0, r0, r4, lsl #1
    1b5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1b60:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b64:	0000000c 	andeq	r0, r0, ip
    1b68:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b6c:	08009078 	stmdaeq	r0, {r3, r4, r5, r6, ip, pc}
    1b70:	00000018 	andeq	r0, r0, r8, lsl r0
    1b74:	0000000c 	andeq	r0, r0, ip
    1b78:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b7c:	08009090 	stmdaeq	r0, {r4, r7, ip, pc}
    1b80:	00000018 	andeq	r0, r0, r8, lsl r0
    1b84:	0000000c 	andeq	r0, r0, ip
    1b88:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b8c:	080090a8 	stmdaeq	r0, {r3, r5, r7, ip, pc}
    1b90:	00000018 	andeq	r0, r0, r8, lsl r0
    1b94:	0000000c 	andeq	r0, r0, ip
    1b98:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1b9c:	080090c0 	stmdaeq	r0, {r6, r7, ip, pc}
    1ba0:	00000018 	andeq	r0, r0, r8, lsl r0
    1ba4:	0000000c 	andeq	r0, r0, ip
    1ba8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bac:	080090d8 	stmdaeq	r0, {r3, r4, r6, r7, ip, pc}
    1bb0:	00000018 	andeq	r0, r0, r8, lsl r0
    1bb4:	0000000c 	andeq	r0, r0, ip
    1bb8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bbc:	080090f0 	stmdaeq	r0, {r4, r5, r6, r7, ip, pc}
    1bc0:	0000000c 	andeq	r0, r0, ip
    1bc4:	0000000c 	andeq	r0, r0, ip
    1bc8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bcc:	080090fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip, pc}
    1bd0:	0000000c 	andeq	r0, r0, ip
    1bd4:	0000000c 	andeq	r0, r0, ip
    1bd8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bdc:	08009108 	stmdaeq	r0, {r3, r8, ip, pc}
    1be0:	0000000c 	andeq	r0, r0, ip
    1be4:	0000000c 	andeq	r0, r0, ip
    1be8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bec:	08009114 	stmdaeq	r0, {r2, r4, r8, ip, pc}
    1bf0:	00000028 	andeq	r0, r0, r8, lsr #32
    1bf4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bf8:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1bfc:	0800913c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, pc}
    1c00:	0000002e 	andeq	r0, r0, lr, lsr #32
    1c04:	80100e41 	andshi	r0, r0, r1, asr #28
    1c08:	82038104 	andhi	r8, r3, #4, 2
    1c0c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c10:	0000000c 	andeq	r0, r0, ip
    1c14:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1c18:	0800916a 	stmdaeq	r0, {r1, r3, r5, r6, r8, ip, pc}
    1c1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1c20:	0000000c 	andeq	r0, r0, ip
    1c24:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1c28:	0800917c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, pc}
    1c2c:	00000014 	andeq	r0, r0, r4, lsl r0
    1c30:	0000000c 	andeq	r0, r0, ip
    1c34:	00001a1c 	andeq	r1, r0, ip, lsl sl
    1c38:	08009190 	stmdaeq	r0, {r4, r7, r8, ip, pc}
    1c3c:	0000000c 	andeq	r0, r0, ip
    1c40:	0000000c 	andeq	r0, r0, ip
    1c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c50:	0000000c 	andeq	r0, r0, ip
    1c54:	00001c40 	andeq	r1, r0, r0, asr #24
    1c58:	0800919c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, pc}
    1c5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c60:	0000000c 	andeq	r0, r0, ip
    1c64:	00001c40 	andeq	r1, r0, r0, asr #24
    1c68:	080091b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, pc}
    1c6c:	0000000c 	andeq	r0, r0, ip
    1c70:	0000000c 	andeq	r0, r0, ip
    1c74:	00001c40 	andeq	r1, r0, r0, asr #24
    1c78:	080091c0 	stmdaeq	r0, {r6, r7, r8, ip, pc}
    1c7c:	00000028 	andeq	r0, r0, r8, lsr #32
    1c80:	0000000c 	andeq	r0, r0, ip
    1c84:	00001c40 	andeq	r1, r0, r0, asr #24
    1c88:	080091e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, pc}
    1c8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c90:	0000000c 	andeq	r0, r0, ip
    1c94:	00001c40 	andeq	r1, r0, r0, asr #24
    1c98:	08009200 	stmdaeq	r0, {r9, ip, pc}
    1c9c:	0000000c 	andeq	r0, r0, ip
    1ca0:	0000000c 	andeq	r0, r0, ip
    1ca4:	00001c40 	andeq	r1, r0, r0, asr #24
    1ca8:	0800920c 	stmdaeq	r0, {r2, r3, r9, ip, pc}
    1cac:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cb0:	0000000c 	andeq	r0, r0, ip
    1cb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1cb8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1cbc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1cc0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cc4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1cc8:	08009228 	stmdaeq	r0, {r3, r5, r9, ip, pc}
    1ccc:	00000032 	andeq	r0, r0, r2, lsr r0
    1cd0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1cd4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1cd8:	00000001 	andeq	r0, r0, r1
    1cdc:	00000018 	andeq	r0, r0, r8, lsl r0
    1ce0:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1ce4:	0800925a 	stmdaeq	r0, {r1, r3, r4, r6, r9, ip, pc}
    1ce8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1cec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1cf0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1cf4:	00000001 	andeq	r0, r0, r1
    1cf8:	00000014 	andeq	r0, r0, r4, lsl r0
    1cfc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d00:	08009294 	stmdaeq	r0, {r2, r4, r7, r9, ip, pc}
    1d04:	000000c8 	andeq	r0, r0, r8, asr #1
    1d08:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1d0c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d10:	0000000c 	andeq	r0, r0, ip
    1d14:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d18:	0800935c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, pc}
    1d1c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1d20:	00000018 	andeq	r0, r0, r8, lsl r0
    1d24:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d28:	08009398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, pc}
    1d2c:	00000074 	andeq	r0, r0, r4, ror r0
    1d30:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1d34:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1d38:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d3c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d40:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d44:	0800940c 	stmdaeq	r0, {r2, r3, sl, ip, pc}
    1d48:	00000088 	andeq	r0, r0, r8, lsl #1
    1d4c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1d50:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d54:	00000001 	andeq	r0, r0, r1
    1d58:	00000018 	andeq	r0, r0, r8, lsl r0
    1d5c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d60:	08009494 	stmdaeq	r0, {r2, r4, r7, sl, ip, pc}
    1d64:	00000084 	andeq	r0, r0, r4, lsl #1
    1d68:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1d6c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d70:	00000001 	andeq	r0, r0, r1
    1d74:	00000018 	andeq	r0, r0, r8, lsl r0
    1d78:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d7c:	08009518 	stmdaeq	r0, {r3, r4, r8, sl, ip, pc}
    1d80:	00000068 	andeq	r0, r0, r8, rrx
    1d84:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1d88:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d8c:	00000001 	andeq	r0, r0, r1
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1d98:	08009580 	stmdaeq	r0, {r7, r8, sl, ip, pc}
    1d9c:	00000022 	andeq	r0, r0, r2, lsr #32
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1da8:	080095a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip, pc}
    1dac:	00000012 	andeq	r0, r0, r2, lsl r0
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1db8:	080095b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, pc}
    1dbc:	00000014 	andeq	r0, r0, r4, lsl r0
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1dc8:	080095c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip, pc}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1dd8:	080095d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, pc}
    1ddc:	00000012 	andeq	r0, r0, r2, lsl r0
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1de8:	080095ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, ip, pc}
    1dec:	00000018 	andeq	r0, r0, r8, lsl r0
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1df8:	08009602 	stmdaeq	r0, {r1, r9, sl, ip, pc}
    1dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e08:	0800961e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip, pc}
    1e0c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e18:	08009630 	stmdaeq	r0, {r4, r5, r9, sl, ip, pc}
    1e1c:	00000004 	andeq	r0, r0, r4
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e28:	08009634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip, pc}
    1e2c:	00000008 	andeq	r0, r0, r8
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e38:	0800963c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, pc}
    1e3c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e48:	0800964e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, ip, pc}
    1e4c:	0000000e 	andeq	r0, r0, lr
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e58:	0800965c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip, pc}
    1e5c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1e60:	00000018 	andeq	r0, r0, r8, lsl r0
    1e64:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e68:	08009676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, ip, pc}
    1e6c:	00000034 	andeq	r0, r0, r4, lsr r0
    1e70:	83100e41 	tsthi	r0, #1040	; 0x410
    1e74:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1e78:	00018e02 	andeq	r8, r1, r2, lsl #28
    1e7c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e80:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e84:	080096aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, ip, pc}
    1e88:	00000014 	andeq	r0, r0, r4, lsl r0
    1e8c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1e90:	00018e02 	andeq	r8, r1, r2, lsl #28
    1e94:	00000014 	andeq	r0, r0, r4, lsl r0
    1e98:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1e9c:	080096be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, ip, pc}
    1ea0:	0000001a 	andeq	r0, r0, sl, lsl r0
    1ea4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ea8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1eac:	00000014 	andeq	r0, r0, r4, lsl r0
    1eb0:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1eb4:	080096d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, pc}
    1eb8:	00000014 	andeq	r0, r0, r4, lsl r0
    1ebc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ec0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ec4:	0000000c 	andeq	r0, r0, ip
    1ec8:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1ecc:	080096ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip, pc}
    1ed0:	00000006 	andeq	r0, r0, r6
    1ed4:	0000000c 	andeq	r0, r0, ip
    1ed8:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1edc:	080096f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sl, ip, pc}
    1ee0:	00000010 	andeq	r0, r0, r0, lsl r0
    1ee4:	0000000c 	andeq	r0, r0, ip
    1ee8:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1eec:	08009702 	stmdaeq	r0, {r1, r8, r9, sl, ip, pc}
    1ef0:	00000010 	andeq	r0, r0, r0, lsl r0
    1ef4:	00000018 	andeq	r0, r0, r8, lsl r0
    1ef8:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1efc:	08009712 	stmdaeq	r0, {r1, r4, r8, r9, sl, ip, pc}
    1f00:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f04:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1f08:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1f0c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f18:	0800974e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, ip, pc}
    1f1c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f28:	0800975e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, ip, pc}
    1f2c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f38:	08009772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, ip, pc}
    1f3c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f48:	08009782 	stmdaeq	r0, {r1, r7, r8, r9, sl, ip, pc}
    1f4c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f58:	08009796 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, ip, pc}
    1f5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f68:	080097ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip, pc}
    1f6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f78:	080097c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, ip, pc}
    1f7c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f88:	080097de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}
    1f8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1f98:	080097f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}
    1f9c:	00000010 	andeq	r0, r0, r0, lsl r0
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1fa8:	08009806 	stmdaeq	r0, {r1, r2, fp, ip, pc}
    1fac:	00000014 	andeq	r0, r0, r4, lsl r0
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1fb8:	0800981a 	stmdaeq	r0, {r1, r3, r4, fp, ip, pc}
    1fbc:	00000010 	andeq	r0, r0, r0, lsl r0
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1fc8:	0800982a 	stmdaeq	r0, {r1, r3, r5, fp, ip, pc}
    1fcc:	00000014 	andeq	r0, r0, r4, lsl r0
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1fd8:	0800983e 	stmdaeq	r0, {r1, r2, r3, r4, r5, fp, ip, pc}
    1fdc:	00000010 	andeq	r0, r0, r0, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1fe8:	0800984e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip, pc}
    1fec:	00000014 	andeq	r0, r0, r4, lsl r0
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    1ff8:	08009862 	stmdaeq	r0, {r1, r5, r6, fp, ip, pc}
    1ffc:	00000010 	andeq	r0, r0, r0, lsl r0
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2008:	08009872 	stmdaeq	r0, {r1, r4, r5, r6, fp, ip, pc}
    200c:	00000014 	andeq	r0, r0, r4, lsl r0
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2018:	08009886 	stmdaeq	r0, {r1, r2, r7, fp, ip, pc}
    201c:	00000010 	andeq	r0, r0, r0, lsl r0
    2020:	0000000c 	andeq	r0, r0, ip
    2024:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2028:	08009896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip, pc}
    202c:	00000010 	andeq	r0, r0, r0, lsl r0
    2030:	0000000c 	andeq	r0, r0, ip
    2034:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2038:	080098a6 	stmdaeq	r0, {r1, r2, r5, r7, fp, ip, pc}
    203c:	00000010 	andeq	r0, r0, r0, lsl r0
    2040:	0000000c 	andeq	r0, r0, ip
    2044:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2048:	080098b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, fp, ip, pc}
    204c:	00000010 	andeq	r0, r0, r0, lsl r0
    2050:	0000000c 	andeq	r0, r0, ip
    2054:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2058:	080098c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip, pc}
    205c:	00000010 	andeq	r0, r0, r0, lsl r0
    2060:	0000000c 	andeq	r0, r0, ip
    2064:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2068:	080098d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip, pc}
    206c:	00000010 	andeq	r0, r0, r0, lsl r0
    2070:	0000000c 	andeq	r0, r0, ip
    2074:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2078:	080098e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip, pc}
    207c:	00000014 	andeq	r0, r0, r4, lsl r0
    2080:	0000000c 	andeq	r0, r0, ip
    2084:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2088:	080098fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip, pc}
    208c:	00000014 	andeq	r0, r0, r4, lsl r0
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2098:	0800990e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip, pc}
    209c:	00000014 	andeq	r0, r0, r4, lsl r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    20a8:	08009922 	stmdaeq	r0, {r1, r5, r8, fp, ip, pc}
    20ac:	00000014 	andeq	r0, r0, r4, lsl r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    20b8:	08009936 	stmdaeq	r0, {r1, r2, r4, r5, r8, fp, ip, pc}
    20bc:	00000014 	andeq	r0, r0, r4, lsl r0
    20c0:	00000014 	andeq	r0, r0, r4, lsl r0
    20c4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    20c8:	0800994a 	stmdaeq	r0, {r1, r3, r6, r8, fp, ip, pc}
    20cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    20d0:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    20d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    20d8:	00000014 	andeq	r0, r0, r4, lsl r0
    20dc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    20e0:	08009966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, ip, pc}
    20e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    20e8:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    20ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    20f0:	00000014 	andeq	r0, r0, r4, lsl r0
    20f4:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    20f8:	08009982 	stmdaeq	r0, {r1, r7, r8, fp, ip, pc}
    20fc:	00000044 	andeq	r0, r0, r4, asr #32
    2100:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    2104:	00018e02 	andeq	r8, r1, r2, lsl #28
    2108:	0000000c 	andeq	r0, r0, ip
    210c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2110:	080099c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp, ip, pc}
    2114:	00000018 	andeq	r0, r0, r8, lsl r0
    2118:	0000000c 	andeq	r0, r0, ip
    211c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2120:	080099de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, fp, ip, pc}
    2124:	00000018 	andeq	r0, r0, r8, lsl r0
    2128:	0000000c 	andeq	r0, r0, ip
    212c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2130:	080099f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, fp, ip, pc}
    2134:	00000018 	andeq	r0, r0, r8, lsl r0
    2138:	0000000c 	andeq	r0, r0, ip
    213c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2140:	08009a0e 	stmdaeq	r0, {r1, r2, r3, r9, fp, ip, pc}
    2144:	00000016 	andeq	r0, r0, r6, lsl r0
    2148:	0000000c 	andeq	r0, r0, ip
    214c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2150:	08009a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, pc}
    2154:	00000016 	andeq	r0, r0, r6, lsl r0
    2158:	0000000c 	andeq	r0, r0, ip
    215c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2160:	08009a3a 	stmdaeq	r0, {r1, r3, r4, r5, r9, fp, ip, pc}
    2164:	00000016 	andeq	r0, r0, r6, lsl r0
    2168:	0000000c 	andeq	r0, r0, ip
    216c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2170:	08009a50 	stmdaeq	r0, {r4, r6, r9, fp, ip, pc}
    2174:	00000016 	andeq	r0, r0, r6, lsl r0
    2178:	0000000c 	andeq	r0, r0, ip
    217c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2180:	08009a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, ip, pc}
    2184:	00000004 	andeq	r0, r0, r4
    2188:	0000000c 	andeq	r0, r0, ip
    218c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2190:	08009a6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, fp, ip, pc}
    2194:	00000004 	andeq	r0, r0, r4
    2198:	0000000c 	andeq	r0, r0, ip
    219c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21a0:	08009a6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, fp, ip, pc}
    21a4:	00000004 	andeq	r0, r0, r4
    21a8:	0000000c 	andeq	r0, r0, ip
    21ac:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21b0:	08009a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, pc}
    21b4:	00000004 	andeq	r0, r0, r4
    21b8:	0000000c 	andeq	r0, r0, ip
    21bc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21c0:	08009a76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, fp, ip, pc}
    21c4:	00000004 	andeq	r0, r0, r4
    21c8:	0000000c 	andeq	r0, r0, ip
    21cc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21d0:	08009a7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, fp, ip, pc}
    21d4:	00000006 	andeq	r0, r0, r6
    21d8:	0000000c 	andeq	r0, r0, ip
    21dc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21e0:	08009a80 	stmdaeq	r0, {r7, r9, fp, ip, pc}
    21e4:	00000016 	andeq	r0, r0, r6, lsl r0
    21e8:	0000000c 	andeq	r0, r0, ip
    21ec:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    21f0:	08009a96 	stmdaeq	r0, {r1, r2, r4, r7, r9, fp, ip, pc}
    21f4:	0000001a 	andeq	r0, r0, sl, lsl r0
    21f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    21fc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2200:	08009ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp, ip, pc}
    2204:	0000006e 	andeq	r0, r0, lr, rrx
    2208:	83180e41 	tsthi	r8, #1040	; 0x410
    220c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2210:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2214:	00018e02 	andeq	r8, r1, r2, lsl #28
    2218:	0000000c 	andeq	r0, r0, ip
    221c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2220:	08009b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    2224:	00000016 	andeq	r0, r0, r6, lsl r0
    2228:	0000000c 	andeq	r0, r0, ip
    222c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2230:	08009b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip, pc}
    2234:	0000001a 	andeq	r0, r0, sl, lsl r0
    2238:	0000001c 	andeq	r0, r0, ip, lsl r0
    223c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2240:	08009b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp, ip, pc}
    2244:	000000b4 	strheq	r0, [r0], -r4
    2248:	83180e41 	tsthi	r8, #1040	; 0x410
    224c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2250:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2254:	00018e02 	andeq	r8, r1, r2, lsl #28
    2258:	0000000c 	andeq	r0, r0, ip
    225c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2260:	08009c02 	stmdaeq	r0, {r1, sl, fp, ip, pc}
    2264:	00000010 	andeq	r0, r0, r0, lsl r0
    2268:	0000000c 	andeq	r0, r0, ip
    226c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2270:	08009c12 	stmdaeq	r0, {r1, r4, sl, fp, ip, pc}
    2274:	00000006 	andeq	r0, r0, r6
    2278:	0000000c 	andeq	r0, r0, ip
    227c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2280:	08009c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, pc}
    2284:	00000006 	andeq	r0, r0, r6
    2288:	0000000c 	andeq	r0, r0, ip
    228c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2290:	08009c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp, ip, pc}
    2294:	00000006 	andeq	r0, r0, r6
    2298:	0000000c 	andeq	r0, r0, ip
    229c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22a0:	08009c24 	stmdaeq	r0, {r2, r5, sl, fp, ip, pc}
    22a4:	00000008 	andeq	r0, r0, r8
    22a8:	0000000c 	andeq	r0, r0, ip
    22ac:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22b0:	08009c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, pc}
    22b4:	00000006 	andeq	r0, r0, r6
    22b8:	0000000c 	andeq	r0, r0, ip
    22bc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22c0:	08009c32 	stmdaeq	r0, {r1, r4, r5, sl, fp, ip, pc}
    22c4:	00000006 	andeq	r0, r0, r6
    22c8:	0000000c 	andeq	r0, r0, ip
    22cc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22d0:	08009c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, pc}
    22d4:	0000000c 	andeq	r0, r0, ip
    22d8:	0000000c 	andeq	r0, r0, ip
    22dc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22e0:	08009c44 	stmdaeq	r0, {r2, r6, sl, fp, ip, pc}
    22e4:	00000008 	andeq	r0, r0, r8
    22e8:	0000000c 	andeq	r0, r0, ip
    22ec:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    22f0:	08009c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, ip, pc}
    22f4:	00000016 	andeq	r0, r0, r6, lsl r0
    22f8:	0000000c 	andeq	r0, r0, ip
    22fc:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    2300:	08009c62 	stmdaeq	r0, {r1, r5, r6, sl, fp, ip, pc}
    2304:	00000008 	andeq	r0, r0, r8
    2308:	0000000c 	andeq	r0, r0, ip
    230c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2310:	7c020001 	stcvc	0, cr0, [r2], {1}
    2314:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2318:	00000014 	andeq	r0, r0, r4, lsl r0
    231c:	00002308 	andeq	r2, r0, r8, lsl #6
    2320:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
    2324:	00000094 	muleq	r0, r4, r0
    2328:	83080e41 	movwhi	r0, #36417	; 0x8e41
    232c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2330:	00000018 	andeq	r0, r0, r8, lsl r0
    2334:	00002308 	andeq	r2, r0, r8, lsl #6
    2338:	08009d00 	stmdaeq	r0, {r8, sl, fp, ip, pc}
    233c:	00000088 	andeq	r0, r0, r8, lsl #1
    2340:	840c0e47 	strhi	r0, [ip], #-3655	; 0xe47
    2344:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    2348:	280e5601 	stmdacs	lr, {r0, r9, sl, ip, lr}
    234c:	0000000c 	andeq	r0, r0, ip
    2350:	00002308 	andeq	r2, r0, r8, lsl #6
    2354:	08009d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, pc}
    2358:	00000016 	andeq	r0, r0, r6, lsl r0
    235c:	00000014 	andeq	r0, r0, r4, lsl r0
    2360:	00002308 	andeq	r2, r0, r8, lsl #6
    2364:	08009d9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, fp, ip, pc}
    2368:	00000020 	andeq	r0, r0, r0, lsr #32
    236c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2370:	00018e02 	andeq	r8, r1, r2, lsl #28
    2374:	0000000c 	andeq	r0, r0, ip
    2378:	00002308 	andeq	r2, r0, r8, lsl #6
    237c:	08009dbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, pc}
    2380:	0000000c 	andeq	r0, r0, ip
    2384:	0000000c 	andeq	r0, r0, ip
    2388:	00002308 	andeq	r2, r0, r8, lsl #6
    238c:	08009dca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, fp, ip, pc}
    2390:	00000018 	andeq	r0, r0, r8, lsl r0
    2394:	00000014 	andeq	r0, r0, r4, lsl r0
    2398:	00002308 	andeq	r2, r0, r8, lsl #6
    239c:	08009de2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, fp, ip, pc}
    23a0:	00000030 	andeq	r0, r0, r0, lsr r0
    23a4:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    23a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    23ac:	0000000c 	andeq	r0, r0, ip
    23b0:	00002308 	andeq	r2, r0, r8, lsl #6
    23b4:	08009e12 	stmdaeq	r0, {r1, r4, r9, sl, fp, ip, pc}
    23b8:	00000012 	andeq	r0, r0, r2, lsl r0
    23bc:	0000000c 	andeq	r0, r0, ip
    23c0:	00002308 	andeq	r2, r0, r8, lsl #6
    23c4:	08009e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, ip, pc}
    23c8:	00000016 	andeq	r0, r0, r6, lsl r0
    23cc:	0000000c 	andeq	r0, r0, ip
    23d0:	00002308 	andeq	r2, r0, r8, lsl #6
    23d4:	08009e3a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, fp, ip, pc}
    23d8:	00000016 	andeq	r0, r0, r6, lsl r0
    23dc:	0000000c 	andeq	r0, r0, ip
    23e0:	00002308 	andeq	r2, r0, r8, lsl #6
    23e4:	08009e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, pc}
    23e8:	00000018 	andeq	r0, r0, r8, lsl r0
    23ec:	0000000c 	andeq	r0, r0, ip
    23f0:	00002308 	andeq	r2, r0, r8, lsl #6
    23f4:	08009e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, ip, pc}
    23f8:	00000016 	andeq	r0, r0, r6, lsl r0
    23fc:	0000000c 	andeq	r0, r0, ip
    2400:	00002308 	andeq	r2, r0, r8, lsl #6
    2404:	08009e7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
    2408:	00000018 	andeq	r0, r0, r8, lsl r0
    240c:	0000000c 	andeq	r0, r0, ip
    2410:	00002308 	andeq	r2, r0, r8, lsl #6
    2414:	08009e96 	stmdaeq	r0, {r1, r2, r4, r7, r9, sl, fp, ip, pc}
    2418:	00000008 	andeq	r0, r0, r8
    241c:	0000000c 	andeq	r0, r0, ip
    2420:	00002308 	andeq	r2, r0, r8, lsl #6
    2424:	08009e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp, ip, pc}
    2428:	00000008 	andeq	r0, r0, r8
    242c:	0000000c 	andeq	r0, r0, ip
    2430:	00002308 	andeq	r2, r0, r8, lsl #6
    2434:	08009ea6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, fp, ip, pc}
    2438:	0000000c 	andeq	r0, r0, ip
    243c:	0000000c 	andeq	r0, r0, ip
    2440:	00002308 	andeq	r2, r0, r8, lsl #6
    2444:	08009eb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp, ip, pc}
    2448:	00000012 	andeq	r0, r0, r2, lsl r0
    244c:	0000000c 	andeq	r0, r0, ip
    2450:	00002308 	andeq	r2, r0, r8, lsl #6
    2454:	08009ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip, pc}
    2458:	00000012 	andeq	r0, r0, r2, lsl r0
    245c:	0000000c 	andeq	r0, r0, ip
    2460:	00002308 	andeq	r2, r0, r8, lsl #6
    2464:	08009ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, pc}
    2468:	00000018 	andeq	r0, r0, r8, lsl r0
    246c:	0000000c 	andeq	r0, r0, ip
    2470:	00002308 	andeq	r2, r0, r8, lsl #6
    2474:	08009eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, pc}
    2478:	00000018 	andeq	r0, r0, r8, lsl r0
    247c:	0000000c 	andeq	r0, r0, ip
    2480:	00002308 	andeq	r2, r0, r8, lsl #6
    2484:	08009f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, pc}
    2488:	00000018 	andeq	r0, r0, r8, lsl r0
    248c:	0000000c 	andeq	r0, r0, ip
    2490:	00002308 	andeq	r2, r0, r8, lsl #6
    2494:	08009f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip, pc}
    2498:	00000016 	andeq	r0, r0, r6, lsl r0
    249c:	0000000c 	andeq	r0, r0, ip
    24a0:	00002308 	andeq	r2, r0, r8, lsl #6
    24a4:	08009f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip, pc}
    24a8:	00000018 	andeq	r0, r0, r8, lsl r0
    24ac:	0000000c 	andeq	r0, r0, ip
    24b0:	00002308 	andeq	r2, r0, r8, lsl #6
    24b4:	08009f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip, pc}
    24b8:	0000000c 	andeq	r0, r0, ip
    24bc:	0000000c 	andeq	r0, r0, ip
    24c0:	00002308 	andeq	r2, r0, r8, lsl #6
    24c4:	08009f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, ip, pc}
    24c8:	00000008 	andeq	r0, r0, r8
    24cc:	00000014 	andeq	r0, r0, r4, lsl r0
    24d0:	00002308 	andeq	r2, r0, r8, lsl #6
    24d4:	08009f60 	stmdaeq	r0, {r5, r6, r8, r9, sl, fp, ip, pc}
    24d8:	00000040 	andeq	r0, r0, r0, asr #32
    24dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    24e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    24e4:	0000000c 	andeq	r0, r0, ip
    24e8:	00002308 	andeq	r2, r0, r8, lsl #6
    24ec:	08009fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, pc}
    24f0:	0000000e 	andeq	r0, r0, lr
    24f4:	0000000c 	andeq	r0, r0, ip
    24f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    24fc:	7c020001 	stcvc	0, cr0, [r2], {1}
    2500:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2504:	00000018 	andeq	r0, r0, r8, lsl r0
    2508:	000024f4 	strdeq	r2, [r0], -r4
    250c:	0800a020 	stmdaeq	r0, {r5, sp, pc}
    2510:	00000050 	andeq	r0, r0, r0, asr r0
    2514:	000d0941 	andeq	r0, sp, r1, asr #18
    2518:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    251c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2520:	0000000c 	andeq	r0, r0, ip
    2524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2528:	7c020001 	stcvc	0, cr0, [r2], {1}
    252c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2530:	0000001c 	andeq	r0, r0, ip, lsl r0
    2534:	00002520 	andeq	r2, r0, r0, lsr #10
    2538:	0800b070 	stmdaeq	r0, {r4, r5, r6, ip, sp, pc}
    253c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2540:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2544:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2548:	45018e02 	strmi	r8, [r1, #-3586]	; 0xe02
    254c:	0000280e 	andeq	r2, r0, lr, lsl #16
    2550:	0000000c 	andeq	r0, r0, ip
    2554:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2558:	7c020001 	stcvc	0, cr0, [r2], {1}
    255c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2560:	0000001c 	andeq	r0, r0, ip, lsl r0
    2564:	00002550 	andeq	r2, r0, r0, asr r5
    2568:	0800b0fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip, sp, pc}
    256c:	0000009c 	muleq	r0, ip, r0
    2570:	83180e41 	tsthi	r8, #1040	; 0x410
    2574:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2578:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    257c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2580:	0000000c 	andeq	r0, r0, ip
    2584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2588:	7c020001 	stcvc	0, cr0, [r2], {1}
    258c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2590:	0000001c 	andeq	r0, r0, ip, lsl r0
    2594:	00002580 	andeq	r2, r0, r0, lsl #11
    2598:	0800b198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp, pc}
    259c:	00000094 	muleq	r0, r4, r0
    25a0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    25a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    25a8:	45018e02 	strmi	r8, [r1, #-3586]	; 0xe02
    25ac:	0000280e 	andeq	r2, r0, lr, lsl #16
    25b0:	0000000c 	andeq	r0, r0, ip
    25b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    25b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    25bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    25c0:	0000000c 	andeq	r0, r0, ip
    25c4:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    25c8:	0800b22c 	stmdaeq	r0, {r2, r3, r5, r9, ip, sp, pc}
    25cc:	00000004 	andeq	r0, r0, r4
    25d0:	0000000c 	andeq	r0, r0, ip
    25d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    25d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    25dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    25e0:	00000024 	andeq	r0, r0, r4, lsr #32
    25e4:	000025d0 	ldrdeq	r2, [r0], -r0
    25e8:	0800b230 	stmdaeq	r0, {r4, r5, r9, ip, sp, pc}
    25ec:	000000ac 	andeq	r0, r0, ip, lsr #1
    25f0:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
    25f4:	86078508 	strhi	r8, [r7], -r8, lsl #10
    25f8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    25fc:	8a038904 	bhi	e4a14 <__Stack_Size+0xe4614>
    2600:	41018e02 	tstmi	r1, r2, lsl #28
    2604:	0000480e 	andeq	r4, r0, lr, lsl #16
    2608:	0000000c 	andeq	r0, r0, ip
    260c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2610:	7c020001 	stcvc	0, cr0, [r2], {1}
    2614:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2618:	00000024 	andeq	r0, r0, r4, lsr #32
    261c:	00002608 	andeq	r2, r0, r8, lsl #12
    2620:	0800b2e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp, pc}
    2624:	000001ec 	andeq	r0, r0, ip, ror #3
    2628:	84200e42 	strthi	r0, [r0], #-3650	; 0xe42
    262c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    2630:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    2634:	8a038904 	bhi	e4a4c <__Stack_Size+0xe464c>
    2638:	4b018e02 	blmi	65e48 <__Stack_Size+0x65a48>
    263c:	0000280e 	andeq	r2, r0, lr, lsl #16
    2640:	0000000c 	andeq	r0, r0, ip
    2644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2648:	7c020001 	stcvc	0, cr0, [r2], {1}
    264c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2650:	00000024 	andeq	r0, r0, r4, lsr #32
    2654:	00002640 	andeq	r2, r0, r0, asr #12
    2658:	0800b4d0 	stmdaeq	r0, {r4, r6, r7, sl, ip, sp, pc}
    265c:	0000043c 	andeq	r0, r0, ip, lsr r4
    2660:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
    2664:	86088509 	strhi	r8, [r8], -r9, lsl #10
    2668:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    266c:	8a048905 	bhi	124a88 <__Stack_Size+0x124688>
    2670:	8e028b03 	vmlahi.f64	d8, d2, d3
    2674:	680e4501 	stmdavs	lr, {r0, r8, sl, lr}
    2678:	0000000c 	andeq	r0, r0, ip
    267c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2680:	7c020001 	stcvc	0, cr0, [r2], {1}
    2684:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2688:	00000020 	andeq	r0, r0, r0, lsr #32
    268c:	00002678 	andeq	r2, r0, r8, ror r6
    2690:	0800b910 	stmdaeq	r0, {r4, r8, fp, ip, sp, pc}
    2694:	00000180 	andeq	r0, r0, r0, lsl #3
    2698:	83200e44 	teqhi	r0, #68, 28	; 0x440
    269c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    26a0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    26a4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    26a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    26ac:	0000000c 	andeq	r0, r0, ip
    26b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    26b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    26b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    26bc:	00000024 	andeq	r0, r0, r4, lsr #32
    26c0:	000026ac 	andeq	r2, r0, ip, lsr #13
    26c4:	0800ba90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp, pc}
    26c8:	00000248 	andeq	r0, r0, r8, asr #4
    26cc:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
    26d0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    26d4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    26d8:	8a048905 	bhi	124af4 <__Stack_Size+0x1246f4>
    26dc:	8e028b03 	vmlahi.f64	d8, d2, d3
    26e0:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
    26e4:	0000000c 	andeq	r0, r0, ip
    26e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    26ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    26f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    26f4:	00000028 	andeq	r0, r0, r8, lsr #32
    26f8:	000026e4 	andeq	r2, r0, r4, ror #13
    26fc:	0800bcd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp, pc}
    2700:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    2704:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
    2708:	86088509 	strhi	r8, [r8], -r9, lsl #10
    270c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    2710:	8a048905 	bhi	124b2c <__Stack_Size+0x12472c>
    2714:	8e028b03 	vmlahi.f64	d8, d2, d3
    2718:	980e4901 	stmdals	lr, {r0, r8, fp, lr}
    271c:	00000005 	andeq	r0, r0, r5
    2720:	0000000c 	andeq	r0, r0, ip
    2724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2728:	7c020001 	stcvc	0, cr0, [r2], {1}
    272c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2730:	00000024 	andeq	r0, r0, r4, lsr #32
    2734:	00002720 	andeq	r2, r0, r0, lsr #14
    2738:	0800c498 	stmdaeq	r0, {r3, r4, r7, sl, lr, pc}
    273c:	0000016c 	andeq	r0, r0, ip, ror #2
    2740:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
    2744:	86088509 	strhi	r8, [r8], -r9, lsl #10
    2748:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    274c:	8a048905 	bhi	124b68 <__Stack_Size+0x124768>
    2750:	8e028b03 	vmlahi.f64	d8, d2, d3
    2754:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
    2758:	0000000c 	andeq	r0, r0, ip
    275c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2760:	7c020001 	stcvc	0, cr0, [r2], {1}
    2764:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2768:	00000024 	andeq	r0, r0, r4, lsr #32
    276c:	00002758 	andeq	r2, r0, r8, asr r7
    2770:	0800c608 	stmdaeq	r0, {r3, r9, sl, lr, pc}
    2774:	00000350 	andeq	r0, r0, r0, asr r3
    2778:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
    277c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    2780:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    2784:	8a048905 	bhi	124ba0 <__Stack_Size+0x1247a0>
    2788:	8e028b03 	vmlahi.f64	d8, d2, d3
    278c:	300e4501 	andcc	r4, lr, r1, lsl #10
    2790:	0000000c 	andeq	r0, r0, ip
    2794:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2798:	7c020001 	stcvc	0, cr0, [r2], {1}
    279c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    27a0:	0000000c 	andeq	r0, r0, ip
    27a4:	00002790 	muleq	r0, r0, r7
    27a8:	0800c958 	stmdaeq	r0, {r3, r4, r6, r8, fp, lr, pc}
    27ac:	00000006 	andeq	r0, r0, r6
    27b0:	0000000c 	andeq	r0, r0, ip
    27b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    27b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    27bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    27c0:	00000024 	andeq	r0, r0, r4, lsr #32
    27c4:	000027b0 			; <UNDEFINED> instruction: 0x000027b0
    27c8:	0800c960 	stmdaeq	r0, {r5, r6, r8, fp, lr, pc}
    27cc:	00000120 	andeq	r0, r0, r0, lsr #2
    27d0:	83280e42 	teqhi	r8, #1056	; 0x420
    27d4:	8509840a 	strhi	r8, [r9, #-1034]	; 0x40a
    27d8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
    27dc:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
    27e0:	8b038a04 	blhi	e4ff8 <__Stack_Size+0xe4bf8>
    27e4:	00018e02 	andeq	r8, r1, r2, lsl #28
    27e8:	0000000c 	andeq	r0, r0, ip
    27ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    27f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    27f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    27f8:	00000014 	andeq	r0, r0, r4, lsl r0
    27fc:	000027e8 	andeq	r2, r0, r8, ror #15
    2800:	0800ca80 	stmdaeq	r0, {r7, r9, fp, lr, pc}
    2804:	00000050 	andeq	r0, r0, r0, asr r0
    2808:	84040e43 	strhi	r0, [r4], #-3651	; 0xe43
    280c:	00000001 	andeq	r0, r0, r1
    2810:	0000000c 	andeq	r0, r0, ip
    2814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2818:	7c020001 	stcvc	0, cr0, [r2], {1}
    281c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2820:	0000000c 	andeq	r0, r0, ip
    2824:	00002810 	andeq	r2, r0, r0, lsl r8
    2828:	0800cad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, lr, pc}
    282c:	00000004 	andeq	r0, r0, r4
    2830:	0000000c 	andeq	r0, r0, ip
    2834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2838:	7c020001 	stcvc	0, cr0, [r2], {1}
    283c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2840:	0000001c 	andeq	r0, r0, ip, lsl r0
    2844:	00002830 	andeq	r2, r0, r0, lsr r8
    2848:	0800cad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, lr, pc}
    284c:	000000fc 	strdeq	r0, [r0], -ip
    2850:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xe44
    2854:	86058506 	strhi	r8, [r5], -r6, lsl #10
    2858:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    285c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2860:	0000000c 	andeq	r0, r0, ip
    2864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2868:	7c020001 	stcvc	0, cr0, [r2], {1}
    286c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2870:	00000014 	andeq	r0, r0, r4, lsl r0
    2874:	00002860 	andeq	r2, r0, r0, ror #16
    2878:	0800cbd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp, lr, pc}
    287c:	00000012 	andeq	r0, r0, r2, lsl r0
    2880:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2884:	00018502 	andeq	r8, r1, r2, lsl #10
    2888:	0000000c 	andeq	r0, r0, ip
    288c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2890:	7c020001 	stcvc	0, cr0, [r2], {1}
    2894:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2898:	0000000c 	andeq	r0, r0, ip
    289c:	00002888 	andeq	r2, r0, r8, lsl #17
    28a0:	0800cbec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, lr, pc}
    28a4:	0000000c 	andeq	r0, r0, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	41526854 	cmpmi	r2, r4, asr r8
       4:	50006d72 	andpl	r6, r0, r2, ror sp
       8:	525f6c65 	subspl	r6, pc, #25856	; 0x6500
       c:	505f746f 	subspl	r7, pc, pc, ror #8
      10:	65446569 	strbvs	r6, [r4, #-1385]	; 0x569
      14:	72545f72 	subsvc	r5, r4, #456	; 0x1c8
      18:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
      1c:	52495f43 	subpl	r5, r9, #268	; 0x10c
      20:	61684351 	cmnvs	r8, r1, asr r3
      24:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
      28:	31687400 	cmncc	r8, r0, lsl #8
      2c:	54006432 	strpl	r6, [r0], #-1074	; 0x432
      30:	435f4d49 	cmpmi	pc, #4672	; 0x1240
      34:	7300646d 	movwvc	r6, #1133	; 0x46d
      38:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
      3c:	00657079 	rsbeq	r7, r5, r9, ror r0
      40:	5f414c72 	svcpl	0x00414c72
      44:	70694852 	rsbvc	r4, r9, r2, asr r8
      48:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
      4c:	0031786e 	eorseq	r7, r1, lr, ror #16
      50:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
      54:	4145525f 	cmpmi	r5, pc, asr r2
      58:	52475f44 	subpl	r5, r7, #68, 30	; 0x110
      5c:	67004449 	strvs	r4, [r0, -r9, asr #8]
      60:	4c68745f 	cfstrdmi	mvd7, [r8], #-380	; 0xfffffe84
      64:	006d7241 	rsbeq	r7, sp, r1, asr #4
      68:	61565f67 	cmpvs	r6, r7, ror #30
      6c:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
      70:	465f315f 			; <UNDEFINED> instruction: 0x465f315f
      74:	4400746c 	strmi	r7, [r0], #-1132	; 0x46c
      78:	545f4c58 	ldrbpl	r4, [pc], #-3160	; 80 <_Minimum_Stack_Size-0x80>
      7c:	43555358 	cmpmi	r5, #88, 6	; 0x60000001
      80:	53534543 	cmppl	r3, #281018368	; 0x10c00000
      84:	4d584100 	ldfmie	f4, [r8, #-0]
      88:	5743435f 	smlsldpl	r4, r3, pc, r3	; <UNPREDICTABLE>
      8c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; ffffff18 <SCS_BASE+0x1fff1f18>
      90:	41494c50 	cmpmi	r9, r0, asr ip
      94:	5f45434e 	svcpl	0x0045434e
      98:	4752414d 	ldrbmi	r4, [r2, -sp, asr #2]
      9c:	67004e49 	strvs	r4, [r0, -r9, asr #28]
      a0:	5268745f 	rsbpl	r7, r8, #1593835520	; 0x5f000000
      a4:	006d7241 	rsbeq	r7, sp, r1, asr #4
      a8:	6b6e414c 	blvs	1b905e0 <__Stack_Size+0x1b901e0>
      ac:	525f656c 	subspl	r6, pc, #108, 10	; 0x1b000000
      b0:	69484c5f 	stmdbvs	r8, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
      b4:	00545f70 	subseq	r5, r4, r0, ror pc
      b8:	7069484c 	rsbvc	r4, r9, ip, asr #16
      bc:	68740058 	ldmdavs	r4!, {r3, r4, r6}^
      c0:	00643331 	rsbeq	r3, r4, r1, lsr r3
      c4:	7069484c 	rsbvc	r4, r9, ip, asr #16
      c8:	6544005a 	strbvs	r0, [r4, #-90]	; 0x5a
      cc:	61523267 	cmpvs	r2, r7, ror #4
      d0:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
      d4:	696e4973 	stmdbvs	lr!, {r0, r1, r4, r5, r6, r8, fp, lr}^
      d8:	68540074 	ldmdavs	r4, {r2, r4, r5, r6}^
      dc:	6d72414c 	ldfvse	f4, [r2, #-304]!	; 0xfffffed0
      e0:	72654300 	rsbvc	r4, r5, #0, 6
      e4:	6f43006f 	svcvs	0x0043006f
      e8:	00303173 	eorseq	r3, r0, r3, ror r1
      ec:	68745f63 	ldmdavs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
      f0:	31687400 	cmncc	r8, r0, lsl #8
      f4:	695f6432 	ldmdbvs	pc, {r1, r4, r5, sl, sp, lr}^	; <UNPREDICTABLE>
      f8:	4300746e 	movwmi	r7, #1134	; 0x46e
      fc:	0039736f 	eorseq	r7, r9, pc, ror #6
     100:	34316874 	ldrtcc	r6, [r1], #-2164	; 0x874
     104:	61560064 	cmpvs	r6, r4, rrx
     108:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
     10c:	746c465f 	strbtvc	r4, [ip], #-1631	; 0x65f
     110:	4d584100 	ldfmie	f4, [r8, #-0]
     114:	4e55505f 	mrcmi	0, 2, r5, cr5, cr15, {2}
     118:	485f4843 	ldmdami	pc, {r0, r1, r6, fp, lr}^	; <UNPREDICTABLE>
     11c:	31687400 	cmncc	r8, r0, lsl #8
     120:	64006438 	strvs	r6, [r0], #-1080	; 0x438
     124:	735f6c78 	cmpvc	pc, #120, 24	; 0x7800
     128:	745f7465 	ldrbvc	r7, [pc], #-1125	; 130 <_Minimum_Stack_Size+0x30>
     12c:	63617078 	cmnvs	r1, #120	; 0x78
     130:	5f74656b 	svcpl	0x0074656b
     134:	4d006469 	cfstrsmi	mvf6, [r0, #-420]	; 0xfffffe5c
     138:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
     13c:	72654461 	rsbvc	r4, r5, #1627389952	; 0x61000000
     140:	61686365 	cmnvs	r8, r5, ror #6
     144:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     148:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     14c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     150:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
     154:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     158:	0074696e 	rsbseq	r6, r4, lr, ror #18
     15c:	6c636943 	stclvs	9, cr6, [r3], #-268	; 0xfffffef4
     160:	6164696f 	cmnvs	r4, pc, ror #18
     164:	00325f6c 	eorseq	r5, r2, ip, ror #30
     168:	65766f4d 	ldrbvs	r6, [r6, #-3917]!	; 0xf4d
     16c:	546d7241 	strbtpl	r7, [sp], #-577	; 0x241
     170:	00656d69 	rsbeq	r6, r5, r9, ror #26
     174:	5f4d5841 	svcpl	0x004d5841
     178:	53455250 	movtpl	r5, #21072	; 0x5250
     17c:	5f544e45 	svcpl	0x00544e45
     180:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
     184:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
     188:	4100485f 	tstmi	r0, pc, asr r8
     18c:	525f4d58 	subspl	r4, pc, #88, 26	; 0x1600
     190:	53494745 	movtpl	r4, #38725	; 0x9745
     194:	45524554 	ldrbmi	r4, [r2, #-1364]	; 0x554
     198:	4e495f44 	cdpmi	15, 4, cr5, cr9, cr4, {2}
     19c:	55525453 	ldrbpl	r5, [r2, #-1107]	; 0x453
     1a0:	4f495443 	svcmi	0x00495443
     1a4:	4e49004e 	cdpmi	0, 4, cr0, cr9, cr14, {2}
     1a8:	525f5453 	subspl	r5, pc, #1392508928	; 0x53000000
     1ac:	535f5741 	cmppl	pc, #17039360	; 0x1040000
     1b0:	4c504d41 	mrrcmi	13, 4, r4, r0, cr1
     1b4:	4d440045 	stclmi	0, cr0, [r4, #-276]	; 0xfffffeec
     1b8:	41005241 	tstmi	r0, r1, asr #4
     1bc:	505f4d58 	subspl	r4, pc, r8, asr sp	; <UNPREDICTABLE>
     1c0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     1c4:	505f544e 	subspl	r5, pc, lr, asr #8
     1c8:	5449534f 	strbpl	r5, [r9], #-847	; 0x34f
     1cc:	5f4e4f49 	svcpl	0x004e4f49
     1d0:	5f67004c 	svcpl	0x0067004c
     1d4:	6f505f50 	svcvs	0x00505f50
     1d8:	6e530073 	mrcvs	0, 2, r0, cr3, cr3, {3}
     1dc:	6d725064 	ldclvs	0, cr5, [r2, #-400]!	; 0xfffffe70
     1e0:	61760073 	cmnvs	r6, r3, ror r0
     1e4:	5200316c 	andpl	r3, r0, #108, 2
     1e8:	546c6165 	strbtpl	r6, [ip], #-357	; 0x165
     1ec:	67654c68 	strbvs	r4, [r5, -r8, ror #24]!
     1f0:	31687400 	cmncc	r8, r0, lsl #8
     1f4:	44006435 	strmi	r6, [r0], #-1077	; 0x435
     1f8:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
     1fc:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
     200:	69485200 	stmdbvs	r8, {r9, ip, lr}^
     204:	52005870 	andpl	r5, r0, #112, 16	; 0x700000
     208:	59706948 	ldmdbpl	r0!, {r3, r6, r8, fp, sp, lr}^
     20c:	69485200 	stmdbvs	r8, {r9, ip, lr}^
     210:	50005a70 	andpl	r5, r0, r0, ror sl
     214:	7a496569 	bvc	12597c0 <__Stack_Size+0x12593c0>
     218:	6f525f71 	svcvs	0x00525f71
     21c:	65505f74 	ldrbvs	r5, [r0, #-3956]	; 0xf74
     220:	00415f6c 	subeq	r5, r1, ip, ror #30
     224:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     228:	4d41535f 	stclmi	3, cr5, [r1, #-380]	; 0xfffffe84
     22c:	5f454c50 	svcpl	0x00454c50
     230:	54534146 	ldrbpl	r4, [r3], #-326	; 0x146
     234:	52434300 	subpl	r4, r3, #0, 6
     238:	43430031 	movtmi	r0, #12337	; 0x3031
     23c:	43003252 	movwmi	r3, #594	; 0x252
     240:	00335243 	eorseq	r5, r3, r3, asr #4
     244:	34524343 	ldrbcc	r4, [r2], #-835	; 0x343
     248:	755f5f00 	ldrbvc	r5, [pc, #-3840]	; fffff350 <SCS_BASE+0x1fff1350>
     24c:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     250:	4400745f 	strmi	r7, [r0], #-1119	; 0x45f
     254:	425f4c58 	subsmi	r4, pc, #88, 24	; 0x5800
     258:	495f4441 	ldmdbmi	pc, {r0, r6, sl, lr}^	; <UNPREDICTABLE>
     25c:	0054534e 	subseq	r5, r4, lr, asr #6
     260:	5f4d5841 	svcpl	0x004d5841
     264:	55544552 	ldrbpl	r4, [r4, #-1362]	; 0x552
     268:	445f4e52 	ldrbmi	r4, [pc], #-3666	; 270 <_Minimum_Stack_Size+0x170>
     26c:	59414c45 	stmdbpl	r1, {r0, r2, r6, sl, fp, lr}^
     270:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     274:	4c720045 	ldclmi	0, cr0, [r2], #-276	; 0xfffffeec
     278:	65505f41 	ldrbvs	r5, [r0, #-3905]	; 0xf41
     27c:	7369766c 	cmnvc	r9, #108, 12	; 0x6c00000
     280:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     284:	52495f43 	subpl	r5, r9, #268	; 0x10c
     288:	61684351 	cmnvs	r8, r1, asr r3
     28c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     290:	00646d43 	rsbeq	r6, r4, r3, asr #26
     294:	5f4d4954 	svcpl	0x004d4954
     298:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     29c:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     2a0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     2a4:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     2a8:	68740065 	ldmdavs	r4!, {r0, r2, r5, r6}^
     2ac:	5f643131 	svcpl	0x00643131
     2b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     2b4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     2b8:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     2bc:	00736d61 	rsbseq	r6, r3, r1, ror #26
     2c0:	36316874 			; <UNDEFINED> instruction: 0x36316874
     2c4:	66460064 	strbvs	r0, [r6], -r4, rrx
     2c8:	4600785f 			; <UNDEFINED> instruction: 0x4600785f
     2cc:	00795f66 	rsbseq	r5, r9, r6, ror #30
     2d0:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xa43
     2d4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     2d8:	736f4a5c 	cmnvc	pc, #92, 20	; 0x5c000
     2dc:	69562065 	ldmdbvs	r6, {r0, r2, r5, r6, sp}^
     2e0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     2e4:	5f30305c 	svcpl	0x0030305c
     2e8:	6a6f7250 	bvs	1bdcc30 <__Stack_Size+0x1bdc830>
     2ec:	6f746365 	svcvs	0x00746365
     2f0:	4d435f73 	stclmi	15, cr5, [r3, #-460]	; 0xfffffe34
     2f4:	5c303335 	ldcpl	3, cr3, [r0], #-212	; 0xffffff2c
     2f8:	6e495f48 	cdpvs	15, 4, cr5, cr9, cr8, {2}
     2fc:	61726574 	cmnvs	r2, r4, ror r5
     300:	41007463 	tstmi	r0, r3, ror #8
     304:	505f4d58 	subspl	r4, pc, r8, asr sp	; <UNPREDICTABLE>
     308:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     30c:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
     310:	44454550 	strbmi	r4, [r5], #-1360	; 0x550
     314:	4100485f 	tstmi	r0, pc, asr r8
     318:	505f4d58 	subspl	r4, pc, r8, asr sp	; <UNPREDICTABLE>
     31c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     320:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
     324:	44454550 	strbmi	r4, [r5], #-1360	; 0x550
     328:	49004c5f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, fp, lr}
     32c:	5f54534e 	svcpl	0x0054534e
     330:	49544341 	ldmdbmi	r4, {r0, r6, r8, r9, lr}^
     334:	41004e4f 	tstmi	r0, pc, asr #28
     338:	435f4d58 	cmpmi	pc, #88, 26	; 0x1600
     33c:	4f435f57 	svcmi	0x00435f57
     340:	494c504d 	stmdbmi	ip, {r0, r2, r3, r6, ip, lr}^
     344:	45434e41 	strbmi	r4, [r3, #-3649]	; 0xe41
     348:	4f4c535f 	svcmi	0x004c535f
     34c:	52004550 	andpl	r4, r0, #80, 10	; 0x14000000
     350:	6c6b6e41 	stclvs	14, cr6, [fp], #-260	; 0xfffffefc
     354:	5f525f65 	svcpl	0x00525f65
     358:	70694852 	rsbvc	r4, r9, r2, asr r8
     35c:	5000545f 	andpl	r5, r0, pc, asr r4
     360:	00784c5f 	rsbseq	r4, r8, pc, asr ip
     364:	794c5f50 	stmdbvc	ip, {r4, r6, r8, r9, sl, fp, ip, lr}^
     368:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     36c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     370:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     374:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     378:	54657275 	strbtpl	r7, [r5], #-629	; 0x275
     37c:	00324d49 	eorseq	r4, r2, r9, asr #26
     380:	61565f67 	cmpvs	r6, r7, ror #30
     384:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
     388:	495f345f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     38c:	7300746e 	movwvc	r7, #1134	; 0x46e
     390:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
     394:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     398:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     39c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     3a0:	68740074 	ldmdavs	r4!, {r2, r4, r5, r6}^
     3a4:	00643731 	rsbeq	r3, r4, r1, lsr r7
     3a8:	5f4d5841 	svcpl	0x004d5841
     3ac:	53455250 	movtpl	r5, #21072	; 0x5250
     3b0:	5f544e45 	svcpl	0x00544e45
     3b4:	504d4554 	subpl	r4, sp, r4, asr r5
     3b8:	54415245 	strbpl	r5, [r1], #-581	; 0x245
     3bc:	00455255 	subeq	r5, r5, r5, asr r2
     3c0:	50435f69 	subpl	r5, r3, r9, ror #30
     3c4:	0068745f 	rsbeq	r7, r8, pc, asr r4
     3c8:	5f545f69 	svcpl	0x00545f69
     3cc:	49007364 	stmdbmi	r0, {r2, r5, r6, r8, r9, ip, sp, lr}
     3d0:	5f54534e 	svcpl	0x0054534e
     3d4:	49474944 	stmdbmi	r7, {r2, r6, r8, fp, lr}^
     3d8:	5f4c4154 	svcpl	0x004c4154
     3dc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     3e0:	5f720054 	svcpl	0x00720054
     3e4:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
     3e8:	5f317265 	svcpl	0x00317265
     3ec:	67004152 	smlsdvs	r0, r2, r1, r4
     3f0:	5f46525f 	svcpl	0x0046525f
     3f4:	0069724f 	rsbeq	r7, r9, pc, asr #4
     3f8:	68743252 	ldmdavs	r4!, {r1, r4, r6, r9, ip, sp}^
     3fc:	61435f73 	hvcvs	13811	; 0x35f3
     400:	49004464 	stmdbmi	r0, {r2, r5, r6, sl, lr}
     404:	5f54534e 	svcpl	0x0054534e
     408:	5f474552 	svcpl	0x00474552
     40c:	54495257 	strbpl	r5, [r9], #-599	; 0x257
     410:	32520045 	subscc	r0, r2, #69	; 0x45
     414:	5f736874 	svcpl	0x00736874
     418:	49646143 	stmdbmi	r4!, {r0, r1, r6, r8, sp, lr}^
     41c:	31757600 	cmncc	r5, r0, lsl #12
     420:	50430036 	subpl	r0, r3, r6, lsr r0
     424:	4600785f 			; <UNDEFINED> instruction: 0x4600785f
     428:	007a5f66 	rsbseq	r5, sl, r6, ror #30
     42c:	7a5f5043 	bvc	17d4540 <__Stack_Size+0x17d4140>
     430:	4d584100 	ldfmie	f4, [r8, #-0]
     434:	5743435f 	smlsldpl	r4, r3, pc, r3	; <UNPREDICTABLE>
     438:	474e415f 	smlsldmi	r4, lr, pc, r1	; <UNPREDICTABLE>
     43c:	4c5f454c 	cfldr64mi	mvdx4, [pc], {76}	; 0x4c
     440:	54494d49 	strbpl	r4, [r9], #-3401	; 0xd49
     444:	4100485f 	tstmi	r0, pc, asr r8
     448:	435f4d58 	cmpmi	pc, #88, 26	; 0x1600
     44c:	415f5743 	cmpmi	pc, r3, asr #14
     450:	454c474e 	strbmi	r4, [ip, #-1870]	; 0x74e
     454:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
     458:	4c5f5449 	cfldrdmi	mvd5, [pc], {73}	; 0x49
     45c:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     460:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
     464:	625f6574 	subsvs	r6, pc, #116, 10	; 0x1d000000
     468:	00657479 	rsbeq	r7, r5, r9, ror r4
     46c:	6e654372 	mcrvs	3, 3, r4, cr5, cr2, {3}
     470:	52726574 	rsbspl	r6, r2, #116, 10	; 0x1d000000
     474:	52720041 	rsbspl	r0, r2, #65	; 0x41
     478:	50706948 	rsbspl	r6, r0, r8, asr #18
     47c:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     480:	58410073 	stmdapl	r1, {r0, r1, r4, r5, r6}^
     484:	454c5f4d 	strbmi	r5, [ip, #-3917]	; 0xf4d
     488:	6c430044 	mcrrvs	0, 4, r0, r3, cr4
     48c:	00657661 	rsbeq	r7, r5, r1, ror #12
     490:	5f795f44 	svcpl	0x00795f44
     494:	6e727554 	mrcvs	5, 3, r7, cr2, cr4, {2}
     498:	6946665f 	stmdbvs	r6, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr}^
     49c:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     4a0:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     4a4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     4a8:	6f520066 	svcvs	0x00520066
     4ac:	6c655074 	stclvs	0, cr5, [r5], #-464	; 0xfffffe30
     4b0:	00736976 	rsbseq	r6, r3, r6, ror r9
     4b4:	5f434352 	svcpl	0x00434352
     4b8:	31425041 	cmpcc	r2, r1, asr #32
     4bc:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     4c0:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     4c4:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     4c8:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
     4cc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     4d0:	30444556 	subcc	r4, r4, r6, asr r5
     4d4:	53455200 	movtpl	r5, #20992	; 0x5200
     4d8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     4dc:	75003144 	strvc	r3, [r0, #-324]	; 0x144
     4e0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     4e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
     4e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     4ec:	53455200 	movtpl	r5, #20992	; 0x5200
     4f0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     4f4:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     4f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     4fc:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
     500:	53455200 	movtpl	r5, #20992	; 0x5200
     504:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     508:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     50c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     510:	36444556 			; <UNDEFINED> instruction: 0x36444556
     514:	53455200 	movtpl	r5, #20992	; 0x5200
     518:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     51c:	52003744 	andpl	r3, r0, #68, 14	; 0x1100000
     520:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     524:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     528:	53455200 	movtpl	r5, #20992	; 0x5200
     52c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     530:	69003944 	stmdbvs	r0, {r2, r6, r8, fp, ip, sp}
     534:	5f46445f 	svcpl	0x0046445f
     538:	00697370 	rsbeq	r7, r9, r0, ror r3
     53c:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     540:	4e49505f 	mcrmi	0, 2, r5, cr9, cr15, {2}
     544:	5f570047 	svcpl	0x00570047
     548:	5f746f52 	svcpl	0x00746f52
     54c:	49656950 	stmdbmi	r5!, {r4, r6, r8, fp, sp, lr}^
     550:	545f717a 	ldrbpl	r7, [pc], #-378	; 558 <__Stack_Size+0x158>
     554:	68740072 	ldmdavs	r4!, {r1, r4, r5, r6}^
     558:	5f643531 	svcpl	0x00643531
     55c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     560:	47736f63 	ldrbmi	r6, [r3, -r3, ror #30]!
     564:	5f464400 	svcpl	0x00464400
     568:	63694b78 	cmnvs	r9, #120, 22	; 0x1e000
     56c:	6c46006b 	mcrrvs	0, 6, r0, r6, cr11
     570:	4b5f6761 	blmi	17da2fc <__Stack_Size+0x17d9efc>
     574:	006b6369 	rsbeq	r6, fp, r9, ror #6
     578:	76616c63 	strbtvc	r6, [r1], -r3, ror #24
     57c:	484c0065 	stmdami	ip, {r0, r2, r5, r6}^
     580:	00597069 	subseq	r7, r9, r9, rrx
     584:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     588:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     58c:	43430032 	movtmi	r0, #12338	; 0x3032
     590:	0031524d 	eorseq	r5, r1, sp, asr #4
     594:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     598:	677a0032 			; <UNDEFINED> instruction: 0x677a0032
     59c:	78725f62 	ldmdavc	r2!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     5a0:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     5a4:	446d0061 	strbtmi	r0, [sp], #-97	; 0x61
     5a8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     5ac:	6e697300 	cdpvs	3, 6, cr7, cr9, cr0, {0}
     5b0:	5f570047 	svcpl	0x00570047
     5b4:	5f746f52 	svcpl	0x00746f52
     5b8:	44656950 	strbtmi	r6, [r5], #-2384	; 0x950
     5bc:	545f7265 	ldrbpl	r7, [pc], #-613	; 5c4 <__Stack_Size+0x1c4>
     5c0:	5f610072 	svcpl	0x00610072
     5c4:	6e6f5f6d 	cdpvs	15, 6, cr5, cr15, cr13, {3}
     5c8:	6e414c00 	cdpvs	12, 4, cr4, cr1, cr0, {0}
     5cc:	5f656c6b 	svcpl	0x00656c6b
     5d0:	484c5f52 	stmdami	ip, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     5d4:	4e007069 	cdpmi	0, 0, cr7, cr0, cr9, {3}
     5d8:	5f434956 	svcpl	0x00434956
     5dc:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     5e0:	6e6e6168 	powvsez	f6, f6, #0.0
     5e4:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
     5e8:	706d6565 	rsbvc	r6, sp, r5, ror #10
     5ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     5f0:	6f697250 	svcvs	0x00697250
     5f4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     5f8:	755f5f00 	ldrbvc	r5, [pc, #-3840]	; fffff700 <SCS_BASE+0x1fff1700>
     5fc:	31746e69 	cmncc	r4, r9, ror #28
     600:	00745f36 	rsbseq	r5, r4, r6, lsr pc
     604:	654c4449 	strbvs	r4, [ip, #-1097]	; 0x449
     608:	69740067 	ldmdbvs	r4!, {r0, r1, r2, r5, r6}^
     60c:	0072656d 	rsbseq	r6, r2, sp, ror #10
     610:	6f6c5f54 	svcvs	0x006c5f54
     614:	006c6163 	rsbeq	r6, ip, r3, ror #2
     618:	46525f67 	ldrbmi	r5, [r2], -r7, ror #30
     61c:	736f505f 	cmnvc	pc, #95	; 0x5f
     620:	72617600 	rsbvc	r7, r1, #0, 12
     624:	61760031 	cmnvs	r6, r1, lsr r0
     628:	76003272 			; <UNDEFINED> instruction: 0x76003272
     62c:	00337261 	eorseq	r7, r3, r1, ror #4
     630:	20554e47 	subscs	r4, r5, r7, asr #28
     634:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     638:	20342e38 	eorscs	r2, r4, r8, lsr lr
     63c:	34313032 	ldrtcc	r3, [r1], #-50	; 0x32
     640:	36323530 			; <UNDEFINED> instruction: 0x36323530
     644:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0x820
     648:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
     64c:	5b202965 	blpl	80abe8 <__Stack_Size+0x80a7e8>
     650:	2f4d5241 	svccs	0x004d5241
     654:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
     658:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
     65c:	385f342d 	ldmdacc	pc, {r0, r2, r3, r5, sl, ip, sp}^	; <UNPREDICTABLE>
     660:	6172622d 	cmnvs	r2, sp, lsr #4
     664:	2068636e 	rsbcs	r6, r8, lr, ror #6
     668:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     66c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     670:	31313220 	teqcc	r1, r0, lsr #4
     674:	5d383533 	cfldr32pl	mvfx3, [r8, #-204]!	; 0xffffff34
     678:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     67c:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     680:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
     684:	336d2d78 	cmncc	sp, #120, 26	; 0x1e00
     688:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xd20
     68c:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
     690:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
     694:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
     698:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
     69c:	6f6c666d 	svcvs	0x006c666d
     6a0:	612d7461 	teqvs	sp, r1, ror #8
     6a4:	733d6962 	teqvc	sp, #1605632	; 0x188000
     6a8:	2074666f 	rsbscs	r6, r4, pc, ror #12
     6ac:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     6b0:	2d20734f 	stccs	3, cr7, [r0, #-316]!	; 0xfffffec4
     6b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
     6b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
     6bc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
     6c0:	632d6f6e 	teqvs	sp, #440	; 0x1b8
     6c4:	6f6d6d6f 	svcvs	0x006d6d6f
     6c8:	6874006e 	ldmdavs	r4!, {r1, r2, r3, r5, r6}^
     6cc:	5f643431 	svcpl	0x00643431
     6d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     6d4:	5f4d5841 	svcpl	0x004d5841
     6d8:	44554142 	ldrbmi	r4, [r5], #-322	; 0x142
     6dc:	5441525f 	strbpl	r5, [r1], #-607	; 0x25f
     6e0:	6e450045 	cdpvs	0, 4, cr0, cr5, cr5, {2}
     6e4:	4f617274 	svcmi	0x00617274
     6e8:	6f696370 	svcvs	0x00696370
     6ec:	5844006e 	stmdapl	r4, {r1, r2, r3, r5, r6}^
     6f0:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     6f4:	4c494146 	stfmie	f4, [r9], {70}	; 0x46
     6f8:	61655200 	cmnvs	r5, r0, lsl #4
     6fc:	4168546c 	cmnmi	r8, ip, ror #8
     700:	61006d72 	tstvs	r0, r2, ror sp
     704:	326e6174 	rsbcc	r6, lr, #116, 2
     708:	65437200 	strbvs	r7, [r3, #-512]	; 0x200
     70c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     710:	766c6550 			; <UNDEFINED> instruction: 0x766c6550
     714:	41007369 	tstmi	r0, r9, ror #6
     718:	4d5f4d58 	ldclmi	13, cr4, [pc, #-352]	; 5c0 <__Stack_Size+0x1c0>
     71c:	4c45444f 	cfstrdmi	mvd4, [r5], {79}	; 0x4f
     720:	4d554e5f 	ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84
     724:	5f524542 	svcpl	0x00524542
     728:	5f690048 	svcpl	0x00690048
     72c:	705f5044 	subsvc	r5, pc, r4, asr #32
     730:	41006968 	tstmi	r0, r8, ror #18
     734:	4d5f4d58 	ldclmi	13, cr4, [pc, #-352]	; 5dc <__Stack_Size+0x1dc>
     738:	4c45444f 	cfstrdmi	mvd4, [r5], {79}	; 0x4f
     73c:	4d554e5f 	ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84
     740:	5f524542 	svcpl	0x00524542
     744:	5841004c 	stmdapl	r1, {r2, r3, r6}^
     748:	52505f4d 	subspl	r5, r0, #308	; 0x134
     74c:	4e455345 	cdpmi	3, 4, cr5, cr5, cr5, {2}
     750:	4f4c5f54 	svcmi	0x004c5f54
     754:	485f4441 	ldmdami	pc, {r0, r6, sl, lr}^	; <UNPREDICTABLE>
     758:	4d584100 	ldfmie	f4, [r8, #-0]
     75c:	4552505f 	ldrbmi	r5, [r2, #-95]	; 0x5f
     760:	544e4553 	strbpl	r4, [lr], #-1363	; 0x553
     764:	414f4c5f 	cmpmi	pc, pc, asr ip	; <UNPREDICTABLE>
     768:	004c5f44 	subeq	r5, ip, r4, asr #30
     76c:	54746567 	ldrbtpl	r6, [r4], #-1383	; 0x567
     770:	67654c68 	strbvs	r4, [r5, -r8, ror #24]!
     774:	766f4d00 	strbtvc	r4, [pc], -r0, lsl #26
     778:	67654c65 	strbvs	r4, [r5, -r5, ror #24]!
     77c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     780:	534e4900 	movtpl	r4, #59648	; 0xe900
     784:	45525f54 	ldrbmi	r5, [r2, #-3924]	; 0xf54
     788:	00544553 	subseq	r4, r4, r3, asr r5
     78c:	68545f69 	ldmdavs	r4, {r0, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     790:	00414c5f 	subeq	r4, r1, pc, asr ip
     794:	6c726f57 	ldclvs	15, cr6, [r2], #-348	; 0xfffffea4
     798:	4c725f64 	ldclmi	15, cr5, [r2], #-400	; 0xfffffe70
     79c:	50706948 	rsbspl	r6, r0, r8, asr #18
     7a0:	49006c65 	stmdbmi	r0, {r0, r2, r5, r6, sl, fp, sp, lr}
     7a4:	5f54534e 	svcpl	0x0054534e
     7a8:	5f504143 	svcpl	0x00504143
     7ac:	44495247 	strbmi	r5, [r9], #-583	; 0x247
     7b0:	534e4900 	movtpl	r4, #59648	; 0xe900
     7b4:	59535f54 	ldmdbpl	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     7b8:	525f434e 	subspl	r4, pc, #939524097	; 0x38000001
     7bc:	575f4745 	ldrbpl	r4, [pc, -r5, asr #14]
     7c0:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
     7c4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     7c8:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     7cc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     7d0:	64007265 	strvs	r7, [r0], #-613	; 0x265
     7d4:	735f6c78 	cmpvc	pc, #120, 24	; 0x7800
     7d8:	745f7465 	ldrbvc	r7, [pc], #-1125	; 7e0 <__Stack_Size+0x3e0>
     7dc:	63617078 	cmnvs	r1, #120	; 0x78
     7e0:	5f74656b 	svcpl	0x0074656b
     7e4:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xe69
     7e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     7ec:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     7f0:	5f505f67 	svcpl	0x00505f67
     7f4:	0069724f 	rsbeq	r7, r9, pc, asr #4
     7f8:	5f4d5841 	svcpl	0x004d5841
     7fc:	415f5743 	cmpmi	pc, r3, asr #14
     800:	454c474e 	strbmi	r4, [ip, #-1870]	; 0x74e
     804:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
     808:	485f5449 	ldmdami	pc, {r0, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     80c:	65437200 	strbvs	r7, [r3, #-512]	; 0x200
     810:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     814:	4100414c 	tstmi	r0, ip, asr #2
     818:	435f4d58 	cmpmi	pc, #88, 26	; 0x1600
     81c:	4e415f57 	mcrmi	15, 2, r5, cr1, cr7, {2}
     820:	5f454c47 	svcpl	0x00454c47
     824:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
     828:	004c5f54 	subeq	r5, ip, r4, asr pc
     82c:	5f766f4d 	svcpl	0x00766f4d
     830:	464c5f50 			; <UNDEFINED> instruction: 0x464c5f50
     834:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     838:	6f6c435f 	svcvs	0x006c435f
     83c:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     840:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     844:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     848:	646e495f 	strbtvs	r4, [lr], #-2399	; 0x95f
     84c:	535f7865 	cmppl	pc, #6619136	; 0x650000
     850:	00706574 	rsbseq	r6, r0, r4, ror r5
     854:	64396874 	ldrtvs	r6, [r9], #-2164	; 0x874
     858:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
     85c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     860:	72505f43 	subsvc	r5, r0, #268	; 0x10c
     864:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     868:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
     86c:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
     870:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     874:	677a0067 	ldrbvs	r0, [sl, -r7, rrx]!
     878:	78745f62 	ldmdavc	r4!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     87c:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     880:	58410061 	stmdapl	r1, {r0, r5, r6}^
     884:	4f445f4d 	svcmi	0x00445f4d
     888:	435f4e57 	cmpmi	pc, #1392	; 0x570
     88c:	42494c41 	submi	r4, r9, #16640	; 0x4100
     890:	49544152 	ldmdbmi	r4, {r1, r4, r6, r8, lr}^
     894:	485f4e4f 	ldmdami	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     898:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     89c:	4c554e5f 	mrrcmi	14, 5, r4, r5, cr15
     8a0:	49535f4c 	ldmdbmi	r3, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8a4:	4100455a 	tstmi	r0, sl, asr r5
     8a8:	445f4d58 	ldrbmi	r4, [pc], #-3416	; 8b0 <__Stack_Size+0x4b0>
     8ac:	5f4e574f 	svcpl	0x004e574f
     8b0:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
     8b4:	54415242 	strbpl	r5, [r1], #-578	; 0x242
     8b8:	5f4e4f49 	svcpl	0x004e4f49
     8bc:	7173004c 	cmnvc	r3, ip, asr #32
     8c0:	67007472 	smlsdxvs	r0, r2, r4, r7
     8c4:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
     8c8:	5f736575 	svcpl	0x00736575
     8cc:	6e495f33 	mcrvs	15, 2, r5, cr9, cr3, {1}
     8d0:	69540074 	ldmdbvs	r4, {r2, r4, r5, r6}^
     8d4:	64006f70 	strvs	r6, [r0], #-3952	; 0xf70
     8d8:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
     8dc:	725f7465 	subsvc	r7, pc, #1694498816	; 0x65000000
     8e0:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
     8e4:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
     8e8:	525f5453 	subspl	r5, pc, #1392508928	; 0x53000000
     8ec:	49465f44 	stmdbmi	r6, {r2, r6, r8, r9, sl, fp, ip, lr}^
     8f0:	5248544c 	subpl	r5, r8, #76, 8	; 0x4c000000
     8f4:	525f7200 	subspl	r7, pc, #0, 4
     8f8:	65505f41 	ldrbvs	r5, [r0, #-3905]	; 0xf41
     8fc:	5841006c 	stmdapl	r1, {r2, r3, r5, r6}^
     900:	59535f4d 	ldmdbpl	r3, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     904:	4d455453 	cfstrdmi	mvd5, [r5, #-332]	; 0xfffffeb4
     908:	5441445f 	strbpl	r4, [r1], #-1119	; 0x45f
     90c:	41003241 	tstmi	r0, r1, asr #4
     910:	485f4d58 	ldmdami	pc, {r3, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     914:	45484749 	strbmi	r4, [r8, #-1865]	; 0x749
     918:	4c5f5453 	cfldrdmi	mvd5, [pc], {83}	; 0x53
     91c:	54494d49 	strbpl	r4, [r9], #-3401	; 0xd49
     920:	4c4f565f 	mcrrmi	6, 5, r5, pc, cr15
     924:	45474154 	strbmi	r4, [r7, #-340]	; 0x154
     928:	6c655000 	stclvs	0, cr5, [r5], #-0
     92c:	746f525f 	strbtvc	r5, [pc], #-607	; 934 <__Stack_Size+0x534>
     930:	6569505f 	strbvs	r5, [r9, #-95]!	; 0x5f
     934:	00717a49 	rsbseq	r7, r1, r9, asr #20
     938:	5f4d4954 	svcpl	0x004d4954
     93c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     940:	4100646f 	tstmi	r0, pc, ror #8
     944:	415f4d58 	cmpmi	pc, r8, asr sp	; <UNPREDICTABLE>
     948:	4d52414c 	ldfmie	f4, [r2, #-304]	; 0xfffffed0
     94c:	44454c5f 	strbmi	r4, [r5], #-3167	; 0xc5f
     950:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     954:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     958:	41007469 	tstmi	r0, r9, ror #8
     95c:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0x76e
     960:	31687400 	cmncc	r8, r0, lsl #8
     964:	695f6438 	ldmdbvs	pc, {r3, r4, r5, sl, sp, lr}^	; <UNPREDICTABLE>
     968:	4d00746e 	cfstrsmi	mvf7, [r0, #-440]	; 0xfffffe48
     96c:	4f5f7461 	svcmi	0x005f7461
     970:	44005455 	strmi	r5, [r0], #-1109	; 0x455
     974:	00524549 	subseq	r4, r2, r9, asr #10
     978:	705f664d 	subsvc	r6, pc, sp, asr #12
     97c:	74006973 	strvc	r6, [r0], #-2419	; 0x973
     980:	5f643868 	svcpl	0x00643868
     984:	00746e69 	rsbseq	r6, r4, r9, ror #28
     988:	61565f67 	cmpvs	r6, r7, ror #30
     98c:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
     990:	465f335f 			; <UNDEFINED> instruction: 0x465f335f
     994:	4900746c 	stmdbmi	r0, {r2, r3, r5, r6, sl, ip, sp, lr}
     998:	5f54534e 	svcpl	0x0054534e
     99c:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
     9a0:	5441445f 	strbpl	r4, [r1], #-1119	; 0x45f
     9a4:	5f540041 	svcpl	0x00540041
     9a8:	616d467a 	smcvs	54378	; 0xd46a
     9ac:	5f670078 	svcpl	0x00670078
     9b0:	4c4c6874 	mcrrmi	8, 7, r6, ip, cr4
     9b4:	44006765 	strmi	r6, [r0], #-1893	; 0x765
     9b8:	425f4c58 	subsmi	r4, pc, #88, 24	; 0x5800
     9bc:	495f4441 	ldmdbmi	pc, {r0, r6, sl, lr}^	; <UNPREDICTABLE>
     9c0:	5f500044 	svcpl	0x00500044
     9c4:	00697370 	rsbeq	r7, r9, r0, ror r3
     9c8:	5f4d5841 	svcpl	0x004d5841
     9cc:	51524f54 	cmppl	r2, r4, asr pc
     9d0:	4c5f4555 	cfldr64mi	mvdx4, [pc], {85}	; 0x55
     9d4:	54494d49 	strbpl	r4, [r9], #-3401	; 0xd49
     9d8:	7200485f 	andvc	r4, r0, #6225920	; 0x5f0000
     9dc:	505f4152 	subspl	r4, pc, r2, asr r1	; <UNPREDICTABLE>
     9e0:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     9e4:	58410073 	stmdapl	r1, {r0, r1, r4, r5, r6}^
     9e8:	4f545f4d 	svcmi	0x00545f4d
     9ec:	45555152 	ldrbmi	r5, [r5, #-338]	; 0x152
     9f0:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
     9f4:	4c5f5449 	cfldrdmi	mvd5, [pc], {73}	; 0x49
     9f8:	525f7200 	subspl	r7, pc, #0, 4
     9fc:	65505f41 	ldrbvs	r5, [r0, #-3905]	; 0xf41
     a00:	00315f6c 	eorseq	r5, r1, ip, ror #30
     a04:	5f4d5841 	svcpl	0x004d5841
     a08:	53455250 	movtpl	r5, #21072	; 0x5250
     a0c:	5f544e45 	svcpl	0x00544e45
     a10:	544c4f56 	strbpl	r4, [ip], #-3926	; 0xf56
     a14:	00454741 	subeq	r4, r5, r1, asr #14
     a18:	705f6646 	subsvc	r6, pc, r6, asr #12
     a1c:	52006973 	andpl	r6, r0, #1884160	; 0x1cc000
     a20:	6c6b6e41 	stclvs	14, cr6, [fp], #-260	; 0xfffffefc
     a24:	5f525f65 	svcpl	0x00525f65
     a28:	70694852 	rsbvc	r4, r9, r2, asr r8
     a2c:	525f5700 	subspl	r5, pc, #0, 14
     a30:	505f746f 	subspl	r7, pc, pc, ror #8
     a34:	7a496569 	bvc	1259fe0 <__Stack_Size+0x1259be0>
     a38:	5f500071 	svcpl	0x00500071
     a3c:	0031794c 	eorseq	r7, r1, ip, asr #18
     a40:	794c5f50 	stmdbvc	ip, {r4, r6, r8, r9, sl, fp, ip, lr}^
     a44:	5f730032 	svcpl	0x00730032
     a48:	41006874 	tstmi	r0, r4, ror r8
     a4c:	4f5f4d58 	svcmi	0x005f4d58
     a50:	41524550 	cmpmi	r2, r0, asr r5
     a54:	474e4954 	smlsldmi	r4, lr, r4, r9
     a58:	444f4d5f 	strbmi	r4, [pc], #-3423	; a60 <__Stack_Size+0x660>
     a5c:	58410045 	stmdapl	r1, {r0, r2, r6}^
     a60:	4f4d5f4d 	svcmi	0x004d5f4d
     a64:	474e4956 	smlsldmi	r4, lr, r6, r9
     a68:	63694300 	cmnvs	r9, #0, 6
     a6c:	64696f6c 	strbtvs	r6, [r9], #-3948	; 0xf6c
     a70:	355f6c61 	ldrbcc	r6, [pc, #-3169]	; fffffe17 <SCS_BASE+0x1fff1e17>
     a74:	6e697300 	cdpvs	3, 6, cr7, cr9, cr0, {0}
     a78:	5f003161 	svcpl	0x00003161
     a7c:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
     a80:	5f323374 	svcpl	0x00323374
     a84:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
     a88:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     a8c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     a90:	0054554f 	subseq	r5, r4, pc, asr #10
     a94:	5f4c5844 	svcpl	0x004c5844
     a98:	454c5852 	strbmi	r5, [ip, #-2130]	; 0x852
     a9c:	4854474e 	ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, lr}^
     aa0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     aa4:	6f6c2067 	svcvs	0x006c2067
     aa8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     aac:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     ab0:	6d724144 	ldfvse	f4, [r2, #-272]!	; 0xfffffef0
     ab4:	4c685400 	cfstrdmi	mvd5, [r8], #-0
     ab8:	6f436765 	svcvs	0x00436765
     abc:	00746e75 	rsbseq	r6, r4, r5, ror lr
     ac0:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     ac4:	5f52575f 	svcpl	0x0052575f
     ac8:	54474552 	strbpl	r4, [r7], #-1362	; 0x552
     acc:	52005248 	andpl	r5, r0, #72, 4	; 0x80000004
     ad0:	44647663 	strbtmi	r7, [r4], #-1635	; 0x663
     ad4:	00617461 	rsbeq	r7, r1, r1, ror #8
     ad8:	5f4d5841 	svcpl	0x004d5841
     adc:	4c414f47 	mcrrmi	15, 4, r4, r1, cr7
     ae0:	534f505f 	movtpl	r5, #61535	; 0xf05f
     ae4:	4f495449 	svcmi	0x00495449
     ae8:	00485f4e 	subeq	r5, r8, lr, asr #30
     aec:	5f4d5841 	svcpl	0x004d5841
     af0:	4c414f47 	mcrrmi	15, 4, r4, r1, cr7
     af4:	534f505f 	movtpl	r5, #61535	; 0xf05f
     af8:	4f495449 	svcmi	0x00495449
     afc:	004c5f4e 	subeq	r5, ip, lr, asr #30
     b00:	5f4d4954 	svcpl	0x004d4954
     b04:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
     b08:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
     b0c:	6f436e6f 	svcvs	0x00436e6f
     b10:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     b14:	5f540072 	svcpl	0x00540072
     b18:	00317373 	eorseq	r7, r1, r3, ror r3
     b1c:	30316874 	eorscc	r6, r1, r4, ror r8
     b20:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
     b24:	44660074 	strbtmi	r0, [r6], #-116	; 0x74
     b28:	006f7461 	rsbeq	r7, pc, r1, ror #8
     b2c:	5f4d5841 	svcpl	0x004d5841
     b30:	45574f4c 	ldrbmi	r4, [r7, #-3916]	; 0xf4c
     b34:	4c5f5453 	cfldrdmi	mvd5, [pc], {83}	; 0x53
     b38:	54494d49 	strbpl	r4, [r9], #-3401	; 0xd49
     b3c:	4c4f565f 	mcrrmi	6, 5, r5, pc, cr15
     b40:	45474154 	strbmi	r4, [r7, #-340]	; 0x154
     b44:	545f6900 	ldrbpl	r6, [pc], #-2304	; b4c <__Stack_Size+0x74c>
     b48:	41525f68 	cmpmi	r2, r8, ror #30
     b4c:	62677a00 	rsbvs	r7, r7, #0, 20
     b50:	5f78725f 	svcpl	0x0078725f
     b54:	63656863 	cmnvs	r5, #6488064	; 0x630000
     b58:	6f72006b 	svcvs	0x0072006b
     b5c:	00646e75 	rsbeq	r6, r4, r5, ror lr
     b60:	61565f67 	cmpvs	r6, r7, ror #30
     b64:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
     b68:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     b6c:	4100746e 	tstmi	r0, lr, ror #8
     b70:	535f4d58 	cmppl	pc, #88, 26	; 0x1600
     b74:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
     b78:	45525f53 	ldrbmi	r5, [r2, #-3923]	; 0xf53
     b7c:	4e525554 	mrcmi	5, 2, r5, cr2, cr4, {2}
     b80:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
     b84:	50004c45 	andpl	r4, r0, r5, asr #24
     b88:	7a496569 	bvc	125a134 <__Stack_Size+0x1259d34>
     b8c:	6f525f71 	svcvs	0x00525f71
     b90:	65505f74 	ldrbvs	r5, [r0, #-3956]	; 0xf74
     b94:	00425f6c 	subeq	r5, r2, ip, ror #30
     b98:	53445f69 	movtpl	r5, #20329	; 0x4f69
     b9c:	0068745f 	rsbeq	r7, r8, pc, asr r4
     ba0:	6f6c5f74 	svcvs	0x006c5f74
     ba4:	006c6163 	rsbeq	r6, ip, r3, ror #2
     ba8:	54746567 	ldrbtpl	r6, [r4], #-1383	; 0x567
     bac:	6d724168 	ldfvse	f4, [r2, #-416]!	; 0xfffffe60
     bb0:	726f5700 	rsbvc	r5, pc, #0, 14
     bb4:	725f646c 	subsvc	r6, pc, #108, 8	; 0x6c000000
     bb8:	50706948 	rsbspl	r6, r0, r8, asr #18
     bbc:	53006c65 	movwpl	r6, #3173	; 0xc65
     bc0:	30316e69 	eorscc	r6, r1, r9, ror #28
     bc4:	4d584100 	ldfmie	f4, [r8, #-0]
     bc8:	5f57435f 	svcpl	0x0057435f
     bcc:	504d4f43 	subpl	r4, sp, r3, asr #30
     bd0:	4e41494c 	cdpmi	9, 4, cr4, cr1, cr12, {2}
     bd4:	4d5f4543 	cfldr64mi	mvdx4, [pc, #-268]	; ad0 <__Stack_Size+0x6d0>
     bd8:	49475241 	stmdbmi	r7, {r0, r6, r9, ip, lr}^
     bdc:	6f4d004e 	svcvs	0x004d004e
     be0:	5f505f76 	svcpl	0x00505f76
     be4:	67004652 	smlsdvs	r0, r2, r6, r4
     be8:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
     bec:	5f736575 	svcpl	0x00736575
     bf0:	6c465f34 	mcrrvs	15, 3, r5, r6, cr4
     bf4:	58410074 	stmdapl	r1, {r2, r4, r5, r6}^
     bf8:	49485f4d 	stmdbmi	r8, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bfc:	53454847 	movtpl	r4, #22599	; 0x5847
     c00:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     c04:	5f54494d 	svcpl	0x0054494d
     c08:	504d4554 	subpl	r4, sp, r4, asr r5
     c0c:	54415245 	strbpl	r5, [r1], #-581	; 0x245
     c10:	00455255 	subeq	r5, r5, r5, asr r2
     c14:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
     c18:	7a496168 	bvc	12591c0 <__Stack_Size+0x1258dc0>
     c1c:	65697571 	strbvs	r7, [r9, #-1393]!	; 0x571
     c20:	00616472 	rsbeq	r6, r1, r2, ror r4
     c24:	37316874 			; <UNDEFINED> instruction: 0x37316874
     c28:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
     c2c:	68740074 	ldmdavs	r4!, {r2, r4, r5, r6}^
     c30:	74003031 	strvc	r3, [r0], #-49	; 0x31
     c34:	00313168 	eorseq	r3, r1, r8, ror #2
     c38:	32316874 	eorscc	r6, r1, #116, 16	; 0x740000
     c3c:	31687400 	cmncc	r8, r0, lsl #8
     c40:	68740033 	ldmdavs	r4!, {r0, r1, r4, r5}^
     c44:	74003431 	strvc	r3, [r0], #-1073	; 0x431
     c48:	00353168 	eorseq	r3, r5, r8, ror #2
     c4c:	36316874 			; <UNDEFINED> instruction: 0x36316874
     c50:	31687400 	cmncc	r8, r0, lsl #8
     c54:	68740037 	ldmdavs	r4!, {r0, r1, r2, r4, r5}^
     c58:	44003831 	strmi	r3, [r0], #-2097	; 0x831
     c5c:	545f785f 	ldrbpl	r7, [pc], #-2143	; c64 <__Stack_Size+0x864>
     c60:	5f6e7275 	svcpl	0x006e7275
     c64:	696e4966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, lr}^
     c68:	6c655000 	stclvs	0, cr5, [r5], #-0
     c6c:	746f525f 	strbtvc	r5, [pc], #-607	; c74 <__Stack_Size+0x874>
     c70:	6569505f 	strbvs	r5, [r9, #-95]!	; 0x5f
     c74:	5f717a49 	svcpl	0x00717a49
     c78:	72007254 	andvc	r7, r0, #84, 4	; 0x40000005
     c7c:	505f4152 	subspl	r4, pc, r2, asr r1	; <UNPREDICTABLE>
     c80:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     c84:	72004373 	andvc	r4, r0, #-872415231	; 0xcc000001
     c88:	505f4152 	subspl	r4, pc, r2, asr r1	; <UNPREDICTABLE>
     c8c:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     c90:	50004473 	andpl	r4, r0, r3, ror r4
     c94:	65446569 	strbvs	r6, [r4, #-1385]	; 0x569
     c98:	6f525f72 	svcvs	0x00525f72
     c9c:	65505f74 	ldrbvs	r5, [r0, #-3956]	; 0xf74
     ca0:	5841006c 	stmdapl	r1, {r2, r3, r5, r6}^
     ca4:	41505f4d 	cmpmi	r0, sp, asr #30
     ca8:	5f455355 	svcpl	0x00455355
     cac:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     cb0:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     cb4:	5358525f 	cmppl	r8, #-268435451	; 0xf0000005
     cb8:	45434355 	strbmi	r4, [r3, #-853]	; 0x355
     cbc:	52005353 	andpl	r5, r0, #1275068417	; 0x4c000001
     cc0:	72507663 	subsvc	r7, r0, #103809024	; 0x6300000
     cc4:	4600736d 	strmi	r7, [r0], -sp, ror #6
     cc8:	53535f66 	cmppl	r3, #408	; 0x198
     ccc:	74614d00 	strbtvc	r4, [r1], #-3328	; 0xd00
     cd0:	754d5f33 	strbvc	r5, [sp, #-3891]	; 0xf33
     cd4:	7069746c 	rsbvc	r7, r9, ip, ror #8
     cd8:	4100796c 	tstmi	r0, ip, ror #18
     cdc:	4d5f4d58 	ldclmi	13, cr4, [pc, #-352]	; b84 <__Stack_Size+0x784>
     ce0:	545f5841 	ldrbpl	r5, [pc], #-2113	; ce8 <__Stack_Size+0x8e8>
     ce4:	5551524f 	ldrbpl	r5, [r1, #-591]	; 0x24f
     ce8:	00485f45 	subeq	r5, r8, r5, asr #30
     cec:	5f6d5f61 	svcpl	0x006d5f61
     cf0:	0066666f 	rsbeq	r6, r6, pc, ror #12
     cf4:	5f4d5841 	svcpl	0x004d5841
     cf8:	4b434f4c 	blmi	10d4a30 <__Stack_Size+0x10d4630>
     cfc:	4d584100 	ldfmie	f4, [r8, #-0]
     d00:	58414d5f 	stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
     d04:	524f545f 	subpl	r5, pc, #1593835520	; 0x5f000000
     d08:	5f455551 	svcpl	0x00455551
     d0c:	4c72004c 	ldclmi	0, cr0, [r2], #-304	; 0xfffffed0
     d10:	50706948 	rsbspl	r6, r0, r8, asr #18
     d14:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     d18:	65760073 	ldrbvs	r0, [r6, #-115]!	; 0x73
     d1c:	76003163 	strvc	r3, [r0], -r3, ror #2
     d20:	00326365 	eorseq	r6, r2, r5, ror #6
     d24:	2f505041 	svccs	0x00505041
     d28:	2f637273 	svccs	0x00637273
     d2c:	6e69616d 	powvsez	f6, f1, #5.0
     d30:	4100632e 	tstmi	r0, lr, lsr #6
     d34:	4d5f4d58 	ldclmi	13, cr4, [pc, #-352]	; bdc <__Stack_Size+0x7dc>
     d38:	4e49564f 	cdpmi	6, 4, cr5, cr9, cr15, {2}
     d3c:	50535f47 	subspl	r5, r3, r7, asr #30
     d40:	5f444545 	svcpl	0x00444545
     d44:	50580048 	subspl	r0, r8, r8, asr #32
     d48:	69766c65 	ldmdbvs	r6!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     d4c:	58410073 	stmdapl	r1, {r0, r1, r4, r5, r6}^
     d50:	4f4d5f4d 	svcmi	0x004d5f4d
     d54:	474e4956 	smlsldmi	r4, lr, r6, r9
     d58:	4550535f 	ldrbmi	r5, [r0, #-863]	; 0x35f
     d5c:	4c5f4445 	cfldrdmi	mvd4, [pc], {69}	; 0x45
     d60:	766f4d00 	strbtvc	r4, [pc], -r0, lsl #26
     d64:	0050435f 	subseq	r4, r0, pc, asr r3
     d68:	5f4d4954 	svcpl	0x004d4954
     d6c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     d70:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
     d74:	0065646f 	rsbeq	r6, r5, pc, ror #8
     d78:	5f415272 	svcpl	0x00415272
     d7c:	70694852 	rsbvc	r4, r9, r2, asr r8
     d80:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     d84:	52495f43 	subpl	r5, r9, #268	; 0x10c
     d88:	61684351 	cmnvs	r8, r1, asr r3
     d8c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d90:	50627553 	rsbpl	r7, r2, r3, asr r5
     d94:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     d98:	00797469 	rsbseq	r7, r9, r9, ror #8
     d9c:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     da0:	4e59535f 	mrcmi	3, 2, r5, cr9, cr15, {2}
     da4:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xf43
     da8:	4d004441 	cfstrsmi	mvf4, [r0, #-260]	; 0xfffffefc
     dac:	415f766f 	cmpmi	pc, pc, ror #12
     db0:	53494400 	movtpl	r4, #37888	; 0x9400
     db4:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     db8:	414c7200 	mrsmi	r7, (UNDEF: 108)
     dbc:	6c65505f 	stclvs	0, cr5, [r5], #-380	; 0xfffffe84
     dc0:	5f736976 	svcpl	0x00736976
     dc4:	6f6c0031 	svcvs	0x006c0031
     dc8:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
     dcc:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
     dd0:	6f4d0065 	svcvs	0x004d0065
     dd4:	004c5f76 	subeq	r5, ip, r6, ror pc
     dd8:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     ddc:	4952575f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     de0:	445f4554 	ldrbmi	r4, [pc], #-1364	; de8 <__Stack_Size+0x9e8>
     de4:	00415441 	subeq	r5, r1, r1, asr #8
     de8:	5f414c72 	svcpl	0x00414c72
     dec:	766c6550 			; <UNDEFINED> instruction: 0x766c6550
     df0:	00447369 	subeq	r7, r4, r9, ror #6
     df4:	65535f67 	ldrbvs	r5, [r3, #-3943]	; 0xf67
     df8:	4100736e 	tstmi	r0, lr, ror #6
     dfc:	545f4d58 	ldrbpl	r4, [pc], #-3416	; e04 <__Stack_Size+0xa04>
     e00:	5551524f 	ldrbpl	r5, [r1, #-591]	; 0x24f
     e04:	4e455f45 	cdpmi	15, 4, cr5, cr5, cr5, {2}
     e08:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     e0c:	534e4900 	movtpl	r4, #59648	; 0xe900
     e10:	554c5f54 	strbpl	r5, [ip, #-3924]	; 0xf54
     e14:	414d5f54 	cmpmi	sp, r4, asr pc
     e18:	4547414e 	strbmi	r4, [r7, #-334]	; 0x14e
     e1c:	63655600 	cmnvs	r5, #0, 12
     e20:	006c6153 	rsbeq	r6, ip, r3, asr r1
     e24:	69636552 	stmdbvs	r3!, {r1, r4, r6, r8, sl, sp, lr}^
     e28:	44316562 	ldrtmi	r6, [r1], #-1378	; 0x562
     e2c:	006f7461 	rsbeq	r7, pc, r1, ror #8
     e30:	44656950 	strbtmi	r6, [r5], #-2384	; 0x950
     e34:	525f7265 	subspl	r7, pc, #1342177286	; 0x50000006
     e38:	505f746f 	subspl	r7, pc, pc, ror #8
     e3c:	545f6c65 	ldrbpl	r6, [pc], #-3173	; e44 <__Stack_Size+0xa44>
     e40:	75460072 	strbvc	r0, [r6, #-114]	; 0x72
     e44:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     e48:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     e4c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     e50:	6f630065 	svcvs	0x00630065
     e54:	00316173 	eorseq	r6, r1, r3, ror r1
     e58:	785f664d 	ldmdavc	pc, {r0, r2, r3, r6, r9, sl, sp, lr}^	; <UNPREDICTABLE>
     e5c:	5f664d00 	svcpl	0x00664d00
     e60:	664d0079 			; <UNDEFINED> instruction: 0x664d0079
     e64:	41007a5f 	tstmi	r0, pc, asr sl
     e68:	505f4d58 	subspl	r4, pc, r8, asr sp	; <UNPREDICTABLE>
     e6c:	48434e55 	stmdami	r3, {r0, r2, r4, r6, r9, sl, fp, lr}^
     e70:	6c004c5f 	stcvs	12, cr4, [r0], {95}	; 0x5f
     e74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     e78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     e7c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     e80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     e84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     e88:	78640074 	stmdavc	r4!, {r2, r4, r5, r6}^
     e8c:	65735f6c 	ldrbvs	r5, [r3, #-3948]!	; 0xf6c
     e90:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e94:	6b636170 	blvs	18d945c <__Stack_Size+0x18d905c>
     e98:	6c5f7465 	cfldrdvs	mvd7, [pc], {101}	; 0x65
     e9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     ea0:	46440068 	strbmi	r0, [r4], -r8, rrx
     ea4:	4400785f 	strmi	r7, [r0], #-2143	; 0x85f
     ea8:	00795f46 	rsbseq	r5, r9, r6, asr #30
     eac:	33316874 	teqcc	r1, #116, 16	; 0x740000
     eb0:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
     eb4:	5f690074 	svcpl	0x00690074
     eb8:	745f5343 	ldrbvc	r5, [pc], #-835	; ec0 <__Stack_Size+0xac0>
     ebc:	50440068 	subpl	r0, r4, r8, rrx
     ec0:	5200795f 	andpl	r7, r0, #1556480	; 0x17c000
     ec4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     ec8:	31444556 	cmpcc	r4, r6, asr r5
     ecc:	43430030 	movtmi	r0, #12336	; 0x3030
     ed0:	52005245 	andpl	r5, r0, #1342177284	; 0x50000004
     ed4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     ed8:	31444556 	cmpcc	r4, r6, asr r5
     edc:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     ee0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ee4:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     ee8:	53455200 	movtpl	r5, #20992	; 0x5200
     eec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ef0:	00343144 	eorseq	r3, r4, r4, asr #2
     ef4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ef8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     efc:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     f00:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     f04:	31444556 	cmpcc	r4, r6, asr r5
     f08:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     f0c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     f10:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     f14:	53455200 	movtpl	r5, #20992	; 0x5200
     f18:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     f1c:	00383144 	eorseq	r3, r8, r4, asr #2
     f20:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     f24:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     f28:	45003931 	strmi	r3, [r0, #-2353]	; 0x931
     f2c:	5a586c75 	bpl	161c108 <__Stack_Size+0x161bd08>
     f30:	5f325f59 	svcpl	0x00325f59
     f34:	00746f52 	rsbseq	r6, r4, r2, asr pc
     f38:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
     f3c:	5f52575f 	svcpl	0x0052575f
     f40:	544c4946 	strbpl	r4, [ip], #-2374	; 0x946
     f44:	49005248 	stmdbmi	r0, {r3, r6, r9, ip, lr}
     f48:	4f5f746e 	svcmi	0x005f746e
     f4c:	6f696370 	svcvs	0x00696370
     f50:	5841006e 	stmdapl	r1, {r1, r2, r3, r5, r6}^
     f54:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
     f58:	4f435f57 	svcmi	0x00435f57
     f5c:	494c504d 	stmdbmi	ip, {r0, r2, r3, r6, ip, lr}^
     f60:	45434e41 	strbmi	r4, [r3, #-3649]	; 0xe41
     f64:	4f4c535f 	svcmi	0x004c535f
     f68:	64004550 	strvs	r4, [r0], #-1360	; 0x550
     f6c:	775f6c78 			; <UNDEFINED> instruction: 0x775f6c78
     f70:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     f74:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     f78:	68540064 	ldmdavs	r4, {r2, r5, r6}^
     f7c:	436d7241 	cmnmi	sp, #268435460	; 0x10000004
     f80:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     f84:	6e615a00 	vmulvs.f32	s11, s2, s0
     f88:	61646163 	cmnvs	r4, r3, ror #2
     f8c:	434d5300 	movtmi	r5, #54016	; 0xd300
     f90:	78640052 	stmdavc	r4!, {r1, r4, r6}^
     f94:	65725f6c 	ldrbvs	r5, [r2, #-3948]!	; 0xf6c
     f98:	775f6461 	ldrbvc	r6, [pc, -r1, ror #8]
     f9c:	0064726f 	rsbeq	r7, r4, pc, ror #4
     fa0:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     fa4:	495f7365 	ldmdbmi	pc, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     fa8:	5400746e 	strpl	r7, [r0], #-1134	; 0x46e
     fac:	654c4c68 	strbvs	r4, [ip, #-3176]	; 0xc68
     fb0:	5f570067 	svcpl	0x00570067
     fb4:	5f746f52 	svcpl	0x00746f52
     fb8:	44656950 	strbtmi	r6, [r5], #-2384	; 0x950
     fbc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     fc0:	5f54534e 	svcpl	0x0054534e
     fc4:	5f504143 	svcpl	0x00504143
     fc8:	49474552 	stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^
     fcc:	44004e4f 	strmi	r4, [r0], #-3663	; 0xe4f
     fd0:	00316854 	eorseq	r6, r1, r4, asr r8
     fd4:	5f6c7864 	svcpl	0x006c7864
     fd8:	78727874 	ldmdavc	r2!, {r2, r4, r5, r6, fp, ip, sp, lr}^
     fdc:	6361705f 	cmnvs	r1, #95	; 0x5f
     fe0:	0074656b 	rsbseq	r6, r4, fp, ror #10
     fe4:	495f504c 	ldmdbmi	pc, {r2, r3, r6, ip, lr}^	; <UNPREDICTABLE>
     fe8:	4e49004b 	cdpmi	0, 4, cr0, cr9, cr11, {2}
     fec:	535f5453 	cmppl	pc, #1392508928	; 0x53000000
     ff0:	5f434e59 	svcpl	0x00434e59
     ff4:	54495257 	strbpl	r5, [r9], #-599	; 0x257
     ff8:	69500045 	ldmdbvs	r0, {r0, r2, r6}^
     ffc:	717a4965 	cmnvc	sl, r5, ror #18
    1000:	746f525f 	strbtvc	r5, [pc], #-607	; 1008 <__Stack_Size+0xc08>
    1004:	6c65505f 	stclvs	0, cr5, [r5], #-380	; 0xfffffe84
    1008:	6e695300 	cdpvs	3, 6, cr5, cr9, cr0, {0}
    100c:	65500039 	ldrbvs	r0, [r0, #-57]	; 0x39
    1010:	6f525f6c 	svcvs	0x00525f6c
    1014:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1018:	72654465 	rsbvc	r4, r5, #1694498816	; 0x65000000
    101c:	52685400 	rsbpl	r5, r8, #0, 8
    1020:	0067654c 	rsbeq	r6, r7, ip, asr #10
    1024:	64376874 	ldrtvs	r6, [r7], #-2164	; 0x874
    1028:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    102c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1030:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1034:	68740067 	ldmdavs	r4!, {r0, r1, r2, r5, r6}^
    1038:	67007037 	smladxvs	r0, r7, r0, r7
    103c:	5f464c5f 	svcpl	0x00464c5f
    1040:	00736f50 	rsbseq	r6, r3, r0, asr pc
    1044:	5f4d5841 	svcpl	0x004d5841
    1048:	4d524946 	ldclmi	9, cr4, [r2, #-280]	; 0xfffffee8
    104c:	45524157 	ldrbmi	r4, [r2, #-343]	; 0x157
    1050:	5245565f 	subpl	r5, r5, #99614720	; 0x5f00000
    1054:	4e4f4953 	mcrmi	9, 2, r4, cr15, cr3, {2}
    1058:	534e4900 	movtpl	r4, #59648	; 0xe900
    105c:	55425f54 	strbpl	r5, [r2, #-3924]	; 0xf54
    1060:	525f4b4c 	subspl	r4, pc, #76, 22	; 0x13000
    1064:	00444145 	subeq	r4, r4, r5, asr #2
    1068:	566d3156 			; <UNDEFINED> instruction: 0x566d3156
    106c:	78640032 	stmdavc	r4!, {r1, r4, r5}^
    1070:	65675f6c 	strbvs	r5, [r7, #-3948]!	; 0xf6c
    1074:	6f6c5f74 	svcvs	0x006c5f74
    1078:	74796277 	ldrbtvc	r6, [r9], #-631	; 0x277
    107c:	68740065 	ldmdavs	r4!, {r0, r2, r5, r6}^
    1080:	695f6437 	ldmdbvs	pc, {r0, r1, r2, r4, r5, sl, sp, lr}^	; <UNPREDICTABLE>
    1084:	5600746e 	strpl	r7, [r0], -lr, ror #8
    1088:	00317261 	eorseq	r7, r1, r1, ror #4
    108c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
    1090:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
    1094:	5f670074 	svcpl	0x00670074
    1098:	4c526874 	mrrcmi	8, 7, r6, r2, cr4
    109c:	44006765 	strmi	r6, [r0], #-1893	; 0x765
    10a0:	525f4c58 	subspl	r4, pc, #88, 24	; 0x5800
    10a4:	49415758 	stmdbmi	r1, {r3, r4, r6, r8, r9, sl, ip, lr}^
    10a8:	474e4954 	smlsldmi	r4, lr, r4, r9
    10ac:	38687400 	stmdacc	r8!, {sl, ip, sp, lr}^
    10b0:	68740064 	ldmdavs	r4!, {r2, r5, r6}^
    10b4:	49007038 	stmdbmi	r0, {r3, r4, r5, ip, sp, lr}
    10b8:	5f54534e 	svcpl	0x0054534e
    10bc:	54535953 	ldrbpl	r5, [r3], #-2387	; 0x953
    10c0:	525f4d45 	subspl	r4, pc, #4416	; 0x1140
    10c4:	00444145 	subeq	r4, r4, r5, asr #2
    10c8:	32726156 	rsbscc	r6, r2, #-2147483627	; 0x80000015
    10cc:	534e4900 	movtpl	r4, #59648	; 0xe900
    10d0:	44525f54 	ldrbmi	r5, [r2], #-3924	; 0xf54
    10d4:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
    10d8:	00524854 	subseq	r4, r2, r4, asr r8
    10dc:	495f5052 	ldmdbmi	pc, {r1, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    10e0:	5f67004b 	svcpl	0x0067004b
    10e4:	4f5f464c 	svcmi	0x005f464c
    10e8:	74006972 	strvc	r6, [r0], #-2418	; 0x972
    10ec:	00643968 	rsbeq	r3, r4, r8, ror #18
    10f0:	6e4f6d70 	mcrvs	13, 2, r6, cr15, cr0, {3}
    10f4:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    10f8:	535f5453 	cmppl	pc, #1392508928	; 0x53000000
    10fc:	45545359 	ldrbmi	r5, [r4, #-857]	; 0x359
    1100:	52575f4d 	subspl	r5, r7, #308	; 0x134
    1104:	00455449 	subeq	r5, r5, r9, asr #8
    1108:	36316874 			; <UNDEFINED> instruction: 0x36316874
    110c:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
    1110:	5f670074 	svcpl	0x00670074
    1114:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1118:	325f7365 	subscc	r7, pc, #-1811939327	; 0x94000001
    111c:	746c465f 	strbtvc	r4, [ip], #-1631	; 0x65f
    1120:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1124:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1128:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    112c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1130:	616d0074 	smcvs	53252	; 0xd004
    1134:	44006e69 	strmi	r6, [r0], #-3689	; 0xe69
    1138:	545f4c58 	ldrbpl	r4, [pc], #-3160	; 1140 <__Stack_Size+0xd40>
    113c:	49414658 	stmdbmi	r1, {r3, r4, r6, r9, sl, lr}^
    1140:	7864004c 	stmdavc	r4!, {r2, r3, r6}^
    1144:	65735f6c 	ldrbvs	r5, [r3, #-3948]!	; 0xf6c
    1148:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    114c:	6b636170 	blvs	18d9714 <__Stack_Size+0x18d9314>
    1150:	705f7465 	subsvc	r7, pc, r5, ror #8
    1154:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
    1158:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
    115c:	785f4400 	ldmdavc	pc, {sl, lr}^	; <UNPREDICTABLE>
    1160:	7275545f 	rsbsvc	r5, r5, #1593835520	; 0x5f000000
    1164:	4300506e 	movwmi	r5, #110	; 0x6e
    1168:	6f6c6369 	svcvs	0x006c6369
    116c:	6c616469 	cfstrdvs	mvd6, [r1], #-420	; 0xfffffe5c
    1170:	4300315f 	movwmi	r3, #351	; 0x15f
    1174:	6f6c6369 	svcvs	0x006c6369
    1178:	6c616469 	cfstrdvs	mvd6, [r1], #-420	; 0xfffffe5c
    117c:	4300335f 	movwmi	r3, #863	; 0x35f
    1180:	6f6c6369 	svcvs	0x006c6369
    1184:	6c616469 	cfstrdvs	mvd6, [r1], #-420	; 0xfffffe5c
    1188:	5800345f 	stmdapl	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp}
    118c:	766c6550 			; <UNDEFINED> instruction: 0x766c6550
    1190:	00447369 	subeq	r7, r4, r9, ror #6
    1194:	3374614d 	cmncc	r4, #1073741843	; 0x40000013
    1198:	6172545f 	cmnvs	r2, pc, asr r4
    119c:	736f7073 	cmnvc	pc, #115	; 0x73
    11a0:	5f670065 	svcpl	0x00670065
    11a4:	0053534c 	subseq	r5, r3, ip, asr #6
    11a8:	53525f67 	cmppl	r2, #412	; 0x19c
    11ac:	58410053 	stmdapl	r1, {r0, r1, r4, r6}^
    11b0:	50555f4d 	subspl	r5, r5, sp, asr #30
    11b4:	4c41435f 	mcrrmi	3, 5, r4, r1, cr15
    11b8:	41524249 	cmpmi	r2, r9, asr #4
    11bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    11c0:	4100485f 	tstmi	r0, pc, asr r8
    11c4:	555f4d58 	ldrbpl	r4, [pc, #-3416]	; 474 <__Stack_Size+0x74>
    11c8:	41435f50 	cmpmi	r3, r0, asr pc
    11cc:	5242494c 	subpl	r4, r2, #76, 18	; 0x130000
    11d0:	4f495441 	svcmi	0x00495441
    11d4:	004c5f4e 	subeq	r5, ip, lr, asr #30
    11d8:	63746950 	cmnvs	r4, #80, 18	; 0x140000
    11dc:	69500068 	ldmdbvs	r0, {r3, r5, r6}^
    11e0:	717a4965 	cmnvc	sl, r5, ror #18
    11e4:	746f525f 	strbtvc	r5, [pc], #-607	; 11ec <__Stack_Size+0xdec>
    11e8:	6c65505f 	stclvs	0, cr5, [r5], #-380	; 0xfffffe84
    11ec:	6172545f 	cmnvs	r2, pc, asr r4
    11f0:	736f7073 	cmnvc	pc, #115	; 0x73
    11f4:	69500065 	ldmdbvs	r0, {r0, r2, r5, r6}^
    11f8:	72654465 	rsbvc	r4, r5, #1694498816	; 0x65000000
    11fc:	746f525f 	strbtvc	r5, [pc], #-607	; 1204 <__Stack_Size+0xe04>
    1200:	6c65505f 	stclvs	0, cr5, [r5], #-380	; 0xfffffe84
    1204:	5000315f 	andpl	r3, r0, pc, asr r1
    1208:	65446569 	strbvs	r6, [r4, #-1385]	; 0x569
    120c:	6f525f72 	svcvs	0x00525f72
    1210:	65505f74 	ldrbvs	r5, [r0, #-3956]	; 0xf74
    1214:	00325f6c 	eorseq	r5, r2, ip, ror #30
    1218:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    121c:	444e5300 	strbmi	r5, [lr], #-768	; 0x300
    1220:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    1224:	6f520061 	svcvs	0x00520061
    1228:	6c655074 	stclvs	0, cr5, [r5], #-464	; 0xfffffe30
    122c:	44736976 	ldrbtmi	r6, [r3], #-2422	; 0x976
    1230:	785f4400 	ldmdavc	pc, {sl, lr}^	; <UNPREDICTABLE>
    1234:	7275545f 	rsbsvc	r5, r5, #1593835520	; 0x5f000000
    1238:	46665f6e 	strbtmi	r5, [r6], -lr, ror #30
    123c:	44006e69 	strmi	r6, [r0], #-3689	; 0xe69
    1240:	007a5f46 	rsbseq	r5, sl, r6, asr #30
    1244:	5f795f44 	svcpl	0x00795f44
    1248:	6e727554 	mrcvs	5, 3, r7, cr2, cr4, {2}
    124c:	5f690050 	svcpl	0x00690050
    1250:	73735f54 	cmnvc	r3, #84, 30	; 0x150
    1254:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    1258:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
    125c:	6769685f 			; <UNDEFINED> instruction: 0x6769685f
    1260:	74796268 	ldrbtvc	r6, [r9], #-616	; 0x268
    1264:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1268:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    126c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    1270:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1274:	66006665 	strvs	r6, [r0], -r5, ror #12
    1278:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xf6c
    127c:	53455200 	movtpl	r5, #20992	; 0x5200
    1280:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    1284:	00313144 	eorseq	r3, r1, r4, asr #2
    1288:	30316874 	eorscc	r6, r1, r4, ror r8
    128c:	58410064 	stmdapl	r1, {r2, r5, r6}^
    1290:	4c415f4d 	mcrrmi	15, 4, r5, r1, cr13
    1294:	5f4d5241 	svcpl	0x004d5241
    1298:	54554853 	ldrbpl	r4, [r5], #-2131	; 0x853
    129c:	4e574f44 	cdpmi	15, 5, cr4, cr7, cr4, {2}
    12a0:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
    12a4:	4558545f 	ldrbmi	r5, [r8, #-1119]	; 0x45f
    12a8:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
    12ac:	74614d00 	strbtvc	r4, [r1], #-3328	; 0xd00
    12b0:	314e495f 	cmpcc	lr, pc, asr r9
    12b4:	74614d00 	strbtvc	r4, [r1], #-3328	; 0xd00
    12b8:	324e495f 	subcc	r4, lr, #1556480	; 0x17c000
    12bc:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
    12c0:	4358525f 	cmpmi	r8, #-268435451	; 0xf0000005
    12c4:	4b434548 	blmi	10d27ec <__Stack_Size+0x10d23ec>
    12c8:	004d5553 	subeq	r5, sp, r3, asr r5
    12cc:	4c5f664d 	mrrcmi	6, 4, r6, pc, cr13	; <UNPREDICTABLE>
    12d0:	68740078 	ldmdavs	r4!, {r3, r4, r5, r6}^
    12d4:	00643131 	rsbeq	r3, r4, r1, lsr r1
    12d8:	5f745f69 	svcpl	0x00745f69
    12dc:	00696e69 	rsbeq	r6, r9, r9, ror #28
    12e0:	5f795f44 	svcpl	0x00795f44
    12e4:	6e727554 	mrcvs	5, 3, r7, cr2, cr4, {2}
    12e8:	6e49665f 	mcrvs	6, 2, r6, cr9, cr15, {2}
    12ec:	614d0069 	cmpvs	sp, r9, rrx
    12f0:	4e495f74 	mcrmi	15, 2, r5, cr9, cr4, {3}
    12f4:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
    12f8:	4c554e5f 	mrrcmi	14, 5, r4, r5, cr15
    12fc:	41445f4c 	cmpmi	r4, ip, asr #30
    1300:	67004154 	smlsdvs	r0, r4, r1, r4
    1304:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
    1308:	5f736575 	svcpl	0x00736575
    130c:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
    1310:	58410074 	stmdapl	r1, {r2, r4, r5, r6}^
    1314:	44495f4d 	strbmi	r5, [r9], #-3917	; 0xf4d
    1318:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    131c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1320:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    1324:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1328:	70795474 	rsbsvc	r5, r9, r4, ror r4
    132c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1330:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1334:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1338:	61485152 	cmpvs	r8, r2, asr r1
    133c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1340:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
    1344:	495a5f44 	ldmdbmi	sl, {r2, r6, r8, r9, sl, fp, ip, lr}^
    1348:	6e495f47 	cdpvs	15, 4, cr5, cr9, cr7, {2}
    134c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1350:	00747075 	rsbseq	r7, r4, r5, ror r0
    1354:	4f494453 	svcmi	0x00494453
    1358:	5152495f 	cmppl	r2, pc, asr r9
    135c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1360:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1364:	31414d44 	cmpcc	r1, r4, asr #26
    1368:	6168435f 	cmnvs	r8, pc, asr r3
    136c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1370:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    1374:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1378:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    137c:	44575700 	ldrbmi	r5, [r7], #-1792	; 0x700
    1380:	52495f47 	subpl	r5, r9, #284	; 0x11c
    1384:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1388:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    138c:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
    1390:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
    1394:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1398:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    139c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    13a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    13a4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    13a8:	5f353149 	svcpl	0x00353149
    13ac:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    13b0:	61485152 	cmpvs	r8, r2, asr r1
    13b4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    13b8:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    13bc:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    13c0:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
    13c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    13c8:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
    13cc:	5f524550 	svcpl	0x00524550
    13d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    13d4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    13d8:	43007265 	movwmi	r7, #613	; 0x265
    13dc:	535f4e41 	cmppl	pc, #1040	; 0x410
    13e0:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
    13e4:	61485152 	cmpvs	r8, r2, asr r1
    13e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    13ec:	32490072 	subcc	r0, r9, #114	; 0x72
    13f0:	455f3243 	ldrbmi	r3, [pc, #-579]	; 11b5 <__Stack_Size+0xdb5>
    13f4:	52495f52 	subpl	r5, r9, #328	; 0x148
    13f8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    13fc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1400:	73754200 	cmnvc	r5, #0, 4
    1404:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    1408:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
    140c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
    1410:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    1414:	5f314950 	svcpl	0x00314950
    1418:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    141c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1420:	50007265 	andpl	r7, r0, r5, ror #4
    1424:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    1428:	61485152 	cmpvs	r8, r2, asr r1
    142c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1430:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1434:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    1438:	6e6e6168 	powvsez	f6, f6, #0.0
    143c:	5f316c65 	svcpl	0x00316c65
    1440:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1444:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1448:	41007265 	tstmi	r0, r5, ror #4
    144c:	5f334344 	svcpl	0x00334344
    1450:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1454:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1458:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    145c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1460:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1464:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1468:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    146c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1470:	43435f38 	movtmi	r5, #16184	; 0x3f38
    1474:	5152495f 	cmppl	r2, pc, asr r9
    1478:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    147c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1480:	5f425355 	svcpl	0x00425355
    1484:	435f5048 	cmpmi	pc, #72	; 0x48
    1488:	545f4e41 	ldrbpl	r4, [pc], #-3649	; 1490 <__Stack_Size+0x1090>
    148c:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
    1490:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1494:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1498:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    149c:	50555f31 	subspl	r5, r5, r1, lsr pc
    14a0:	5152495f 	cmppl	r2, pc, asr r9
    14a4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    14a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    14ac:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
    14b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    14b4:	44007265 	strmi	r7, [r0], #-613	; 0x265
    14b8:	5f31414d 	svcpl	0x0031414d
    14bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    14c0:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
    14c4:	5152495f 	cmppl	r2, pc, asr r9
    14c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    14cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    14d0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    14d4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    14d8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    14dc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    14e0:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
    14e4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    14e8:	6f697470 	svcvs	0x00697470
    14ec:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    14f0:	545f314d 	ldrbpl	r3, [pc], #-333	; 14f8 <__Stack_Size+0x10f8>
    14f4:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
    14f8:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    14fc:	61485152 	cmpvs	r8, r2, asr r1
    1500:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1504:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1508:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    150c:	6e6e6168 	powvsez	f6, f6, #0.0
    1510:	5f336c65 	svcpl	0x00336c65
    1514:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1518:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    151c:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    1520:	614d6d65 	cmpvs	sp, r5, ror #26
    1524:	6567616e 	strbvs	r6, [r7, #-366]!	; 0x16e
    1528:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    152c:	6f697470 	svcvs	0x00697470
    1530:	4155006e 	cmpmi	r5, lr, rrx
    1534:	5f345452 	svcpl	0x00345452
    1538:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    153c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1540:	46007265 	strmi	r7, [r0], -r5, ror #4
    1544:	5f434d53 	svcpl	0x00434d53
    1548:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    154c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1550:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1554:	61574253 	cmpvs	r7, r3, asr r2
    1558:	7055656b 	subsvc	r6, r5, fp, ror #10
    155c:	5152495f 	cmppl	r2, pc, asr r9
    1560:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1564:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1568:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
    156c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    1570:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
    1574:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
    1578:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
    157c:	505f4478 	subspl	r4, pc, r8, ror r4	; <UNPREDICTABLE>
    1580:	495f5543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
    1584:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1588:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0x572
    158c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1590:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
    1594:	61485152 	cmpvs	r8, r2, asr r1
    1598:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    159c:	44410072 	strbmi	r0, [r1], #-114	; 0x72
    15a0:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
    15a4:	5152495f 	cmppl	r2, pc, asr r9
    15a8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    15ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    15b0:	5f4e4143 	svcpl	0x004e4143
    15b4:	5f315852 	svcpl	0x00315852
    15b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    15bc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    15c0:	54007265 	strpl	r7, [r0], #-613	; 0x265
    15c4:	5f374d49 	svcpl	0x00374d49
    15c8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    15cc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    15d0:	53007265 	movwpl	r7, #613	; 0x265
    15d4:	5f324950 	svcpl	0x00324950
    15d8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    15dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    15e0:	46007265 	strmi	r7, [r0], -r5, ror #4
    15e4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    15e8:	5152495f 	cmppl	r2, pc, asr r9
    15ec:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    15f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    15f4:	31414d44 	cmpcc	r1, r4, asr #26
    15f8:	6168435f 	cmnvs	r8, pc, asr r3
    15fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1600:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1604:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1608:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    160c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1610:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1614:	61485152 	cmpvs	r8, r2, asr r1
    1618:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    161c:	53550072 	cmppl	r5, #114	; 0x72
    1620:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    1624:	5152495f 	cmppl	r2, pc, asr r9
    1628:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    162c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1630:	5f4d4954 	svcpl	0x004d4954
    1634:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1638:	61745354 	cmnvs	r4, r4, asr r3
    163c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1640:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    1644:	6168435f 	cmnvs	r8, pc, asr r3
    1648:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    164c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1650:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1654:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1658:	61735500 	cmnvs	r3, r0, lsl #10
    165c:	61466567 	cmpvs	r6, r7, ror #10
    1660:	45746c75 	ldrbmi	r6, [r4, #-3189]!	; 0xc75
    1664:	70656378 	rsbvc	r6, r5, r8, ror r3
    1668:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    166c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1670:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    1674:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1678:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    167c:	414d4400 	cmpmi	sp, r0, lsl #8
    1680:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1684:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1688:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    168c:	61485152 	cmpvs	r8, r2, asr r1
    1690:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1694:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1698:	555f384d 	ldrbpl	r3, [pc, #-2125]	; e53 <__Stack_Size+0xa53>
    169c:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    16a0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    16a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    16a8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    16ac:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
    16b0:	4f435f47 	svcmi	0x00435f47
    16b4:	52495f4d 	subpl	r5, r9, #308	; 0x134
    16b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    16bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    16c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    16c4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    16c8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    16cc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    16d0:	43435200 	movtmi	r5, #12800	; 0x3200
    16d4:	5152495f 	cmppl	r2, pc, asr r9
    16d8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    16dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    16e0:	31414d44 	cmpcc	r1, r4, asr #26
    16e4:	6168435f 	cmnvs	r8, pc, asr r3
    16e8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    16ec:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    16f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    16f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    16f8:	43545200 	cmpmi	r4, #0, 4
    16fc:	5152495f 	cmppl	r2, pc, asr r9
    1700:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1704:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1708:	5f525349 	svcpl	0x00525349
    170c:	616c6544 	cmnvs	ip, r4, asr #10
    1710:	61425f79 	hvcvs	9721	; 0x25f9
    1714:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    1718:	5f344d49 	svcpl	0x00344d49
    171c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1720:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1724:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1728:	35545241 	ldrbcc	r5, [r4, #-577]	; 0x241
    172c:	5152495f 	cmppl	r2, pc, asr r9
    1730:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1734:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1738:	314d4954 	cmpcc	sp, r4, asr r9
    173c:	4b52425f 	blmi	14920c0 <__Stack_Size+0x1491cc0>
    1740:	5152495f 	cmppl	r2, pc, asr r9
    1744:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1748:	0072656c 	rsbseq	r6, r2, ip, ror #10
    174c:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    1750:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    1754:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    1758:	43324900 	teqmi	r2, #0, 18
    175c:	56455f32 			; <UNDEFINED> instruction: 0x56455f32
    1760:	5152495f 	cmppl	r2, pc, asr r9
    1764:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1768:	0072656c 	rsbseq	r6, r2, ip, ror #10
    176c:	5f4d4954 	svcpl	0x004d4954
    1770:	61656c43 	cmnvs	r5, r3, asr #24
    1774:	50544972 	subspl	r4, r4, r2, ror r9
    1778:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    177c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1780:	78520074 	ldmdavc	r2, {r2, r4, r5, r6}^
    1784:	58445f44 	stmdapl	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
    1788:	6e495f4c 	cdpvs	15, 4, cr5, cr9, cr12, {2}
    178c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1790:	00747075 	rsbseq	r7, r4, r5, ror r0
    1794:	31433249 	cmpcc	r3, r9, asr #4
    1798:	5f52455f 	svcpl	0x0052455f
    179c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    17a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    17a4:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    17a8:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
    17ac:	41435f50 	cmpmi	r3, r0, asr pc
    17b0:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    17b4:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
    17b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    17bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    17c0:	50504100 	subspl	r4, r0, r0, lsl #2
    17c4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    17c8:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    17cc:	31663233 	cmncc	r6, r3, lsr r2
    17d0:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    17d4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    17d8:	314d4954 	cmpcc	sp, r4, asr r9
    17dc:	5f43435f 	svcpl	0x0043435f
    17e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    17e4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    17e8:	53007265 	movwpl	r7, #613	; 0x265
    17ec:	5f334950 	svcpl	0x00334950
    17f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    17f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    17f8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    17fc:	5f32414d 	svcpl	0x0032414d
    1800:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1804:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
    1808:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    180c:	61485152 	cmpvs	r8, r2, asr r1
    1810:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1814:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1818:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    181c:	756f4374 	strbvc	r4, [pc, #-884]!	; 14b0 <__Stack_Size+0x10b0>
    1820:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1824:	414d4400 	cmpmi	sp, r0, lsl #8
    1828:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    182c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1830:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    1834:	61485152 	cmpvs	r8, r2, asr r1
    1838:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    183c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1840:	5f324954 	svcpl	0x00324954
    1844:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1848:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    184c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1850:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1854:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    1858:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    185c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1860:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1864:	355f3949 	ldrbcc	r3, [pc, #-2377]	; f23 <__Stack_Size+0xb23>
    1868:	5152495f 	cmppl	r2, pc, asr r9
    186c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1870:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1874:	41435452 	cmpmi	r3, r2, asr r4
    1878:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
    187c:	5152495f 	cmppl	r2, pc, asr r9
    1880:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1884:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1888:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    188c:	6168435f 	cmnvs	r8, pc, asr r3
    1890:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1894:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1898:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    189c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    18a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    18a4:	52425f38 	subpl	r5, r2, #56, 30	; 0xe0
    18a8:	52495f4b 	subpl	r5, r9, #300	; 0x12c
    18ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    18b0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    18b4:	43324900 	teqmi	r2, #0, 18
    18b8:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
    18bc:	5152495f 	cmppl	r2, pc, asr r9
    18c0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    18c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    18c8:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
    18cc:	5152495f 	cmppl	r2, pc, asr r9
    18d0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    18d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    18d8:	79736145 	ldmdbvc	r3!, {r0, r2, r6, r8, sp, lr}^
    18dc:	74747542 	ldrbtvc	r7, [r4], #-1346	; 0x542
    18e0:	64006e6f 	strvs	r6, [r0], #-3695	; 0xe6f
    18e4:	675f6c78 			; <UNDEFINED> instruction: 0x675f6c78
    18e8:	725f7465 	subsvc	r7, pc, #1694498816	; 0x65000000
    18ec:	63617078 	cmnvs	r1, #120	; 0x78
    18f0:	5f74656b 	svcpl	0x0074656b
    18f4:	6f727265 	svcvs	0x00727265
    18f8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0x72
    18fc:	5f747261 	svcpl	0x00747261
    1900:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
    1904:	5f74756f 	svcpl	0x0074756f
    1908:	006c7864 	rsbeq	r7, ip, r4, ror #16
    190c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1910:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xf48
    1914:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xc74
    1918:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    191c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1920:	6f4d5f4f 	svcvs	0x004d5f4f
    1924:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1928:	68005550 	stmdavs	r0, {r4, r6, r8, sl, ip, lr}
    192c:	72326d76 	eorsvc	r6, r2, #7552	; 0x1d80
    1930:	51530062 	cmppl	r3, r2, rrx
    1934:	53003152 	movwpl	r3, #338	; 0x152
    1938:	00325251 	eorseq	r5, r2, r1, asr r2
    193c:	33525153 	cmpcc	r2, #-1073741804	; 0xc0000014
    1940:	43444100 	movtmi	r4, #16640	; 0x4100
    1944:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1948:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    194c:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    1950:	46006572 			; <UNDEFINED> instruction: 0x46006572
    1954:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1958:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    195c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1960:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1964:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    1968:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    196c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1970:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1974:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1978:	0074696e 	rsbseq	r6, r4, lr, ror #18
    197c:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
    1980:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1984:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1988:	62670068 	rsbvs	r0, r7, #104	; 0x68
    198c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1990:	61507375 	cmpvs	r0, r5, ror r3
    1994:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    1998:	42655200 	rsbmi	r5, r5, #0, 4
    199c:	54746f6f 	ldrbtpl	r6, [r4], #-3951	; 0xf6f
    19a0:	6f6f426f 	svcvs	0x006f426f
    19a4:	616f4c74 	smcvs	62660	; 0xf4c4
    19a8:	00726564 	rsbseq	r6, r2, r4, ror #10
    19ac:	5f647473 	svcpl	0x00647473
    19b0:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
    19b4:	00726168 	rsbseq	r6, r2, r8, ror #2
    19b8:	6174636f 	cmnvs	r4, pc, ror #6
    19bc:	70006576 	andvc	r6, r0, r6, ror r5
    19c0:	695f7563 	ldmdbvs	pc, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    19c4:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    19c8:	7a696c61 	bvc	1a5cb54 <__Stack_Size+0x1a5c754>
    19cc:	78540065 	ldmdavc	r4, {r0, r2, r5, r6}^
    19d0:	74794244 	ldrbtvc	r4, [r9], #-580	; 0x244
    19d4:	00363165 	eorseq	r3, r6, r5, ror #2
    19d8:	5f6c7864 	svcpl	0x006c7864
    19dc:	705f7874 	subsvc	r7, pc, r4, ror r8	; <UNPREDICTABLE>
    19e0:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    19e4:	78640074 	stmdavc	r4!, {r2, r4, r5, r6}^
    19e8:	61685f6c 	cmnvs	r8, ip, ror #30
    19ec:	706f5f6c 	rsbvc	r5, pc, ip, ror #30
    19f0:	45006e65 	strmi	r6, [r0, #-3685]	; 0xe65
    19f4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    19f8:	45004135 	strmi	r4, [r0, #-309]	; 0x135
    19fc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    1a00:	67695a65 	strbvs	r5, [r9, -r5, ror #20]!
    1a04:	00656562 	rsbeq	r6, r5, r2, ror #10
    1a08:	69566148 	ldmdbvs	r6, {r3, r6, r8, sp, lr}^
    1a0c:	5f326f4d 	svcpl	0x00326f4d
    1a10:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
    1a14:	425f6e6f 	subsmi	r6, pc, #1776	; 0x6f0
    1a18:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1a1c:	00745f72 	rsbseq	r5, r4, r2, ror pc
    1a20:	6d754e77 	ldclvs	14, cr4, [r5, #-476]!	; 0xfffffe24
    1a24:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a28:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1a2c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1a30:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1a34:	00657275 	rsbeq	r7, r5, r5, ror r2
    1a38:	5f4c5844 	svcpl	0x004c5844
    1a3c:	5f544b50 	svcpl	0x00544b50
    1a40:	47004449 	strmi	r4, [r0, -r9, asr #8]
    1a44:	5f4f4950 	svcpl	0x004f4950
    1a48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a4c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1a50:	6f697461 	svcvs	0x00697461
    1a54:	4f50006e 	svcmi	0x0050006e
    1a58:	62005452 	andvs	r5, r0, #1375731712	; 0x52000000
    1a5c:	00706d54 	rsbseq	r6, r0, r4, asr sp
    1a60:	5f434441 	svcpl	0x00434441
    1a64:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1a68:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    1a6c:	61726269 	cmnvs	r2, r9, ror #4
    1a70:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1a74:	43435200 	movtmi	r5, #12800	; 0x3200
    1a78:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1a7c:	6f43314b 	svcvs	0x0043314b
    1a80:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1a84:	52626700 	rsbpl	r6, r2, #0, 14
    1a88:	6c467663 	mcrrvs	6, 6, r7, r6, cr3
    1a8c:	47006761 	strmi	r6, [r0, -r1, ror #14]
    1a90:	5f4f4950 	svcpl	0x004f4950
    1a94:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    1a98:	50470064 	subpl	r0, r7, r4, rrx
    1a9c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    1aa0:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1aa4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1aa8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    1aac:	69725000 	ldmdbvs	r2!, {ip, lr}^
    1ab0:	3175746e 	cmncc	r5, lr, ror #8
    1ab4:	55006836 	strpl	r6, [r0, #-2102]	; 0x836
    1ab8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1abc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1ac0:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    1ac4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1ac8:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
    1acc:	544b505f 	strbpl	r5, [fp], #-95	; 0x5f
    1ad0:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1ad4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ad8:	6f4d5f4f 	svcvs	0x004d5f4f
    1adc:	415f6564 	cmpmi	pc, r4, ror #10
    1ae0:	41004e49 	tstmi	r0, r9, asr #28
    1ae4:	732f5050 	teqvc	pc, #80	; 0x50
    1ae8:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    1aec:	3033356d 	eorscc	r3, r3, sp, ror #10
    1af0:	6e754e5f 	mrcvs	14, 3, r4, cr5, cr15, {2}
    1af4:	632e7a65 	teqvs	lr, #413696	; 0x65000
    1af8:	544f4e00 	strbpl	r4, [pc], #-3584	; 1b00 <__Stack_Size+0x1700>
    1afc:	62415f45 	subvs	r5, r1, #276	; 0x114
    1b00:	5a626700 	bpl	189b708 <__Stack_Size+0x189b308>
    1b04:	65526769 	ldrbvs	r6, [r2, #-1897]	; 0x769
    1b08:	75006461 	strvc	r6, [r0, #-1121]	; 0x461
    1b0c:	616c6544 	cmnvs	ip, r4, asr #10
    1b10:	61450079 	hvcvs	20489	; 0x5009
    1b14:	454c7973 	strbmi	r7, [ip, #-2419]	; 0x973
    1b18:	4f4e0044 	svcmi	0x004e0044
    1b1c:	415f4554 	cmpmi	pc, r4, asr r5	; <UNPREDICTABLE>
    1b20:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    1b24:	44454c74 	strbmi	r4, [r5], #-3188	; 0xc74
    1b28:	43435200 	movtmi	r5, #12800	; 0x3200
    1b2c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1b30:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1b34:	42525245 	subsmi	r5, r2, #1342177284	; 0x50000004
    1b38:	4f5f5449 	svcmi	0x005f5449
    1b3c:	48524556 	ldmdami	r2, {r1, r2, r4, r6, r8, sl, lr}^
    1b40:	00544145 	subseq	r4, r4, r5, asr #2
    1b44:	5f756370 	svcpl	0x00756370
    1b48:	5f747570 	svcpl	0x00747570
    1b4c:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
    1b50:	6d755300 	ldclvs	3, cr5, [r5, #-0]
    1b54:	75530058 	ldrbvc	r0, [r3, #-88]	; 0x58
    1b58:	5500596d 	strpl	r5, [r0, #-2413]	; 0x96d
    1b5c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1b60:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1b64:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1b68:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    1b6c:	64006572 	strvs	r6, [r0], #-1394	; 0x572
    1b70:	635f6c78 	cmpvs	pc, #120, 24	; 0x7800
    1b74:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    1b78:	47006572 	smlsdxmi	r0, r2, r5, r6
    1b7c:	5f4f4950 	svcpl	0x004f4950
    1b80:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1b84:	5f46415f 	svcpl	0x0046415f
    1b88:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
    1b8c:	49425252 	stmdbmi	r2, {r1, r4, r6, r9, ip, lr}^
    1b90:	48435f54 	stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1b94:	534b4345 	movtpl	r4, #45893	; 0xb345
    1b98:	67004d55 	smlsdvs	r0, r5, sp, r4
    1b9c:	6c784462 	cfldrdvs	mvd4, [r8], #-392	; 0xfffffe78
    1ba0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1ba4:	61420065 	cmpvs	r2, r5, rrx
    1ba8:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
    1bac:	6f4d5f79 	svcvs	0x004d5f79
    1bb0:	6f74696e 	svcvs	0x0074696e
    1bb4:	6c415f72 	mcrrvs	15, 7, r5, r1, cr2
    1bb8:	006d7261 	rsbeq	r7, sp, r1, ror #4
    1bbc:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
    1bc0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1bc4:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1bc8:	70626700 	rsbvc	r6, r2, r0, lsl #14
    1bcc:	426c7844 	rsbmi	r7, ip, #68, 16	; 0x440000
    1bd0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1bd4:	4f4e0072 	svcmi	0x004e0072
    1bd8:	425f4554 	subsmi	r4, pc, #84, 10	; 0x15000000
    1bdc:	74530062 	ldrbvc	r0, [r3], #-98	; 0x62
    1be0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    1be4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1be8:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
    1bec:	7a756200 	bvc	1d5a3f4 <__Stack_Size+0x1d59ff4>
    1bf0:	5f64657a 	svcpl	0x0064657a
    1bf4:	65746f6e 	ldrbvs	r6, [r4, #-3950]!	; 0xf6e
    1bf8:	6400655f 	strvs	r6, [r0], #-1375	; 0x55f
    1bfc:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1c00:	635f6c61 	cmpvs	pc, #24832	; 0x6100
    1c04:	65736f6c 	ldrbvs	r6, [r3, #-3948]!	; 0xf6c
    1c08:	52524500 	subspl	r4, r2, #0, 10
    1c0c:	5f544942 	svcpl	0x00544942
    1c10:	5245564f 	subpl	r5, r5, #82837504	; 0x4f00000
    1c14:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
    1c18:	7a756200 	bvc	1d5a420 <__Stack_Size+0x1d5a020>
    1c1c:	5f64657a 	svcpl	0x0064657a
    1c20:	65746f6e 	ldrbvs	r6, [r4, #-3950]!	; 0xf6e
    1c24:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
    1c28:	68437465 	stmdavs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1c2c:	47007261 	strmi	r7, [r0, -r1, ror #4]
    1c30:	5f4f4950 	svcpl	0x004f4950
    1c34:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1c38:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1c3c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1c40:	5f434441 	svcpl	0x00434441
    1c44:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1c48:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    1c4c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1c50:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    1c54:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c58:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1c5c:	6f4d5f4f 	svcvs	0x004d5f4f
    1c60:	415f6564 	cmpmi	pc, r4, ror #10
    1c64:	50505f46 	subspl	r5, r0, r6, asr #30
    1c68:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    1c6c:	7265745f 	rsbvc	r7, r5, #1593835520	; 0x5f000000
    1c70:	616e696d 	cmnvs	lr, sp, ror #18
    1c74:	45006574 	strmi	r6, [r0, #-1396]	; 0x574
    1c78:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1c7c:	00745f44 	rsbseq	r5, r4, r4, asr #30
    1c80:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1c84:	6f575f54 	svcvs	0x00575f54
    1c88:	654c6472 	strbvs	r6, [ip, #-1138]	; 0x472
    1c8c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1c90:	544f4e00 	strbpl	r4, [pc], #-3584	; 1c98 <__Stack_Size+0x1898>
    1c94:	73435f45 	movtvc	r5, #16197	; 0x3f45
    1c98:	75637000 	strbvc	r7, [r3, #-0]!
    1c9c:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
    1ca0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1ca4:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    1ca8:	43435200 	movtmi	r5, #12800	; 0x3200
    1cac:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1cb0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1cb4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1cb8:	53007375 	movwpl	r7, #885	; 0x375
    1cbc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1cc0:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    1cc4:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    1cc8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    1ccc:	75614200 	strbvc	r4, [r1, #-512]!	; 0x200
    1cd0:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
    1cd4:	58445f65 	stmdapl	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    1cd8:	5355004c 	cmppl	r5, #76	; 0x4c
    1cdc:	5f545241 	svcpl	0x00545241
    1ce0:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
    1ce4:	76007974 			; <UNDEFINED> instruction: 0x76007974
    1ce8:	00323375 	eorseq	r3, r2, r5, ror r3
    1cec:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    1cf0:	0062445f 	rsbeq	r4, r2, pc, asr r4
    1cf4:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    1cf8:	0073445f 	rsbseq	r4, r3, pc, asr r4
    1cfc:	5f434352 	svcpl	0x00434352
    1d00:	4b4c4350 	blmi	1312a48 <__Stack_Size+0x1312648>
    1d04:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1d08:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d0c:	5f62677a 	svcpl	0x0062677a
    1d10:	5f6c6168 	svcpl	0x006c6168
    1d14:	41007872 	tstmi	r0, r2, ror r8
    1d18:	525f4344 	subspl	r4, pc, #68, 6	; 0x10000001
    1d1c:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
    1d20:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
    1d24:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1d28:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
    1d2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d30:	50706267 	rsbspl	r6, r0, r7, ror #4
    1d34:	75427563 	strbvc	r7, [r2, #-1379]	; 0x563
    1d38:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1d3c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1d40:	6f4d5f4f 	svcvs	0x004d5f4f
    1d44:	4f5f6564 	svcmi	0x005f6564
    1d48:	4f5f7475 	svcmi	0x005f7475
    1d4c:	78540044 	ldmdavc	r4, {r2, r6}^
    1d50:	726f5744 	rsbvc	r5, pc, #68, 14	; 0x1100000
    1d54:	00363164 	eorseq	r3, r6, r4, ror #2
    1d58:	63506267 	cmpvs	r0, #1879048198	; 0x70000006
    1d5c:	69725775 	ldmdbvs	r2!, {r0, r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    1d60:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
    1d64:	5f45544f 	svcpl	0x0045544f
    1d68:	55006245 	strpl	r6, [r0, #-581]	; 0x245
    1d6c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1d70:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1d74:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
    1d78:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    1d7c:	75705f64 	ldrbvc	r5, [r0, #-3940]!	; 0xf64
    1d80:	61686374 	smcvs	34356	; 0x8634
    1d84:	53550072 	cmppl	r5, #114	; 0x72
    1d88:	5f545241 	svcpl	0x00545241
    1d8c:	6f435449 	svcvs	0x00435449
    1d90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d94:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1d98:	70535f4f 	subsvc	r5, r3, pc, asr #30
    1d9c:	5f646565 	svcpl	0x00646565
    1da0:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
    1da4:	5355007a 	cmppl	r5, #122	; 0x7a
    1da8:	5f545241 	svcpl	0x00545241
    1dac:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1db0:	00666544 	rsbeq	r6, r6, r4, asr #10
    1db4:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
    1db8:	63615076 	cmnvs	r1, #118	; 0x76
    1dbc:	4e74656b 	cdpmi	5, 7, cr6, cr4, cr11, {3}
    1dc0:	73006d75 	movwvc	r6, #3445	; 0xd75
    1dc4:	705f6474 	subsvc	r6, pc, r4, ror r4	; <UNPREDICTABLE>
    1dc8:	00737475 	rsbseq	r7, r3, r5, ror r4
    1dcc:	5f6c7864 	svcpl	0x006c7864
    1dd0:	6f636572 	svcvs	0x00636572
    1dd4:	00726576 	rsbseq	r6, r2, r6, ror r5
    1dd8:	4f495047 	svcmi	0x00495047
    1ddc:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1de4 <__Stack_Size+0x19e4>
    1de0:	754f5f65 	strbvc	r5, [pc, #-3941]	; e83 <__Stack_Size+0xa83>
    1de4:	50505f74 	subspl	r5, r0, r4, ror pc
    1de8:	52524500 	subspl	r4, r2, #0, 10
    1dec:	5f544942 	svcpl	0x00544942
    1df0:	4c474e41 	mcrrmi	14, 4, r4, r7, cr1
    1df4:	4e620045 	cdpmi	0, 6, cr0, cr2, cr5, {2}
    1df8:	52006d75 	andpl	r6, r0, #7488	; 0x1d40
    1dfc:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1e00:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1e04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e08:	53550067 	cmppl	r5, #103	; 0x67
    1e0c:	5f545241 	svcpl	0x00545241
    1e10:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1e14:	43435200 	movtmi	r5, #12800	; 0x3200
    1e18:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    1e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e20:	67006769 	strvs	r6, [r0, -r9, ror #14]
    1e24:	6c78446c 	cfldrdvs	mvd4, [r8], #-432	; 0xfffffe50
    1e28:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1e2c:	4374756f 	cmnmi	r4, #465567744	; 0x1bc00000
    1e30:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1e34:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
    1e38:	69506d75 	ldmdbvs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, sp, lr}^
    1e3c:	44410078 	strbmi	r0, [r1], #-120	; 0x78
    1e40:	61445f43 	cmpvs	r4, r3, asr #30
    1e44:	6c416174 	stfvse	f6, [r1], {116}	; 0x74
    1e48:	006e6769 	rsbeq	r6, lr, r9, ror #14
    1e4c:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    1e50:	0073465f 	rsbseq	r4, r3, pc, asr r6
    1e54:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
    1e58:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1e5c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1e60:	5f62677a 	svcpl	0x0062677a
    1e64:	5f6c6168 	svcpl	0x006c6168
    1e68:	67007874 	smlsdxvs	r0, r4, r8, r7
    1e6c:	76635262 	strbtvc	r5, [r3], -r2, ror #4
    1e70:	6b636150 	blvs	18da3b8 <__Stack_Size+0x18d9fb8>
    1e74:	67007465 	strvs	r7, [r0, -r5, ror #8]
    1e78:	7563506c 	strbvc	r5, [r3, #-108]!	; 0x6c
    1e7c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1e80:	4374756f 	cmnmi	r4, #465567744	; 0x1bc00000
    1e84:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1e88:	73007265 	movwvc	r7, #613	; 0x265
    1e8c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    1e90:	756f635f 	strbvc	r6, [pc, #-863]!	; 1b39 <__Stack_Size+0x1739>
    1e94:	6f64746e 	svcvs	0x0064746e
    1e98:	625f6e77 	subsvs	r6, pc, #1904	; 0x770
    1e9c:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
    1ea0:	44410072 	strbmi	r0, [r1], #-114	; 0x72
    1ea4:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1ea8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1eac:	49520066 	ldmdbmi	r2, {r1, r2, r5, r6}^
    1eb0:	00544847 	subseq	r4, r4, r7, asr #16
    1eb4:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    1eb8:	0062475f 	rsbeq	r4, r2, pc, asr r7
    1ebc:	4f495047 	svcmi	0x00495047
    1ec0:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1ec4:	616d6552 	cmnvs	sp, r2, asr r5
    1ec8:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1ecc:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ed0:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    1ed4:	0073475f 	rsbseq	r4, r3, pc, asr r7
    1ed8:	42525245 	subsmi	r5, r2, #1342177284	; 0x50000004
    1edc:	525f5449 	subspl	r5, pc, #1224736768	; 0x49000000
    1ee0:	45474e41 	strbmi	r4, [r7, #-3649]	; 0xe41
    1ee4:	6d754e00 	ldclvs	14, cr4, [r5, #-0]
    1ee8:	42766352 	rsbsmi	r6, r6, #1207959553	; 0x48000001
    1eec:	00657479 	rsbeq	r7, r5, r9, ror r4
    1ef0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ef4:	61425f54 	cmpvs	r2, r4, asr pc
    1ef8:	61526475 	cmpvs	r2, r5, ror r4
    1efc:	45006574 	strmi	r6, [r0, #-1396]	; 0x574
    1f00:	50797361 	rsbspl	r7, r9, r1, ror #6
    1f04:	5f74726f 	svcpl	0x0074726f
    1f08:	53550073 	cmppl	r5, #115	; 0x73
    1f0c:	5f545241 	svcpl	0x00545241
    1f10:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1f14:	52776700 	rsbspl	r6, r7, #0, 14
    1f18:	61447663 	cmpvs	r4, r3, ror #12
    1f1c:	69006174 	stmdbvs	r0, {r2, r4, r5, r6, r8, sp, lr}
    1f20:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1f24:	69725000 	ldmdbvs	r2!, {ip, lr}^
    1f28:	6843746e 	stmdavs	r3, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1f2c:	64007261 	strvs	r7, [r0], #-609	; 0x261
    1f30:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1f34:	745f6c61 	ldrbvc	r6, [pc], #-3169	; 1f3c <__Stack_Size+0x1b3c>
    1f38:	50470078 	subpl	r0, r7, r8, ror r0
    1f3c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f40:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f44:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f48:	61746144 	cmnvs	r4, r4, asr #2
    1f4c:	00746942 	rsbseq	r6, r4, r2, asr #18
    1f50:	4349564e 	movtmi	r5, #38478	; 0x964e
    1f54:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1f58:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    1f5c:	6154726f 	cmpvs	r4, pc, ror #4
    1f60:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1f64:	50646e53 	rsbpl	r6, r4, r3, asr lr
    1f68:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    1f6c:	43520074 	cmpmi	r2, #116	; 0x74
    1f70:	50415f43 	subpl	r5, r1, r3, asr #30
    1f74:	65503242 	ldrbvs	r3, [r0, #-578]	; 0x242
    1f78:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1f7c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f80:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    1f84:	69725000 	ldmdbvs	r2!, {ip, lr}^
    1f88:	3373746e 	cmncc	r3, #1845493760	; 0x6e000000
    1f8c:	41006432 	tstmi	r0, r2, lsr r4
    1f90:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    1f94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f98:	61727567 	cmnvs	r2, r7, ror #10
    1f9c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1fa0:	69725000 	ldmdbvs	r2!, {ip, lr}^
    1fa4:	3375746e 	cmncc	r5, #1845493760	; 0x6e000000
    1fa8:	64006432 	strvs	r6, [r0], #-1074	; 0x432
    1fac:	725f6c78 	subsvc	r6, pc, #120, 24	; 0x7800
    1fb0:	5f646165 	svcpl	0x00646165
    1fb4:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
    1fb8:	616c5000 	cmnvs	ip, r0
    1fbc:	746f4e79 	strbtvc	r4, [pc], #-3705	; 1fc4 <__Stack_Size+0x1bc4>
    1fc0:	78640065 	stmdavc	r4!, {r0, r2, r5, r6}^
    1fc4:	61685f6c 	cmnvs	r8, ip, ror #30
    1fc8:	65735f6c 	ldrbvs	r5, [r3, #-3948]!	; 0xf6c
    1fcc:	69745f74 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1fd0:	756f656d 	strbvc	r6, [pc, #-1389]!	; 1a6b <__Stack_Size+0x166b>
    1fd4:	4e6c0074 	mcrmi	0, 3, r0, cr12, cr4, {3}
    1fd8:	00536d75 	subseq	r6, r3, r5, ror sp
    1fdc:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
    1fe0:	4d530031 	ldclmi	0, cr0, [r3, #-196]	; 0xffffff3c
    1fe4:	00325250 	eorseq	r5, r2, r0, asr r2
    1fe8:	5f434441 	svcpl	0x00434441
    1fec:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	656e6f74 	strbvs	r6, [lr, #-3956]!	; 0xf74
    1ffc:	76635200 	strbtvc	r5, [r3], -r0, lsl #4
    2000:	006d754e 	rsbeq	r7, sp, lr, asr #10
    2004:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2008:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
    200c:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
    2010:	4c007374 	stcmi	3, cr7, [r0], {116}	; 0x74
    2014:	00524b43 	subseq	r4, r2, r3, asr #22
    2018:	4f495047 	svcmi	0x00495047
    201c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2020:	73746942 	cmnvc	r4, #1081344	; 0x108000
    2024:	43444100 	movtmi	r4, #16640	; 0x4100
    2028:	6163535f 	cmnvs	r3, pc, asr r3
    202c:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
    2030:	646f4d76 	strbtvs	r4, [pc], #-3446	; 2038 <__Stack_Size+0x1c38>
    2034:	62670065 	rsbvs	r0, r7, #101	; 0x65
    2038:	61507852 	cmpvs	r0, r2, asr r8
    203c:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    2040:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2044:	4d006874 	stcmi	8, cr6, [r0, #-464]	; 0xfffffe30
    2048:	00587861 	subseq	r7, r8, r1, ror #16
    204c:	5978614d 	ldmdbpl	r8!, {r0, r2, r3, r6, r8, sp, lr}^
    2050:	43444100 	movtmi	r4, #16640	; 0x4100
    2054:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2058:	756e6974 	strbvc	r6, [lr, #-2420]!	; 0x974
    205c:	4373756f 	cmnmi	r3, #465567744	; 0x1bc00000
    2060:	4d766e6f 	ldclmi	14, cr6, [r6, #-444]!	; 0xfffffe44
    2064:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2068:	726f5045 	rsbvc	r5, pc, #69	; 0x45
    206c:	655f4474 	ldrbvs	r4, [pc, #-1140]	; 1c00 <__Stack_Size+0x1800>
    2070:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    2074:	656c635f 	strbvs	r6, [ip, #-863]!	; 0x35f
    2078:	735f7261 	cmpvc	pc, #268435462	; 0x10000006
    207c:	70746174 	rsbsvc	r6, r4, r4, ror r1
    2080:	6d00746b 	cfstrsvs	mvf7, [r0, #-428]	; 0xfffffe54
    2084:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
    2088:	4e006874 	mcrmi	8, 0, r6, cr0, cr4, {3}
    208c:	5f434956 	svcpl	0x00434956
    2090:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2094:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    2098:	6f697461 	svcvs	0x00697461
    209c:	6552006e 	ldrbvs	r0, [r2, #-110]	; 0x6e
    20a0:	52496461 	subpl	r6, r9, #1627389952	; 0x61000000
    20a4:	43444100 	movtmi	r4, #16640	; 0x4100
    20a8:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    20ac:	61437465 	cmpvs	r3, r5, ror #8
    20b0:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    20b4:	6f697461 	svcvs	0x00697461
    20b8:	5447006e 	strbpl	r0, [r7], #-110	; 0x6e
    20bc:	4c005250 	sfmmi	f5, 4, [r0], {80}	; 0x50
    20c0:	655f4445 	ldrbvs	r4, [pc, #-1093]	; 1c83 <__Stack_Size+0x1883>
    20c4:	65537700 	ldrbvs	r7, [r3, #-1792]	; 0x700
    20c8:	6144746e 	cmpvs	r4, lr, ror #8
    20cc:	70006174 	andvc	r6, r0, r4, ror r1
    20d0:	685f7563 	ldmdavs	pc, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    20d4:	635f6c61 	cmpvs	pc, #24832	; 0x6100
    20d8:	65736f6c 	ldrbvs	r6, [r3, #-3948]!	; 0xf6c
    20dc:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    20e0:	5000745f 	andpl	r7, r0, pc, asr r4
    20e4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    20e8:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    20ec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    20f0:	6e007375 	mcrvs	3, 0, r7, cr0, cr5, {3}
    20f4:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    20f8:	6c786400 	cfldrdvs	mvd6, [r8], #-0
    20fc:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
    2100:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    2104:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    2108:	41535500 	cmpmi	r3, r0, lsl #10
    210c:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    2110:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2114:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    2118:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    211c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
    2120:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
    2124:	53550073 	cmppl	r5, #115	; 0x73
    2128:	5f545241 	svcpl	0x00545241
    212c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
    2130:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
    2134:	00617461 	rsbeq	r7, r1, r1, ror #8
    2138:	7a7a7542 	bvc	1e9f648 <__Stack_Size+0x1e9f248>
    213c:	53006465 	movwpl	r6, #1125	; 0x465
    2140:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2144:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    2148:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    214c:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
    2150:	63700064 	cmnvs	r0, #100	; 0x64
    2154:	65745f75 	ldrbvs	r5, [r4, #-3957]!	; 0xf75
    2158:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
    215c:	00657461 	rsbeq	r7, r5, r1, ror #8
    2160:	49766564 	ldmdbmi	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    2164:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    2168:	75637000 	strbvc	r7, [r3, #-0]!
    216c:	6565705f 	strbvs	r7, [r5, #-95]!	; 0x5f
    2170:	75715f6b 	ldrbvc	r5, [r1, #-3947]!	; 0xf6b
    2174:	00657565 	rsbeq	r7, r5, r5, ror #10
    2178:	5f434352 	svcpl	0x00434352
    217c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2180:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    2184:	6f697461 	svcvs	0x00697461
    2188:	6967006e 	stmdbvs	r7!, {r1, r2, r3, r5, r6}^
    218c:	55737542 	ldrbpl	r7, [r3, #-1346]!	; 0x542
    2190:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
    2194:	43444100 	movtmi	r4, #16640	; 0x4100
    2198:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    219c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    21a0:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    21a4:	61726269 	cmnvs	r2, r9, ror #4
    21a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    21ac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    21b0:	62007375 	andvs	r7, r0, #-738197503	; 0xd4000001
    21b4:	6f747475 	svcvs	0x00747475
    21b8:	5355006e 	cmppl	r5, #110	; 0x6e
    21bc:	5f545241 	svcpl	0x00545241
    21c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21c4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    21c8:	6f697461 	svcvs	0x00697461
    21cc:	5045006e 	subpl	r0, r5, lr, rrx
    21d0:	3154524f 	cmpcc	r4, pc, asr #4
    21d4:	50450031 	subpl	r0, r5, r1, lsr r0
    21d8:	3154524f 	cmpcc	r4, pc, asr #4
    21dc:	52450035 	subpl	r0, r5, #53	; 0x35
    21e0:	54494252 	strbpl	r4, [r9], #-594	; 0x252
    21e4:	4c4f565f 	mcrrmi	6, 5, r5, pc, cr15
    21e8:	45474154 	strbmi	r4, [r7, #-340]	; 0x154
    21ec:	73795300 	cmnvc	r9, #0, 6
    21f0:	6b636954 	blvs	18dc748 <__Stack_Size+0x18dc348>
    21f4:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    21f8:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    21fc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2200:	50006e6f 	andpl	r6, r0, pc, ror #28
    2204:	52474f52 	subpl	r4, r7, #328	; 0x148
    2208:	45004d41 	strmi	r4, [r0, #-3393]	; 0xd41
    220c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    2210:	64004131 	strvs	r4, [r0], #-305	; 0x131
    2214:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    2218:	725f6c61 	subsvc	r6, pc, #24832	; 0x6100
    221c:	78640078 	stmdavc	r4!, {r3, r4, r5, r6}^
    2220:	69705f6c 	ldmdbvs	r0!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    2224:	6400676e 	strvs	r6, [r0], #-1902	; 0x76e
    2228:	685f6c78 	ldmdavs	pc, {r3, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    222c:	635f6c61 	cmpvs	pc, #24832	; 0x6100
    2230:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2234:	6d756e00 	ldclvs	14, cr6, [r5, #-0]
    2238:	6b636150 	blvs	18da780 <__Stack_Size+0x18da380>
    223c:	67007465 	strvs	r7, [r0, -r5, ror #8]
    2240:	695a7062 	ldmdbvs	sl, {r1, r5, r6, ip, sp, lr}^
    2244:	66754267 	ldrbtvs	r4, [r5], -r7, ror #4
    2248:	00726566 	rsbseq	r6, r2, r6, ror #10
    224c:	5f434441 	svcpl	0x00434441
    2250:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2254:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2258:	67697254 			; <UNDEFINED> instruction: 0x67697254
    225c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2260:	4f504500 	svcmi	0x00504500
    2264:	31325452 	teqcc	r2, r2, asr r4
    2268:	52524500 	subspl	r4, r2, #0, 10
    226c:	5f544942 	svcpl	0x00544942
    2270:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
    2274:	54435552 	strbpl	r5, [r3], #-1362	; 0x552
    2278:	004e4f49 	subeq	r4, lr, r9, asr #30
    227c:	524f5045 	subpl	r5, pc, #69	; 0x45
    2280:	00353254 	eorseq	r3, r5, r4, asr r2
    2284:	726f5045 	rsbvc	r5, pc, #69	; 0x45
    2288:	655f4174 	ldrbvs	r4, [pc, #-372]	; 211c <__Stack_Size+0x1d1c>
    228c:	4f504500 	svcmi	0x00504500
    2290:	41325452 	teqmi	r2, r2, asr r4
    2294:	55425600 	strbpl	r5, [r2, #-1536]	; 0x600
    2298:	50450053 	subpl	r0, r5, r3, asr r0
    229c:	4174726f 	cmnmi	r4, pc, ror #4
    22a0:	4500745f 	strmi	r7, [r0, #-1119]	; 0x45f
    22a4:	50797361 	rsbspl	r7, r9, r1, ror #6
    22a8:	5f74726f 	svcpl	0x0074726f
    22ac:	78640074 	stmdavc	r4!, {r2, r4, r5, r6}^
    22b0:	78725f6c 	ldmdavc	r2!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    22b4:	6361705f 	cmnvs	r1, #95	; 0x5f
    22b8:	0074656b 	rsbseq	r6, r4, fp, ror #10
    22bc:	5f434352 	svcpl	0x00434352
    22c0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    22c4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    22c8:	756f534b 	strbvc	r5, [pc, #-843]!	; 1f85 <__Stack_Size+0x1b85>
    22cc:	00656372 	rsbeq	r6, r5, r2, ror r3
    22d0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    22d4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    22d8:	75637000 	strbvc	r7, [r3, #-0]!
    22dc:	656c635f 	strbvs	r6, [ip, #-863]!	; 0x35f
    22e0:	715f7261 	cmpvc	pc, r1, ror #4
    22e4:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0x575
    22e8:	4f504500 	svcmi	0x00504500
    22ec:	31335452 	teqcc	r3, r2, asr r4
    22f0:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
    22f4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    22f8:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
    22fc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2300:	50450073 	subpl	r0, r5, r3, ror r0
    2304:	3354524f 	cmpcc	r4, #-268435452	; 0xf0000004
    2308:	68630041 	stmdavs	r3!, {r0, r6}^
    230c:	736b6365 	cmnvc	fp, #-1811939327	; 0x94000001
    2310:	41006d75 	tstmi	r0, r5, ror sp
    2314:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2318:	0074696e 	rsbseq	r6, r4, lr, ror #18
    231c:	6f727245 	svcvs	0x00727245
    2320:	61745372 	cmnvs	r4, r2, ror r3
    2324:	00737574 	rsbseq	r7, r3, r4, ror r5
    2328:	5f6c7864 	svcpl	0x006c7864
    232c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2330:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
    2334:	4700657a 	smlsdxmi	r0, sl, r5, r6
    2338:	5f4f4950 	svcpl	0x004f4950
    233c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2340:	61655200 	cmnvs	r5, r0, lsl #4
    2344:	616e4164 	cmnvs	lr, r4, ror #2
    2348:	00676f6c 	rsbeq	r6, r7, ip, ror #30
    234c:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    2350:	745f3874 	ldrbvc	r3, [pc], #-2164	; 2358 <__Stack_Size+0x1f58>
    2354:	41545300 	cmpmi	r4, r0, lsl #6
    2358:	45005452 	strmi	r5, [r0, #-1106]	; 0x452
    235c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    2360:	47003134 	smladxmi	r0, r4, r1, r3
    2364:	5f4f4950 	svcpl	0x004f4950
    2368:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    236c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2370:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
    2374:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    2378:	4c003534 	cfstr32mi	mvfx3, [r0], {52}	; 0x34
    237c:	00544645 	subseq	r4, r4, r5, asr #12
    2380:	62727265 	rsbsvs	r7, r2, #1342177286	; 0x50000006
    2384:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
    2388:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    238c:	67004134 	smladxvs	r0, r4, r1, r4
    2390:	736e4962 	cmnvc	lr, #1605632	; 0x188000
    2394:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2398:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    239c:	6b636150 	blvs	18da8e4 <__Stack_Size+0x18da4e4>
    23a0:	50007465 	andpl	r7, r0, r5, ror #8
    23a4:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
    23a8:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    23ac:	63634170 	cmnvs	r3, #112, 2
    23b0:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    23b4:	4100646d 	tstmi	r0, sp, ror #8
    23b8:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    23bc:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    23c0:	5f4f4950 	svcpl	0x004f4950
    23c4:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    23c8:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    23cc:	4f4e0073 	svcmi	0x004e0073
    23d0:	415f4554 	cmpmi	pc, r4, asr r5	; <UNPREDICTABLE>
    23d4:	544f4e00 	strbpl	r4, [pc], #-3584	; 23dc <__Stack_Size+0x1fdc>
    23d8:	00425f45 	subeq	r5, r2, r5, asr #30
    23dc:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    23e0:	4e00435f 	mcrmi	3, 0, r4, cr0, cr15, {2}
    23e4:	5f45544f 	svcpl	0x0045544f
    23e8:	4f4e0044 	svcmi	0x004e0044
    23ec:	455f4554 	ldrbmi	r4, [pc, #-1364]	; 1ea0 <__Stack_Size+0x1aa0>
    23f0:	544f4e00 	strbpl	r4, [pc], #-3584	; 23f8 <__Stack_Size+0x1ff8>
    23f4:	00465f45 	subeq	r5, r6, r5, asr #30
    23f8:	45544f4e 	ldrbmi	r4, [r4, #-3918]	; 0xf4e
    23fc:	5200475f 	andpl	r4, r0, #24903680	; 0x17c0000
    2400:	505f4343 	subspl	r4, pc, r3, asr #6
    2404:	6d434c4c 	stclvs	12, cr4, [r3, #-304]	; 0xfffffed0
    2408:	61760064 	cmnvs	r6, r4, rrx
    240c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2410:	5f434352 	svcpl	0x00434352
    2414:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
    2418:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    241c:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    2420:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    2424:	50450070 	subpl	r0, r5, r0, ror r0
    2428:	3554524f 	ldrbcc	r5, [r4, #-591]	; 0x24f
    242c:	50450031 	subpl	r0, r5, r1, lsr r0
    2430:	3554524f 	ldrbcc	r5, [r4, #-591]	; 0x24f
    2434:	6f430035 	svcvs	0x00430035
    2438:	00726f6c 	rsbseq	r6, r2, ip, ror #30
    243c:	4f495047 	svcmi	0x00495047
    2440:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 2448 <__Stack_Size+0x2048>
    2444:	53550065 	cmppl	r5, #101	; 0x65
    2448:	5f545241 	svcpl	0x00545241
    244c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2450:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    2454:	69745f74 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2458:	756f656d 	strbvc	r6, [pc, #-1389]!	; 1ef3 <__Stack_Size+0x1af3>
    245c:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
    2460:	79530075 	ldmdbvc	r3, {r0, r2, r4, r5, r6}^
    2464:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2468:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
    246c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2470:	6e006769 	cdpvs	7, 0, cr6, cr0, cr9, {3}
    2474:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2478:	61655200 	cmnvs	r5, r0, lsl #4
    247c:	74754264 	ldrbtvc	r4, [r5], #-612	; 0x264
    2480:	006e6f74 	rsbeq	r6, lr, r4, ror pc
    2484:	4f495047 	svcmi	0x00495047
    2488:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    248c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2490:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2494:	4f504500 	svcmi	0x00504500
    2498:	31365452 	teqcc	r6, r2, asr r4
    249c:	4f504500 	svcmi	0x00504500
    24a0:	35365452 	ldrcc	r5, [r6, #-1106]!	; 0x452
    24a4:	41535500 	cmpmi	r3, r0, lsl #10
    24a8:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    24ac:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    24b0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b4:	45006665 	strmi	r6, [r0, #-1637]	; 0x665
    24b8:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    24bc:	48004136 	stmdami	r0, {r1, r2, r4, r5, r8, lr}
    24c0:	4d695661 	stclmi	6, cr5, [r9, #-388]!	; 0xfffffe7c
    24c4:	525f326f 	subspl	r3, pc, #-268435450	; 0xf0000006
    24c8:	6f696765 	svcvs	0x00696765
    24cc:	00745f6e 	rsbseq	r5, r4, lr, ror #30
    24d0:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
    24d4:	72724574 	rsbsvc	r4, r2, #116, 10	; 0x1d000000
    24d8:	6f43726f 	svcvs	0x0043726f
    24dc:	67006564 	strvs	r6, [r0, -r4, ror #10]
    24e0:	67695a62 	strbvs	r5, [r9, -r2, ror #20]!
    24e4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    24e8:	78640065 	stmdavc	r4!, {r0, r2, r5, r6}^
    24ec:	65675f6c 	strbvs	r5, [r7, #-3948]!	; 0xf6c
    24f0:	78725f74 	ldmdavc	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    24f4:	6b636170 	blvs	18daabc <__Stack_Size+0x18da6bc>
    24f8:	705f7465 	subsvc	r7, pc, r5, ror #8
    24fc:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
    2500:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
    2504:	6e694d00 	cdpvs	13, 6, cr4, cr9, cr0, {0}
    2508:	694d0058 	stmdbvs	sp, {r3, r4, r6}^
    250c:	5000596e 	andpl	r5, r0, lr, ror #18
    2510:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
    2514:	00683875 	rsbeq	r3, r8, r5, ror r8
    2518:	5f434441 	svcpl	0x00434441
    251c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2520:	65766e6f 	ldrbvs	r6, [r6, #-3695]!	; 0xe6f
    2524:	6f697372 	svcvs	0x00697372
    2528:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    252c:	47006575 	smlsdxmi	r0, r5, r5, r6
    2530:	5f4f4950 	svcpl	0x004f4950
    2534:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    2538:	4d325f64 	ldcmi	15, cr5, [r2, #-400]!	; 0xfffffe70
    253c:	47007a48 	strmi	r7, [r0, -r8, asr #20]
    2540:	534f4950 	movtpl	r4, #63824	; 0xf950
    2544:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
    2548:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    254c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2550:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2554:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2558:	7864006e 	stmdavc	r4!, {r1, r2, r3, r5, r6}^
    255c:	65675f6c 	strbvs	r5, [r7, #-3948]!	; 0xf6c
    2560:	78725f74 	ldmdavc	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2564:	6b636170 	blvs	18dab2c <__Stack_Size+0x18da72c>
    2568:	6c5f7465 	cfldrdvs	mvd7, [pc], {101}	; 0x65
    256c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2570:	62670068 	rsbvs	r0, r7, #104	; 0x68
    2574:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    2578:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    257c:	6c007375 	stcvs	3, cr7, [r0], {117}	; 0x75
    2580:	006d754e 	rsbeq	r7, sp, lr, asr #10
    2584:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
    2588:	62677a00 	rsbvs	r7, r7, #0, 20
    258c:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
    2590:	65706f5f 	ldrbvs	r6, [r0, #-3935]!	; 0xf5f
    2594:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
    2598:	6f535f43 	svcvs	0x00535f43
    259c:	61777466 	cmnvs	r7, r6, ror #8
    25a0:	74536572 	ldrbvc	r6, [r3], #-1394	; 0x572
    25a4:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    25a8:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    25ac:	7000646d 	andvc	r6, r0, sp, ror #8
    25b0:	705f7563 	subsvc	r7, pc, r3, ror #10
    25b4:	715f7475 	cmpvc	pc, r5, ror r4	; <UNPREDICTABLE>
    25b8:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0x575
    25bc:	436c6700 	cmnmi	ip, #0, 14
    25c0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    25c4:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
    25c8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    25cc:	00726574 	rsbseq	r6, r2, r4, ror r5
    25d0:	5f756370 	svcpl	0x00756370
    25d4:	5f6c6168 	svcpl	0x006c6168
    25d8:	6e65706f 	cdpvs	0, 6, cr7, cr5, cr15, {3}
    25dc:	78546200 	ldmdavc	r4, {r9, sp, lr}^
    25e0:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
    25e4:	63700061 	cmnvs	r0, #97	; 0x61
    25e8:	65675f75 	strbvs	r5, [r7, #-3957]!	; 0xf75
    25ec:	73715f74 	cmnvc	r1, #116, 30	; 0x1d0
    25f0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    25f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    25f8:	6f4d5f4f 	svcvs	0x004d5f4f
    25fc:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    2600:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
    2604:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
    2608:	4a00474e 	bmi	14348 <__Stack_Size+0x13f48>
    260c:	3152464f 	cmpcc	r2, pc, asr #12
    2610:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    2614:	4a003252 	bmi	ef64 <__Stack_Size+0xeb64>
    2618:	3352464f 	cmpcc	r2, #82837504	; 0x4f00000
    261c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
    2620:	67003452 	smlsdvs	r0, r2, r4, r3
    2624:	75635062 	strbvc	r5, [r3, #-98]!	; 0x62
    2628:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    262c:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
    2630:	544b505f 	strbpl	r5, [fp], #-95	; 0x5f
    2634:	4e454c5f 	mcrmi	12, 2, r4, cr5, cr15, {2}
    2638:	43626700 	cmnmi	r2, #0, 14
    263c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2640:	6f437265 	svcvs	0x00437265
    2644:	00746e75 	rsbseq	r6, r4, r5, ror lr
    2648:	63615070 	cmnvs	r1, #112	; 0x70
    264c:	0074656b 	rsbseq	r6, r4, fp, ror #10
    2650:	74747542 	ldrbtvc	r7, [r4], #-1346	; 0x542
    2654:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; 17ed <__Stack_Size+0x13ed>
    2658:	62677a00 	rsbvs	r7, r7, #0, 20
    265c:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
    2660:	6f6c635f 	svcvs	0x006c635f
    2664:	44006573 	strmi	r6, [r0], #-1395	; 0x573
    2668:	505f4c58 	subspl	r4, pc, r8, asr ip	; <UNPREDICTABLE>
    266c:	505f544b 	subspl	r5, pc, fp, asr #8
    2670:	00415241 	subeq	r5, r1, r1, asr #4
    2674:	5f62677a 	svcpl	0x0062677a
    2678:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    267c:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
    2680:	6e00657a 	cfrshl64vs	mvdx0, mvdx10, r6
    2684:	0065746f 	rsbeq	r7, r5, pc, ror #8
    2688:	74747542 	ldrbtvc	r7, [r4], #-1346	; 0x542
    268c:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 2694 <__Stack_Size+0x2294>
    2690:	52534200 	subspl	r4, r3, #0, 4
    2694:	444a0052 	strbmi	r0, [sl], #-82	; 0x52
    2698:	4a003152 	bmi	ebe8 <__Stack_Size+0xe7e8>
    269c:	00325244 	eorseq	r5, r2, r4, asr #4
    26a0:	3352444a 	cmpcc	r2, #1241513984	; 0x4a000000
    26a4:	52444a00 	subpl	r4, r4, #0, 20
    26a8:	61620034 	cmnvs	r2, r4, lsr r0
    26ac:	61726475 	cmnvs	r2, r5, ror r4
    26b0:	4a006574 	bmi	1bc88 <__Stack_Size+0x1b888>
    26b4:	00525153 	subseq	r5, r2, r3, asr r1
    26b8:	4f495047 	svcmi	0x00495047
    26bc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    26c0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    26c4:	6c617600 	stclvs	6, cr7, [r1], #-0
    26c8:	54006469 	strpl	r6, [r0], #-1129	; 0x469
    26cc:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
    26d0:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
    26d4:	63700043 	cmnvs	r0, #67	; 0x43
    26d8:	61685f75 	smcvs	34293	; 0x85f5
    26dc:	65735f6c 	ldrbvs	r5, [r3, #-3948]!	; 0xf6c
    26e0:	69745f74 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    26e4:	756f656d 	strbvc	r6, [pc, #-1389]!	; 217f <__Stack_Size+0x1d7f>
    26e8:	677a0074 			; <UNDEFINED> instruction: 0x677a0074
    26ec:	65745f62 	ldrbvs	r5, [r4, #-3938]!	; 0xf62
    26f0:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
    26f4:	00657461 	rsbeq	r7, r5, r1, ror #8
    26f8:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
    26fc:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2700:	62670061 	rsbvs	r0, r7, #97	; 0x61
    2704:	526c7844 	rsbpl	r7, ip, #68, 16	; 0x440000
    2708:	00646165 	rsbeq	r6, r4, r5, ror #2
    270c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2710:	65445f54 	strbvs	r5, [r4, #-3924]	; 0xf54
    2714:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2718:	43444100 	movtmi	r4, #16640	; 0x4100
    271c:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 2724 <__Stack_Size+0x2324>
    2720:	61450065 	cmpvs	r5, r5, rrx
    2724:	50457973 	subpl	r7, r5, r3, ror r9
    2728:	0074726f 	rsbseq	r7, r4, pc, ror #4
    272c:	6c616552 	cfstr64vs	mvdx6, [r1], #-328	; 0xfffffeb8
    2730:	754e7854 	strbvc	r7, [lr, #-2132]	; 0x854
    2734:	7479426d 	ldrbtvc	r4, [r9], #-621	; 0x26d
    2738:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    273c:	624e5f43 	subvs	r5, lr, #268	; 0x10c
    2740:	43664f72 	cmnmi	r6, #456	; 0x1c8
    2744:	6e6e6168 	powvsez	f6, f6, #0.0
    2748:	53006c65 	movwpl	r6, #3173	; 0xc65
    274c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    2750:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2754:	41535500 	cmpmi	r3, r0, lsl #10
    2758:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    275c:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
    2760:	46657261 	strbtmi	r7, [r5], -r1, ror #4
    2764:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
    2768:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    276c:	50006c6f 	andpl	r6, r0, pc, ror #24
    2770:	5245574f 	subpl	r5, r5, #20709376	; 0x13c0000
    2774:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    2778:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    277c:	4700676e 	strmi	r6, [r0, -lr, ror #14]
    2780:	5f4f4950 	svcpl	0x004f4950
    2784:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    2788:	30315f64 	eorscc	r5, r1, r4, ror #30
    278c:	007a484d 	rsbseq	r4, sl, sp, asr #16
    2790:	75426c67 	strbvc	r6, [r2, #-3175]	; 0xc67
    2794:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    2798:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    279c:	00726574 	rsbseq	r6, r2, r4, ror r5
    27a0:	5f434441 	svcpl	0x00434441
    27a4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27a8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27ac:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
    27b0:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    27b4:	5f003533 	svcpl	0x00003533
    27b8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    27bc:	745f3233 	ldrbvc	r3, [pc], #-563	; 27c4 <__Stack_Size+0x23c4>
    27c0:	6c6f7600 	stclvs	6, cr7, [pc], #-0	; 27c8 <__Stack_Size+0x23c8>
    27c4:	4c500074 	mrrcmi	0, 7, r0, r0, cr4	; <UNPREDICTABLE>
    27c8:	64005941 	strvs	r5, [r0], #-2369	; 0x941
    27cc:	6d5f6c78 	ldclvs	12, cr6, [pc, #-480]	; 25f4 <__Stack_Size+0x21f4>
    27d0:	77656b61 	strbvc	r6, [r5, -r1, ror #22]!
    27d4:	0064726f 	rsbeq	r7, r4, pc, ror #4
    27d8:	706d6574 	rsbvc	r6, sp, r4, ror r5
    27dc:	446c6700 	strbtmi	r6, [ip], #-1792	; 0x700
    27e0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    27e4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    27e8:	00726574 	rsbseq	r6, r2, r4, ror r5
    27ec:	5f4c5844 	svcpl	0x004c5844
    27f0:	5f544b50 	svcpl	0x00544b50
    27f4:	54534e49 	ldrbpl	r4, [r3], #-3657	; 0xe49
    27f8:	43435200 	movtmi	r5, #12800	; 0x3200
    27fc:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    2800:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2804:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2808:	61420067 	cmpvs	r2, r7, rrx
    280c:	61726475 	cmnvs	r2, r5, ror r4
    2810:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
    2814:	70005543 	andvc	r5, r0, r3, asr #10
    2818:	675f7563 	ldrbvs	r7, [pc, -r3, ror #10]
    281c:	715f7465 	cmpvc	pc, r5, ror #8
    2820:	65756575 	ldrbvs	r6, [r5, #-1397]!	; 0x575
    2824:	43435200 	movtmi	r5, #12800	; 0x3200
    2828:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    282c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2830:	47006769 	strmi	r6, [r0, -r9, ror #14]
    2834:	5f4f4950 	svcpl	0x004f4950
    2838:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    283c:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
    2840:	43444100 	movtmi	r4, #16640	; 0x4100
    2844:	6d740078 	ldclvs	0, cr0, [r4, #-480]!	; 0xfffffe20
    2848:	67657270 			; <UNDEFINED> instruction: 0x67657270
    284c:	44410031 	strbmi	r0, [r1], #-49	; 0x31
    2850:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    2854:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    2858:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    285c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    2860:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2864:	5f434441 	svcpl	0x00434441
    2868:	6f435449 	svcvs	0x00435449
    286c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2870:	43444100 	movtmi	r4, #16640	; 0x4100
    2874:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2878:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
    287c:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    2880:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    2884:	6a6e4974 	bvs	1b94e5c <__Stack_Size+0x1b94a5c>
    2888:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    288c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2890:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    2894:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2898:	41007375 	tstmi	r0, r5, ror r3
    289c:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    28a0:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    28a4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    28a8:	43444100 	movtmi	r4, #16640	; 0x4100
    28ac:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    28b0:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    28b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    28b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28bc:	31663233 	cmncc	r6, r3, lsr r2
    28c0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    28c4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    28c8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    28cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    28d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    28d4:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
    28d8:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    28dc:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
    28e0:	44410072 	strbmi	r0, [r1], #-114	; 0x72
    28e4:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    28e8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    28ec:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    28f0:	43444100 	movtmi	r4, #16640	; 0x4100
    28f4:	616e415f 	cmnvs	lr, pc, asr r1
    28f8:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    28fc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    2900:	54676f64 	strbtpl	r6, [r7], #-3940	; 0xf64
    2904:	73657268 	cmnvc	r5, #104, 4	; 0x80000006
    2908:	646c6f68 	strbtvs	r6, [ip], #-3944	; 0xf68
    290c:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
    2910:	00676966 	rsbeq	r6, r7, r6, ror #18
    2914:	5f434441 	svcpl	0x00434441
    2918:	61656c43 	cmnvs	r5, r3, asr #24
    291c:	50544972 	subspl	r4, r4, r2, ror r9
    2920:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2924:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2928:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    292c:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    2930:	41004741 	tstmi	r0, r1, asr #14
    2934:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    2938:	6f537465 	svcvs	0x00537465
    293c:	61777466 	cmnvs	r7, r6, ror #8
    2940:	74536572 	ldrbvc	r6, [r3], #-1394	; 0x572
    2944:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2948:	53766e6f 	cmnpl	r6, #1776	; 0x6f0
    294c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2950:	654e0073 	strbvs	r0, [lr, #-115]	; 0x73
    2954:	61745377 	cmnvs	r4, r7, ror r3
    2958:	41006574 	tstmi	r0, r4, ror r5
    295c:	415f4344 	cmpmi	pc, r4, asr #6
    2960:	6f6c616e 	svcvs	0x006c616e
    2964:	74615767 	strbtvc	r5, [r1], #-1895	; 0x767
    2968:	6f646863 	svcvs	0x00646863
    296c:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    2970:	43656c67 	cmnmi	r5, #26368	; 0x6700
    2974:	6e6e6168 	powvsez	f6, f6, #0.0
    2978:	6f436c65 	svcvs	0x00436c65
    297c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2980:	616e6500 	cmnvs	lr, r0, lsl #10
    2984:	73656c62 	cmnvc	r5, #25088	; 0x6200
    2988:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    298c:	69480073 	stmdbvs	r8, {r0, r1, r4, r5, r6}^
    2990:	68546867 	ldmdavs	r4, {r0, r1, r2, r5, r6, fp, sp, lr}^
    2994:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2998:	00646c6f 	rsbeq	r6, r4, pc, ror #24
    299c:	5f434441 	svcpl	0x00434441
    29a0:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    29a4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    29a8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    29ac:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    29b0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    29b4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    29b8:	74006769 	strvc	r6, [r0], #-1897	; 0x769
    29bc:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0x6d
    29c0:	61520067 	cmpvs	r2, r7, rrx
    29c4:	41006b6e 	tstmi	r0, lr, ror #22
    29c8:	415f4344 	cmpmi	pc, r4, asr #6
    29cc:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    29d0:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    29d4:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    29d8:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    29dc:	4100646d 	tstmi	r0, sp, ror #8
    29e0:	455f4344 	ldrbmi	r4, [pc, #-836]	; 26a4 <__Stack_Size+0x22a4>
    29e4:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    29e8:	546c616e 	strbtpl	r6, [ip], #-366	; 0x16e
    29ec:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
    29f0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    29f4:	4100646d 	tstmi	r0, sp, ror #8
    29f8:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    29fc:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    2a00:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2a04:	664f6465 	strbvs	r6, [pc], -r5, ror #8
    2a08:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
    2a0c:	43444100 	movtmi	r4, #16640	; 0x4100
    2a10:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2a14:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2a18:	5f434441 	svcpl	0x00434441
    2a1c:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2a20:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2a24:	67697254 			; <UNDEFINED> instruction: 0x67697254
    2a28:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2a2c:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2a30:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2a34:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2a38:	5f434441 	svcpl	0x00434441
    2a3c:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2a40:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2a44:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    2a48:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a4c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2a50:	5f434441 	svcpl	0x00434441
    2a54:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2a58:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2a5c:	67697254 			; <UNDEFINED> instruction: 0x67697254
    2a60:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2a64:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2a68:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2a6c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a70:	4c006769 	stcmi	7, cr6, [r0], {105}	; 0x69
    2a74:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    2a78:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2a7c:	00646c6f 	rsbeq	r6, r4, pc, ror #24
    2a80:	5f434441 	svcpl	0x00434441
    2a84:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2a88:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    2a8c:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    2a90:	65766e6f 	ldrbvs	r6, [r6, #-3695]!	; 0xe6f
    2a94:	6f697372 	svcvs	0x00697372
    2a98:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    2a9c:	41006575 	tstmi	r0, r5, ror r5
    2aa0:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    2aa4:	6e6e6168 	powvsez	f6, f6, #0.0
    2aa8:	52006c65 	andpl	r6, r0, #25856	; 0x6500
    2aac:	415f4343 	cmpmi	pc, r3, asr #6
    2ab0:	50324250 	eorspl	r4, r2, r0, asr r2
    2ab4:	70697265 	rsbvc	r7, r9, r5, ror #4
    2ab8:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    2abc:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    2ac0:	6d740064 	ldclvs	0, cr0, [r4, #-400]!	; 0xfffffe70
    2ac4:	67657270 			; <UNDEFINED> instruction: 0x67657270
    2ac8:	6d740032 	ldclvs	0, cr0, [r4, #-200]!	; 0xffffff38
    2acc:	67657270 			; <UNDEFINED> instruction: 0x67657270
    2ad0:	69620033 	stmdbvs	r2!, {r0, r1, r4, r5}^
    2ad4:	61747374 	cmnvs	r4, r4, ror r3
    2ad8:	00737574 	rsbseq	r7, r3, r4, ror r5
    2adc:	5f434441 	svcpl	0x00434441
    2ae0:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2ae4:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2ae8:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
    2aec:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
    2af0:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    2af4:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2afc:	44410067 	strbmi	r0, [r1], #-103	; 0x67
    2b00:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    2b04:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    2b08:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    2b0c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    2b10:	43444100 	movtmi	r4, #16640	; 0x4100
    2b14:	6a6e495f 	bvs	1b95098 <__Stack_Size+0x1b94c98>
    2b18:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    2b1c:	61684364 	cmnvs	r8, r4, ror #6
    2b20:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2b24:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b28:	41006769 	tstmi	r0, r9, ror #14
    2b2c:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    2b30:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
    2b34:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!	; 0xfffffe6c
    2b38:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    2b3c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2b40:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2b44:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    2b48:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2b4c:	4441006c 	strbmi	r0, [r1], #-108	; 0x6c
    2b50:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2b54:	616c4674 	smcvs	50276	; 0xc464
    2b58:	61745367 	cmnvs	r4, r7, ror #6
    2b5c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2b60:	5f434441 	svcpl	0x00434441
    2b64:	706d6554 	rsbvc	r6, sp, r4, asr r5
    2b68:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    2b6c:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    2b70:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    2b74:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    2b78:	43444100 	movtmi	r4, #16640	; 0x4100
    2b7c:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    2b80:	646f4d63 	strbtvs	r4, [pc], #-3427	; 2b88 <__Stack_Size+0x2788>
    2b84:	646d4365 	strbtvs	r4, [sp], #-869	; 0x365
    2b88:	43444100 	movtmi	r4, #16640	; 0x4100
    2b8c:	666f535f 			; <UNDEFINED> instruction: 0x666f535f
    2b90:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    2b94:	61745365 	cmnvs	r4, r5, ror #6
    2b98:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    2b9c:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2ba0:	6f436465 	svcvs	0x00436465
    2ba4:	6d43766e 	stclvs	6, cr7, [r3, #-440]	; 0xfffffe48
    2ba8:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    2bac:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    2bb0:	6d746900 	ldclvs	9, cr6, [r4, #-0]
    2bb4:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2bb8:	5f434441 	svcpl	0x00434441
    2bbc:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2bc0:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2bc4:	67697254 			; <UNDEFINED> instruction: 0x67697254
    2bc8:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2bcc:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    2bd0:	44410076 	strbmi	r0, [r1], #-118	; 0x76
    2bd4:	4d445f43 	stclmi	15, cr5, [r4, #-268]	; 0xfffffef4
    2bd8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    2bdc:	43444100 	movtmi	r4, #16640	; 0x4100
    2be0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2be4:	6c617544 	cfstr64vs	mvdx7, [r1], #-272	; 0xfffffef0
    2be8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2bf0:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2bf4:	61566e6f 	cmpvs	r6, pc, ror #28
    2bf8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2bfc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2c00:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    2c04:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2c08:	57006769 	strpl	r6, [r0, -r9, ror #14]
    2c0c:	5f325052 	svcpl	0x00325052
    2c10:	61746144 	cmnvs	r4, r4, asr #2
    2c14:	5f424f00 	svcpl	0x00424f00
    2c18:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    2c1c:	414c4600 	cmpmi	ip, r0, lsl #12
    2c20:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 23d5 <__Stack_Size+0x1fd5>
    2c24:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    2c28:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    2c2c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c30:	00736574 	rsbseq	r6, r3, r4, ror r5
    2c34:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    2c38:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    2c3c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2c40:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2c44:	5f485341 	svcpl	0x00485341
    2c48:	4f525245 	svcmi	0x00525245
    2c4c:	52575f52 	subspl	r5, r7, #328	; 0x148
    2c50:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    2c54:	5f485341 	svcpl	0x00485341
    2c58:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    2c5c:	67615065 	strbvs	r5, [r1, -r5, rrx]!
    2c60:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    2c64:	5f485341 	svcpl	0x00485341
    2c68:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    2c6c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2c70:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2c74:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    2c78:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c7c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    2c80:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    2c84:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    2c88:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2c8c:	65640073 	strbvs	r0, [r4, #-115]!	; 0x73
    2c90:	0079616c 	rsbseq	r6, r9, ip, ror #2
    2c94:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
    2c98:	414c4600 	cmpmi	ip, r0, lsl #12
    2c9c:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 2451 <__Stack_Size+0x2051>
    2ca0:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    2ca4:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
    2ca8:	5f485341 	svcpl	0x00485341
    2cac:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    2cb0:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    2cb4:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    2cb8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2cbc:	5f485341 	svcpl	0x00485341
    2cc0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2cc4:	57007375 	smlsdxpl	r0, r5, r3, r7
    2cc8:	00305052 	eorseq	r5, r0, r2, asr r0
    2ccc:	31505257 	cmpcc	r0, r7, asr r2
    2cd0:	50525700 	subspl	r5, r2, r0, lsl #14
    2cd4:	52570032 	subspl	r0, r7, #50	; 0x32
    2cd8:	46003350 			; <UNDEFINED> instruction: 0x46003350
    2cdc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2ce0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2ce4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    2ce8:	6f725065 	svcvs	0x00725065
    2cec:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    2cf0:	4f6e6f69 	svcmi	0x006e6f69
    2cf4:	6f697470 	svcvs	0x00697470
    2cf8:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2cfc:	504f0065 	subpl	r0, pc, r5, rrx
    2d00:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    2d04:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    2d08:	5f485341 	svcpl	0x00485341
    2d0c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    2d10:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    2d14:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d18:	6f436574 	svcvs	0x00436574
    2d1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d20:	5f424f00 	svcpl	0x00424f00
    2d24:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    2d28:	414c4600 	cmpmi	ip, r0, lsl #12
    2d2c:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    2d30:	4f646165 	svcmi	0x00646165
    2d34:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    2d38:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2d40:	616c6600 	cmnvs	ip, r0, lsl #12
    2d44:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0x873
    2d48:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2d4c:	67615000 	strbvs	r5, [r1, -r0]!
    2d50:	64415f65 	strbvs	r5, [r1], #-3941	; 0xf65
    2d54:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    2d58:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2d5c:	5f485341 	svcpl	0x00485341
    2d60:	4f525245 	svcmi	0x00525245
    2d64:	47505f52 			; <UNDEFINED> instruction: 0x47505f52
    2d68:	414c4600 	cmpmi	ip, r0, lsl #12
    2d6c:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    2d70:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2d74:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    2d78:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    2d7c:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    2d80:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d84:	5f783031 	svcpl	0x00783031
    2d88:	2f62696c 	svccs	0x0062696c
    2d8c:	2f637273 	svccs	0x00637273
    2d90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2d94:	30316632 	eorscc	r6, r1, r2, lsr r6
    2d98:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    2d9c:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    2da0:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    2da4:	5f485341 	svcpl	0x00485341
    2da8:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2dac:	5367616c 	cmnpl	r7, #108, 2
    2db0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2db4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2db8:	5f485341 	svcpl	0x00485341
    2dbc:	61656c43 	cmnvs	r5, r3, asr #24
    2dc0:	616c4672 	smcvs	50274	; 0xc462
    2dc4:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    2dc8:	5f485341 	svcpl	0x00485341
    2dcc:	504d4f43 	subpl	r4, sp, r3, asr #30
    2dd0:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
    2dd4:	414c4600 	cmpmi	ip, r0, lsl #12
    2dd8:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    2ddc:	00595355 	subseq	r5, r9, r5, asr r3
    2de0:	31505257 	cmpcc	r0, r7, asr r2
    2de4:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    2de8:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    2dec:	5f485341 	svcpl	0x00485341
    2df0:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
    2df4:	0054554f 	subseq	r5, r4, pc, asr #10
    2df8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2dfc:	0074756f 	rsbseq	r7, r4, pc, ror #10
    2e00:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2e04:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    2e08:	61655274 	smcvs	21796	; 0x5524
    2e0c:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    2e10:	746f7250 	strbtvc	r7, [pc], #-592	; 2e18 <__Stack_Size+0x2a18>
    2e14:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2e18:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    2e1c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2e20:	5f424f00 	svcpl	0x00424f00
    2e24:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    2e28:	52570059 	subspl	r0, r7, #89	; 0x59
    2e2c:	445f3050 	ldrbmi	r3, [pc], #-80	; 2e34 <__Stack_Size+0x2a34>
    2e30:	00617461 	rsbeq	r7, r1, r1, ror #8
    2e34:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2e38:	61485f48 	cmpvs	r8, r8, asr #30
    2e3c:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    2e40:	41656c63 	cmnmi	r5, r3, ror #24
    2e44:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2e48:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2e4c:	5f485341 	svcpl	0x00485341
    2e50:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2e54:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2e58:	424f0073 	submi	r0, pc, #115	; 0x73
    2e5c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2e60:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2e64:	414c4600 	cmpmi	ip, r0, lsl #12
    2e68:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    2e6c:	43666c61 	cmnmi	r6, #24832	; 0x6100
    2e70:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    2e74:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    2e78:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
    2e7c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    2e80:	5f485341 	svcpl	0x00485341
    2e84:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    2e88:	4f6d6172 	svcmi	0x006d6172
    2e8c:	6f697470 	svcvs	0x00697470
    2e90:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2e94:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
    2e98:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    2e9c:	5f485341 	svcpl	0x00485341
    2ea0:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0x547
    2ea4:	4f726573 	svcmi	0x00726573
    2ea8:	6f697470 	svcvs	0x00697470
    2eac:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2eb0:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    2eb4:	5f485341 	svcpl	0x00485341
    2eb8:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    2ebc:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    2ec0:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    2ec4:	0064726f 	rsbeq	r7, r4, pc, ror #4
    2ec8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2ecc:	4c465f48 	mcrrmi	15, 4, r5, r6, cr8
    2ed0:	46004741 	strmi	r4, [r0], -r1, asr #14
    2ed4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2ed8:	616e455f 	cmnvs	lr, pc, asr r5
    2edc:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    2ee0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2ee4:	746f7250 	strbtvc	r7, [pc], #-592	; 2eec <__Stack_Size+0x2aec>
    2ee8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2eec:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    2ef0:	00524553 	subseq	r4, r2, r3, asr r5
    2ef4:	61746144 	cmnvs	r4, r4, asr #2
    2ef8:	61440030 	cmpvs	r4, r0, lsr r0
    2efc:	00316174 	eorseq	r6, r1, r4, ror r1
    2f00:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2f04:	61505f48 	cmpvs	r0, r8, asr #30
    2f08:	00736567 	rsbseq	r6, r3, r7, ror #10
    2f0c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2f10:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    2f14:	414c4600 	cmpmi	ip, r0, lsl #12
    2f18:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    2f1c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    2f20:	6f576d61 	svcvs	0x00576d61
    2f24:	52006472 	andpl	r6, r0, #1912602624	; 0x72000000
    2f28:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2f2c:	00444556 	subeq	r4, r4, r6, asr r5
    2f30:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2f34:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
    2f38:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2f3c:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
    2f40:	5f485341 	svcpl	0x00485341
    2f44:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
    2f48:	4c726f46 	ldclmi	15, cr6, [r2], #-280	; 0xfffffee8
    2f4c:	4f747361 	svcmi	0x00747361
    2f50:	61726570 	cmnvs	r2, r0, ror r5
    2f54:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2f58:	414c4600 	cmpmi	ip, r0, lsl #12
    2f5c:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    2f60:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
    2f64:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
    2f68:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2f6c:	69700072 	ldmdbvs	r0!, {r1, r4, r5, r6}^
    2f70:	736f706e 	cmnvc	pc, #110	; 0x6e
    2f74:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    2f78:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2f7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2f80:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    2f84:	754f6461 	strbvc	r6, [pc, #-1121]	; 2b2b <__Stack_Size+0x272b>
    2f88:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2f8c:	61746144 	cmnvs	r4, r4, asr #2
    2f90:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2f94:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    2f98:	4f746e65 	svcmi	0x00746e65
    2f9c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2fa0:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    2fa4:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    2fa8:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2fac:	5f746942 	svcpl	0x00746942
    2fb0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2fb4:	50470054 	subpl	r0, r7, r4, asr r0
    2fb8:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    2fbc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2fc0:	00746942 	rsbseq	r6, r4, r2, asr #18
    2fc4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    2fc8:	73005243 	movwvc	r5, #579	; 0x243
    2fcc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2fd0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2fd4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2fd8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2fdc:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2fe0:	31663233 	cmncc	r6, r3, lsr r2
    2fe4:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    2fe8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    2fec:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    2ff0:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    2ff4:	5047006b 	subpl	r0, r7, fp, rrx
    2ff8:	505f4f49 	subspl	r4, pc, r9, asr #30
    2ffc:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    3000:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3004:	50470065 	subpl	r0, r7, r5, rrx
    3008:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 3010 <__Stack_Size+0x2c10>
    300c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    3010:	50470074 	subpl	r0, r7, r4, ror r0
    3014:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 20d3 <__Stack_Size+0x1cd3>
    3018:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    301c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    3020:	6f437475 	svcvs	0x00437475
    3024:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    302c:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    3030:	0070616d 	rsbseq	r6, r0, sp, ror #2
    3034:	4f494641 	svcmi	0x00494641
    3038:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    303c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3040:	726f5000 	rsbvc	r5, pc, #0
    3044:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
    3048:	72756300 	rsbsvc	r6, r5, #0, 6
    304c:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    3050:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
    3054:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    3058:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    305c:	756f536e 	strbvc	r5, [pc, #-878]!	; 2cf6 <__Stack_Size+0x28f6>
    3060:	00656372 	rsbeq	r6, r5, r2, ror r3
    3064:	4f495047 	svcmi	0x00495047
    3068:	6165525f 	cmnvs	r5, pc, asr r2
    306c:	706e4964 	rsbvc	r4, lr, r4, ror #18
    3070:	61447475 	hvcvs	18245	; 0x4745
    3074:	74006174 	strvc	r6, [r0], #-372	; 0x174
    3078:	616d706d 	cmnvs	sp, sp, rrx
    307c:	47006b73 	smlsdxmi	r0, r3, fp, r6
    3080:	5f4f4950 	svcpl	0x004f4950
    3084:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    3088:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    308c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3090:	75630067 	strbvc	r0, [r3, #-103]!	; 0x67
    3094:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    3098:	6e697074 	mcrvs	0, 3, r7, cr9, cr4, {3}
    309c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    30a0:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    30a4:	00657469 	rsbeq	r7, r5, r9, ror #8
    30a8:	31706d74 	cmncc	r0, r4, ror sp
    30ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    30b0:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    30b4:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    30b8:	6f43656e 	svcvs	0x0043656e
    30bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30c0:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    30c4:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    30c8:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
    30cc:	00525041 	subseq	r5, r2, r1, asr #32
    30d0:	4f495047 	svcmi	0x00495047
    30d4:	50470078 	subpl	r0, r7, r8, ror r0
    30d8:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    30dc:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    30e0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    30e4:	56450074 			; <UNDEFINED> instruction: 0x56450074
    30e8:	47005243 	strmi	r5, [r0, -r3, asr #4]
    30ec:	5f4f4950 	svcpl	0x004f4950
    30f0:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    30f4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    30f8:	61447475 	hvcvs	18245	; 0x4745
    30fc:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    3100:	50470074 	subpl	r0, r7, r4, ror r0
    3104:	415f4f49 	cmpmi	pc, r9, asr #30
    3108:	444f4946 	strbmi	r4, [pc], #-2374	; 3110 <__Stack_Size+0x2d10>
    310c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    3110:	41490074 	hvcmi	36868	; 0x9004
    3114:	4e005242 	cdpmi	2, 0, cr5, cr0, cr2, {2}
    3118:	5f434956 	svcpl	0x00434956
    311c:	61656c43 	cmnvs	r5, r3, asr #24
    3120:	51524972 	cmppl	r2, r2, ror r9
    3124:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    3128:	506c656e 	rsbpl	r6, ip, lr, ror #10
    312c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3130:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3134:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    3138:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    313c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3140:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3144:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    3148:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    314c:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    3150:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    3154:	6e655074 	mcrvs	0, 3, r5, cr5, cr4, {3}
    3158:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    315c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    3160:	6e6e6168 	powvsez	f6, f6, #0.0
    3164:	4e006c65 	cdpmi	12, 0, cr6, cr0, cr5, {3}
    3168:	5f434956 	svcpl	0x00434956
    316c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3170:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    3174:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3178:	00737365 	rsbseq	r7, r3, r5, ror #6
    317c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    3180:	61486d65 	cmpvs	r8, r5, ror #26
    3184:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    3188:	62755372 	rsbsvs	r5, r5, #-939524095	; 0xc8000001
    318c:	6f697250 	svcvs	0x00697250
    3190:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3194:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    3198:	45535f43 	ldrbmi	r5, [r3, #-3907]	; 0xf43
    319c:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    31a0:	4b53414d 	blmi	14d36dc <__Stack_Size+0x14d32dc>
    31a4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    31a8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    31ac:	6172656e 	cmnvs	r2, lr, ror #10
    31b0:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
    31b4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    31b8:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    31bc:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    31c0:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0x70
    31c4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    31c8:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xf43
    31cc:	50544553 	subspl	r4, r4, r3, asr r5
    31d0:	414d4952 	cmpmi	sp, r2, asr r9
    31d4:	66004b53 			; <UNDEFINED> instruction: 0x66004b53
    31d8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    31dc:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    31e0:	00737365 	rsbseq	r7, r3, r5, ror #6
    31e4:	4349564e 	movtmi	r5, #38478	; 0x964e
    31e8:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ec:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    31f0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    31f4:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    31f8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    31fc:	6f437974 	svcvs	0x00437974
    3200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3204:	475f5f00 	ldrbmi	r5, [pc, -r0, lsl #30]
    3208:	41427465 	cmpmi	r2, r5, ror #8
    320c:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    3210:	74730049 	ldrbtvc	r0, [r3], #-73	; 0x49
    3214:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3218:	5f783031 	svcpl	0x00783031
    321c:	2f62696c 	svccs	0x0062696c
    3220:	2f637273 	svccs	0x00637273
    3224:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3228:	30316632 	eorscc	r6, r1, r2, lsr r6
    322c:	766e5f78 	uqsub16vc	r5, lr, r8
    3230:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    3234:	41464200 	mrsmi	r4, (UNDEF: 102)
    3238:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    323c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    3240:	50437465 	subpl	r7, r3, r5, ror #8
    3244:	00444955 	subeq	r4, r4, r5, asr r9
    3248:	4349564e 	movtmi	r5, #38478	; 0x964e
    324c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    3250:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    3254:	6f724779 	svcvs	0x00724779
    3258:	4e007075 	mcrmi	0, 0, r7, cr0, cr5, {3}
    325c:	5f434956 	svcpl	0x00434956
    3260:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    3264:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    3268:	414d544c 	cmpmi	sp, ip, asr #8
    326c:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    3270:	5f434956 	svcpl	0x00434956
    3274:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3278:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    327c:	6341746e 	movtvs	r7, #5230	; 0x146e
    3280:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    3284:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3288:	0072656c 	rsbseq	r6, r2, ip, ror #10
    328c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    3290:	61486d65 	cmpvs	r8, r5, ror #26
    3294:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    3298:	43490072 	movtmi	r0, #36978	; 0x9072
    329c:	52005253 	andpl	r5, r0, #805306373	; 0x30000005
    32a0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    32a4:	00314445 	eorseq	r4, r1, r5, asr #8
    32a8:	45535f5f 	ldrbmi	r5, [r3, #-3935]	; 0xf5f
    32ac:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    32b0:	414d544c 	cmpmi	sp, ip, asr #8
    32b4:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    32b8:	5f434956 	svcpl	0x00434956
    32bc:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    32c0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    32c4:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xf43
    32c8:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    32cc:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    32d0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    32d4:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    32d8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    32dc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    32e0:	4172656c 	cmnmi	r2, ip, ror #10
    32e4:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    32e8:	74694265 	strbtvc	r4, [r9], #-613	; 0x265
    32ec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    32f0:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    32f4:	5f434956 	svcpl	0x00434956
    32f8:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    32fc:	43495250 	movtmi	r5, #37456	; 0x9250
    3300:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    3304:	564e0047 	strbpl	r0, [lr], -r7, asr #32
    3308:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    330c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    3310:	61684351 	cmnvs	r8, r1, asr r3
    3314:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    3318:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    331c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3320:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    3324:	6f70706d 	svcvs	0x0070706d
    3328:	46430073 			; <UNDEFINED> instruction: 0x46430073
    332c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    3330:	5f434956 	svcpl	0x00434956
    3334:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    3338:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    333c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    3340:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3344:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    3348:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    334c:	41007469 	tstmi	r0, r9, ror #8
    3350:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    3354:	50434900 	subpl	r4, r3, r0, lsl #18
    3358:	5f5f0052 	svcpl	0x005f0052
    335c:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    3360:	43495250 	movtmi	r5, #37456	; 0x9250
    3364:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    3368:	48530047 	ldmdami	r3, {r0, r1, r2, r6}^
    336c:	53005250 	movwpl	r5, #592	; 0x250
    3370:	52534348 	subspl	r4, r3, #72, 6	; 0x20000001
    3374:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    3378:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    337c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3380:	564e0066 	strbpl	r0, [lr], -r6, rrx
    3384:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    3388:	41427465 	cmpmi	r2, r5, ror #8
    338c:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    3390:	5f5f0049 	svcpl	0x005f0049
    3394:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    3398:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    339c:	414d544c 	cmpmi	sp, ip, asr #8
    33a0:	4d004b53 	vstrmi	d4, [r0, #-332]	; 0xfffffeb4
    33a4:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    33a8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    33ac:	00627573 	rsbeq	r7, r2, r3, ror r5
    33b0:	4349564e 	movtmi	r5, #38478	; 0x964e
    33b4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    33b8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    33bc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    33c0:	6f437265 	svcvs	0x00437265
    33c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    33c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    33cc:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    33d0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    33d4:	6f43504c 	svcvs	0x0043504c
    33d8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    33dc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    33e0:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    33e4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33e8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    33ec:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
    33f0:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    33f4:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    33f8:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    33fc:	54560079 	ldrbpl	r0, [r6], #-121	; 0x79
    3400:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    3404:	00525053 	subseq	r5, r2, r3, asr r0
    3408:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
    340c:	53464800 	movtpl	r4, #26624	; 0x6800
    3410:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    3414:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    3418:	41465445 	cmpmi	r6, r5, asr #8
    341c:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    3420:	004b5341 	subeq	r5, fp, r1, asr #6
    3424:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    3428:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
    342c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    3430:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    3434:	61467465 	cmpvs	r6, r5, ror #8
    3438:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    343c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    3440:	6f537265 	svcvs	0x00537265
    3444:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3448:	43530073 	cmpmi	r3, #115	; 0x73
    344c:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3450:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3454:	564e0066 	strbpl	r0, [lr], -r6, rrx
    3458:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    345c:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    3460:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    3464:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3468:	5072656c 	rsbspl	r6, r2, ip, ror #10
    346c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3470:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3474:	61745374 	cmnvs	r4, r4, ror r3
    3478:	00737574 	rsbseq	r7, r3, r4, ror r5
    347c:	32706d74 	rsbscc	r6, r0, #116, 26	; 0x1d00
    3480:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    3484:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    3488:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    348c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    3490:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    3494:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3498:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    349c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    34a0:	76007469 	strvc	r7, [r0], -r9, ror #8
    34a4:	32336375 	eorscc	r6, r3, #-738197503	; 0xd4000001
    34a8:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    34ac:	6f73746c 	svcvs	0x0073746c
    34b0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    34b4:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    34b8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    34bc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    34c0:	5072656c 	rsbspl	r6, r2, ip, ror #10
    34c4:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
    34c8:	6f697470 	svcvs	0x00697470
    34cc:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    34d0:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    34d4:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    34d8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    34dc:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    34e0:	61684351 	cmnvs	r8, r1, asr r3
    34e4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    34e8:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    34ec:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    34f0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    34f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    34f8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    34fc:	43535f43 	cmpmi	r3, #268	; 0x10c
    3500:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    3504:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3508:	5077654e 	rsbspl	r6, r7, lr, asr #10
    350c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    3510:	00797469 	rsbseq	r7, r9, r9, ror #8
    3514:	4349564e 	movtmi	r5, #38478	; 0x964e
    3518:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    351c:	62615474 	rsbvs	r5, r1, #116, 8	; 0x74000000
    3520:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
    3524:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    3528:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    352c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3530:	535f5f00 	cmppl	pc, #0, 30
    3534:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    3538:	53414d49 	movtpl	r4, #7497	; 0x1d49
    353c:	6168004b 	cmnvs	r8, fp, asr #32
    3540:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    3544:	73616d72 	cmnvc	r1, #7296	; 0x1c80
    3548:	5f5f006b 	svcpl	0x005f006b
    354c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    3550:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    3554:	4b53414d 	blmi	14d3a90 <__Stack_Size+0x14d3690>
    3558:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    355c:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    3560:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3568 <__Stack_Size+0x3168>
    3564:	564e0065 	strbpl	r0, [lr], -r5, rrx
    3568:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    356c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    3570:	61684351 	cmnvs	r8, r1, asr r3
    3574:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    3578:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    357c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    3580:	61745374 	cmnvs	r4, r4, ror r3
    3584:	00737574 	rsbseq	r7, r3, r4, ror r5
    3588:	4349564e 	movtmi	r5, #38478	; 0x964e
    358c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    3590:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3594:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
    3598:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    359c:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    35a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    35a4:	52575000 	subspl	r5, r7, #0
    35a8:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    35ac:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    35b0:	42444e41 	submi	r4, r4, #1040	; 0x410
    35b4:	646f4d59 	strbtvs	r4, [pc], #-3417	; 35bc <__Stack_Size+0x31bc>
    35b8:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    35bc:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    35c0:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    35c4:	0067616c 	rsbeq	r6, r7, ip, ror #2
    35c8:	5f525750 	svcpl	0x00525750
    35cc:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    35d0:	50007469 	andpl	r7, r0, r9, ror #8
    35d4:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    35d8:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
    35dc:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    35e0:	52575000 	subspl	r5, r7, #0
    35e4:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    35e8:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    35ec:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    35f0:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    35f4:	50004741 	andpl	r4, r0, r1, asr #14
    35f8:	545f5257 	ldrbpl	r5, [pc], #-599	; 3600 <__Stack_Size+0x3200>
    35fc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3600:	50006665 	andpl	r6, r0, r5, ror #12
    3604:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    3608:	6d434456 	cfstrdvs	mvd4, [r3, #-344]	; 0xfffffea8
    360c:	74730064 	ldrbtvc	r0, [r3], #-100	; 0x64
    3610:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3614:	5f783031 	svcpl	0x00783031
    3618:	2f62696c 	svccs	0x0062696c
    361c:	2f637273 	svccs	0x00637273
    3620:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3624:	30316632 	eorscc	r6, r1, r2, lsr r6
    3628:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
    362c:	00632e72 	rsbeq	r2, r3, r2, ror lr
    3630:	5f525750 	svcpl	0x00525750
    3634:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    3638:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    363c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3640:	50006769 	andpl	r6, r0, r9, ror #14
    3644:	475f5257 			; <UNDEFINED> instruction: 0x475f5257
    3648:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    364c:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    3650:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3654:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    3658:	5f004546 	svcpl	0x00004546
    365c:	4946575f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    3660:	52575000 	subspl	r5, r7, #0
    3664:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    3668:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    366c:	6f4d504f 	svcvs	0x004d504f
    3670:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
    3674:	415f4343 	cmpmi	pc, r3, asr #6
    3678:	50314250 	eorspl	r4, r1, r0, asr r2
    367c:	70697265 	rsbvc	r7, r9, r5, ror #4
    3680:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    3684:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    3688:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    368c:	54535f52 	ldrbpl	r5, [r3], #-3922	; 0xf52
    3690:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    3694:	00797274 	rsbseq	r7, r9, r4, ror r2
    3698:	5f525750 	svcpl	0x00525750
    369c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    36a0:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    36a4:	646d436e 	strbtvs	r4, [sp], #-878	; 0x36e
    36a8:	43435200 	movtmi	r5, #12800	; 0x3200
    36ac:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    36b0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    36b4:	42504100 	subsmi	r4, r0, #0, 2
    36b8:	54535231 	ldrbpl	r5, [r3], #-561	; 0x231
    36bc:	43520052 	cmpmi	r2, #82	; 0x52
    36c0:	43485f43 	movtmi	r5, #36675	; 0x8f43
    36c4:	52004b4c 	andpl	r4, r0, #76, 22	; 0x13000
    36c8:	415f4343 	cmpmi	pc, r3, asr #6
    36cc:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    36d0:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    36d4:	00676966 	rsbeq	r6, r7, r6, ror #18
    36d8:	5f434352 	svcpl	0x00434352
    36dc:	61656c43 	cmnvs	r5, r3, asr #24
    36e0:	50544972 	subspl	r4, r4, r2, ror r9
    36e4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    36e8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    36ec:	43520074 	cmpmi	r2, #116	; 0x74
    36f0:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    36f4:	43520045 	cmpmi	r2, #69	; 0x45
    36f8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    36fc:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    3700:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3704:	44420073 	strbmi	r0, [r2], #-115	; 0x73
    3708:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    370c:	415f4343 	cmpmi	pc, r3, asr #6
    3710:	50324250 	eorspl	r4, r2, r0, asr r2
    3714:	70697265 	rsbvc	r7, r9, r5, ror #4
    3718:	43520068 	cmpmi	r2, #104	; 0x68
    371c:	43505f43 	cmpmi	r0, #268	; 0x10c
    3720:	00324b4c 	eorseq	r4, r2, ip, asr #22
    3724:	5f434352 	svcpl	0x00434352
    3728:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    372c:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    3730:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3734:	43520066 	cmpmi	r2, #102	; 0x66
    3738:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    373c:	6c754d4c 	ldclvs	13, cr4, [r5], #-304	; 0xfffffed0
    3740:	43435200 	movtmi	r5, #12800	; 0x3200
    3744:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    3748:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    374c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    3750:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    3754:	4300646d 	movwmi	r6, #1133	; 0x46d
    3758:	00524746 	subseq	r4, r2, r6, asr #14
    375c:	4b4c4348 	blmi	1314484 <__Stack_Size+0x1314084>
    3760:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    3764:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    3768:	41007963 	tstmi	r0, r3, ror #18
    376c:	45314250 	ldrmi	r4, [r1, #-592]!	; 0x250
    3770:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    3774:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 3670 <__Stack_Size+0x3270>
    3778:	6f434f43 	svcvs	0x00434f43
    377c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3780:	43435200 	movtmi	r5, #12800	; 0x3200
    3784:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3788:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    378c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3790:	6c700065 	ldclvs	0, cr0, [r0], #-404	; 0xfffffe6c
    3794:	6c756d6c 	ldclvs	13, cr6, [r5], #-432	; 0xfffffe50
    3798:	4352006c 	cmpmi	r2, #108	; 0x6c
    379c:	53555f43 	cmppl	r5, #268	; 0x10c
    37a0:	4b4c4342 	blmi	13144b0 <__Stack_Size+0x13140b0>
    37a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    37a8:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    37ac:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    37b0:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    37b4:	50410064 	subpl	r0, r1, r4, rrx
    37b8:	53523242 	cmppl	r2, #536870916	; 0x20000004
    37bc:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    37c0:	415f4343 	cmpmi	pc, r3, asr #6
    37c4:	50314250 	eorspl	r4, r1, r0, asr r2
    37c8:	70697265 	rsbvc	r7, r9, r5, ror #4
    37cc:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    37d0:	756f736c 	strbvc	r7, [pc, #-876]!	; 346c <__Stack_Size+0x306c>
    37d4:	00656372 	rsbeq	r6, r5, r2, ror r3
    37d8:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    37dc:	7300524e 	movwvc	r5, #590	; 0x24e
    37e0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    37e4:	67657273 			; <UNDEFINED> instruction: 0x67657273
    37e8:	42504100 	subsmi	r4, r0, #0, 2
    37ec:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    37f0:	61745300 	cmnvs	r4, r0, lsl #6
    37f4:	70557472 	subsvc	r7, r5, r2, ror r4
    37f8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    37fc:	00726574 	rsbseq	r6, r2, r4, ror r5
    3800:	5f434352 	svcpl	0x00434352
    3804:	6b636142 	blvs	18dbd14 <__Stack_Size+0x18db914>
    3808:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    380c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    3810:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    3814:	415f4343 	cmpmi	pc, r3, asr #6
    3818:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    381c:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    3820:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    3824:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    3828:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    382c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3830:	43444100 	movtmi	r4, #16640	; 0x4100
    3834:	5f4b4c43 	svcpl	0x004b4c43
    3838:	71657246 	cmnvc	r5, r6, asr #4
    383c:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    3840:	43520079 	cmpmi	r2, #121	; 0x79
    3844:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    3848:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    384c:	505f4343 	subspl	r4, pc, r3, asr #6
    3850:	6f534c4c 	svcvs	0x00534c4c
    3854:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3858:	43435200 	movtmi	r5, #12800	; 0x3200
    385c:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3860:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    3864:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3868:	43520067 	cmpmi	r2, #103	; 0x67
    386c:	53555f43 	cmppl	r5, #268	; 0x10c
    3870:	4b4c4342 	blmi	1314580 <__Stack_Size+0x1314180>
    3874:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3878:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    387c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    3880:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3884:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3888:	43435200 	movtmi	r5, #12800	; 0x3200
    388c:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    3890:	004b4c43 	subeq	r4, fp, r3, asr #24
    3894:	53455348 	movtpl	r5, #21320	; 0x5348
    3898:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    389c:	59530073 	ldmdbpl	r3, {r0, r1, r4, r5, r6}^
    38a0:	4b4c4353 	blmi	13145f4 <__Stack_Size+0x13141f4>
    38a4:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    38a8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    38ac:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    38b0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    38b4:	6b636f6c 	blvs	18df66c <__Stack_Size+0x18df26c>
    38b8:	43500073 	cmpmi	r0, #115	; 0x73
    38bc:	5f324b4c 	svcpl	0x00324b4c
    38c0:	71657246 	cmnvc	r5, r6, asr #4
    38c4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    38c8:	43520079 	cmpmi	r2, #121	; 0x79
    38cc:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    38d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    38d4:	70006769 	andvc	r6, r0, r9, ror #14
    38d8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    38dc:	43435200 	movtmi	r5, #12800	; 0x3200
    38e0:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    38e4:	43435200 	movtmi	r5, #12800	; 0x3200
    38e8:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    38ec:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    38f0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    38f4:	43500065 	cmpmi	r0, #101	; 0x65
    38f8:	5f314b4c 	svcpl	0x00314b4c
    38fc:	71657246 	cmnvc	r5, r6, asr #4
    3900:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    3904:	43520079 	cmpmi	r2, #121	; 0x79
    3908:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    390c:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    3910:	00676966 	rsbeq	r6, r7, r6, ror #18
    3914:	41425041 	cmpmi	r2, r1, asr #32
    3918:	72504248 	subsvc	r4, r0, #72, 4	; 0x80000004
    391c:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    3920:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    3924:	43435200 	movtmi	r5, #12800	; 0x3200
    3928:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    392c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3930:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    3934:	73007165 	movwvc	r7, #357	; 0x165
    3938:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    393c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3940:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3944:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3948:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    394c:	31663233 	cmncc	r6, r3, lsr r2
    3950:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    3954:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    3958:	43435200 	movtmi	r5, #12800	; 0x3200
    395c:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3960:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    3964:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    3968:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    396c:	6b636f6c 	blvs	18df724 <__Stack_Size+0x18df324>
    3970:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    3974:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3978:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    397c:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    3980:	43520064 	cmpmi	r2, #100	; 0x64
    3984:	53485f43 	movtpl	r5, #36675	; 0x8f43
    3988:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    398c:	43435200 	movtmi	r5, #12800	; 0x3200
    3990:	4f434d5f 	svcmi	0x00434d5f
    3994:	43435200 	movtmi	r5, #12800	; 0x3200
    3998:	0054495f 	subseq	r4, r4, pc, asr r9
    399c:	5f434352 	svcpl	0x00434352
    39a0:	50424841 	subpl	r4, r2, r1, asr #16
    39a4:	70697265 	rsbvc	r7, r9, r5, ror #4
    39a8:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    39ac:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    39b0:	61546373 	cmpvs	r4, r3, ror r3
    39b4:	00656c62 	rsbeq	r6, r5, r2, ror #24
    39b8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    39bc:	5f6b6369 	svcpl	0x006b6369
    39c0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    39c4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    39c8:	53007265 	movwpl	r7, #613	; 0x265
    39cc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    39d0:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    39d4:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    39d8:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    39dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    39e0:	73795300 	cmnvc	r9, #0, 6
    39e4:	6b636954 	blvs	18ddf3c <__Stack_Size+0x18ddb3c>
    39e8:	414c465f 	cmpmi	ip, pc, asr r6
    39ec:	41430047 	cmpmi	r3, r7, asr #32
    39f0:	0042494c 	subeq	r4, r2, ip, asr #18
    39f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    39f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    39fc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3a00:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3a04:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    3a08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3a0c:	5f783031 	svcpl	0x00783031
    3a10:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
    3a14:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    3a18:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3a1c:	53004c52 	movwpl	r4, #3154	; 0xc52
    3a20:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3a24:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    3a28:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3a2c:	53007265 	movwpl	r7, #613	; 0x265
    3a30:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3a34:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    3a38:	6f534b4c 	svcvs	0x00534b4c
    3a3c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3a40:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a44:	53006769 	movwpl	r6, #1897	; 0x769
    3a48:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3a4c:	545f6b63 	ldrbpl	r6, [pc], #-2915	; 3a54 <__Stack_Size+0x3654>
    3a50:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3a54:	53006665 	movwpl	r6, #1637	; 0x665
    3a58:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3a5c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    3a60:	6f534b4c 	svcvs	0x00534b4c
    3a64:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3a68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a6c:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    3a70:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    3a74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a78:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3a7c:	4f5f4d49 	svcmi	0x005f4d49
    3a80:	6f503143 	svcvs	0x00503143
    3a84:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3a88:	6f437974 	svcvs	0x00437974
    3a8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3a90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a94:	5343495f 	movtpl	r4, #14687	; 0x395f
    3a98:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3a9c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3aa0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3aa4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3aa8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    3aac:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3ab0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3ab4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3ab8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3abc:	6f437465 	svcvs	0x00437465
    3ac0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3ac4:	54003165 	strpl	r3, [r0], #-357	; 0x165
    3ac8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3acc:	6f437465 	svcvs	0x00437465
    3ad0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3ad4:	54003265 	strpl	r3, [r0], #-613	; 0x265
    3ad8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3adc:	6f437465 	svcvs	0x00437465
    3ae0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3ae4:	54003465 	strpl	r3, [r0], #-1125	; 0x465
    3ae8:	4f5f4d49 	svcmi	0x005f4d49
    3aec:	504e3343 	subpl	r3, lr, r3, asr #6
    3af0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3af4:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3afc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3b00:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3b04:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3b08:	0064616f 	rsbeq	r6, r4, pc, ror #2
    3b0c:	5f4d4954 	svcpl	0x004d4954
    3b10:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    3b14:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    3b18:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3b1c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3b20:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3b24:	616c6f50 	cmnvs	ip, r0, asr pc
    3b28:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3b2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b30:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    3b34:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3b38:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3b3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3b40:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3b44:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3b48:	616c4674 	smcvs	50276	; 0xc464
    3b4c:	61745367 	cmnvs	r4, r7, ror #6
    3b50:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b54:	5f324954 	svcpl	0x00324954
    3b58:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3b5c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3b60:	4f5f4d49 	svcmi	0x005f4d49
    3b64:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    3b68:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3b6c:	4b435f4d 	blmi	10db8a8 <__Stack_Size+0x10db4a8>
    3b70:	49540044 	ldmdbmi	r4, {r2, r6}^
    3b74:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3b78:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3b7c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3b80:	00666544 	rsbeq	r6, r6, r4, asr #10
    3b84:	5f4d4954 	svcpl	0x004d4954
    3b88:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    3b8c:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    3b90:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    3b94:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3b98:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    3b9c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2e5b <__Stack_Size+0x2a5b>
    3ba0:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    3ba4:	65725047 	ldrbvs	r5, [r2, #-71]!	; 0x47
    3ba8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3bac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3bb0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3bb4:	434e7843 	movtmi	r7, #59459	; 0xe843
    3bb8:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    3bbc:	616e6574 	smcvs	58964	; 0xe654
    3bc0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    3bc4:	5f4d4954 	svcpl	0x004d4954
    3bc8:	5032434f 	eorspl	r4, r2, pc, asr #6
    3bcc:	6f6c6572 	svcvs	0x006c6572
    3bd0:	6f436461 	svcvs	0x00436461
    3bd4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3bd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bdc:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3be0:	4f646563 	svcmi	0x00646563
    3be4:	6f433243 	svcvs	0x00433243
    3be8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3bec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bf0:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    3bf4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3bf8:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3bfc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3c00:	70555f4d 	subsvc	r5, r5, sp, asr #30
    3c04:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    3c08:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    3c0c:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    3c10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3c14:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3c18:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3c1c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3c20:	4d444343 	stclmi	3, cr4, [r4, #-268]	; 0xfffffef4
    3c24:	49540041 	ldmdbmi	r4, {r0, r6}^
    3c28:	504f5f4d 	subpl	r5, pc, sp, asr #30
    3c2c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3c30:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c34:	31434f5f 	cmpcc	r3, pc, asr pc
    3c38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3c3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c40:	31434f5f 	cmpcc	r3, pc, asr pc
    3c44:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3c48:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3c4c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3c50:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3c54:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3c58:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 3b9c <__Stack_Size+0x379c>
    3c5c:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3c60:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    3c64:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3c68:	70614374 	rsbvc	r4, r1, r4, ror r3
    3c6c:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    3c70:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    3c74:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3c78:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    3c7c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3c80:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    3c84:	636d7370 	cmnvs	sp, #112, 6	; 0xc0000001
    3c88:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3c8c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3c90:	73614633 	cmnvc	r1, #53477376	; 0x3300000
    3c94:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    3c98:	00676966 	rsbeq	r6, r7, r6, ror #18
    3c9c:	784d4954 	stmdavc	sp, {r2, r4, r6, r8, fp, lr}^
    3ca0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ca4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3ca8:	41646563 	cmnmi	r4, r3, ror #10
    3cac:	6f697463 	svcvs	0x00697463
    3cb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    3cb4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3cb8:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 3bf8 <__Stack_Size+0x37f8>
    3cbc:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3cc0:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    3cc4:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3cc8:	34434974 	strbcc	r4, [r3], #-2420	; 0x974
    3ccc:	73657250 	cmnvc	r5, #80, 4
    3cd0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3cd4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3cd8:	6c535f4d 	mrrcvs	15, 4, r5, r3, cr13
    3cdc:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    3ce0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3ce4:	5f4d4954 	svcpl	0x004d4954
    3ce8:	4953534f 	ldmdbmi	r3, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^
    3cec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3cf0:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    3cf4:	31726370 	cmncc	r2, r0, ror r3
    3cf8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cfc:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3d00:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3d04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d08:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    3d0c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3d10:	646f4d6b 	strbtvs	r4, [pc], #-3435	; 3d18 <__Stack_Size+0x3918>
    3d14:	6f433265 	svcvs	0x00433265
    3d18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3d1c:	31495400 	cmpcc	r9, r0, lsl #8
    3d20:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    3d24:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d28:	5f4d4954 	svcpl	0x004d4954
    3d2c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3d30:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    3d34:	00326572 	eorseq	r6, r2, r2, ror r5
    3d38:	5f4d4954 	svcpl	0x004d4954
    3d3c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3d40:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    3d44:	00336572 	eorseq	r6, r3, r2, ror r5
    3d48:	5f4d4954 	svcpl	0x004d4954
    3d4c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3d50:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    3d54:	00346572 	eorseq	r6, r4, r2, ror r5
    3d58:	5f4d4954 	svcpl	0x004d4954
    3d5c:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    3d60:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3d64:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    3d68:	72754241 	rsbsvc	r4, r5, #268435460	; 0x10000004
    3d6c:	654c7473 	strbvs	r7, [ip, #-1139]	; 0x473
    3d70:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d78:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    3d7c:	53747570 	cmnpl	r4, #112, 10	; 0x1c000000
    3d80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3d84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d88:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    3d8c:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    3d90:	54006761 	strpl	r6, [r0], #-1889	; 0x761
    3d94:	4f5f4d49 	svcmi	0x005f4d49
    3d98:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    3d9c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    3da0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3da4:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3da8:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    3dac:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    3db0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3db4:	45785254 	ldrbmi	r5, [r8, #-596]!	; 0x254
    3db8:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3dbc:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3dc0:	6b636f6c 	blvs	18dfb78 <__Stack_Size+0x18df778>
    3dc4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3dc8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3dcc:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3dd4 <__Stack_Size+0x39d4>
    3dd0:	6f43414d 	svcvs	0x0043414d
    3dd4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3dd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ddc:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    3de0:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3de4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3de8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3dec:	74730067 	ldrbtvc	r0, [r3], #-103	; 0x67
    3df0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3df4:	5f783031 	svcpl	0x00783031
    3df8:	2f62696c 	svccs	0x0062696c
    3dfc:	2f637273 	svccs	0x00637273
    3e00:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3e04:	30316632 	eorscc	r6, r1, r2, lsr r6
    3e08:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3e0c:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    3e10:	5f4d4954 	svcpl	0x004d4954
    3e14:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    3e18:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3e1c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3e20:	74007463 	strvc	r7, [r0], #-1123	; 0x463
    3e24:	6363706d 	cmnvs	r3, #109	; 0x6d
    3e28:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3e2c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e30:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    3e34:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
    3e38:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    3e3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3e40:	5f4d4954 	svcpl	0x004d4954
    3e44:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    3e48:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    3e4c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3e50:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3e54:	72425f4d 	subvc	r5, r2, #308	; 0x134
    3e58:	506b6165 	rsbpl	r6, fp, r5, ror #2
    3e5c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3e60:	00797469 	rsbseq	r7, r9, r9, ror #8
    3e64:	5f4d4954 	svcpl	0x004d4954
    3e68:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    3e6c:	754f7463 	strbvc	r7, [pc, #-1123]	; 3a11 <__Stack_Size+0x3611>
    3e70:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    3e74:	67697254 			; <UNDEFINED> instruction: 0x67697254
    3e78:	00726567 	rsbseq	r6, r2, r7, ror #10
    3e7c:	5f4d4954 	svcpl	0x004d4954
    3e80:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    3e84:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
    3e88:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3e8c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3e90:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    3e94:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e98:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3e9c:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    3ea0:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    3ea4:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    3ea8:	54004741 	strpl	r4, [r0], #-1857	; 0x741
    3eac:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9	; <UNPREDICTABLE>
    3eb0:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    3eb4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    3eb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ebc:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    3ec0:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    3ec4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3ec8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ecc:	5043495f 	subpl	r4, r3, pc, asr r9
    3ed0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3ed4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3ed8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3edc:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    3ee0:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ee8:	4353505f 	cmpmi	r3, #95	; 0x5f
    3eec:	6f6c6552 	svcvs	0x006c6552
    3ef0:	6f4d6461 	svcvs	0x004d6461
    3ef4:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3ef8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3efc:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    3f00:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3f04:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3f08:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    3f0c:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3f10:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3f14:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3f1c <__Stack_Size+0x3b1c>
    3f18:	6142414d 	cmpvs	r2, sp, asr #2
    3f1c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    3f20:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3f24:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    3f28:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3f2c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3f30:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    3f34:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3f38:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3f3c:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    3f40:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    3f44:	00726f73 	rsbseq	r6, r2, r3, ror pc
    3f48:	5f4d4954 	svcpl	0x004d4954
    3f4c:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    3f50:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    3f54:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    3f58:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3f5c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3f60:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    3f64:	73657250 	cmnvc	r5, #80, 4
    3f68:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3f6c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3f70:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3f74:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    3f78:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    3f7c:	61667265 	cmnvs	r6, r5, ror #4
    3f80:	6f436563 	svcvs	0x00436563
    3f84:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3f88:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f8c:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3f90:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    3f94:	72425f4d 	subvc	r5, r2, #308	; 0x134
    3f98:	006b6165 	rsbeq	r6, fp, r5, ror #2
    3f9c:	5f4d4954 	svcpl	0x004d4954
    3fa0:	504e434f 	subpl	r4, lr, pc, asr #6
    3fa4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3fa8:	00797469 	rsbseq	r7, r9, r9, ror #8
    3fac:	5f4d4954 	svcpl	0x004d4954
    3fb0:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    3fb4:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3fb8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3fbc:	6f534b4c 	svcvs	0x00534b4c
    3fc0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3fc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3fc8:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3fcc:	44657461 	strbtmi	r7, [r5], #-1121	; 0x461
    3fd0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    3fd4:	6f43656c 	svcvs	0x0043656c
    3fd8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3fdc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3fe0:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3fe4:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    3fe8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3fec:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3ff0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3ff4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3ff8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3ffc:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    4000:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    4004:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4008:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    400c:	6f435f4d 	svcvs	0x00435f4d
    4010:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    4014:	646f4d72 	strbtvs	r4, [pc], #-3442	; 401c <__Stack_Size+0x3c1c>
    4018:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    401c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4020:	5f4d4954 	svcpl	0x004d4954
    4024:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    4028:	61706d6f 	cmnvs	r0, pc, ror #26
    402c:	00336572 	eorseq	r6, r3, r2, ror r5
    4030:	5f4d4954 	svcpl	0x004d4954
    4034:	61656c43 	cmnvs	r5, r3, asr #24
    4038:	33434f72 	movtcc	r4, #16242	; 0x3f72
    403c:	00666552 	rsbeq	r6, r6, r2, asr r5
    4040:	5f4d4954 	svcpl	0x004d4954
    4044:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    4048:	0074696e 	rsbseq	r6, r4, lr, ror #18
    404c:	5f4d4954 	svcpl	0x004d4954
    4050:	63726f46 	cmnvs	r2, #280	; 0x118
    4054:	434f6465 	movtmi	r6, #62565	; 0xf465
    4058:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    405c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4060:	5f4d4954 	svcpl	0x004d4954
    4064:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    4068:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    406c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    4070:	4f5f4d49 	svcmi	0x005f4d49
    4074:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    4078:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    407c:	00746375 	rsbseq	r6, r4, r5, ror r3
    4080:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    4084:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    4088:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    408c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4090:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    4094:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    4098:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    409c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    40a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    40a4:	31434f5f 	cmpcc	r3, pc, asr pc
    40a8:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    40ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    40b0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    40b4:	4f5f4d49 	svcmi	0x005f4d49
    40b8:	64494e43 	strbvs	r4, [r9], #-3651	; 0xe43
    40bc:	7453656c 	ldrbvc	r6, [r3], #-1388	; 0x56c
    40c0:	00657461 	rsbeq	r7, r5, r1, ror #8
    40c4:	5f4d4954 	svcpl	0x004d4954
    40c8:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    40cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    40d0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    40d4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    40d8:	6f504e31 	svcvs	0x00504e31
    40dc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    40e0:	6f437974 	svcvs	0x00437974
    40e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    40e8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    40ec:	5043495f 	subpl	r4, r3, pc, asr r9
    40f0:	54004353 	strpl	r4, [r0], #-851	; 0x353
    40f4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 33b3 <__Stack_Size+0x2fb3>
    40f8:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    40fc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    4100:	74006563 	strvc	r6, [r0], #-1379	; 0x563
    4104:	6363706d 	cmnvs	r3, #109	; 0x6d
    4108:	0031726d 	eorseq	r7, r1, sp, ror #4
    410c:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    4110:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    4114:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4118:	6168435f 	cmnvs	r8, pc, asr r3
    411c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    4120:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4124:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    4128:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    412c:	54004d4f 	strpl	r4, [r0], #-3407	; 0xd4f
    4130:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    4134:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    4138:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    413c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    4140:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    4144:	706f6369 	rsbvc	r6, pc, r9, ror #6
    4148:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    414c:	65736574 	ldrbvs	r6, [r3, #-1396]!	; 0x574
    4150:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    4154:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    4158:	5f4d4954 	svcpl	0x004d4954
    415c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    4160:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    4164:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4168:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    416c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4170:	5f4d4954 	svcpl	0x004d4954
    4174:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    4178:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    417c:	61637365 	cmnvs	r3, r5, ror #6
    4180:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4184:	5f4d4954 	svcpl	0x004d4954
    4188:	00784343 	rsbseq	r4, r8, r3, asr #6
    418c:	5f4d4954 	svcpl	0x004d4954
    4190:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    4194:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    4198:	61637365 	cmnvs	r3, r5, ror #6
    419c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    41a0:	5f4d4954 	svcpl	0x004d4954
    41a4:	65534349 	ldrbvs	r4, [r3, #-841]	; 0x349
    41a8:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    41ac:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    41b0:	5f4d4954 	svcpl	0x004d4954
    41b4:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    41b8:	6b636f6c 	blvs	18dff70 <__Stack_Size+0x18dfb70>
    41bc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    41c0:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    41c4:	00676966 	rsbeq	r6, r7, r6, ror #18
    41c8:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    41cc:	78726d63 	ldmdavc	r2!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    41d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    41d4:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    41d8:	4f746365 	svcmi	0x00746365
    41dc:	7550656e 	ldrbvc	r6, [r0, #-1390]	; 0x56e
    41e0:	4d65736c 	stclmi	3, cr7, [r5, #-432]!	; 0xfffffe50
    41e4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    41e8:	5f4d4954 	svcpl	0x004d4954
    41ec:	6f4d434f 	svcvs	0x004d434f
    41f0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    41f4:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 41fc <__Stack_Size+0x3dfc>
    41f8:	534f4752 	movtpl	r4, #63314	; 0xf752
    41fc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    4200:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    4204:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    4208:	74535253 	ldrbvc	r5, [r3], #-595	; 0x253
    420c:	00657461 	rsbeq	r7, r5, r1, ror #8
    4210:	5f4d4954 	svcpl	0x004d4954
    4214:	6f504349 	svcvs	0x00504349
    4218:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    421c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    4220:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    4224:	506c7274 	rsbpl	r7, ip, r4, ror r2
    4228:	754f4d57 	strbvc	r4, [pc, #-3415]	; 34d9 <__Stack_Size+0x30d9>
    422c:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    4230:	63690073 	cmnvs	r9, #115	; 0x73
    4234:	6f70706f 	svcvs	0x0070706f
    4238:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    423c:	616c6f70 	smcvs	50928	; 0xc6f0
    4240:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4244:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4248:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    424c:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    4250:	00676966 	rsbeq	r6, r7, r6, ror #18
    4254:	5f4d4954 	svcpl	0x004d4954
    4258:	61656c43 	cmnvs	r5, r3, asr #24
    425c:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    4260:	00666552 	rsbeq	r6, r6, r2, asr r5
    4264:	5f4d4954 	svcpl	0x004d4954
    4268:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    426c:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    4270:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    4274:	6b636f6c 	blvs	18e002c <__Stack_Size+0x18dfc2c>
    4278:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    427c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    4280:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 4164 <__Stack_Size+0x3d64>
    4284:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    4288:	616c5372 	smcvs	50482	; 0xc532
    428c:	6f4d6576 	svcvs	0x004d6576
    4290:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    4294:	415f4d49 	cmpmi	pc, r9, asr #26
    4298:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 40cc <__Stack_Size+0x3ccc>
    429c:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    42a0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    42a4:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    42a8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    42ac:	75417465 	strbvc	r7, [r1, #-1125]	; 0x465
    42b0:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
    42b4:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    42b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    42bc:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    42c0:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    42c4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    42c8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    42cc:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    42d0:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    42d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    42d8:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    42dc:	4f646563 	svcmi	0x00646563
    42e0:	6f433143 	svcvs	0x00433143
    42e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    42e8:	34495400 	strbcc	r5, [r9], #-1024	; 0x400
    42ec:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    42f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    42f4:	5f4d4954 	svcpl	0x004d4954
    42f8:	64616544 	strbtvs	r6, [r1], #-1348	; 0x544
    42fc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    4300:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4304:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    4308:	0074696e 	rsbseq	r6, r4, lr, ror #18
    430c:	5f4d4954 	svcpl	0x004d4954
    4310:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    4314:	616c6f50 	cmnvs	ip, r0, asr pc
    4318:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    431c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4320:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    4324:	4f5f4d49 	svcmi	0x005f4d49
    4328:	6f503443 	svcvs	0x00503443
    432c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    4330:	6f437974 	svcvs	0x00437974
    4334:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4338:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    433c:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    4340:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    4344:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    4348:	0074696e 	rsbseq	r6, r4, lr, ror #18
    434c:	5f4d4954 	svcpl	0x004d4954
    4350:	61656c43 	cmnvs	r5, r3, asr #24
    4354:	31434f72 	hvccc	13554	; 0x34f2
    4358:	00666552 	rsbeq	r6, r6, r2, asr r5
    435c:	5f4d4954 	svcpl	0x004d4954
    4360:	5033434f 	eorspl	r4, r3, pc, asr #6
    4364:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    4368:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    436c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4370:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    4374:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    4378:	47525474 			; <UNDEFINED> instruction: 0x47525474
    437c:	616c6f50 	cmnvs	ip, r0, asr pc
    4380:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4384:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4388:	4d57505f 	ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84
    438c:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    4390:	00676966 	rsbeq	r6, r7, r6, ror #18
    4394:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    4398:	54003272 	strpl	r3, [r0], #-626	; 0x272
    439c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    43a0:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    43a4:	6f465f4d 	svcvs	0x00465f4d
    43a8:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    43ac:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    43b0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    43b4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    43b8:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    43bc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    43c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    43c4:	4643495f 			; <UNDEFINED> instruction: 0x4643495f
    43c8:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    43cc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    43d0:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    43d4:	756f5341 	strbvc	r5, [pc, #-833]!	; 409b <__Stack_Size+0x3c9b>
    43d8:	00656372 	rsbeq	r6, r5, r2, ror r3
    43dc:	5f4d4954 	svcpl	0x004d4954
    43e0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    43e4:	614d7463 	cmpvs	sp, r3, ror #8
    43e8:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    43ec:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    43f0:	646f4d65 	strbtvs	r4, [pc], #-3429	; 43f8 <__Stack_Size+0x3ff8>
    43f4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    43f8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    43fc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    4400:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    4404:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    4408:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    440c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4410:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    4414:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    4418:	6f437265 	svcvs	0x00437265
    441c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4420:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4424:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    4428:	616c6f50 	cmnvs	ip, r0, asr pc
    442c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4430:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4434:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    4438:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    443c:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    4440:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
    4444:	53550072 	cmppl	r5, #114	; 0x72
    4448:	5f545241 	svcpl	0x00545241
    444c:	41485043 	cmpmi	r8, r3, asr #32
    4450:	41535500 	cmpmi	r3, r0, lsl #10
    4454:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4458:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    445c:	61637365 	cmnvs	r3, r5, ror #6
    4460:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4468:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    446c:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0x24e
    4470:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xb61
    4474:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    4478:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    447c:	55006874 	strpl	r6, [r0, #-2164]	; 0x874
    4480:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4484:	6f6c435f 	svcvs	0x006c435f
    4488:	6e496b63 	vmlsvs.f64	d22, d9, d19
    448c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    4490:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    4494:	53550066 	cmppl	r5, #102	; 0x66
    4498:	5f545241 	svcpl	0x00545241
    449c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    44a0:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    44a4:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    44a8:	53550064 	cmppl	r5, #100	; 0x64
    44ac:	5f545241 	svcpl	0x00545241
    44b0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    44b4:	55007055 	strpl	r7, [r0, #-85]	; 0x55
    44b8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    44bc:	414d445f 	cmpmi	sp, pc, asr r4
    44c0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    44c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    44c8:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
    44cc:	41535500 	cmpmi	r3, r0, lsl #10
    44d0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    44d4:	4d414472 	cfstrdmi	mvd4, [r1, #-456]	; 0xfffffe38
    44d8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    44dc:	63627061 	cmnvs	r2, #97	; 0x61
    44e0:	6b636f6c 	blvs	18e0298 <__Stack_Size+0x18dfe98>
    44e4:	41535500 	cmpmi	r3, r0, lsl #10
    44e8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    44ec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    44f0:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    44f4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    44f8:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    44fc:	41535500 	cmpmi	r3, r0, lsl #10
    4500:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    4504:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    4508:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    450c:	41535500 	cmpmi	r3, r0, lsl #10
    4510:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    4514:	72424e49 	subvc	r4, r2, #1168	; 0x490
    4518:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    451c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    4520:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    4524:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    4528:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    452c:	53550067 	cmppl	r5, #103	; 0x67
    4530:	5f545241 	svcpl	0x00545241
    4534:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    4538:	41535500 	cmpmi	r3, r0, lsl #10
    453c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4540:	6b636f6c 	blvs	18e02f8 <__Stack_Size+0x18dfef8>
    4544:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    4548:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    454c:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    4550:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4554:	414d445f 	cmpmi	sp, pc, asr r4
    4558:	00716552 	rsbseq	r6, r1, r2, asr r5
    455c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4560:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    4564:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    4568:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    456c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    4570:	73750074 	cmnvc	r5, #116	; 0x74
    4574:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    4578:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
    457c:	43435200 	movtmi	r5, #12800	; 0x3200
    4580:	6f6c435f 	svcvs	0x006c435f
    4584:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    4588:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    458c:	53550073 	cmppl	r5, #115	; 0x73
    4590:	5f545241 	svcpl	0x00545241
    4594:	41746553 	cmnmi	r4, r3, asr r5
    4598:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    459c:	55007373 	strpl	r7, [r0, #-883]	; 0x373
    45a0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    45a4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    45a8:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    45ac:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    45b0:	53550065 	cmppl	r5, #101	; 0x65
    45b4:	5f545241 	svcpl	0x00545241
    45b8:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    45bc:	61657242 	cmnvs	r5, r2, asr #4
    45c0:	5355006b 	cmppl	r5, #107	; 0x6b
    45c4:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    45c8:	41535500 	cmpmi	r3, r0, lsl #10
    45cc:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    45d0:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    45d4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    45d8:	53550074 	cmppl	r5, #116	; 0x74
    45dc:	5f545241 	svcpl	0x00545241
    45e0:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    45e4:	00737365 	rsbseq	r7, r3, r5, ror #6
    45e8:	70746962 	rsbsvc	r6, r4, r2, ror #18
    45ec:	5500736f 	strpl	r7, [r0, #-879]	; 0x36f
    45f0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    45f4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    45f8:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    45fc:	55006761 	strpl	r6, [r0, #-1889]	; 0x761
    4600:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4604:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    4608:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    460c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4610:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4614:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    4618:	006b636f 	rsbeq	r6, fp, pc, ror #6
    461c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4620:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    4624:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    4628:	61577265 	cmpvs	r7, r5, ror #4
    462c:	7055656b 	subsvc	r6, r5, fp, ror #10
    4630:	00646d43 	rsbeq	r6, r4, r3, asr #26
    4634:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4638:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    463c:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    4640:	53550064 	cmppl	r5, #100	; 0x64
    4644:	5f545241 	svcpl	0x00545241
    4648:	434e494c 	movtmi	r4, #59724	; 0xe94c
    464c:	6600646d 	strvs	r6, [r0], -sp, ror #8
    4650:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    4654:	616e6f69 	cmnvs	lr, r9, ror #30
    4658:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    465c:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    4660:	41535500 	cmpmi	r3, r0, lsl #10
    4664:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4668:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    466c:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    4670:	4b43414e 	blmi	10d4bb0 <__Stack_Size+0x10d47b0>
    4674:	00646d43 	rsbeq	r6, r4, r3, asr #26
    4678:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    467c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    4680:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    4684:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    4688:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    468c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4690:	6f6c435f 	svcvs	0x006c435f
    4694:	6e496b63 	vmlsvs.f64	d22, d9, d19
    4698:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    469c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    46a0:	6b61575f 	blvs	185a424 <__Stack_Size+0x185a024>
    46a4:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    46a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    46ac:	53550067 	cmppl	r5, #103	; 0x67
    46b0:	5f545241 	svcpl	0x00545241
    46b4:	73657250 	cmnvc	r5, #80, 4
    46b8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    46bc:	53550072 	cmppl	r5, #114	; 0x72
    46c0:	5f545241 	svcpl	0x00545241
    46c4:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    46c8:	41535500 	cmpmi	r3, r0, lsl #10
    46cc:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    46d0:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    46d4:	73007469 	movwvc	r7, #1129	; 0x469
    46d8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    46dc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    46e0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    46e4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    46e8:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    46ec:	31663233 	cmncc	r6, r3, lsr r2
    46f0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 3ec8 <__Stack_Size+0x3ac8>
    46f4:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    46f8:	7500632e 	strvc	r6, [r0, #-814]	; 0x32e
    46fc:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    4700:	00676572 	rsbeq	r6, r7, r2, ror r5
    4704:	7473655f 	ldrbtvc	r6, [r3], #-1375	; 0x55f
    4708:	006b6361 	rsbeq	r6, fp, r1, ror #6
    470c:	6164735f 	cmnvs	r4, pc, asr r3
    4710:	70006174 	andvc	r6, r0, r4, ror r1
    4714:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    4718:	5f007473 	svcpl	0x00007473
    471c:	61646973 	smcvs	18067	; 0x4693
    4720:	5f006174 	svcpl	0x00006174
    4724:	73736265 	cmnvc	r3, #1342177286	; 0x50000006
    4728:	73655200 	cmnvc	r5, #0, 4
    472c:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    4730:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4734:	5f007265 	svcpl	0x00007265
    4738:	74616465 	strbtvc	r6, [r1], #-1125	; 0x465
    473c:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    4740:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    4744:	5f783031 	svcpl	0x00783031
    4748:	2f62696c 	svccs	0x0062696c
    474c:	2f637273 	svccs	0x00637273
    4750:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    4754:	30316632 	eorscc	r6, r1, r2, lsr r6
    4758:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    475c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    4760:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    4764:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    4768:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    476c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    4770:	536c7570 	cmnpl	ip, #112, 10	; 0x1c000000
    4774:	5f006372 	svcpl	0x00006372
    4778:	73736273 	cmnvc	r3, #805306375	; 0x30000007
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
       4:	0800313a 	stmdaeq	r0, {r1, r3, r4, r5, r8, ip, sp}
       8:	3a500001 	bcc	1400014 <__Stack_Size+0x13ffc14>
       c:	52080031 	andpl	r0, r8, #49	; 0x31
      10:	04080031 	streq	r0, [r8], #-49	; 0x31
      14:	00e17000 	rsceq	r7, r1, r0
      18:	0031529f 	mlaseq	r1, pc, r2, r5	; <UNPREDICTABLE>
      1c:	00341008 	eorseq	r1, r4, r8
      20:	f3000408 	vshl.u8	d0, d8, d0
      24:	009f5001 	addseq	r5, pc, r1
      28:	00000000 	andeq	r0, r0, r0
      2c:	04000000 	streq	r0, [r0], #-0
      30:	06080032 			; <UNDEFINED> instruction: 0x06080032
      34:	02080032 	andeq	r0, r8, #50	; 0x32
      38:	009f3300 	addseq	r3, pc, r0, lsl #6
      3c:	00000000 	andeq	r0, r0, r0
      40:	fa000000 	blx	48 <_Minimum_Stack_Size-0xb8>
      44:	fc080032 	stc2	0, cr0, [r8], {50}	; 0x32
      48:	02080032 	andeq	r0, r8, #50	; 0x32
      4c:	009f3200 	addseq	r3, pc, r0, lsl #4
      50:	00000000 	andeq	r0, r0, r0
      54:	dc000000 	stcle	0, cr0, [r0], {-0}
      58:	de080033 	mcrle	0, 0, r0, cr8, cr3, {1}
      5c:	02080033 	andeq	r0, r8, #51	; 0x33
      60:	009f3300 	addseq	r3, pc, r0, lsl #6
      64:	00000000 	andeq	r0, r0, r0
      68:	12000000 	andne	r0, r0, #0
      6c:	1a080034 	bne	200144 <__Stack_Size+0x1ffd44>
      70:	02080034 	andeq	r0, r8, #52	; 0x34
      74:	1a9f3000 	bne	fe7cc07c <SCS_BASE+0x1e7be07c>
      78:	20080034 	andcs	r0, r8, r4, lsr r0
      7c:	02080034 	andeq	r0, r8, #52	; 0x34
      80:	009f3100 	addseq	r3, pc, r0, lsl #2
      84:	00000000 	andeq	r0, r0, r0
      88:	20000000 	andcs	r0, r0, r0
      8c:	22080034 	andcs	r0, r8, #52	; 0x34
      90:	01080034 	tsteq	r8, r4, lsr r0
      94:	34225000 	strtcc	r5, [r2], #-0
      98:	34350800 	ldrtcc	r0, [r5], #-2048	; 0x800
      9c:	00040800 	andeq	r0, r4, r0, lsl #16
      a0:	9f00e170 	svcls	0x0000e170
      a4:	08003435 	stmdaeq	r0, {r0, r2, r4, r5, sl, ip, sp}
      a8:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      b4:	00000000 	andeq	r0, r0, r0
      b8:	34200000 	strtcc	r0, [r0], #-0
      bc:	34400800 	strbcc	r0, [r0], #-2048	; 0x800
      c0:	00020800 	andeq	r0, r2, r0, lsl #16
      c4:	34409f30 	strbcc	r9, [r0], #-3888	; 0xf30
      c8:	344d0800 	strbcc	r0, [sp], #-2048	; 0x800
      cc:	00010800 	andeq	r0, r1, r0, lsl #16
      d0:	00345a50 	eorseq	r5, r4, r0, asr sl
      d4:	00346708 	eorseq	r6, r4, r8, lsl #14
      d8:	50000108 	andpl	r0, r0, r8, lsl #2
      dc:	0800347a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, ip, sp}
      e0:	08003487 	stmdaeq	r0, {r0, r1, r2, r7, sl, ip, sp}
      e4:	9a500001 	bls	14000f0 <__Stack_Size+0x13ffcf0>
      e8:	a7080034 	smladxge	r8, r4, r0, r0
      ec:	01080034 	tsteq	r8, r4, lsr r0
      f0:	34b45000 	ldrtcc	r5, [r4], #0
      f4:	34c10800 	strbcc	r0, [r1], #2048	; 0x800
      f8:	00010800 	andeq	r0, r1, r0, lsl #16
      fc:	0034ce50 	eorseq	ip, r4, r0, asr lr
     100:	0034db08 	eorseq	sp, r4, r8, lsl #22
     104:	50000108 	andpl	r0, r0, r8, lsl #2
     108:	080034f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip, sp}
     10c:	080034f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, ip, sp}
     110:	9f300002 	svcls	0x00300002
     114:	080034fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, sl, ip, sp}
     118:	08003507 	stmdaeq	r0, {r0, r1, r2, r8, sl, ip, sp}
     11c:	30500001 	subscc	r0, r0, r1
     120:	3d080035 	stccc	0, cr0, [r8, #-212]	; 0xffffff2c
     124:	01080035 	tsteq	r8, r5, lsr r0
     128:	35605000 	strbcc	r5, [r0, #-0]!
     12c:	35ca0800 	strbcc	r0, [sl, #2048]	; 0x800
     130:	00020800 	andeq	r0, r2, r0, lsl #16
     134:	35ca9f30 	strbcc	r9, [sl, #3888]	; 0xf30
     138:	35d70800 	ldrbcc	r0, [r7, #2048]	; 0x800
     13c:	00010800 	andeq	r0, r1, r0, lsl #16
     140:	0035e650 	eorseq	lr, r5, r0, asr r6
     144:	0035f308 	eorseq	pc, r5, r8, lsl #6
     148:	50000108 	andpl	r0, r0, r8, lsl #2
     14c:	0800360a 	stmdaeq	r0, {r1, r3, r9, sl, ip, sp}
     150:	08003617 	stmdaeq	r0, {r0, r1, r2, r4, r9, sl, ip, sp}
     154:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
     158:	3b080036 	blcc	200238 <__Stack_Size+0x1ffe38>
     15c:	01080036 	tsteq	r8, r6, lsr r0
     160:	364a5000 	strbcc	r5, [sl], -r0
     164:	36570800 	ldrbcc	r0, [r7], -r0, lsl #16
     168:	00010800 	andeq	r0, r1, r0, lsl #16
     16c:	00366650 	eorseq	r6, r6, r0, asr r6
     170:	00367308 	eorseq	r7, r6, r8, lsl #6
     174:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     180:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
     184:	0800344e 	stmdaeq	r0, {r1, r2, r3, r6, sl, ip, sp}
     188:	049e0006 	ldreq	r0, [lr], #6
     18c:	00000000 	andeq	r0, r0, r0
     190:	0800344e 	stmdaeq	r0, {r1, r2, r3, r6, sl, ip, sp}
     194:	08003453 	stmdaeq	r0, {r0, r1, r4, r6, sl, ip, sp}
     198:	00f5000c 	rscseq	r0, r5, ip
     19c:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     1a0:	41200000 	teqmi	r0, r0
     1a4:	34689f1b 	strbtcc	r9, [r8], #-3867	; 0xf1b
     1a8:	346d0800 	strbtcc	r0, [sp], #-2048	; 0x800
     1ac:	000c0800 	andeq	r0, ip, r0, lsl #16
     1b0:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     1b4:	00000425 	andeq	r0, r0, r5, lsr #8
     1b8:	9f1b4120 	svcls	0x001b4120
     1bc:	08003488 	stmdaeq	r0, {r3, r7, sl, ip, sp}
     1c0:	0800348d 	stmdaeq	r0, {r0, r2, r3, r7, sl, ip, sp}
     1c4:	00f5000c 	rscseq	r0, r5, ip
     1c8:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     1cc:	41200000 	teqmi	r0, r0
     1d0:	34a89f1b 	strtcc	r9, [r8], #3867	; 0xf1b
     1d4:	34ad0800 	strtcc	r0, [sp], #2048	; 0x800
     1d8:	000c0800 	andeq	r0, ip, r0, lsl #16
     1dc:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     1e0:	00000425 	andeq	r0, r0, r5, lsr #8
     1e4:	9f1b4120 	svcls	0x001b4120
     1e8:	080034c2 	stmdaeq	r0, {r1, r6, r7, sl, ip, sp}
     1ec:	080034c7 	stmdaeq	r0, {r0, r1, r2, r6, r7, sl, ip, sp}
     1f0:	00f5000c 	rscseq	r0, r5, ip
     1f4:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     1f8:	41200000 	teqmi	r0, r0
     1fc:	34dc9f1b 	ldrbcc	r9, [ip], #3867	; 0xf1b
     200:	34e10800 	strbtcc	r0, [r1], #2048	; 0x800
     204:	000c0800 	andeq	r0, ip, r0, lsl #16
     208:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     20c:	00000425 	andeq	r0, r0, r5, lsr #8
     210:	9f1b4120 	svcls	0x001b4120
     214:	080034f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip, sp}
     218:	080034f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, ip, sp}
     21c:	049e0006 	ldreq	r0, [lr], #6
     220:	00000000 	andeq	r0, r0, r0
     224:	08003508 	stmdaeq	r0, {r3, r8, sl, ip, sp}
     228:	0800350d 	stmdaeq	r0, {r0, r2, r3, r8, sl, ip, sp}
     22c:	00f5000c 	rscseq	r0, r5, ip
     230:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     234:	41200000 	teqmi	r0, r0
     238:	353e9f1b 	ldrcc	r9, [lr, #-3867]!	; 0xf1b
     23c:	35430800 	strbcc	r0, [r3, #-2048]	; 0x800
     240:	000c0800 	andeq	r0, ip, r0, lsl #16
     244:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     248:	00000425 	andeq	r0, r0, r5, lsr #8
     24c:	9f1b4120 	svcls	0x001b4120
     250:	08003560 	stmdaeq	r0, {r5, r6, r8, sl, ip, sp}
     254:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
     258:	049e0006 	ldreq	r0, [lr], #6
     25c:	00000000 	andeq	r0, r0, r0
     260:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
     264:	080035dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, sl, ip, sp}
     268:	00f5000c 	rscseq	r0, r5, ip
     26c:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     270:	41200000 	teqmi	r0, r0
     274:	35f49f1b 	ldrbcc	r9, [r4, #3867]!	; 0xf1b
     278:	35f90800 	ldrbcc	r0, [r9, #2048]!	; 0x800
     27c:	000c0800 	andeq	r0, ip, r0, lsl #16
     280:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     284:	00000425 	andeq	r0, r0, r5, lsr #8
     288:	9f1b4120 	svcls	0x001b4120
     28c:	08003618 	stmdaeq	r0, {r3, r4, r9, sl, ip, sp}
     290:	0800361d 	stmdaeq	r0, {r0, r2, r3, r4, r9, sl, ip, sp}
     294:	00f5000c 	rscseq	r0, r5, ip
     298:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     29c:	41200000 	teqmi	r0, r0
     2a0:	363c9f1b 	shadd16cc	r9, ip, fp
     2a4:	36410800 	strbcc	r0, [r1], -r0, lsl #16
     2a8:	000c0800 	andeq	r0, ip, r0, lsl #16
     2ac:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     2b0:	00000425 	andeq	r0, r0, r5, lsr #8
     2b4:	9f1b4120 	svcls	0x001b4120
     2b8:	08003658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip, sp}
     2bc:	0800365d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r9, sl, ip, sp}
     2c0:	00f5000c 	rscseq	r0, r5, ip
     2c4:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
     2c8:	41200000 	teqmi	r0, r0
     2cc:	36749f1b 	uhadd16cc	r9, r4, fp
     2d0:	36790800 	ldrbtcc	r0, [r9], -r0, lsl #16
     2d4:	000c0800 	andeq	r0, ip, r0, lsl #16
     2d8:	f42500f5 	vld4.<illegal width 64>	{d0-d3}, [r5 :256], r5
     2dc:	00000425 	andeq	r0, r0, r5, lsr #8
     2e0:	9f1b4120 	svcls	0x001b4120
	...
     2ec:	080035a8 	stmdaeq	r0, {r3, r5, r7, r8, sl, ip, sp}
     2f0:	080035aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, ip, sp}
     2f4:	9f320002 	svcls	0x00320002
	...
     300:	0800367e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip, sp}
     304:	08003680 	stmdaeq	r0, {r7, r9, sl, ip, sp}
     308:	9f330002 	svcls	0x00330002
	...
     314:	080036c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, sp}
     318:	080036ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, ip, sp}
     31c:	ca500001 	bgt	1400328 <__Stack_Size+0x13fff28>
     320:	50080036 	andpl	r0, r8, r6, lsr r0
     324:	01080038 	tsteq	r8, r8, lsr r0
     328:	00005b00 	andeq	r5, r0, r0, lsl #22
     32c:	00000000 	andeq	r0, r0, r0
     330:	36c00000 	strbcc	r0, [r0], r0
     334:	36d10800 	ldrbcc	r0, [r1], r0, lsl #16
     338:	00010800 	andeq	r0, r1, r0, lsl #16
     33c:	0036d151 	eorseq	sp, r6, r1, asr r1
     340:	00385008 	eorseq	r5, r8, r8
     344:	f3000608 	vmax.u8	d0, d0, d8
     348:	2501f503 	strcs	pc, [r1, #-1283]	; 0x503
     34c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     350:	00000000 	andeq	r0, r0, r0
     354:	0036c000 	eorseq	ip, r6, r0
     358:	0036d108 	eorseq	sp, r6, r8, lsl #2
     35c:	52000108 	andpl	r0, r0, #8, 2
     360:	080036d1 	stmdaeq	r0, {r0, r4, r6, r7, r9, sl, ip, sp}
     364:	080036ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, ip, sp}
     368:	ee540001 	cdp	0, 5, cr0, cr4, cr1, {0}
     36c:	50080036 	andpl	r0, r8, r6, lsr r0
     370:	06080038 			; <UNDEFINED> instruction: 0x06080038
     374:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
     378:	009f2502 	addseq	r2, pc, r2, lsl #10
     37c:	00000000 	andeq	r0, r0, r0
     380:	c0000000 	andgt	r0, r0, r0
     384:	d1080036 	tstle	r8, r6, lsr r0
     388:	01080036 	tsteq	r8, r6, lsr r0
     38c:	36d15300 	ldrbcc	r5, [r1], r0, lsl #6
     390:	38500800 	ldmdacc	r0, {fp}^
     394:	00010800 	andeq	r0, r1, r0, lsl #16
     398:	0000005a 	andeq	r0, r0, sl, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	00385000 	eorseq	r5, r8, r0
     3a4:	00385808 	eorseq	r5, r8, r8, lsl #16
     3a8:	50000108 	andpl	r0, r0, r8, lsl #2
     3ac:	08003858 	stmdaeq	r0, {r3, r4, r6, fp, ip, sp}
     3b0:	08003878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, sp}
     3b4:	00560001 	subseq	r0, r6, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	50000000 	andpl	r0, r0, r0
     3c0:	5a080038 	bpl	2004a8 <__Stack_Size+0x2000a8>
     3c4:	01080038 	tsteq	r8, r8, lsr r0
     3c8:	385a5100 	ldmdacc	sl, {r8, ip, lr}^
     3cc:	38780800 	ldmdacc	r8!, {fp}^
     3d0:	00010800 	andeq	r0, r1, r0, lsl #16
     3d4:	00000055 	andeq	r0, r0, r5, asr r0
     3d8:	00000000 	andeq	r0, r0, r0
     3dc:	00385000 	eorseq	r5, r8, r0
     3e0:	00385f08 	eorseq	r5, r8, r8, lsl #30
     3e4:	52000108 	andpl	r0, r0, #8, 2
     3e8:	0800385f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, fp, ip, sp}
     3ec:	08003878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, sp}
     3f0:	00540001 	subseq	r0, r4, r1
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     3fc:	80080038 	andhi	r0, r8, r8, lsr r0
     400:	01080038 	tsteq	r8, r8, lsr r0
     404:	38805000 	stmcc	r0, {ip, lr}
     408:	390c0800 	stmdbcc	ip, {fp}
     40c:	00010800 	andeq	r0, r1, r0, lsl #16
     410:	00000055 	andeq	r0, r0, r5, asr r0
     414:	00000000 	andeq	r0, r0, r0
     418:	00387800 	eorseq	r7, r8, r0, lsl #16
     41c:	00388208 	eorseq	r8, r8, r8, lsl #4
     420:	51000108 	tstpl	r0, r8, lsl #2
     424:	08003882 	stmdaeq	r0, {r1, r7, fp, ip, sp}
     428:	0800390c 	stmdaeq	r0, {r2, r3, r8, fp, ip, sp}
     42c:	00540001 	subseq	r0, r4, r1
     430:	00000000 	andeq	r0, r0, r0
     434:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     438:	87080038 	smladxhi	r8, r8, r0, r0
     43c:	01080038 	tsteq	r8, r8, lsr r0
     440:	38875200 	stmcc	r7, {r9, ip, lr}
     444:	390c0800 	stmdbcc	ip, {fp}
     448:	00010800 	andeq	r0, r1, r0, lsl #16
     44c:	00000056 	andeq	r0, r0, r6, asr r0
     450:	00000000 	andeq	r0, r0, r0
     454:	00390c00 	eorseq	r0, r9, r0, lsl #24
     458:	00391808 	eorseq	r1, r9, r8, lsl #16
     45c:	50000108 	andpl	r0, r0, r8, lsl #2
     460:	08003918 	stmdaeq	r0, {r3, r4, r8, fp, ip, sp}
     464:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
     468:	cc5b0001 	mrrcgt	0, 0, r0, fp, cr1
     46c:	d0080039 	andle	r0, r8, r9, lsr r0
     470:	04080039 	streq	r0, [r8], #-57	; 0x39
     474:	5001f300 	andpl	pc, r1, r0, lsl #6
     478:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     47c:	00000000 	andeq	r0, r0, r0
     480:	00390c00 	eorseq	r0, r9, r0, lsl #24
     484:	00391a08 	eorseq	r1, r9, r8, lsl #20
     488:	51000108 	tstpl	r0, r8, lsl #2
     48c:	0800391a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip, sp}
     490:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
     494:	cc5a0001 	mrrcgt	0, 0, r0, sl, cr1
     498:	d0080039 	andle	r0, r8, r9, lsr r0
     49c:	04080039 	streq	r0, [r8], #-57	; 0x39
     4a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	00390c00 	eorseq	r0, r9, r0, lsl #24
     4b0:	00395e08 	eorseq	r5, r9, r8, lsl #28
     4b4:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
     4b8:	00000004 	andeq	r0, r0, r4
     4bc:	00395e00 	eorseq	r5, r9, r0, lsl #28
     4c0:	0039cc08 	eorseq	ip, r9, r8, lsl #24
     4c4:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
     4c8:	25f72c06 	ldrbcs	r2, [r7, #3078]!	; 0xc06
     4cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4d0:	00000000 	andeq	r0, r0, r0
     4d4:	00390c00 	eorseq	r0, r9, r0, lsl #24
     4d8:	00398608 	eorseq	r8, r9, r8, lsl #12
     4dc:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
     4e0:	00000004 	andeq	r0, r0, r4
     4e4:	00398600 	eorseq	r8, r9, r0, lsl #12
     4e8:	0039cc08 	eorseq	ip, r9, r8, lsl #24
     4ec:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
     4f0:	25f72c04 	ldrbcs	r2, [r7, #3076]!	; 0xc04
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00390c00 	eorseq	r0, r9, r0, lsl #24
     500:	0039a208 	eorseq	sl, r9, r8, lsl #4
     504:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
     508:	00000004 	andeq	r0, r0, r4
     50c:	0039a200 	eorseq	sl, r9, r0, lsl #4
     510:	0039a508 	eorseq	sl, r9, r8, lsl #10
     514:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
     518:	25f72c00 	ldrbcs	r2, [r7, #3072]!	; 0xc00
     51c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     520:	00000000 	andeq	r0, r0, r0
     524:	00390c00 	eorseq	r0, r9, r0, lsl #24
     528:	00391808 	eorseq	r1, r9, r8, lsl #16
     52c:	70001608 	andvc	r1, r0, r8, lsl #12
     530:	2504f604 	strcs	pc, [r4, #-1540]	; 0x604
     534:	2cf42cf7 	ldclcs	12, cr2, [r4], #988	; 0x3dc
     538:	1c432d08 	mcrrne	13, 0, r2, r3, cr8
     53c:	1a36e2eb 	bne	db90f0 <__Stack_Size+0xdb8cf0>
     540:	25f71c3f 	ldrbcs	r1, [r7, #3135]!	; 0xc3f
     544:	0039189f 	mlaseq	r9, pc, r8, r1	; <UNPREDICTABLE>
     548:	00391d08 	eorseq	r1, r9, r8, lsl #26
     54c:	7b001608 	blvc	5d74 <__Stack_Size+0x5974>
     550:	2504f604 	strcs	pc, [r4, #-1540]	; 0x604
     554:	2cf42cf7 	ldclcs	12, cr2, [r4], #988	; 0x3dc
     558:	1c432d08 	mcrrne	13, 0, r2, r3, cr8
     55c:	1a36e2eb 	bne	db9110 <__Stack_Size+0xdb8d10>
     560:	25f71c3f 	ldrbcs	r1, [r7, #3135]!	; 0xc3f
     564:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     568:	00000000 	andeq	r0, r0, r0
     56c:	00391200 	eorseq	r1, r9, r0, lsl #4
     570:	00393c08 	eorseq	r3, r9, r8, lsl #24
     574:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
     580:	08003936 	stmdaeq	r0, {r1, r2, r4, r5, r8, fp, ip, sp}
     584:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
     588:	06f50006 	ldrbteq	r0, [r5], r6
     58c:	9f25f72c 	svcls	0x0025f72c
	...
     598:	080039d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, sp}
     59c:	080039e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, fp, ip, sp}
     5a0:	e6500001 	ldrb	r0, [r0], -r1
     5a4:	08080039 	stmdaeq	r8, {r0, r3, r4, r5}
     5a8:	0108003a 	tsteq	r8, sl, lsr r0
     5ac:	3a085400 	bcc	2155b4 <__Stack_Size+0x2151b4>
     5b0:	3f700800 	svccc	0x00700800
     5b4:	00040800 	andeq	r0, r4, r0, lsl #16
     5b8:	9f5001f3 	svcls	0x005001f3
	...
     5c4:	080039d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, sp}
     5c8:	080039ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, fp, ip, sp}
     5cc:	ea510001 	b	14405d8 <__Stack_Size+0x14401d8>
     5d0:	f1080039 			; <UNDEFINED> instruction: 0xf1080039
     5d4:	01080039 	tsteq	r8, r9, lsr r0
     5d8:	39f15000 	ldmibcc	r1!, {ip, lr}^
     5dc:	3ebe0800 	cdpcc	8, 11, cr0, cr14, cr0, {0}
     5e0:	00010800 	andeq	r0, r1, r0, lsl #16
     5e4:	003ebe5b 	eorseq	fp, lr, fp, asr lr
     5e8:	003f7008 	eorseq	r7, pc, r8
     5ec:	f3000408 	vshl.u8	d0, d8, d0
     5f0:	009f5101 	addseq	r5, pc, r1, lsl #2
     5f4:	00000000 	andeq	r0, r0, r0
     5f8:	d0000000 	andle	r0, r0, r0
     5fc:	ec080039 	stc	0, cr0, [r8], {57}	; 0x39
     600:	01080039 	tsteq	r8, r9, lsr r0
     604:	39ec5200 	stmibcc	ip!, {r9, ip, lr}^
     608:	3f660800 	svccc	0x00660800
     60c:	00030800 	andeq	r0, r3, r0, lsl #16
     610:	667ed891 			; <UNDEFINED> instruction: 0x667ed891
     614:	7008003f 	andvc	r0, r8, pc, lsr r0
     618:	0308003f 	movweq	r0, #32831	; 0x803f
     61c:	7ed87d00 	cdpvc	13, 13, cr7, cr8, cr0, {0}
	...
     628:	08003a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, sp}
     62c:	08003bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp, ip, sp}
     630:	00580001 	subseq	r0, r8, r1
     634:	00000000 	andeq	r0, r0, r0
     638:	1c000000 	stcne	0, cr0, [r0], {-0}
     63c:	3608003a 			; <UNDEFINED> instruction: 0x3608003a
     640:	0108003a 	tsteq	r8, sl, lsr r0
     644:	00005700 	andeq	r5, r0, r0, lsl #14
     648:	00000000 	andeq	r0, r0, r0
     64c:	3a1c0000 	bcc	700654 <__Stack_Size+0x700254>
     650:	3a400800 	bcc	1002658 <__Stack_Size+0x1002258>
     654:	00010800 	andeq	r0, r1, r0, lsl #16
     658:	00000056 	andeq	r0, r0, r6, asr r0
     65c:	00000000 	andeq	r0, r0, r0
     660:	003a2a00 	eorseq	r2, sl, r0, lsl #20
     664:	003f6608 	eorseq	r6, pc, r8, lsl #12
     668:	91000308 	tstls	r0, r8, lsl #6
     66c:	3f667ef4 	svccc	0x00667ef4
     670:	3f700800 	svccc	0x00700800
     674:	00030800 	andeq	r0, r3, r0, lsl #16
     678:	007ef47d 	rsbseq	pc, lr, sp, ror r4	; <UNPREDICTABLE>
     67c:	00000000 	andeq	r0, r0, r0
     680:	40000000 	andmi	r0, r0, r0
     684:	4208003a 	andmi	r0, r8, #58	; 0x3a
     688:	1008003a 	andne	r0, r8, sl, lsr r0
     68c:	2508f500 	strcs	pc, [r8, #-1280]	; 0x500
     690:	1e2508f5 	mcrne	8, 1, r0, cr5, cr5, {7}
     694:	222507f5 	eorcs	r0, r5, #64225280	; 0x3d40000
     698:	222500f5 	eorcs	r0, r5, #245	; 0xf5
     69c:	003a429f 	mlaseq	sl, pc, r2, r4	; <UNPREDICTABLE>
     6a0:	003ae408 	eorseq	lr, sl, r8, lsl #8
     6a4:	f5001008 			; <UNDEFINED> instruction: 0xf5001008
     6a8:	08f52508 	ldmeq	r5!, {r3, r8, sl, sp}^
     6ac:	07f51e25 	ldrbeq	r1, [r5, r5, lsr #28]!
     6b0:	06f52225 	ldrbteq	r2, [r5], r5, lsr #4
     6b4:	009f2225 	addseq	r2, pc, r5, lsr #4
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	62000000 	andvs	r0, r0, #0
     6c0:	6508003a 	strvs	r0, [r8, #-58]	; 0x3a
     6c4:	0108003a 	tsteq	r8, sl, lsr r0
     6c8:	3a655000 	bcc	19546d0 <__Stack_Size+0x19542d0>
     6cc:	3b0c0800 	blcc	3026d4 <__Stack_Size+0x3022d4>
     6d0:	00010800 	andeq	r0, r1, r0, lsl #16
     6d4:	00000059 	andeq	r0, r0, r9, asr r0
     6d8:	00000000 	andeq	r0, r0, r0
     6dc:	003a7a00 	eorseq	r7, sl, r0, lsl #20
     6e0:	003a7d08 	eorseq	r7, sl, r8, lsl #26
     6e4:	50000108 	andpl	r0, r0, r8, lsl #2
     6e8:	08003a7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp}
     6ec:	08003ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip, sp}
     6f0:	005a0001 	subseq	r0, sl, r1
     6f4:	00000000 	andeq	r0, r0, r0
     6f8:	7a000000 	bvc	700 <__Stack_Size+0x300>
     6fc:	7d08003a 	stcvc	0, cr0, [r8, #-232]	; 0xffffff18
     700:	1008003a 	andne	r0, r8, sl, lsr r0
     704:	0425f400 	strteq	pc, [r5], #-1024	; 0x400
     708:	3f800000 	svccc	0x00800000
     70c:	f52500f5 			; <UNDEFINED> instruction: 0xf52500f5
     710:	1c1e2500 	cfldr32ne	mvfx2, [lr], {-0}
     714:	003a7d9f 	mlaseq	sl, pc, sp, r7	; <UNPREDICTABLE>
     718:	003ac408 	eorseq	ip, sl, r8, lsl #8
     71c:	f4001008 	vst4.8	{d1-d4}, [r0], r8
     720:	00000425 	andeq	r0, r0, r5, lsr #8
     724:	0af53f80 	beq	ffd5052c <SCS_BASE+0x1fd4252c>
     728:	250af525 	strcs	pc, [sl, #-1317]	; 0x525
     72c:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
     730:	00000000 	andeq	r0, r0, r0
     734:	90000000 	andls	r0, r0, r0
     738:	9308003a 	movwls	r0, #32826	; 0x803a
     73c:	0608003a 			; <UNDEFINED> instruction: 0x0608003a
     740:	2c00f500 	cfstr32cs	mvfx15, [r0], {-0}
     744:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     748:	00000000 	andeq	r0, r0, r0
     74c:	c4000000 	strgt	r0, [r0], #-0
     750:	c708003a 	smladxgt	r8, sl, r0, r0
     754:	0108003a 	tsteq	r8, sl, lsr r0
     758:	3ac75000 	bcc	ff1d4760 <SCS_BASE+0x1f1c6760>
     75c:	3d000800 	stccc	8, cr0, [r0, #-0]
     760:	00010800 	andeq	r0, r1, r0, lsl #16
     764:	0000005a 	andeq	r0, r0, sl, asr r0
     768:	00000000 	andeq	r0, r0, r0
     76c:	003ace00 	eorseq	ip, sl, r0, lsl #28
     770:	003f6608 	eorseq	r6, pc, r8, lsl #12
     774:	91000308 	tstls	r0, r8, lsl #6
     778:	3f667ef8 	svccc	0x00667ef8
     77c:	3f700800 	svccc	0x00700800
     780:	00030800 	andeq	r0, r3, r0, lsl #16
     784:	007ef87d 	rsbseq	pc, lr, sp, ror r8	; <UNPREDICTABLE>
     788:	00000000 	andeq	r0, r0, r0
     78c:	0c000000 	stceq	0, cr0, [r0], {-0}
     790:	0f08003b 	svceq	0x0008003b
     794:	0108003b 	tsteq	r8, fp, lsr r0
     798:	3b0f5000 	blcc	3d47a0 <__Stack_Size+0x3d43a0>
     79c:	3bc80800 	blcc	ff2027a4 <SCS_BASE+0x1f1f47a4>
     7a0:	00010800 	andeq	r0, r1, r0, lsl #16
     7a4:	00000059 	andeq	r0, r0, r9, asr r0
     7a8:	00000000 	andeq	r0, r0, r0
     7ac:	003b0c00 	eorseq	r0, fp, r0, lsl #24
     7b0:	003b0f08 	eorseq	r0, fp, r8, lsl #30
     7b4:	f4001008 	vst4.8	{d1-d4}, [r0], r8
     7b8:	00000425 	andeq	r0, r0, r5, lsr #8
     7bc:	00f53f80 	rscseq	r3, r5, r0, lsl #31
     7c0:	2500f525 	strcs	pc, [r0, #-1317]	; 0x525
     7c4:	0f9f1c1e 	svceq	0x009f1c1e
     7c8:	c808003b 	stmdagt	r8, {r0, r1, r3, r4, r5}
     7cc:	1008003b 	andne	r0, r8, fp, lsr r0
     7d0:	0425f400 	strteq	pc, [r5], #-1024	; 0x400
     7d4:	3f800000 	svccc	0x00800000
     7d8:	f52509f5 			; <UNDEFINED> instruction: 0xf52509f5
     7dc:	1c1e2509 	cfldr32ne	mvfx2, [lr], {9}
     7e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7e4:	00000000 	andeq	r0, r0, r0
     7e8:	003b2800 	eorseq	r2, fp, r0, lsl #16
     7ec:	003b4808 	eorseq	r4, fp, r8, lsl #16
     7f0:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
     7f4:	25f72c06 	ldrbcs	r2, [r7, #3078]!	; 0xc06
     7f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7fc:	00000000 	andeq	r0, r0, r0
     800:	003b3e00 	eorseq	r3, fp, r0, lsl #28
     804:	003b8208 	eorseq	r8, fp, r8, lsl #4
     808:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
     80c:	25f72c04 	ldrbcs	r2, [r7, #3076]!	; 0xc04
     810:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     814:	00000000 	andeq	r0, r0, r0
     818:	003b6000 	eorseq	r6, fp, r0
     81c:	003b8208 	eorseq	r8, fp, r8, lsl #4
     820:	f5000f08 			; <UNDEFINED> instruction: 0xf5000f08
     824:	25f72c04 	ldrbcs	r2, [r7, #3076]!	; 0xc04
     828:	f52cf71f 			; <UNDEFINED> instruction: 0xf52cf71f
     82c:	f71e2c06 			; <UNDEFINED> instruction: 0xf71e2c06
     830:	00009f25 	andeq	r9, r0, r5, lsr #30
     834:	00000000 	andeq	r0, r0, r0
     838:	3b600000 	blcc	1800840 <__Stack_Size+0x1800440>
     83c:	3d000800 	stccc	8, cr0, [r0, #-0]
     840:	000c0800 	andeq	r0, ip, r0, lsl #16
     844:	f4250af5 	vld1.64	{d0-d1}, [r5 :256], r5
     848:	00000425 	andeq	r0, r0, r5, lsr #8
     84c:	9f1e3f00 	svcls	0x001e3f00
	...
     858:	08003b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp, ip, sp}
     85c:	08003b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp, ip, sp}
     860:	00f50005 	rscseq	r0, r5, r5
     864:	9a9f1f25 	bls	fe7c8500 <SCS_BASE+0x1e7ba500>
     868:	6608003b 			; <UNDEFINED> instruction: 0x6608003b
     86c:	0808003f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5}
     870:	7efc9100 	nrmvce	f1, f0
     874:	1f2504f6 	svcne	0x002504f6
     878:	003f669f 	mlaseq	pc, pc, r6, r6	; <UNPREDICTABLE>
     87c:	003f7008 	eorseq	r7, pc, r8
     880:	7d000808 	stcvc	8, cr0, [r0, #-32]	; 0xffffffe0
     884:	04f67efc 	ldrbteq	r7, [r6], #3836	; 0xefc
     888:	009f1f25 	addseq	r1, pc, r5, lsr #30
     88c:	00000000 	andeq	r0, r0, r0
     890:	b2000000 	andlt	r0, r0, #0
     894:	b408003b 	strlt	r0, [r8], #-59	; 0x3b
     898:	0508003b 	streq	r0, [r8, #-59]	; 0x3b
     89c:	04935000 	ldreq	r5, [r3], #0
     8a0:	3bb42093 	blcc	fed08af4 <SCS_BASE+0x1ecfaaf4>
     8a4:	3be80800 	blcc	ffa028ac <SCS_BASE+0x1f9f48ac>
     8a8:	00070800 	andeq	r0, r7, r0, lsl #16
     8ac:	937ed091 	cmnls	lr, #145	; 0x91
     8b0:	e8209304 	stmda	r0!, {r2, r8, r9, ip, pc}
     8b4:	ea08003b 	b	2009a8 <__Stack_Size+0x2005a8>
     8b8:	0a08003b 	beq	2009ac <__Stack_Size+0x2005ac>
     8bc:	7ed09100 	atnvcs	f1, f0
     8c0:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
     8c4:	ea1c9304 	b	7254dc <__Stack_Size+0x7250dc>
     8c8:	0808003b 	stmdaeq	r8, {r0, r1, r3, r4, r5}
     8cc:	0c08003c 	stceq	0, cr0, [r8], {60}	; 0x3c
     8d0:	7ed09100 	atnvcs	f1, f0
     8d4:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     8d8:	9304937e 	movwls	r9, #17278	; 0x437e
     8dc:	003c081c 	eorseq	r0, ip, ip, lsl r8
     8e0:	003c0a08 	eorseq	r0, ip, r8, lsl #20
     8e4:	91000f08 	tstls	r0, r8, lsl #30
     8e8:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     8ec:	937edc91 	cmnls	lr, #37120	; 0x9100
     8f0:	04935004 	ldreq	r5, [r3], #4
     8f4:	3c0a1893 	stccc	8, cr1, [sl], {147}	; 0x93
     8f8:	3c140800 	ldccc	8, cr0, [r4], {-0}
     8fc:	00110800 	andseq	r0, r1, r0, lsl #16
     900:	937ed091 	cmnls	lr, #145	; 0x91
     904:	7edc9104 	atnvce	f1, f4
     908:	e0910493 	umulls	r0, r1, r3, r4
     90c:	9304937e 	movwls	r9, #17278	; 0x437e
     910:	003c1418 	eorseq	r1, ip, r8, lsl r4
     914:	003c1a08 	eorseq	r1, ip, r8, lsl #20
     918:	91001408 	tstls	r0, r8, lsl #8
     91c:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     920:	937edc91 	cmnls	lr, #37120	; 0x9100
     924:	7ee09104 	urdvcs	f1, f4
     928:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
     92c:	1a149304 	bne	525544 <__Stack_Size+0x525144>
     930:	2808003c 	stmdacs	r8, {r2, r3, r4, r5}
     934:	1408003c 	strne	r0, [r8], #-60	; 0x3c
     938:	7ed09100 	atnvcs	f1, f0
     93c:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     940:	9104937e 	tstls	r4, lr, ror r3
     944:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     948:	93049357 	movwls	r9, #17239	; 0x4357
     94c:	003c2814 	eorseq	r2, ip, r4, lsl r8
     950:	003c2c08 	eorseq	r2, ip, r8, lsl #24
     954:	91001708 	tstls	r0, r8, lsl #14
     958:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     95c:	937edc91 	cmnls	lr, #37120	; 0x9100
     960:	7ee09104 	urdvcs	f1, f4
     964:	93570493 	cmpls	r7, #-1828716544	; 0x93000000
     968:	04935004 	ldreq	r5, [r3], #4
     96c:	3c2c1093 	stccc	0, cr1, [ip], #-588	; 0xfffffdb4
     970:	3c380800 	ldccc	8, cr0, [r8], #-0
     974:	00170800 	andseq	r0, r7, r0, lsl #16
     978:	937ed091 	cmnls	lr, #145	; 0x91
     97c:	7edc9104 	atnvce	f1, f4
     980:	e0910493 	umulls	r0, r1, r3, r4
     984:	5704937e 	smlsdxpl	r4, lr, r3, r9
     988:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
     98c:	38109304 	ldmdacc	r0, {r2, r8, r9, ip, pc}
     990:	3a08003c 	bcc	200a88 <__Stack_Size+0x200688>
     994:	2208003c 	andcs	r0, r8, #60	; 0x3c
     998:	7ed09100 	atnvcs	f1, f0
     99c:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     9a0:	9104937e 	tstls	r4, lr, ror r3
     9a4:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     9a8:	56049357 			; <UNDEFINED> instruction: 0x56049357
     9ac:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
     9b0:	00049e04 	andeq	r9, r4, r4, lsl #28
     9b4:	93000000 	movwls	r0, #0
     9b8:	3a089304 	bcc	2255d0 <__Stack_Size+0x2251d0>
     9bc:	4208003c 	andmi	r0, r8, #60	; 0x3c
     9c0:	2408003c 	strcs	r0, [r8], #-60	; 0x3c
     9c4:	7ed09100 	atnvcs	f1, f0
     9c8:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     9cc:	9104937e 	tstls	r4, lr, ror r3
     9d0:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     9d4:	56049357 			; <UNDEFINED> instruction: 0x56049357
     9d8:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
     9dc:	9e04937e 	mcrls	3, 0, r9, cr4, cr14, {3}
     9e0:	00000004 	andeq	r0, r0, r4
     9e4:	93049300 	movwls	r9, #17152	; 0x4300
     9e8:	003c4208 	eorseq	r4, ip, r8, lsl #4
     9ec:	003c4408 	eorseq	r4, ip, r8, lsl #8
     9f0:	91002708 	tstls	r0, r8, lsl #14
     9f4:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     9f8:	937edc91 	cmnls	lr, #37120	; 0x9100
     9fc:	7ee09104 	urdvcs	f1, f4
     a00:	93570493 	cmpls	r7, #-1828716544	; 0x93000000
     a04:	04935604 	ldreq	r5, [r3], #1540	; 0x604
     a08:	937ec891 	cmnls	lr, #9502720	; 0x910000
     a0c:	00049e04 	andeq	r9, r4, r4, lsl #28
     a10:	93000000 	movwls	r0, #0
     a14:	04935004 	ldreq	r5, [r3], #4
     a18:	3c440493 	cfstrdcc	mvd0, [r4], {147}	; 0x93
     a1c:	3d1c0800 	ldccc	8, cr0, [ip, #-0]
     a20:	00270800 	eoreq	r0, r7, r0, lsl #16
     a24:	937ed091 	cmnls	lr, #145	; 0x91
     a28:	7edc9104 	atnvce	f1, f4
     a2c:	e0910493 	umulls	r0, r1, r3, r4
     a30:	5704937e 	smlsdxpl	r4, lr, r3, r9
     a34:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
     a38:	7ec89104 	acsvce	f1, f4
     a3c:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     a40:	00000000 	andeq	r0, r0, r0
     a44:	93540493 	cmpls	r4, #-1828716544	; 0x93000000
     a48:	1c049304 	stcne	3, cr9, [r4], {4}
     a4c:	ae08003d 	mcrge	0, 0, r0, cr8, cr13, {1}
     a50:	2608003d 			; <UNDEFINED> instruction: 0x2608003d
     a54:	7ed09100 	atnvcs	f1, f0
     a58:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     a5c:	9104937e 	tstls	r4, lr, ror r3
     a60:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     a64:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
     a68:	7ec89104 	acsvce	f1, f4
     a6c:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     a70:	00000000 	andeq	r0, r0, r0
     a74:	93540493 	cmpls	r4, #-1828716544	; 0x93000000
     a78:	ae049304 	cdpge	3, 0, cr9, cr4, cr4, {0}
     a7c:	ce08003d 	mcrgt	0, 0, r0, cr8, cr13, {1}
     a80:	2308003d 	movwcs	r0, #32829	; 0x803d
     a84:	7ed09100 	atnvcs	f1, f0
     a88:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     a8c:	9104937e 	tstls	r4, lr, ror r3
     a90:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     a94:	c8910893 	ldmgt	r1, {r0, r1, r4, r7, fp}
     a98:	9e04937e 	mcrls	3, 0, r9, cr4, cr14, {3}
     a9c:	00000004 	andeq	r0, r0, r4
     aa0:	54049300 	strpl	r9, [r4], #-768	; 0x300
     aa4:	04930493 	ldreq	r0, [r3], #1171	; 0x493
     aa8:	08003dce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, fp, ip, sp}
     aac:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     ab0:	d0910020 	addsle	r0, r1, r0, lsr #32
     ab4:	9104937e 	tstls	r4, lr, ror r3
     ab8:	04937edc 	ldreq	r7, [r3], #3804	; 0xedc
     abc:	937ee091 	cmnls	lr, #145	; 0x91
     ac0:	91089304 	tstls	r8, r4, lsl #6
     ac4:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
     ac8:	0000049e 	muleq	r0, lr, r4
     acc:	04930000 	ldreq	r0, [r3], #0
     ad0:	3efc0893 	mrccc	8, 7, r0, cr12, cr3, {4}
     ad4:	3f660800 	svccc	0x00660800
     ad8:	001d0800 	andseq	r0, sp, r0, lsl #16
     adc:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     ae0:	9104937e 	tstls	r4, lr, ror r3
     ae4:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     ae8:	c8910893 	ldmgt	r1, {r0, r1, r4, r7, fp}
     aec:	9e04937e 	mcrls	3, 0, r9, cr4, cr14, {3}
     af0:	00000004 	andeq	r0, r0, r4
     af4:	93049300 	movwls	r9, #17152	; 0x4300
     af8:	003f6608 	eorseq	r6, pc, r8, lsl #12
     afc:	003f7008 	eorseq	r7, pc, r8
     b00:	93001d08 	movwls	r1, #3336	; 0xd08
     b04:	7edc7d04 	cdpvc	13, 13, cr7, cr12, cr4, {0}
     b08:	e07d0493 			; <UNDEFINED> instruction: 0xe07d0493
     b0c:	9304937e 	movwls	r9, #17278	; 0x437e
     b10:	7ec87d08 	cdpvc	13, 12, cr7, cr8, cr8, {0}
     b14:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     b18:	00000000 	andeq	r0, r0, r0
     b1c:	08930493 	ldmeq	r3, {r0, r1, r4, r7, sl}
	...
     b28:	08003c52 	stmdaeq	r0, {r1, r4, r6, sl, fp, ip, sp}
     b2c:	08003d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip, sp}
     b30:	d0910027 	addsle	r0, r1, r7, lsr #32
     b34:	5704937e 	smlsdxpl	r4, lr, r3, r9
     b38:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     b44:	5604937e 			; <UNDEFINED> instruction: 0x5604937e
     b48:	93540493 	cmpls	r4, #-1828716544	; 0x93000000
     b4c:	7ee09104 	urdvcs	f1, f4
     b50:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
     b54:	9304937e 	movwls	r9, #17278	; 0x437e
     b58:	003d1c04 	eorseq	r1, sp, r4, lsl #24
     b5c:	003dae08 	eorseq	sl, sp, r8, lsl #28
     b60:	91002608 	tstls	r0, r8, lsl #12
     b64:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     b68:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     b6c:	00000000 	andeq	r0, r0, r0
     b70:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     b74:	5604937e 			; <UNDEFINED> instruction: 0x5604937e
     b78:	93540493 	cmpls	r4, #-1828716544	; 0x93000000
     b7c:	7ee09104 	urdvcs	f1, f4
     b80:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
     b84:	9304937e 	movwls	r9, #17278	; 0x437e
     b88:	003dae04 	eorseq	sl, sp, r4, lsl #28
     b8c:	003dce08 	eorseq	ip, sp, r8, lsl #28
     b90:	91002508 	tstls	r0, r8, lsl #10
     b94:	04937ed0 	ldreq	r7, [r3], #3792	; 0xed0
     b98:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	dc910493 	cfldrsle	mvf0, [r1], {147}	; 0x93
     ba4:	9304937e 	movwls	r9, #17278	; 0x437e
     ba8:	04935404 	ldreq	r5, [r3], #1028	; 0x404
     bac:	937ee091 	cmnls	lr, #145	; 0x91
     bb0:	7ec89104 	acsvce	f1, f4
     bb4:	04930493 	ldreq	r0, [r3], #1171	; 0x493
     bb8:	08003dce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, fp, ip, sp}
     bbc:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     bc0:	d0910022 	addsle	r0, r1, r2, lsr #32
     bc4:	9304937e 	movwls	r9, #17278	; 0x437e
     bc8:	00049e04 	andeq	r9, r4, r4, lsl #28
     bcc:	93000000 	movwls	r0, #0
     bd0:	7edc9104 	atnvce	f1, f4
     bd4:	08930493 	ldmeq	r3, {r0, r1, r4, r7, sl}
     bd8:	937ee091 	cmnls	lr, #145	; 0x91
     bdc:	7ec89104 	acsvce	f1, f4
     be0:	04930493 	ldreq	r0, [r3], #1171	; 0x493
     be4:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     be8:	08003f66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, fp, ip, sp}
     bec:	0893001d 	ldmeq	r3, {r0, r2, r3, r4}
     bf0:	0000049e 	muleq	r0, lr, r4
     bf4:	04930000 	ldreq	r0, [r3], #0
     bf8:	937edc91 	cmnls	lr, #37120	; 0x9100
     bfc:	91089304 	tstls	r8, r4, lsl #6
     c00:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
     c04:	937ec891 	cmnls	lr, #9502720	; 0x910000
     c08:	66049304 	strvs	r9, [r4], -r4, lsl #6
     c0c:	7008003f 	andvc	r0, r8, pc, lsr r0
     c10:	1d08003f 	stcne	0, cr0, [r8, #-252]	; 0xffffff04
     c14:	9e089300 	cdpls	3, 0, cr9, cr8, cr0, {0}
     c18:	00000004 	andeq	r0, r0, r4
     c1c:	7d049300 	stcvc	3, cr9, [r4, #-0]
     c20:	04937edc 	ldreq	r7, [r3], #3804	; 0xedc
     c24:	e07d0893 			; <UNDEFINED> instruction: 0xe07d0893
     c28:	7d04937e 	stcvc	3, cr9, [r4, #-504]	; 0xfffffe08
     c2c:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
     c30:	00000493 	muleq	r0, r3, r4
     c34:	00000000 	andeq	r0, r0, r0
     c38:	3e580000 	cdpcc	0, 5, cr0, cr8, cr0, {0}
     c3c:	3e5f0800 	cdpcc	8, 5, cr0, cr15, cr0, {0}
     c40:	00030800 	andeq	r0, r3, r0, lsl #16
     c44:	007fa891 			; <UNDEFINED> instruction: 0x007fa891
     c48:	00000000 	andeq	r0, r0, r0
     c4c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     c50:	5f08003e 	svcpl	0x0008003e
     c54:	0308003e 	movweq	r0, #32830	; 0x803e
     c58:	7fac9100 	svcvc	0x00ac9100
     c5c:	08003e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, ip, sp}
     c60:	08003e79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp}
     c64:	00500001 	subseq	r0, r0, r1
     c68:	00000000 	andeq	r0, r0, r0
     c6c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     c70:	5f08003e 	svcpl	0x0008003e
     c74:	0308003e 	movweq	r0, #32830	; 0x803e
     c78:	7fb09100 	svcvc	0x00b09100
     c7c:	08003e8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, fp, ip, sp}
     c80:	08003e93 	stmdaeq	r0, {r0, r1, r4, r7, r9, sl, fp, ip, sp}
     c84:	00500001 	subseq	r0, r0, r1
     c88:	00000000 	andeq	r0, r0, r0
     c8c:	72000000 	andvc	r0, r0, #0
     c90:	6608003e 			; <UNDEFINED> instruction: 0x6608003e
     c94:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     c98:	2c08f500 	cfstr32cs	mvfx15, [r8], {-0}
     c9c:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	8c000000 	stchi	0, cr0, [r0], {-0}
     ca8:	6608003e 			; <UNDEFINED> instruction: 0x6608003e
     cac:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     cb0:	2c06f500 	cfstr32cs	mvfx15, [r6], {-0}
     cb4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     cb8:	00000000 	andeq	r0, r0, r0
     cbc:	a6000000 	strge	r0, [r0], -r0
     cc0:	6608003e 			; <UNDEFINED> instruction: 0x6608003e
     cc4:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     cc8:	2c04f500 	cfstr32cs	mvfx15, [r4], {-0}
     ccc:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	c2000000 	andgt	r0, r0, #0
     cd8:	6608003e 			; <UNDEFINED> instruction: 0x6608003e
     cdc:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     ce0:	2c0af500 	cfstr32cs	mvfx15, [sl], {-0}
     ce4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
     cf0:	e908003e 	stmdb	r8, {r1, r2, r3, r4, r5}
     cf4:	0608003e 			; <UNDEFINED> instruction: 0x0608003e
     cf8:	2c02f500 	cfstr32cs	mvfx15, [r2], {-0}
     cfc:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     d00:	00000000 	andeq	r0, r0, r0
     d04:	fc000000 	stc2	0, cr0, [r0], {-0}
     d08:	0008003e 	andeq	r0, r8, lr, lsr r0
     d0c:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     d10:	2c00f500 	cfstr32cs	mvfx15, [r0], {-0}
     d14:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     d18:	6608003f 			; <UNDEFINED> instruction: 0x6608003f
     d1c:	0908003f 	stmdbeq	r8, {r0, r1, r2, r3, r4, r5}
     d20:	7ed09100 	atnvcs	f1, f0
     d24:	f72c08f6 			; <UNDEFINED> instruction: 0xf72c08f6
     d28:	3f669f25 	svccc	0x00669f25
     d2c:	3f700800 	svccc	0x00700800
     d30:	00090800 	andeq	r0, r9, r0, lsl #16
     d34:	f67ed07d 			; <UNDEFINED> instruction: 0xf67ed07d
     d38:	25f72c08 	ldrbcs	r2, [r7, #3080]!	; 0xc08
     d3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d40:	00000000 	andeq	r0, r0, r0
     d44:	003efc00 	eorseq	pc, lr, r0, lsl #24
     d48:	003f6608 	eorseq	r6, pc, r8, lsl #12
     d4c:	f5000a08 			; <UNDEFINED> instruction: 0xf5000a08
     d50:	25f72c08 	ldrbcs	r2, [r7, #3080]!	; 0xc08
     d54:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
     d58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	003efc00 	eorseq	pc, lr, r0, lsl #24
     d64:	003f6608 	eorseq	r6, pc, r8, lsl #12
     d68:	f5000a08 			; <UNDEFINED> instruction: 0xf5000a08
     d6c:	25f72c06 	ldrbcs	r2, [r7, #3078]!	; 0xc06
     d70:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
     d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d78:	00000000 	andeq	r0, r0, r0
     d7c:	003efc00 	eorseq	pc, lr, r0, lsl #24
     d80:	003f6608 	eorseq	r6, pc, r8, lsl #12
     d84:	f5000a08 			; <UNDEFINED> instruction: 0xf5000a08
     d88:	25f72c04 	ldrbcs	r2, [r7, #3076]!	; 0xc04
     d8c:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
     d90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d94:	00000000 	andeq	r0, r0, r0
     d98:	003efc00 	eorseq	pc, lr, r0, lsl #24
     d9c:	003f6608 	eorseq	r6, pc, r8, lsl #12
     da0:	f5000a08 			; <UNDEFINED> instruction: 0xf5000a08
     da4:	25f72c0a 	ldrbcs	r2, [r7, #3082]!	; 0xc0a
     da8:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
     dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     db0:	00000000 	andeq	r0, r0, r0
     db4:	003efc00 	eorseq	pc, lr, r0, lsl #24
     db8:	003f0008 	eorseq	r0, pc, r8
     dbc:	f5000a08 			; <UNDEFINED> instruction: 0xf5000a08
     dc0:	25f72c00 	ldrbcs	r2, [r7, #3072]!	; 0xc00
     dc4:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
     dc8:	003f009f 	mlaseq	pc, pc, r0, r0	; <UNPREDICTABLE>
     dcc:	003f6608 	eorseq	r6, pc, r8, lsl #12
     dd0:	91000d08 	tstls	r0, r8, lsl #26
     dd4:	08f67ed0 	ldmeq	r6!, {r4, r6, r7, r9, sl, fp, ip, sp, lr}^
     dd8:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
     ddc:	9f00f733 	svcls	0x0000f733
     de0:	08003f66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, fp, ip, sp}
     de4:	08003f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, ip, sp}
     de8:	d07d000d 	rsbsle	r0, sp, sp
     dec:	2c08f67e 	stccs	6, cr15, [r8], {126}	; 0x7e
     df0:	33f725f7 	mvnscc	r2, #1035993088	; 0x3dc00000
     df4:	009f00f7 	ldrsheq	r0, [pc], r7
     df8:	00000000 	andeq	r0, r0, r0
     dfc:	70000000 	andvc	r0, r0, r0
     e00:	7c08003f 	stcvc	0, cr0, [r8], {63}	; 0x3f
     e04:	0108003f 	tsteq	r8, pc, lsr r0
     e08:	3f7c5000 	svccc	0x007c5000
     e0c:	40340800 	eorsmi	r0, r4, r0, lsl #16
     e10:	00010800 	andeq	r0, r1, r0, lsl #16
     e14:	0040345b 	subeq	r3, r0, fp, asr r4
     e18:	00403808 	subeq	r3, r0, r8, lsl #16
     e1c:	f3000408 	vshl.u8	d0, d8, d0
     e20:	009f5001 	addseq	r5, pc, r1
     e24:	00000000 	andeq	r0, r0, r0
     e28:	70000000 	andvc	r0, r0, r0
     e2c:	7e08003f 	mcrvc	0, 0, r0, cr8, cr15, {1}
     e30:	0108003f 	tsteq	r8, pc, lsr r0
     e34:	3f7e5100 	svccc	0x007e5100
     e38:	40340800 	eorsmi	r0, r4, r0, lsl #16
     e3c:	00010800 	andeq	r0, r1, r0, lsl #16
     e40:	0040345a 	subeq	r3, r0, sl, asr r4
     e44:	00403808 	subeq	r3, r0, r8, lsl #16
     e48:	f3000408 	vshl.u8	d0, d8, d0
     e4c:	009f5101 	addseq	r5, pc, r1, lsl #2
     e50:	00000000 	andeq	r0, r0, r0
     e54:	70000000 	andvc	r0, r0, r0
     e58:	ee08003f 	mcr	0, 0, r0, cr8, cr15, {1}
     e5c:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     e60:	00049e00 	andeq	r9, r4, r0, lsl #28
     e64:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
     e68:	3408003f 	strcc	r0, [r8], #-63	; 0x3f
     e6c:	06080040 	streq	r0, [r8], -r0, asr #32
     e70:	2c04f500 	cfstr32cs	mvfx15, [r4], {-0}
     e74:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	70000000 	andvc	r0, r0, r0
     e80:	c208003f 	andgt	r0, r8, #63	; 0x3f
     e84:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
     e88:	00049e00 	andeq	r9, r4, r0, lsl #28
     e8c:	c2000000 	andgt	r0, r0, #0
     e90:	3408003f 	strcc	r0, [r8], #-63	; 0x3f
     e94:	06080040 	streq	r0, [r8], -r0, asr #32
     e98:	2c06f500 	cfstr32cs	mvfx15, [r6], {-0}
     e9c:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	70000000 	andvc	r0, r0, r0
     ea8:	0a08003f 	beq	200fac <__Stack_Size+0x200bac>
     eac:	06080040 	streq	r0, [r8], -r0, asr #32
     eb0:	00049e00 	andeq	r9, r4, r0, lsl #28
     eb4:	0a000000 	beq	ebc <__Stack_Size+0xabc>
     eb8:	0d080040 	stceq	0, cr0, [r8, #-256]	; 0xffffff00
     ebc:	06080040 	streq	r0, [r8], -r0, asr #32
     ec0:	2c00f500 	cfstr32cs	mvfx15, [r0], {-0}
     ec4:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	70000000 	andvc	r0, r0, r0
     ed0:	7c08003f 	stcvc	0, cr0, [r8], {63}	; 0x3f
     ed4:	1608003f 			; <UNDEFINED> instruction: 0x1608003f
     ed8:	f60c7000 			; <UNDEFINED> instruction: 0xf60c7000
     edc:	2cf72504 	cfldr64cs	mvdx2, [r7], #16
     ee0:	2d082cf4 	stccs	12, cr2, [r8, #-976]	; 0xfffffc30
     ee4:	e2eb1c43 	rsc	r1, fp, #17152	; 0x4300
     ee8:	1c3f1a36 	ldcne	10, cr1, [pc], #-216	; e18 <__Stack_Size+0xa18>
     eec:	7c9f25f7 	cfldr32vc	mvfx2, [pc], {247}	; 0xf7
     ef0:	8108003f 	tsthi	r8, pc, lsr r0
     ef4:	1608003f 			; <UNDEFINED> instruction: 0x1608003f
     ef8:	f60c7b00 			; <UNDEFINED> instruction: 0xf60c7b00
     efc:	2cf72504 	cfldr64cs	mvdx2, [r7], #16
     f00:	2d082cf4 	stccs	12, cr2, [r8, #-976]	; 0xfffffc30
     f04:	e2eb1c43 	rsc	r1, fp, #17152	; 0x4300
     f08:	1c3f1a36 	ldcne	10, cr1, [pc], #-216	; e38 <__Stack_Size+0xa38>
     f0c:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     f10:	00000000 	andeq	r0, r0, r0
     f14:	70000000 	andvc	r0, r0, r0
     f18:	7c08003f 	stcvc	0, cr0, [r8], {63}	; 0x3f
     f1c:	1608003f 			; <UNDEFINED> instruction: 0x1608003f
     f20:	f6147000 			; <UNDEFINED> instruction: 0xf6147000
     f24:	2cf72504 	cfldr64cs	mvdx2, [r7], #16
     f28:	2d082cf4 	stccs	12, cr2, [r8, #-976]	; 0xfffffc30
     f2c:	e2eb1c43 	rsc	r1, fp, #17152	; 0x4300
     f30:	1c3f1a36 	ldcne	10, cr1, [pc], #-216	; e60 <__Stack_Size+0xa60>
     f34:	7c9f25f7 	cfldr32vc	mvfx2, [pc], {247}	; 0xf7
     f38:	8108003f 	tsthi	r8, pc, lsr r0
     f3c:	1608003f 			; <UNDEFINED> instruction: 0x1608003f
     f40:	f6147b00 			; <UNDEFINED> instruction: 0xf6147b00
     f44:	2cf72504 	cfldr64cs	mvdx2, [r7], #16
     f48:	2d082cf4 	stccs	12, cr2, [r8, #-976]	; 0xfffffc30
     f4c:	e2eb1c43 	rsc	r1, fp, #17152	; 0x4300
     f50:	1c3f1a36 	ldcne	10, cr1, [pc], #-216	; e80 <__Stack_Size+0xa80>
     f54:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
     f58:	00000000 	andeq	r0, r0, r0
     f5c:	76000000 	strvc	r0, [r0], -r0
     f60:	a008003f 	andge	r0, r8, pc, lsr r0
     f64:	0108003f 	tsteq	r8, pc, lsr r0
     f68:	00005400 	andeq	r5, r0, r0, lsl #8
     f6c:	00000000 	andeq	r0, r0, r0
     f70:	3f9a0000 	svccc	0x009a0000
     f74:	3fbc0800 	svccc	0x00bc0800
     f78:	00060800 	andeq	r0, r6, r0, lsl #16
     f7c:	f72c06f5 			; <UNDEFINED> instruction: 0xf72c06f5
     f80:	00009f25 	andeq	r9, r0, r5, lsr #30
     f84:	00000000 	andeq	r0, r0, r0
     f88:	40380000 	eorsmi	r0, r8, r0
     f8c:	404e0800 	submi	r0, lr, r0, lsl #16
     f90:	00010800 	andeq	r0, r1, r0, lsl #16
     f94:	00404e50 	subeq	r4, r0, r0, asr lr
     f98:	00407008 	subeq	r7, r0, r8
     f9c:	54000108 	strpl	r0, [r0], #-264	; 0x108
     fa0:	08004070 	stmdaeq	r0, {r4, r5, r6, lr}
     fa4:	080045d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, lr}
     fa8:	01f30004 	mvnseq	r0, r4
     fac:	00009f50 	andeq	r9, r0, r0, asr pc
     fb0:	00000000 	andeq	r0, r0, r0
     fb4:	40380000 	eorsmi	r0, r8, r0
     fb8:	40520800 	subsmi	r0, r2, r0, lsl #16
     fbc:	00010800 	andeq	r0, r1, r0, lsl #16
     fc0:	00405251 	subeq	r5, r0, r1, asr r2
     fc4:	00405908 	subeq	r5, r0, r8, lsl #18
     fc8:	50000108 	andpl	r0, r0, r8, lsl #2
     fcc:	08004059 	stmdaeq	r0, {r0, r3, r4, r6, lr}
     fd0:	08004526 	stmdaeq	r0, {r1, r2, r5, r8, sl, lr}
     fd4:	265b0001 	ldrbcs	r0, [fp], -r1
     fd8:	d0080045 	andle	r0, r8, r5, asr #32
     fdc:	04080045 	streq	r0, [r8], #-69	; 0x45
     fe0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fe8:	00000000 	andeq	r0, r0, r0
     fec:	00403800 	subeq	r3, r0, r0, lsl #16
     ff0:	00405408 	subeq	r5, r0, r8, lsl #8
     ff4:	52000108 	andpl	r0, r0, #8, 2
     ff8:	08004054 	stmdaeq	r0, {r2, r4, r6, lr}
     ffc:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1000:	d4910003 	ldrle	r0, [r1], #3
    1004:	0045c87e 	subeq	ip, r5, lr, ror r8
    1008:	0045d008 	subeq	sp, r5, r8
    100c:	7d000308 	stcvc	3, cr0, [r0, #-32]	; 0xffffffe0
    1010:	00007ed4 	ldrdeq	r7, [r0], -r4
    1014:	00000000 	andeq	r0, r0, r0
    1018:	40840000 	addmi	r0, r4, r0
    101c:	42160800 	andsmi	r0, r6, #0, 16
    1020:	00010800 	andeq	r0, r1, r0, lsl #16
    1024:	00000058 	andeq	r0, r0, r8, asr r0
    1028:	00000000 	andeq	r0, r0, r0
    102c:	00408400 	subeq	r8, r0, r0, lsl #8
    1030:	00409e08 	subeq	r9, r0, r8, lsl #28
    1034:	57000108 	strpl	r0, [r0, -r8, lsl #2]
	...
    1040:	08004084 	stmdaeq	r0, {r2, r7, lr}
    1044:	080040a8 	stmdaeq	r0, {r3, r5, r7, lr}
    1048:	00560001 	subseq	r0, r6, r1
    104c:	00000000 	andeq	r0, r0, r0
    1050:	92000000 	andls	r0, r0, #0
    1054:	c8080040 	stmdagt	r8, {r6}
    1058:	03080045 	movweq	r0, #32837	; 0x8045
    105c:	7ef89100 	nrmvce	f1, f0
    1060:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1064:	080045d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, lr}
    1068:	f87d0003 			; <UNDEFINED> instruction: 0xf87d0003
    106c:	0000007e 	andeq	r0, r0, lr, ror r0
    1070:	00000000 	andeq	r0, r0, r0
    1074:	0040a800 	subeq	sl, r0, r0, lsl #16
    1078:	0040aa08 	subeq	sl, r0, r8, lsl #20
    107c:	f5001008 			; <UNDEFINED> instruction: 0xf5001008
    1080:	08f52508 	ldmeq	r5!, {r3, r8, sl, sp}^
    1084:	07f51e25 	ldrbeq	r1, [r5, r5, lsr #28]!
    1088:	00f52225 	rscseq	r2, r5, r5, lsr #4
    108c:	aa9f2225 	bge	fe7c9928 <SCS_BASE+0x1e7bb928>
    1090:	48080040 	stmdami	r8, {r6}
    1094:	10080041 	andne	r0, r8, r1, asr #32
    1098:	2508f500 	strcs	pc, [r8, #-1280]	; 0x500
    109c:	1e2508f5 	mcrne	8, 1, r0, cr5, cr5, {7}
    10a0:	222507f5 	eorcs	r0, r5, #64225280	; 0x3d40000
    10a4:	222506f5 	eorcs	r0, r5, #256901120	; 0xf500000
    10a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	0040ca00 	subeq	ip, r0, r0, lsl #20
    10b4:	0040cd08 	subeq	ip, r0, r8, lsl #26
    10b8:	50000108 	andpl	r0, r0, r8, lsl #2
    10bc:	080040cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, lr}
    10c0:	08004170 	stmdaeq	r0, {r4, r5, r6, r8, lr}
    10c4:	00590001 	subseq	r0, r9, r1
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	e2000000 	and	r0, r0, #0
    10d0:	e5080040 	str	r0, [r8, #-64]	; 0x40
    10d4:	01080040 	tsteq	r8, r0, asr #32
    10d8:	40e55000 	rscmi	r5, r5, r0
    10dc:	412c0800 	teqmi	ip, r0, lsl #16
    10e0:	00010800 	andeq	r0, r1, r0, lsl #16
    10e4:	0000005a 	andeq	r0, r0, sl, asr r0
    10e8:	00000000 	andeq	r0, r0, r0
    10ec:	0040e200 	subeq	lr, r0, r0, lsl #4
    10f0:	0040e508 	subeq	lr, r0, r8, lsl #10
    10f4:	f4001008 	vst4.8	{d1-d4}, [r0], r8
    10f8:	00000425 	andeq	r0, r0, r5, lsr #8
    10fc:	00f53f80 	rscseq	r3, r5, r0, lsl #31
    1100:	2500f525 	strcs	pc, [r0, #-1317]	; 0x525
    1104:	e59f1c1e 	ldr	r1, [pc, #3102]	; 1d2a <__Stack_Size+0x192a>
    1108:	2c080040 	stccs	0, cr0, [r8], {64}	; 0x40
    110c:	10080041 	andne	r0, r8, r1, asr #32
    1110:	0425f400 	strteq	pc, [r5], #-1024	; 0x400
    1114:	3f800000 	svccc	0x00800000
    1118:	f5250af5 			; <UNDEFINED> instruction: 0xf5250af5
    111c:	1c1e250a 	cfldr32ne	mvfx2, [lr], {10}
    1120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1124:	00000000 	andeq	r0, r0, r0
    1128:	0040f800 	subeq	pc, r0, r0, lsl #16
    112c:	0040fb08 	subeq	pc, r0, r8, lsl #22
    1130:	f5000608 			; <UNDEFINED> instruction: 0xf5000608
    1134:	25f72c00 	ldrbcs	r2, [r7, #3072]!	; 0xc00
    1138:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    113c:	00000000 	andeq	r0, r0, r0
    1140:	00412c00 	subeq	r2, r1, r0, lsl #24
    1144:	00412f08 	subeq	r2, r1, r8, lsl #30
    1148:	50000108 	andpl	r0, r0, r8, lsl #2
    114c:	0800412f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, lr}
    1150:	0800423e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, lr}
    1154:	005a0001 	subseq	r0, sl, r1
    1158:	00000000 	andeq	r0, r0, r0
    115c:	34000000 	strcc	r0, [r0], #-0
    1160:	36080041 	strcc	r0, [r8], -r1, asr #32
    1164:	01080041 	tsteq	r8, r1, asr #32
    1168:	41365000 	teqmi	r6, r0
    116c:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    1170:	00030800 	andeq	r0, r3, r0, lsl #16
    1174:	c87efc91 	ldmdagt	lr!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    1178:	d0080045 	andle	r0, r8, r5, asr #32
    117c:	03080045 	movweq	r0, #32837	; 0x8045
    1180:	7efc7d00 	cdpvc	13, 15, cr7, cr12, cr0, {0}
	...
    118c:	08004170 	stmdaeq	r0, {r4, r5, r6, r8, lr}
    1190:	08004173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8, lr}
    1194:	73500001 	cmpvc	r0, #1
    1198:	1a080041 	bne	2012a4 <__Stack_Size+0x200ea4>
    119c:	01080042 	tsteq	r8, r2, asr #32
    11a0:	00005900 	andeq	r5, r0, r0, lsl #18
    11a4:	00000000 	andeq	r0, r0, r0
    11a8:	41700000 	cmnmi	r0, r0
    11ac:	41730800 	cmnmi	r3, r0, lsl #16
    11b0:	00100800 	andseq	r0, r0, r0, lsl #16
    11b4:	000425f4 	strdeq	r2, [r4], -r4
    11b8:	f53f8000 			; <UNDEFINED> instruction: 0xf53f8000
    11bc:	00f52500 	rscseq	r2, r5, r0, lsl #10
    11c0:	9f1c1e25 	svcls	0x001c1e25
    11c4:	08004173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8, lr}
    11c8:	0800421a 	stmdaeq	r0, {r1, r3, r4, r9, lr}
    11cc:	25f40010 	ldrbcs	r0, [r4, #16]!
    11d0:	80000004 	andhi	r0, r0, r4
    11d4:	2509f53f 	strcs	pc, [r9, #-1343]	; 0x53f
    11d8:	1e2509f5 	mcrne	9, 1, r0, cr5, cr5, {7}
    11dc:	00009f1c 	andeq	r9, r0, ip, lsl pc
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	418c0000 	orrmi	r0, ip, r0
    11e8:	41ac0800 			; <UNDEFINED> instruction: 0x41ac0800
    11ec:	00060800 	andeq	r0, r6, r0, lsl #16
    11f0:	f72c06f5 			; <UNDEFINED> instruction: 0xf72c06f5
    11f4:	00009f25 	andeq	r9, r0, r5, lsr #30
    11f8:	00000000 	andeq	r0, r0, r0
    11fc:	41a20000 			; <UNDEFINED> instruction: 0x41a20000
    1200:	41e60800 	mvnmi	r0, r0, lsl #16
    1204:	00060800 	andeq	r0, r6, r0, lsl #16
    1208:	f72c04f5 			; <UNDEFINED> instruction: 0xf72c04f5
    120c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1210:	00000000 	andeq	r0, r0, r0
    1214:	41c40000 	bicmi	r0, r4, r0
    1218:	41e60800 	mvnmi	r0, r0, lsl #16
    121c:	000f0800 	andeq	r0, pc, r0, lsl #16
    1220:	f72c04f5 			; <UNDEFINED> instruction: 0xf72c04f5
    1224:	2cf71f25 	ldclcs	15, cr1, [r7], #148	; 0x94
    1228:	1e2c06f5 	mcrne	6, 1, r0, cr12, cr5, {7}
    122c:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    1230:	00000000 	andeq	r0, r0, r0
    1234:	c4000000 	strgt	r0, [r0], #-0
    1238:	3e080041 	cdpcc	0, 0, cr0, cr8, cr1, {2}
    123c:	0c080042 	stceq	0, cr0, [r8], {66}	; 0x42
    1240:	250af500 	strcs	pc, [sl, #-1280]	; 0x500
    1244:	000425f4 	strdeq	r2, [r4], -r4
    1248:	1e3f0000 	cdpne	0, 3, cr0, cr15, cr0, {0}
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	0041fc00 	subeq	pc, r1, r0, lsl #24
    1258:	00420008 	subeq	r0, r2, r8
    125c:	50000108 	andpl	r0, r0, r8, lsl #2
    1260:	08004200 	stmdaeq	r0, {r9, lr}
    1264:	08004207 	stmdaeq	r0, {r0, r1, r2, r9, lr}
    1268:	00510001 	subseq	r0, r1, r1
    126c:	00000000 	andeq	r0, r0, r0
    1270:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1274:	40080042 	andmi	r0, r8, r2, asr #32
    1278:	05080042 	streq	r0, [r8, #-66]	; 0x42
    127c:	04935000 	ldreq	r5, [r3], #0
    1280:	42402093 	submi	r2, r0, #147	; 0x93
    1284:	42500800 	subsmi	r0, r0, #0, 16
    1288:	00050800 	andeq	r0, r5, r0, lsl #16
    128c:	9304935a 	movwls	r9, #17242	; 0x435a
    1290:	00425020 	subeq	r5, r2, r0, lsr #32
    1294:	00425208 	subeq	r5, r2, r8, lsl #4
    1298:	5a000808 	bpl	32c0 <__Stack_Size+0x2ec0>
    129c:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
    12a0:	521c9304 	andspl	r9, ip, #4, 6	; 0x10000000
    12a4:	6c080042 	stcvs	0, cr0, [r8], {66}	; 0x42
    12a8:	0a080042 	beq	2013b8 <__Stack_Size+0x200fb8>
    12ac:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    12b0:	937ee091 	cmnls	lr, #145	; 0x91
    12b4:	6c1c9304 	ldcvs	3, cr9, [ip], {4}
    12b8:	72080042 	andvc	r0, r8, #66	; 0x42
    12bc:	0d080042 	stceq	0, cr0, [r8, #-264]	; 0xfffffef8
    12c0:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    12c4:	937ee091 	cmnls	lr, #145	; 0x91
    12c8:	04935004 	ldreq	r5, [r3], #4
    12cc:	42721893 	rsbsmi	r1, r2, #9633792	; 0x930000
    12d0:	427c0800 	rsbsmi	r0, ip, #0, 16
    12d4:	000f0800 	andeq	r0, pc, r0, lsl #16
    12d8:	9104935a 	tstls	r4, sl, asr r3
    12dc:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
    12e0:	937ee491 	cmnls	lr, #-1862270976	; 0x91000000
    12e4:	7c189304 	ldcvc	3, cr9, [r8], {4}
    12e8:	80080042 	andhi	r0, r8, r2, asr #32
    12ec:	12080042 	andne	r0, r8, #66	; 0x42
    12f0:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    12f4:	937ee091 	cmnls	lr, #145	; 0x91
    12f8:	7ee49104 	urdvcs	f1, f4
    12fc:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
    1300:	80149304 	andshi	r9, r4, r4, lsl #6
    1304:	8a080042 	bhi	201414 <__Stack_Size+0x201014>
    1308:	12080042 	andne	r0, r8, #66	; 0x42
    130c:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    1310:	937ee091 	cmnls	lr, #145	; 0x91
    1314:	7ee49104 	urdvcs	f1, f4
    1318:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    131c:	8a149304 	bhi	525f34 <__Stack_Size+0x525b34>
    1320:	90080042 	andls	r0, r8, r2, asr #32
    1324:	15080042 	strne	r0, [r8, #-66]	; 0x42
    1328:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    132c:	937ee091 	cmnls	lr, #145	; 0x91
    1330:	7ee49104 	urdvcs	f1, f4
    1334:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    1338:	04935004 	ldreq	r5, [r3], #4
    133c:	42901093 	addsmi	r1, r0, #147	; 0x93
    1340:	429c0800 	addsmi	r0, ip, #0, 16
    1344:	00150800 	andseq	r0, r5, r0, lsl #16
    1348:	9104935a 	tstls	r4, sl, asr r3
    134c:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
    1350:	937ee491 	cmnls	lr, #-1862270976	; 0x91000000
    1354:	04935604 	ldreq	r5, [r3], #1540	; 0x604
    1358:	93049357 	movwls	r9, #17239	; 0x4357
    135c:	00429c10 	subeq	r9, r2, r0, lsl ip
    1360:	00429e08 	subeq	r9, r2, r8, lsl #28
    1364:	5a001808 	bpl	738c <__Stack_Size+0x6f8c>
    1368:	e0910493 	umulls	r0, r1, r3, r4
    136c:	9104937e 	tstls	r4, lr, ror r3
    1370:	04937ee4 	ldreq	r7, [r3], #3812	; 0xee4
    1374:	57049356 	smlsdpl	r4, r6, r3, r9
    1378:	93500493 	cmpls	r0, #-1828716544	; 0x93000000
    137c:	9e0c9304 	cdpls	3, 0, cr9, cr12, cr4, {0}
    1380:	a8080042 	stmdage	r8, {r1, r6}
    1384:	1a080042 	bne	201494 <__Stack_Size+0x201094>
    1388:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    138c:	937ee091 	cmnls	lr, #145	; 0x91
    1390:	7ee49104 	urdvcs	f1, f4
    1394:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    1398:	04935704 	ldreq	r5, [r3], #1796	; 0x704
    139c:	937ec891 	cmnls	lr, #9502720	; 0x910000
    13a0:	a80c9304 	stmdage	ip, {r2, r8, r9, ip, pc}
    13a4:	74080042 	strvc	r0, [r8], #-66	; 0x42
    13a8:	25080043 	strcs	r0, [r8, #-67]	; 0x43
    13ac:	04935a00 	ldreq	r5, [r3], #2560	; 0xa00
    13b0:	937ee091 	cmnls	lr, #145	; 0x91
    13b4:	7ee49104 	urdvcs	f1, f4
    13b8:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    13bc:	04935704 	ldreq	r5, [r3], #1796	; 0x704
    13c0:	937ec891 	cmnls	lr, #9502720	; 0x910000
    13c4:	04935404 	ldreq	r5, [r3], #1028	; 0x404
    13c8:	0000049e 	muleq	r0, lr, r4
    13cc:	04930000 	ldreq	r0, [r3], #0
    13d0:	43740493 	cmnmi	r4, #-1828716544	; 0x93000000
    13d4:	43860800 	orrmi	r0, r6, #0, 16
    13d8:	00240800 	eoreq	r0, r4, r0, lsl #16
    13dc:	e0910493 	umulls	r0, r1, r3, r4
    13e0:	9104937e 	tstls	r4, lr, ror r3
    13e4:	04937ee4 	ldreq	r7, [r3], #3812	; 0xee4
    13e8:	57049356 	smlsdpl	r4, r6, r3, r9
    13ec:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
    13f0:	5404937e 	strpl	r9, [r4], #-894	; 0x37e
    13f4:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    13f8:	00000000 	andeq	r0, r0, r0
    13fc:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    1400:	08004386 	stmdaeq	r0, {r1, r2, r7, r8, r9, lr}
    1404:	080043a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, lr}
    1408:	04930023 	ldreq	r0, [r3], #35	; 0x23
    140c:	937ee091 	cmnls	lr, #145	; 0x91
    1410:	7ee49104 	urdvcs	f1, f4
    1414:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    1418:	91049357 	tstls	r4, r7, asr r3
    141c:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
    1420:	9e049354 	mcrls	3, 0, r9, cr4, cr4, {2}
    1424:	00000004 	andeq	r0, r0, r4
    1428:	93049300 	movwls	r9, #17152	; 0x4300
    142c:	0043a204 	subeq	sl, r3, r4, lsl #4
    1430:	0044ee08 	subeq	lr, r4, r8, lsl #28
    1434:	93002208 	movwls	r2, #520	; 0x208
    1438:	7ee09104 	urdvcs	f1, f4
    143c:	e4910493 	ldr	r0, [r1], #1171	; 0x493
    1440:	9304937e 	movwls	r9, #17278	; 0x437e
    1444:	04935704 	ldreq	r5, [r3], #1796	; 0x704
    1448:	937ec891 	cmnls	lr, #9502720	; 0x910000
    144c:	9e049304 	cdpls	3, 0, cr9, cr4, cr4, {0}
    1450:	00000004 	andeq	r0, r0, r4
    1454:	93049300 	movwls	r9, #17152	; 0x4300
    1458:	0044ee04 	subeq	lr, r4, r4, lsl #28
    145c:	00455e08 	subeq	r5, r5, r8, lsl #28
    1460:	93001f08 	movwls	r1, #3848	; 0xf08
    1464:	7ee09104 	urdvcs	f1, f4
    1468:	e4910493 	ldr	r0, [r1], #1171	; 0x493
    146c:	9304937e 	movwls	r9, #17278	; 0x437e
    1470:	7ec89108 	acsvce	f1, #0.0
    1474:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    1478:	0000049e 	muleq	r0, lr, r4
    147c:	04930000 	ldreq	r0, [r3], #0
    1480:	455e0493 	ldrbmi	r0, [lr, #-1171]	; 0x493
    1484:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    1488:	00180800 	andseq	r0, r8, r0, lsl #16
    148c:	e0910493 	umulls	r0, r1, r3, r4
    1490:	9104937e 	tstls	r4, lr, ror r3
    1494:	04937ee4 	ldreq	r7, [r3], #3812	; 0xee4
    1498:	049e1093 	ldreq	r1, [lr], #147	; 0x93
    149c:	00000000 	andeq	r0, r0, r0
    14a0:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    14a4:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    14a8:	080045d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, lr}
    14ac:	04930018 	ldreq	r0, [r3], #24
    14b0:	937ee07d 	cmnls	lr, #125	; 0x7d
    14b4:	7ee47d04 	cdpvc	13, 14, cr7, cr4, cr4, {0}
    14b8:	10930493 	umullsne	r0, r3, r3, r4
    14bc:	0000049e 	muleq	r0, lr, r4
    14c0:	04930000 	ldreq	r0, [r3], #0
    14c4:	00000493 	muleq	r0, r3, r4
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	42b00000 	adcsmi	r0, r0, #0
    14d0:	43740800 	cmnmi	r4, #0, 16
    14d4:	00250800 	eoreq	r0, r5, r0, lsl #16
    14d8:	5604935a 			; <UNDEFINED> instruction: 0x5604935a
    14dc:	93540493 	cmpls	r4, #-1828716544	; 0x93000000
    14e0:	7ee09104 	urdvcs	f1, f4
    14e4:	93570493 	cmpls	r7, #-1828716544	; 0x93000000
    14e8:	00049e04 	andeq	r9, r4, r4, lsl #28
    14ec:	93000000 	movwls	r0, #0
    14f0:	7ee49104 	urdvcs	f1, f4
    14f4:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
    14f8:	9304937e 	movwls	r9, #17278	; 0x437e
    14fc:	00437404 	subeq	r7, r3, r4, lsl #8
    1500:	00438608 	subeq	r8, r3, r8, lsl #12
    1504:	93002408 	movwls	r2, #1032	; 0x408
    1508:	04935604 	ldreq	r5, [r3], #1540	; 0x604
    150c:	91049354 	tstls	r4, r4, asr r3
    1510:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
    1514:	9e049357 	mcrls	3, 0, r9, cr4, cr7, {2}
    1518:	00000004 	andeq	r0, r0, r4
    151c:	91049300 	mrsls	r9, LR_abt
    1520:	04937ee4 	ldreq	r7, [r3], #3812	; 0xee4
    1524:	937ec891 	cmnls	lr, #9502720	; 0x910000
    1528:	86049304 	strhi	r9, [r4], -r4, lsl #6
    152c:	a2080043 	andge	r0, r8, #67	; 0x43
    1530:	21080043 	tstcs	r8, r3, asr #32
    1534:	54089300 	strpl	r9, [r8], #-768	; 0x300
    1538:	e0910493 	umulls	r0, r1, r3, r4
    153c:	5704937e 	smlsdxpl	r4, lr, r3, r9
    1540:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    1544:	00000000 	andeq	r0, r0, r0
    1548:	e4910493 	ldr	r0, [r1], #1171	; 0x493
    154c:	9104937e 	tstls	r4, lr, ror r3
    1550:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
    1554:	43a20493 			; <UNDEFINED> instruction: 0x43a20493
    1558:	44ee0800 	strbtmi	r0, [lr], #2048	; 0x800
    155c:	001e0800 	andseq	r0, lr, r0, lsl #16
    1560:	e0910c93 	umulls	r0, r1, r3, ip
    1564:	5704937e 	smlsdxpl	r4, lr, r3, r9
    1568:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    156c:	00000000 	andeq	r0, r0, r0
    1570:	e4910493 	ldr	r0, [r1], #1171	; 0x493
    1574:	9104937e 	tstls	r4, lr, ror r3
    1578:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
    157c:	44ee0493 	strbtmi	r0, [lr], #1171	; 0x493
    1580:	455e0800 	ldrbmi	r0, [lr, #-2048]	; 0x800
    1584:	001d0800 	andseq	r0, sp, r0, lsl #16
    1588:	e0910c93 	umulls	r0, r1, r3, ip
    158c:	9304937e 	movwls	r9, #17278	; 0x437e
    1590:	00049e04 	andeq	r9, r4, r4, lsl #28
    1594:	93000000 	movwls	r0, #0
    1598:	7ee49104 	urdvcs	f1, f4
    159c:	c8910493 	ldmgt	r1, {r0, r1, r4, r7, sl}
    15a0:	9304937e 	movwls	r9, #17278	; 0x437e
    15a4:	00455e04 	subeq	r5, r5, r4, lsl #28
    15a8:	0045c808 	subeq	ip, r5, r8, lsl #16
    15ac:	93001808 	movwls	r1, #2056	; 0x808
    15b0:	7ee0910c 	urdvcs	f1, #4.0
    15b4:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    15b8:	0000049e 	muleq	r0, lr, r4
    15bc:	04930000 	ldreq	r0, [r3], #0
    15c0:	937ee491 	cmnls	lr, #-1862270976	; 0x91000000
    15c4:	c8089304 	stmdagt	r8, {r2, r8, r9, ip, pc}
    15c8:	d0080045 	andle	r0, r8, r5, asr #32
    15cc:	18080045 	stmdane	r8, {r0, r2, r6}
    15d0:	7d0c9300 	stcvc	3, cr9, [ip, #-0]
    15d4:	04937ee0 	ldreq	r7, [r3], #3808	; 0xee0
    15d8:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    15dc:	00000000 	andeq	r0, r0, r0
    15e0:	e47d0493 	ldrbt	r0, [sp], #-1171	; 0x493
    15e4:	9304937e 	movwls	r9, #17278	; 0x437e
    15e8:	00000008 	andeq	r0, r0, r8
    15ec:	00000000 	andeq	r0, r0, r0
    15f0:	0044ba00 	subeq	fp, r4, r0, lsl #20
    15f4:	0044c108 	subeq	ip, r4, r8, lsl #2
    15f8:	91000308 	tstls	r0, r8, lsl #6
    15fc:	00007fa8 	andeq	r7, r0, r8, lsr #31
    1600:	00000000 	andeq	r0, r0, r0
    1604:	44ba0000 	ldrtmi	r0, [sl], #0
    1608:	44c10800 	strbmi	r0, [r1], #2048	; 0x800
    160c:	00030800 	andeq	r0, r3, r0, lsl #16
    1610:	d67fac91 			; <UNDEFINED> instruction: 0xd67fac91
    1614:	db080044 	blle	20172c <__Stack_Size+0x20132c>
    1618:	01080044 	tsteq	r8, r4, asr #32
    161c:	00005000 	andeq	r5, r0, r0
    1620:	00000000 	andeq	r0, r0, r0
    1624:	44ba0000 	ldrtmi	r0, [sl], #0
    1628:	44c10800 	strbmi	r0, [r1], #2048	; 0x800
    162c:	00030800 	andeq	r0, r3, r0, lsl #16
    1630:	f07fb091 			; <UNDEFINED> instruction: 0xf07fb091
    1634:	f5080044 			; <UNDEFINED> instruction: 0xf5080044
    1638:	01080044 	tsteq	r8, r4, asr #32
    163c:	00005000 	andeq	r5, r0, r0
    1640:	00000000 	andeq	r0, r0, r0
    1644:	44d40000 	ldrbmi	r0, [r4], #0
    1648:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    164c:	00060800 	andeq	r0, r6, r0, lsl #16
    1650:	f72c08f5 			; <UNDEFINED> instruction: 0xf72c08f5
    1654:	00009f25 	andeq	r9, r0, r5, lsr #30
    1658:	00000000 	andeq	r0, r0, r0
    165c:	44ee0000 	strbtmi	r0, [lr], #0
    1660:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    1664:	00060800 	andeq	r0, r6, r0, lsl #16
    1668:	f72c06f5 			; <UNDEFINED> instruction: 0xf72c06f5
    166c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1670:	00000000 	andeq	r0, r0, r0
    1674:	45080000 	strmi	r0, [r8, #-0]
    1678:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    167c:	00060800 	andeq	r0, r6, r0, lsl #16
    1680:	f72c04f5 			; <UNDEFINED> instruction: 0xf72c04f5
    1684:	00009f25 	andeq	r9, r0, r5, lsr #30
    1688:	00000000 	andeq	r0, r0, r0
    168c:	45260000 	strmi	r0, [r6, #-0]!
    1690:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    1694:	00060800 	andeq	r0, r6, r0, lsl #16
    1698:	f72c0af5 			; <UNDEFINED> instruction: 0xf72c0af5
    169c:	00009f25 	andeq	r9, r0, r5, lsr #30
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	45400000 	strbmi	r0, [r0, #-0]
    16a8:	454b0800 	strbmi	r0, [fp, #-2048]	; 0x800
    16ac:	00060800 	andeq	r0, r6, r0, lsl #16
    16b0:	f72c02f5 			; <UNDEFINED> instruction: 0xf72c02f5
    16b4:	00009f25 	andeq	r9, r0, r5, lsr #30
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	455e0000 	ldrbmi	r0, [lr, #-0]
    16c0:	45620800 	strbmi	r0, [r2, #-2048]!	; 0x800
    16c4:	00060800 	andeq	r0, r6, r0, lsl #16
    16c8:	f72c00f5 			; <UNDEFINED> instruction: 0xf72c00f5
    16cc:	45629f25 	strbmi	r9, [r2, #-3877]!	; 0xf25
    16d0:	45c80800 	strbmi	r0, [r8, #2048]	; 0x800
    16d4:	00090800 	andeq	r0, r9, r0, lsl #16
    16d8:	f67ec891 			; <UNDEFINED> instruction: 0xf67ec891
    16dc:	25f72c08 	ldrbcs	r2, [r7, #3080]!	; 0xc08
    16e0:	0045c89f 	umaaleq	ip, r5, pc, r8	; <UNPREDICTABLE>
    16e4:	0045d008 	subeq	sp, r5, r8
    16e8:	7d000908 	stcvc	9, cr0, [r0, #-32]	; 0xffffffe0
    16ec:	08f67ec8 	ldmeq	r6!, {r3, r6, r7, r9, sl, fp, ip, sp, lr}^
    16f0:	9f25f72c 	svcls	0x0025f72c
	...
    16fc:	0800455e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, lr}
    1700:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1704:	08f5000a 	ldmeq	r5!, {r1, r3}^
    1708:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
    170c:	9f00f733 	svcls	0x0000f733
	...
    1718:	0800455e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, lr}
    171c:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1720:	06f5000a 	ldrbteq	r0, [r5], sl
    1724:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
    1728:	9f00f733 	svcls	0x0000f733
	...
    1734:	0800455e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, lr}
    1738:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    173c:	04f5000a 	ldrbteq	r0, [r5], #10
    1740:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
    1744:	9f00f733 	svcls	0x0000f733
	...
    1750:	0800455e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, lr}
    1754:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1758:	0af5000a 	beq	ffd41788 <SCS_BASE+0x1fd33788>
    175c:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
    1760:	9f00f733 	svcls	0x0000f733
	...
    176c:	0800455e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, lr}
    1770:	08004562 	stmdaeq	r0, {r1, r5, r6, r8, sl, lr}
    1774:	00f5000a 	rscseq	r0, r5, sl
    1778:	f725f72c 			; <UNDEFINED> instruction: 0xf725f72c
    177c:	9f00f733 	svcls	0x0000f733
    1780:	08004562 	stmdaeq	r0, {r1, r5, r6, r8, sl, lr}
    1784:	080045c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, lr}
    1788:	c891000d 	ldmgt	r1, {r0, r2, r3}
    178c:	2c08f67e 	stccs	6, cr15, [r8], {126}	; 0x7e
    1790:	33f725f7 	mvnscc	r2, #1035993088	; 0x3dc00000
    1794:	c89f00f7 	ldmgt	pc, {r0, r1, r2, r4, r5, r6, r7}	; <UNPREDICTABLE>
    1798:	d0080045 	andle	r0, r8, r5, asr #32
    179c:	0d080045 	stceq	0, cr0, [r8, #-276]	; 0xfffffeec
    17a0:	7ec87d00 	cdpvc	13, 12, cr7, cr8, cr0, {0}
    17a4:	f72c08f6 			; <UNDEFINED> instruction: 0xf72c08f6
    17a8:	f733f725 			; <UNDEFINED> instruction: 0xf733f725
    17ac:	00009f00 	andeq	r9, r0, r0, lsl #30
    17b0:	00000000 	andeq	r0, r0, r0
    17b4:	45d00000 	ldrbmi	r0, [r0]
    17b8:	45d50800 	ldrbmi	r0, [r5, #2048]	; 0x800
    17bc:	00010800 	andeq	r0, r1, r0, lsl #16
    17c0:	0045d550 	subeq	sp, r5, r0, asr r5
    17c4:	0045ec08 	subeq	lr, r5, r8, lsl #24
    17c8:	f3000408 	vshl.u8	d0, d8, d0
    17cc:	009f5001 	addseq	r5, pc, r1
    17d0:	00000000 	andeq	r0, r0, r0
    17d4:	d0000000 	andle	r0, r0, r0
    17d8:	d5080045 	strle	r0, [r8, #-69]	; 0x45
    17dc:	17080045 	strne	r0, [r8, -r5, asr #32]
    17e0:	f7007000 			; <UNDEFINED> instruction: 0xf7007000
    17e4:	f425f733 	vld1.8	{d15}, [r5 :256], r3
    17e8:	0fd80425 	svceq	0x00d80425
    17ec:	f41e4049 			; <UNDEFINED> instruction: 0xf41e4049
    17f0:	00000425 	andeq	r0, r0, r5, lsr #8
    17f4:	9f1b4334 	svcls	0x001b4334
    17f8:	080045d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, sl, lr}
    17fc:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    1800:	01f30018 	mvnseq	r0, r8, lsl r0
    1804:	f733f750 			; <UNDEFINED> instruction: 0xf733f750
    1808:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    180c:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    1810:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    1814:	43340000 	teqmi	r4, #0
    1818:	00009f1b 	andeq	r9, r0, fp, lsl pc
    181c:	00000000 	andeq	r0, r0, r0
    1820:	45ec0000 	strbmi	r0, [ip, #0]!
    1824:	46120800 	ldrmi	r0, [r2], -r0, lsl #16
    1828:	00010800 	andeq	r0, r1, r0, lsl #16
    182c:	00461250 	subeq	r1, r6, r0, asr r2
    1830:	00464008 	subeq	r4, r6, r8
    1834:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    1840:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    1844:	08004614 	stmdaeq	r0, {r2, r4, r9, sl, lr}
    1848:	14510001 	ldrbne	r0, [r1], #-1
    184c:	40080046 	andmi	r0, r8, r6, asr #32
    1850:	04080046 	streq	r0, [r8], #-70	; 0x46
    1854:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1858:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    185c:	00000000 	andeq	r0, r0, r0
    1860:	00462200 	subeq	r2, r6, r0, lsl #4
    1864:	00462408 	subeq	r2, r6, r8, lsl #8
    1868:	30000208 	andcc	r0, r0, r8, lsl #4
    186c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1870:	00000000 	andeq	r0, r0, r0
    1874:	00464000 	subeq	r4, r6, r0
    1878:	00468408 	subeq	r8, r6, r8, lsl #8
    187c:	50000108 	andpl	r0, r0, r8, lsl #2
    1880:	08004684 	stmdaeq	r0, {r2, r7, r9, sl, lr}
    1884:	080047d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, lr}
    1888:	d65b0001 	ldrble	r0, [fp], -r1
    188c:	e0080047 	and	r0, r8, r7, asr #32
    1890:	04080047 	streq	r0, [r8], #-71	; 0x47
    1894:	5001f300 	andpl	pc, r1, r0, lsl #6
    1898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    189c:	00000000 	andeq	r0, r0, r0
    18a0:	00464000 	subeq	r4, r6, r0
    18a4:	00468208 	subeq	r8, r6, r8, lsl #4
    18a8:	51000108 	tstpl	r0, r8, lsl #2
    18ac:	08004682 	stmdaeq	r0, {r1, r7, r9, sl, lr}
    18b0:	080047d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, lr}
    18b4:	d6590001 	ldrble	r0, [r9], -r1
    18b8:	e0080047 	and	r0, r8, r7, asr #32
    18bc:	06080047 	streq	r0, [r8], -r7, asr #32
    18c0:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    18c4:	009f2501 	addseq	r2, pc, r1, lsl #10
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	40000000 	andmi	r0, r0, r0
    18d0:	89080046 	stmdbhi	r8, {r1, r2, r6}
    18d4:	01080046 	tsteq	r8, r6, asr #32
    18d8:	46895200 	strmi	r5, [r9], r0, lsl #4
    18dc:	47e00800 	strbmi	r0, [r0, r0, lsl #16]!
    18e0:	00040800 	andeq	r0, r4, r0, lsl #16
    18e4:	9f5201f3 	svcls	0x005201f3
	...
    18f0:	080046a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, lr}
    18f4:	080046aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, lr}
    18f8:	9f300002 	svcls	0x00300002
    18fc:	0800478a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, lr}
    1900:	0800478e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, lr}
    1904:	9f300002 	svcls	0x00300002
	...
    1910:	08004708 	stmdaeq	r0, {r3, r8, r9, sl, lr}
    1914:	0800470b 	stmdaeq	r0, {r0, r1, r3, r8, r9, sl, lr}
    1918:	00500001 	subseq	r0, r0, r1
    191c:	00000000 	andeq	r0, r0, r0
    1920:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1924:	23080047 	movwcs	r0, #32839	; 0x8047
    1928:	08080047 	stmdaeq	r8, {r0, r1, r2, r6}
    192c:	2c02f500 	cfstr32cs	mvfx15, [r2], {-0}
    1930:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
    1934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1938:	00000000 	andeq	r0, r0, r0
    193c:	0047e000 	subeq	lr, r7, r0
    1940:	00480a08 	subeq	r0, r8, r8, lsl #20
    1944:	50000108 	andpl	r0, r0, r8, lsl #2
    1948:	0800480a 	stmdaeq	r0, {r1, r3, fp, lr}
    194c:	08004946 	stmdaeq	r0, {r1, r2, r6, r8, fp, lr}
    1950:	46590001 	ldrbmi	r0, [r9], -r1
    1954:	50080049 	andpl	r0, r8, r9, asr #32
    1958:	04080049 	streq	r0, [r8], #-73	; 0x49
    195c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1960:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1964:	00000000 	andeq	r0, r0, r0
    1968:	0047e000 	subeq	lr, r7, r0
    196c:	00480808 	subeq	r0, r8, r8, lsl #16
    1970:	51000108 	tstpl	r0, r8, lsl #2
    1974:	08004808 	stmdaeq	r0, {r3, fp, lr}
    1978:	08004946 	stmdaeq	r0, {r1, r2, r6, r8, fp, lr}
    197c:	465b0001 	ldrbmi	r0, [fp], -r1
    1980:	50080049 	andpl	r0, r8, r9, asr #32
    1984:	06080049 	streq	r0, [r8], -r9, asr #32
    1988:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    198c:	009f2501 	addseq	r2, pc, r1, lsl #10
    1990:	00000000 	andeq	r0, r0, r0
    1994:	e0000000 	and	r0, r0, r0
    1998:	0f080047 	svceq	0x00080047
    199c:	01080048 	tsteq	r8, r8, asr #32
    19a0:	480f5200 	stmdami	pc, {r9, ip, lr}	; <UNPREDICTABLE>
    19a4:	49500800 	ldmdbmi	r0, {fp}^
    19a8:	00040800 	andeq	r0, r4, r0, lsl #16
    19ac:	9f5201f3 	svcls	0x005201f3
	...
    19b8:	0800482c 	stmdaeq	r0, {r2, r3, r5, fp, lr}
    19bc:	08004832 	stmdaeq	r0, {r1, r4, r5, fp, lr}
    19c0:	9f300002 	svcls	0x00300002
    19c4:	080048fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, lr}
    19c8:	08004900 	stmdaeq	r0, {r8, fp, lr}
    19cc:	9f300002 	svcls	0x00300002
	...
    19d8:	08004858 	stmdaeq	r0, {r3, r4, r6, fp, lr}
    19dc:	0800485a 	stmdaeq	r0, {r1, r3, r4, r6, fp, lr}
    19e0:	00910025 	addseq	r0, r1, r5, lsr #32
    19e4:	08220076 	stmdaeq	r2!, {r1, r2, r4, r5, r6}
    19e8:	70061c34 	andvc	r1, r6, r4, lsr ip
    19ec:	33f71c00 	mvnscc	r1, #0, 24
    19f0:	2cf42cf7 	ldclcs	12, cr2, [r4], #988	; 0x3dc
    19f4:	cccccd08 	stclgt	13, cr12, [ip], {8}
    19f8:	e4cccccc 	strb	ip, [ip], #3276	; 0xccc
    19fc:	0bf51e3f 	bleq	ffd49300 <SCS_BASE+0x1fd3b300>
    1a00:	1b2cf725 	blne	b3f69c <__Stack_Size+0xb3f29c>
    1a04:	5a9f25f7 	bpl	fe7cb1e8 <SCS_BASE+0x1e7bd1e8>
    1a08:	5d080048 	stcpl	0, cr0, [r8, #-288]	; 0xfffffee0
    1a0c:	29080048 	stmdbcs	r8, {r3, r6}
    1a10:	76009100 	strvc	r9, [r0], -r0, lsl #2
    1a14:	34082200 	strcc	r2, [r8], #-512	; 0x200
    1a18:	0077061c 	rsbseq	r0, r7, ip, lsl r6
    1a1c:	06220076 			; <UNDEFINED> instruction: 0x06220076
    1a20:	f733f71c 			; <UNDEFINED> instruction: 0xf733f71c
    1a24:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    1a28:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    1a2c:	3fe4cccc 	svccc	0x00e4cccc
    1a30:	250bf51e 	strcs	pc, [fp, #-1310]	; 0x51e
    1a34:	f71b2cf7 			; <UNDEFINED> instruction: 0xf71b2cf7
    1a38:	00009f25 	andeq	r9, r0, r5, lsr #30
    1a3c:	00000000 	andeq	r0, r0, r0
    1a40:	48900000 	ldmmi	r0, {}	; <UNPREDICTABLE>
    1a44:	489d0800 	ldmmi	sp, {fp}
    1a48:	00010800 	andeq	r0, r1, r0, lsl #16
    1a4c:	00000053 	andeq	r0, r0, r3, asr r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00495000 	subeq	r5, r9, r0
    1a58:	00495c08 	subeq	r5, r9, r8, lsl #24
    1a5c:	50000108 	andpl	r0, r0, r8, lsl #2
    1a60:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
    1a64:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
    1a68:	01f30004 	mvnseq	r0, r4
    1a6c:	00009f50 	andeq	r9, r0, r0, asr pc
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	49500000 	ldmdbmi	r0, {}^	; <UNPREDICTABLE>
    1a78:	495f0800 	ldmdbmi	pc, {fp}^	; <UNPREDICTABLE>
    1a7c:	00010800 	andeq	r0, r1, r0, lsl #16
    1a80:	00495f51 	subeq	r5, r9, r1, asr pc
    1a84:	004a7c08 	subeq	r7, sl, r8, lsl #24
    1a88:	f3000408 	vshl.u8	d0, d8, d0
    1a8c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	54000000 	strpl	r0, [r0], #-0
    1a98:	58080049 	stmdapl	r8, {r0, r3, r6}
    1a9c:	05080049 	streq	r0, [r8, #-73]	; 0x49
    1aa0:	04935400 	ldreq	r5, [r3], #1024	; 0x400
    1aa4:	49581493 	ldmdbmi	r8, {r0, r1, r4, r7, sl, ip}^
    1aa8:	495a0800 	ldmdbmi	sl, {fp}^
    1aac:	00080800 	andeq	r0, r8, r0, lsl #16
    1ab0:	57049354 	smlsdpl	r4, r4, r3, r9
    1ab4:	10930493 	umullsne	r0, r3, r3, r4
    1ab8:	0800495a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, lr}
    1abc:	0800495f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
    1ac0:	93540032 	cmpls	r4, #50	; 0x32
    1ac4:	04935704 	ldreq	r5, [r3], #1796	; 0x704
    1ac8:	9e049356 	mcrls	3, 0, r9, cr4, cr6, {2}
    1acc:	00000004 	andeq	r0, r0, r4
    1ad0:	71049300 	mrsvc	r9, LR_abt
    1ad4:	f733f700 			; <UNDEFINED> instruction: 0xf733f700
    1ad8:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    1adc:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    1ae0:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    1ae4:	43340000 	teqmi	r4, #0
    1ae8:	04939f1b 	ldreq	r9, [r3], #3867	; 0xf1b
    1aec:	0000049e 	muleq	r0, lr, r4
    1af0:	04930000 	ldreq	r0, [r3], #0
    1af4:	0800495f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
    1af8:	0800497c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, lr}
    1afc:	93540033 	cmpls	r4, #51	; 0x33
    1b00:	04935704 	ldreq	r5, [r3], #1796	; 0x704
    1b04:	9e049356 	mcrls	3, 0, r9, cr4, cr6, {2}
    1b08:	00000004 	andeq	r0, r0, r4
    1b0c:	f3049300 	vcgt.u8	d9, d4, d0
    1b10:	33f75101 	mvnscc	r5, #1073741824	; 0x40000000
    1b14:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
    1b18:	490fd804 	stmdbmi	pc, {r2, fp, ip, lr, pc}	; <UNPREDICTABLE>
    1b1c:	25f41e40 	ldrbcs	r1, [r4, #3648]!	; 0xe40
    1b20:	34000004 	strcc	r0, [r0], #-4
    1b24:	939f1b43 	orrsls	r1, pc, #68608	; 0x10c00
    1b28:	00049e04 	andeq	r9, r4, r4, lsl #28
    1b2c:	93000000 	movwls	r0, #0
    1b30:	00497c04 	subeq	r7, r9, r4, lsl #24
    1b34:	00498508 	subeq	r8, r9, r8, lsl #10
    1b38:	91003508 	tstls	r0, r8, lsl #10
    1b3c:	04937ec8 	ldreq	r7, [r3], #3784	; 0xec8
    1b40:	56049357 			; <UNDEFINED> instruction: 0x56049357
    1b44:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    1b48:	00000000 	andeq	r0, r0, r0
    1b4c:	01f30493 			; <UNDEFINED> instruction: 0x01f30493
    1b50:	f733f751 			; <UNDEFINED> instruction: 0xf733f751
    1b54:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    1b58:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    1b5c:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    1b60:	43340000 	teqmi	r4, #0
    1b64:	04939f1b 	ldreq	r9, [r3], #3867	; 0xf1b
    1b68:	0000049e 	muleq	r0, lr, r4
    1b6c:	04930000 	ldreq	r0, [r3], #0
    1b70:	08004985 	stmdaeq	r0, {r0, r2, r7, r8, fp, lr}
    1b74:	08004a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, lr}
    1b78:	04930032 	ldreq	r0, [r3], #50	; 0x32
    1b7c:	56049357 			; <UNDEFINED> instruction: 0x56049357
    1b80:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    1b84:	00000000 	andeq	r0, r0, r0
    1b88:	01f30493 			; <UNDEFINED> instruction: 0x01f30493
    1b8c:	f733f751 			; <UNDEFINED> instruction: 0xf733f751
    1b90:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    1b94:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    1b98:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    1b9c:	43340000 	teqmi	r4, #0
    1ba0:	04939f1b 	ldreq	r9, [r3], #3867	; 0xf1b
    1ba4:	0000049e 	muleq	r0, lr, r4
    1ba8:	04930000 	ldreq	r0, [r3], #0
    1bac:	08004a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, lr}
    1bb0:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
    1bb4:	0c93002c 	ldceq	0, cr0, [r3], {44}	; 0x2c
    1bb8:	0000049e 	muleq	r0, lr, r4
    1bbc:	04930000 	ldreq	r0, [r3], #0
    1bc0:	f75101f3 			; <UNDEFINED> instruction: 0xf75101f3
    1bc4:	f425f733 	vld1.8	{d15}, [r5 :256], r3
    1bc8:	0fd80425 	svceq	0x00d80425
    1bcc:	f41e4049 			; <UNDEFINED> instruction: 0xf41e4049
    1bd0:	00000425 	andeq	r0, r0, r5, lsr #8
    1bd4:	9f1b4334 	svcls	0x001b4334
    1bd8:	049e0493 	ldreq	r0, [lr], #1171	; 0x493
    1bdc:	00000000 	andeq	r0, r0, r0
    1be0:	00000493 	muleq	r0, r3, r4
    1be4:	00000000 	andeq	r0, r0, r0
    1be8:	495a0000 	ldmdbmi	sl, {}^	; <UNPREDICTABLE>
    1bec:	495f0800 	ldmdbmi	pc, {fp}^	; <UNPREDICTABLE>
    1bf0:	00010800 	andeq	r0, r1, r0, lsl #16
    1bf4:	00495f51 	subeq	r5, r9, r1, asr pc
    1bf8:	004a7c08 	subeq	r7, sl, r8, lsl #24
    1bfc:	f3000408 	vshl.u8	d0, d8, d0
    1c00:	009f5101 	addseq	r5, pc, r1, lsl #2
    1c04:	00000000 	andeq	r0, r0, r0
    1c08:	5a000000 	bpl	1c10 <__Stack_Size+0x1810>
    1c0c:	5f080049 	svcpl	0x00080049
    1c10:	17080049 	strne	r0, [r8, -r9, asr #32]
    1c14:	f7007100 			; <UNDEFINED> instruction: 0xf7007100
    1c18:	f425f733 	vld1.8	{d15}, [r5 :256], r3
    1c1c:	0fd80425 	svceq	0x00d80425
    1c20:	f41e4049 			; <UNDEFINED> instruction: 0xf41e4049
    1c24:	00000425 	andeq	r0, r0, r5, lsr #8
    1c28:	9f1b4334 	svcls	0x001b4334
    1c2c:	0800495f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
    1c30:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
    1c34:	01f30018 	mvnseq	r0, r8, lsl r0
    1c38:	f733f751 			; <UNDEFINED> instruction: 0xf733f751
    1c3c:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    1c40:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    1c44:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    1c48:	43340000 	teqmi	r4, #0
    1c4c:	00009f1b 	andeq	r9, r0, fp, lsl pc
    1c50:	00000000 	andeq	r0, r0, r0
    1c54:	4a7c0000 	bmi	1f01c5c <__Stack_Size+0x1f0185c>
    1c58:	4a9e0800 	bmi	fe783c60 <SCS_BASE+0x1e775c60>
    1c5c:	00010800 	andeq	r0, r1, r0, lsl #16
    1c60:	004a9e50 	subeq	r9, sl, r0, asr lr
    1c64:	004ab408 	subeq	fp, sl, r8, lsl #8
    1c68:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    1c74:	08004a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, lr}
    1c78:	08004a9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, fp, lr}
    1c7c:	9e510001 	cdpls	0, 5, cr0, cr1, cr1, {0}
    1c80:	b408004a 	strlt	r0, [r8], #-74	; 0x4a
    1c84:	0408004a 	streq	r0, [r8], #-74	; 0x4a
    1c88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1c8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c90:	00000000 	andeq	r0, r0, r0
    1c94:	004a9c00 	subeq	r9, sl, r0, lsl #24
    1c98:	004a9e08 	subeq	r9, sl, r8, lsl #28
    1c9c:	30000208 	andcc	r0, r0, r8, lsl #4
    1ca0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ca4:	00000000 	andeq	r0, r0, r0
    1ca8:	004ab400 	subeq	fp, sl, r0, lsl #8
    1cac:	004ac008 	subeq	ip, sl, r8
    1cb0:	50000108 	andpl	r0, r0, r8, lsl #2
    1cb4:	08004ac0 	stmdaeq	r0, {r6, r7, r9, fp, lr}
    1cb8:	08004ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, lr}
    1cbc:	e0540001 	subs	r0, r4, r1
    1cc0:	2c08004a 	stccs	0, cr0, [r8], {74}	; 0x4a
    1cc4:	0608004b 	streq	r0, [r8], -fp, asr #32
    1cc8:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    1ccc:	009f2500 	addseq	r2, pc, r0, lsl #10
    1cd0:	00000000 	andeq	r0, r0, r0
    1cd4:	b4000000 	strlt	r0, [r0], #-0
    1cd8:	be08004a 	cdplt	0, 0, cr0, cr8, cr10, {2}
    1cdc:	0108004a 	tsteq	r8, sl, asr #32
    1ce0:	4abe5100 	bmi	fef960e8 <SCS_BASE+0x1ef880e8>
    1ce4:	4af60800 	bmi	ffd83cec <SCS_BASE+0x1fd75cec>
    1ce8:	00010800 	andeq	r0, r1, r0, lsl #16
    1cec:	004af656 	subeq	pc, sl, r6, asr r6	; <UNPREDICTABLE>
    1cf0:	004b2c08 	subeq	r2, fp, r8, lsl #24
    1cf4:	f3000608 	vmax.u8	d0, d0, d8
    1cf8:	2501f503 	strcs	pc, [r1, #-1283]	; 0x503
    1cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	004ab400 	subeq	fp, sl, r0, lsl #8
    1d08:	004ac508 	subeq	ip, sl, r8, lsl #10
    1d0c:	52000108 	andpl	r0, r0, #8, 2
    1d10:	08004ac5 	stmdaeq	r0, {r0, r2, r6, r7, r9, fp, lr}
    1d14:	08004af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, lr}
    1d18:	f8570001 			; <UNDEFINED> instruction: 0xf8570001
    1d1c:	2c08004a 	stccs	0, cr0, [r8], {74}	; 0x4a
    1d20:	0608004b 	streq	r0, [r8], -fp, asr #32
    1d24:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    1d28:	009f2502 	addseq	r2, pc, r2, lsl #10
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	da000000 	ble	1d38 <__Stack_Size+0x1938>
    1d34:	e008004a 	and	r0, r8, sl, asr #32
    1d38:	2208004a 	andcs	r0, r8, #74	; 0x4a
    1d3c:	2507f500 	strcs	pc, [r7, #-1280]	; 0x500
    1d40:	1b2506f5 	blne	94391c <__Stack_Size+0x94351c>
    1d44:	08f52cf7 	ldmeq	r5!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp}^
    1d48:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    1d4c:	c0000000 	andgt	r0, r0, r0
    1d50:	3fc45f30 	svccc	0x00c45f30
    1d54:	04f51c1e 	ldrbteq	r1, [r5], #3102	; 0xc1e
    1d58:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    1d5c:	e09f25f7 			; <UNDEFINED> instruction: 0xe09f25f7
    1d60:	f608004a 			; <UNDEFINED> instruction: 0xf608004a
    1d64:	2408004a 	strcs	r0, [r8], #-74	; 0x4a
    1d68:	2507f500 	strcs	pc, [r7, #-1280]	; 0x500
    1d6c:	1b2506f5 	blne	943948 <__Stack_Size+0x943548>
    1d70:	08f52cf7 	ldmeq	r5!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp}^
    1d74:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    1d78:	c0000000 	andgt	r0, r0, r0
    1d7c:	3fc45f30 	svccc	0x00c45f30
    1d80:	03f31c1e 	mvnseq	r1, #7680	; 0x1e00
    1d84:	f72500f5 			; <UNDEFINED> instruction: 0xf72500f5
    1d88:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    1d8c:	004af69f 	umaaleq	pc, sl, pc, r6	; <UNPREDICTABLE>
    1d90:	004af808 	subeq	pc, sl, r8, lsl #16
    1d94:	f5002608 			; <UNDEFINED> instruction: 0xf5002608
    1d98:	03f32507 	mvnseq	r2, #29360128	; 0x1c00000
    1d9c:	1b2501f5 	blne	942578 <__Stack_Size+0x942178>
    1da0:	08f52cf7 	ldmeq	r5!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp}^
    1da4:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    1da8:	c0000000 	andgt	r0, r0, r0
    1dac:	3fc45f30 	svccc	0x00c45f30
    1db0:	03f31c1e 	mvnseq	r1, #7680	; 0x1e00
    1db4:	f72500f5 			; <UNDEFINED> instruction: 0xf72500f5
    1db8:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    1dbc:	004af89f 	umaaleq	pc, sl, pc, r8	; <UNPREDICTABLE>
    1dc0:	004b2008 	subeq	r2, fp, r8
    1dc4:	f3002808 	vsub.i8	d2, d0, d8
    1dc8:	2502f503 	strcs	pc, [r2, #-1283]	; 0x503
    1dcc:	01f503f3 	ldrsheq	r0, [r5, #51]!	; 0x33
    1dd0:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    1dd4:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    1dd8:	0000082c 	andeq	r0, r0, ip, lsr #16
    1ddc:	5f30c000 	svcpl	0x0030c000
    1de0:	1c1e3fc4 	ldcne	15, cr3, [lr], {196}	; 0xc4
    1de4:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
    1de8:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    1dec:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	2c000000 	stccs	0, cr0, [r0], {-0}
    1df8:	3808004b 	stmdacc	r8, {r0, r1, r3, r6}
    1dfc:	0108004b 	tsteq	r8, fp, asr #32
    1e00:	4b385000 	blmi	e15e08 <__Stack_Size+0xe15a08>
    1e04:	4ba80800 	blmi	fea03e0c <SCS_BASE+0x1e9f5e0c>
    1e08:	00010800 	andeq	r0, r1, r0, lsl #16
    1e0c:	004ba858 	subeq	sl, fp, r8, asr r8
    1e10:	004bbc08 	subeq	fp, fp, r8, lsl #24
    1e14:	f3000608 	vmax.u8	d0, d0, d8
    1e18:	2500f503 	strcs	pc, [r0, #-1283]	; 0x503
    1e1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	004b2c00 	subeq	r2, fp, r0, lsl #24
    1e28:	004b3608 	subeq	r3, fp, r8, lsl #12
    1e2c:	51000108 	tstpl	r0, r8, lsl #2
    1e30:	08004b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp, lr}
    1e34:	08004b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, lr}
    1e38:	6a540001 	bvs	1501e44 <__Stack_Size+0x1501a44>
    1e3c:	bc08004b 	stclt	0, cr0, [r8], {75}	; 0x4b
    1e40:	0608004b 	streq	r0, [r8], -fp, asr #32
    1e44:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    1e48:	009f2501 	addseq	r2, pc, r1, lsl #10
    1e4c:	00000000 	andeq	r0, r0, r0
    1e50:	2c000000 	stccs	0, cr0, [r0], {-0}
    1e54:	3d08004b 	stccc	0, cr0, [r8, #-300]	; 0xfffffed4
    1e58:	0108004b 	tsteq	r8, fp, asr #32
    1e5c:	4b3d5200 	blmi	f56664 <__Stack_Size+0xf56264>
    1e60:	4b6c0800 	blmi	1b03e68 <__Stack_Size+0x1b03a68>
    1e64:	00010800 	andeq	r0, r1, r0, lsl #16
    1e68:	004b6c55 	subeq	r6, fp, r5, asr ip
    1e6c:	004bbc08 	subeq	fp, fp, r8, lsl #24
    1e70:	f3000608 	vmax.u8	d0, d0, d8
    1e74:	2502f503 	strcs	pc, [r2, #-1283]	; 0x503
    1e78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e7c:	00000000 	andeq	r0, r0, r0
    1e80:	004b9200 	subeq	r9, fp, r0, lsl #4
    1e84:	004ba808 	subeq	sl, fp, r8, lsl #16
    1e88:	f5000c08 			; <UNDEFINED> instruction: 0xf5000c08
    1e8c:	2cf72508 	cfldr64cs	mvdx2, [r7], #32
    1e90:	1e2c04f5 	mcrne	4, 1, r0, cr12, cr5, {7}
    1e94:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1ea0:	c808004b 	stmdagt	r8, {r0, r1, r3, r6}
    1ea4:	0108004b 	tsteq	r8, fp, asr #32
    1ea8:	4bc85000 	blmi	ff215eb0 <SCS_BASE+0x1f207eb0>
    1eac:	4be80800 	blmi	ffa03eb4 <SCS_BASE+0x1f9f5eb4>
    1eb0:	00010800 	andeq	r0, r1, r0, lsl #16
    1eb4:	004be854 	subeq	lr, fp, r4, asr r8
    1eb8:	004c3408 	subeq	r3, ip, r8, lsl #8
    1ebc:	f3000608 	vmax.u8	d0, d0, d8
    1ec0:	2500f503 	strcs	pc, [r0, #-1283]	; 0x503
    1ec4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	004bbc00 	subeq	fp, fp, r0, lsl #24
    1ed0:	004bc608 	subeq	ip, fp, r8, lsl #12
    1ed4:	51000108 	tstpl	r0, r8, lsl #2
    1ed8:	08004bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp, lr}
    1edc:	08004bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    1ee0:	fe560001 	cdp2	0, 5, cr0, cr6, cr1, {0}
    1ee4:	3408004b 	strcc	r0, [r8], #-75	; 0x4b
    1ee8:	0608004c 	streq	r0, [r8], -ip, asr #32
    1eec:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    1ef0:	009f2501 	addseq	r2, pc, r1, lsl #10
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	bc000000 	stclt	0, cr0, [r0], {-0}
    1efc:	cd08004b 	stcgt	0, cr0, [r8, #-300]	; 0xfffffed4
    1f00:	0108004b 	tsteq	r8, fp, asr #32
    1f04:	4bcd5200 	blmi	ff35670c <SCS_BASE+0x1f34870c>
    1f08:	4c000800 	stcmi	8, cr0, [r0], {-0}
    1f0c:	00010800 	andeq	r0, r1, r0, lsl #16
    1f10:	004c0057 	subeq	r0, ip, r7, asr r0
    1f14:	004c3408 	subeq	r3, ip, r8, lsl #8
    1f18:	f3000608 	vmax.u8	d0, d0, d8
    1f1c:	2502f503 	strcs	pc, [r2, #-1283]	; 0x503
    1f20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	004be200 	subeq	lr, fp, r0, lsl #4
    1f2c:	004be808 	subeq	lr, fp, r8, lsl #16
    1f30:	f5002208 			; <UNDEFINED> instruction: 0xf5002208
    1f34:	06f52507 	ldrbteq	r2, [r5], r7, lsl #10
    1f38:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    1f3c:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    1f40:	0000082c 	andeq	r0, r0, ip, lsr #16
    1f44:	5f30c000 	svcpl	0x0030c000
    1f48:	1c1e3fd4 	ldcne	15, cr3, [lr], {212}	; 0xd4
    1f4c:	f72504f5 			; <UNDEFINED> instruction: 0xf72504f5
    1f50:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    1f54:	004be89f 	umaaleq	lr, fp, pc, r8	; <UNPREDICTABLE>
    1f58:	004bfe08 	subeq	pc, fp, r8, lsl #28
    1f5c:	f5002408 			; <UNDEFINED> instruction: 0xf5002408
    1f60:	06f52507 	ldrbteq	r2, [r5], r7, lsl #10
    1f64:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    1f68:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    1f6c:	0000082c 	andeq	r0, r0, ip, lsr #16
    1f70:	5f30c000 	svcpl	0x0030c000
    1f74:	1c1e3fd4 	ldcne	15, cr3, [lr], {212}	; 0xd4
    1f78:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
    1f7c:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    1f80:	fe9f25f7 	mrc2	5, 4, r2, cr15, cr7, {7}
    1f84:	0008004b 	andeq	r0, r8, fp, asr #32
    1f88:	2608004c 	strcs	r0, [r8], -ip, asr #32
    1f8c:	2507f500 	strcs	pc, [r7, #-1280]	; 0x500
    1f90:	01f503f3 	ldrsheq	r0, [r5, #51]!	; 0x33
    1f94:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    1f98:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    1f9c:	0000082c 	andeq	r0, r0, ip, lsr #16
    1fa0:	5f30c000 	svcpl	0x0030c000
    1fa4:	1c1e3fd4 	ldcne	15, cr3, [lr], {212}	; 0xd4
    1fa8:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
    1fac:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    1fb0:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    1fb4:	2808004c 	stmdacs	r8, {r2, r3, r6}
    1fb8:	2808004c 	stmdacs	r8, {r2, r3, r6}
    1fbc:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    1fc0:	03f32502 	mvnseq	r2, #8388608	; 0x800000
    1fc4:	1b2501f5 	blne	9427a0 <__Stack_Size+0x9423a0>
    1fc8:	08f52cf7 	ldmeq	r5!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp}^
    1fcc:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    1fd0:	c0000000 	andgt	r0, r0, r0
    1fd4:	3fd45f30 	svccc	0x00d45f30
    1fd8:	03f31c1e 	mvnseq	r1, #7680	; 0x1e00
    1fdc:	f72500f5 			; <UNDEFINED> instruction: 0xf72500f5
    1fe0:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    1fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	004c3400 	subeq	r3, ip, r0, lsl #8
    1ff0:	004c4008 	subeq	r4, ip, r8
    1ff4:	50000108 	andpl	r0, r0, r8, lsl #2
    1ff8:	08004c40 	stmdaeq	r0, {r6, sl, fp, lr}
    1ffc:	08004c60 	stmdaeq	r0, {r5, r6, sl, fp, lr}
    2000:	60540001 	subsvs	r0, r4, r1
    2004:	ac08004c 	stcge	0, cr0, [r8], {76}	; 0x4c
    2008:	0608004c 	streq	r0, [r8], -ip, asr #32
    200c:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    2010:	009f2500 	addseq	r2, pc, r0, lsl #10
    2014:	00000000 	andeq	r0, r0, r0
    2018:	34000000 	strcc	r0, [r0], #-0
    201c:	3e08004c 	cdpcc	0, 0, cr0, cr8, cr12, {2}
    2020:	0108004c 	tsteq	r8, ip, asr #32
    2024:	4c3e5100 	ldfmis	f5, [lr], #-0
    2028:	4c760800 	ldclmi	8, cr0, [r6], #-0
    202c:	00010800 	andeq	r0, r1, r0, lsl #16
    2030:	004c7656 	subeq	r7, ip, r6, asr r6
    2034:	004cac08 	subeq	sl, ip, r8, lsl #24
    2038:	f3000608 	vmax.u8	d0, d0, d8
    203c:	2501f503 	strcs	pc, [r1, #-1283]	; 0x503
    2040:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2044:	00000000 	andeq	r0, r0, r0
    2048:	004c3400 	subeq	r3, ip, r0, lsl #8
    204c:	004c4508 	subeq	r4, ip, r8, lsl #10
    2050:	52000108 	andpl	r0, r0, #8, 2
    2054:	08004c45 	stmdaeq	r0, {r0, r2, r6, sl, fp, lr}
    2058:	08004c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, lr}
    205c:	78570001 	ldmdavc	r7, {r0}^
    2060:	ac08004c 	stcge	0, cr0, [r8], {76}	; 0x4c
    2064:	0608004c 	streq	r0, [r8], -ip, asr #32
    2068:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    206c:	009f2502 	addseq	r2, pc, r2, lsl #10
    2070:	00000000 	andeq	r0, r0, r0
    2074:	5a000000 	bpl	207c <__Stack_Size+0x1c7c>
    2078:	6008004c 	andvs	r0, r8, ip, asr #32
    207c:	2208004c 	andcs	r0, r8, #76	; 0x4c
    2080:	2c08f500 	cfstr32cs	mvfx15, [r8], {-0}
    2084:	00082cf4 	strdeq	r2, [r8], -r4
    2088:	30c00000 	sbccc	r0, r0, r0
    208c:	1e3fd45f 	mrcne	4, 1, sp, cr15, cr15, {2}
    2090:	f52507f5 			; <UNDEFINED> instruction: 0xf52507f5
    2094:	f71b2506 			; <UNDEFINED> instruction: 0xf71b2506
    2098:	04f5222c 	ldrbteq	r2, [r5], #556	; 0x22c
    209c:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    20a0:	609f25f7 			; <UNDEFINED> instruction: 0x609f25f7
    20a4:	7608004c 	strvc	r0, [r8], -ip, asr #32
    20a8:	2408004c 	strcs	r0, [r8], #-76	; 0x4c
    20ac:	2c08f500 	cfstr32cs	mvfx15, [r8], {-0}
    20b0:	00082cf4 	strdeq	r2, [r8], -r4
    20b4:	30c00000 	sbccc	r0, r0, r0
    20b8:	1e3fd45f 	mrcne	4, 1, sp, cr15, cr15, {2}
    20bc:	f52507f5 			; <UNDEFINED> instruction: 0xf52507f5
    20c0:	f71b2506 			; <UNDEFINED> instruction: 0xf71b2506
    20c4:	03f3222c 	mvnseq	r2, #44, 4	; 0xc0000002
    20c8:	f72500f5 			; <UNDEFINED> instruction: 0xf72500f5
    20cc:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    20d0:	004c769f 	umaaleq	r7, ip, pc, r6	; <UNPREDICTABLE>
    20d4:	004c7808 	subeq	r7, ip, r8, lsl #16
    20d8:	f5002608 			; <UNDEFINED> instruction: 0xf5002608
    20dc:	2cf42c08 	ldclcs	12, cr2, [r4], #32
    20e0:	00000008 	andeq	r0, r0, r8
    20e4:	d45f30c0 	ldrble	r3, [pc], #-192	; 20ec <__Stack_Size+0x1cec>
    20e8:	07f51e3f 			; <UNDEFINED> instruction: 0x07f51e3f
    20ec:	f503f325 			; <UNDEFINED> instruction: 0xf503f325
    20f0:	f71b2501 			; <UNDEFINED> instruction: 0xf71b2501
    20f4:	03f3222c 	mvnseq	r2, #44, 4	; 0xc0000002
    20f8:	f72500f5 			; <UNDEFINED> instruction: 0xf72500f5
    20fc:	25f71e2c 	ldrbcs	r1, [r7, #3628]!	; 0xe2c
    2100:	004c789f 	umaaleq	r7, ip, pc, r8	; <UNPREDICTABLE>
    2104:	004ca008 	subeq	sl, ip, r8
    2108:	f5002808 			; <UNDEFINED> instruction: 0xf5002808
    210c:	2cf42c08 	ldclcs	12, cr2, [r4], #32
    2110:	00000008 	andeq	r0, r0, r8
    2114:	d45f30c0 	ldrble	r3, [pc], #-192	; 211c <__Stack_Size+0x1d1c>
    2118:	03f31e3f 	mvnseq	r1, #1008	; 0x3f0
    211c:	f32502f5 	vqsub.u32	q0, <illegal reg q10.5>, <illegal reg q10.5>
    2120:	2501f503 	strcs	pc, [r1, #-1283]	; 0x503
    2124:	222cf71b 	eorcs	pc, ip, #7077888	; 0x6c0000
    2128:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
    212c:	1e2cf725 	cdpne	7, 2, cr15, cr12, cr5, {1}
    2130:	009f25f7 			; <UNDEFINED> instruction: 0x009f25f7
    2134:	00000000 	andeq	r0, r0, r0
    2138:	ac000000 	stcge	0, cr0, [r0], {-0}
    213c:	b708004c 	strlt	r0, [r8, -ip, asr #32]
    2140:	0108004c 	tsteq	r8, ip, asr #32
    2144:	4cb75000 	ldcmi	0, cr5, [r7]
    2148:	4d2c0800 	stcmi	8, cr0, [ip, #-0]
    214c:	00060800 	andeq	r0, r6, r0, lsl #16
    2150:	00f503f3 	ldrshteq	r0, [r5], #51	; 0x33
    2154:	00009f25 	andeq	r9, r0, r5, lsr #30
    2158:	00000000 	andeq	r0, r0, r0
    215c:	4cac0000 	stcmi	0, cr0, [ip]
    2160:	4cb70800 	ldcmi	8, cr0, [r7]
    2164:	00010800 	andeq	r0, r1, r0, lsl #16
    2168:	004cb751 	subeq	fp, ip, r1, asr r7
    216c:	004cea08 	subeq	lr, ip, r8, lsl #20
    2170:	56000108 	strpl	r0, [r0], -r8, lsl #2
    2174:	08004cea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, fp, lr}
    2178:	08004d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, lr}
    217c:	03f30006 	mvnseq	r0, #6
    2180:	9f2501f5 	svcls	0x002501f5
	...
    218c:	08004cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, lr}
    2190:	08004cb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, sl, fp, lr}
    2194:	b7520001 	ldrblt	r0, [r2, -r1]
    2198:	ec08004c 	stc	0, cr0, [r8], {76}	; 0x4c
    219c:	0108004c 	tsteq	r8, ip, asr #32
    21a0:	4cec5700 	stclmi	7, cr5, [ip]
    21a4:	4d2c0800 	stcmi	8, cr0, [ip, #-0]
    21a8:	00060800 	andeq	r0, r6, r0, lsl #16
    21ac:	02f503f3 	rscseq	r0, r5, #-872415229	; 0xcc000003
    21b0:	00009f25 	andeq	r9, r0, r5, lsr #30
    21b4:	00000000 	andeq	r0, r0, r0
    21b8:	4cd60000 	ldclmi	0, cr0, [r6], {0}
    21bc:	4cea0800 	stclmi	8, cr0, [sl]
    21c0:	00240800 	eoreq	r0, r4, r0, lsl #16
    21c4:	f52c04f5 			; <UNDEFINED> instruction: 0xf52c04f5
    21c8:	06f52507 	ldrbteq	r2, [r5], r7, lsl #10
    21cc:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    21d0:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    21d4:	0000082c 	andeq	r0, r0, ip, lsr #16
    21d8:	5f30c000 	svcpl	0x0030c000
    21dc:	1c1e3fd4 	ldcne	15, cr3, [lr], {212}	; 0xd4
    21e0:	1e2c04f5 	mcrne	4, 1, r0, cr12, cr5, {7}
    21e4:	9f25f71c 	svcls	0x0025f71c
    21e8:	08004cea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, fp, lr}
    21ec:	08004cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, lr}
    21f0:	04f50026 	ldrbteq	r0, [r5], #38	; 0x26
    21f4:	2507f52c 	strcs	pc, [r7, #-1324]	; 0x52c
    21f8:	01f503f3 	ldrsheq	r0, [r5, #51]!	; 0x33
    21fc:	2cf71b25 	fldmiaxcs	r7!, {d17-d34}	;@ Deprecated
    2200:	f42c08f5 	vld2.<illegal width 64>	{d0-d1}, [ip :256], r5
    2204:	0000082c 	andeq	r0, r0, ip, lsr #16
    2208:	5f30c000 	svcpl	0x0030c000
    220c:	1c1e3fd4 	ldcne	15, cr3, [lr], {212}	; 0xd4
    2210:	1e2c04f5 	mcrne	4, 1, r0, cr12, cr5, {7}
    2214:	9f25f71c 	svcls	0x0025f71c
    2218:	08004cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, lr}
    221c:	08004d20 	stmdaeq	r0, {r5, r8, sl, fp, lr}
    2220:	04f50028 	ldrbteq	r0, [r5], #40	; 0x28
    2224:	f503f32c 			; <UNDEFINED> instruction: 0xf503f32c
    2228:	03f32502 	mvnseq	r2, #8388608	; 0x800000
    222c:	1b2501f5 	blne	942a08 <__Stack_Size+0x942608>
    2230:	08f52cf7 	ldmeq	r5!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, sp}^
    2234:	082cf42c 	stmdaeq	ip!, {r2, r3, r5, sl, ip, sp, lr, pc}
    2238:	c0000000 	andgt	r0, r0, r0
    223c:	3fd45f30 	svccc	0x00d45f30
    2240:	04f51c1e 	ldrbteq	r1, [r5], #3102	; 0xc1e
    2244:	f71c1e2c 			; <UNDEFINED> instruction: 0xf71c1e2c
    2248:	00009f25 	andeq	r9, r0, r5, lsr #30
    224c:	00000000 	andeq	r0, r0, r0
    2250:	4d2c0000 	stcmi	0, cr0, [ip, #-0]
    2254:	4d500800 	ldclmi	8, cr0, [r0, #-0]
    2258:	00010800 	andeq	r0, r1, r0, lsl #16
    225c:	004d5050 	subeq	r5, sp, r0, asr r0
    2260:	004df408 	subeq	pc, sp, r8, lsl #8
    2264:	58000108 	stmdapl	r0, {r3, r8}
    2268:	08004df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, lr}
    226c:	08004df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, lr}
    2270:	01f30004 	mvnseq	r0, r4
    2274:	00009f50 	andeq	r9, r0, r0, asr pc
    2278:	00000000 	andeq	r0, r0, r0
    227c:	4d2c0000 	stcmi	0, cr0, [ip, #-0]
    2280:	4d520800 	ldclmi	8, cr0, [r2, #-0]
    2284:	00010800 	andeq	r0, r1, r0, lsl #16
    2288:	004d5251 	subeq	r5, sp, r1, asr r2
    228c:	004df808 	subeq	pc, sp, r8, lsl #16
    2290:	f3000408 	vshl.u8	d0, d8, d0
    2294:	009f5101 	addseq	r5, pc, r1, lsl #2
    2298:	00000000 	andeq	r0, r0, r0
    229c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    22a0:	8c08004d 	stchi	0, cr0, [r8], {77}	; 0x4d
    22a4:	0208004d 	andeq	r0, r8, #77	; 0x4d
    22a8:	009f3000 	addseq	r3, pc, r0
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    22b4:	1e08004d 	cdpne	0, 0, cr0, cr8, cr13, {2}
    22b8:	0108004e 	tsteq	r8, lr, asr #32
    22bc:	4e1e5000 	cdpmi	0, 1, cr5, cr14, cr0, {0}
    22c0:	4eac0800 	cdpmi	8, 10, cr0, cr12, cr0, {0}
    22c4:	00010800 	andeq	r0, r1, r0, lsl #16
    22c8:	004eac58 	subeq	sl, lr, r8, asr ip
    22cc:	004eb008 	subeq	fp, lr, r8
    22d0:	f3000408 	vshl.u8	d0, d8, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    22e0:	1c08004d 	stcne	0, cr0, [r8], {77}	; 0x4d
    22e4:	0108004e 	tsteq	r8, lr, asr #32
    22e8:	4e1c5100 	mufmie	f5, f4, f0
    22ec:	4eb00800 	cdpmi	8, 11, cr0, cr0, cr0, {0}
    22f0:	00040800 	andeq	r0, r4, r0, lsl #16
    22f4:	9f5101f3 	svcls	0x005101f3
	...
    2300:	08004e40 	stmdaeq	r0, {r6, r9, sl, fp, lr}
    2304:	08004e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, lr}
    2308:	9f300002 	svcls	0x00300002
	...
    2314:	08004ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, lr}
    2318:	08004ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, lr}
    231c:	de500001 	cdple	0, 5, cr0, cr0, cr1, {0}
    2320:	7e08004e 	cdpvc	0, 0, cr0, cr8, cr14, {2}
    2324:	01080050 	qaddeq	r0, r0, r8
    2328:	00005500 	andeq	r5, r0, r0, lsl #10
    232c:	00000000 	andeq	r0, r0, r0
    2330:	4ed60000 	cdpmi	0, 13, cr0, cr6, cr0, {0}
    2334:	4ee00800 	cdpmi	8, 14, cr0, cr0, cr0, {0}
    2338:	00010800 	andeq	r0, r1, r0, lsl #16
    233c:	004ee051 	subeq	lr, lr, r1, asr r0
    2340:	00507e08 	subseq	r7, r0, r8, lsl #28
    2344:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    2350:	08004ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, lr}
    2354:	08004ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp, lr}
    2358:	e5520001 	ldrb	r0, [r2, #-1]
    235c:	7e08004e 	cdpvc	0, 0, cr0, cr8, cr14, {2}
    2360:	01080050 	qaddeq	r0, r0, r8
    2364:	00005600 	andeq	r5, r0, r0, lsl #12
    2368:	00000000 	andeq	r0, r0, r0
    236c:	50d20000 	sbcspl	r0, r2, r0
    2370:	50d60800 	sbcspl	r0, r6, r0, lsl #16
    2374:	00050800 	andeq	r0, r5, r0, lsl #16
    2378:	93049355 	movwls	r9, #17237	; 0x4355
    237c:	0050d614 	subseq	sp, r0, r4, lsl r6
    2380:	0050da08 	subseq	sp, r0, r8, lsl #20
    2384:	55000808 	strpl	r0, [r0, #-2056]	; 0x808
    2388:	93570493 	cmpls	r7, #-1828716544	; 0x93000000
    238c:	da109304 	ble	426fa4 <__Stack_Size+0x426ba4>
    2390:	f4080050 	vst4.16	{d0-d3}, [r8 :64], r0
    2394:	11080051 	qaddne	r0, r1, r8
    2398:	04935500 	ldreq	r5, [r3], #1280	; 0x500
    239c:	56049357 			; <UNDEFINED> instruction: 0x56049357
    23a0:	93580493 	cmpls	r8, #-1828716544	; 0x93000000
    23a4:	04935904 	ldreq	r5, [r3], #2308	; 0x904
    23a8:	51f40493 			; <UNDEFINED> instruction: 0x51f40493
    23ac:	52560800 	subspl	r0, r6, #0, 16
    23b0:	00100800 	andseq	r0, r0, r0, lsl #16
    23b4:	93570493 	cmpls	r7, #-1828716544	; 0x93000000
    23b8:	04935604 	ldreq	r5, [r3], #1540	; 0x604
    23bc:	59049358 	stmdbpl	r4, {r3, r4, r6, r8, r9, ip, pc}
    23c0:	04930493 	ldreq	r0, [r3], #1171	; 0x493
	...
    23cc:	080050da 	stmdaeq	r0, {r1, r3, r4, r6, r7, ip, lr}
    23d0:	08005256 	stmdaeq	r0, {r1, r2, r4, r6, r9, ip, lr}
    23d4:	00580001 	subseq	r0, r8, r1
    23d8:	00000000 	andeq	r0, r0, r0
    23dc:	da000000 	ble	23e4 <__Stack_Size+0x1fe4>
    23e0:	56080050 			; <UNDEFINED> instruction: 0x56080050
    23e4:	01080052 	qaddeq	r0, r2, r8
    23e8:	00005900 	andeq	r5, r0, r0, lsl #18
    23ec:	00000000 	andeq	r0, r0, r0
    23f0:	51680000 	cmnpl	r8, r0
    23f4:	516f0800 	cmnpl	pc, r0, lsl #16
    23f8:	00050800 	andeq	r0, r5, r0, lsl #16
    23fc:	0006b403 	andeq	fp, r6, r3, lsl #8
    2400:	00000020 	andeq	r0, r0, r0, lsr #32
    2404:	00000000 	andeq	r0, r0, r0
    2408:	00516800 	subseq	r6, r1, r0, lsl #16
    240c:	00516f08 	subseq	r6, r1, r8, lsl #30
    2410:	03001b08 	movweq	r1, #2824	; 0xb08
    2414:	200006b4 			; <UNDEFINED> instruction: 0x200006b4
    2418:	f733f706 			; <UNDEFINED> instruction: 0xf733f706
    241c:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    2420:	40490fd8 	ldrdmi	r0, [r9], #-248	; 0xffffff08
    2424:	0425f41e 	strteq	pc, [r5], #-1054	; 0x41e
    2428:	43340000 	teqmi	r4, #0
    242c:	00009f1b 	andeq	r9, r0, fp, lsl pc
    2430:	00000000 	andeq	r0, r0, r0
    2434:	52be0000 	adcspl	r0, lr, #0
    2438:	52c40800 	sbcpl	r0, r4, #0, 16
    243c:	00080800 	andeq	r0, r8, r0, lsl #16
    2440:	53049357 	movwpl	r9, #17239	; 0x4357
    2444:	10930493 	umullsne	r0, r3, r3, r4
    2448:	080052c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, lr}
    244c:	080052ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip, lr}
    2450:	93570012 	cmpls	r7, #18
    2454:	04935304 	ldreq	r5, [r3], #772	; 0x304
    2458:	55049358 	strpl	r9, [r4, #-856]	; 0x358
    245c:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    2460:	04935204 	ldreq	r5, [r3], #516	; 0x204
    2464:	080052ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip, lr}
    2468:	080052d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r9, ip, lr}
    246c:	93570013 	cmpls	r7, #19
    2470:	93007d04 	movwls	r7, #3332	; 0xd04
    2474:	04935804 	ldreq	r5, [r3], #2052	; 0x804
    2478:	56049355 			; <UNDEFINED> instruction: 0x56049355
    247c:	93520493 	cmpls	r2, #-1828716544	; 0x93000000
    2480:	0052d304 	subseq	sp, r2, r4, lsl #6
    2484:	0053ee08 	subseq	lr, r3, r8, lsl #28
    2488:	57001008 	strpl	r1, [r0, -r8]
    248c:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    2490:	55049358 	strpl	r9, [r4, #-856]	; 0x358
    2494:	93560493 	cmpls	r6, #-1828716544	; 0x93000000
    2498:	ee049304 	cdp	3, 0, cr9, cr4, cr4, {0}
    249c:	4c080053 	stcmi	0, cr0, [r8], {83}	; 0x53
    24a0:	0f080054 	svceq	0x00080054
    24a4:	04935700 	ldreq	r5, [r3], #1792	; 0x700
    24a8:	93580493 	cmpls	r8, #-1828716544	; 0x93000000
    24ac:	56049304 	strpl	r9, [r4], -r4, lsl #6
    24b0:	04930493 	ldreq	r0, [r3], #1171	; 0x493
	...
    24bc:	080052c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, lr}
    24c0:	080053ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, ip, lr}
    24c4:	00550001 	subseq	r0, r5, r1
    24c8:	00000000 	andeq	r0, r0, r0
    24cc:	c4000000 	strgt	r0, [r0], #-0
    24d0:	4c080052 	stcmi	0, cr0, [r8], {82}	; 0x52
    24d4:	01080054 	qaddeq	r0, r4, r8
    24d8:	00005600 	andeq	r5, r0, r0, lsl #12
    24dc:	00000000 	andeq	r0, r0, r0
    24e0:	52c40000 	sbcpl	r0, r4, #0
    24e4:	52d30800 	sbcspl	r0, r3, #0, 16
    24e8:	00010800 	andeq	r0, r1, r0, lsl #16
    24ec:	00000052 	andeq	r0, r0, r2, asr r0
    24f0:	00000000 	andeq	r0, r0, r0
    24f4:	00536400 	subseq	r6, r3, r0, lsl #8
    24f8:	00536b08 	subseq	r6, r3, r8, lsl #22
    24fc:	03000508 	movweq	r0, #1288	; 0x508
    2500:	200006e8 	andcs	r0, r0, r8, ror #13
	...
    250c:	08005364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, lr}
    2510:	0800536b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, ip, lr}
    2514:	e803001b 	stmda	r3, {r0, r1, r3, r4}
    2518:	06200006 	strteq	r0, [r0], -r6
    251c:	25f733f7 	ldrbcs	r3, [r7, #1015]!	; 0x3f7
    2520:	d80425f4 	stmdale	r4, {r2, r4, r5, r6, r7, r8, sl, sp}
    2524:	1e40490f 	cdpne	9, 4, cr4, cr0, cr15, {0}
    2528:	000425f4 	strdeq	r2, [r4], -r4
    252c:	1b433400 	blne	10cf534 <__Stack_Size+0x10cf134>
    2530:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2534:	00000000 	andeq	r0, r0, r0
    2538:	00546000 	subseq	r6, r4, r0
    253c:	0054cd08 	subseq	ip, r4, r8, lsl #26
    2540:	50000108 	andpl	r0, r0, r8, lsl #2
    2544:	080054cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, sl, ip, lr}
    2548:	080054d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip, lr}
    254c:	d8550001 	ldmdale	r5, {r0}^
    2550:	34080054 	strcc	r0, [r8], #-84	; 0x54
    2554:	06080055 			; <UNDEFINED> instruction: 0x06080055
    2558:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    255c:	349f2500 	ldrcc	r2, [pc], #1280	; 2564 <__Stack_Size+0x2164>
    2560:	53080055 	movwpl	r0, #32853	; 0x8055
    2564:	01080055 	qaddeq	r0, r5, r8
    2568:	55535000 	ldrbpl	r5, [r3, #-0]
    256c:	55580800 	ldrbpl	r0, [r8, #-2048]	; 0x800
    2570:	00010800 	andeq	r0, r1, r0, lsl #16
    2574:	00555855 	subseq	r5, r5, r5, asr r8
    2578:	00555c08 	subseq	r5, r5, r8, lsl #24
    257c:	50000108 	andpl	r0, r0, r8, lsl #2
    2580:	0800555c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, lr}
    2584:	080055ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, ip, lr}
    2588:	ce550001 	cdpgt	0, 5, cr0, cr5, cr1, {0}
    258c:	d2080055 	andle	r0, r8, #85	; 0x55
    2590:	01080055 	qaddeq	r0, r5, r8
    2594:	55d25000 	ldrbpl	r5, [r2]
    2598:	56440800 	strbpl	r0, [r4], -r0, lsl #16
    259c:	00010800 	andeq	r0, r1, r0, lsl #16
    25a0:	00564455 	subseq	r4, r6, r5, asr r4
    25a4:	00564808 	subseq	r4, r6, r8, lsl #16
    25a8:	50000108 	andpl	r0, r0, r8, lsl #2
    25ac:	08005648 	stmdaeq	r0, {r3, r6, r9, sl, ip, lr}
    25b0:	080056be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, ip, lr}
    25b4:	be550001 	cdplt	0, 5, cr0, cr5, cr1, {0}
    25b8:	d4080056 	strle	r0, [r8], #-86	; 0x56
    25bc:	06080056 			; <UNDEFINED> instruction: 0x06080056
    25c0:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
    25c4:	009f2500 	addseq	r2, pc, r0, lsl #10
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	ac000000 	stcge	0, cr0, [r0], {-0}
    25d0:	c0080054 	andgt	r0, r8, r4, asr r0
    25d4:	02080054 	andeq	r0, r8, #84	; 0x54
    25d8:	c09f3000 	addsgt	r3, pc, r0
    25dc:	38080054 	stmdacc	r8, {r2, r4, r6}
    25e0:	07080055 	smlsdeq	r8, r5, r0, r0
    25e4:	48007800 	stmdami	r0, {fp, ip, sp, lr}
    25e8:	9f264824 	svcls	0x00264824
    25ec:	08005538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, lr}
    25f0:	08005553 	stmdaeq	r0, {r0, r1, r4, r6, r8, sl, ip, lr}
    25f4:	00720013 	rsbseq	r0, r2, r3, lsl r0
    25f8:	0006ec03 	andeq	lr, r6, r3, lsl #24
    25fc:	08220620 	stmdaeq	r2!, {r5, r9, sl}
    2600:	01941c41 	orrseq	r1, r4, r1, asr #24
    2604:	26482448 	strbcs	r2, [r8], -r8, asr #8
    2608:	0055589f 			; <UNDEFINED> instruction: 0x0055589f
    260c:	00555f08 	subseq	r5, r5, r8, lsl #30
    2610:	72001308 	andvc	r1, r0, #8, 6	; 0x20000000
    2614:	06ec0300 	strbteq	r0, [ip], r0, lsl #6
    2618:	22062000 	andcs	r2, r6, #0
    261c:	941c4108 	ldrls	r4, [ip], #-264	; 0x108
    2620:	48244801 	stmdami	r4!, {r0, fp, lr}
    2624:	55ce9f26 	strbpl	r9, [lr, #3878]	; 0xf26
    2628:	55d50800 	ldrbpl	r0, [r5, #2048]	; 0x800
    262c:	00130800 	andseq	r0, r3, r0, lsl #16
    2630:	ec030072 	stc	0, cr0, [r3], {114}	; 0x72
    2634:	06200006 	strteq	r0, [r0], -r6
    2638:	1c410822 	mcrrne	8, 2, r0, r1, cr2
    263c:	24480194 	strbcs	r0, [r8], #-404	; 0x194
    2640:	449f2648 	ldrmi	r2, [pc], #1608	; 2648 <__Stack_Size+0x2248>
    2644:	4b080056 	blmi	2027a4 <__Stack_Size+0x2023a4>
    2648:	13080056 	movwne	r0, #32854	; 0x8056
    264c:	03007200 	movweq	r7, #512	; 0x200
    2650:	200006ec 	andcs	r0, r0, ip, ror #13
    2654:	41082206 	tstmi	r8, r6, lsl #4
    2658:	4801941c 	stmdami	r1, {r2, r3, r4, sl, ip, pc}
    265c:	9f264824 	svcls	0x00264824
	...
    2668:	080054ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip, lr}
    266c:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
    2670:	9f300002 	svcls	0x00300002
    2674:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
    2678:	080054c2 	stmdaeq	r0, {r1, r6, r7, sl, ip, lr}
    267c:	0073000f 	rsbseq	r0, r3, pc
    2680:	00cbff03 	sbceq	pc, fp, r3, lsl #30
    2684:	01942208 	orrseq	r2, r4, r8, lsl #4
    2688:	26482448 	strbcs	r2, [r8], -r8, asr #8
    268c:	0054c29f 			; <UNDEFINED> instruction: 0x0054c29f
    2690:	0054c608 	subseq	ip, r4, r8, lsl #12
    2694:	73001508 	movwvc	r1, #1288	; 0x508
    2698:	cbf80300 	blgt	ffe032a0 <SCS_BASE+0x1fdf52a0>
    269c:	031c0800 	tsteq	ip, #0, 16
    26a0:	0800cbff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr, pc}
    26a4:	48019422 	stmdami	r1, {r1, r5, sl, ip, pc}
    26a8:	9f264824 	svcls	0x00264824
    26ac:	080054c6 	stmdaeq	r0, {r1, r2, r6, r7, sl, ip, lr}
    26b0:	080054cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, sl, ip, lr}
    26b4:	ec030013 	stc	0, cr0, [r3], {19}
    26b8:	06200006 	strteq	r0, [r0], -r6
    26bc:	00cbbe03 	sbceq	fp, fp, r3, lsl #28
    26c0:	01942208 	orrseq	r2, r4, r8, lsl #4
    26c4:	26482448 	strbcs	r2, [r8], -r8, asr #8
    26c8:	0055349f 			; <UNDEFINED> instruction: 0x0055349f
    26cc:	00555308 	subseq	r5, r5, r8, lsl #6
    26d0:	03001308 	movweq	r1, #776	; 0x308
    26d4:	200006ec 	andcs	r0, r0, ip, ror #13
    26d8:	cbbe0306 	blgt	fef832f8 <SCS_BASE+0x1ef752f8>
    26dc:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    26e0:	48244801 	stmdami	r4!, {r0, fp, lr}
    26e4:	55589f26 	ldrbpl	r9, [r8, #-3878]	; 0xf26
    26e8:	555f0800 	ldrbpl	r0, [pc, #-2048]	; 1ef0 <__Stack_Size+0x1af0>
    26ec:	00130800 	andseq	r0, r3, r0, lsl #16
    26f0:	0006ec03 	andeq	lr, r6, r3, lsl #24
    26f4:	be030620 	cfmadd32lt	mvax1, mvfx0, mvfx3, mvfx0
    26f8:	220800cb 	andcs	r0, r8, #203	; 0xcb
    26fc:	24480194 	strbcs	r0, [r8], #-404	; 0x194
    2700:	ce9f2648 	cdpgt	6, 9, cr2, cr15, cr8, {2}
    2704:	d5080055 	strle	r0, [r8, #-85]	; 0x55
    2708:	13080055 	movwne	r0, #32853	; 0x8055
    270c:	06ec0300 	strbteq	r0, [ip], r0, lsl #6
    2710:	03062000 	movweq	r2, #24576	; 0x6000
    2714:	0800cbbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr, pc}
    2718:	48019422 	stmdami	r1, {r1, r5, sl, ip, pc}
    271c:	9f264824 	svcls	0x00264824
    2720:	08005644 	stmdaeq	r0, {r2, r6, r9, sl, ip, lr}
    2724:	0800564b 	stmdaeq	r0, {r0, r1, r3, r6, r9, sl, ip, lr}
    2728:	ec030013 	stc	0, cr0, [r3], {19}
    272c:	06200006 	strteq	r0, [r0], -r6
    2730:	00cbbe03 	sbceq	fp, fp, r3, lsl #28
    2734:	01942208 	orrseq	r2, r4, r8, lsl #4
    2738:	26482448 	strbcs	r2, [r8], -r8, asr #8
    273c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2740:	00000000 	andeq	r0, r0, r0
    2744:	0054ac00 	subseq	sl, r4, r0, lsl #24
    2748:	00557c08 	subseq	r7, r5, r8, lsl #24
    274c:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
    2750:	00000004 	andeq	r0, r0, r4
    2754:	00557c00 	subseq	r7, r5, r0, lsl #24
    2758:	00558508 	subseq	r8, r5, r8, lsl #10
    275c:	03001108 	movweq	r1, #264	; 0x108
    2760:	20000684 	andcs	r0, r0, r4, lsl #13
    2764:	f42504f6 	vld3.<illegal width 64>	{d0-d2}, [r5 :256], r6
    2768:	00000425 	andeq	r0, r0, r5, lsr #8
    276c:	9f1e4120 	svcls	0x001e4120
    2770:	08005590 	stmdaeq	r0, {r4, r7, r8, sl, ip, lr}
    2774:	08005599 	stmdaeq	r0, {r0, r3, r4, r7, r8, sl, ip, lr}
    2778:	88030011 	stmdahi	r3, {r0, r4}
    277c:	f6200006 			; <UNDEFINED> instruction: 0xf6200006
    2780:	25f42504 	ldrbcs	r2, [r4, #1284]!	; 0x504
    2784:	20000004 	andcs	r0, r0, r4
    2788:	a49f1e41 	ldrge	r1, [pc], #3649	; 2790 <__Stack_Size+0x2390>
    278c:	ad080055 	stcge	0, cr0, [r8, #-340]	; 0xfffffeac
    2790:	11080055 	qaddne	r0, r5, r8
    2794:	068c0300 	streq	r0, [ip], r0, lsl #6
    2798:	04f62000 	ldrbteq	r2, [r6], #0
    279c:	0425f425 	strteq	pc, [r5], #-1061	; 0x425
    27a0:	41200000 	teqmi	r0, r0
    27a4:	55ce9f1e 	strbpl	r9, [lr, #3870]	; 0xf1e
    27a8:	56b80800 	ldrtpl	r0, [r8], r0, lsl #16
    27ac:	00060800 	andeq	r0, r6, r0, lsl #16
    27b0:	0000049e 	muleq	r0, lr, r4
    27b4:	56c20000 	strbpl	r0, [r2], r0
    27b8:	56d40800 	ldrbpl	r0, [r4], r0, lsl #16
    27bc:	00060800 	andeq	r0, r6, r0, lsl #16
    27c0:	0000049e 	muleq	r0, lr, r4
	...
    27cc:	54ac0000 	strtpl	r0, [ip], #0
    27d0:	557c0800 	ldrbpl	r0, [ip, #-2048]!	; 0x800
    27d4:	00020800 	andeq	r0, r2, r0, lsl #16
    27d8:	557c9f30 	ldrbpl	r9, [ip, #-3888]!	; 0xf30
    27dc:	55850800 	strpl	r0, [r5, #2048]	; 0x800
    27e0:	00150800 	andseq	r0, r5, r0, lsl #16
    27e4:	00068403 	andeq	r8, r6, r3, lsl #8
    27e8:	2504f620 	strcs	pc, [r4, #-1568]	; 0x620
    27ec:	000425f4 	strdeq	r2, [r4], -r4
    27f0:	1e412000 	cdpne	0, 4, cr2, cr1, cr0, {0}
    27f4:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
    27f8:	0055909f 			; <UNDEFINED> instruction: 0x0055909f
    27fc:	00559908 	subseq	r9, r5, r8, lsl #18
    2800:	03001508 	movweq	r1, #1288	; 0x508
    2804:	20000688 	andcs	r0, r0, r8, lsl #13
    2808:	f42504f6 	vld3.<illegal width 64>	{d0-d2}, [r5 :256], r6
    280c:	00000425 	andeq	r0, r0, r5, lsr #8
    2810:	f71e4120 			; <UNDEFINED> instruction: 0xf71e4120
    2814:	9f00f733 	svcls	0x0000f733
    2818:	080055a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, lr}
    281c:	080055ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sl, ip, lr}
    2820:	8c030015 	stchi	0, cr0, [r3], {21}
    2824:	f6200006 			; <UNDEFINED> instruction: 0xf6200006
    2828:	25f42504 	ldrbcs	r2, [r4, #1284]!	; 0x504
    282c:	20000004 	andcs	r0, r0, r4
    2830:	33f71e41 	mvnscc	r1, #1040	; 0x410
    2834:	ce9f00f7 	mrcgt	0, 4, r0, cr15, cr7, {7}
    2838:	b8080055 	stmdalt	r8, {r0, r2, r4, r6}
    283c:	02080056 	andeq	r0, r8, #86	; 0x56
    2840:	c29f3000 	addsgt	r3, pc, #0
    2844:	d4080056 	strle	r0, [r8], #-86	; 0x56
    2848:	02080056 	andeq	r0, r8, #86	; 0x56
    284c:	009f3000 	addseq	r3, pc, r0
    2850:	00000000 	andeq	r0, r0, r0
    2854:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    2858:	f0080054 			; <UNDEFINED> instruction: 0xf0080054
    285c:	07080054 	smlsdeq	r8, r4, r0, r0
    2860:	0a007000 	beq	1e868 <__Stack_Size+0x1e468>
    2864:	9f1affff 	svcls	0x001affff
    2868:	08005502 	stmdaeq	r0, {r1, r8, sl, ip, lr}
    286c:	08005504 	stmdaeq	r0, {r2, r8, sl, ip, lr}
    2870:	00700007 	rsbseq	r0, r0, r7
    2874:	1affff0a 	bne	24a4 <__Stack_Size+0x20a4>
    2878:	0055169f 			; <UNDEFINED> instruction: 0x0055169f
    287c:	00551808 	subseq	r1, r5, r8, lsl #16
    2880:	70000708 	andvc	r0, r0, r8, lsl #14
    2884:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    2888:	00009f1a 	andeq	r9, r0, sl, lsl pc
    288c:	00000000 	andeq	r0, r0, r0
    2890:	54d40000 	ldrbpl	r0, [r4], #0
    2894:	54d80800 	ldrbpl	r0, [r8], #2048	; 0x800
    2898:	00020800 	andeq	r0, r2, r0, lsl #16
    289c:	00009f30 	andeq	r9, r0, r0, lsr pc
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	56d40000 	ldrbpl	r0, [r4], r0
    28a8:	56ee0800 	strbtpl	r0, [lr], r0, lsl #16
    28ac:	00010800 	andeq	r0, r1, r0, lsl #16
    28b0:	0056ee50 	subseq	lr, r6, r0, asr lr
    28b4:	00638808 	rsbeq	r8, r3, r8, lsl #16
    28b8:	59000108 	stmdbpl	r0, {r3, r8}
	...
    28c4:	080056d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, ip, lr}
    28c8:	0800573e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip, lr}
    28cc:	9f300002 	svcls	0x00300002
    28d0:	0800573e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip, lr}
    28d4:	080057c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip, lr}
    28d8:	00550001 	subseq	r0, r5, r1
    28dc:	00000000 	andeq	r0, r0, r0
    28e0:	44000000 	strmi	r0, [r0], #-0
    28e4:	46080057 			; <UNDEFINED> instruction: 0x46080057
    28e8:	01080057 	qaddeq	r0, r7, r8
    28ec:	57465400 	strbpl	r5, [r6, -r0, lsl #8]
    28f0:	574f0800 	strbpl	r0, [pc, -r0, lsl #16]
    28f4:	00030800 	andeq	r0, r3, r0, lsl #16
    28f8:	4f7f9091 	svcmi	0x007f9091
    28fc:	88080057 	stmdahi	r8, {r0, r1, r2, r4, r6}
    2900:	03080063 	movweq	r0, #32867	; 0x8063
    2904:	7f809100 	svcvc	0x00809100
	...
    2910:	08005748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip, lr}
    2914:	0800574a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, lr}
    2918:	4a540001 	bmi	1502924 <__Stack_Size+0x1502524>
    291c:	4f080057 	svcmi	0x00080057
    2920:	03080057 	movweq	r0, #32855	; 0x8057
    2924:	7f949100 	svcvc	0x00949100
    2928:	0800574f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, sl, ip, lr}
    292c:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2930:	84910003 	ldrhi	r0, [r1], #3
    2934:	0000007f 	andeq	r0, r0, pc, ror r0
    2938:	00000000 	andeq	r0, r0, r0
    293c:	00574c00 	subseq	r4, r7, r0, lsl #24
    2940:	00575a08 	subseq	r5, r7, r8, lsl #20
    2944:	54000108 	strpl	r0, [r0], #-264	; 0x108
    2948:	0800575a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, ip, lr}
    294c:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2950:	8c910003 	ldchi	0, cr0, [r1], {3}
    2954:	0000007e 	andeq	r0, r0, lr, ror r0
    2958:	00000000 	andeq	r0, r0, r0
    295c:	00574c00 	subseq	r4, r7, r0, lsl #24
    2960:	00574f08 	subseq	r4, r7, r8, lsl #30
    2964:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2970:	08005752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, ip, lr}
    2974:	08005754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip, lr}
    2978:	54500001 	ldrbpl	r0, [r0], #-1
    297c:	88080057 	stmdahi	r8, {r0, r1, r2, r4, r6}
    2980:	03080063 	movweq	r0, #32867	; 0x8063
    2984:	7f889100 	svcvc	0x00889100
	...
    2990:	08005752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, ip, lr}
    2994:	08005757 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, r9, sl, ip, lr}
    2998:	b0910003 	addslt	r0, r1, r3
    299c:	0000007f 	andeq	r0, r0, pc, ror r0
    29a0:	00000000 	andeq	r0, r0, r0
    29a4:	00576400 	subseq	r6, r7, r0, lsl #8
    29a8:	00576608 	subseq	r6, r7, r8, lsl #12
    29ac:	50000108 	andpl	r0, r0, r8, lsl #2
    29b0:	08005766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, ip, lr}
    29b4:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    29b8:	b4910003 	ldrlt	r0, [r1], #3
    29bc:	0000007e 	andeq	r0, r0, lr, ror r0
    29c0:	00000000 	andeq	r0, r0, r0
    29c4:	00576400 	subseq	r6, r7, r0, lsl #8
    29c8:	00576b08 	subseq	r6, r7, r8, lsl #22
    29cc:	91000308 	tstls	r0, r8, lsl #6
    29d0:	576b7f9c 			; <UNDEFINED> instruction: 0x576b7f9c
    29d4:	57c40800 	strbpl	r0, [r4, r0, lsl #16]
    29d8:	00030800 	andeq	r0, r3, r0, lsl #16
    29dc:	c47e9091 	ldrbtgt	r9, [lr], #-145	; 0x91
    29e0:	d0080057 	andle	r0, r8, r7, asr r0
    29e4:	01080057 	qaddeq	r0, r7, r8
    29e8:	57d05500 	ldrbpl	r5, [r0, r0, lsl #10]
    29ec:	63880800 	orrvs	r0, r8, #0, 16
    29f0:	00030800 	andeq	r0, r3, r0, lsl #16
    29f4:	007e9091 			; <UNDEFINED> instruction: 0x007e9091
    29f8:	00000000 	andeq	r0, r0, r0
    29fc:	74000000 	strvc	r0, [r0], #-0
    2a00:	76080057 			; <UNDEFINED> instruction: 0x76080057
    2a04:	01080057 	qaddeq	r0, r7, r8
    2a08:	57765400 	ldrbpl	r5, [r6, -r0, lsl #8]!
    2a0c:	63880800 	orrvs	r0, r8, #0, 16
    2a10:	00030800 	andeq	r0, r3, r0, lsl #16
    2a14:	007ebc91 			; <UNDEFINED> instruction: 0x007ebc91
    2a18:	00000000 	andeq	r0, r0, r0
    2a1c:	74000000 	strvc	r0, [r0], #-0
    2a20:	10080057 	andne	r0, r8, r7, asr r0
    2a24:	01080059 	qaddeq	r0, r9, r8
    2a28:	00005800 	andeq	r5, r0, r0, lsl #16
    2a2c:	00000000 	andeq	r0, r0, r0
    2a30:	57760000 	ldrbpl	r0, [r6, -r0]!
    2a34:	577c0800 	ldrbpl	r0, [ip, -r0, lsl #16]!
    2a38:	00010800 	andeq	r0, r1, r0, lsl #16
    2a3c:	00577c50 	subseq	r7, r7, r0, asr ip
    2a40:	00578208 	subseq	r8, r7, r8, lsl #4
    2a44:	54000108 	strpl	r0, [r0], #-264	; 0x108
    2a48:	08005782 	stmdaeq	r0, {r1, r7, r8, r9, sl, ip, lr}
    2a4c:	08005786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip, lr}
    2a50:	86500001 	ldrbhi	r0, [r0], -r1
    2a54:	88080057 	stmdahi	r8, {r0, r1, r2, r4, r6}
    2a58:	03080063 	movweq	r0, #32867	; 0x8063
    2a5c:	7ea49100 	tanvcs	f1, f0
	...
    2a68:	08005786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip, lr}
    2a6c:	0800578b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, sl, ip, lr}
    2a70:	b8910003 	ldmlt	r1, {r0, r1}
    2a74:	0000007f 	andeq	r0, r0, pc, ror r0
    2a78:	00000000 	andeq	r0, r0, r0
    2a7c:	00578e00 	subseq	r8, r7, r0, lsl #28
    2a80:	00579008 	subseq	r9, r7, r8
    2a84:	50000108 	andpl	r0, r0, r8, lsl #2
    2a88:	08005790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, lr}
    2a8c:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2a90:	c0910003 	addsgt	r0, r1, r3
    2a94:	0000007e 	andeq	r0, r0, lr, ror r0
    2a98:	00000000 	andeq	r0, r0, r0
    2a9c:	00578e00 	subseq	r8, r7, r0, lsl #28
    2aa0:	00579308 	subseq	r9, r7, r8, lsl #6
    2aa4:	91000208 	tstls	r0, r8, lsl #4
    2aa8:	00000044 	andeq	r0, r0, r4, asr #32
    2aac:	00000000 	andeq	r0, r0, r0
    2ab0:	00579800 	subseq	r9, r7, r0, lsl #16
    2ab4:	00579a08 	subseq	r9, r7, r8, lsl #20
    2ab8:	50000108 	andpl	r0, r0, r8, lsl #2
    2abc:	0800579a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, ip, lr}
    2ac0:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2ac4:	d8910003 	ldmle	r1, {r0, r1}
    2ac8:	0000007e 	andeq	r0, r0, lr, ror r0
    2acc:	00000000 	andeq	r0, r0, r0
    2ad0:	00579c00 	subseq	r9, r7, r0, lsl #24
    2ad4:	00579f08 	subseq	r9, r7, r8, lsl #30
    2ad8:	50000108 	andpl	r0, r0, r8, lsl #2
    2adc:	0800579f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, ip, lr}
    2ae0:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2ae4:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    2ae8:	0000007e 	andeq	r0, r0, lr, ror r0
    2aec:	00000000 	andeq	r0, r0, r0
    2af0:	0057a200 	subseq	sl, r7, r0, lsl #4
    2af4:	0057a408 	subseq	sl, r7, r8, lsl #8
    2af8:	50000108 	andpl	r0, r0, r8, lsl #2
    2afc:	080057a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip, lr}
    2b00:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2b04:	a0910003 	addsge	r0, r1, r3
    2b08:	0000007e 	andeq	r0, r0, lr, ror r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	0057a200 	subseq	sl, r7, r0, lsl #4
    2b14:	0057a708 	subseq	sl, r7, r8, lsl #14
    2b18:	91000208 	tstls	r0, r8, lsl #4
    2b1c:	0000004c 	andeq	r0, r0, ip, asr #32
    2b20:	00000000 	andeq	r0, r0, r0
    2b24:	0057aa00 	subseq	sl, r7, r0, lsl #20
    2b28:	0057ac08 	subseq	sl, r7, r8, lsl #24
    2b2c:	50000108 	andpl	r0, r0, r8, lsl #2
    2b30:	080057ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, lr}
    2b34:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2b38:	fc910003 	ldc2	0, cr0, [r1], {3}
    2b3c:	0000007e 	andeq	r0, r0, lr, ror r0
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	0057aa00 	subseq	sl, r7, r0, lsl #20
    2b48:	0057af08 	subseq	sl, r7, r8, lsl #30
    2b4c:	91000208 	tstls	r0, r8, lsl #4
    2b50:	00000050 	andeq	r0, r0, r0, asr r0
    2b54:	00000000 	andeq	r0, r0, r0
    2b58:	0057b200 	subseq	fp, r7, r0, lsl #4
    2b5c:	0057b408 	subseq	fp, r7, r8, lsl #8
    2b60:	50000108 	andpl	r0, r0, r8, lsl #2
    2b64:	080057b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip, lr}
    2b68:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2b6c:	b8910003 	ldmlt	r1, {r0, r1}
    2b70:	0000007e 	andeq	r0, r0, lr, ror r0
    2b74:	00000000 	andeq	r0, r0, r0
    2b78:	0057b200 	subseq	fp, r7, r0, lsl #4
    2b7c:	0057b708 	subseq	fp, r7, r8, lsl #14
    2b80:	91000208 	tstls	r0, r8, lsl #4
    2b84:	00000054 	andeq	r0, r0, r4, asr r0
    2b88:	00000000 	andeq	r0, r0, r0
    2b8c:	0057ba00 	subseq	fp, r7, r0, lsl #20
    2b90:	0057c208 	subseq	ip, r7, r8, lsl #4
    2b94:	50000108 	andpl	r0, r0, r8, lsl #2
    2b98:	080057c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, ip, lr}
    2b9c:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2ba0:	c4910003 	ldrgt	r0, [r1], #3
    2ba4:	0000007e 	andeq	r0, r0, lr, ror r0
    2ba8:	00000000 	andeq	r0, r0, r0
    2bac:	0057cc00 	subseq	ip, r7, r0, lsl #24
    2bb0:	0057d008 	subseq	sp, r7, r8
    2bb4:	50000108 	andpl	r0, r0, r8, lsl #2
    2bb8:	080057d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip, lr}
    2bbc:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2bc0:	c8910003 	ldmgt	r1, {r0, r1}
    2bc4:	0000007e 	andeq	r0, r0, lr, ror r0
    2bc8:	00000000 	andeq	r0, r0, r0
    2bcc:	0057cc00 	subseq	ip, r7, r0, lsl #24
    2bd0:	0057d008 	subseq	sp, r7, r8
    2bd4:	52000108 	andpl	r0, r0, #8, 2
    2bd8:	080057d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip, lr}
    2bdc:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2be0:	dc910003 	ldcle	0, cr0, [r1], {3}
    2be4:	0000007e 	andeq	r0, r0, lr, ror r0
    2be8:	00000000 	andeq	r0, r0, r0
    2bec:	0057d000 	subseq	sp, r7, r0
    2bf0:	0057fc08 	subseq	pc, r7, r8, lsl #24
    2bf4:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
    2bf8:	00000004 	andeq	r0, r0, r4
    2bfc:	0057fc00 	subseq	pc, r7, r0, lsl #24
    2c00:	00584c08 	subseq	r4, r8, r8, lsl #24
    2c04:	55000108 	strpl	r0, [r0, #-264]	; 0x108
    2c08:	0800584c 	stmdaeq	r0, {r2, r3, r6, fp, ip, lr}
    2c0c:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    2c10:	f4910003 			; <UNDEFINED> instruction: 0xf4910003
    2c14:	0000007d 	andeq	r0, r0, sp, ror r0
    2c18:	00000000 	andeq	r0, r0, r0
    2c1c:	0057fc00 	subseq	pc, r7, r0, lsl #24
    2c20:	0057ff08 	subseq	pc, r7, r8, lsl #30
    2c24:	f5001008 			; <UNDEFINED> instruction: 0xf5001008
    2c28:	25f42500 	ldrbcs	r2, [r4, #1280]!	; 0x500
    2c2c:	b4000004 	strlt	r0, [r0], #-4
    2c30:	33f71c42 	mvnscc	r1, #16896	; 0x4200
    2c34:	ff9f00f7 			; <UNDEFINED> instruction: 0xff9f00f7
    2c38:	88080057 	stmdahi	r8, {r0, r1, r2, r4, r6}
    2c3c:	13080063 	movwne	r0, #32867	; 0x8063
    2c40:	7ec09100 	acsvcs	f1, f0
    2c44:	f42504f6 	vld3.<illegal width 64>	{d0-d2}, [r5 :256], r6
    2c48:	00000425 	andeq	r0, r0, r5, lsr #8
    2c4c:	f71c42b4 			; <UNDEFINED> instruction: 0xf71c42b4
    2c50:	9f00f733 	svcls	0x0000f733
	...
    2c5c:	0800580c 	stmdaeq	r0, {r2, r3, fp, ip, lr}
    2c60:	0800580e 	stmdaeq	r0, {r1, r2, r3, fp, ip, lr}
    2c64:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    2c68:	fe080058 	mcr2	0, 0, r0, cr8, cr8, {2}
    2c6c:	03080060 	movweq	r0, #32864	; 0x8060
    2c70:	7ecc9100 	acsvce	f1, f0
    2c74:	080060fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sp, lr}
    2c78:	08006102 	stmdaeq	r0, {r1, r8, sp, lr}
    2c7c:	02500001 	subseq	r0, r0, #1
    2c80:	70080061 	andvc	r0, r8, r1, rrx
    2c84:	03080061 	movweq	r0, #32865	; 0x8061
    2c88:	7ecc9100 	acsvce	f1, f0
    2c8c:	08006170 	stmdaeq	r0, {r4, r5, r6, r8, sp, lr}
    2c90:	08006174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp, lr}
    2c94:	74500001 	ldrbvc	r0, [r0], #-1
    2c98:	e2080061 	and	r0, r8, #97	; 0x61
    2c9c:	03080061 	movweq	r0, #32865	; 0x8061
    2ca0:	7ecc9100 	acsvce	f1, f0
    2ca4:	080061e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sp, lr}
    2ca8:	080061e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sp, lr}
    2cac:	e6500001 	ldrb	r0, [r0], -r1
    2cb0:	88080061 	stmdahi	r8, {r0, r5, r6}
    2cb4:	03080063 	movweq	r0, #32867	; 0x8063
    2cb8:	7ecc9100 	acsvce	f1, f0
	...
    2cc4:	0800581e 	stmdaeq	r0, {r1, r2, r3, r4, fp, ip, lr}
    2cc8:	08005820 	stmdaeq	r0, {r5, fp, ip, lr}
    2ccc:	20500001 	subscs	r0, r0, r1
    2cd0:	88080058 	stmdahi	r8, {r3, r4, r6}
    2cd4:	03080063 	movweq	r0, #32867	; 0x8063
    2cd8:	7ed09100 	atnvcs	f1, f0
	...
    2ce4:	08005830 	stmdaeq	r0, {r4, r5, fp, ip, lr}
    2ce8:	08005832 	stmdaeq	r0, {r1, r4, r5, fp, ip, lr}
    2cec:	32500001 	subscc	r0, r0, #1
    2cf0:	88080058 	stmdahi	r8, {r3, r4, r6}
    2cf4:	03080063 	movweq	r0, #32867	; 0x8063
    2cf8:	7e849100 	sinvcs	f1, f0
	...
    2d04:	0800584c 	stmdaeq	r0, {r2, r3, r6, fp, ip, lr}
    2d08:	0800586e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp, ip, lr}
    2d0c:	04f50006 	ldrbteq	r0, [r5], #6
    2d10:	9f25f72c 	svcls	0x0025f72c
	...
    2d1c:	0800585c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, lr}
    2d20:	0800585e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip, lr}
    2d24:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    2d28:	ba080058 	blt	202e90 <__Stack_Size+0x202a90>
    2d2c:	01080058 	qaddeq	r0, r8, r8
    2d30:	58ba5600 	ldmpl	sl!, {r9, sl, ip, lr}
    2d34:	58bd0800 	ldmfdpl	sp!, {fp}
    2d38:	00010800 	andeq	r0, r1, r0, lsl #16
    2d3c:	0058bd50 	subseq	fp, r8, r0, asr sp
    2d40:	00591008 	subseq	r1, r9, r8
    2d44:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
    2d50:	08005876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip, lr}
    2d54:	08005878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, lr}
    2d58:	78500001 	ldmdavc	r0, {r0}^
    2d5c:	88080058 	stmdahi	r8, {r3, r4, r6}
    2d60:	03080063 	movweq	r0, #32867	; 0x8063
    2d64:	7ef09100 	nrmvcs	f1, f0
	...
    2d70:	08005882 	stmdaeq	r0, {r1, r7, fp, ip, lr}
    2d74:	08005886 	stmdaeq	r0, {r1, r2, r7, fp, ip, lr}
    2d78:	86500001 	ldrbhi	r0, [r0], -r1
    2d7c:	88080058 	stmdahi	r8, {r3, r4, r6}
    2d80:	03080063 	movweq	r0, #32867	; 0x8063
    2d84:	7ef49100 	nrmvcs	f1, f0
	...
    2d90:	08005882 	stmdaeq	r0, {r1, r7, fp, ip, lr}
    2d94:	08005898 	stmdaeq	r0, {r3, r4, r7, fp, ip, lr}
    2d98:	049e0006 	ldreq	r0, [lr], #6
    2d9c:	00000000 	andeq	r0, r0, r0
    2da0:	08005898 	stmdaeq	r0, {r3, r4, r7, fp, ip, lr}
    2da4:	0800589a 	stmdaeq	r0, {r1, r3, r4, r7, fp, ip, lr}
    2da8:	9a500001 	bls	1402db4 <__Stack_Size+0x14029b4>
    2dac:	ba080058 	blt	202f14 <__Stack_Size+0x202b14>
    2db0:	03080058 	movweq	r0, #32856	; 0x8058
    2db4:	7eac9100 	tanvce	f1, f0
    2db8:	080058ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip, lr}
    2dbc:	080058ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, ip, lr}
    2dc0:	049e0006 	ldreq	r0, [lr], #6
    2dc4:	00000000 	andeq	r0, r0, r0
    2dc8:	080058ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, ip, lr}
    2dcc:	080058cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip, lr}
    2dd0:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2dd4:	88080058 	stmdahi	r8, {r3, r4, r6}
    2dd8:	03080063 	movweq	r0, #32867	; 0x8063
    2ddc:	7eac9100 	tanvce	f1, f0
	...
    2de8:	08005882 	stmdaeq	r0, {r1, r7, fp, ip, lr}
    2dec:	080058ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, lr}
    2df0:	049e0006 	ldreq	r0, [lr], #6
    2df4:	00000000 	andeq	r0, r0, r0
    2df8:	080058ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, lr}
    2dfc:	080058ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, fp, ip, lr}
    2e00:	ae500001 	cdpge	0, 5, cr0, cr0, cr1, {0}
    2e04:	ba080058 	blt	202f6c <__Stack_Size+0x202b6c>
    2e08:	03080058 	movweq	r0, #32856	; 0x8058
    2e0c:	7ee09100 	urdvcs	f1, f0
    2e10:	080058ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip, lr}
    2e14:	080058de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip, lr}
    2e18:	049e0006 	ldreq	r0, [lr], #6
    2e1c:	00000000 	andeq	r0, r0, r0
    2e20:	080058de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip, lr}
    2e24:	080058e0 	stmdaeq	r0, {r5, r6, r7, fp, ip, lr}
    2e28:	e0500001 	subs	r0, r0, r1
    2e2c:	88080058 	stmdahi	r8, {r3, r4, r6}
    2e30:	03080063 	movweq	r0, #32867	; 0x8063
    2e34:	7ee09100 	urdvcs	f1, f0
	...
    2e40:	08005882 	stmdaeq	r0, {r1, r7, fp, ip, lr}
    2e44:	080058ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, lr}
    2e48:	049e0006 	ldreq	r0, [lr], #6
    2e4c:	00000000 	andeq	r0, r0, r0
    2e50:	080058ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, ip, lr}
    2e54:	080058ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip, lr}
    2e58:	ac910003 	ldcge	0, cr0, [r1], {3}
    2e5c:	0058ba7e 	subseq	fp, r8, lr, ror sl
    2e60:	0058de08 	subseq	sp, r8, r8, lsl #28
    2e64:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
    2e68:	00000004 	andeq	r0, r0, r4
    2e6c:	0058de00 	subseq	sp, r8, r0, lsl #28
    2e70:	00638808 	rsbeq	r8, r3, r8, lsl #16
    2e74:	91000308 	tstls	r0, r8, lsl #6
    2e78:	00007eac 	andeq	r7, r0, ip, lsr #29
    2e7c:	00000000 	andeq	r0, r0, r0
    2e80:	58820000 	stmpl	r2, {}	; <UNPREDICTABLE>
    2e84:	590a0800 	stmdbpl	sl, {fp}
    2e88:	00060800 	andeq	r0, r6, r0, lsl #16
    2e8c:	0000049e 	muleq	r0, lr, r4
    2e90:	590a0000 	stmdbpl	sl, {}	; <UNPREDICTABLE>
    2e94:	59100800 	ldmdbpl	r0, {fp}
    2e98:	00010800 	andeq	r0, r1, r0, lsl #16
    2e9c:	00591050 	subseq	r1, r9, r0, asr r0
    2ea0:	00638808 	rsbeq	r8, r3, r8, lsl #16
    2ea4:	91000308 	tstls	r0, r8, lsl #6
    2ea8:	00007ed4 	ldrdeq	r7, [r0], -r4
    2eac:	00000000 	andeq	r0, r0, r0
    2eb0:	590a0000 	stmdbpl	sl, {}	; <UNPREDICTABLE>
    2eb4:	59100800 	ldmdbpl	r0, {fp}
    2eb8:	00060800 	andeq	r0, r6, r0, lsl #16
    2ebc:	0000049e 	muleq	r0, lr, r4
    2ec0:	5aac0000 	bpl	feb02ec8 <SCS_BASE+0x1eaf4ec8>
    2ec4:	5b000800 	blpl	4ecc <__Stack_Size+0x4acc>
    2ec8:	00010800 	andeq	r0, r1, r0, lsl #16
    2ecc:	005b0055 	subseq	r0, fp, r5, asr r0
    2ed0:	005b1408 	subseq	r1, fp, r8, lsl #8
    2ed4:	58000108 	stmdapl	r0, {r3, r8}
    2ed8:	08005b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, lr}
    2edc:	08005b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip, lr}
    2ee0:	34550001 	ldrbcc	r0, [r5], #-1
    2ee4:	4c08005b 	stcmi	0, cr0, [r8], {91}	; 0x5b
    2ee8:	0108005b 	qaddeq	r0, fp, r8
    2eec:	5b4c5800 	blpl	1318ef4 <__Stack_Size+0x1318af4>
    2ef0:	5b5e0800 	blpl	1784ef8 <__Stack_Size+0x1784af8>
    2ef4:	00010800 	andeq	r0, r1, r0, lsl #16
    2ef8:	005b5e55 	subseq	r5, fp, r5, asr lr
    2efc:	005b8a08 	subseq	r8, fp, r8, lsl #20
    2f00:	58000108 	stmdapl	r0, {r3, r8}
    2f04:	08005b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip, lr}
    2f08:	08005bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp, ip, lr}
    2f0c:	cc550001 	mrrcgt	0, 0, r0, r5, cr1
    2f10:	5008005b 	andpl	r0, r8, fp, asr r0
    2f14:	0108005c 	qaddeq	r0, ip, r8
    2f18:	5c505500 	cfldr64pl	mvdx5, [r0], {-0}
    2f1c:	5c530800 	mrrcpl	8, 0, r0, r3, cr0
    2f20:	00010800 	andeq	r0, r1, r0, lsl #16
    2f24:	005c5351 	subseq	r5, ip, r1, asr r3
    2f28:	005c7e08 	subseq	r7, ip, r8, lsl #28
    2f2c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
    2f30:	08005c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp, ip, lr}
    2f34:	08005c81 	stmdaeq	r0, {r0, r7, sl, fp, ip, lr}
    2f38:	81510001 	cmphi	r1, r1
    2f3c:	ce08005c 	mcrgt	0, 0, r0, cr8, cr12, {2}
    2f40:	0108005c 	qaddeq	r0, ip, r8
    2f44:	5ce25500 	cfstr64pl	mvdx5, [r2]
    2f48:	5cee0800 	stclpl	8, cr0, [lr]
    2f4c:	00010800 	andeq	r0, r1, r0, lsl #16
    2f50:	005d0455 	subseq	r0, sp, r5, asr r4
    2f54:	005d2e08 	subseq	r2, sp, r8, lsl #28
    2f58:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    2f64:	08005ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip, lr}
    2f68:	08005abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp, ip, lr}
    2f6c:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    2f70:	ca08005a 	bgt	2030e0 <__Stack_Size+0x202ce0>
    2f74:	0108005a 	qaddeq	r0, sl, r8
    2f78:	5aca5600 	bpl	ff298780 <SCS_BASE+0x1f28a780>
    2f7c:	5ad40800 	bpl	ff504f84 <SCS_BASE+0x1f4f6f84>
    2f80:	00010800 	andeq	r0, r1, r0, lsl #16
    2f84:	005ad450 	subseq	sp, sl, r0, asr r4
    2f88:	005ad608 	subseq	sp, sl, r8, lsl #12
    2f8c:	56000108 	strpl	r0, [r0], -r8, lsl #2
    2f90:	08005ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp, ip, lr}
    2f94:	08005ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
    2f98:	e6500001 	ldrb	r0, [r0], -r1
    2f9c:	3408005a 	strcc	r0, [r8], #-90	; 0x5a
    2fa0:	0108005b 	qaddeq	r0, fp, r8
    2fa4:	5b345600 	blpl	d187ac <__Stack_Size+0xd183ac>
    2fa8:	5b480800 	blpl	1204fb0 <__Stack_Size+0x1204bb0>
    2fac:	00080800 	andeq	r0, r8, r0, lsl #16
    2fb0:	f5250bf5 			; <UNDEFINED> instruction: 0xf5250bf5
    2fb4:	9f1c2507 	svcls	0x001c2507
    2fb8:	08005b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, lr}
    2fbc:	08005b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp, ip, lr}
    2fc0:	5e560001 	cdppl	0, 5, cr0, cr6, cr1, {0}
    2fc4:	8a08005b 	bhi	203138 <__Stack_Size+0x202d38>
    2fc8:	0b08005b 	bleq	20313c <__Stack_Size+0x202d3c>
    2fcc:	250bf500 	strcs	pc, [fp, #-1280]	; 0x500
    2fd0:	f67df891 			; <UNDEFINED> instruction: 0xf67df891
    2fd4:	9f1c2504 	svcls	0x001c2504
    2fd8:	08005b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip, lr}
    2fdc:	08005ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, ip, lr}
    2fe0:	a4560001 	ldrbge	r0, [r6], #-1
    2fe4:	a608005b 			; <UNDEFINED> instruction: 0xa608005b
    2fe8:	0108005b 	qaddeq	r0, fp, r8
    2fec:	5ba65000 	blpl	fe996ff4 <SCS_BASE+0x1e988ff4>
    2ff0:	5bbc0800 	blpl	fef04ff8 <SCS_BASE+0x1eef6ff8>
    2ff4:	00010800 	andeq	r0, r1, r0, lsl #16
    2ff8:	005bcc56 	subseq	ip, fp, r6, asr ip
    2ffc:	005c5008 	subseq	r5, ip, r8
    3000:	56000108 	strpl	r0, [r0], -r8, lsl #2
    3004:	08005c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, lr}
    3008:	08005c53 	stmdaeq	r0, {r0, r1, r4, r6, sl, fp, ip, lr}
    300c:	53520001 	cmppl	r2, #1
    3010:	7e08005c 	mcrvc	0, 0, r0, cr8, cr12, {2}
    3014:	0108005c 	qaddeq	r0, ip, r8
    3018:	5c7e5600 	ldclpl	6, cr5, [lr], #-0
    301c:	5c810800 	stcpl	8, cr0, [r1], {0}
    3020:	00010800 	andeq	r0, r1, r0, lsl #16
    3024:	005c8152 	subseq	r8, ip, r2, asr r1
    3028:	005cf808 	subseq	pc, ip, r8, lsl #16
    302c:	56000108 	strpl	r0, [r0], -r8, lsl #2
    3030:	08005d04 	stmdaeq	r0, {r2, r8, sl, fp, ip, lr}
    3034:	08005d1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, fp, ip, lr}
    3038:	0bf50008 	bleq	ffd43060 <SCS_BASE+0x1fd35060>
    303c:	2506f525 	strcs	pc, [r6, #-1317]	; 0x525
    3040:	5d229f1c 	stcpl	15, cr9, [r2, #-112]!	; 0xffffff90
    3044:	5d340800 	ldcpl	8, cr0, [r4, #-0]
    3048:	00010800 	andeq	r0, r1, r0, lsl #16
    304c:	005f9856 	subseq	r9, pc, r6, asr r8	; <UNPREDICTABLE>
    3050:	005fa008 	subseq	sl, pc, r8
    3054:	50000108 	andpl	r0, r0, r8, lsl #2
    3058:	08005fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip, lr}
    305c:	08005fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    3060:	e4540001 	ldrb	r0, [r4], #-1
    3064:	e608005f 			; <UNDEFINED> instruction: 0xe608005f
    3068:	0108005f 	qaddeq	r0, pc, r8	; <UNPREDICTABLE>
    306c:	5fe65000 	svcpl	0x00e65000
    3070:	60b00800 	adcsvs	r0, r0, r0, lsl #16
    3074:	00010800 	andeq	r0, r1, r0, lsl #16
    3078:	00635054 	rsbeq	r5, r3, r4, asr r0
    307c:	00635208 	rsbeq	r5, r3, r8, lsl #4
    3080:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    308c:	08005936 	stmdaeq	r0, {r1, r2, r4, r5, r8, fp, ip, lr}
    3090:	08005960 	stmdaeq	r0, {r5, r6, r8, fp, ip, lr}
    3094:	64500001 	ldrbvs	r0, [r0], #-1
    3098:	2a080059 	bcs	203204 <__Stack_Size+0x202e04>
    309c:	03080063 	movweq	r0, #32867	; 0x8063
    30a0:	7ee49100 	urdvcs	f1, f0
    30a4:	0800633a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp, lr}
    30a8:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    30ac:	e4910003 	ldr	r0, [r1], #3
    30b0:	0000007e 	andeq	r0, r0, lr, ror r0
    30b4:	00000000 	andeq	r0, r0, r0
    30b8:	00597800 	subseq	r7, r9, r0, lsl #16
    30bc:	00597e08 	subseq	r7, r9, r8, lsl #28
    30c0:	50000108 	andpl	r0, r0, r8, lsl #2
    30c4:	0800597e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, ip, lr}
    30c8:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
    30cc:	b0910003 	addslt	r0, r1, r3
    30d0:	00633a7e 	rsbeq	r3, r3, lr, ror sl
    30d4:	00638808 	rsbeq	r8, r3, r8, lsl #16
    30d8:	91000308 	tstls	r0, r8, lsl #6
    30dc:	00007eb0 			; <UNDEFINED> instruction: 0x00007eb0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	59cc0000 	stmibpl	ip, {}^	; <UNPREDICTABLE>
    30e8:	632a0800 	teqvs	sl, #0, 16
    30ec:	00060800 	andeq	r0, r6, r0, lsl #16
    30f0:	0000049e 	muleq	r0, lr, r4
    30f4:	633a0000 	teqvs	sl, #0
    30f8:	63880800 	orrvs	r0, r8, #0, 16
    30fc:	00060800 	andeq	r0, r6, r0, lsl #16
    3100:	0000049e 	muleq	r0, lr, r4
	...
    310c:	59f00000 	ldmibpl	r0!, {}^	; <UNPREDICTABLE>
    3110:	5a720800 	bpl	1c85118 <__Stack_Size+0x1c84d18>
    3114:	00030800 	andeq	r0, r3, r0, lsl #16
    3118:	c87e9491 	ldmdagt	lr!, {r0, r4, r7, sl, ip, pc}^
    311c:	ca08005a 	bgt	20328c <__Stack_Size+0x202e8c>
    3120:	0108005a 	qaddeq	r0, sl, r8
    3124:	5b8c5000 	blpl	fe31712c <SCS_BASE+0x1e30912c>
    3128:	5b900800 	blpl	fe405130 <SCS_BASE+0x1e3f7130>
    312c:	00010800 	andeq	r0, r1, r0, lsl #16
    3130:	005b9050 	subseq	r9, fp, r0, asr r0
    3134:	005b9808 	subseq	r9, fp, r8, lsl #16
    3138:	57000108 	strpl	r0, [r0, -r8, lsl #2]
    313c:	08005bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip, lr}
    3140:	08005c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, lr}
    3144:	60570001 	subsvs	r0, r7, r1
    3148:	6408005c 	strvs	r0, [r8], #-92	; 0x5c
    314c:	0108005c 	qaddeq	r0, ip, r8
    3150:	5c645000 	stclpl	0, cr5, [r4], #-0
    3154:	5c7e0800 	ldclpl	8, cr0, [lr], #-0
    3158:	00030800 	andeq	r0, r3, r0, lsl #16
    315c:	7e7e9491 	mrcvc	4, 3, r9, cr14, cr1, {4}
    3160:	8e08005c 	mcrhi	0, 0, r0, cr8, cr12, {2}
    3164:	0108005c 	qaddeq	r0, ip, r8
    3168:	5c8e5700 	stcpl	7, cr5, [lr], {0}
    316c:	5c920800 	ldcpl	8, cr0, [r2], {0}
    3170:	00010800 	andeq	r0, r1, r0, lsl #16
    3174:	005c9250 	subseq	r9, ip, r0, asr r2
    3178:	005d3408 	subseq	r3, sp, r8, lsl #8
    317c:	91000308 	tstls	r0, r8, lsl #6
    3180:	5d587e94 	ldclpl	14, cr7, [r8, #-592]	; 0xfffffdb0
    3184:	5d5a0800 	ldclpl	8, cr0, [sl, #-0]
    3188:	00010800 	andeq	r0, r1, r0, lsl #16
    318c:	005d5a50 	subseq	r5, sp, r0, asr sl
    3190:	005dc408 	subseq	ip, sp, r8, lsl #8
    3194:	55000108 	strpl	r0, [r0, #-264]	; 0x108
    3198:	08005dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, ip, lr}
    319c:	08005dc7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, lr}
    31a0:	c7500001 	ldrbgt	r0, [r0, -r1]
    31a4:	cc08005d 	stcgt	0, cr0, [r8], {93}	; 0x5d
    31a8:	0108005d 	qaddeq	r0, sp, r8
    31ac:	5dcc5500 	cfstr64pl	mvdx5, [ip]
    31b0:	5dce0800 	stclpl	8, cr0, [lr]
    31b4:	00010800 	andeq	r0, r1, r0, lsl #16
    31b8:	005dce50 	subseq	ip, sp, r0, asr lr
    31bc:	005de008 	subseq	lr, sp, r8
    31c0:	91000308 	tstls	r0, r8, lsl #6
    31c4:	5de07e94 	stclpl	14, cr7, [r0, #592]!	; 0x250
    31c8:	5de30800 	stclpl	8, cr0, [r3]
    31cc:	00010800 	andeq	r0, r1, r0, lsl #16
    31d0:	005de350 	subseq	lr, sp, r0, asr r3
    31d4:	005de808 	subseq	lr, sp, r8, lsl #16
    31d8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
    31dc:	08005de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, lr}
    31e0:	08005dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp, ip, lr}
    31e4:	ea500001 	b	14031f0 <__Stack_Size+0x1402df0>
    31e8:	2a08005d 	bcs	203364 <__Stack_Size+0x202f64>
    31ec:	0308005e 	movweq	r0, #32862	; 0x805e
    31f0:	7e949100 	cosvcs	f1, f0
    31f4:	08005e2a 	stmdaeq	r0, {r1, r3, r5, r9, sl, fp, ip, lr}
    31f8:	08005e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, lr}
    31fc:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3200:	2a08005e 	bcs	203380 <__Stack_Size+0x202f80>
    3204:	03080063 	movweq	r0, #32867	; 0x8063
    3208:	7e949100 	cosvcs	f1, f0
    320c:	0800633a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp, lr}
    3210:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    3214:	50540001 	subspl	r0, r4, r1
    3218:	56080063 	strpl	r0, [r8], -r3, rrx
    321c:	03080063 	movweq	r0, #32867	; 0x8063
    3220:	7e949100 	cosvcs	f1, f0
    3224:	08006376 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sp, lr}
    3228:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    322c:	00500001 	subseq	r0, r0, r1
    3230:	00000000 	andeq	r0, r0, r0
    3234:	fc000000 	stc2	0, cr0, [r0], {-0}
    3238:	fe080059 	mcr2	0, 0, r0, cr8, cr9, {2}
    323c:	01080059 	qaddeq	r0, r9, r8
    3240:	59fe5000 	ldmibpl	lr!, {ip, lr}^
    3244:	5a720800 	bpl	1c8524c <__Stack_Size+0x1c84e4c>
    3248:	00030800 	andeq	r0, r3, r0, lsl #16
    324c:	307df891 			; <UNDEFINED> instruction: 0x307df891
    3250:	4a08005c 	bmi	2033c8 <__Stack_Size+0x202fc8>
    3254:	0108005c 	qaddeq	r0, ip, r8
    3258:	5c4a5000 	marpl	acc0, r5, sl
    325c:	5c740800 	ldclpl	8, cr0, [r4], #-0
    3260:	00010800 	andeq	r0, r1, r0, lsl #16
    3264:	005c7458 	subseq	r7, ip, r8, asr r4
    3268:	005c7808 	subseq	r7, ip, r8, lsl #16
    326c:	50000108 	andpl	r0, r0, r8, lsl #2
    3270:	08005c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, lr}
    3274:	08005c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp, ip, lr}
    3278:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    327c:	005c7e7d 	subseq	r7, ip, sp, ror lr
    3280:	005ca208 	subseq	sl, ip, r8, lsl #4
    3284:	58000108 	stmdapl	r0, {r3, r8}
    3288:	08005ca2 	stmdaeq	r0, {r1, r5, r7, sl, fp, ip, lr}
    328c:	08005ca6 	stmdaeq	r0, {r1, r2, r5, r7, sl, fp, ip, lr}
    3290:	a6500001 	ldrbge	r0, [r0], -r1
    3294:	3408005c 	strcc	r0, [r8], #-92	; 0x5c
    3298:	0308005d 	movweq	r0, #32861	; 0x805d
    329c:	7df89100 	ldfvcp	f1, [r8]
    32a0:	08005da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, lr}
    32a4:	08005dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip, lr}
    32a8:	c0500001 	subsgt	r0, r0, r1
    32ac:	d608005d 			; <UNDEFINED> instruction: 0xd608005d
    32b0:	0108005d 	qaddeq	r0, sp, r8
    32b4:	5dd65600 	ldclpl	6, cr5, [r6]
    32b8:	5ddc0800 	ldclpl	8, cr0, [ip]
    32bc:	00010800 	andeq	r0, r1, r0, lsl #16
    32c0:	005ddc50 	subseq	sp, sp, r0, asr ip
    32c4:	005de008 	subseq	lr, sp, r8
    32c8:	91000308 	tstls	r0, r8, lsl #6
    32cc:	5de07df8 	stclpl	13, cr7, [r0, #992]!	; 0x3e0
    32d0:	5df20800 	ldclpl	8, cr0, [r2]
    32d4:	00010800 	andeq	r0, r1, r0, lsl #16
    32d8:	005df256 	subseq	pc, sp, r6, asr r2	; <UNPREDICTABLE>
    32dc:	005df408 	subseq	pc, sp, r8, lsl #8
    32e0:	50000108 	andpl	r0, r0, r8, lsl #2
    32e4:	08005df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr}
    32e8:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
    32ec:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    32f0:	00634e7d 	rsbeq	r4, r3, sp, ror lr
    32f4:	00635008 	rsbeq	r5, r3, r8
    32f8:	50000108 	andpl	r0, r0, r8, lsl #2
    32fc:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    3300:	08006356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sp, lr}
    3304:	f8910003 			; <UNDEFINED> instruction: 0xf8910003
    3308:	0000007d 	andeq	r0, r0, sp, ror r0
    330c:	00000000 	andeq	r0, r0, r0
    3310:	005a4a00 	subseq	r4, sl, r0, lsl #20
    3314:	005a7208 	subseq	r7, sl, r8, lsl #4
    3318:	9e000608 	cfmadd32ls	mvax0, mvfx0, mvfx0, mvfx8
    331c:	00000004 	andeq	r0, r0, r4
    3320:	005d2000 	subseq	r2, sp, r0
    3324:	005d2208 	subseq	r2, sp, r8, lsl #4
    3328:	50000108 	andpl	r0, r0, r8, lsl #2
    332c:	08005d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, lr}
    3330:	08005d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, lr}
    3334:	02500001 	subseq	r0, r0, #1
    3338:	2a08005e 	bcs	2034b8 <__Stack_Size+0x2030b8>
    333c:	03080063 	movweq	r0, #32867	; 0x8063
    3340:	7e889100 	sinvce	f1, f0
    3344:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    3348:	08006356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sp, lr}
    334c:	88910003 	ldmhi	r1, {r0, r1}
    3350:	0000007e 	andeq	r0, r0, lr, ror r0
    3354:	00000000 	andeq	r0, r0, r0
    3358:	005a7000 	subseq	r7, sl, r0
    335c:	005a7208 	subseq	r7, sl, r8, lsl #4
    3360:	91000308 	tstls	r0, r8, lsl #6
    3364:	5cb47e98 	ldcpl	14, cr7, [r4], #608	; 0x260
    3368:	5cc80800 	stclpl	8, cr0, [r8], {0}
    336c:	00010800 	andeq	r0, r1, r0, lsl #16
    3370:	005cc850 	subseq	ip, ip, r0, asr r8
    3374:	005d2208 	subseq	r2, sp, r8, lsl #4
    3378:	91000308 	tstls	r0, r8, lsl #6
    337c:	5d227e98 	stcpl	14, cr7, [r2, #-608]!	; 0xfffffda0
    3380:	5d260800 	stcpl	8, cr0, [r6, #-0]
    3384:	00010800 	andeq	r0, r1, r0, lsl #16
    3388:	005d2650 	subseq	r2, sp, r0, asr r6
    338c:	005d3408 	subseq	r3, sp, r8, lsl #8
    3390:	91000308 	tstls	r0, r8, lsl #6
    3394:	5dd67e98 	ldclpl	14, cr7, [r6, #608]	; 0x260
    3398:	5dda0800 	ldclpl	8, cr0, [sl]
    339c:	00010800 	andeq	r0, r1, r0, lsl #16
    33a0:	005dda55 	subseq	sp, sp, r5, asr sl
    33a4:	005ddc08 	subseq	sp, sp, r8, lsl #24
    33a8:	91000308 	tstls	r0, r8, lsl #6
    33ac:	5ddc7ea4 	ldclpl	14, cr7, [ip, #656]	; 0x290
    33b0:	5de00800 	stclpl	8, cr0, [r0]
    33b4:	00030800 	andeq	r0, r3, r0, lsl #16
    33b8:	f27e9891 	vtst.<illegal width 64>	d25, d30, d1
    33bc:	f408005d 	vst4.16	{d0-d3}, [r8 :64]!
    33c0:	0608005d 			; <UNDEFINED> instruction: 0x0608005d
    33c4:	00049e00 	andeq	r9, r4, r0, lsl #28
    33c8:	fc000000 	stc2	0, cr0, [r0], {-0}
    33cc:	2a08005d 	bcs	203548 <__Stack_Size+0x203148>
    33d0:	03080063 	movweq	r0, #32867	; 0x8063
    33d4:	7e989100 	cosvce	f1, f0
    33d8:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    33dc:	08006356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sp, lr}
    33e0:	98910003 	ldmls	r1, {r0, r1}
    33e4:	0000007e 	andeq	r0, r0, lr, ror r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	005e8c00 	subseq	r8, lr, r0, lsl #24
    33f0:	005e9008 	subseq	r9, lr, r8
    33f4:	50000108 	andpl	r0, r0, r8, lsl #2
    33f8:	08005e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, lr}
    33fc:	08005eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, ip, lr}
    3400:	e8910003 	ldm	r1, {r0, r1}
    3404:	005eac7e 	subseq	sl, lr, lr, ror ip
    3408:	005eb008 	subseq	fp, lr, r8
    340c:	50000108 	andpl	r0, r0, r8, lsl #2
    3410:	08005eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, ip, lr}
    3414:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
    3418:	e8910003 	ldm	r1, {r0, r1}
    341c:	0063507e 	rsbeq	r5, r3, lr, ror r0
    3420:	00635608 	rsbeq	r5, r3, r8, lsl #12
    3424:	91000308 	tstls	r0, r8, lsl #6
    3428:	00007ee8 	andeq	r7, r0, r8, ror #29
    342c:	00000000 	andeq	r0, r0, r0
    3430:	5f4e0000 	svcpl	0x004e0000
    3434:	5f520800 	svcpl	0x00520800
    3438:	00010800 	andeq	r0, r1, r0, lsl #16
    343c:	005f5250 	subseq	r5, pc, r0, asr r2	; <UNPREDICTABLE>
    3440:	005f5c08 	subseq	r5, pc, r8, lsl #24
    3444:	58000108 	stmdapl	r0, {r3, r8}
    3448:	08005f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip, lr}
    344c:	08005f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, lr}
    3450:	cc580001 	mrrcgt	0, 0, r0, r8, cr1
    3454:	ce08005f 	mcrgt	0, 0, r0, cr8, cr15, {2}
    3458:	0108005f 	qaddeq	r0, pc, r8	; <UNPREDICTABLE>
    345c:	5fce5000 	svcpl	0x00ce5000
    3460:	5fe40800 	svcpl	0x00e40800
    3464:	00010800 	andeq	r0, r1, r0, lsl #16
    3468:	00607258 	rsbeq	r7, r0, r8, asr r2
    346c:	00607408 	rsbeq	r7, r0, r8, lsl #8
    3470:	50000108 	andpl	r0, r0, r8, lsl #2
    3474:	08006074 	stmdaeq	r0, {r2, r4, r5, r6, sp, lr}
    3478:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
    347c:	50580001 	subspl	r0, r8, r1
    3480:	56080063 	strpl	r0, [r8], -r3, rrx
    3484:	01080063 	tsteq	r8, r3, rrx
    3488:	00005800 	andeq	r5, r0, r0, lsl #16
    348c:	00000000 	andeq	r0, r0, r0
    3490:	5f8a0000 	svcpl	0x008a0000
    3494:	5f8c0800 	svcpl	0x008c0800
    3498:	00010800 	andeq	r0, r1, r0, lsl #16
    349c:	00609850 	rsbeq	r9, r0, r0, asr r8
    34a0:	0060a208 	rsbeq	sl, r0, r8, lsl #4
    34a4:	50000108 	andpl	r0, r0, r8, lsl #2
    34a8:	080060a2 	stmdaeq	r0, {r1, r5, r7, sp, lr}
    34ac:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
    34b0:	80910003 	addshi	r0, r1, r3
    34b4:	0063507e 	rsbeq	r5, r3, lr, ror r0
    34b8:	00635608 	rsbeq	r5, r3, r8, lsl #12
    34bc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    34c8:	08005e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, ip, lr}
    34cc:	08005eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, ip, lr}
    34d0:	b0500001 	subslt	r0, r0, r1
    34d4:	2a08005e 	bcs	203654 <__Stack_Size+0x203254>
    34d8:	03080063 	movweq	r0, #32867	; 0x8063
    34dc:	7eec9100 	urdvce	f1, f0
    34e0:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
    34e4:	08006354 	stmdaeq	r0, {r2, r4, r6, r8, r9, sp, lr}
    34e8:	ec910003 	ldc	0, cr0, [r1], {3}
    34ec:	0000007e 	andeq	r0, r0, lr, ror r0
    34f0:	00000000 	andeq	r0, r0, r0
    34f4:	0059e200 	subseq	lr, r9, r0, lsl #4
    34f8:	0059e408 	subseq	lr, r9, r8, lsl #8
    34fc:	50000108 	andpl	r0, r0, r8, lsl #2
    3500:	080059e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip, lr}
    3504:	080059f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, lr}
    3508:	00540001 	subseq	r0, r4, r1
    350c:	00000000 	andeq	r0, r0, r0
    3510:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3514:	2008005f 	andcs	r0, r8, pc, asr r0
    3518:	0108005f 	qaddeq	r0, pc, r8	; <UNPREDICTABLE>
    351c:	5f205000 	svcpl	0x00205000
    3520:	5f4e0800 	svcpl	0x004e0800
    3524:	00010800 	andeq	r0, r1, r0, lsl #16
    3528:	005f5c58 	subseq	r5, pc, r8, asr ip	; <UNPREDICTABLE>
    352c:	005f8008 	subseq	r8, pc, r8
    3530:	58000108 	stmdapl	r0, {r3, r8}
    3534:	08005f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, ip, lr}
    3538:	08005fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip, lr}
    353c:	e4580001 	ldrb	r0, [r8], #-1
    3540:	7208005f 	andvc	r0, r8, #95	; 0x5f
    3544:	01080060 	tsteq	r8, r0, rrx
    3548:	00005800 	andeq	r5, r0, r0, lsl #16
    354c:	00000000 	andeq	r0, r0, r0
    3550:	5f9c0000 	svcpl	0x009c0000
    3554:	5fe40800 	svcpl	0x00e40800
    3558:	00120800 	andseq	r0, r2, r0, lsl #16
    355c:	f67df491 			; <UNDEFINED> instruction: 0xf67df491
    3560:	8c912504 	cfldr32hi	mvfx2, [r1], {4}
    3564:	2504f67e 	strcs	pc, [r4, #-1662]	; 0x67e
    3568:	2506f51e 	strcs	pc, [r6, #-1310]	; 0x51e
    356c:	60189f22 	andsvs	r9, r8, r2, lsr #30
    3570:	601b0800 	andsvs	r0, fp, r0, lsl #16
    3574:	00080800 	andeq	r0, r8, r0, lsl #16
    3578:	f52500f5 			; <UNDEFINED> instruction: 0xf52500f5
    357c:	9f1c2501 	svcls	0x001c2501
    3580:	0800601b 	stmdaeq	r0, {r0, r1, r3, r4, sp, lr}
    3584:	0800602a 	stmdaeq	r0, {r1, r3, r5, sp, lr}
    3588:	07f50008 	ldrbeq	r0, [r5, r8]!
    358c:	2506f525 	strcs	pc, [r6, #-1317]	; 0x525
    3590:	60609f1c 	rsbvs	r9, r0, ip, lsl pc
    3594:	60640800 	rsbvs	r0, r4, r0, lsl #16
    3598:	00050800 	andeq	r0, r5, r0, lsl #16
    359c:	1f2500f5 	svcne	0x002500f5
    35a0:	0060649f 	mlseq	r0, pc, r4, r6	; <UNPREDICTABLE>
    35a4:	00606a08 	rsbeq	r6, r0, r8, lsl #20
    35a8:	f5000508 			; <UNDEFINED> instruction: 0xf5000508
    35ac:	9f1f2506 	svcls	0x001f2506
	...
    35b8:	0800590a 	stmdaeq	r0, {r1, r3, r8, fp, ip, lr}
    35bc:	08005910 	stmdaeq	r0, {r4, r8, fp, ip, lr}
    35c0:	9f300002 	svcls	0x00300002
    35c4:	08005910 	stmdaeq	r0, {r4, r8, fp, ip, lr}
    35c8:	08005aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, lr}
    35cc:	9c910003 	ldcls	0, cr0, [r1], {3}
    35d0:	005aac7e 	subseq	sl, sl, lr, ror ip
    35d4:	005d3408 	subseq	r3, sp, r8, lsl #8
    35d8:	31000208 	tstcc	r0, r8, lsl #4
    35dc:	005d349f 			; <UNDEFINED> instruction: 0x005d349f
    35e0:	005ddc08 	subseq	sp, sp, r8, lsl #24
    35e4:	30000208 	andcc	r0, r0, r8, lsl #4
    35e8:	005de09f 			; <UNDEFINED> instruction: 0x005de09f
    35ec:	005df408 	subseq	pc, sp, r8, lsl #8
    35f0:	30000208 	andcc	r0, r0, r8, lsl #4
    35f4:	005dfc9f 			; <UNDEFINED> instruction: 0x005dfc9f
    35f8:	005e0208 	subseq	r0, lr, r8, lsl #4
    35fc:	31000208 	tstcc	r0, r8, lsl #4
    3600:	005e029f 			; <UNDEFINED> instruction: 0x005e029f
    3604:	00633a08 	rsbeq	r3, r3, r8, lsl #20
    3608:	91000308 	tstls	r0, r8, lsl #6
    360c:	633a7e9c 	teqvs	sl, #156, 28	; 0x9c0
    3610:	63500800 	cmpvs	r0, #0, 16
    3614:	00020800 	andeq	r0, r2, r0, lsl #16
    3618:	63509f30 	cmpvs	r0, #48, 30	; 0xc0
    361c:	63880800 	orrvs	r0, r8, #0, 16
    3620:	00030800 	andeq	r0, r3, r0, lsl #16
    3624:	007e9c91 			; <UNDEFINED> instruction: 0x007e9c91
    3628:	00000000 	andeq	r0, r0, r0
    362c:	d4000000 	strle	r0, [r0], #-0
    3630:	de080056 	mcrle	0, 0, r0, cr8, cr6, {2}
    3634:	02080056 	andeq	r0, r8, #86	; 0x56
    3638:	009f3000 	addseq	r3, pc, r0
    363c:	00000000 	andeq	r0, r0, r0
    3640:	30000000 	andcc	r0, r0, r0
    3644:	10080058 	andne	r0, r8, r8, asr r0
    3648:	01080059 	qaddeq	r0, r9, r8
    364c:	00005800 	andeq	r5, r0, r0, lsl #16
    3650:	00000000 	andeq	r0, r0, r0
    3654:	58300000 	ldmdapl	r0!, {}	; <UNPREDICTABLE>
    3658:	584a0800 	stmdapl	sl, {fp}^
    365c:	00140800 	andseq	r0, r4, r0, lsl #16
    3660:	f42504f5 	vld3.<illegal width 64>	{d0-d2}, [r5 :256], r5
    3664:	0fd80425 	svceq	0x00d80425
    3668:	f41e4049 			; <UNDEFINED> instruction: 0xf41e4049
    366c:	00000425 	andeq	r0, r0, r5, lsr #8
    3670:	9f1b4334 	svcls	0x001b4334
	...
    367c:	08005926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip, lr}
    3680:	0800592c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip, lr}
    3684:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3688:	60080059 	andvs	r0, r8, r9, asr r0
    368c:	01080059 	qaddeq	r0, r9, r8
    3690:	59605b00 	stmdbpl	r0!, {r8, r9, fp, ip, lr}^
    3694:	59640800 	stmdbpl	r4!, {fp}^
    3698:	00010800 	andeq	r0, r1, r0, lsl #16
    369c:	00596450 	subseq	r6, r9, r0, asr r4
    36a0:	00632a08 	rsbeq	r2, r3, r8, lsl #20
    36a4:	5b000108 	blpl	3acc <__Stack_Size+0x36cc>
    36a8:	0800633a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp, lr}
    36ac:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
    36b0:	005b0001 	subseq	r0, fp, r1
    36b4:	00000000 	andeq	r0, r0, r0
    36b8:	32000000 	andcc	r0, r0, #0
    36bc:	6808005e 	stmdavs	r8, {r1, r2, r3, r4, r6}
    36c0:	0c08005e 	stceq	0, cr0, [r8], {94}	; 0x5e
    36c4:	2504f500 	strcs	pc, [r4, #-1280]	; 0x500
    36c8:	000425f4 	strdeq	r2, [r4], -r4
    36cc:	1e3f0000 	cdpne	0, 3, cr0, cr15, cr0, {0}
    36d0:	005e789f 			; <UNDEFINED> instruction: 0x005e789f
    36d4:	005e8808 	subseq	r8, lr, r8, lsl #16
    36d8:	f5000c08 			; <UNDEFINED> instruction: 0xf5000c08
    36dc:	25f42504 	ldrbcs	r2, [r4, #1284]!	; 0x504
    36e0:	00000004 	andeq	r0, r0, r4
    36e4:	009f1e3f 	addseq	r1, pc, pc, lsr lr	; <UNPREDICTABLE>
    36e8:	00000000 	andeq	r0, r0, r0
    36ec:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    36f0:	c008005e 	andgt	r0, r8, lr, asr r0
    36f4:	0108005e 	qaddeq	r0, lr, r8
    36f8:	5ec05000 	cdppl	0, 12, cr5, cr0, cr0, {0}
    36fc:	60600800 	rsbvs	r0, r0, r0, lsl #16
    3700:	00010800 	andeq	r0, r1, r0, lsl #16
    3704:	00000056 	andeq	r0, r0, r6, asr r0
    3708:	00000000 	andeq	r0, r0, r0
    370c:	005a9200 	subseq	r9, sl, r0, lsl #4
    3710:	005a9408 	subseq	r9, sl, r8, lsl #8
    3714:	50000108 	andpl	r0, r0, r8, lsl #2
    3718:	08005a96 	stmdaeq	r0, {r1, r2, r4, r7, r9, fp, ip, lr}
    371c:	08005c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, lr}
    3720:	50550001 	subspl	r0, r5, r1
    3724:	5308005c 	movwpl	r0, #32860	; 0x805c
    3728:	0108005c 	qaddeq	r0, ip, r8
    372c:	5c535100 	ldfple	f5, [r3], {-0}
    3730:	5c7e0800 	ldclpl	8, cr0, [lr], #-0
    3734:	00010800 	andeq	r0, r1, r0, lsl #16
    3738:	005c7e55 	subseq	r7, ip, r5, asr lr
    373c:	005c8108 	subseq	r8, ip, r8, lsl #2
    3740:	51000108 	tstpl	r0, r8, lsl #2
    3744:	08005c81 	stmdaeq	r0, {r0, r7, sl, fp, ip, lr}
    3748:	08005cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp, ip, lr}
    374c:	22550001 	subscs	r0, r5, #1
    3750:	2e08005d 	mcrcs	0, 0, r0, cr8, cr13, {2}
    3754:	0108005d 	qaddeq	r0, sp, r8
    3758:	5d345500 	cfldr32pl	mvfx5, [r4, #-0]
    375c:	5d360800 	ldcpl	8, cr0, [r6, #-0]
    3760:	00010800 	andeq	r0, r1, r0, lsl #16
    3764:	00000055 	andeq	r0, r0, r5, asr r0
    3768:	00000000 	andeq	r0, r0, r0
    376c:	00639200 	rsbeq	r9, r3, r0, lsl #4
    3770:	00639608 	rsbeq	r9, r3, r8, lsl #12
    3774:	31000208 	tstcc	r0, r8, lsl #4
    3778:	0063969f 	mlseq	r3, pc, r6, r9	; <UNPREDICTABLE>
    377c:	0063c808 	rsbeq	ip, r3, r8, lsl #16
    3780:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    378c:	080063d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sp, lr}
    3790:	080063da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp, lr}
    3794:	9f310002 	svcls	0x00310002
    3798:	080063da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp, lr}
    379c:	0800640c 	stmdaeq	r0, {r2, r3, sl, sp, lr}
    37a0:	00540001 	subseq	r0, r4, r1
    37a4:	00000000 	andeq	r0, r0, r0
    37a8:	16000000 	strne	r0, [r0], -r0
    37ac:	18080064 	stmdane	r8, {r2, r5, r6}
    37b0:	01080064 	tsteq	r8, r4, rrx
    37b4:	00005000 	andeq	r5, r0, r0
    37b8:	00000000 	andeq	r0, r0, r0
    37bc:	64160000 	ldrvs	r0, [r6], #-0
    37c0:	642a0800 	strtvs	r0, [sl], #-2048	; 0x800
    37c4:	00010800 	andeq	r0, r1, r0, lsl #16
    37c8:	00643e50 	rsbeq	r3, r4, r0, asr lr
    37cc:	00644f08 	rsbeq	r4, r4, r8, lsl #30
    37d0:	50000108 	andpl	r0, r0, r8, lsl #2
    37d4:	08006456 	stmdaeq	r0, {r1, r2, r4, r6, sl, sp, lr}
    37d8:	08006459 	stmdaeq	r0, {r0, r3, r4, r6, sl, sp, lr}
    37dc:	6c500001 	mrrcvs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    37e0:	70080064 	andvc	r0, r8, r4, rrx
    37e4:	01080064 	tsteq	r8, r4, rrx
    37e8:	648e5000 	strvs	r5, [lr], #0
    37ec:	64910800 	ldrvs	r0, [r1], #2048	; 0x800
    37f0:	00010800 	andeq	r0, r1, r0, lsl #16
    37f4:	0064ac50 	rsbeq	sl, r4, r0, asr ip
    37f8:	0064af08 	rsbeq	sl, r4, r8, lsl #30
    37fc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    3808:	08006450 	stmdaeq	r0, {r4, r6, sl, sp, lr}
    380c:	08006453 	stmdaeq	r0, {r0, r1, r4, r6, sl, sp, lr}
    3810:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3814:	60080064 	andvs	r0, r8, r4, rrx
    3818:	01080064 	tsteq	r8, r4, rrx
    381c:	64605000 	strbtvs	r5, [r0], #-0
    3820:	646c0800 	strbtvs	r0, [ip], #-2048	; 0x800
    3824:	00010800 	andeq	r0, r1, r0, lsl #16
    3828:	00000054 	andeq	r0, r0, r4, asr r0
    382c:	00000000 	andeq	r0, r0, r0
    3830:	00643800 	rsbeq	r3, r4, r0, lsl #16
    3834:	00643b08 	rsbeq	r3, r4, r8, lsl #22
    3838:	51000108 	tstpl	r0, r8, lsl #2
    383c:	0800647c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp, lr}
    3840:	0800648e 	stmdaeq	r0, {r1, r2, r3, r7, sl, sp, lr}
    3844:	9f3a0002 	svcls	0x003a0002
	...
    3854:	0000000c 	andeq	r0, r0, ip
    3858:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    385c:	14000000 	strne	r0, [r0], #-0
    3860:	04000000 	streq	r0, [r0], #-0
    3864:	5001f300 	andpl	pc, r1, r0, lsl #6
    3868:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    386c:	00000000 	andeq	r0, r0, r0
    3870:	00001400 	andeq	r1, r0, r0, lsl #8
    3874:	00001900 	andeq	r1, r0, r0, lsl #18
    3878:	50000100 	andpl	r0, r0, r0, lsl #2
    387c:	00000019 	andeq	r0, r0, r9, lsl r0
    3880:	0000001a 	andeq	r0, r0, sl, lsl r0
    3884:	01f30004 	mvnseq	r0, r4
    3888:	001a9f50 	andseq	r9, sl, r0, asr pc
    388c:	00260000 	eoreq	r0, r6, r0
    3890:	00010000 	andeq	r0, r1, r0
    3894:	00002650 	andeq	r2, r0, r0, asr r6
    3898:	00003000 	andeq	r3, r0, r0
    389c:	f3000400 	vshl.u8	d0, d0, d0
    38a0:	009f5001 	addseq	r5, pc, r1
    38a4:	00000000 	andeq	r0, r0, r0
    38a8:	14000000 	strne	r0, [r0], #-0
    38ac:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    38b0:	01000000 	mrseq	r0, (UNDEF: 0)
    38b4:	00195100 	andseq	r5, r9, r0, lsl #2
    38b8:	001a0000 	andseq	r0, sl, r0
    38bc:	00040000 	andeq	r0, r4, r0
    38c0:	9f5101f3 	svcls	0x005101f3
    38c4:	0000001a 	andeq	r0, r0, sl, lsl r0
    38c8:	00000020 	andeq	r0, r0, r0, lsr #32
    38cc:	20510001 	subscs	r0, r1, r1
    38d0:	30000000 	andcc	r0, r0, r0
    38d4:	04000000 	streq	r0, [r0], #-0
    38d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    38dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    38e0:	00000000 	andeq	r0, r0, r0
    38e4:	00003000 	andeq	r3, r0, r0
    38e8:	00003a00 	andeq	r3, r0, r0, lsl #20
    38ec:	50000100 	andpl	r0, r0, r0, lsl #2
    38f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    38f4:	00000050 	andeq	r0, r0, r0, asr r0
    38f8:	01f30004 	mvnseq	r0, r4
    38fc:	00009f50 	andeq	r9, r0, r0, asr pc
    3900:	00000000 	andeq	r0, r0, r0
    3904:	00500000 	subseq	r0, r0, r0
    3908:	00540000 	subseq	r0, r4, r0
    390c:	00010000 	andeq	r0, r1, r0
    3910:	00005450 	andeq	r5, r0, r0, asr r4
    3914:	00007000 	andeq	r7, r0, r0
    3918:	f3000400 	vshl.u8	d0, d0, d0
    391c:	009f5001 	addseq	r5, pc, r1
    3920:	00000000 	andeq	r0, r0, r0
    3924:	50000000 	andpl	r0, r0, r0
    3928:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    392c:	01000000 	mrseq	r0, (UNDEF: 0)
    3930:	005e5100 	subseq	r5, lr, r0, lsl #2
    3934:	00620000 	rsbeq	r0, r2, r0
    3938:	00040000 	andeq	r0, r4, r0
    393c:	9f5101f3 	svcls	0x005101f3
    3940:	00000062 	andeq	r0, r0, r2, rrx
    3944:	00000066 	andeq	r0, r0, r6, rrx
    3948:	66510001 	ldrbvs	r0, [r1], -r1
    394c:	70000000 	andvc	r0, r0, r0
    3950:	04000000 	streq	r0, [r0], #-0
    3954:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3958:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    395c:	00000000 	andeq	r0, r0, r0
    3960:	00005a00 	andeq	r5, r0, r0, lsl #20
    3964:	00005e00 	andeq	r5, r0, r0, lsl #28
    3968:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3974:	00000070 	andeq	r0, r0, r0, ror r0
    3978:	0000008a 	andeq	r0, r0, sl, lsl #1
    397c:	8a500001 	bhi	1403988 <__Stack_Size+0x1403588>
    3980:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3984:	04000000 	streq	r0, [r0], #-0
    3988:	5001f300 	andpl	pc, r1, r0, lsl #6
    398c:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    3990:	00009200 	andeq	r9, r0, r0, lsl #4
    3994:	50000100 	andpl	r0, r0, r0, lsl #2
    3998:	00000092 	muleq	r0, r2, r0
    399c:	000000ac 	andeq	r0, r0, ip, lsr #1
    39a0:	01f30004 	mvnseq	r0, r4
    39a4:	00009f50 	andeq	r9, r0, r0, asr pc
    39a8:	00000000 	andeq	r0, r0, r0
    39ac:	00ac0000 	adceq	r0, ip, r0
    39b0:	00ba0000 	adcseq	r0, sl, r0
    39b4:	00010000 	andeq	r0, r1, r0
    39b8:	0000ba50 	andeq	fp, r0, r0, asr sl
    39bc:	0000d800 	andeq	sp, r0, r0, lsl #16
    39c0:	f3000400 	vshl.u8	d0, d0, d0
    39c4:	d89f5001 	ldmle	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    39c8:	e2000000 	and	r0, r0, #0
    39cc:	01000000 	mrseq	r0, (UNDEF: 0)
    39d0:	00e25000 	rsceq	r5, r2, r0
    39d4:	01240000 	teqeq	r4, r0
    39d8:	00040000 	andeq	r0, r4, r0
    39dc:	9f5001f3 	svcls	0x005001f3
    39e0:	00000124 	andeq	r0, r0, r4, lsr #2
    39e4:	00000130 	andeq	r0, r0, r0, lsr r1
    39e8:	30500001 	subscc	r0, r0, r1
    39ec:	66000001 	strvs	r0, [r0], -r1
    39f0:	04000001 	streq	r0, [r0], #-1
    39f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    39f8:	0001669f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    39fc:	00016a00 	andeq	r6, r1, r0, lsl #20
    3a00:	50000100 	andpl	r0, r0, r0, lsl #2
    3a04:	0000016a 	andeq	r0, r0, sl, ror #2
    3a08:	00000178 	andeq	r0, r0, r8, ror r1
    3a0c:	01f30004 	mvnseq	r0, r4
    3a10:	00009f50 	andeq	r9, r0, r0, asr pc
    3a14:	00000000 	andeq	r0, r0, r0
    3a18:	01520000 	cmpeq	r2, r0
    3a1c:	01580000 	cmpeq	r8, r0
    3a20:	00010000 	andeq	r0, r1, r0
    3a24:	00015850 	andeq	r5, r1, r0, asr r8
    3a28:	00016600 	andeq	r6, r1, r0, lsl #12
    3a2c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3a38:	00000178 	andeq	r0, r0, r8, ror r1
    3a3c:	00000184 	andeq	r0, r0, r4, lsl #3
    3a40:	84500001 	ldrbhi	r0, [r0], #-1
    3a44:	c4000001 	strgt	r0, [r0], #-1
    3a48:	04000001 	streq	r0, [r0], #-1
    3a4c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3a50:	0001c49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    3a54:	0001cb00 	andeq	ip, r1, r0, lsl #22
    3a58:	50000100 	andpl	r0, r0, r0, lsl #2
    3a5c:	000001cb 	andeq	r0, r0, fp, asr #3
    3a60:	000001d8 	ldrdeq	r0, [r0], -r8
    3a64:	01f30004 	mvnseq	r0, r4
    3a68:	00009f50 	andeq	r9, r0, r0, asr pc
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	01d80000 	bicseq	r0, r8, r0
    3a74:	01f00000 	mvnseq	r0, r0
    3a78:	00010000 	andeq	r0, r1, r0
    3a7c:	0001f050 	andeq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
    3a80:	00022400 	andeq	r2, r2, r0, lsl #8
    3a84:	f3000400 	vshl.u8	d0, d0, d0
    3a88:	009f5001 	addseq	r5, pc, r1
    3a8c:	00000000 	andeq	r0, r0, r0
    3a90:	0c000000 	stceq	0, cr0, [r0], {-0}
    3a94:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3a98:	01000002 	tsteq	r0, r2
    3a9c:	020e5000 	andeq	r5, lr, #0
    3aa0:	021e0000 	andseq	r0, lr, #0
    3aa4:	00010000 	andeq	r0, r1, r0
    3aa8:	00021e56 	andeq	r1, r2, r6, asr lr
    3aac:	00022400 	andeq	r2, r2, r0, lsl #8
    3ab0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3abc:	000001e0 	andeq	r0, r0, r0, ror #3
    3ac0:	0000021e 	andeq	r0, r0, lr, lsl r2
    3ac4:	00540001 	subseq	r0, r4, r1
    3ac8:	00000000 	andeq	r0, r0, r0
    3acc:	24000000 	strcs	r0, [r0], #-0
    3ad0:	2a000002 	bcs	3ae0 <__Stack_Size+0x36e0>
    3ad4:	01000002 	tsteq	r0, r2
    3ad8:	022a5000 	eoreq	r5, sl, #0
    3adc:	022e0000 	eoreq	r0, lr, #0
    3ae0:	00040000 	andeq	r0, r4, r0
    3ae4:	9f5001f3 	svcls	0x005001f3
	...
    3af0:	0000022e 	andeq	r0, r0, lr, lsr #4
    3af4:	00000242 	andeq	r0, r0, r2, asr #4
    3af8:	42500001 	subsmi	r0, r0, #1
    3afc:	60000002 	andvs	r0, r0, r2
    3b00:	04000002 	streq	r0, [r0], #-2
    3b04:	5001f300 	andpl	pc, r1, r0, lsl #6
    3b08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b0c:	00000000 	andeq	r0, r0, r0
    3b10:	00026000 	andeq	r6, r2, r0
    3b14:	00027200 	andeq	r7, r2, r0, lsl #4
    3b18:	50000100 	andpl	r0, r0, r0, lsl #2
    3b1c:	00000272 	andeq	r0, r0, r2, ror r2
    3b20:	00000288 	andeq	r0, r0, r8, lsl #5
    3b24:	01f30004 	mvnseq	r0, r4
    3b28:	00009f50 	andeq	r9, r0, r0, asr pc
    3b2c:	00000000 	andeq	r0, r0, r0
    3b30:	02880000 	addeq	r0, r8, #0
    3b34:	028f0000 	addeq	r0, pc, #0
    3b38:	00010000 	andeq	r0, r1, r0
    3b3c:	00028f50 	andeq	r8, r2, r0, asr pc
    3b40:	0002c000 	andeq	ip, r2, r0
    3b44:	f3000400 	vshl.u8	d0, d0, d0
    3b48:	009f5001 	addseq	r5, pc, r1
    3b4c:	00000000 	andeq	r0, r0, r0
    3b50:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    3b54:	8f000002 	svchi	0x00000002
    3b58:	01000002 	tsteq	r0, r2
    3b5c:	028f5100 	addeq	r5, pc, #0, 2
    3b60:	02b60000 	adcseq	r0, r6, #0
    3b64:	00010000 	andeq	r0, r1, r0
    3b68:	0002b654 	andeq	fp, r2, r4, asr r6
    3b6c:	0002c000 	andeq	ip, r2, r0
    3b70:	f3000400 	vshl.u8	d0, d0, d0
    3b74:	009f5101 	addseq	r5, pc, r1, lsl #2
    3b78:	00000000 	andeq	r0, r0, r0
    3b7c:	c0000000 	andgt	r0, r0, r0
    3b80:	c5000002 	strgt	r0, [r0, #-2]
    3b84:	01000002 	tsteq	r0, r2
    3b88:	02c55000 	sbceq	r5, r5, #0
    3b8c:	02c60000 	sbceq	r0, r6, #0
    3b90:	00040000 	andeq	r0, r4, r0
    3b94:	9f5001f3 	svcls	0x005001f3
	...
    3ba0:	000002c0 	andeq	r0, r0, r0, asr #5
    3ba4:	000002c2 	andeq	r0, r0, r2, asr #5
    3ba8:	c2510001 	subsgt	r0, r1, #1
    3bac:	c6000002 	strgt	r0, [r0], -r2
    3bb0:	04000002 	streq	r0, [r0], #-2
    3bb4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3bb8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3bbc:	00000000 	andeq	r0, r0, r0
    3bc0:	0002c000 	andeq	ip, r2, r0
    3bc4:	0002c500 	andeq	ip, r2, r0, lsl #10
    3bc8:	52000100 	andpl	r0, r0, #0, 2
    3bcc:	000002c5 	andeq	r0, r0, r5, asr #5
    3bd0:	000002c6 	andeq	r0, r0, r6, asr #5
    3bd4:	01f30004 	mvnseq	r0, r4
    3bd8:	00009f52 	andeq	r9, r0, r2, asr pc
    3bdc:	00000000 	andeq	r0, r0, r0
    3be0:	02c60000 	sbceq	r0, r6, #0
    3be4:	02de0000 	sbcseq	r0, lr, #0
    3be8:	00010000 	andeq	r0, r1, r0
    3bec:	0002de50 	andeq	sp, r2, r0, asr lr
    3bf0:	0002e200 	andeq	lr, r2, r0, lsl #4
    3bf4:	f3000400 	vshl.u8	d0, d0, d0
    3bf8:	e29f5001 	adds	r5, pc, #1
    3bfc:	e6000002 	str	r0, [r0], -r2
    3c00:	01000002 	tsteq	r0, r2
    3c04:	02e65000 	rsceq	r5, r6, #0
    3c08:	02f80000 	rscseq	r0, r8, #0
    3c0c:	00040000 	andeq	r0, r4, r0
    3c10:	9f5001f3 	svcls	0x005001f3
	...
    3c1c:	000002f8 	strdeq	r0, [r0], -r8
    3c20:	00000310 	andeq	r0, r0, r0, lsl r3
    3c24:	10500001 	subsne	r0, r0, r1
    3c28:	14000003 	strne	r0, [r0], #-3
    3c2c:	04000003 	streq	r0, [r0], #-3
    3c30:	5001f300 	andpl	pc, r1, r0, lsl #6
    3c34:	0003149f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    3c38:	00031800 	andeq	r1, r3, r0, lsl #16
    3c3c:	50000100 	andpl	r0, r0, r0, lsl #2
    3c40:	00000318 	andeq	r0, r0, r8, lsl r3
    3c44:	0000032c 	andeq	r0, r0, ip, lsr #6
    3c48:	01f30004 	mvnseq	r0, r4
    3c4c:	00009f50 	andeq	r9, r0, r0, asr pc
    3c50:	00000000 	andeq	r0, r0, r0
    3c54:	032c0000 	teqeq	ip, #0
    3c58:	03320000 	teqeq	r2, #0
    3c5c:	00010000 	andeq	r0, r1, r0
    3c60:	00033250 	andeq	r3, r3, r0, asr r2
    3c64:	00033a00 	andeq	r3, r3, r0, lsl #20
    3c68:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3c6c:	0000033a 	andeq	r0, r0, sl, lsr r3
    3c70:	00000357 	andeq	r0, r0, r7, asr r3
    3c74:	007d0002 	rsbseq	r0, sp, r2
    3c78:	00000357 	andeq	r0, r0, r7, asr r3
    3c7c:	00000388 	andeq	r0, r0, r8, lsl #7
    3c80:	01f30004 	mvnseq	r0, r4
    3c84:	00009f50 	andeq	r9, r0, r0, asr pc
    3c88:	00000000 	andeq	r0, r0, r0
    3c8c:	03940000 	orrseq	r0, r4, #0
    3c90:	03960000 	orrseq	r0, r6, #0
    3c94:	00020000 	andeq	r0, r2, r0
    3c98:	03969f30 	orrseq	r9, r6, #48, 30	; 0xc0
    3c9c:	039e0000 	orrseq	r0, lr, #0
    3ca0:	00010000 	andeq	r0, r1, r0
    3ca4:	00039e53 	andeq	r9, r3, r3, asr lr
    3ca8:	0003a400 	andeq	sl, r3, r0, lsl #8
    3cac:	73000300 	movwvc	r0, #768	; 0x300
    3cb0:	00009f7f 	andeq	r9, r0, pc, ror pc
    3cb4:	00000000 	andeq	r0, r0, r0
    3cb8:	03b40000 			; <UNDEFINED> instruction: 0x03b40000
    3cbc:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    3cc0:	00010000 	andeq	r0, r1, r0
    3cc4:	0003bc50 	andeq	fp, r3, r0, asr ip
    3cc8:	0003fe00 	andeq	pc, r3, r0, lsl #28
    3ccc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3cd0:	000003fe 	strdeq	r0, [r0], -lr
    3cd4:	00000408 	andeq	r0, r0, r8, lsl #8
    3cd8:	01f30004 	mvnseq	r0, r4
    3cdc:	00009f50 	andeq	r9, r0, r0, asr pc
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	03b40000 			; <UNDEFINED> instruction: 0x03b40000
    3ce8:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    3cec:	00010000 	andeq	r0, r1, r0
    3cf0:	0003bc51 	andeq	fp, r3, r1, asr ip
    3cf4:	00040800 	andeq	r0, r4, r0, lsl #16
    3cf8:	f3000400 	vshl.u8	d0, d0, d0
    3cfc:	009f5101 	addseq	r5, pc, r1, lsl #2
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	b4000000 	strlt	r0, [r0], #-0
    3d08:	bc000003 	stclt	0, cr0, [r0], {3}
    3d0c:	02000003 	andeq	r0, r0, #3
    3d10:	bc9f3000 	ldclt	0, cr3, [pc], {0}
    3d14:	f6000003 			; <UNDEFINED> instruction: 0xf6000003
    3d18:	01000003 	tsteq	r0, r3
    3d1c:	03f65400 	mvnseq	r5, #0, 8
    3d20:	03f80000 	mvnseq	r0, #0
    3d24:	00030000 	andeq	r0, r3, r0
    3d28:	f89f0174 			; <UNDEFINED> instruction: 0xf89f0174
    3d2c:	fa000003 	blx	3d40 <__Stack_Size+0x3940>
    3d30:	03000003 	movweq	r0, #3
    3d34:	9f007400 	svcls	0x00007400
    3d38:	000003fa 	strdeq	r0, [r0], -sl
    3d3c:	000003fe 	strdeq	r0, [r0], -lr
    3d40:	00540001 	subseq	r0, r4, r1
    3d44:	00000000 	andeq	r0, r0, r0
    3d48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3d4c:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    3d50:	01000004 	tsteq	r0, r4
    3d54:	044e5000 	strbeq	r5, [lr], #-0
    3d58:	04500000 	ldrbeq	r0, [r0], #-0
    3d5c:	00040000 	andeq	r0, r4, r0
    3d60:	9f5001f3 	svcls	0x005001f3
    3d64:	00000450 	andeq	r0, r0, r0, asr r4
    3d68:	00000452 	andeq	r0, r0, r2, asr r4
    3d6c:	52500001 	subspl	r0, r0, #1
    3d70:	58000004 	stmdapl	r0, {r2}
    3d74:	04000004 	streq	r0, [r0], #-4
    3d78:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d80:	00000000 	andeq	r0, r0, r0
    3d84:	00040800 	andeq	r0, r4, r0, lsl #16
    3d88:	00040c00 	andeq	r0, r4, r0, lsl #24
    3d8c:	30000200 	andcc	r0, r0, r0, lsl #4
    3d90:	00040e9f 	muleq	r4, pc, lr	; <UNPREDICTABLE>
    3d94:	00043e00 	andeq	r3, r4, r0, lsl #28
    3d98:	52000100 	andpl	r0, r0, #0, 2
    3d9c:	0000044c 	andeq	r0, r0, ip, asr #8
    3da0:	00000458 	andeq	r0, r0, r8, asr r4
    3da4:	00520001 	subseq	r0, r2, r1
    3da8:	00000000 	andeq	r0, r0, r0
    3dac:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    3db0:	5c000004 	stcpl	0, cr0, [r0], {4}
    3db4:	01000004 	tsteq	r0, r4
    3db8:	045c5000 	ldrbeq	r5, [ip], #-0
    3dbc:	04600000 	strbteq	r0, [r0], #-0
    3dc0:	00040000 	andeq	r0, r4, r0
    3dc4:	9f5001f3 	svcls	0x005001f3
	...
    3dd0:	0000048c 	andeq	r0, r0, ip, lsl #9
    3dd4:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
    3dd8:	00500001 	subseq	r0, r0, r1
    3ddc:	00000000 	andeq	r0, r0, r0
    3de0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    3de4:	f5000004 			; <UNDEFINED> instruction: 0xf5000004
    3de8:	01000004 	tsteq	r0, r4
    3dec:	04f55000 	ldrbteq	r5, [r5], #0
    3df0:	05140000 	ldreq	r0, [r4, #-0]
    3df4:	00040000 	andeq	r0, r4, r0
    3df8:	9f5001f3 	svcls	0x005001f3
	...
    3e04:	0000057a 	andeq	r0, r0, sl, ror r5
    3e08:	0000057e 	andeq	r0, r0, lr, ror r5
    3e0c:	9f300002 	svcls	0x00300002
    3e10:	0000057e 	andeq	r0, r0, lr, ror r5
    3e14:	00000586 	andeq	r0, r0, r6, lsl #11
    3e18:	86530001 	ldrbhi	r0, [r3], -r1
    3e1c:	92000005 	andls	r0, r0, #5
    3e20:	03000005 	movweq	r0, #5
    3e24:	9f7f7300 	svcls	0x007f7300
    3e28:	00000592 	muleq	r0, r2, r5
    3e2c:	00000594 	muleq	r0, r4, r5
    3e30:	94530001 	ldrbls	r0, [r3], #-1
    3e34:	98000005 	stmdals	r0, {r0, r2}
    3e38:	03000005 	movweq	r0, #5
    3e3c:	9f7f7300 	svcls	0x007f7300
	...
    3e48:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    3e4c:	00000602 	andeq	r0, r0, r2, lsl #12
    3e50:	00540001 	subseq	r0, r4, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	c6000000 	strgt	r0, [r0], -r0
    3e5c:	ec000005 	stc	0, cr0, [r0], {5}
    3e60:	01000005 	tsteq	r0, r5
    3e64:	05f65000 	ldrbeq	r5, [r6, #0]!
    3e68:	05f80000 	ldrbeq	r0, [r8, #0]!
    3e6c:	00010000 	andeq	r0, r1, r0
    3e70:	00000050 	andeq	r0, r0, r0, asr r0
    3e74:	00000000 	andeq	r0, r0, r0
    3e78:	00051800 	andeq	r1, r5, r0, lsl #16
    3e7c:	00057e00 	andeq	r7, r5, r0, lsl #28
    3e80:	30000200 	andcc	r0, r0, r0, lsl #4
    3e84:	00057e9f 	muleq	r5, pc, lr	; <UNPREDICTABLE>
    3e88:	00059000 	andeq	r9, r5, r0
    3e8c:	52000100 	andpl	r0, r0, #0, 2
    3e90:	00000592 	muleq	r0, r2, r5
    3e94:	000005a6 	andeq	r0, r0, r6, lsr #11
    3e98:	a6520001 	ldrbge	r0, [r2], -r1
    3e9c:	b1000005 	tstlt	r0, r5
    3ea0:	04000005 	streq	r0, [r0], #-5
    3ea4:	20007200 	andcs	r7, r0, r0, lsl #4
    3ea8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3eac:	00000000 	andeq	r0, r0, r0
    3eb0:	0005f600 	andeq	pc, r5, r0, lsl #12
    3eb4:	0005fc00 	andeq	pc, r5, r0, lsl #24
    3eb8:	36000200 	strcc	r0, [r0], -r0, lsl #4
    3ebc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ec0:	00000000 	andeq	r0, r0, r0
    3ec4:	00069200 	andeq	r9, r6, r0, lsl #4
    3ec8:	00069400 	andeq	r9, r6, r0, lsl #8
    3ecc:	30000200 	andcc	r0, r0, r0, lsl #4
    3ed0:	0006969f 	muleq	r6, pc, r6	; <UNPREDICTABLE>
    3ed4:	0006c400 	andeq	ip, r6, r0, lsl #8
    3ed8:	52000100 	andpl	r0, r0, #0, 2
    3edc:	000006c4 	andeq	r0, r0, r4, asr #13
    3ee0:	000006c6 	andeq	r0, r0, r6, asr #13
    3ee4:	01720003 	cmneq	r2, r3
    3ee8:	0006c69f 	muleq	r6, pc, r6	; <UNPREDICTABLE>
    3eec:	0006c800 	andeq	ip, r6, r0, lsl #16
    3ef0:	72000300 	andvc	r0, r0, #0, 6
    3ef4:	06c89f00 	strbeq	r9, [r8], r0, lsl #30
    3ef8:	06fa0000 	ldrbteq	r0, [sl], r0
    3efc:	00010000 	andeq	r0, r1, r0
    3f00:	00074853 	andeq	r4, r7, r3, asr r8
    3f04:	00075000 	andeq	r5, r7, r0
    3f08:	30000200 	andcc	r0, r0, r0, lsl #4
    3f0c:	0007509f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    3f10:	00075800 	andeq	r5, r7, r0, lsl #16
    3f14:	53000100 	movwpl	r0, #256	; 0x100
    3f18:	00000758 	andeq	r0, r0, r8, asr r7
    3f1c:	00000764 	andeq	r0, r0, r4, ror #14
    3f20:	7f730003 	svcvc	0x00730003
    3f24:	0007649f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
    3f28:	00076600 	andeq	r6, r7, r0, lsl #12
    3f2c:	53000100 	movwpl	r0, #256	; 0x100
    3f30:	00000766 	andeq	r0, r0, r6, ror #14
    3f34:	0000077c 	andeq	r0, r0, ip, ror r7
    3f38:	7f730003 	svcvc	0x00730003
    3f3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f40:	00000000 	andeq	r0, r0, r0
    3f44:	0006c800 	andeq	ip, r6, r0, lsl #16
    3f48:	0006d200 	andeq	sp, r6, r0, lsl #4
    3f4c:	51000100 	mrspl	r0, (UNDEF: 16)
    3f50:	000006d2 	ldrdeq	r0, [r0], -r2
    3f54:	000006e2 	andeq	r0, r0, r2, ror #13
    3f58:	7f710003 	svcvc	0x00710003
    3f5c:	0006e29f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
    3f60:	0006e400 	andeq	lr, r6, r0, lsl #8
    3f64:	51000100 	mrspl	r0, (UNDEF: 16)
    3f68:	000006e4 	andeq	r0, r0, r4, ror #13
    3f6c:	000006e8 	andeq	r0, r0, r8, ror #13
    3f70:	7f710003 	svcvc	0x00710003
    3f74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f78:	00000000 	andeq	r0, r0, r0
    3f7c:	00066200 	andeq	r6, r6, r0, lsl #4
    3f80:	00066400 	andeq	r6, r6, r0, lsl #8
    3f84:	50000100 	andpl	r0, r0, r0, lsl #2
    3f88:	00000730 	andeq	r0, r0, r0, lsr r7
    3f8c:	00000732 	andeq	r0, r0, r2, lsr r7
    3f90:	00500001 	subseq	r0, r0, r1
    3f94:	00000000 	andeq	r0, r0, r0
    3f98:	0c000000 	stceq	0, cr0, [r0], {-0}
    3f9c:	50000006 	andpl	r0, r0, r6
    3fa0:	02000007 	andeq	r0, r0, #7
    3fa4:	509f3000 	addspl	r3, pc, r0
    3fa8:	62000007 	andvs	r0, r0, #7
    3fac:	01000007 	tsteq	r0, r7
    3fb0:	07645200 	strbeq	r5, [r4, -r0, lsl #4]!
    3fb4:	07660000 	strbeq	r0, [r6, -r0]!
    3fb8:	00010000 	andeq	r0, r1, r0
    3fbc:	00076652 	andeq	r6, r7, r2, asr r6
    3fc0:	00076e00 	andeq	r6, r7, r0, lsl #28
    3fc4:	72000400 	andvc	r0, r0, #0, 8
    3fc8:	6e9f2000 	cdpvs	0, 9, cr2, cr15, cr0, {0}
    3fcc:	70000007 	andvc	r0, r0, r7
    3fd0:	05000007 	streq	r0, [r0, #-7]
    3fd4:	20007200 	andcs	r7, r0, r0, lsl #4
    3fd8:	00009f20 	andeq	r9, r0, r0, lsr #30
    3fdc:	00000000 	andeq	r0, r0, r0
    3fe0:	07c00000 	strbeq	r0, [r0, r0]
    3fe4:	07c40000 	strbeq	r0, [r4, r0]
    3fe8:	00010000 	andeq	r0, r1, r0
    3fec:	0007c450 	andeq	ip, r7, r0, asr r4
    3ff0:	0007d000 	andeq	sp, r7, r0
    3ff4:	f3000400 	vshl.u8	d0, d0, d0
    3ff8:	009f5001 	addseq	r5, pc, r1
    3ffc:	00000000 	andeq	r0, r0, r0
    4000:	dc000000 	stcle	0, cr0, [r0], {-0}
    4004:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    4008:	01000007 	tsteq	r0, r7
    400c:	07f45000 	ldrbeq	r5, [r4, r0]!
    4010:	07f60000 	ldrbeq	r0, [r6, r0]!
    4014:	00040000 	andeq	r0, r4, r0
    4018:	9f5001f3 	svcls	0x005001f3
    401c:	000007f6 	strdeq	r0, [r0], -r6
    4020:	000007f8 	strdeq	r0, [r0], -r8
    4024:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    4028:	04000007 	streq	r0, [r0], #-7
    402c:	04000008 	streq	r0, [r0], #-8
    4030:	5001f300 	andpl	pc, r1, r0, lsl #6
    4034:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4038:	00000000 	andeq	r0, r0, r0
    403c:	0007e600 	andeq	lr, r7, r0, lsl #12
    4040:	0007f400 	andeq	pc, r7, r0, lsl #8
    4044:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4050:	00000820 	andeq	r0, r0, r0, lsr #16
    4054:	0000082e 	andeq	r0, r0, lr, lsr #16
    4058:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    405c:	40000008 	andmi	r0, r0, r8
    4060:	04000008 	streq	r0, [r0], #-8
    4064:	5001f300 	andpl	pc, r1, r0, lsl #6
    4068:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    406c:	00000000 	andeq	r0, r0, r0
    4070:	00084000 	andeq	r4, r8, r0
    4074:	00084400 	andeq	r4, r8, r0, lsl #8
    4078:	50000100 	andpl	r0, r0, r0, lsl #2
    407c:	00000844 	andeq	r0, r0, r4, asr #16
    4080:	00000848 	andeq	r0, r0, r8, asr #16
    4084:	01f30004 	mvnseq	r0, r4
    4088:	00009f50 	andeq	r9, r0, r0, asr pc
    408c:	00000000 	andeq	r0, r0, r0
    4090:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    4094:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    4098:	000b0000 	andeq	r0, fp, r0
    409c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    40a0:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    40a4:	449f221a 	ldrmi	r2, [pc], #538	; 40ac <__Stack_Size+0x3cac>
    40a8:	48000008 	stmdami	r0, {r3}
    40ac:	0c000008 	stceq	0, cr0, [r0], {8}
    40b0:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    40b4:	5001f324 	andpl	pc, r1, r4, lsr #6
    40b8:	221aff08 	andscs	pc, sl, #8, 30
    40bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40c0:	00000000 	andeq	r0, r0, r0
    40c4:	00084800 	andeq	r4, r8, r0, lsl #16
    40c8:	00084a00 	andeq	r4, r8, r0, lsl #20
    40cc:	50000100 	andpl	r0, r0, r0, lsl #2
    40d0:	0000084a 	andeq	r0, r0, sl, asr #16
    40d4:	0000084c 	andeq	r0, r0, ip, asr #16
    40d8:	01f30004 	mvnseq	r0, r4
    40dc:	00009f50 	andeq	r9, r0, r0, asr pc
    40e0:	00000000 	andeq	r0, r0, r0
    40e4:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
    40e8:	084a0000 	stmdaeq	sl, {}^	; <UNPREDICTABLE>
    40ec:	00060000 	andeq	r0, r6, r0
    40f0:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    40f4:	084a9f1a 	stmdaeq	sl, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    40f8:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
    40fc:	00070000 	andeq	r0, r7, r0
    4100:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    4104:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4108:	00000000 	andeq	r0, r0, r0
    410c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4110:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    4114:	01000008 	tsteq	r0, r8
    4118:	084e5000 	stmdaeq	lr, {ip, lr}^
    411c:	08500000 	ldmdaeq	r0, {}^	; <UNPREDICTABLE>
    4120:	00040000 	andeq	r0, r4, r0
    4124:	9f5001f3 	svcls	0x005001f3
	...
    4130:	0000084c 	andeq	r0, r0, ip, asr #16
    4134:	0000084e 	andeq	r0, r0, lr, asr #16
    4138:	00700005 	rsbseq	r0, r0, r5
    413c:	4e9f2538 	mrcmi	5, 4, r2, cr15, cr8, {1}
    4140:	50000008 	andpl	r0, r0, r8
    4144:	06000008 	streq	r0, [r0], -r8
    4148:	5001f300 	andpl	pc, r1, r0, lsl #6
    414c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    4150:	00000000 	andeq	r0, r0, r0
    4154:	64000000 	strvs	r0, [r0], #-0
    4158:	6e000008 	cdpvs	0, 0, cr0, cr0, cr8, {0}
    415c:	01000008 	tsteq	r0, r8
    4160:	086e5200 	stmdaeq	lr!, {r9, ip, lr}^
    4164:	08780000 	ldmdaeq	r8!, {}^	; <UNPREDICTABLE>
    4168:	00030000 	andeq	r0, r3, r0
    416c:	789f7f72 	ldmvc	pc, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    4170:	7a000008 	bvc	4198 <__Stack_Size+0x3d98>
    4174:	01000008 	tsteq	r0, r8
    4178:	087a5200 	ldmdaeq	sl!, {r9, ip, lr}^
    417c:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
    4180:	00030000 	andeq	r0, r3, r0
    4184:	7c9f7f72 	ldcvc	15, cr7, [pc], {114}	; 0x72
    4188:	80000008 	andhi	r0, r0, r8
    418c:	02000008 	andeq	r0, r0, #8
    4190:	809f3000 	addshi	r3, pc, r0
    4194:	84000008 	strhi	r0, [r0], #-8
    4198:	02000008 	andeq	r0, r0, #8
    419c:	849f3100 	ldrhi	r3, [pc], #256	; 41a4 <__Stack_Size+0x3da4>
    41a0:	88000008 	stmdahi	r0, {r3}
    41a4:	02000008 	andeq	r0, r0, #8
    41a8:	889f3200 	ldmhi	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    41ac:	8c000008 	stchi	0, cr0, [r0], {8}
    41b0:	02000008 	andeq	r0, r0, #8
    41b4:	8c9f3300 	ldchi	3, cr3, [pc], {0}
    41b8:	90000008 	andls	r0, r0, r8
    41bc:	02000008 	andeq	r0, r0, #8
    41c0:	909f3400 	addsls	r3, pc, r0, lsl #8
    41c4:	94000008 	strls	r0, [r0], #-8
    41c8:	02000008 	andeq	r0, r0, #8
    41cc:	949f3500 	ldrls	r3, [pc], #1280	; 41d4 <__Stack_Size+0x3dd4>
    41d0:	9c000008 	stcls	0, cr0, [r0], {8}
    41d4:	02000008 	andeq	r0, r0, #8
    41d8:	009f3600 	addseq	r3, pc, r0, lsl #12
    41dc:	00000000 	andeq	r0, r0, r0
    41e0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    41e4:	64000008 	strvs	r0, [r0], #-8
    41e8:	05000008 	streq	r0, [r0, #-8]
    41ec:	08f20300 	ldmeq	r2!, {r8, r9}^
    41f0:	08642000 	stmdaeq	r4!, {sp}^
    41f4:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
    41f8:	00010000 	andeq	r0, r1, r0
    41fc:	00087c51 	andeq	r7, r8, r1, asr ip
    4200:	00089c00 	andeq	r9, r8, r0, lsl #24
    4204:	03000500 	movweq	r0, #1280	; 0x500
    4208:	200008f2 	strdcs	r0, [r0], -r2
	...
    4214:	000008cc 	andeq	r0, r0, ip, asr #17
    4218:	000008e9 	andeq	r0, r0, r9, ror #17
    421c:	e9500001 	ldmdb	r0, {r0}^
    4220:	f0000008 			; <UNDEFINED> instruction: 0xf0000008
    4224:	04000008 	streq	r0, [r0], #-8
    4228:	5001f300 	andpl	pc, r1, r0, lsl #6
    422c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4230:	00000000 	andeq	r0, r0, r0
    4234:	0008f000 	andeq	pc, r8, r0
    4238:	00091d00 	andeq	r1, r9, r0, lsl #26
    423c:	50000100 	andpl	r0, r0, r0, lsl #2
    4240:	0000091d 	andeq	r0, r0, sp, lsl r9
    4244:	00000938 	andeq	r0, r0, r8, lsr r9
    4248:	01f30004 	mvnseq	r0, r4
    424c:	00009f50 	andeq	r9, r0, r0, asr pc
    4250:	00000000 	andeq	r0, r0, r0
    4254:	08f00000 	ldmeq	r0!, {}^	; <UNPREDICTABLE>
    4258:	091d0000 	ldmdbeq	sp, {}	; <UNPREDICTABLE>
    425c:	00010000 	andeq	r0, r1, r0
    4260:	00091d51 	andeq	r1, r9, r1, asr sp
    4264:	00093800 	andeq	r3, r9, r0, lsl #16
    4268:	f3000400 	vshl.u8	d0, d0, d0
    426c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4270:	00000000 	andeq	r0, r0, r0
    4274:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4278:	4e000009 	cdpmi	0, 0, cr0, cr0, cr9, {0}
    427c:	01000009 	tsteq	r0, r9
    4280:	094e5000 	stmdbeq	lr, {ip, lr}^
    4284:	09630000 	stmdbeq	r3!, {}^	; <UNPREDICTABLE>
    4288:	00050000 	andeq	r0, r5, r0
    428c:	00084f03 	andeq	r4, r8, r3, lsl #30
    4290:	00096320 	andeq	r6, r9, r0, lsr #6
    4294:	00096800 	andeq	r6, r9, r0, lsl #16
    4298:	f3000400 	vshl.u8	d0, d0, d0
    429c:	009f5001 	addseq	r5, pc, r1
    42a0:	00000000 	andeq	r0, r0, r0
    42a4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    42a8:	63000009 	movwvs	r0, #9
    42ac:	01000009 	tsteq	r0, r9
    42b0:	09635100 	stmdbeq	r3!, {r8, ip, lr}^
    42b4:	09680000 	stmdbeq	r8!, {}^	; <UNPREDICTABLE>
    42b8:	00040000 	andeq	r0, r4, r0
    42bc:	9f5101f3 	svcls	0x005101f3
	...
    42c8:	00000938 	andeq	r0, r0, r8, lsr r9
    42cc:	00000950 	andeq	r0, r0, r0, asr r9
    42d0:	50520001 	subspl	r0, r2, r1
    42d4:	63000009 	movwvs	r0, #9
    42d8:	05000009 	streq	r0, [r0, #-9]
    42dc:	08530300 	ldmdaeq	r3, {r8, r9}^
    42e0:	09632000 	stmdbeq	r3!, {sp}^
    42e4:	09680000 	stmdbeq	r8!, {}^	; <UNPREDICTABLE>
    42e8:	00040000 	andeq	r0, r4, r0
    42ec:	9f5201f3 	svcls	0x005201f3
	...
    42f8:	00000968 	andeq	r0, r0, r8, ror #18
    42fc:	00000993 	muleq	r0, r3, r9
    4300:	93500001 	cmpls	r0, #1
    4304:	bc000009 	stclt	0, cr0, [r0], {9}
    4308:	04000009 	streq	r0, [r0], #-9
    430c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4314:	00000000 	andeq	r0, r0, r0
    4318:	00096800 	andeq	r6, r9, r0, lsl #16
    431c:	00099300 	andeq	r9, r9, r0, lsl #6
    4320:	51000100 	mrspl	r0, (UNDEF: 16)
    4324:	00000993 	muleq	r0, r3, r9
    4328:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    432c:	01f30004 	mvnseq	r0, r4
    4330:	00009f51 	andeq	r9, r0, r1, asr pc
    4334:	00000000 	andeq	r0, r0, r0
    4338:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    433c:	09ae0000 	stmibeq	lr!, {}	; <UNPREDICTABLE>
    4340:	00050000 	andeq	r0, r5, r0
    4344:	0008f503 	andeq	pc, r8, r3, lsl #10
    4348:	00000020 	andeq	r0, r0, r0, lsr #32
    434c:	00000000 	andeq	r0, r0, r0
    4350:	00099e00 	andeq	r9, r9, r0, lsl #28
    4354:	0009ae00 	andeq	sl, r9, r0, lsl #28
    4358:	03000500 	movweq	r0, #1280	; 0x500
    435c:	200008f4 	strdcs	r0, [r0], -r4
	...
    4368:	000009a2 	andeq	r0, r0, r2, lsr #19
    436c:	000009aa 	andeq	r0, r0, sl, lsr #19
    4370:	00700005 	rsbseq	r0, r0, r5
    4374:	aa9f2438 	bge	fe7cd45c <SCS_BASE+0x1e7bf45c>
    4378:	ac000009 	stcge	0, cr0, [r0], {9}
    437c:	0d000009 	stceq	0, cr0, [r0, #-36]	; 0xffffffdc
    4380:	08f50300 	ldmeq	r5!, {r8, r9}^
    4384:	01942000 	orrseq	r2, r4, r0
    4388:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    438c:	00009f24 	andeq	r9, r0, r4, lsr #30
    4390:	00000000 	andeq	r0, r0, r0
    4394:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
    4398:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
    439c:	00010000 	andeq	r0, r1, r0
    43a0:	0009d850 	andeq	sp, r9, r0, asr r8
    43a4:	0009ed00 	andeq	lr, r9, r0, lsl #26
    43a8:	03000500 	movweq	r0, #1280	; 0x500
    43ac:	2000084f 	andcs	r0, r0, pc, asr #16
    43b0:	000009ed 	andeq	r0, r0, sp, ror #19
    43b4:	000009f4 	strdeq	r0, [r0], -r4
    43b8:	01f30004 	mvnseq	r0, r4
    43bc:	00009f50 	andeq	r9, r0, r0, asr pc
    43c0:	00000000 	andeq	r0, r0, r0
    43c4:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
    43c8:	09ed0000 	stmibeq	sp!, {}^	; <UNPREDICTABLE>
    43cc:	00010000 	andeq	r0, r1, r0
    43d0:	0009ed51 	andeq	lr, r9, r1, asr sp
    43d4:	0009f400 	andeq	pc, r9, r0, lsl #8
    43d8:	f3000400 	vshl.u8	d0, d0, d0
    43dc:	009f5101 	addseq	r5, pc, r1, lsl #2
    43e0:	00000000 	andeq	r0, r0, r0
    43e4:	bc000000 	stclt	0, cr0, [r0], {-0}
    43e8:	ce000009 	cdpgt	0, 0, cr0, cr0, cr9, {0}
    43ec:	01000009 	tsteq	r0, r9
    43f0:	09ce5200 	stmibeq	lr, {r9, ip, lr}^
    43f4:	09f40000 	ldmibeq	r4!, {}^	; <UNPREDICTABLE>
    43f8:	00040000 	andeq	r0, r4, r0
    43fc:	9f5201f3 	svcls	0x005201f3
	...
    4408:	000009f4 	strdeq	r0, [r0], -r4
    440c:	000009fb 	strdeq	r0, [r0], -fp
    4410:	fb500001 	blx	140441e <__Stack_Size+0x140401e>
    4414:	fc000009 	stc2	0, cr0, [r0], {9}
    4418:	04000009 	streq	r0, [r0], #-9
    441c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4420:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4424:	00000000 	andeq	r0, r0, r0
    4428:	0009fc00 	andeq	pc, r9, r0, lsl #24
    442c:	000a1c00 	andeq	r1, sl, r0, lsl #24
    4430:	50000100 	andpl	r0, r0, r0, lsl #2
    4434:	00000a1c 	andeq	r0, r0, ip, lsl sl
    4438:	00000ad8 	ldrdeq	r0, [r0], -r8
    443c:	01f30004 	mvnseq	r0, r4
    4440:	0ad89f50 	beq	ff62c188 <SCS_BASE+0x1f61e188>
    4444:	0ada0000 	beq	ff68444c <SCS_BASE+0x1f67644c>
    4448:	00010000 	andeq	r0, r1, r0
    444c:	000ada50 	andeq	sp, sl, r0, asr sl
    4450:	000ae400 	andeq	lr, sl, r0, lsl #8
    4454:	f3000400 	vshl.u8	d0, d0, d0
    4458:	009f5001 	addseq	r5, pc, r1
    445c:	00000000 	andeq	r0, r0, r0
    4460:	fc000000 	stc2	0, cr0, [r0], {-0}
    4464:	1c000009 	stcne	0, cr0, [r0], {9}
    4468:	0100000a 	tsteq	r0, sl
    446c:	0a1c5100 	beq	718874 <__Stack_Size+0x718474>
    4470:	0ad80000 	beq	ff604478 <SCS_BASE+0x1f5f6478>
    4474:	00010000 	andeq	r0, r1, r0
    4478:	000ad858 	andeq	sp, sl, r8, asr r8
    447c:	000ae400 	andeq	lr, sl, r0, lsl #8
    4480:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    448c:	00000ae4 	andeq	r0, r0, r4, ror #21
    4490:	00000aea 	andeq	r0, r0, sl, ror #21
    4494:	ea500001 	b	14044a0 <__Stack_Size+0x14040a0>
    4498:	f200000a 	vhadd.s8	d0, d0, d10
    449c:	0100000a 	tsteq	r0, sl
    44a0:	0af25400 	beq	ffc994a8 <SCS_BASE+0x1fc8b4a8>
    44a4:	0b0f0000 	bleq	3c44ac <__Stack_Size+0x3c40ac>
    44a8:	00020000 	andeq	r0, r2, r0
    44ac:	0b0f007d 	bleq	3c46a8 <__Stack_Size+0x3c42a8>
    44b0:	0b400000 	bleq	10044b8 <__Stack_Size+0x10040b8>
    44b4:	00040000 	andeq	r0, r4, r0
    44b8:	9f5001f3 	svcls	0x005001f3
	...
    44c4:	00000b4c 	andeq	r0, r0, ip, asr #22
    44c8:	00000b50 	andeq	r0, r0, r0, asr fp
    44cc:	50500001 	subspl	r0, r0, r1
    44d0:	5400000b 	strpl	r0, [r0], #-11
    44d4:	0400000b 	streq	r0, [r0], #-11
    44d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    44dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	000b6800 	andeq	r6, fp, r0, lsl #16
    44e8:	000b6e00 	andeq	r6, fp, r0, lsl #28
    44ec:	50000100 	andpl	r0, r0, r0, lsl #2
    44f0:	00000b6e 	andeq	r0, r0, lr, ror #22
    44f4:	00000b98 	muleq	r0, r8, fp
    44f8:	01f30004 	mvnseq	r0, r4
    44fc:	00009f50 	andeq	r9, r0, r0, asr pc
    4500:	00000000 	andeq	r0, r0, r0
    4504:	0bc40000 	bleq	ff10450c <SCS_BASE+0x1f0f650c>
    4508:	0bd20000 	bleq	ff484510 <SCS_BASE+0x1f476510>
    450c:	00010000 	andeq	r0, r1, r0
    4510:	00000050 	andeq	r0, r0, r0, asr r0
    4514:	00000000 	andeq	r0, r0, r0
    4518:	000c2200 	andeq	r2, ip, r0, lsl #4
    451c:	000c3600 	andeq	r3, ip, r0, lsl #12
    4520:	50000100 	andpl	r0, r0, r0, lsl #2
    4524:	00000c36 	andeq	r0, r0, r6, lsr ip
    4528:	00000ca4 	andeq	r0, r0, r4, lsr #25
    452c:	00560001 	subseq	r0, r6, r1
    4530:	00000000 	andeq	r0, r0, r0
    4534:	3a000000 	bcc	453c <__Stack_Size+0x413c>
    4538:	a800000c 	stmdage	r0, {r2, r3}
    453c:	0200000c 	andeq	r0, r0, #12
    4540:	009f3100 	addseq	r3, pc, r0, lsl #2
    4544:	00000000 	andeq	r0, r0, r0
    4548:	3a000000 	bcc	4550 <__Stack_Size+0x4150>
    454c:	a800000c 	stmdage	r0, {r2, r3}
    4550:	0200000c 	andeq	r0, r0, #12
    4554:	009f3500 	addseq	r3, pc, r0, lsl #10
    4558:	00000000 	andeq	r0, r0, r0
    455c:	14000000 	strne	r0, [r0], #-0
    4560:	1900000d 	stmdbne	r0, {r0, r2, r3}
    4564:	0100000d 	tsteq	r0, sp
    4568:	0d195000 	ldceq	0, cr5, [r9, #-0]
    456c:	0d220000 	stceq	0, cr0, [r2, #-0]
    4570:	00040000 	andeq	r0, r4, r0
    4574:	9f5001f3 	svcls	0x005001f3
	...
    4580:	00000d26 	andeq	r0, r0, r6, lsr #26
    4584:	00000d30 	andeq	r0, r0, r0, lsr sp
    4588:	30500001 	subscc	r0, r0, r1
    458c:	3e00000d 	cdpcc	0, 0, cr0, cr0, cr13, {0}
    4590:	0400000d 	streq	r0, [r0], #-13
    4594:	5001f300 	andpl	pc, r1, r0, lsl #6
    4598:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    459c:	00000000 	andeq	r0, r0, r0
    45a0:	000d3e00 	andeq	r3, sp, r0, lsl #28
    45a4:	000d4400 	andeq	r4, sp, r0, lsl #8
    45a8:	50000100 	andpl	r0, r0, r0, lsl #2
    45ac:	00000d44 	andeq	r0, r0, r4, asr #26
    45b0:	00000d54 	andeq	r0, r0, r4, asr sp
    45b4:	00550001 	subseq	r0, r5, r1
    45b8:	00000000 	andeq	r0, r0, r0
    45bc:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    45c0:	4400000d 	strmi	r0, [r0], #-13
    45c4:	0200000d 	andeq	r0, r0, #13
    45c8:	449f3000 	ldrmi	r3, [pc], #0	; 45d0 <__Stack_Size+0x41d0>
    45cc:	5400000d 	strpl	r0, [r0], #-13
    45d0:	0100000d 	tsteq	r0, sp
    45d4:	00005400 	andeq	r5, r0, r0, lsl #8
    45d8:	00000000 	andeq	r0, r0, r0
    45dc:	0d6e0000 	stcleq	0, cr0, [lr, #-0]
    45e0:	0d740000 	ldcleq	0, cr0, [r4, #-0]
    45e4:	00010000 	andeq	r0, r1, r0
    45e8:	00000050 	andeq	r0, r0, r0, asr r0
    45ec:	00000000 	andeq	r0, r0, r0
    45f0:	000d8400 	andeq	r8, sp, r0, lsl #8
    45f4:	000d8a00 	andeq	r8, sp, r0, lsl #20
    45f8:	50000100 	andpl	r0, r0, r0, lsl #2
    45fc:	00000d8a 	andeq	r0, r0, sl, lsl #27
    4600:	00000dda 	ldrdeq	r0, [r0], -sl
    4604:	00540001 	subseq	r0, r4, r1
    4608:	00000000 	andeq	r0, r0, r0
    460c:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    4610:	d600000d 	strle	r0, [r0], -sp
    4614:	0100000d 	tsteq	r0, sp
    4618:	00005000 	andeq	r5, r0, r0
    461c:	00000000 	andeq	r0, r0, r0
    4620:	0d840000 	stceq	0, cr0, [r4]
    4624:	0d8a0000 	stceq	0, cr0, [sl]
    4628:	00020000 	andeq	r0, r2, r0
    462c:	0d8e9f30 	stceq	15, cr9, [lr, #192]	; 0xc0
    4630:	0d900000 	ldceq	0, cr0, [r0]
    4634:	00010000 	andeq	r0, r1, r0
    4638:	000dd056 	andeq	sp, sp, r6, asr r0
    463c:	000dd400 	andeq	sp, sp, r0, lsl #8
    4640:	75000300 	strvc	r0, [r0, #-768]	; 0x300
    4644:	0dd49f01 	ldcleq	15, cr9, [r4, #4]
    4648:	0dd60000 	ldcleq	0, cr0, [r6]
    464c:	00030000 	andeq	r0, r3, r0
    4650:	009f0075 	addseq	r0, pc, r5, ror r0	; <UNPREDICTABLE>
    4654:	00000000 	andeq	r0, r0, r0
    4658:	90000000 	andls	r0, r0, r0
    465c:	d600000d 	strle	r0, [r0], -sp
    4660:	0200000d 	andeq	r0, r0, #13
    4664:	009f3a00 	addseq	r3, pc, r0, lsl #20
    4668:	00000000 	andeq	r0, r0, r0
    466c:	da000000 	ble	4674 <__Stack_Size+0x4274>
    4670:	e000000d 	and	r0, r0, sp
    4674:	0100000d 	tsteq	r0, sp
    4678:	0de05000 	stcleq	0, cr5, [r0]
    467c:	0e540000 	cdpeq	0, 5, cr0, cr4, cr0, {0}
    4680:	00040000 	andeq	r0, r4, r0
    4684:	9f5001f3 	svcls	0x005001f3
	...
    4690:	00000ee8 	andeq	r0, r0, r8, ror #29
    4694:	00000eeb 	andeq	r0, r0, fp, ror #29
    4698:	eb500001 	bl	14046a4 <__Stack_Size+0x14042a4>
    469c:	ec00000e 	stc	0, cr0, [r0], {14}
    46a0:	0400000e 	streq	r0, [r0], #-14
    46a4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	000eec00 	andeq	lr, lr, r0, lsl #24
    46b4:	000eef00 	andeq	lr, lr, r0, lsl #30
    46b8:	50000100 	andpl	r0, r0, r0, lsl #2
    46bc:	00000eef 	andeq	r0, r0, pc, ror #29
    46c0:	00000ef0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    46c4:	01f30004 	mvnseq	r0, r4
    46c8:	00009f50 	andeq	r9, r0, r0, asr pc
    46cc:	00000000 	andeq	r0, r0, r0
    46d0:	0ef40000 	cdpeq	0, 15, cr0, cr4, cr0, {0}
    46d4:	0ef70000 	cdpeq	0, 15, cr0, cr7, cr0, {0}
    46d8:	00010000 	andeq	r0, r1, r0
    46dc:	000ef750 	andeq	pc, lr, r0, asr r7	; <UNPREDICTABLE>
    46e0:	000ef800 	andeq	pc, lr, r0, lsl #16
    46e4:	f3000400 	vshl.u8	d0, d0, d0
    46e8:	009f5001 	addseq	r5, pc, r1
    46ec:	00000000 	andeq	r0, r0, r0
    46f0:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    46f4:	0000000e 	andeq	r0, r0, lr
    46f8:	0100000f 	tsteq	r0, pc
    46fc:	0f005000 	svceq	0x00005000
    4700:	0f240000 	svceq	0x00240000
    4704:	00010000 	andeq	r0, r1, r0
    4708:	00000051 	andeq	r0, r0, r1, asr r0
    470c:	00000000 	andeq	r0, r0, r0
    4710:	000f0400 	andeq	r0, pc, r0, lsl #8
    4714:	000f0c00 	andeq	r0, pc, r0, lsl #24
    4718:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    471c:	1aff0800 	bne	fffc6724 <SCS_BASE+0x1ffb8724>
    4720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4724:	00000000 	andeq	r0, r0, r0
    4728:	000ef800 	andeq	pc, lr, r0, lsl #16
    472c:	000f0000 	andeq	r0, pc, r0
    4730:	0c000600 	stceq	6, cr0, [r0], {-0}
    4734:	3b9aca00 	blcc	fe6b6f3c <SCS_BASE+0x1e6a8f3c>
    4738:	000f009f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    473c:	000f2000 	andeq	r2, pc, r0
    4740:	52000100 	andpl	r0, r0, #0, 2
	...
    474c:	00000ef8 	strdeq	r0, [r0], -r8
    4750:	00000f00 	andeq	r0, r0, r0, lsl #30
    4754:	9f300002 	svcls	0x00300002
    4758:	00000f00 	andeq	r0, r0, r0, lsl #30
    475c:	00000f16 	andeq	r0, r0, r6, lsl pc
    4760:	16530001 	ldrbne	r0, [r3], -r1
    4764:	1c00000f 	stcne	0, cr0, [r0], {15}
    4768:	0300000f 	movweq	r0, #15
    476c:	9f7f7300 	svcls	0x007f7300
    4770:	00000f24 	andeq	r0, r0, r4, lsr #30
    4774:	00000f2c 	andeq	r0, r0, ip, lsr #30
    4778:	733a0005 	teqvc	sl, #5
    477c:	2c9f1c00 	ldccs	12, cr1, [pc], {0}
    4780:	2e00000f 	cdpcs	0, 0, cr0, cr0, cr15, {0}
    4784:	0500000f 	streq	r0, [r0, #-15]
    4788:	00733b00 	rsbseq	r3, r3, r0, lsl #22
    478c:	0f2e9f1c 	svceq	0x002e9f1c
    4790:	0f320000 	svceq	0x00320000
    4794:	00050000 	andeq	r0, r5, r0
    4798:	1c01733b 	stcne	3, cr7, [r1], {59}	; 0x3b
    479c:	000f3c9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    47a0:	000f5800 	andeq	r5, pc, r0, lsl #16
    47a4:	3a000500 	bcc	5bac <__Stack_Size+0x57ac>
    47a8:	9f1c0073 	svcls	0x001c0073
	...
    47b4:	00000f44 	andeq	r0, r0, r4, asr #30
    47b8:	00000f4a 	andeq	r0, r0, sl, asr #30
    47bc:	00720006 	rsbseq	r0, r2, r6
    47c0:	9f1c037d 	svcls	0x001c037d
    47c4:	00000f4a 	andeq	r0, r0, sl, asr #30
    47c8:	00000f4e 	andeq	r0, r0, lr, asr #30
    47cc:	7f720006 	svcvc	0x00720006
    47d0:	9f1c037d 	svcls	0x001c037d
    47d4:	00000f4e 	andeq	r0, r0, lr, asr #30
    47d8:	00000f58 	andeq	r0, r0, r8, asr pc
    47dc:	00720006 	rsbseq	r0, r2, r6
    47e0:	9f1c037d 	svcls	0x001c037d
	...
    47ec:	00000f64 	andeq	r0, r0, r4, ror #30
    47f0:	00000fb6 			; <UNDEFINED> instruction: 0x00000fb6
    47f4:	bc540001 	mrrclt	0, 0, r0, r4, cr1
    47f8:	be00000f 	cdplt	0, 0, cr0, cr0, cr15, {0}
    47fc:	0100000f 	tsteq	r0, pc
    4800:	00005400 	andeq	r5, r0, r0, lsl #8
    4804:	00000000 	andeq	r0, r0, r0
    4808:	0fd00000 	svceq	0x00d00000
    480c:	0fdc0000 	svceq	0x00dc0000
    4810:	00010000 	andeq	r0, r1, r0
    4814:	000fdc50 	andeq	sp, pc, r0, asr ip	; <UNPREDICTABLE>
    4818:	00103c00 	andseq	r3, r0, r0, lsl #24
    481c:	f3000400 	vshl.u8	d0, d0, d0
    4820:	009f5001 	addseq	r5, pc, r1
    4824:	00000000 	andeq	r0, r0, r0
    4828:	e0000000 	and	r0, r0, r0
    482c:	ea00000f 	b	4870 <__Stack_Size+0x4470>
    4830:	0100000f 	tsteq	r0, pc
    4834:	00005100 	andeq	r5, r0, r0, lsl #2
    4838:	00000000 	andeq	r0, r0, r0
    483c:	0fda0000 	svceq	0x00da0000
    4840:	10040000 	andne	r0, r4, r0
    4844:	00010000 	andeq	r0, r1, r0
    4848:	00000050 	andeq	r0, r0, r0, asr r0
    484c:	00000000 	andeq	r0, r0, r0
    4850:	000fd000 	andeq	sp, pc, r0
    4854:	000fdc00 	andeq	sp, pc, r0, lsl #24
    4858:	0c000600 	stceq	6, cr0, [r0], {-0}
    485c:	3b9aca00 	blcc	fe6b7064 <SCS_BASE+0x1e6a9064>
    4860:	000fdc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    4864:	00100400 	andseq	r0, r0, r0, lsl #8
    4868:	52000100 	andpl	r0, r0, #0, 2
	...
    4874:	00000fda 	ldrdeq	r0, [r0], -sl
    4878:	00000fdc 	ldrdeq	r0, [r0], -ip
    487c:	9f310002 	svcls	0x00310002
    4880:	00000fdc 	ldrdeq	r0, [r0], -ip
    4884:	00000ff2 	strdeq	r0, [r0], -r2
    4888:	01730003 	cmneq	r3, r3
    488c:	000ff29f 	muleq	pc, pc, r2	; <UNPREDICTABLE>
    4890:	000ffa00 	andeq	pc, pc, r0, lsl #20
    4894:	73000300 	movwvc	r0, #768	; 0x300
    4898:	10029f00 	andne	r9, r2, r0, lsl #30
    489c:	10040000 	andne	r0, r4, r0
    48a0:	00020000 	andeq	r0, r2, r0
    48a4:	10049f30 	andne	r9, r4, r0, lsr pc
    48a8:	100c0000 	andne	r0, ip, r0
    48ac:	00050000 	andeq	r0, r5, r0
    48b0:	1c00723b 	sfmne	f7, 4, [r0], {59}	; 0x3b
    48b4:	00100c9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    48b8:	00100e00 	andseq	r0, r0, r0, lsl #28
    48bc:	3c000500 	cfstr32cc	mvfx0, [r0], {-0}
    48c0:	9f1c0072 	svcls	0x001c0072
    48c4:	0000100e 	andeq	r1, r0, lr
    48c8:	00001012 	andeq	r1, r0, r2, lsl r0
    48cc:	723c0005 	eorsvc	r0, ip, #5
    48d0:	1e9f1c01 	cdpne	12, 9, cr1, cr15, cr1, {0}
    48d4:	3c000010 	stccc	0, cr0, [r0], {16}
    48d8:	05000010 	streq	r0, [r0, #-16]
    48dc:	00723b00 	rsbseq	r3, r2, r0, lsl #22
    48e0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    48e4:	00000000 	andeq	r0, r0, r0
    48e8:	10260000 	eorne	r0, r6, r0
    48ec:	102c0000 	eorne	r0, ip, r0
    48f0:	00060000 	andeq	r0, r6, r0
    48f4:	037d0073 	cmneq	sp, #115	; 0x73
    48f8:	102c9f1c 	eorne	r9, ip, ip, lsl pc
    48fc:	10300000 	eorsne	r0, r0, r0
    4900:	00060000 	andeq	r0, r6, r0
    4904:	037d7f73 	cmneq	sp, #460	; 0x1cc
    4908:	10309f1c 	eorsne	r9, r0, ip, lsl pc
    490c:	103c0000 	eorsne	r0, ip, r0
    4910:	00060000 	andeq	r0, r6, r0
    4914:	037d0073 	cmneq	sp, #115	; 0x73
    4918:	00009f1c 	andeq	r9, r0, ip, lsl pc
    491c:	00000000 	andeq	r0, r0, r0
    4920:	103c0000 	eorsne	r0, ip, r0
    4924:	108c0000 	addne	r0, ip, r0
    4928:	00010000 	andeq	r0, r1, r0
    492c:	00108c50 	andseq	r8, r0, r0, asr ip
    4930:	0010ba00 	andseq	fp, r0, r0, lsl #20
    4934:	f3000400 	vshl.u8	d0, d0, d0
    4938:	009f5001 	addseq	r5, pc, r1
    493c:	00000000 	andeq	r0, r0, r0
    4940:	ba000000 	blt	4948 <__Stack_Size+0x4548>
    4944:	da000010 	ble	498c <__Stack_Size+0x458c>
    4948:	01000010 	tsteq	r0, r0, lsl r0
    494c:	10da5000 	sbcsne	r5, sl, r0
    4950:	11080000 	mrsne	r0, (UNDEF: 8)
    4954:	00040000 	andeq	r0, r4, r0
    4958:	9f5001f3 	svcls	0x005001f3
	...
    4964:	00001128 	andeq	r1, r0, r8, lsr #2
    4968:	00001130 	andeq	r1, r0, r0, lsr r1
    496c:	30500001 	subscc	r0, r0, r1
    4970:	60000011 	andvs	r0, r0, r1, lsl r0
    4974:	01000011 	tsteq	r0, r1, lsl r0
    4978:	11605600 	cmnne	r0, r0, lsl #12
    497c:	11640000 	cmnne	r4, r0
    4980:	00040000 	andeq	r0, r4, r0
    4984:	9f5001f3 	svcls	0x005001f3
	...
    4990:	00001128 	andeq	r1, r0, r8, lsr #2
    4994:	00001130 	andeq	r1, r0, r0, lsr r1
    4998:	30510001 	subscc	r0, r1, r1
    499c:	64000011 	strvs	r0, [r0], #-17
    49a0:	04000011 	streq	r0, [r0], #-17
    49a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    49a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49ac:	00000000 	andeq	r0, r0, r0
    49b0:	00112800 	andseq	r2, r1, r0, lsl #16
    49b4:	00113000 	andseq	r3, r1, r0
    49b8:	30000200 	andcc	r0, r0, r0, lsl #4
    49bc:	0011309f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    49c0:	00115800 	andseq	r5, r1, r0, lsl #16
    49c4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    49c8:	00001158 	andeq	r1, r0, r8, asr r1
    49cc:	0000115a 	andeq	r1, r0, sl, asr r1
    49d0:	01740003 	cmneq	r4, r3
    49d4:	00115a9f 	mulseq	r1, pc, sl	; <UNPREDICTABLE>
    49d8:	00115c00 	andseq	r5, r1, r0, lsl #24
    49dc:	74000300 	strvc	r0, [r0], #-768	; 0x300
    49e0:	115c9f00 	cmpne	ip, r0, lsl #30
    49e4:	11600000 	cmnne	r0, r0
    49e8:	00010000 	andeq	r0, r1, r0
    49ec:	00000054 	andeq	r0, r0, r4, asr r0
    49f0:	00000000 	andeq	r0, r0, r0
    49f4:	00113600 	andseq	r3, r1, r0, lsl #12
    49f8:	00115c00 	andseq	r5, r1, r0, lsl #24
    49fc:	31000200 	mrscc	r0, R8_usr
    4a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	00113600 	andseq	r3, r1, r0, lsl #12
    4a0c:	00115c00 	andseq	r5, r1, r0, lsl #24
    4a10:	34000200 	strcc	r0, [r0], #-512	; 0x200
    4a14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a18:	00000000 	andeq	r0, r0, r0
    4a1c:	00116400 	andseq	r6, r1, r0, lsl #8
    4a20:	0011a600 	andseq	sl, r1, r0, lsl #12
    4a24:	50000100 	andpl	r0, r0, r0, lsl #2
    4a28:	000011a6 	andeq	r1, r0, r6, lsr #3
    4a2c:	000011a8 	andeq	r1, r0, r8, lsr #3
    4a30:	01f30004 	mvnseq	r0, r4
    4a34:	11a89f50 			; <UNDEFINED> instruction: 0x11a89f50
    4a38:	11aa0000 			; <UNDEFINED> instruction: 0x11aa0000
    4a3c:	00010000 	andeq	r0, r1, r0
    4a40:	0011aa50 	andseq	sl, r1, r0, asr sl
    4a44:	0011b000 	andseq	fp, r1, r0
    4a48:	f3000400 	vshl.u8	d0, d0, d0
    4a4c:	009f5001 	addseq	r5, pc, r1
    4a50:	00000000 	andeq	r0, r0, r0
    4a54:	64000000 	strvs	r0, [r0], #-0
    4a58:	68000011 	stmdavs	r0, {r0, r4}
    4a5c:	02000011 	andeq	r0, r0, #17
    4a60:	6a9f3000 	bvs	fe7d0a68 <SCS_BASE+0x1e7c2a68>
    4a64:	98000011 	stmdals	r0, {r0, r4}
    4a68:	01000011 	tsteq	r0, r1, lsl r0
    4a6c:	11a45200 			; <UNDEFINED> instruction: 0x11a45200
    4a70:	11b00000 	movsne	r0, r0
    4a74:	00010000 	andeq	r0, r1, r0
    4a78:	00000052 	andeq	r0, r0, r2, asr r0
    4a7c:	00000000 	andeq	r0, r0, r0
    4a80:	0011ca00 	andseq	ip, r1, r0, lsl #20
    4a84:	0011de00 	andseq	sp, r1, r0, lsl #28
    4a88:	50000100 	andpl	r0, r0, r0, lsl #2
    4a8c:	000011de 	ldrdeq	r1, [r0], -lr
    4a90:	00001244 	andeq	r1, r0, r4, asr #4
    4a94:	00560001 	subseq	r0, r6, r1
    4a98:	00000000 	andeq	r0, r0, r0
    4a9c:	e2000000 	and	r0, r0, #0
    4aa0:	48000011 	stmdami	r0, {r0, r4}
    4aa4:	02000012 	andeq	r0, r0, #18
    4aa8:	009f3100 	addseq	r3, pc, r0, lsl #2
    4aac:	00000000 	andeq	r0, r0, r0
    4ab0:	e2000000 	and	r0, r0, #0
    4ab4:	48000011 	stmdami	r0, {r0, r4}
    4ab8:	02000012 	andeq	r0, r0, #18
    4abc:	009f3500 	addseq	r3, pc, r0, lsl #10
    4ac0:	00000000 	andeq	r0, r0, r0
    4ac4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4ac8:	5e000012 	mcrpl	0, 0, r0, cr0, cr2, {0}
    4acc:	01000012 	tsteq	r0, r2, lsl r0
    4ad0:	125e5000 	subsne	r5, lr, #0
    4ad4:	12920000 	addsne	r0, r2, #0
    4ad8:	00040000 	andeq	r0, r4, r0
    4adc:	9f5001f3 	svcls	0x005001f3
	...
    4ae8:	0000125c 	andeq	r1, r0, ip, asr r2
    4aec:	0000125e 	andeq	r1, r0, lr, asr r2
    4af0:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    4af4:	72000012 	andvc	r0, r0, #18
    4af8:	01000012 	tsteq	r0, r2, lsl r0
    4afc:	12725300 	rsbsne	r5, r2, #0, 6
    4b00:	12850000 	addne	r0, r5, #0
    4b04:	00040000 	andeq	r0, r4, r0
    4b08:	9f200073 	svcls	0x00200073
    4b0c:	00001285 	andeq	r1, r0, r5, lsl #5
    4b10:	00001292 	muleq	r0, r2, r2
    4b14:	01f30004 	mvnseq	r0, r4
    4b18:	00009f50 	andeq	r9, r0, r0, asr pc
    4b1c:	00000000 	andeq	r0, r0, r0
    4b20:	125e0000 	subsne	r0, lr, #0
    4b24:	12660000 	rsbne	r0, r6, #0
    4b28:	00010000 	andeq	r0, r1, r0
    4b2c:	00126650 	andseq	r6, r2, r0, asr r6
    4b30:	00127a00 	andseq	r7, r2, r0, lsl #20
    4b34:	70000400 	andvc	r0, r0, r0, lsl #8
    4b38:	009f2000 	addseq	r2, pc, r0
    4b3c:	00000000 	andeq	r0, r0, r0
    4b40:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4b44:	ba000012 	blt	4b94 <__Stack_Size+0x4794>
    4b48:	01000012 	tsteq	r0, r2, lsl r0
    4b4c:	00005000 	andeq	r5, r0, r0
    4b50:	00000000 	andeq	r0, r0, r0
    4b54:	133e0000 	teqne	lr, #0
    4b58:	134e0000 	movtne	r0, #57344	; 0xe000
    4b5c:	00090000 	andeq	r0, r9, r0
    4b60:	000a0c03 	andeq	r0, sl, r3, lsl #24
    4b64:	20019420 	andcs	r9, r1, r0, lsr #8
    4b68:	00134e9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    4b6c:	00136c00 	andseq	r6, r3, r0, lsl #24
    4b70:	03000900 	movweq	r0, #2304	; 0x900
    4b74:	20000a0e 	andcs	r0, r0, lr, lsl #20
    4b78:	9f200194 	svcls	0x00200194
	...
    4b84:	000012cc 	andeq	r1, r0, ip, asr #5
    4b88:	000012e2 	andeq	r1, r0, r2, ror #5
    4b8c:	e2520001 	subs	r0, r2, #1
    4b90:	e6000012 			; <UNDEFINED> instruction: 0xe6000012
    4b94:	01000012 	tsteq	r0, r2, lsl r0
    4b98:	12e65300 	rscne	r5, r6, #0, 6
    4b9c:	12ea0000 	rscne	r0, sl, #0
    4ba0:	00030000 	andeq	r0, r3, r0
    4ba4:	ea9f7f73 	b	fe7e4978 <SCS_BASE+0x1e7d6978>
    4ba8:	ee000012 	mcr	0, 0, r0, cr0, cr2, {0}
    4bac:	01000012 	tsteq	r0, r2, lsl r0
    4bb0:	12ee5300 	rscne	r5, lr, #0, 6
    4bb4:	12f00000 	rscsne	r0, r0, #0
    4bb8:	00010000 	andeq	r0, r1, r0
    4bbc:	00130452 	andseq	r0, r3, r2, asr r4
    4bc0:	00132000 	andseq	r2, r3, r0
    4bc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    4bd0:	00001304 	andeq	r1, r0, r4, lsl #6
    4bd4:	00001306 	andeq	r1, r0, r6, lsl #6
    4bd8:	06530001 	ldrbeq	r0, [r3], -r1
    4bdc:	16000013 			; <UNDEFINED> instruction: 0x16000013
    4be0:	01000013 	tsteq	r0, r3, lsl r0
    4be4:	13165200 	tstne	r6, #0, 4
    4be8:	131c0000 	tstne	ip, #0
    4bec:	00030000 	andeq	r0, r3, r0
    4bf0:	1c9f7f72 	ldcne	15, cr7, [pc], {114}	; 0x72
    4bf4:	24000013 	strcs	r0, [r0], #-19
    4bf8:	01000013 	tsteq	r0, r3, lsl r0
    4bfc:	00005200 	andeq	r5, r0, r0, lsl #4
    4c00:	00000000 	andeq	r0, r0, r0
    4c04:	13d60000 	bicsne	r0, r6, #0
    4c08:	13dc0000 	bicsne	r0, ip, #0
    4c0c:	00020000 	andeq	r0, r2, r0
    4c10:	00009f31 	andeq	r9, r0, r1, lsr pc
    4c14:	00000000 	andeq	r0, r0, r0
    4c18:	13d60000 	bicsne	r0, r6, #0
    4c1c:	13dc0000 	bicsne	r0, ip, #0
    4c20:	00020000 	andeq	r0, r2, r0
    4c24:	00009f36 	andeq	r9, r0, r6, lsr pc
    4c28:	00000000 	andeq	r0, r0, r0
    4c2c:	14ae0000 	strtne	r0, [lr], #0
    4c30:	14b00000 	ldrtne	r0, [r0], #0
    4c34:	00010000 	andeq	r0, r1, r0
    4c38:	0014b050 	andseq	fp, r4, r0, asr r0
    4c3c:	0014dc00 	andseq	sp, r4, r0, lsl #24
    4c40:	54000100 	strpl	r0, [r0], #-256	; 0x100
    4c44:	000014e2 	andeq	r1, r0, r2, ror #9
    4c48:	000014e4 	andeq	r1, r0, r4, ror #9
    4c4c:	e4500001 	ldrb	r0, [r0], #-1
    4c50:	2e000014 	mcrcs	0, 0, r0, cr0, cr4, {0}
    4c54:	01000015 	tsteq	r0, r5, lsl r0
    4c58:	00005400 	andeq	r5, r0, r0, lsl #8
    4c5c:	00000000 	andeq	r0, r0, r0
    4c60:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    4c64:	182e0000 	stmdane	lr!, {}	; <UNPREDICTABLE>
    4c68:	00010000 	andeq	r0, r1, r0
    4c6c:	00182e50 	andseq	r2, r8, r0, asr lr
    4c70:	00184400 	andseq	r4, r8, r0, lsl #8
    4c74:	f3000400 	vshl.u8	d0, d0, d0
    4c78:	009f5001 	addseq	r5, pc, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	44000000 	strmi	r0, [r0], #-0
    4c84:	4e000018 	mcrmi	0, 0, r0, cr0, cr8, {0}
    4c88:	01000018 	tsteq	r0, r8, lsl r0
    4c8c:	184e5000 	stmdane	lr, {ip, lr}^
    4c90:	18720000 	ldmdane	r2!, {}^	; <UNPREDICTABLE>
    4c94:	00040000 	andeq	r0, r4, r0
    4c98:	9f5001f3 	svcls	0x005001f3
	...
    4ca4:	0000184e 	andeq	r1, r0, lr, asr #16
    4ca8:	0000185d 	andeq	r1, r0, sp, asr r8
    4cac:	62500001 	subsvs	r0, r0, #1
    4cb0:	71000018 	tstvc	r0, r8, lsl r0
    4cb4:	01000018 	tsteq	r0, r8, lsl r0
    4cb8:	00005000 	andeq	r5, r0, r0
    4cbc:	00000000 	andeq	r0, r0, r0
    4cc0:	18720000 	ldmdane	r2!, {}^	; <UNPREDICTABLE>
    4cc4:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    4cc8:	00010000 	andeq	r0, r1, r0
    4ccc:	00187850 	andseq	r7, r8, r0, asr r8
    4cd0:	00188600 	andseq	r8, r8, r0, lsl #12
    4cd4:	f3000400 	vshl.u8	d0, d0, d0
    4cd8:	009f5001 	addseq	r5, pc, r1
    4cdc:	00000000 	andeq	r0, r0, r0
    4ce0:	86000000 	strhi	r0, [r0], -r0
    4ce4:	8e000018 	mcrhi	0, 0, r0, cr0, cr8, {0}
    4ce8:	01000018 	tsteq	r0, r8, lsl r0
    4cec:	188e5000 	stmne	lr, {ip, lr}
    4cf0:	18e80000 	stmiane	r8!, {}^	; <UNPREDICTABLE>
    4cf4:	00040000 	andeq	r0, r4, r0
    4cf8:	9f5001f3 	svcls	0x005001f3
	...
    4d04:	00001886 	andeq	r1, r0, r6, lsl #17
    4d08:	00001893 	muleq	r0, r3, r8
    4d0c:	93510001 	cmpls	r1, #1
    4d10:	e2000018 	and	r0, r0, #24
    4d14:	01000018 	tsteq	r0, r8, lsl r0
    4d18:	18e25500 	stmiane	r2!, {r8, sl, ip, lr}^
    4d1c:	18e80000 	stmiane	r8!, {}^	; <UNPREDICTABLE>
    4d20:	00040000 	andeq	r0, r4, r0
    4d24:	9f5101f3 	svcls	0x005101f3
	...
    4d30:	000018ba 			; <UNDEFINED> instruction: 0x000018ba
    4d34:	000018de 	ldrdeq	r1, [r0], -lr
    4d38:	9f3a0002 	svcls	0x003a0002
	...
    4d44:	00001908 	andeq	r1, r0, r8, lsl #18
    4d48:	0000190d 	andeq	r1, r0, sp, lsl #18
    4d4c:	0d500001 	ldcleq	0, cr0, [r0, #-4]
    4d50:	12000019 	andne	r0, r0, #25
    4d54:	04000019 	streq	r0, [r0], #-25
    4d58:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d60:	00000000 	andeq	r0, r0, r0
    4d64:	00190800 	andseq	r0, r9, r0, lsl #16
    4d68:	00190d00 	andseq	r0, r9, r0, lsl #26
    4d6c:	51000100 	mrspl	r0, (UNDEF: 16)
    4d70:	0000190d 	andeq	r1, r0, sp, lsl #18
    4d74:	00001912 	andeq	r1, r0, r2, lsl r9
    4d78:	03f30006 	mvnseq	r0, #6
    4d7c:	9f2501f5 	svcls	0x002501f5
	...
    4d88:	00001912 	andeq	r1, r0, r2, lsl r9
    4d8c:	00001917 	andeq	r1, r0, r7, lsl r9
    4d90:	17500001 	ldrbne	r0, [r0, -r1]
    4d94:	30000019 	andcc	r0, r0, r9, lsl r0
    4d98:	04000019 	streq	r0, [r0], #-25
    4d9c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4da0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4da4:	00000000 	andeq	r0, r0, r0
    4da8:	00194600 	andseq	r4, r9, r0, lsl #12
    4dac:	00196200 	andseq	r6, r9, r0, lsl #4
    4db0:	30000200 	andcc	r0, r0, r0, lsl #4
    4db4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4dc0:	00001c00 	andeq	r1, r0, r0, lsl #24
    4dc4:	50000100 	andpl	r0, r0, r0, lsl #2
    4dc8:	0000001c 	andeq	r0, r0, ip, lsl r0
    4dcc:	00000028 	andeq	r0, r0, r8, lsr #32
    4dd0:	01f30004 	mvnseq	r0, r4
    4dd4:	00289f50 	eoreq	r9, r8, r0, asr pc
    4dd8:	002c0000 	eoreq	r0, ip, r0
    4ddc:	00010000 	andeq	r0, r1, r0
    4de0:	00002c50 	andeq	r2, r0, r0, asr ip
    4de4:	00003800 	andeq	r3, r0, r0, lsl #16
    4de8:	f3000400 	vshl.u8	d0, d0, d0
    4dec:	389f5001 	ldmcc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    4df0:	3c000000 	stccc	0, cr0, [r0], {-0}
    4df4:	01000000 	mrseq	r0, (UNDEF: 0)
    4df8:	003c5000 	eorseq	r5, ip, r0
    4dfc:	00500000 	subseq	r0, r0, r0
    4e00:	00040000 	andeq	r0, r4, r0
    4e04:	9f5001f3 	svcls	0x005001f3
    4e08:	00000050 	andeq	r0, r0, r0, asr r0
    4e0c:	00000058 	andeq	r0, r0, r8, asr r0
    4e10:	00500001 	subseq	r0, r0, r1
    4e14:	00000000 	andeq	r0, r0, r0
    4e18:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4e1c:	5a000000 	bpl	4e24 <__Stack_Size+0x4a24>
    4e20:	02000000 	andeq	r0, r0, #0
    4e24:	5a9f3000 	bpl	fe7d0e2c <SCS_BASE+0x1e7c2e2c>
    4e28:	60000000 	andvs	r0, r0, r0
    4e2c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4e30:	11007300 	mrsne	r7, LR_irq
    4e34:	1a43fdff 	bne	1104638 <__Stack_Size+0x1104238>
    4e38:	00006e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    4e3c:	00007400 	andeq	r7, r0, r0, lsl #8
    4e40:	53000100 	movwpl	r0, #256	; 0x100
    4e44:	00000074 	andeq	r0, r0, r4, ror r0
    4e48:	00000076 	andeq	r0, r0, r6, ror r0
    4e4c:	04700002 	ldrbteq	r0, [r0], #-2
    4e50:	00000076 	andeq	r0, r0, r6, ror r0
    4e54:	0000007c 	andeq	r0, r0, ip, ror r0
    4e58:	00740008 	rsbseq	r0, r4, r8
    4e5c:	47effd11 			; <UNDEFINED> instruction: 0x47effd11
    4e60:	007c9f1a 	rsbseq	r9, ip, sl, lsl pc
    4e64:	007e0000 	rsbseq	r0, lr, r0
    4e68:	00010000 	andeq	r0, r1, r0
    4e6c:	00007e53 	andeq	r7, r0, r3, asr lr
    4e70:	00008400 	andeq	r8, r0, r0, lsl #8
    4e74:	74000800 	strvc	r0, [r0], #-2048	; 0x800
    4e78:	effd1100 	svc	0x00fd1100
    4e7c:	849f1a47 	ldrhi	r1, [pc], #2631	; 4e84 <__Stack_Size+0x4a84>
    4e80:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    4e84:	01000000 	mrseq	r0, (UNDEF: 0)
    4e88:	00885300 	addeq	r5, r8, r0, lsl #6
    4e8c:	008a0000 	addeq	r0, sl, r0
    4e90:	00020000 	andeq	r0, r2, r0
    4e94:	008a0870 	addeq	r0, sl, r0, ror r8
    4e98:	00960000 	addseq	r0, r6, r0
    4e9c:	00010000 	andeq	r0, r1, r0
    4ea0:	00009652 	andeq	r9, r0, r2, asr r6
    4ea4:	0000a000 	andeq	sl, r0, r0
    4ea8:	53000100 	movwpl	r0, #256	; 0x100
	...
    4eb4:	00000058 	andeq	r0, r0, r8, asr r0
    4eb8:	00000090 	muleq	r0, r0, r0
    4ebc:	9f300002 	svcls	0x00300002
    4ec0:	00000090 	muleq	r0, r0, r0
    4ec4:	00000098 	muleq	r0, r8, r0
    4ec8:	10710007 	rsbsne	r0, r1, r7
    4ecc:	1c310194 	ldfnes	f0, [r1], #-592	; 0xfffffdb0
    4ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ed4:	00000000 	andeq	r0, r0, r0
    4ed8:	0000d600 	andeq	sp, r0, r0, lsl #12
    4edc:	0000d800 	andeq	sp, r0, r0, lsl #16
    4ee0:	51000100 	mrspl	r0, (UNDEF: 16)
    4ee4:	000000d8 	ldrdeq	r0, [r0], -r8
    4ee8:	000000e8 	andeq	r0, r0, r8, ror #1
    4eec:	01f30004 	mvnseq	r0, r4
    4ef0:	00009f51 	andeq	r9, r0, r1, asr pc
    4ef4:	00000000 	andeq	r0, r0, r0
    4ef8:	00d60000 	sbcseq	r0, r6, r0
    4efc:	00d80000 	sbcseq	r0, r8, r0
    4f00:	00020000 	andeq	r0, r2, r0
    4f04:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    4f08:	00de0000 	sbcseq	r0, lr, r0
    4f0c:	00010000 	andeq	r0, r1, r0
    4f10:	0000de51 	andeq	sp, r0, r1, asr lr
    4f14:	0000e800 	andeq	lr, r0, r0, lsl #16
    4f18:	f3000400 	vshl.u8	d0, d0, d0
    4f1c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4f20:	00000000 	andeq	r0, r0, r0
    4f24:	f2000000 	vhadd.s8	d0, d0, d0
    4f28:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    4f30:	00f45000 	rscseq	r5, r4, r0
    4f34:	00fa0000 	rscseq	r0, sl, r0
    4f38:	00040000 	andeq	r0, r4, r0
    4f3c:	9f5001f3 	svcls	0x005001f3
	...
    4f48:	000000f2 	strdeq	r0, [r0], -r2
    4f4c:	000000f4 	strdeq	r0, [r0], -r4
    4f50:	9f300002 	svcls	0x00300002
    4f54:	000000f4 	strdeq	r0, [r0], -r4
    4f58:	000000f8 	strdeq	r0, [r0], -r8
    4f5c:	00700007 	rsbseq	r0, r0, r7
    4f60:	2e301a38 	mrccs	10, 1, r1, cr0, cr8, {1}
    4f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f68:	00000000 	andeq	r0, r0, r0
    4f6c:	00010400 	andeq	r0, r1, r0, lsl #8
    4f70:	00010600 	andeq	r0, r1, r0, lsl #12
    4f74:	50000100 	andpl	r0, r0, r0, lsl #2
    4f78:	00000106 	andeq	r0, r0, r6, lsl #2
    4f7c:	0000010c 	andeq	r0, r0, ip, lsl #2
    4f80:	01f30004 	mvnseq	r0, r4
    4f84:	00009f50 	andeq	r9, r0, r0, asr pc
    4f88:	00000000 	andeq	r0, r0, r0
    4f8c:	01040000 	mrseq	r0, (UNDEF: 4)
    4f90:	01060000 	mrseq	r0, (UNDEF: 6)
    4f94:	00020000 	andeq	r0, r2, r0
    4f98:	01069f30 	tsteq	r6, r0, lsr pc
    4f9c:	010a0000 	mrseq	r0, (UNDEF: 10)
    4fa0:	00070000 	andeq	r0, r7, r0
    4fa4:	1a340070 	bne	d0516c <__Stack_Size+0xd04d6c>
    4fa8:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    4fac:	00000000 	andeq	r0, r0, r0
    4fb0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4fb4:	20000001 	andcs	r0, r0, r1
    4fb8:	01000001 	tsteq	r0, r1
    4fbc:	01205000 	teqeq	r0, r0
    4fc0:	01260000 	teqeq	r6, r0
    4fc4:	00040000 	andeq	r0, r4, r0
    4fc8:	9f5001f3 	svcls	0x005001f3
	...
    4fd4:	0000011e 	andeq	r0, r0, lr, lsl r1
    4fd8:	00000120 	andeq	r0, r0, r0, lsr #2
    4fdc:	9f300002 	svcls	0x00300002
    4fe0:	00000120 	andeq	r0, r0, r0, lsr #2
    4fe4:	00000124 	andeq	r0, r0, r4, lsr #2
    4fe8:	00700009 	rsbseq	r0, r0, r9
    4fec:	1a244240 	bne	9158f4 <__Stack_Size+0x9154f4>
    4ff0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    4ff4:	00000000 	andeq	r0, r0, r0
    4ff8:	26000000 	strcs	r0, [r0], -r0
    4ffc:	2a000001 	bcs	5008 <__Stack_Size+0x4c08>
    5000:	01000001 	tsteq	r0, r1
    5004:	012a5100 	teqeq	sl, r0, lsl #2
    5008:	01360000 	teqeq	r6, r0
    500c:	00040000 	andeq	r0, r4, r0
    5010:	9f5101f3 	svcls	0x005101f3
	...
    501c:	00000126 	andeq	r0, r0, r6, lsr #2
    5020:	00000128 	andeq	r0, r0, r8, lsr #2
    5024:	9f300002 	svcls	0x00300002
    5028:	00000128 	andeq	r0, r0, r8, lsr #2
    502c:	00000136 	andeq	r0, r0, r6, lsr r1
    5030:	00530001 	subseq	r0, r3, r1
    5034:	00000000 	andeq	r0, r0, r0
    5038:	26000000 	strcs	r0, [r0], -r0
    503c:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    5040:	02000001 	andeq	r0, r0, #1
    5044:	009f3000 	addseq	r3, pc, r0
    5048:	00000000 	andeq	r0, r0, r0
    504c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    5050:	88000001 	stmdahi	r0, {r0}
    5054:	01000001 	tsteq	r0, r1
    5058:	01885200 	orreq	r5, r8, r0, lsl #4
    505c:	01a00000 	moveq	r0, r0
    5060:	00040000 	andeq	r0, r4, r0
    5064:	9f5201f3 	svcls	0x005201f3
    5068:	000001a0 	andeq	r0, r0, r0, lsr #3
    506c:	000001a6 	andeq	r0, r0, r6, lsr #3
    5070:	a6520001 	ldrbge	r0, [r2], -r1
    5074:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    5078:	04000001 	streq	r0, [r0], #-1
    507c:	5201f300 	andpl	pc, r1, #0, 6
    5080:	0001be9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5084:	0001c000 	andeq	ip, r1, r0
    5088:	52000100 	andpl	r0, r0, #0, 2
    508c:	000001c0 	andeq	r0, r0, r0, asr #3
    5090:	000001d8 	ldrdeq	r0, [r0], -r8
    5094:	01f30004 	mvnseq	r0, r4
    5098:	00009f52 	andeq	r9, r0, r2, asr pc
    509c:	00000000 	andeq	r0, r0, r0
    50a0:	01480000 	mrseq	r0, (UNDEF: 72)
    50a4:	015c0000 	cmpeq	ip, r0
    50a8:	00010000 	andeq	r0, r1, r0
    50ac:	00015c53 	andeq	r5, r1, r3, asr ip
    50b0:	00016a00 	andeq	r6, r1, r0, lsl #20
    50b4:	f3000400 	vshl.u8	d0, d0, d0
    50b8:	6a9f5301 	bvs	fe7d9cc4 <SCS_BASE+0x1e7cbcc4>
    50bc:	80000001 	andhi	r0, r0, r1
    50c0:	01000001 	tsteq	r0, r1
    50c4:	01805300 	orreq	r5, r0, r0, lsl #6
    50c8:	01d80000 	bicseq	r0, r8, r0
    50cc:	00040000 	andeq	r0, r4, r0
    50d0:	9f5301f3 	svcls	0x005301f3
	...
    50dc:	00000148 	andeq	r0, r0, r8, asr #2
    50e0:	0000015e 	andeq	r0, r0, lr, asr r1
    50e4:	9f300002 	svcls	0x00300002
    50e8:	0000015e 	andeq	r0, r0, lr, asr r1
    50ec:	00000162 	andeq	r0, r0, r2, ror #2
    50f0:	62560001 	subsvs	r0, r6, #1
    50f4:	66000001 	strvs	r0, [r0], -r1
    50f8:	01000001 	tsteq	r0, r1
    50fc:	01665500 	cmneq	r6, r0, lsl #10
    5100:	016a0000 	cmneq	sl, r0
    5104:	00010000 	andeq	r0, r1, r0
    5108:	00016a54 	andeq	r6, r1, r4, asr sl
    510c:	00017800 	andeq	r7, r1, r0, lsl #16
    5110:	30000200 	andcc	r0, r0, r0, lsl #4
    5114:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5118:	00017c00 	andeq	r7, r1, r0, lsl #24
    511c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5120:	0000017c 	andeq	r0, r0, ip, ror r1
    5124:	00000180 	andeq	r0, r0, r0, lsl #3
    5128:	80550001 	subshi	r0, r5, r1
    512c:	82000001 	andhi	r0, r0, #1
    5130:	01000001 	tsteq	r0, r1
    5134:	01965300 	orrseq	r5, r6, r0, lsl #6
    5138:	019a0000 	orrseq	r0, sl, r0
    513c:	00010000 	andeq	r0, r1, r0
    5140:	00019a54 	andeq	r9, r1, r4, asr sl
    5144:	00019c00 	andeq	r9, r1, r0, lsl #24
    5148:	53000100 	movwpl	r0, #256	; 0x100
    514c:	0000019c 	muleq	r0, ip, r1
    5150:	000001a0 	andeq	r0, r0, r0, lsr #3
    5154:	b4520001 	ldrblt	r0, [r2], #-1
    5158:	b8000001 	stmdalt	r0, {r0}
    515c:	01000001 	tsteq	r0, r1
    5160:	01b85400 			; <UNDEFINED> instruction: 0x01b85400
    5164:	01ba0000 			; <UNDEFINED> instruction: 0x01ba0000
    5168:	00010000 	andeq	r0, r1, r0
    516c:	0001ba53 	andeq	fp, r1, r3, asr sl
    5170:	0001be00 	andeq	fp, r1, r0, lsl #28
    5174:	52000100 	andpl	r0, r0, #0, 2
    5178:	000001ce 	andeq	r0, r0, lr, asr #3
    517c:	000001d2 	ldrdeq	r0, [r0], -r2
    5180:	d2540001 	subsle	r0, r4, #1
    5184:	d4000001 	strle	r0, [r0], #-1
    5188:	01000001 	tsteq	r0, r1
    518c:	01d45300 	bicseq	r5, r4, r0, lsl #6
    5190:	01d80000 	bicseq	r0, r8, r0
    5194:	00010000 	andeq	r0, r1, r0
    5198:	00000052 	andeq	r0, r0, r2, asr r0
    519c:	00000000 	andeq	r0, r0, r0
    51a0:	00014800 	andeq	r4, r1, r0, lsl #16
    51a4:	00015e00 	andeq	r5, r1, r0, lsl #28
    51a8:	30000200 	andcc	r0, r0, r0, lsl #4
    51ac:	00015e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    51b0:	00016200 	andeq	r6, r1, r0, lsl #4
    51b4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    51b8:	0000016a 	andeq	r0, r0, sl, ror #2
    51bc:	00000178 	andeq	r0, r0, r8, ror r1
    51c0:	9f300002 	svcls	0x00300002
	...
    51cc:	000001ea 	andeq	r0, r0, sl, ror #3
    51d0:	000001ec 	andeq	r0, r0, ip, ror #3
    51d4:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    51d8:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    51dc:	04000001 	streq	r0, [r0], #-1
    51e0:	5001f300 	andpl	pc, r1, r0, lsl #6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00022000 	andeq	r2, r2, r0
    51f0:	00022800 	andeq	r2, r2, r0, lsl #16
    51f4:	51000100 	mrspl	r0, (UNDEF: 16)
    51f8:	00000228 	andeq	r0, r0, r8, lsr #4
    51fc:	0000022c 	andeq	r0, r0, ip, lsr #4
    5200:	01f30004 	mvnseq	r0, r4
    5204:	00009f51 	andeq	r9, r0, r1, asr pc
    5208:	00000000 	andeq	r0, r0, r0
    520c:	02200000 	eoreq	r0, r0, #0
    5210:	02220000 	eoreq	r0, r2, #0
    5214:	00020000 	andeq	r0, r2, r0
    5218:	02229f30 	eoreq	r9, r2, #48, 30	; 0xc0
    521c:	02280000 	eoreq	r0, r8, #0
    5220:	00010000 	andeq	r0, r1, r0
    5224:	00022853 	andeq	r2, r2, r3, asr r8
    5228:	00022c00 	andeq	r2, r2, r0, lsl #24
    522c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5238:	00000250 	andeq	r0, r0, r0, asr r2
    523c:	00000252 	andeq	r0, r0, r2, asr r2
    5240:	52500001 	subspl	r0, r0, #1
    5244:	58000002 	stmdapl	r0, {r1}
    5248:	04000002 	streq	r0, [r0], #-2
    524c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5250:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5254:	00000000 	andeq	r0, r0, r0
    5258:	00025000 	andeq	r5, r2, r0
    525c:	00025200 	andeq	r5, r2, r0, lsl #4
    5260:	30000200 	andcc	r0, r0, r0, lsl #4
    5264:	0002529f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    5268:	00025600 	andeq	r5, r2, r0, lsl #12
    526c:	70000900 	andvc	r0, r0, r0, lsl #18
    5270:	24414000 	strbcs	r4, [r1], #-0
    5274:	9f2e301a 	svcls	0x002e301a
	...
    5280:	00000258 	andeq	r0, r0, r8, asr r2
    5284:	000002a8 	andeq	r0, r0, r8, lsr #5
    5288:	a8510001 	ldmdage	r1, {r0}^
    528c:	b4000002 	strlt	r0, [r0], #-2
    5290:	04000002 	streq	r0, [r0], #-2
    5294:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5298:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    529c:	00000000 	andeq	r0, r0, r0
    52a0:	00025800 	andeq	r5, r2, r0, lsl #16
    52a4:	0002a400 	andeq	sl, r2, r0, lsl #8
    52a8:	52000100 	andpl	r0, r0, #0, 2
    52ac:	000002a4 	andeq	r0, r0, r4, lsr #5
    52b0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    52b4:	01f30004 	mvnseq	r0, r4
    52b8:	00009f52 	andeq	r9, r0, r2, asr pc
    52bc:	00000000 	andeq	r0, r0, r0
    52c0:	02580000 	subseq	r0, r8, #0
    52c4:	026c0000 	rsbeq	r0, ip, #0
    52c8:	00010000 	andeq	r0, r1, r0
    52cc:	00026c53 	andeq	r6, r2, r3, asr ip
    52d0:	00027a00 	andeq	r7, r2, r0, lsl #20
    52d4:	f3000400 	vshl.u8	d0, d0, d0
    52d8:	7a9f5301 	bvc	fe7d9ee4 <SCS_BASE+0x1e7cbee4>
    52dc:	90000002 	andls	r0, r0, r2
    52e0:	01000002 	tsteq	r0, r2
    52e4:	02905300 	addseq	r5, r0, #0, 6
    52e8:	02b40000 	adcseq	r0, r4, #0
    52ec:	00040000 	andeq	r0, r4, r0
    52f0:	9f5301f3 	svcls	0x005301f3
	...
    52fc:	00000258 	andeq	r0, r0, r8, asr r2
    5300:	0000026e 	andeq	r0, r0, lr, ror #4
    5304:	9f300002 	svcls	0x00300002
    5308:	0000026e 	andeq	r0, r0, lr, ror #4
    530c:	00000272 	andeq	r0, r0, r2, ror r2
    5310:	72560001 	subsvc	r0, r6, #1
    5314:	76000002 	strvc	r0, [r0], -r2
    5318:	01000002 	tsteq	r0, r2
    531c:	02765500 	rsbseq	r5, r6, #0, 10
    5320:	027a0000 	rsbseq	r0, sl, #0
    5324:	00010000 	andeq	r0, r1, r0
    5328:	00027a54 	andeq	r7, r2, r4, asr sl
    532c:	00028800 	andeq	r8, r2, r0, lsl #16
    5330:	30000200 	andcc	r0, r0, r0, lsl #4
    5334:	0002889f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    5338:	00028c00 	andeq	r8, r2, r0, lsl #24
    533c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5340:	0000028c 	andeq	r0, r0, ip, lsl #5
    5344:	00000290 	muleq	r0, r0, r2
    5348:	90550001 	subsls	r0, r5, r1
    534c:	92000002 	andls	r0, r0, #2
    5350:	01000002 	tsteq	r0, r2
    5354:	02945300 	addseq	r5, r4, #0, 6
    5358:	02b00000 	adcseq	r0, r0, #0
    535c:	00010000 	andeq	r0, r1, r0
    5360:	0002b054 	andeq	fp, r2, r4, asr r0
    5364:	0002b400 	andeq	fp, r2, r0, lsl #8
    5368:	53000100 	movwpl	r0, #256	; 0x100
	...
    5374:	00000258 	andeq	r0, r0, r8, asr r2
    5378:	0000026e 	andeq	r0, r0, lr, ror #4
    537c:	9f300002 	svcls	0x00300002
    5380:	0000026e 	andeq	r0, r0, lr, ror #4
    5384:	00000272 	andeq	r0, r0, r2, ror r2
    5388:	7a550001 	bvc	1545394 <__Stack_Size+0x1544f94>
    538c:	88000002 	stmdahi	r0, {r1}
    5390:	02000002 	andeq	r0, r0, #2
    5394:	a29f3000 	addsge	r3, pc, #0
    5398:	a6000002 	strge	r0, [r0], -r2
    539c:	05000002 	streq	r0, [r0, #-2]
    53a0:	00734f00 	rsbseq	r4, r3, r0, lsl #30
    53a4:	02a69f24 	adceq	r9, r6, #36, 30	; 0x90
    53a8:	02ac0000 	adceq	r0, ip, #0
    53ac:	00010000 	andeq	r0, r1, r0
    53b0:	00000052 	andeq	r0, r0, r2, asr r0
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	00025800 	andeq	r5, r2, r0, lsl #16
    53bc:	00029400 	andeq	r9, r2, r0, lsl #8
    53c0:	30000200 	andcc	r0, r0, r0, lsl #4
    53c4:	0002949f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    53c8:	0002ac00 	andeq	sl, r2, r0, lsl #24
    53cc:	74000900 	strvc	r0, [r0], #-2304	; 0x900
    53d0:	24414800 	strbcs	r4, [r1], #-2048	; 0x800
    53d4:	9f25441a 	svcls	0x0025441a
	...
    53e0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    53e4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    53e8:	b8510001 	ldmdalt	r1, {r0}^
    53ec:	c4000002 	strgt	r0, [r0], #-2
    53f0:	04000002 	streq	r0, [r0], #-2
    53f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    53f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    53fc:	00000000 	andeq	r0, r0, r0
    5400:	0002b400 	andeq	fp, r2, r0, lsl #8
    5404:	0002b600 	andeq	fp, r2, r0, lsl #12
    5408:	30000200 	andcc	r0, r0, r0, lsl #4
    540c:	0002b69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    5410:	0002c400 	andeq	ip, r2, r0, lsl #8
    5414:	53000100 	movwpl	r0, #256	; 0x100
	...
    5420:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    5424:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    5428:	9f300002 	svcls	0x00300002
	...
    5434:	000002c8 	andeq	r0, r0, r8, asr #5
    5438:	000002cc 	andeq	r0, r0, ip, asr #5
    543c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5440:	d0000002 	andle	r0, r0, r2
    5444:	04000002 	streq	r0, [r0], #-2
    5448:	5001f300 	andpl	pc, r1, r0, lsl #6
    544c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5450:	00000000 	andeq	r0, r0, r0
    5454:	0002c800 	andeq	ip, r2, r0, lsl #16
    5458:	0002ca00 	andeq	ip, r2, r0, lsl #20
    545c:	51000100 	mrspl	r0, (UNDEF: 16)
    5460:	000002ca 	andeq	r0, r0, sl, asr #5
    5464:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5468:	01f30004 	mvnseq	r0, r4
    546c:	00009f51 	andeq	r9, r0, r1, asr pc
    5470:	00000000 	andeq	r0, r0, r0
    5474:	02d00000 	sbcseq	r0, r0, #0
    5478:	02dc0000 	sbcseq	r0, ip, #0
    547c:	00010000 	andeq	r0, r1, r0
    5480:	0002dc51 	andeq	sp, r2, r1, asr ip
    5484:	0002e000 	andeq	lr, r2, r0
    5488:	f3000400 	vshl.u8	d0, d0, d0
    548c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5490:	00000000 	andeq	r0, r0, r0
    5494:	d0000000 	andle	r0, r0, r0
    5498:	d2000002 	andle	r0, r0, #2
    549c:	02000002 	andeq	r0, r0, #2
    54a0:	d29f3000 	addsle	r3, pc, #0
    54a4:	d6000002 	strle	r0, [r0], -r2
    54a8:	01000002 	tsteq	r0, r2
    54ac:	02da5300 	sbcseq	r5, sl, #0, 6
    54b0:	02dc0000 	sbcseq	r0, ip, #0
    54b4:	00010000 	andeq	r0, r1, r0
    54b8:	0002dc53 	andeq	sp, r2, r3, asr ip
    54bc:	0002e000 	andeq	lr, r2, r0
    54c0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    54cc:	000002e6 	andeq	r0, r0, r6, ror #5
    54d0:	000002ee 	andeq	r0, r0, lr, ror #5
    54d4:	ee510001 	cdp	0, 5, cr0, cr1, cr1, {0}
    54d8:	f2000002 	vhadd.s8	d0, d0, d2
    54dc:	04000002 	streq	r0, [r0], #-2
    54e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    54e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	0002e600 	andeq	lr, r2, r0, lsl #12
    54f0:	0002e800 	andeq	lr, r2, r0, lsl #16
    54f4:	30000200 	andcc	r0, r0, r0, lsl #4
    54f8:	0002e89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    54fc:	0002ee00 	andeq	lr, r2, r0, lsl #28
    5500:	53000100 	movwpl	r0, #256	; 0x100
    5504:	000002ee 	andeq	r0, r0, lr, ror #5
    5508:	000002f2 	strdeq	r0, [r0], -r2
    550c:	00510001 	subseq	r0, r1, r1
    5510:	00000000 	andeq	r0, r0, r0
    5514:	0c000000 	stceq	0, cr0, [r0], {-0}
    5518:	16000003 	strne	r0, [r0], -r3
    551c:	01000003 	tsteq	r0, r3
    5520:	03165000 	tsteq	r6, #0
    5524:	03180000 	tsteq	r8, #0
    5528:	00040000 	andeq	r0, r4, r0
    552c:	9f5001f3 	svcls	0x005001f3
	...
    5538:	0000030c 	andeq	r0, r0, ip, lsl #6
    553c:	0000030e 	andeq	r0, r0, lr, lsl #6
    5540:	9f300002 	svcls	0x00300002
    5544:	0000030e 	andeq	r0, r0, lr, lsl #6
    5548:	00000318 	andeq	r0, r0, r8, lsl r3
    554c:	0071000b 	rsbseq	r0, r1, fp
    5550:	731aff08 	tstvc	sl, #8, 30
    5554:	2e301a00 	vaddcs.f32	s2, s0, s0
    5558:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    555c:	00000000 	andeq	r0, r0, r0
    5560:	00031800 	andeq	r1, r3, r0, lsl #16
    5564:	00031a00 	andeq	r1, r3, r0, lsl #20
    5568:	51000100 	mrspl	r0, (UNDEF: 16)
    556c:	0000031a 	andeq	r0, r0, sl, lsl r3
    5570:	0000031e 	andeq	r0, r0, lr, lsl r3
    5574:	01f30004 	mvnseq	r0, r4
    5578:	00009f51 	andeq	r9, r0, r1, asr pc
    557c:	00000000 	andeq	r0, r0, r0
    5580:	031e0000 	tsteq	lr, #0
    5584:	03220000 	teqeq	r2, #0
    5588:	00010000 	andeq	r0, r1, r0
    558c:	00032250 	andeq	r2, r3, r0, asr r2
    5590:	00033400 	andeq	r3, r3, r0, lsl #8
    5594:	f3000400 	vshl.u8	d0, d0, d0
    5598:	009f5001 	addseq	r5, pc, r1
    559c:	00000000 	andeq	r0, r0, r0
    55a0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    55a4:	2a000003 	bcs	55b8 <__Stack_Size+0x51b8>
    55a8:	01000003 	tsteq	r0, r3
    55ac:	032a5100 	teqeq	sl, #0, 2
    55b0:	03340000 	teqeq	r4, #0
    55b4:	00040000 	andeq	r0, r4, r0
    55b8:	9f5101f3 	svcls	0x005101f3
	...
    55c4:	0000031e 	andeq	r0, r0, lr, lsl r3
    55c8:	00000332 	andeq	r0, r0, r2, lsr r3
    55cc:	9f300002 	svcls	0x00300002
    55d0:	00000332 	andeq	r0, r0, r2, lsr r3
    55d4:	00000334 	andeq	r0, r0, r4, lsr r3
    55d8:	00500001 	subseq	r0, r0, r1
    55dc:	00000000 	andeq	r0, r0, r0
    55e0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    55e4:	2a000003 	bcs	55f8 <__Stack_Size+0x51f8>
    55e8:	09000003 	stmdbeq	r0, {r0, r1}
    55ec:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    55f0:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    55f4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    55f8:	00000000 	andeq	r0, r0, r0
    55fc:	031e0000 	tsteq	lr, #0
    5600:	03200000 	teqeq	r0, #0
    5604:	00020000 	andeq	r0, r2, r0
    5608:	03209f30 	teqeq	r0, #48, 30	; 0xc0
    560c:	032a0000 	teqeq	sl, #0
    5610:	00090000 	andeq	r0, r9, r0
    5614:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5618:	1a00731a 	bne	22288 <__Stack_Size+0x21e88>
    561c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5620:	00000000 	andeq	r0, r0, r0
    5624:	00033400 	andeq	r3, r3, r0, lsl #8
    5628:	00033800 	andeq	r3, r3, r0, lsl #16
    562c:	51000100 	mrspl	r0, (UNDEF: 16)
    5630:	00000338 	andeq	r0, r0, r8, lsr r3
    5634:	0000033c 	andeq	r0, r0, ip, lsr r3
    5638:	01f30004 	mvnseq	r0, r4
    563c:	00009f51 	andeq	r9, r0, r1, asr pc
    5640:	00000000 	andeq	r0, r0, r0
    5644:	03340000 	teqeq	r4, #0
    5648:	03380000 	teqeq	r8, #0
    564c:	00050000 	andeq	r0, r5, r0
    5650:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    5654:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    5658:	00033c00 	andeq	r3, r3, r0, lsl #24
    565c:	f3000600 	vmax.u8	d0, d0, d0
    5660:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    5664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5670:	00000e00 	andeq	r0, r0, r0, lsl #28
    5674:	50000100 	andpl	r0, r0, r0, lsl #2
    5678:	0000000e 	andeq	r0, r0, lr
    567c:	00000018 	andeq	r0, r0, r8, lsl r0
    5680:	01f30004 	mvnseq	r0, r4
    5684:	00009f50 	andeq	r9, r0, r0, asr pc
    5688:	00000000 	andeq	r0, r0, r0
    568c:	00180000 	andseq	r0, r8, r0
    5690:	00260000 	eoreq	r0, r6, r0
    5694:	00010000 	andeq	r0, r1, r0
    5698:	00002650 	andeq	r2, r0, r0, asr r6
    569c:	00003000 	andeq	r3, r0, r0
    56a0:	f3000400 	vshl.u8	d0, d0, d0
    56a4:	009f5001 	addseq	r5, pc, r1
    56a8:	00000000 	andeq	r0, r0, r0
    56ac:	30000000 	andcc	r0, r0, r0
    56b0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    56b4:	01000000 	mrseq	r0, (UNDEF: 0)
    56b8:	003e5000 	eorseq	r5, lr, r0
    56bc:	00480000 	subeq	r0, r8, r0
    56c0:	00040000 	andeq	r0, r4, r0
    56c4:	9f5001f3 	svcls	0x005001f3
	...
    56d0:	00000088 	andeq	r0, r0, r8, lsl #1
    56d4:	0000008c 	andeq	r0, r0, ip, lsl #1
    56d8:	9f300002 	svcls	0x00300002
    56dc:	0000008c 	andeq	r0, r0, ip, lsl #1
    56e0:	00000090 	muleq	r0, r0, r0
    56e4:	00700007 	rsbseq	r0, r0, r7
    56e8:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
    56ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    56f0:	00000000 	andeq	r0, r0, r0
    56f4:	00009800 	andeq	r9, r0, r0, lsl #16
    56f8:	00009c00 	andeq	r9, r0, r0, lsl #24
    56fc:	30000200 	andcc	r0, r0, r0, lsl #4
    5700:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    5704:	0000a000 	andeq	sl, r0, r0
    5708:	70000800 	andvc	r0, r0, r0, lsl #16
    570c:	1a200800 	bne	807714 <__Stack_Size+0x807314>
    5710:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    5714:	00000000 	andeq	r0, r0, r0
    5718:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    571c:	b0000000 	andlt	r0, r0, r0
    5720:	01000000 	mrseq	r0, (UNDEF: 0)
    5724:	00b05000 	adcseq	r5, r0, r0
    5728:	00b20000 	adcseq	r0, r2, r0
    572c:	00040000 	andeq	r0, r4, r0
    5730:	9f5001f3 	svcls	0x005001f3
    5734:	000000b2 	strheq	r0, [r0], -r2
    5738:	000000b6 	strheq	r0, [r0], -r6
    573c:	b6500001 	ldrblt	r0, [r0], -r1
    5740:	c0000000 	andgt	r0, r0, r0
    5744:	04000000 	streq	r0, [r0], #-0
    5748:	5001f300 	andpl	pc, r1, r0, lsl #6
    574c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5750:	00000000 	andeq	r0, r0, r0
    5754:	0000c000 	andeq	ip, r0, r0
    5758:	0000c800 	andeq	ip, r0, r0, lsl #16
    575c:	50000100 	andpl	r0, r0, r0, lsl #2
    5760:	000000c8 	andeq	r0, r0, r8, asr #1
    5764:	000000ce 	andeq	r0, r0, lr, asr #1
    5768:	01f30004 	mvnseq	r0, r4
    576c:	00ce9f50 	sbceq	r9, lr, r0, asr pc
    5770:	00d80000 	sbcseq	r0, r8, r0
    5774:	00010000 	andeq	r0, r1, r0
    5778:	0000d850 	andeq	sp, r0, r0, asr r8
    577c:	0000e000 	andeq	lr, r0, r0
    5780:	f3000400 	vshl.u8	d0, d0, d0
    5784:	009f5001 	addseq	r5, pc, r1
    5788:	00000000 	andeq	r0, r0, r0
    578c:	c0000000 	andgt	r0, r0, r0
    5790:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    5794:	02000000 	andeq	r0, r0, #0
    5798:	d89f3000 	ldmle	pc, {ip, sp}	; <UNPREDICTABLE>
    579c:	e0000000 	and	r0, r0, r0
    57a0:	01000000 	mrseq	r0, (UNDEF: 0)
    57a4:	00005000 	andeq	r5, r0, r0
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	00ec0000 	rsceq	r0, ip, r0
    57b0:	010e0000 	mrseq	r0, (UNDEF: 14)
    57b4:	00020000 	andeq	r0, r2, r0
    57b8:	010e9f34 	tsteq	lr, r4, lsr pc
    57bc:	01140000 	tsteq	r4, r0
    57c0:	00010000 	andeq	r0, r1, r0
    57c4:	00000050 	andeq	r0, r0, r0, asr r0
    57c8:	00000000 	andeq	r0, r0, r0
    57cc:	00011400 	andeq	r1, r1, r0, lsl #8
    57d0:	00011b00 	andeq	r1, r1, r0, lsl #22
    57d4:	50000100 	andpl	r0, r0, r0, lsl #2
    57d8:	0000011b 	andeq	r0, r0, fp, lsl r1
    57dc:	0000014a 	andeq	r0, r0, sl, asr #2
    57e0:	00540001 	subseq	r0, r4, r1
    57e4:	00000000 	andeq	r0, r0, r0
    57e8:	14000000 	strne	r0, [r0], #-0
    57ec:	1c000001 	stcne	0, cr0, [r0], {1}
    57f0:	02000001 	andeq	r0, r0, #1
    57f4:	1c9f3400 	cfldrsne	mvf3, [pc], {0}
    57f8:	37000001 	strcc	r0, [r0, -r1]
    57fc:	01000001 	tsteq	r0, r1
    5800:	01385000 	teqeq	r8, r0
    5804:	013e0000 	teqeq	lr, r0
    5808:	00010000 	andeq	r0, r1, r0
    580c:	00014050 	andeq	r4, r1, r0, asr r0
    5810:	00014a00 	andeq	r4, r1, r0, lsl #20
    5814:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5820:	0000014a 	andeq	r0, r0, sl, asr #2
    5824:	00000152 	andeq	r0, r0, r2, asr r1
    5828:	52500001 	subspl	r0, r0, #1
    582c:	86000001 	strhi	r0, [r0], -r1
    5830:	01000001 	tsteq	r0, r1
    5834:	01865500 	orreq	r5, r6, r0, lsl #10
    5838:	018c0000 	orreq	r0, ip, r0
    583c:	00040000 	andeq	r0, r4, r0
    5840:	9f5001f3 	svcls	0x005001f3
	...
    584c:	0000014a 	andeq	r0, r0, sl, asr #2
    5850:	00000156 	andeq	r0, r0, r6, asr r1
    5854:	9f340002 	svcls	0x00340002
    5858:	00000156 	andeq	r0, r0, r6, asr r1
    585c:	00000160 	andeq	r0, r0, r0, ror #2
    5860:	76500001 	ldrbvc	r0, [r0], -r1
    5864:	8c000001 	stchi	0, cr0, [r0], {1}
    5868:	01000001 	tsteq	r0, r1
    586c:	00005000 	andeq	r5, r0, r0
    5870:	00000000 	andeq	r0, r0, r0
    5874:	018c0000 	orreq	r0, ip, r0
    5878:	01960000 	orrseq	r0, r6, r0
    587c:	00020000 	andeq	r0, r2, r0
    5880:	01969f34 	orrseq	r9, r6, r4, lsr pc
    5884:	01a00000 	moveq	r0, r0
    5888:	00010000 	andeq	r0, r1, r0
    588c:	0001b450 	andeq	fp, r1, r0, asr r4
    5890:	0001c800 	andeq	ip, r1, r0, lsl #16
    5894:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    58a0:	000001c8 	andeq	r0, r0, r8, asr #3
    58a4:	000001d2 	ldrdeq	r0, [r0], -r2
    58a8:	9f340002 	svcls	0x00340002
    58ac:	000001d2 	ldrdeq	r0, [r0], -r2
    58b0:	000001de 	ldrdeq	r0, [r0], -lr
    58b4:	fa500001 	blx	14058c0 <__Stack_Size+0x14054c0>
    58b8:	16000001 	strne	r0, [r0], -r1
    58bc:	01000002 	tsteq	r0, r2
    58c0:	022a5000 	eoreq	r5, sl, #0
    58c4:	02380000 	eorseq	r0, r8, #0
    58c8:	00010000 	andeq	r0, r1, r0
    58cc:	00000050 	andeq	r0, r0, r0, asr r0
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	00023800 	andeq	r3, r2, r0, lsl #16
    58d8:	00023e00 	andeq	r3, r2, r0, lsl #28
    58dc:	50000100 	andpl	r0, r0, r0, lsl #2
    58e0:	0000023e 	andeq	r0, r0, lr, lsr r2
    58e4:	0000027a 	andeq	r0, r0, sl, ror r2
    58e8:	7a550001 	bvc	15458f4 <__Stack_Size+0x15454f4>
    58ec:	80000002 	andhi	r0, r0, r2
    58f0:	04000002 	streq	r0, [r0], #-2
    58f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    58f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58fc:	00000000 	andeq	r0, r0, r0
    5900:	00023800 	andeq	r3, r2, r0, lsl #16
    5904:	00024300 	andeq	r4, r2, r0, lsl #6
    5908:	51000100 	mrspl	r0, (UNDEF: 16)
    590c:	00000243 	andeq	r0, r0, r3, asr #4
    5910:	00000262 	andeq	r0, r0, r2, ror #4
    5914:	62560001 	subsvs	r0, r6, #1
    5918:	80000002 	andhi	r0, r0, r2
    591c:	04000002 	streq	r0, [r0], #-2
    5920:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5924:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5928:	00000000 	andeq	r0, r0, r0
    592c:	00023800 	andeq	r3, r2, r0, lsl #16
    5930:	00024400 	andeq	r4, r2, r0, lsl #8
    5934:	34000200 	strcc	r0, [r0], #-512	; 0x200
    5938:	0002449f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    593c:	00024c00 	andeq	r4, r2, r0, lsl #24
    5940:	50000100 	andpl	r0, r0, r0, lsl #2
    5944:	0000025c 	andeq	r0, r0, ip, asr r2
    5948:	00000266 	andeq	r0, r0, r6, ror #4
    594c:	78500001 	ldmdavc	r0, {r0}^
    5950:	80000002 	andhi	r0, r0, r2
    5954:	01000002 	tsteq	r0, r2
    5958:	00005000 	andeq	r5, r0, r0
    595c:	00000000 	andeq	r0, r0, r0
    5960:	02800000 	addeq	r0, r0, #0
    5964:	02860000 	addeq	r0, r6, #0
    5968:	00010000 	andeq	r0, r1, r0
    596c:	00028650 	andeq	r8, r2, r0, asr r6
    5970:	0002b200 	andeq	fp, r2, r0, lsl #4
    5974:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    5978:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    597c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    5980:	01f30004 	mvnseq	r0, r4
    5984:	00009f50 	andeq	r9, r0, r0, asr pc
    5988:	00000000 	andeq	r0, r0, r0
    598c:	02800000 	addeq	r0, r0, #0
    5990:	028b0000 	addeq	r0, fp, #0
    5994:	00010000 	andeq	r0, r1, r0
    5998:	00028b51 	andeq	r8, r2, r1, asr fp
    599c:	0002b800 	andeq	fp, r2, r0, lsl #16
    59a0:	f3000400 	vshl.u8	d0, d0, d0
    59a4:	009f5101 	addseq	r5, pc, r1, lsl #2
    59a8:	00000000 	andeq	r0, r0, r0
    59ac:	80000000 	andhi	r0, r0, r0
    59b0:	8c000002 	stchi	0, cr0, [r0], {2}
    59b4:	02000002 	andeq	r0, r0, #2
    59b8:	8c9f3400 	cfldrshi	mvf3, [pc], {0}
    59bc:	94000002 	strls	r0, [r0], #-2
    59c0:	01000002 	tsteq	r0, r2
    59c4:	02a25000 	adceq	r5, r2, #0
    59c8:	02b80000 	adcseq	r0, r8, #0
    59cc:	00010000 	andeq	r0, r1, r0
    59d0:	00000050 	andeq	r0, r0, r0, asr r0
    59d4:	00000000 	andeq	r0, r0, r0
    59d8:	0002b800 	andeq	fp, r2, r0, lsl #16
    59dc:	0002be00 	andeq	fp, r2, r0, lsl #28
    59e0:	50000100 	andpl	r0, r0, r0, lsl #2
    59e4:	000002be 			; <UNDEFINED> instruction: 0x000002be
    59e8:	000002f4 	strdeq	r0, [r0], -r4
    59ec:	f4550001 			; <UNDEFINED> instruction: 0xf4550001
    59f0:	fc000002 	stc2	0, cr0, [r0], {2}
    59f4:	04000002 	streq	r0, [r0], #-2
    59f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    59fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5a00:	00000000 	andeq	r0, r0, r0
    5a04:	0002b800 	andeq	fp, r2, r0, lsl #16
    5a08:	0002c300 	andeq	ip, r2, r0, lsl #6
    5a0c:	51000100 	mrspl	r0, (UNDEF: 16)
    5a10:	000002c3 	andeq	r0, r0, r3, asr #5
    5a14:	000002fc 	strdeq	r0, [r0], -ip
    5a18:	01f30004 	mvnseq	r0, r4
    5a1c:	00009f51 	andeq	r9, r0, r1, asr pc
    5a20:	00000000 	andeq	r0, r0, r0
    5a24:	02b80000 	adcseq	r0, r8, #0
    5a28:	02c40000 	sbceq	r0, r4, #0
    5a2c:	00020000 	andeq	r0, r2, r0
    5a30:	02c49f34 	sbceq	r9, r4, #52, 30	; 0xd0
    5a34:	02ce0000 	sbceq	r0, lr, #0
    5a38:	00010000 	andeq	r0, r1, r0
    5a3c:	0002e450 	andeq	lr, r2, r0, asr r4
    5a40:	0002fc00 	andeq	pc, r2, r0, lsl #24
    5a44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a50:	000002fc 	strdeq	r0, [r0], -ip
    5a54:	00000300 	andeq	r0, r0, r0, lsl #6
    5a58:	00500001 	subseq	r0, r0, r1
    5a5c:	02000003 	andeq	r0, r0, #3
    5a60:	04000003 	streq	r0, [r0], #-3
    5a64:	20007000 	andcs	r7, r0, r0
    5a68:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    5a6c:	00031000 	andeq	r1, r3, r0
    5a70:	74000400 	strvc	r0, [r0], #-1024	; 0x400
    5a74:	109f2000 	addsne	r2, pc, r0
    5a78:	66000003 	strvs	r0, [r0], -r3
    5a7c:	01000003 	tsteq	r0, r3
    5a80:	03665400 	cmneq	r6, #0, 8
    5a84:	03980000 	orrseq	r0, r8, #0
    5a88:	00050000 	andeq	r0, r5, r0
    5a8c:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    5a90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5a94:	00000000 	andeq	r0, r0, r0
    5a98:	00030000 	andeq	r0, r3, r0
    5a9c:	00030200 	andeq	r0, r3, r0, lsl #4
    5aa0:	70000700 	andvc	r0, r0, r0, lsl #14
    5aa4:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    5aa8:	03029f1a 	movweq	r9, #12058	; 0x2f1a
    5aac:	03100000 	tsteq	r0, #0
    5ab0:	00070000 	andeq	r0, r7, r0
    5ab4:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    5ab8:	109f1aff 			; <UNDEFINED> instruction: 0x109f1aff
    5abc:	66000003 	strvs	r0, [r0], -r3
    5ac0:	06000003 	streq	r0, [r0], -r3
    5ac4:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    5ac8:	669f1aff 			; <UNDEFINED> instruction: 0x669f1aff
    5acc:	98000003 	stmdals	r0, {r0, r1}
    5ad0:	08000003 	stmdaeq	r0, {r0, r1}
    5ad4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ad8:	1aff0820 	bne	fffc7b60 <SCS_BASE+0x1ffb9b60>
    5adc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ae0:	00000000 	andeq	r0, r0, r0
    5ae4:	00030000 	andeq	r0, r3, r0
    5ae8:	00030200 	andeq	r0, r3, r0, lsl #4
    5aec:	70000a00 	andvc	r0, r0, r0, lsl #20
    5af0:	000a2000 	andeq	r2, sl, r0
    5af4:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    5af8:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    5afc:	00031000 	andeq	r1, r3, r0
    5b00:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
    5b04:	000a2000 	andeq	r2, sl, r0
    5b08:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    5b0c:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    5b10:	00036600 	andeq	r6, r3, r0, lsl #12
    5b14:	74000900 	strvc	r0, [r0], #-2304	; 0x900
    5b18:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
    5b1c:	9f25381a 	svcls	0x0025381a
    5b20:	00000366 	andeq	r0, r0, r6, ror #6
    5b24:	00000398 	muleq	r0, r8, r3
    5b28:	01f3000b 	mvnseq	r0, fp
    5b2c:	000a2050 	andeq	r2, sl, r0, asr r0
    5b30:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    5b34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b38:	00000000 	andeq	r0, r0, r0
    5b3c:	00030000 	andeq	r0, r3, r0
    5b40:	00030200 	andeq	r0, r3, r0, lsl #4
    5b44:	70000b00 	andvc	r0, r0, r0, lsl #22
    5b48:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    5b4c:	401a2440 	andsmi	r2, sl, r0, asr #8
    5b50:	03029f25 	movweq	r9, #12069	; 0x2f25
    5b54:	03100000 	tsteq	r0, #0
    5b58:	000b0000 	andeq	r0, fp, r0
    5b5c:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    5b60:	1a2440ff 	bne	915f64 <__Stack_Size+0x915b64>
    5b64:	109f2540 	addsne	r2, pc, r0, asr #10
    5b68:	66000003 	strvs	r0, [r0], -r3
    5b6c:	0a000003 	beq	5b80 <__Stack_Size+0x5780>
    5b70:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    5b74:	1a2440ff 	bne	915f78 <__Stack_Size+0x915b78>
    5b78:	669f2540 	ldrvs	r2, [pc], r0, asr #10
    5b7c:	98000003 	stmdals	r0, {r0, r1}
    5b80:	0c000003 	stceq	0, cr0, [r0], {3}
    5b84:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b88:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    5b8c:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    5b90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00030000 	andeq	r0, r3, r0
    5b9c:	00030200 	andeq	r0, r3, r0, lsl #4
    5ba0:	70000600 	andvc	r0, r0, r0, lsl #12
    5ba4:	25482000 	strbcs	r2, [r8, #-0]
    5ba8:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    5bac:	00031000 	andeq	r1, r3, r0
    5bb0:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    5bb4:	25482000 	strbcs	r2, [r8, #-0]
    5bb8:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    5bbc:	00036600 	andeq	r6, r3, r0, lsl #12
    5bc0:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    5bc4:	9f254800 	svcls	0x00254800
    5bc8:	00000366 	andeq	r0, r0, r6, ror #6
    5bcc:	00000398 	muleq	r0, r8, r3
    5bd0:	01f30007 	mvnseq	r0, r7
    5bd4:	25482050 	strbcs	r2, [r8, #-80]	; 0x50
    5bd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5bdc:	00000000 	andeq	r0, r0, r0
    5be0:	0002fc00 	andeq	pc, r2, r0, lsl #24
    5be4:	00030600 	andeq	r0, r3, r0, lsl #12
    5be8:	34000200 	strcc	r0, [r0], #-512	; 0x200
    5bec:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    5bf0:	00032600 	andeq	r2, r3, r0, lsl #12
    5bf4:	50000100 	andpl	r0, r0, r0, lsl #2
    5bf8:	00000330 	andeq	r0, r0, r0, lsr r3
    5bfc:	00000334 	andeq	r0, r0, r4, lsr r3
    5c00:	3a500001 	bcc	1405c0c <__Stack_Size+0x140580c>
    5c04:	40000003 	andmi	r0, r0, r3
    5c08:	01000003 	tsteq	r0, r3
    5c0c:	034a5000 	movteq	r5, #40960	; 0xa000
    5c10:	034e0000 	movteq	r0, #57344	; 0xe000
    5c14:	00010000 	andeq	r0, r1, r0
    5c18:	00036050 	andeq	r6, r3, r0, asr r0
    5c1c:	00036400 	andeq	r6, r3, r0, lsl #8
    5c20:	50000100 	andpl	r0, r0, r0, lsl #2
    5c24:	00000378 	andeq	r0, r0, r8, ror r3
    5c28:	00000398 	muleq	r0, r8, r3
    5c2c:	00500001 	subseq	r0, r0, r1
    5c30:	00000000 	andeq	r0, r0, r0
    5c34:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    5c38:	a0000003 	andge	r0, r0, r3
    5c3c:	01000003 	tsteq	r0, r3
    5c40:	03a05000 	moveq	r5, #0
    5c44:	04240000 	strteq	r0, [r4], #-0
    5c48:	00040000 	andeq	r0, r4, r0
    5c4c:	9f5001f3 	svcls	0x005001f3
	...
    5c58:	00000398 	muleq	r0, r8, r3
    5c5c:	000003a4 	andeq	r0, r0, r4, lsr #7
    5c60:	9f340002 	svcls	0x00340002
    5c64:	000003a4 	andeq	r0, r0, r4, lsr #7
    5c68:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
    5c6c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5c70:	f2000003 	vhadd.s8	d0, d0, d3
    5c74:	01000003 	tsteq	r0, r3
    5c78:	03f65000 	mvnseq	r5, #0
    5c7c:	04240000 	strteq	r0, [r4], #-0
    5c80:	00010000 	andeq	r0, r1, r0
    5c84:	00000050 	andeq	r0, r0, r0, asr r0
    5c88:	00000000 	andeq	r0, r0, r0
    5c8c:	00042400 	andeq	r2, r4, r0, lsl #8
    5c90:	00043600 	andeq	r3, r4, r0, lsl #12
    5c94:	50000100 	andpl	r0, r0, r0, lsl #2
    5c98:	00000436 	andeq	r0, r0, r6, lsr r4
    5c9c:	00000478 	andeq	r0, r0, r8, ror r4
    5ca0:	01f30004 	mvnseq	r0, r4
    5ca4:	00009f50 	andeq	r9, r0, r0, asr pc
    5ca8:	00000000 	andeq	r0, r0, r0
    5cac:	04240000 	strteq	r0, [r4], #-0
    5cb0:	043d0000 	ldrteq	r0, [sp], #-0
    5cb4:	00010000 	andeq	r0, r1, r0
    5cb8:	00043d51 	andeq	r3, r4, r1, asr sp
    5cbc:	00047800 	andeq	r7, r4, r0, lsl #16
    5cc0:	f3000400 	vshl.u8	d0, d0, d0
    5cc4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5cc8:	00000000 	andeq	r0, r0, r0
    5ccc:	24000000 	strcs	r0, [r0], #-0
    5cd0:	3d000004 	stccc	0, cr0, [r0, #-16]
    5cd4:	01000004 	tsteq	r0, r4
    5cd8:	043d5200 	ldrteq	r5, [sp], #-512	; 0x200
    5cdc:	04780000 	ldrbteq	r0, [r8], #-0
    5ce0:	00040000 	andeq	r0, r4, r0
    5ce4:	9f5201f3 	svcls	0x005201f3
	...
    5cf0:	00000424 	andeq	r0, r0, r4, lsr #8
    5cf4:	0000043e 	andeq	r0, r0, lr, lsr r4
    5cf8:	9f340002 	svcls	0x00340002
    5cfc:	0000043e 	andeq	r0, r0, lr, lsr r4
    5d00:	00000458 	andeq	r0, r0, r8, asr r4
    5d04:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5d08:	78000004 	stmdavc	r0, {r2}
    5d0c:	01000004 	tsteq	r0, r4
    5d10:	00005000 	andeq	r5, r0, r0
	...
    5d1c:	00240000 	eoreq	r0, r4, r0
    5d20:	00010000 	andeq	r0, r1, r0
    5d24:	00002450 	andeq	r2, r0, r0, asr r4
    5d28:	00002e00 	andeq	r2, r0, r0, lsl #28
    5d2c:	f3000400 	vshl.u8	d0, d0, d0
    5d30:	2e9f5001 	cdpcs	0, 9, cr5, cr15, cr1, {0}
    5d34:	46000000 	strmi	r0, [r0], -r0
    5d38:	01000000 	mrseq	r0, (UNDEF: 0)
    5d3c:	00465000 	subeq	r5, r6, r0
    5d40:	00500000 	subseq	r0, r0, r0
    5d44:	00040000 	andeq	r0, r4, r0
    5d48:	9f5001f3 	svcls	0x005001f3
    5d4c:	00000050 	andeq	r0, r0, r0, asr r0
    5d50:	00000052 	andeq	r0, r0, r2, asr r0
    5d54:	52500001 	subspl	r0, r0, #1
    5d58:	5c000000 	stcpl	0, cr0, [r0], {-0}
    5d5c:	04000000 	streq	r0, [r0], #-0
    5d60:	5001f300 	andpl	pc, r1, r0, lsl #6
    5d64:	00005c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    5d68:	00005e00 	andeq	r5, r0, r0, lsl #28
    5d6c:	50000100 	andpl	r0, r0, r0, lsl #2
    5d70:	0000005e 	andeq	r0, r0, lr, asr r0
    5d74:	00000068 	andeq	r0, r0, r8, rrx
    5d78:	01f30004 	mvnseq	r0, r4
    5d7c:	00689f50 	rsbeq	r9, r8, r0, asr pc
    5d80:	006a0000 	rsbeq	r0, sl, r0
    5d84:	00010000 	andeq	r0, r1, r0
    5d88:	00006a50 	andeq	r6, r0, r0, asr sl
    5d8c:	00007400 	andeq	r7, r0, r0, lsl #8
    5d90:	f3000400 	vshl.u8	d0, d0, d0
    5d94:	749f5001 	ldrvc	r5, [pc], #1	; 5d9c <__Stack_Size+0x599c>
    5d98:	76000000 	strvc	r0, [r0], -r0
    5d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    5da0:	00765000 	rsbseq	r5, r6, r0
    5da4:	00800000 	addeq	r0, r0, r0
    5da8:	00040000 	andeq	r0, r4, r0
    5dac:	9f5001f3 	svcls	0x005001f3
    5db0:	00000080 	andeq	r0, r0, r0, lsl #1
    5db4:	00000084 	andeq	r0, r0, r4, lsl #1
    5db8:	84500001 	ldrbhi	r0, [r0], #-1
    5dbc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    5dc0:	04000000 	streq	r0, [r0], #-0
    5dc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dc8:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    5dcc:	0000a400 	andeq	sl, r0, r0, lsl #8
    5dd0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5ddc:	000000ba 	strheq	r0, [r0], -sl
    5de0:	000000c6 	andeq	r0, r0, r6, asr #1
    5de4:	c6510001 	ldrbgt	r0, [r1], -r1
    5de8:	56000000 	strpl	r0, [r0], -r0
    5dec:	04000001 	streq	r0, [r0], #-1
    5df0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5df4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5df8:	00000000 	andeq	r0, r0, r0
    5dfc:	0000ba00 	andeq	fp, r0, r0, lsl #20
    5e00:	0000ca00 	andeq	ip, r0, r0, lsl #20
    5e04:	30000200 	andcc	r0, r0, r0, lsl #4
    5e08:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5e0c:	0000ce00 	andeq	ip, r0, r0, lsl #28
    5e10:	75000600 	strvc	r0, [r0, #-1536]	; 0x600
    5e14:	1aff0800 	bne	fffc7e1c <SCS_BASE+0x1ffb9e1c>
    5e18:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    5e1c:	00015600 	andeq	r5, r1, r0, lsl #12
    5e20:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    5e2c:	000000ba 	strheq	r0, [r0], -sl
    5e30:	000000d8 	ldrdeq	r0, [r0], -r8
    5e34:	9f300002 	svcls	0x00300002
    5e38:	000000e0 	andeq	r0, r0, r0, ror #1
    5e3c:	00000110 	andeq	r0, r0, r0, lsl r1
    5e40:	24560001 	ldrbcs	r0, [r6], #-1
    5e44:	54000001 	strpl	r0, [r0], #-1
    5e48:	01000001 	tsteq	r0, r1
    5e4c:	00005600 	andeq	r5, r0, r0, lsl #12
    5e50:	00000000 	andeq	r0, r0, r0
    5e54:	00ba0000 	adcseq	r0, sl, r0
    5e58:	00d80000 	sbcseq	r0, r8, r0
    5e5c:	00020000 	andeq	r0, r2, r0
    5e60:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    5e64:	01100000 	tsteq	r0, r0
    5e68:	00010000 	andeq	r0, r1, r0
    5e6c:	00011652 	andeq	r1, r1, r2, asr r6
    5e70:	00011800 	andeq	r1, r1, r0, lsl #16
    5e74:	30000200 	andcc	r0, r0, r0, lsl #4
    5e78:	0001189f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5e7c:	00015400 	andeq	r5, r1, r0, lsl #8
    5e80:	52000100 	andpl	r0, r0, #0, 2
	...
    5e8c:	000000ba 	strheq	r0, [r0], -sl
    5e90:	000000d8 	ldrdeq	r0, [r0], -r8
    5e94:	9f300002 	svcls	0x00300002
    5e98:	000000dc 	ldrdeq	r0, [r0], -ip
    5e9c:	000000e4 	andeq	r0, r0, r4, ror #1
    5ea0:	e4570001 	ldrb	r0, [r7], #-1
    5ea4:	e6000000 	str	r0, [r0], -r0
    5ea8:	05000000 	streq	r0, [r0, #-0]
    5eac:	32007200 	andcc	r7, r0, #0, 4
    5eb0:	00e69f24 	rsceq	r9, r6, r4, lsr #30
    5eb4:	00f20000 	rscseq	r0, r2, r0
    5eb8:	00010000 	andeq	r0, r1, r0
    5ebc:	0000f257 	andeq	pc, r0, r7, asr r2	; <UNPREDICTABLE>
    5ec0:	00010800 	andeq	r0, r1, r0, lsl #16
    5ec4:	72000500 	andvc	r0, r0, #0, 10
    5ec8:	9f243200 	svcls	0x00243200
    5ecc:	00000120 	andeq	r0, r0, r0, lsr #2
    5ed0:	00000128 	andeq	r0, r0, r8, lsr #2
    5ed4:	28570001 	ldmdacs	r7, {r0}^
    5ed8:	2a000001 	bcs	5ee4 <__Stack_Size+0x5ae4>
    5edc:	05000001 	streq	r0, [r0, #-1]
    5ee0:	32007200 	andcc	r7, r0, #0, 4
    5ee4:	012a9f24 	teqeq	sl, r4, lsr #30
    5ee8:	01360000 	teqeq	r6, r0
    5eec:	00010000 	andeq	r0, r1, r0
    5ef0:	00013657 	andeq	r3, r1, r7, asr r6
    5ef4:	00014c00 	andeq	r4, r1, r0, lsl #24
    5ef8:	72000500 	andvc	r0, r0, #0, 10
    5efc:	9f243200 	svcls	0x00243200
	...
    5f08:	000000ba 	strheq	r0, [r0], -sl
    5f0c:	000000d6 	ldrdeq	r0, [r0], -r6
    5f10:	9f300002 	svcls	0x00300002
    5f14:	000000d6 	ldrdeq	r0, [r0], -r6
    5f18:	00000110 	andeq	r0, r0, r0, lsl r1
    5f1c:	16540001 	ldrbne	r0, [r4], -r1
    5f20:	54000001 	strpl	r0, [r0], #-1
    5f24:	01000001 	tsteq	r0, r1
    5f28:	00005400 	andeq	r5, r0, r0, lsl #8
    5f2c:	00000000 	andeq	r0, r0, r0
    5f30:	00ba0000 	adcseq	r0, sl, r0
    5f34:	00d80000 	sbcseq	r0, r8, r0
    5f38:	00020000 	andeq	r0, r2, r0
    5f3c:	00e69f30 	rsceq	r9, r6, r0, lsr pc
    5f40:	00ee0000 	rsceq	r0, lr, r0
    5f44:	00050000 	andeq	r0, r5, r0
    5f48:	2400773f 	strcs	r7, [r0], #-1855	; 0x73f
    5f4c:	0000ee9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    5f50:	00010800 	andeq	r0, r1, r0, lsl #16
    5f54:	5c000100 	stfpls	f0, [r0], {-0}
    5f58:	0000012a 	andeq	r0, r0, sl, lsr #2
    5f5c:	00000132 	andeq	r0, r0, r2, lsr r1
    5f60:	773f0005 	ldrvc	r0, [pc, -r5]!
    5f64:	329f2400 	addscc	r2, pc, #0, 8
    5f68:	4c000001 	stcmi	0, cr0, [r0], {1}
    5f6c:	01000001 	tsteq	r0, r1
    5f70:	00005c00 	andeq	r5, r0, r0, lsl #24
    5f74:	00000000 	andeq	r0, r0, r0
    5f78:	01660000 	cmneq	r6, r0
    5f7c:	01700000 	cmneq	r0, r0
    5f80:	00010000 	andeq	r0, r1, r0
    5f84:	00017050 	andeq	r7, r1, r0, asr r0
    5f88:	00017200 	andeq	r7, r1, r0, lsl #4
    5f8c:	f3000400 	vshl.u8	d0, d0, d0
    5f90:	009f5001 	addseq	r5, pc, r1
    5f94:	00000000 	andeq	r0, r0, r0
    5f98:	66000000 	strvs	r0, [r0], -r0
    5f9c:	68000001 	stmdavs	r0, {r0}
    5fa0:	02000001 	andeq	r0, r0, #1
    5fa4:	689f3000 	ldmvs	pc, {ip, sp}	; <UNPREDICTABLE>
    5fa8:	72000001 	andvc	r0, r0, #1
    5fac:	0c000001 	stceq	0, cr0, [r0], {1}
    5fb0:	0a007100 	beq	223b8 <__Stack_Size+0x21fb8>
    5fb4:	731affff 	tstvc	sl, #1020	; 0x3fc
    5fb8:	2e301a00 	vaddcs.f32	s2, s0, s0
    5fbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5fc0:	00000000 	andeq	r0, r0, r0
    5fc4:	00017200 	andeq	r7, r1, r0, lsl #4
    5fc8:	00017400 	andeq	r7, r1, r0, lsl #8
    5fcc:	50000100 	andpl	r0, r0, r0, lsl #2
    5fd0:	00000174 	andeq	r0, r0, r4, ror r1
    5fd4:	00000178 	andeq	r0, r0, r8, ror r1
    5fd8:	01f30004 	mvnseq	r0, r4
    5fdc:	00009f50 	andeq	r9, r0, r0, asr pc
    5fe0:	00000000 	andeq	r0, r0, r0
    5fe4:	01780000 	cmneq	r8, r0
    5fe8:	01820000 	orreq	r0, r2, r0
    5fec:	00010000 	andeq	r0, r1, r0
    5ff0:	00018250 	andeq	r8, r1, r0, asr r2
    5ff4:	00018400 	andeq	r8, r1, r0, lsl #8
    5ff8:	f3000400 	vshl.u8	d0, d0, d0
    5ffc:	009f5001 	addseq	r5, pc, r1
    6000:	00000000 	andeq	r0, r0, r0
    6004:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    6008:	7a000001 	bvc	6014 <__Stack_Size+0x5c14>
    600c:	02000001 	andeq	r0, r0, #1
    6010:	7a9f3000 	bvc	fe7d2018 <SCS_BASE+0x1e7c4018>
    6014:	84000001 	strhi	r0, [r0], #-1
    6018:	0c000001 	stceq	0, cr0, [r0], {1}
    601c:	0a007100 	beq	22424 <__Stack_Size+0x22024>
    6020:	731affff 	tstvc	sl, #1020	; 0x3fc
    6024:	2e301a00 	vaddcs.f32	s2, s0, s0
    6028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    602c:	00000000 	andeq	r0, r0, r0
    6030:	00018400 	andeq	r8, r1, r0, lsl #8
    6034:	00018600 	andeq	r8, r1, r0, lsl #12
    6038:	50000100 	andpl	r0, r0, r0, lsl #2
    603c:	00000186 	andeq	r0, r0, r6, lsl #3
    6040:	0000018a 	andeq	r0, r0, sl, lsl #3
    6044:	01f30004 	mvnseq	r0, r4
    6048:	00009f50 	andeq	r9, r0, r0, asr pc
    604c:	00000000 	andeq	r0, r0, r0
    6050:	01a00000 	moveq	r0, r0
    6054:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    6058:	00040000 	andeq	r0, r4, r0
    605c:	9f243c40 	svcls	0x00243c40
    6060:	000001a4 	andeq	r0, r0, r4, lsr #3
    6064:	000001ac 	andeq	r0, r0, ip, lsr #3
    6068:	00530001 	subseq	r0, r3, r1
    606c:	00000000 	andeq	r0, r0, r0
    6070:	b0000000 	andlt	r0, r0, r0
    6074:	c2000001 	andgt	r0, r0, #1
    6078:	01000001 	tsteq	r0, r1
    607c:	01c25000 	biceq	r5, r2, r0
    6080:	01cc0000 	biceq	r0, ip, r0
    6084:	00040000 	andeq	r0, r4, r0
    6088:	9f5001f3 	svcls	0x005001f3
	...
    6094:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    6098:	000001be 			; <UNDEFINED> instruction: 0x000001be
    609c:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
    60a0:	cc000001 	stcgt	0, cr0, [r0], {1}
    60a4:	04000001 	streq	r0, [r0], #-1
    60a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    60ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60b0:	00000000 	andeq	r0, r0, r0
    60b4:	0001b000 	andeq	fp, r1, r0
    60b8:	0001b400 	andeq	fp, r1, r0, lsl #8
    60bc:	30000200 	andcc	r0, r0, r0, lsl #4
    60c0:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    60c4:	0001b800 	andeq	fp, r1, r0, lsl #16
    60c8:	52000100 	andpl	r0, r0, #0, 2
    60cc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    60d0:	000001c2 	andeq	r0, r0, r2, asr #3
    60d4:	0070000b 	rsbseq	r0, r0, fp
    60d8:	341aff08 	ldrcc	pc, [sl], #-3848	; 0xf08
    60dc:	21007224 	tstcs	r0, r4, lsr #4
    60e0:	0001c29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    60e4:	0001cc00 	andeq	ip, r1, r0, lsl #24
    60e8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    60f4:	000001d8 	ldrdeq	r0, [r0], -r8
    60f8:	0000021c 	andeq	r0, r0, ip, lsl r2
    60fc:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    6100:	2c000002 	stccs	0, cr0, [r0], {2}
    6104:	04000002 	streq	r0, [r0], #-2
    6108:	5001f300 	andpl	pc, r1, r0, lsl #6
    610c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6110:	00000000 	andeq	r0, r0, r0
    6114:	0001d800 	andeq	sp, r1, r0, lsl #16
    6118:	0001e800 	andeq	lr, r1, r0, lsl #16
    611c:	30000200 	andcc	r0, r0, r0, lsl #4
    6120:	0001e89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    6124:	00022000 	andeq	r2, r2, r0
    6128:	54000100 	strpl	r0, [r0], #-256	; 0x100
    612c:	00000220 	andeq	r0, r0, r0, lsr #4
    6130:	0000022c 	andeq	r0, r0, ip, lsr #4
    6134:	01f30008 	mvnseq	r0, r8
    6138:	ffff0a50 			; <UNDEFINED> instruction: 0xffff0a50
    613c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    6140:	00000000 	andeq	r0, r0, r0
    6144:	01d80000 	bicseq	r0, r8, r0
    6148:	01fc0000 	mvnseq	r0, r0
    614c:	00020000 	andeq	r0, r2, r0
    6150:	01fc9f30 	mvnseq	r9, r0, lsr pc
    6154:	02080000 	andeq	r0, r8, #0
    6158:	000b0000 	andeq	r0, fp, r0
    615c:	4e007033 	mcrmi	0, 0, r7, cr0, cr3, {1}
    6160:	401a243f 	andsmi	r2, sl, pc, lsr r4
    6164:	089f2425 	ldmeq	pc, {r0, r2, r5, sl, sp}	; <UNPREDICTABLE>
    6168:	10000002 	andne	r0, r0, r2
    616c:	02000002 	andeq	r0, r0, #2
    6170:	009f3000 	addseq	r3, pc, r0
    6174:	00000000 	andeq	r0, r0, r0
    6178:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    617c:	e6000001 	str	r0, [r0], -r1
    6180:	02000001 	andeq	r0, r0, #1
    6184:	e69f3000 	ldr	r3, [pc], r0
    6188:	2c000001 	stccs	0, cr0, [r0], {1}
    618c:	01000002 	tsteq	r0, r2
    6190:	00005300 	andeq	r5, r0, r0, lsl #6
    6194:	00000000 	andeq	r0, r0, r0
    6198:	01d80000 	bicseq	r0, r8, r0
    619c:	01e60000 	mvneq	r0, r0
    61a0:	00020000 	andeq	r0, r2, r0
    61a4:	01e69f30 	mvneq	r9, r0, lsr pc
    61a8:	021c0000 	andseq	r0, ip, #0
    61ac:	00090000 	andeq	r0, r9, r0
    61b0:	3f4e0070 	svccc	0x004e0070
    61b4:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    61b8:	00021c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    61bc:	00022c00 	andeq	r2, r2, r0, lsl #24
    61c0:	f3000a00 	vpmax.u8	d0, d0, d0
    61c4:	3f4e5001 	svccc	0x004e5001
    61c8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    61cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    61d0:	00000000 	andeq	r0, r0, r0
    61d4:	00022c00 	andeq	r2, r2, r0, lsl #24
    61d8:	00023800 	andeq	r3, r2, r0, lsl #16
    61dc:	50000100 	andpl	r0, r0, r0, lsl #2
    61e0:	00000238 	andeq	r0, r0, r8, lsr r2
    61e4:	00000256 	andeq	r0, r0, r6, asr r2
    61e8:	01f30004 	mvnseq	r0, r4
    61ec:	00009f50 	andeq	r9, r0, r0, asr pc
    61f0:	00000000 	andeq	r0, r0, r0
    61f4:	022c0000 	eoreq	r0, ip, #0
    61f8:	023c0000 	eorseq	r0, ip, #0
    61fc:	00010000 	andeq	r0, r1, r0
    6200:	00023c51 	andeq	r3, r2, r1, asr ip
    6204:	00025600 	andeq	r5, r2, r0, lsl #12
    6208:	f3000400 	vshl.u8	d0, d0, d0
    620c:	009f5101 	addseq	r5, pc, r1, lsl #2
    6210:	00000000 	andeq	r0, r0, r0
    6214:	2c000000 	stccs	0, cr0, [r0], {-0}
    6218:	32000002 	andcc	r0, r0, #2
    621c:	02000002 	andeq	r0, r0, #2
    6220:	329f3000 	addscc	r3, pc, #0
    6224:	36000002 	strcc	r0, [r0], -r2
    6228:	05000002 	streq	r0, [r0, #-2]
    622c:	00733f00 	rsbseq	r3, r3, r0, lsl #30
    6230:	02369f24 	eorseq	r9, r6, #36, 30	; 0x90
    6234:	024c0000 	subeq	r0, ip, #0
    6238:	00010000 	andeq	r0, r1, r0
    623c:	00024c52 	andeq	r4, r2, r2, asr ip
    6240:	00025600 	andeq	r5, r2, r0, lsl #12
    6244:	3f000500 	svccc	0x00000500
    6248:	9f240073 	svcls	0x00240073
	...
    6258:	0000001c 	andeq	r0, r0, ip, lsl r0
    625c:	9f300002 	svcls	0x00300002
    6260:	0000001c 	andeq	r0, r0, ip, lsl r0
    6264:	00000034 	andeq	r0, r0, r4, lsr r0
    6268:	00520001 	subseq	r0, r2, r1
    626c:	00000000 	andeq	r0, r0, r0
    6270:	34000000 	strcc	r0, [r0], #-0
    6274:	4a000000 	bmi	627c <__Stack_Size+0x5e7c>
    6278:	02000000 	andeq	r0, r0, #0
    627c:	4a9f3000 	bmi	fe7d2284 <SCS_BASE+0x1e7c4284>
    6280:	4c000000 	stcmi	0, cr0, [r0], {-0}
    6284:	02000000 	andeq	r0, r0, #0
    6288:	4c9f3100 	ldfmis	f3, [pc], {0}
    628c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    6290:	02000000 	andeq	r0, r0, #0
    6294:	4e9f3200 	cdpmi	2, 9, cr3, cr15, cr0, {0}
    6298:	64000000 	strvs	r0, [r0], #-0
    629c:	02000000 	andeq	r0, r0, #0
    62a0:	009f3300 	addseq	r3, pc, r0, lsl #6
    62a4:	00000000 	andeq	r0, r0, r0
    62a8:	64000000 	strvs	r0, [r0], #-0
    62ac:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    62b0:	01000000 	mrseq	r0, (UNDEF: 0)
    62b4:	00685000 	rsbeq	r5, r8, r0
    62b8:	00780000 	rsbseq	r0, r8, r0
    62bc:	00040000 	andeq	r0, r4, r0
    62c0:	9f5001f3 	svcls	0x005001f3
	...
    62cc:	00000078 	andeq	r0, r0, r8, ror r0
    62d0:	0000008e 	andeq	r0, r0, lr, lsl #1
    62d4:	9f300002 	svcls	0x00300002
    62d8:	0000008e 	andeq	r0, r0, lr, lsl #1
    62dc:	00000096 	muleq	r0, r6, r0
    62e0:	96520001 	ldrbls	r0, [r2], -r1
    62e4:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    62e8:	01000000 	mrseq	r0, (UNDEF: 0)
    62ec:	009e5100 	addseq	r5, lr, r0, lsl #2
    62f0:	00c00000 	sbceq	r0, r0, r0
    62f4:	00010000 	andeq	r0, r1, r0
    62f8:	0000c054 	andeq	ip, r0, r4, asr r0
    62fc:	0000c200 	andeq	ip, r0, r0, lsl #4
    6300:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    6304:	1a007200 	bne	22b0c <__Stack_Size+0x2270c>
    6308:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    630c:	0000c400 	andeq	ip, r0, r0, lsl #8
    6310:	52000100 	andpl	r0, r0, #0, 2
    6314:	000000c4 	andeq	r0, r0, r4, asr #1
    6318:	000000c8 	andeq	r0, r0, r8, asr #1
    631c:	ff080012 			; <UNDEFINED> instruction: 0xff080012
    6320:	01940070 	orrseq	r0, r4, r0, ror r0
    6324:	ff081a33 			; <UNDEFINED> instruction: 0xff081a33
    6328:	2424331a 	strtcs	r3, [r4], #-794	; 0x31a
    632c:	9f1a0074 	svcls	0x001a0074
    6330:	000000d8 	ldrdeq	r0, [r0], -r8
    6334:	000000e6 	andeq	r0, r0, r6, ror #1
    6338:	9f300002 	svcls	0x00300002
	...
    6344:	00000078 	andeq	r0, r0, r8, ror r0
    6348:	000000bc 	strheq	r0, [r0], -ip
    634c:	9f300002 	svcls	0x00300002
    6350:	000000bc 	strheq	r0, [r0], -ip
    6354:	000000c0 	andeq	r0, r0, r0, asr #1
    6358:	c0550001 	subsgt	r0, r5, r1
    635c:	c4000000 	strgt	r0, [r0], #-0
    6360:	01000000 	mrseq	r0, (UNDEF: 0)
    6364:	00c45100 	sbceq	r5, r4, r0, lsl #2
    6368:	00cc0000 	sbceq	r0, ip, r0
    636c:	00010000 	andeq	r0, r1, r0
    6370:	0000d852 	andeq	sp, r0, r2, asr r8
    6374:	0000e600 	andeq	lr, r0, r0, lsl #12
    6378:	30000200 	andcc	r0, r0, r0, lsl #4
    637c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6380:	00000000 	andeq	r0, r0, r0
    6384:	00007800 	andeq	r7, r0, r0, lsl #16
    6388:	0000bc00 	andeq	fp, r0, r0, lsl #24
    638c:	30000200 	andcc	r0, r0, r0, lsl #4
    6390:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    6394:	0000c200 	andeq	ip, r0, r0, lsl #4
    6398:	52000100 	andpl	r0, r0, #0, 2
    639c:	000000c2 	andeq	r0, r0, r2, asr #1
    63a0:	000000c8 	andeq	r0, r0, r8, asr #1
    63a4:	ff08000f 			; <UNDEFINED> instruction: 0xff08000f
    63a8:	01940070 	orrseq	r0, r4, r0, ror r0
    63ac:	ff081a33 			; <UNDEFINED> instruction: 0xff081a33
    63b0:	2424331a 	strtcs	r3, [r4], #-794	; 0x31a
    63b4:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    63b8:	0000e600 	andeq	lr, r0, r0, lsl #12
    63bc:	30000200 	andcc	r0, r0, r0, lsl #4
    63c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    63c4:	00000000 	andeq	r0, r0, r0
    63c8:	00007800 	andeq	r7, r0, r0, lsl #16
    63cc:	00008e00 	andeq	r8, r0, r0, lsl #28
    63d0:	30000200 	andcc	r0, r0, r0, lsl #4
    63d4:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    63d8:	00009200 	andeq	r9, r0, r0, lsl #4
    63dc:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    63e0:	9f1c0072 	svcls	0x001c0072
    63e4:	00000092 	muleq	r0, r2, r0
    63e8:	00000096 	muleq	r0, r6, r0
    63ec:	96510001 	ldrbls	r0, [r1], -r1
    63f0:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    63f4:	05000000 	streq	r0, [r0, #-0]
    63f8:	00723400 	rsbseq	r3, r2, r0, lsl #8
    63fc:	00d89f1c 	sbcseq	r9, r8, ip, lsl pc
    6400:	00e60000 	rsceq	r0, r6, r0
    6404:	00020000 	andeq	r0, r2, r0
    6408:	00009f30 	andeq	r9, r0, r0, lsr pc
    640c:	00000000 	andeq	r0, r0, r0
    6410:	00780000 	rsbseq	r0, r8, r0
    6414:	008e0000 	addeq	r0, lr, r0
    6418:	00020000 	andeq	r0, r2, r0
    641c:	008e9f3f 	addeq	r9, lr, pc, lsr pc
    6420:	009a0000 	addseq	r0, sl, r0
    6424:	00050000 	andeq	r0, r5, r0
    6428:	2500723f 	strcs	r7, [r0, #-575]	; 0x23f
    642c:	00009a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    6430:	00009c00 	andeq	r9, r0, r0, lsl #24
    6434:	54000100 	strpl	r0, [r0], #-256	; 0x100
    6438:	0000009c 	muleq	r0, ip, r0
    643c:	000000a8 	andeq	r0, r0, r8, lsr #1
    6440:	723f0005 	eorsvc	r0, pc, #5
    6444:	d89f2500 	ldmle	pc, {r8, sl, sp}	; <UNPREDICTABLE>
    6448:	e6000000 	str	r0, [r0], -r0
    644c:	02000000 	andeq	r0, r0, #0
    6450:	009f3f00 	addseq	r3, pc, r0, lsl #30
    6454:	00000000 	andeq	r0, r0, r0
    6458:	14000000 	strne	r0, [r0], #-0
    645c:	16000001 	strne	r0, [r0], -r1
    6460:	01000001 	tsteq	r0, r1
    6464:	01165000 	tsteq	r6, r0
    6468:	011a0000 	tsteq	sl, r0
    646c:	00040000 	andeq	r0, r4, r0
    6470:	9f5001f3 	svcls	0x005001f3
	...
    647c:	0000012c 	andeq	r0, r0, ip, lsr #2
    6480:	00000138 	andeq	r0, r0, r8, lsr r1
    6484:	38500001 	ldmdacc	r0, {r0}^
    6488:	50000001 	andpl	r0, r0, r1
    648c:	04000001 	streq	r0, [r0], #-1
    6490:	5001f300 	andpl	pc, r1, r0, lsl #6
    6494:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6498:	00000000 	andeq	r0, r0, r0
    649c:	00012c00 	andeq	r2, r1, r0, lsl #24
    64a0:	00014000 	andeq	r4, r1, r0
    64a4:	30000200 	andcc	r0, r0, r0, lsl #4
    64a8:	0001409f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    64ac:	00014200 	andeq	r4, r1, r0, lsl #4
    64b0:	70000900 	andvc	r0, r0, r0, lsl #18
    64b4:	1a007300 	bne	230bc <__Stack_Size+0x22cbc>
    64b8:	9f290073 	svcls	0x00290073
	...
    64c4:	0000012c 	andeq	r0, r0, ip, lsr #2
    64c8:	00000136 	andeq	r0, r0, r6, lsr r1
    64cc:	9f300002 	svcls	0x00300002
    64d0:	00000136 	andeq	r0, r0, r6, lsr r1
    64d4:	00000144 	andeq	r0, r0, r4, asr #2
    64d8:	00530001 	subseq	r0, r3, r1
    64dc:	00000000 	andeq	r0, r0, r0
    64e0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    64e4:	64000001 	strvs	r0, [r0], #-1
    64e8:	01000001 	tsteq	r0, r1
    64ec:	01645000 	cmneq	r4, r0
    64f0:	01780000 	cmneq	r8, r0
    64f4:	00040000 	andeq	r0, r4, r0
    64f8:	9f5001f3 	svcls	0x005001f3
	...
    6504:	00000188 	andeq	r0, r0, r8, lsl #3
    6508:	00000194 	muleq	r0, r4, r1
    650c:	94500001 	ldrbls	r0, [r0], #-1
    6510:	ac000001 	stcge	0, cr0, [r0], {1}
    6514:	04000001 	streq	r0, [r0], #-1
    6518:	5001f300 	andpl	pc, r1, r0, lsl #6
    651c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6520:	00000000 	andeq	r0, r0, r0
    6524:	00018800 	andeq	r8, r1, r0, lsl #16
    6528:	00019c00 	andeq	r9, r1, r0, lsl #24
    652c:	30000200 	andcc	r0, r0, r0, lsl #4
    6530:	00019c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    6534:	00019e00 	andeq	r9, r1, r0, lsl #28
    6538:	70000900 	andvc	r0, r0, r0, lsl #18
    653c:	1a007300 	bne	23144 <__Stack_Size+0x22d44>
    6540:	9f290073 	svcls	0x00290073
	...
    654c:	00000188 	andeq	r0, r0, r8, lsl #3
    6550:	00000192 	muleq	r0, r2, r1
    6554:	9f300002 	svcls	0x00300002
    6558:	00000192 	muleq	r0, r2, r1
    655c:	000001a0 	andeq	r0, r0, r0, lsr #3
    6560:	00530001 	subseq	r0, r3, r1
    6564:	00000000 	andeq	r0, r0, r0
    6568:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    656c:	c4000001 	strgt	r0, [r0], #-1
    6570:	01000001 	tsteq	r0, r1
    6574:	01c45000 	biceq	r5, r4, r0
    6578:	01cc0000 	biceq	r0, ip, r0
    657c:	00040000 	andeq	r0, r4, r0
    6580:	9f5001f3 	svcls	0x005001f3
	...
    658c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    6590:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    6594:	bc510001 	mrrclt	0, 0, r0, r1, cr1
    6598:	cc000001 	stcgt	0, cr0, [r0], {1}
    659c:	04000001 	streq	r0, [r0], #-1
    65a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    65a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    65a8:	00000000 	andeq	r0, r0, r0
    65ac:	0001ec00 	andeq	lr, r1, r0, lsl #24
    65b0:	0001f400 	andeq	pc, r1, r0, lsl #8
    65b4:	50000100 	andpl	r0, r0, r0, lsl #2
    65b8:	000001f4 	strdeq	r0, [r0], -r4
    65bc:	000001f6 	strdeq	r0, [r0], -r6
    65c0:	01f30004 	mvnseq	r0, r4
    65c4:	01f69f50 	mvnseq	r9, r0, asr pc
    65c8:	01fa0000 	mvnseq	r0, r0
    65cc:	00010000 	andeq	r0, r1, r0
    65d0:	0001fa50 	andeq	pc, r1, r0, asr sl	; <UNPREDICTABLE>
    65d4:	00020400 	andeq	r0, r2, r0, lsl #8
    65d8:	f3000400 	vshl.u8	d0, d0, d0
    65dc:	009f5001 	addseq	r5, pc, r1
    65e0:	00000000 	andeq	r0, r0, r0
    65e4:	04000000 	streq	r0, [r0], #-0
    65e8:	0a000002 	beq	65f8 <__Stack_Size+0x61f8>
    65ec:	01000002 	tsteq	r0, r2
    65f0:	020a5000 	andeq	r5, sl, #0
    65f4:	02240000 	eoreq	r0, r4, #0
    65f8:	00040000 	andeq	r0, r4, r0
    65fc:	9f5001f3 	svcls	0x005001f3
	...
    6608:	00000204 	andeq	r0, r0, r4, lsl #4
    660c:	0000020e 	andeq	r0, r0, lr, lsl #4
    6610:	9f300002 	svcls	0x00300002
    6614:	0000020e 	andeq	r0, r0, lr, lsl #4
    6618:	00000216 	andeq	r0, r0, r6, lsl r2
    661c:	16500001 	ldrbne	r0, [r0], -r1
    6620:	18000002 	stmdane	r0, {r1}
    6624:	08000002 	stmdaeq	r0, {r1}
    6628:	01f33100 	mvnseq	r3, r0, lsl #2
    662c:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    6630:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    6634:	00021c00 	andeq	r1, r2, r0, lsl #24
    6638:	50000100 	andpl	r0, r0, r0, lsl #2
    663c:	0000021c 	andeq	r0, r0, ip, lsl r2
    6640:	00000224 	andeq	r0, r0, r4, lsr #4
    6644:	f3310008 	vhadd.u<illegal width 64>	d0, d1, d8
    6648:	1a4f5001 	bne	13da654 <__Stack_Size+0x13da254>
    664c:	00009f24 	andeq	r9, r0, r4, lsr #30
    6650:	00000000 	andeq	r0, r0, r0
    6654:	02240000 	eoreq	r0, r4, #0
    6658:	02520000 	subseq	r0, r2, #0
    665c:	00010000 	andeq	r0, r1, r0
    6660:	00025250 	andeq	r5, r2, r0, asr r2
    6664:	00027000 	andeq	r7, r2, r0
    6668:	f3000400 	vshl.u8	d0, d0, d0
    666c:	009f5001 	addseq	r5, pc, r1
    6670:	00000000 	andeq	r0, r0, r0
    6674:	24000000 	strcs	r0, [r0], #-0
    6678:	36000002 	strcc	r0, [r0], -r2
    667c:	01000002 	tsteq	r0, r2
    6680:	02365100 	eorseq	r5, r6, #0, 2
    6684:	02700000 	rsbseq	r0, r0, #0
    6688:	00040000 	andeq	r0, r4, r0
    668c:	9f5101f3 	svcls	0x005101f3
	...
    6698:	00000224 	andeq	r0, r0, r4, lsr #4
    669c:	0000023e 	andeq	r0, r0, lr, lsr r2
    66a0:	3e520001 	cdpcc	0, 5, cr0, cr2, cr1, {0}
    66a4:	70000002 	andvc	r0, r0, r2
    66a8:	04000002 	streq	r0, [r0], #-2
    66ac:	5201f300 	andpl	pc, r1, #0, 6
    66b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    66b4:	00000000 	andeq	r0, r0, r0
    66b8:	00022400 	andeq	r2, r2, r0, lsl #8
    66bc:	00023000 	andeq	r3, r2, r0
    66c0:	30000200 	andcc	r0, r0, r0, lsl #4
    66c4:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    66c8:	00023400 	andeq	r3, r2, r0, lsl #8
    66cc:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    66d0:	9f1c0073 	svcls	0x001c0073
    66d4:	00000234 	andeq	r0, r0, r4, lsr r2
    66d8:	00000238 	andeq	r0, r0, r8, lsr r2
    66dc:	38540001 	ldmdacc	r4, {r0}^
    66e0:	3c000002 	stccc	0, cr0, [r0], {2}
    66e4:	05000002 	streq	r0, [r0, #-2]
    66e8:	00733400 	rsbseq	r3, r3, r0, lsl #8
    66ec:	024a9f1c 	subeq	r9, sl, #28, 30	; 0x70
    66f0:	02520000 	subseq	r0, r2, #0
    66f4:	00080000 	andeq	r0, r8, r0
    66f8:	c0080070 	andgt	r0, r8, r0, ror r0
    66fc:	9f25361a 	svcls	0x0025361a
    6700:	00000252 	andeq	r0, r0, r2, asr r2
    6704:	00000270 	andeq	r0, r0, r0, ror r2
    6708:	01f30009 	mvnseq	r0, r9
    670c:	1ac00850 	bne	ff008854 <SCS_BASE+0x1effa854>
    6710:	009f2536 	addseq	r2, pc, r6, lsr r5	; <UNPREDICTABLE>
    6714:	00000000 	andeq	r0, r0, r0
    6718:	24000000 	strcs	r0, [r0], #-0
    671c:	30000002 	andcc	r0, r0, r2
    6720:	03000002 	movweq	r0, #2
    6724:	9fff0800 	svcls	0x00ff0800
    6728:	00000230 	andeq	r0, r0, r0, lsr r2
    672c:	0000023c 	andeq	r0, r0, ip, lsr r2
    6730:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    6734:	9f250073 	svcls	0x00250073
    6738:	0000023c 	andeq	r0, r0, ip, lsr r2
    673c:	0000024a 	andeq	r0, r0, sl, asr #4
    6740:	4a530001 	bmi	14c674c <__Stack_Size+0x14c634c>
    6744:	52000002 	andpl	r0, r0, #2
    6748:	07000002 	streq	r0, [r0, -r2]
    674c:	38007000 	stmdacc	r0, {ip, sp, lr}
    6750:	9f1a3325 	svcls	0x001a3325
    6754:	00000252 	andeq	r0, r0, r2, asr r2
    6758:	00000270 	andeq	r0, r0, r0, ror r2
    675c:	01f30008 	mvnseq	r0, r8
    6760:	33253850 	teqcc	r5, #80, 16	; 0x500000
    6764:	00009f1a 	andeq	r9, r0, sl, lsl pc
    6768:	00000000 	andeq	r0, r0, r0
    676c:	02240000 	eoreq	r0, r4, #0
    6770:	024a0000 	subeq	r0, sl, #0
    6774:	00020000 	andeq	r0, r2, r0
    6778:	024a9f30 	subeq	r9, sl, #48, 30	; 0xc0
    677c:	02620000 	rsbeq	r0, r2, #0
    6780:	00010000 	andeq	r0, r1, r0
    6784:	00026254 	andeq	r6, r2, r4, asr r2
    6788:	00027000 	andeq	r7, r2, r0
    678c:	08000e00 	stmdaeq	r0, {r9, sl, fp}
    6790:	5001f3ff 	strdpl	pc, [r1], -pc	; <UNPREDICTABLE>
    6794:	3224fa09 	eorcc	pc, r4, #36864	; 0x9000
    6798:	24243325 	strtcs	r3, [r4], #-805	; 0x325
    679c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    67a0:	00000000 	andeq	r0, r0, r0
    67a4:	00022400 	andeq	r2, r2, r0, lsl #8
    67a8:	00023000 	andeq	r3, r2, r0
    67ac:	30000200 	andcc	r0, r0, r0, lsl #4
    67b0:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    67b4:	00023600 	andeq	r3, r2, r0, lsl #12
    67b8:	53000100 	movwpl	r0, #256	; 0x100
    67bc:	00000236 	andeq	r0, r0, r6, lsr r2
    67c0:	0000024a 	andeq	r0, r0, sl, asr #4
    67c4:	4a510001 	bmi	14467d0 <__Stack_Size+0x14463d0>
    67c8:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    67cc:	06000002 	streq	r0, [r0], -r2
    67d0:	72007100 	andvc	r7, r0, #0, 2
    67d4:	4e9f2400 	cdpmi	4, 9, cr2, cr15, cr0, {0}
    67d8:	68000002 	stmdavs	r0, {r1}
    67dc:	01000002 	tsteq	r0, r2
    67e0:	02685200 	rsbeq	r5, r8, #0, 4
    67e4:	02700000 	rsbseq	r0, r0, #0
    67e8:	000e0000 	andeq	r0, lr, r0
    67ec:	01f30071 	mvnseq	r0, r1, ror r0
    67f0:	24fa0950 	ldrbtcs	r0, [sl], #2384	; 0x950
    67f4:	24332532 	ldrtcs	r2, [r3], #-1330	; 0x532
    67f8:	00009f24 	andeq	r9, r0, r4, lsr #30
    67fc:	00000000 	andeq	r0, r0, r0
    6800:	02700000 	rsbseq	r0, r0, #0
    6804:	02740000 	rsbseq	r0, r4, #0
    6808:	00010000 	andeq	r0, r1, r0
    680c:	00027450 	andeq	r7, r2, r0, asr r4
    6810:	00028c00 	andeq	r8, r2, r0, lsl #24
    6814:	f3000400 	vshl.u8	d0, d0, d0
    6818:	009f5001 	addseq	r5, pc, r1
    681c:	00000000 	andeq	r0, r0, r0
    6820:	70000000 	andvc	r0, r0, r0
    6824:	7c000002 	stcvc	0, cr0, [r0], {2}
    6828:	02000002 	andeq	r0, r0, #2
    682c:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    6830:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    6834:	09000002 	stmdbeq	r0, {r1}
    6838:	70007300 	andvc	r7, r0, r0, lsl #6
    683c:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    6840:	00009f29 	andeq	r9, r0, r9, lsr #30
    6844:	00000000 	andeq	r0, r0, r0
    6848:	02700000 	rsbseq	r0, r0, #0
    684c:	027c0000 	rsbseq	r0, ip, #0
    6850:	00020000 	andeq	r0, r2, r0
    6854:	027c9f30 	rsbseq	r9, ip, #48, 30	; 0xc0
    6858:	027e0000 	rsbseq	r0, lr, #0
    685c:	00060000 	andeq	r0, r6, r0
    6860:	00700073 	rsbseq	r0, r0, r3, ror r0
    6864:	027e9f1a 	rsbseq	r9, lr, #26, 30	; 0x68
    6868:	02820000 	addeq	r0, r2, #0
    686c:	00010000 	andeq	r0, r1, r0
    6870:	00000050 	andeq	r0, r0, r0, asr r0
    6874:	00000000 	andeq	r0, r0, r0
    6878:	00027000 	andeq	r7, r2, r0
    687c:	00027400 	andeq	r7, r2, r0, lsl #8
    6880:	70000700 	andvc	r0, r0, r0, lsl #14
    6884:	3f253a00 	svccc	0x00253a00
    6888:	02749f1a 	rsbseq	r9, r4, #26, 30	; 0x68
    688c:	02780000 	rsbseq	r0, r8, #0
    6890:	00080000 	andeq	r0, r8, r0
    6894:	3a5001f3 	bcc	1407068 <__Stack_Size+0x1406c68>
    6898:	9f1a3f25 	svcls	0x001a3f25
    689c:	00000278 	andeq	r0, r0, r8, ror r2
    68a0:	00000280 	andeq	r0, r0, r0, lsl #5
    68a4:	80530001 	subshi	r0, r3, r1
    68a8:	8c000002 	stchi	0, cr0, [r0], {2}
    68ac:	09000002 	stmdbeq	r0, {r1}
    68b0:	01f33100 	mvnseq	r3, r0, lsl #2
    68b4:	24f60950 	ldrbtcs	r0, [r6], #2384	; 0x950
    68b8:	00009f24 	andeq	r9, r0, r4, lsr #30
    68bc:	00000000 	andeq	r0, r0, r0
    68c0:	028c0000 	addeq	r0, ip, #0
    68c4:	02900000 	addseq	r0, r0, #0
    68c8:	00010000 	andeq	r0, r1, r0
    68cc:	00029050 	andeq	r9, r2, r0, asr r0
    68d0:	0002a400 	andeq	sl, r2, r0, lsl #8
    68d4:	f3000400 	vshl.u8	d0, d0, d0
    68d8:	009f5001 	addseq	r5, pc, r1
    68dc:	00000000 	andeq	r0, r0, r0
    68e0:	8c000000 	stchi	0, cr0, [r0], {-0}
    68e4:	90000002 	andls	r0, r0, r2
    68e8:	05000002 	streq	r0, [r0, #-2]
    68ec:	4f007000 	svcmi	0x00007000
    68f0:	02909f1a 	addseq	r9, r0, #26, 30	; 0x68
    68f4:	02960000 	addseq	r0, r6, #0
    68f8:	00010000 	andeq	r0, r1, r0
    68fc:	00029650 	andeq	r9, r2, r0, asr r6
    6900:	0002a400 	andeq	sl, r2, r0, lsl #8
    6904:	f3000600 	vmax.u8	d0, d0, d0
    6908:	1a4f5001 	bne	13da914 <__Stack_Size+0x13da514>
    690c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6910:	00000000 	andeq	r0, r0, r0
    6914:	0002a400 	andeq	sl, r2, r0, lsl #8
    6918:	0002a800 	andeq	sl, r2, r0, lsl #16
    691c:	50000100 	andpl	r0, r0, r0, lsl #2
    6920:	000002a8 	andeq	r0, r0, r8, lsr #5
    6924:	000002c0 	andeq	r0, r0, r0, asr #5
    6928:	01f30004 	mvnseq	r0, r4
    692c:	00009f50 	andeq	r9, r0, r0, asr pc
    6930:	00000000 	andeq	r0, r0, r0
    6934:	02a40000 	adceq	r0, r4, #0
    6938:	02a80000 	adceq	r0, r8, #0
    693c:	00050000 	andeq	r0, r5, r0
    6940:	1a4f0070 	bne	13c6b08 <__Stack_Size+0x13c6708>
    6944:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    6948:	0002ac00 	andeq	sl, r2, r0, lsl #24
    694c:	50000100 	andpl	r0, r0, r0, lsl #2
    6950:	000002ac 	andeq	r0, r0, ip, lsr #5
    6954:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    6958:	01710003 	cmneq	r1, r3
    695c:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    6960:	0002c000 	andeq	ip, r2, r0
    6964:	f3000600 	vmax.u8	d0, d0, d0
    6968:	1a4f5001 	bne	13da974 <__Stack_Size+0x13da574>
    696c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6970:	00000000 	andeq	r0, r0, r0
    6974:	0002c000 	andeq	ip, r2, r0
    6978:	0002c400 	andeq	ip, r2, r0, lsl #8
    697c:	50000100 	andpl	r0, r0, r0, lsl #2
    6980:	000002c4 	andeq	r0, r0, r4, asr #5
    6984:	000002dc 	ldrdeq	r0, [r0], -ip
    6988:	01f30004 	mvnseq	r0, r4
    698c:	00009f50 	andeq	r9, r0, r0, asr pc
    6990:	00000000 	andeq	r0, r0, r0
    6994:	02c00000 	sbceq	r0, r0, #0
    6998:	02cc0000 	sbceq	r0, ip, #0
    699c:	00020000 	andeq	r0, r2, r0
    69a0:	02cc9f30 	sbceq	r9, ip, #48, 30	; 0xc0
    69a4:	02ce0000 	sbceq	r0, lr, #0
    69a8:	00090000 	andeq	r0, r9, r0
    69ac:	00700073 	rsbseq	r0, r0, r3, ror r0
    69b0:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    69b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    69b8:	00000000 	andeq	r0, r0, r0
    69bc:	0002c000 	andeq	ip, r2, r0
    69c0:	0002cc00 	andeq	ip, r2, r0, lsl #24
    69c4:	30000200 	andcc	r0, r0, r0, lsl #4
    69c8:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    69cc:	0002ce00 	andeq	ip, r2, r0, lsl #28
    69d0:	73000600 	movwvc	r0, #1536	; 0x600
    69d4:	1a007000 	bne	229dc <__Stack_Size+0x225dc>
    69d8:	0002ce9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    69dc:	0002d200 	andeq	sp, r2, r0, lsl #4
    69e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    69ec:	000002c0 	andeq	r0, r0, r0, asr #5
    69f0:	000002c4 	andeq	r0, r0, r4, asr #5
    69f4:	00700007 	rsbseq	r0, r0, r7
    69f8:	1a3f253e 	bne	fcfef8 <__Stack_Size+0xfcfaf8>
    69fc:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    6a00:	0002c800 	andeq	ip, r2, r0, lsl #16
    6a04:	f3000800 	vsub.i8	d0, d0, d0
    6a08:	253e5001 	ldrcs	r5, [lr, #-1]!
    6a0c:	c89f1a3f 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    6a10:	d0000002 	andle	r0, r0, r2
    6a14:	01000002 	tsteq	r0, r2
    6a18:	02d05300 	sbcseq	r5, r0, #0, 6
    6a1c:	02dc0000 	sbcseq	r0, ip, #0
    6a20:	00090000 	andeq	r0, r9, r0
    6a24:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    6a28:	2424f209 	strtcs	pc, [r4], #-521	; 0x209
    6a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6a30:	00000000 	andeq	r0, r0, r0
    6a34:	0002dc00 	andeq	sp, r2, r0, lsl #24
    6a38:	0002e600 	andeq	lr, r2, r0, lsl #12
    6a3c:	50000100 	andpl	r0, r0, r0, lsl #2
    6a40:	000002e6 	andeq	r0, r0, r6, ror #5
    6a44:	000002e8 	andeq	r0, r0, r8, ror #5
    6a48:	01f30004 	mvnseq	r0, r4
    6a4c:	02e89f50 	rsceq	r9, r8, #80, 30	; 0x140
    6a50:	02f20000 	rscseq	r0, r2, #0
    6a54:	00010000 	andeq	r0, r1, r0
    6a58:	0002f250 	andeq	pc, r2, r0, asr r2	; <UNPREDICTABLE>
    6a5c:	00030200 	andeq	r0, r3, r0, lsl #4
    6a60:	f3000400 	vshl.u8	d0, d0, d0
    6a64:	029f5001 	addseq	r5, pc, #1
    6a68:	04000003 	streq	r0, [r0], #-3
    6a6c:	01000003 	tsteq	r0, r3
    6a70:	03045000 	movweq	r5, #16384	; 0x4000
    6a74:	030c0000 	movweq	r0, #49152	; 0xc000
    6a78:	00040000 	andeq	r0, r4, r0
    6a7c:	9f5001f3 	svcls	0x005001f3
	...
    6a88:	000002dc 	ldrdeq	r0, [r0], -ip
    6a8c:	000002e6 	andeq	r0, r0, r6, ror #5
    6a90:	9f300002 	svcls	0x00300002
    6a94:	000002e6 	andeq	r0, r0, r6, ror #5
    6a98:	000002e8 	andeq	r0, r0, r8, ror #5
    6a9c:	e8500001 	ldmda	r0, {r0}^
    6aa0:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    6aa4:	02000002 	andeq	r0, r0, #2
    6aa8:	f69f3000 			; <UNDEFINED> instruction: 0xf69f3000
    6aac:	02000002 	andeq	r0, r0, #2
    6ab0:	01000003 	tsteq	r0, r3
    6ab4:	03025000 	movweq	r5, #8192	; 0x2000
    6ab8:	03040000 	movweq	r0, #16384	; 0x4000
    6abc:	00020000 	andeq	r0, r2, r0
    6ac0:	03049f30 	movweq	r9, #20272	; 0x4f30
    6ac4:	030c0000 	movweq	r0, #49152	; 0xc000
    6ac8:	00010000 	andeq	r0, r1, r0
    6acc:	00000050 	andeq	r0, r0, r0, asr r0
    6ad0:	00000000 	andeq	r0, r0, r0
    6ad4:	0002dc00 	andeq	sp, r2, r0, lsl #24
    6ad8:	0002e000 	andeq	lr, r2, r0
    6adc:	30000200 	andcc	r0, r0, r0, lsl #4
    6ae0:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    6ae4:	0002f000 	andeq	pc, r2, r0
    6ae8:	52000100 	andpl	r0, r0, #0, 2
    6aec:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6af0:	000002f2 	strdeq	r0, [r0], -r2
    6af4:	00700008 	rsbseq	r0, r0, r8
    6af8:	3224f009 	eorcc	pc, r4, #9
    6afc:	02f29f25 	rscseq	r9, r2, #37, 30	; 0x94
    6b00:	03020000 	movweq	r0, #8192	; 0x2000
    6b04:	00090000 	andeq	r0, r9, r0
    6b08:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    6b0c:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    6b10:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    6b14:	00030c00 	andeq	r0, r3, r0, lsl #24
    6b18:	52000100 	andpl	r0, r0, #0, 2
	...
    6b24:	000002dc 	ldrdeq	r0, [r0], -ip
    6b28:	000002e0 	andeq	r0, r0, r0, ror #5
    6b2c:	9f300002 	svcls	0x00300002
    6b30:	000002e0 	andeq	r0, r0, r0, ror #5
    6b34:	000002e6 	andeq	r0, r0, r6, ror #5
    6b38:	00700007 	rsbseq	r0, r0, r7
    6b3c:	1a332544 	bne	cd0054 <__Stack_Size+0xccfc54>
    6b40:	0002e69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    6b44:	0002e800 	andeq	lr, r2, r0, lsl #16
    6b48:	f3000800 	vsub.i8	d0, d0, d0
    6b4c:	25445001 	strbcs	r5, [r4, #-1]
    6b50:	e89f1a33 	ldm	pc, {r0, r1, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    6b54:	f2000002 	vhadd.s8	d0, d0, d2
    6b58:	07000002 	streq	r0, [r0, -r2]
    6b5c:	44007000 	strmi	r7, [r0], #-0
    6b60:	9f1a3325 	svcls	0x001a3325
    6b64:	000002f2 	strdeq	r0, [r0], -r2
    6b68:	00000302 	andeq	r0, r0, r2, lsl #6
    6b6c:	01f30008 	mvnseq	r0, r8
    6b70:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    6b74:	03029f1a 	movweq	r9, #12058	; 0x2f1a
    6b78:	03040000 	movweq	r0, #16384	; 0x4000
    6b7c:	00070000 	andeq	r0, r7, r0
    6b80:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    6b84:	049f1a33 	ldreq	r1, [pc], #2611	; 6b8c <__Stack_Size+0x678c>
    6b88:	0c000003 	stceq	0, cr0, [r0], {3}
    6b8c:	08000003 	stmdaeq	r0, {r0, r1}
    6b90:	5001f300 	andpl	pc, r1, r0, lsl #6
    6b94:	1a332544 	bne	cd00ac <__Stack_Size+0xccfcac>
    6b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6b9c:	00000000 	andeq	r0, r0, r0
    6ba0:	00030c00 	andeq	r0, r3, r0, lsl #24
    6ba4:	00031600 	andeq	r1, r3, r0, lsl #12
    6ba8:	50000100 	andpl	r0, r0, r0, lsl #2
    6bac:	00000316 	andeq	r0, r0, r6, lsl r3
    6bb0:	00000320 	andeq	r0, r0, r0, lsr #6
    6bb4:	01f30004 	mvnseq	r0, r4
    6bb8:	00009f50 	andeq	r9, r0, r0, asr pc
    6bbc:	00000000 	andeq	r0, r0, r0
    6bc0:	030c0000 	movweq	r0, #49152	; 0xc000
    6bc4:	03160000 	tsteq	r6, #0
    6bc8:	00020000 	andeq	r0, r2, r0
    6bcc:	03169f30 	tsteq	r6, #48, 30	; 0xc0
    6bd0:	03200000 	teqeq	r0, #0
    6bd4:	00010000 	andeq	r0, r1, r0
    6bd8:	00000050 	andeq	r0, r0, r0, asr r0
    6bdc:	00000000 	andeq	r0, r0, r0
    6be0:	00030c00 	andeq	r0, r3, r0, lsl #24
    6be4:	00031600 	andeq	r1, r3, r0, lsl #12
    6be8:	70000700 	andvc	r0, r0, r0, lsl #14
    6bec:	31254600 	teqcc	r5, r0, lsl #12
    6bf0:	03169f1a 	tsteq	r6, #26, 30	; 0x68
    6bf4:	03200000 	teqeq	r0, #0
    6bf8:	00080000 	andeq	r0, r8, r0
    6bfc:	465001f3 			; <UNDEFINED> instruction: 0x465001f3
    6c00:	9f1a3125 	svcls	0x001a3125
	...
    6c0c:	00000030 	andeq	r0, r0, r0, lsr r0
    6c10:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c14:	3a500001 	bcc	1406c20 <__Stack_Size+0x1406820>
    6c18:	44000000 	strmi	r0, [r0], #-0
    6c1c:	04000000 	streq	r0, [r0], #-0
    6c20:	5001f300 	andpl	pc, r1, r0, lsl #6
    6c24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6c28:	00000000 	andeq	r0, r0, r0
    6c2c:	00003000 	andeq	r3, r0, r0
    6c30:	00003400 	andeq	r3, r0, r0, lsl #8
    6c34:	30000200 	andcc	r0, r0, r0, lsl #4
    6c38:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    6c3c:	00003a00 	andeq	r3, r0, r0, lsl #20
    6c40:	52000100 	andpl	r0, r0, #0, 2
    6c44:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c48:	00000044 	andeq	r0, r0, r4, asr #32
    6c4c:	00500001 	subseq	r0, r0, r1
    6c50:	00000000 	andeq	r0, r0, r0
    6c54:	50000000 	andpl	r0, r0, r0
    6c58:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    6c5c:	01000000 	mrseq	r0, (UNDEF: 0)
    6c60:	005e5000 	subseq	r5, lr, r0
    6c64:	007c0000 	rsbseq	r0, ip, r0
    6c68:	00040000 	andeq	r0, r4, r0
    6c6c:	9f5001f3 	svcls	0x005001f3
	...
    6c78:	00000050 	andeq	r0, r0, r0, asr r0
    6c7c:	0000006f 	andeq	r0, r0, pc, rrx
    6c80:	6f510001 	svcvs	0x00510001
    6c84:	70000000 	andvc	r0, r0, r0
    6c88:	04000000 	streq	r0, [r0], #-0
    6c8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6c90:	0000709f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6c94:	00007300 	andeq	r7, r0, r0, lsl #6
    6c98:	51000100 	mrspl	r0, (UNDEF: 16)
    6c9c:	00000073 	andeq	r0, r0, r3, ror r0
    6ca0:	0000007c 	andeq	r0, r0, ip, ror r0
    6ca4:	01f30004 	mvnseq	r0, r4
    6ca8:	00009f51 	andeq	r9, r0, r1, asr pc
    6cac:	00000000 	andeq	r0, r0, r0
    6cb0:	00500000 	subseq	r0, r0, r0
    6cb4:	00560000 	subseq	r0, r6, r0
    6cb8:	00020000 	andeq	r0, r2, r0
    6cbc:	00569f30 	subseq	r9, r6, r0, lsr pc
    6cc0:	005e0000 	subseq	r0, lr, r0
    6cc4:	00010000 	andeq	r0, r1, r0
    6cc8:	00005e52 	andeq	r5, r0, r2, asr lr
    6ccc:	00006f00 	andeq	r6, r0, r0, lsl #30
    6cd0:	50000100 	andpl	r0, r0, r0, lsl #2
    6cd4:	00000070 	andeq	r0, r0, r0, ror r0
    6cd8:	00000073 	andeq	r0, r0, r3, ror r0
    6cdc:	00500001 	subseq	r0, r0, r1
    6ce0:	00000000 	andeq	r0, r0, r0
    6ce4:	a4000000 	strge	r0, [r0], #-0
    6ce8:	b0000000 	andlt	r0, r0, r0
    6cec:	01000000 	mrseq	r0, (UNDEF: 0)
    6cf0:	00b05000 	adcseq	r5, r0, r0
    6cf4:	00b80000 	adcseq	r0, r8, r0
    6cf8:	00040000 	andeq	r0, r4, r0
    6cfc:	9f5001f3 	svcls	0x005001f3
	...
    6d08:	000000a4 	andeq	r0, r0, r4, lsr #1
    6d0c:	000000a8 	andeq	r0, r0, r8, lsr #1
    6d10:	9f300002 	svcls	0x00300002
    6d14:	000000a8 	andeq	r0, r0, r8, lsr #1
    6d18:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    6d1c:	00700008 	rsbseq	r0, r0, r8
    6d20:	301a0073 	andscc	r0, sl, r3, ror r0
    6d24:	00b09f2e 	adcseq	r9, r0, lr, lsr #30
    6d28:	00b80000 	adcseq	r0, r8, r0
    6d2c:	00090000 	andeq	r0, r9, r0
    6d30:	735001f3 	cmpvc	r0, #-1073741764	; 0xc000003c
    6d34:	2e301a00 	vaddcs.f32	s2, s0, s0
    6d38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6d3c:	00000000 	andeq	r0, r0, r0
    6d40:	0000b800 	andeq	fp, r0, r0, lsl #16
    6d44:	0000c000 	andeq	ip, r0, r0
    6d48:	50000100 	andpl	r0, r0, r0, lsl #2
    6d4c:	000000c0 	andeq	r0, r0, r0, asr #1
    6d50:	000000c8 	andeq	r0, r0, r8, asr #1
    6d54:	01f30004 	mvnseq	r0, r4
    6d58:	00009f50 	andeq	r9, r0, r0, asr pc
    6d5c:	00000000 	andeq	r0, r0, r0
    6d60:	00740000 	rsbseq	r0, r4, r0
    6d64:	00800000 	addeq	r0, r0, r0
    6d68:	00010000 	andeq	r0, r1, r0
    6d6c:	00008050 	andeq	r8, r0, r0, asr r0
    6d70:	00008800 	andeq	r8, r0, r0, lsl #16
    6d74:	f3000400 	vshl.u8	d0, d0, d0
    6d78:	009f5001 	addseq	r5, pc, r1
    6d7c:	00000000 	andeq	r0, r0, r0
    6d80:	74000000 	strvc	r0, [r0], #-0
    6d84:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    6d88:	02000000 	andeq	r0, r0, #0
    6d8c:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
    6d90:	80000000 	andhi	r0, r0, r0
    6d94:	01000000 	mrseq	r0, (UNDEF: 0)
    6d98:	00805200 	addeq	r5, r0, r0, lsl #4
    6d9c:	00880000 	addeq	r0, r8, r0
    6da0:	00010000 	andeq	r0, r1, r0
    6da4:	00000050 	andeq	r0, r0, r0, asr r0
    6da8:	00000000 	andeq	r0, r0, r0
    6dac:	00009400 	andeq	r9, r0, r0, lsl #8
    6db0:	0000a000 	andeq	sl, r0, r0
    6db4:	50000100 	andpl	r0, r0, r0, lsl #2
    6db8:	000000a0 	andeq	r0, r0, r0, lsr #1
    6dbc:	000000a8 	andeq	r0, r0, r8, lsr #1
    6dc0:	01f30004 	mvnseq	r0, r4
    6dc4:	00009f50 	andeq	r9, r0, r0, asr pc
    6dc8:	00000000 	andeq	r0, r0, r0
    6dcc:	00940000 	addseq	r0, r4, r0
    6dd0:	009e0000 	addseq	r0, lr, r0
    6dd4:	00010000 	andeq	r0, r1, r0
    6dd8:	00009e51 	andeq	r9, r0, r1, asr lr
    6ddc:	0000a800 	andeq	sl, r0, r0, lsl #16
    6de0:	f3000400 	vshl.u8	d0, d0, d0
    6de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    6de8:	00000000 	andeq	r0, r0, r0
    6dec:	94000000 	strls	r0, [r0], #-0
    6df0:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    6df4:	02000000 	andeq	r0, r0, #0
    6df8:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
    6dfc:	9c000000 	stcls	0, cr0, [r0], {-0}
    6e00:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    6e04:	11007200 	mrsne	r7, R8_usr
    6e08:	7e83ffff 	mcrvc	15, 4, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
    6e0c:	009c9f1a 	addseq	r9, ip, sl, lsl pc
    6e10:	00a00000 	adceq	r0, r0, r0
    6e14:	00010000 	andeq	r0, r1, r0
    6e18:	0000a052 	andeq	sl, r0, r2, asr r0
    6e1c:	0000a800 	andeq	sl, r0, r0, lsl #16
    6e20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6e2c:	000000b4 	strheq	r0, [r0], -r4
    6e30:	000000be 	strheq	r0, [r0], -lr
    6e34:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    6e38:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    6e3c:	04000000 	streq	r0, [r0], #-0
    6e40:	5001f300 	andpl	pc, r1, r0, lsl #6
    6e44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6e48:	00000000 	andeq	r0, r0, r0
    6e4c:	0000b400 	andeq	fp, r0, r0, lsl #8
    6e50:	0000b800 	andeq	fp, r0, r0, lsl #16
    6e54:	30000200 	andcc	r0, r0, r0, lsl #4
    6e58:	0000b89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    6e5c:	0000be00 	andeq	fp, r0, r0, lsl #28
    6e60:	52000100 	andpl	r0, r0, #0, 2
    6e64:	000000be 	strheq	r0, [r0], -lr
    6e68:	000000c8 	andeq	r0, r0, r8, asr #1
    6e6c:	00500001 	subseq	r0, r0, r1
    6e70:	00000000 	andeq	r0, r0, r0
    6e74:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    6e78:	e2000000 	and	r0, r0, #0
    6e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e80:	00e25000 	rsceq	r5, r2, r0
    6e84:	00ec0000 	rsceq	r0, ip, r0
    6e88:	00040000 	andeq	r0, r4, r0
    6e8c:	9f5001f3 	svcls	0x005001f3
	...
    6e98:	000000d8 	ldrdeq	r0, [r0], -r8
    6e9c:	000000dc 	ldrdeq	r0, [r0], -ip
    6ea0:	9f300002 	svcls	0x00300002
    6ea4:	000000dc 	ldrdeq	r0, [r0], -ip
    6ea8:	000000e2 	andeq	r0, r0, r2, ror #1
    6eac:	e2520001 	subs	r0, r2, #1
    6eb0:	ec000000 	stc	0, cr0, [r0], {-0}
    6eb4:	01000000 	mrseq	r0, (UNDEF: 0)
    6eb8:	00005000 	andeq	r5, r0, r0
    6ebc:	00000000 	andeq	r0, r0, r0
    6ec0:	00ec0000 	rsceq	r0, ip, r0
    6ec4:	00f60000 	rscseq	r0, r6, r0
    6ec8:	00010000 	andeq	r0, r1, r0
    6ecc:	0000f650 	andeq	pc, r0, r0, asr r6	; <UNPREDICTABLE>
    6ed0:	00010000 	andeq	r0, r1, r0
    6ed4:	f3000400 	vshl.u8	d0, d0, d0
    6ed8:	009f5001 	addseq	r5, pc, r1
    6edc:	00000000 	andeq	r0, r0, r0
    6ee0:	ec000000 	stc	0, cr0, [r0], {-0}
    6ee4:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    6ee8:	02000000 	andeq	r0, r0, #0
    6eec:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    6ef0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    6ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    6ef8:	00f65200 	rscseq	r5, r6, r0, lsl #4
    6efc:	01000000 	mrseq	r0, (UNDEF: 0)
    6f00:	00010000 	andeq	r0, r1, r0
    6f04:	00000050 	andeq	r0, r0, r0, asr r0
    6f08:	00000000 	andeq	r0, r0, r0
    6f0c:	00010000 	andeq	r0, r1, r0
    6f10:	00010c00 	andeq	r0, r1, r0, lsl #24
    6f14:	50000100 	andpl	r0, r0, r0, lsl #2
    6f18:	0000010c 	andeq	r0, r0, ip, lsl #2
    6f1c:	00000114 	andeq	r0, r0, r4, lsl r1
    6f20:	01f30004 	mvnseq	r0, r4
    6f24:	00009f50 	andeq	r9, r0, r0, asr pc
    6f28:	00000000 	andeq	r0, r0, r0
    6f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    6f30:	01040000 	mrseq	r0, (UNDEF: 4)
    6f34:	00020000 	andeq	r0, r2, r0
    6f38:	01049f30 	tsteq	r4, r0, lsr pc
    6f3c:	010c0000 	mrseq	r0, (UNDEF: 12)
    6f40:	00010000 	andeq	r0, r1, r0
    6f44:	00010c52 	andeq	r0, r1, r2, asr ip
    6f48:	00011400 	andeq	r1, r1, r0, lsl #8
    6f4c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6f58:	00000114 	andeq	r0, r0, r4, lsl r1
    6f5c:	0000011c 	andeq	r0, r0, ip, lsl r1
    6f60:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    6f64:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    6f68:	04000001 	streq	r0, [r0], #-1
    6f6c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6f70:	00011e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    6f74:	00012200 	andeq	r2, r1, r0, lsl #4
    6f78:	50000100 	andpl	r0, r0, r0, lsl #2
    6f7c:	00000122 	andeq	r0, r0, r2, lsr #2
    6f80:	0000012c 	andeq	r0, r0, ip, lsr #2
    6f84:	01f30004 	mvnseq	r0, r4
    6f88:	00009f50 	andeq	r9, r0, r0, asr pc
    6f8c:	00000000 	andeq	r0, r0, r0
    6f90:	01380000 	teqeq	r8, r0
    6f94:	01420000 	mrseq	r0, (UNDEF: 66)
    6f98:	00010000 	andeq	r0, r1, r0
    6f9c:	00014250 	andeq	r4, r1, r0, asr r2
    6fa0:	00014c00 	andeq	r4, r1, r0, lsl #24
    6fa4:	f3000400 	vshl.u8	d0, d0, d0
    6fa8:	009f5001 	addseq	r5, pc, r1
    6fac:	00000000 	andeq	r0, r0, r0
    6fb0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6fb4:	3c000001 	stccc	0, cr0, [r0], {1}
    6fb8:	02000001 	andeq	r0, r0, #1
    6fbc:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    6fc0:	42000001 	andmi	r0, r0, #1
    6fc4:	01000001 	tsteq	r0, r1
    6fc8:	01425200 	mrseq	r5, (UNDEF: 98)
    6fcc:	014c0000 	mrseq	r0, (UNDEF: 76)
    6fd0:	00010000 	andeq	r0, r1, r0
    6fd4:	00000050 	andeq	r0, r0, r0, asr r0
    6fd8:	00000000 	andeq	r0, r0, r0
    6fdc:	00017800 	andeq	r7, r1, r0, lsl #16
    6fe0:	00017e00 	andeq	r7, r1, r0, lsl #28
    6fe4:	50000100 	andpl	r0, r0, r0, lsl #2
    6fe8:	0000017e 	andeq	r0, r0, lr, ror r1
    6fec:	00000188 	andeq	r0, r0, r8, lsl #3
    6ff0:	01f30004 	mvnseq	r0, r4
    6ff4:	00009f50 	andeq	r9, r0, r0, asr pc
    6ff8:	00000000 	andeq	r0, r0, r0
    6ffc:	01940000 	orrseq	r0, r4, r0
    7000:	019a0000 	orrseq	r0, sl, r0
    7004:	00020000 	andeq	r0, r2, r0
    7008:	019a9f30 	orrseq	r9, sl, r0, lsr pc
    700c:	019e0000 	orrseq	r0, lr, r0
    7010:	00050000 	andeq	r0, r5, r0
    7014:	1a3c0072 	bne	f071e4 <__Stack_Size+0xf06de4>
    7018:	00019e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    701c:	0001a800 	andeq	sl, r1, r0, lsl #16
    7020:	52000100 	andpl	r0, r0, #0, 2
    7024:	000001aa 	andeq	r0, r0, sl, lsr #3
    7028:	000001ac 	andeq	r0, r0, ip, lsr #3
    702c:	cc520001 	mrrcgt	0, 0, r0, r2, cr1
    7030:	d2000001 	andle	r0, r0, #1
    7034:	08000001 	stmdaeq	r0, {r0}
    7038:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    703c:	25341af0 	ldrcs	r1, [r4, #-2800]!	; 0xaf0
    7040:	0001dc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    7044:	0001e000 	andeq	lr, r1, r0
    7048:	74000900 	strvc	r0, [r0], #-2304	; 0x900
    704c:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    7050:	9f25381a 	svcls	0x0025381a
    7054:	000001ea 	andeq	r0, r0, sl, ror #3
    7058:	000001ee 	andeq	r0, r0, lr, ror #3
    705c:	00740009 	rsbseq	r0, r4, r9
    7060:	1a38000a 	bne	e07090 <__Stack_Size+0xe06c90>
    7064:	f69f253b 			; <UNDEFINED> instruction: 0xf69f253b
    7068:	fa000001 	blx	7074 <__Stack_Size+0x6c74>
    706c:	09000001 	stmdbeq	r0, {r0}
    7070:	0a007300 	beq	23c78 <__Stack_Size+0x23878>
    7074:	3e1ac000 	cdpcc	0, 1, cr12, cr10, cr0, {0}
    7078:	00009f25 	andeq	r9, r0, r5, lsr #30
    707c:	00000000 	andeq	r0, r0, r0
    7080:	01940000 	orrseq	r0, r4, r0
    7084:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    7088:	00020000 	andeq	r0, r2, r0
    708c:	01ac9f30 			; <UNDEFINED> instruction: 0x01ac9f30
    7090:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
    7094:	00070000 	andeq	r0, r7, r0
    7098:	414e0072 	hvcmi	57346	; 0xe002
    709c:	b89f1a24 	ldmlt	pc, {r2, r5, r9, fp, ip}	; <UNPREDICTABLE>
    70a0:	c8000001 	stmdagt	r0, {r0}
    70a4:	01000001 	tsteq	r0, r1
    70a8:	00005200 	andeq	r5, r0, r0, lsl #4
    70ac:	00000000 	andeq	r0, r0, r0
    70b0:	01940000 	orrseq	r0, r4, r0
    70b4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    70b8:	00020000 	andeq	r0, r2, r0
    70bc:	01b89f30 			; <UNDEFINED> instruction: 0x01b89f30
    70c0:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    70c4:	00070000 	andeq	r0, r7, r0
    70c8:	3c400071 	mcrrcc	0, 7, r0, r0, cr1
    70cc:	009f1a24 	addseq	r1, pc, r4, lsr #20
    70d0:	00000000 	andeq	r0, r0, r0
    70d4:	94000000 	strls	r0, [r0], #-0
    70d8:	cc000001 	stcgt	0, cr0, [r0], {1}
    70dc:	02000001 	andeq	r0, r0, #1
    70e0:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    70e4:	d2000001 	andle	r0, r0, #1
    70e8:	13000001 	movwne	r0, #1
    70ec:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    70f0:	25341af0 	ldrcs	r1, [r4, #-2800]!	; 0xaf0
    70f4:	00cc0603 	sbceq	r0, ip, r3, lsl #12
    70f8:	01942208 	orrseq	r2, r4, r8, lsl #4
    70fc:	9f1aff08 	svcls	0x001aff08
    7100:	000001dc 	ldrdeq	r0, [r0], -ip
    7104:	000001e0 	andeq	r0, r0, r0, ror #3
    7108:	00740014 	rsbseq	r0, r4, r4, lsl r0
    710c:	1a07000a 	bne	1c713c <__Stack_Size+0x1c6d3c>
    7110:	06032538 			; <UNDEFINED> instruction: 0x06032538
    7114:	220800cc 	andcs	r0, r8, #204	; 0xcc
    7118:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    711c:	01ea9f1a 	mvneq	r9, sl, lsl pc
    7120:	01ee0000 	mvneq	r0, r0
    7124:	00140000 	andseq	r0, r4, r0
    7128:	000a0074 	andeq	r0, sl, r4, ror r0
    712c:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    7130:	00cc0603 	sbceq	r0, ip, r3, lsl #12
    7134:	01942208 	orrseq	r2, r4, r8, lsl #4
    7138:	9f1aff08 	svcls	0x001aff08
    713c:	000001f6 	strdeq	r0, [r0], -r6
    7140:	000001fa 	strdeq	r0, [r0], -sl
    7144:	00730014 	rsbseq	r0, r3, r4, lsl r0
    7148:	1ac0000a 	bne	ff007178 <SCS_BASE+0x1eff9178>
    714c:	1603253e 			; <UNDEFINED> instruction: 0x1603253e
    7150:	220800cc 	andcs	r0, r8, #204	; 0xcc
    7154:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    7158:	00009f1a 	andeq	r9, r0, sl, lsl pc
    715c:	00000000 	andeq	r0, r0, r0
    7160:	02180000 	andseq	r0, r8, #0
    7164:	02200000 	eoreq	r0, r0, #0
    7168:	00010000 	andeq	r0, r1, r0
    716c:	00022050 	andeq	r2, r2, r0, asr r0
    7170:	00022200 	andeq	r2, r2, r0, lsl #4
    7174:	f3000400 	vshl.u8	d0, d0, d0
    7178:	229f5001 	addscs	r5, pc, #1
    717c:	26000002 	strcs	r0, [r0], -r2
    7180:	01000002 	tsteq	r0, r2
    7184:	02265000 	eoreq	r5, r6, #0
    7188:	02300000 	eorseq	r0, r0, #0
    718c:	00040000 	andeq	r0, r4, r0
    7190:	9f5001f3 	svcls	0x005001f3
	...
    719c:	00000230 	andeq	r0, r0, r0, lsr r2
    71a0:	00000238 	andeq	r0, r0, r8, lsr r2
    71a4:	38500001 	ldmdacc	r0, {r0}^
    71a8:	3a000002 	bcc	71b8 <__Stack_Size+0x6db8>
    71ac:	04000002 	streq	r0, [r0], #-2
    71b0:	5001f300 	andpl	pc, r1, r0, lsl #6
    71b4:	00023a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    71b8:	00023e00 	andeq	r3, r2, r0, lsl #28
    71bc:	50000100 	andpl	r0, r0, r0, lsl #2
    71c0:	0000023e 	andeq	r0, r0, lr, lsr r2
    71c4:	00000248 	andeq	r0, r0, r8, asr #4
    71c8:	01f30004 	mvnseq	r0, r4
    71cc:	00009f50 	andeq	r9, r0, r0, asr pc
    71d0:	00000000 	andeq	r0, r0, r0
    71d4:	02480000 	subeq	r0, r8, #0
    71d8:	02500000 	subseq	r0, r0, #0
    71dc:	00010000 	andeq	r0, r1, r0
    71e0:	00025050 	andeq	r5, r2, r0, asr r0
    71e4:	00025200 	andeq	r5, r2, r0, lsl #4
    71e8:	f3000400 	vshl.u8	d0, d0, d0
    71ec:	529f5001 	addspl	r5, pc, #1
    71f0:	56000002 	strpl	r0, [r0], -r2
    71f4:	01000002 	tsteq	r0, r2
    71f8:	02565000 	subseq	r5, r6, #0
    71fc:	02600000 	rsbeq	r0, r0, #0
    7200:	00040000 	andeq	r0, r4, r0
    7204:	9f5001f3 	svcls	0x005001f3
	...
    7210:	00000260 	andeq	r0, r0, r0, ror #4
    7214:	00000268 	andeq	r0, r0, r8, ror #4
    7218:	68500001 	ldmdavs	r0, {r0}^
    721c:	6a000002 	bvs	722c <__Stack_Size+0x6e2c>
    7220:	04000002 	streq	r0, [r0], #-2
    7224:	5001f300 	andpl	pc, r1, r0, lsl #6
    7228:	00026a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    722c:	00026e00 	andeq	r6, r2, r0, lsl #28
    7230:	50000100 	andpl	r0, r0, r0, lsl #2
    7234:	0000026e 	andeq	r0, r0, lr, ror #4
    7238:	00000278 	andeq	r0, r0, r8, ror r2
    723c:	01f30004 	mvnseq	r0, r4
    7240:	00009f50 	andeq	r9, r0, r0, asr pc
    7244:	00000000 	andeq	r0, r0, r0
    7248:	02780000 	rsbseq	r0, r8, #0
    724c:	02800000 	addeq	r0, r0, #0
    7250:	00010000 	andeq	r0, r1, r0
    7254:	00028050 	andeq	r8, r2, r0, asr r0
    7258:	00028200 	andeq	r8, r2, r0, lsl #4
    725c:	f3000400 	vshl.u8	d0, d0, d0
    7260:	829f5001 	addshi	r5, pc, #1
    7264:	86000002 	strhi	r0, [r0], -r2
    7268:	01000002 	tsteq	r0, r2
    726c:	02865000 	addeq	r5, r6, #0
    7270:	02900000 	addseq	r0, r0, #0
    7274:	00040000 	andeq	r0, r4, r0
    7278:	9f5001f3 	svcls	0x005001f3
	...
    7284:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    7288:	000002cc 	andeq	r0, r0, ip, asr #5
    728c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    7290:	dc000002 	stcle	0, cr0, [r0], {2}
    7294:	04000002 	streq	r0, [r0], #-2
    7298:	5001f300 	andpl	pc, r1, r0, lsl #6
    729c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    72a0:	00000000 	andeq	r0, r0, r0
    72a4:	0002b400 	andeq	fp, r2, r0, lsl #8
    72a8:	0002b600 	andeq	fp, r2, r0, lsl #12
    72ac:	30000200 	andcc	r0, r0, r0, lsl #4
    72b0:	0002b69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    72b4:	0002be00 	andeq	fp, r2, r0, lsl #28
    72b8:	53000100 	movwpl	r0, #256	; 0x100
    72bc:	000002be 			; <UNDEFINED> instruction: 0x000002be
    72c0:	000002c0 	andeq	r0, r0, r0, asr #5
    72c4:	00700005 	rsbseq	r0, r0, r5
    72c8:	c09f2535 	addsgt	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    72cc:	c6000002 	strgt	r0, [r0], -r2
    72d0:	01000002 	tsteq	r0, r2
    72d4:	02c65300 	sbceq	r5, r6, #0, 6
    72d8:	02c80000 	sbceq	r0, r8, #0
    72dc:	00050000 	andeq	r0, r5, r0
    72e0:	25350070 	ldrcs	r0, [r5, #-112]!	; 0x70
    72e4:	0002c89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    72e8:	0002cc00 	andeq	ip, r2, r0, lsl #24
    72ec:	70000800 	andvc	r0, r0, r0, lsl #16
    72f0:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    72f4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    72f8:	00000000 	andeq	r0, r0, r0
    72fc:	b4000000 	strlt	r0, [r0], #-0
    7300:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    7304:	02000002 	andeq	r0, r0, #2
    7308:	be9f3000 	cdplt	0, 9, cr3, cr15, cr0, {0}
    730c:	c0000002 	andgt	r0, r0, r2
    7310:	01000002 	tsteq	r0, r2
    7314:	02c05300 	sbceq	r5, r0, #0, 6
    7318:	02c60000 	sbceq	r0, r6, #0
    731c:	00020000 	andeq	r0, r2, r0
    7320:	02c69f30 	sbceq	r9, r6, #48, 30	; 0xc0
    7324:	02dc0000 	sbcseq	r0, ip, #0
    7328:	00010000 	andeq	r0, r1, r0
    732c:	00000053 	andeq	r0, r0, r3, asr r0
    7330:	00000000 	andeq	r0, r0, r0
    7334:	0002b400 	andeq	fp, r2, r0, lsl #8
    7338:	0002c800 	andeq	ip, r2, r0, lsl #16
    733c:	30000200 	andcc	r0, r0, r0, lsl #4
    7340:	0002c89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    7344:	0002cc00 	andeq	ip, r2, r0, lsl #24
    7348:	73000d00 	movwvc	r0, #3328	; 0xd00
    734c:	4f007000 	svcmi	0x00007000
    7350:	1aff081a 	bne	fffc93c0 <SCS_BASE+0x1ffbb3c0>
    7354:	9f1a3125 	svcls	0x001a3125
	...
    7360:	000002e2 	andeq	r0, r0, r2, ror #5
    7364:	000002fe 	strdeq	r0, [r0], -lr
    7368:	9f300002 	svcls	0x00300002
    736c:	000002fe 	strdeq	r0, [r0], -lr
    7370:	00000300 	andeq	r0, r0, r0, lsl #6
    7374:	00700007 	rsbseq	r0, r0, r7
    7378:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    737c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7380:	00000000 	andeq	r0, r0, r0
    7384:	0002e800 	andeq	lr, r2, r0, lsl #16
    7388:	0002fa00 	andeq	pc, r2, r0, lsl #20
    738c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    7398:	0000031c 	andeq	r0, r0, ip, lsl r3
    739c:	00000328 	andeq	r0, r0, r8, lsr #6
    73a0:	28500001 	ldmdacs	r0, {r0}^
    73a4:	30000003 	andcc	r0, r0, r3
    73a8:	04000003 	streq	r0, [r0], #-3
    73ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    73b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    73b4:	00000000 	andeq	r0, r0, r0
    73b8:	00031c00 	andeq	r1, r3, r0, lsl #24
    73bc:	00032000 	andeq	r2, r3, r0
    73c0:	30000200 	andcc	r0, r0, r0, lsl #4
    73c4:	0003209f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    73c8:	00032800 	andeq	r2, r3, r0, lsl #16
    73cc:	70000b00 	andvc	r0, r0, r0, lsl #22
    73d0:	1aff0800 	bne	fffc93d8 <SCS_BASE+0x1ffbb3d8>
    73d4:	301a0073 	andscc	r0, sl, r3, ror r0
    73d8:	03289f2e 	teqeq	r8, #46, 30	; 0xb8
    73dc:	03300000 	teqeq	r0, #0
    73e0:	000c0000 	andeq	r0, ip, r0
    73e4:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    73e8:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    73ec:	9f2e301a 	svcls	0x002e301a
	...
    73f8:	00000024 	andeq	r0, r0, r4, lsr #32
    73fc:	00000034 	andeq	r0, r0, r4, lsr r0
    7400:	34500001 	ldrbcc	r0, [r0], #-1
    7404:	3c000000 	stccc	0, cr0, [r0], {-0}
    7408:	03000000 	movweq	r0, #0
    740c:	9f7e7000 	svcls	0x007e7000
    7410:	0000003c 	andeq	r0, r0, ip, lsr r0
    7414:	00000040 	andeq	r0, r0, r0, asr #32
    7418:	01f30004 	mvnseq	r0, r4
    741c:	00409f50 	subeq	r9, r0, r0, asr pc
    7420:	004c0000 	subeq	r0, ip, r0
    7424:	00030000 	andeq	r0, r3, r0
    7428:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    742c:	00000000 	andeq	r0, r0, r0
    7430:	70000000 	andvc	r0, r0, r0
    7434:	80000000 	andhi	r0, r0, r0
    7438:	01000000 	mrseq	r0, (UNDEF: 0)
    743c:	00805000 	addeq	r5, r0, r0
    7440:	008c0000 	addeq	r0, ip, r0
    7444:	00040000 	andeq	r0, r4, r0
    7448:	9f5001f3 	svcls	0x005001f3
	...
    7454:	00000070 	andeq	r0, r0, r0, ror r0
    7458:	0000007a 	andeq	r0, r0, sl, ror r0
    745c:	9f300002 	svcls	0x00300002
    7460:	0000007a 	andeq	r0, r0, sl, ror r0
    7464:	0000008c 	andeq	r0, r0, ip, lsl #1
    7468:	00530001 	subseq	r0, r3, r1
    746c:	00000000 	andeq	r0, r0, r0
    7470:	70000000 	andvc	r0, r0, r0
    7474:	80000000 	andhi	r0, r0, r0
    7478:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    747c:	33007000 	movwcc	r7, #0
    7480:	1aff0825 	bne	fffc951c <SCS_BASE+0x1ffbb51c>
    7484:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7488:	00000000 	andeq	r0, r0, r0
    748c:	00007000 	andeq	r7, r0, r0
    7490:	00007c00 	andeq	r7, r0, r0, lsl #24
    7494:	30000200 	andcc	r0, r0, r0, lsl #4
    7498:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    749c:	00008000 	andeq	r8, r0, r0
    74a0:	73000b00 	movwvc	r0, #2816	; 0xb00
    74a4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    74a8:	31251aff 	strdcc	r1, [r5, -pc]!
    74ac:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    74b8:	002c0000 	eoreq	r0, ip, r0
    74bc:	00010000 	andeq	r0, r1, r0
    74c0:	00002c51 	andeq	r2, r0, r1, asr ip
    74c4:	00003200 	andeq	r3, r0, r0, lsl #4
    74c8:	f3000400 	vshl.u8	d0, d0, d0
    74cc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    74d8:	1c000000 	stcne	0, cr0, [r0], {-0}
    74dc:	01000000 	mrseq	r0, (UNDEF: 0)
    74e0:	001c5200 	andseq	r5, ip, r0, lsl #4
    74e4:	00320000 	eorseq	r0, r2, r0
    74e8:	00040000 	andeq	r0, r4, r0
    74ec:	9f5201f3 	svcls	0x005201f3
	...
    74fc:	00000024 	andeq	r0, r0, r4, lsr #32
    7500:	24530001 	ldrbcs	r0, [r3], #-1
    7504:	32000000 	andcc	r0, r0, #0
    7508:	04000000 	streq	r0, [r0], #-0
    750c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    7510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    751c:	00001400 	andeq	r1, r0, r0, lsl #8
    7520:	30000200 	andcc	r0, r0, r0, lsl #4
    7524:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    7528:	00001800 	andeq	r1, r0, r0, lsl #16
    752c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    7530:	0000002a 	andeq	r0, r0, sl, lsr #32
    7534:	00000032 	andeq	r0, r0, r2, lsr r0
    7538:	00530001 	subseq	r0, r3, r1
	...
    7544:	1a000000 	bne	754c <__Stack_Size+0x714c>
    7548:	02000000 	andeq	r0, r0, #0
    754c:	1a9f3000 	bne	fe7d3554 <SCS_BASE+0x1e7c5554>
    7550:	20000000 	andcs	r0, r0, r0
    7554:	01000000 	mrseq	r0, (UNDEF: 0)
    7558:	002c5400 	eoreq	r5, ip, r0, lsl #8
    755c:	00320000 	eorseq	r0, r2, r0
    7560:	00010000 	andeq	r0, r1, r0
    7564:	00000051 	andeq	r0, r0, r1, asr r0
    7568:	00000000 	andeq	r0, r0, r0
    756c:	00003200 	andeq	r3, r0, r0, lsl #4
    7570:	00006200 	andeq	r6, r0, r0, lsl #4
    7574:	51000100 	mrspl	r0, (UNDEF: 16)
    7578:	00000062 	andeq	r0, r0, r2, rrx
    757c:	0000006c 	andeq	r0, r0, ip, rrx
    7580:	01f30004 	mvnseq	r0, r4
    7584:	00009f51 	andeq	r9, r0, r1, asr pc
    7588:	00000000 	andeq	r0, r0, r0
    758c:	00320000 	eorseq	r0, r2, r0
    7590:	005a0000 	subseq	r0, sl, r0
    7594:	00010000 	andeq	r0, r1, r0
    7598:	00005a52 	andeq	r5, r0, r2, asr sl
    759c:	00006c00 	andeq	r6, r0, r0, lsl #24
    75a0:	f3000400 	vshl.u8	d0, d0, d0
    75a4:	009f5201 	addseq	r5, pc, r1, lsl #4
    75a8:	00000000 	andeq	r0, r0, r0
    75ac:	32000000 	andcc	r0, r0, #0
    75b0:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    75b4:	01000000 	mrseq	r0, (UNDEF: 0)
    75b8:	005e5300 	subseq	r5, lr, r0, lsl #6
    75bc:	006c0000 	rsbeq	r0, ip, r0
    75c0:	00040000 	andeq	r0, r4, r0
    75c4:	9f5301f3 	svcls	0x005301f3
	...
    75d0:	00000032 	andeq	r0, r0, r2, lsr r0
    75d4:	00000042 	andeq	r0, r0, r2, asr #32
    75d8:	9f300002 	svcls	0x00300002
    75dc:	00000042 	andeq	r0, r0, r2, asr #32
    75e0:	00000048 	andeq	r0, r0, r8, asr #32
    75e4:	4e550001 	cdpmi	0, 5, cr0, cr5, cr1, {0}
    75e8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    75ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    75f0:	3c007300 	stccc	3, cr7, [r0], {-0}
    75f4:	21007524 	tstcs	r0, r4, lsr #10
    75f8:	00005e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    75fc:	00006400 	andeq	r6, r0, r0, lsl #8
    7600:	f3000900 	vmls.i8	d0, d0, d0
    7604:	243c5301 	ldrtcs	r5, [ip], #-769	; 0x301
    7608:	9f210075 	svcls	0x00210075
    760c:	00000064 	andeq	r0, r0, r4, rrx
    7610:	0000006c 	andeq	r0, r0, ip, rrx
    7614:	00530001 	subseq	r0, r3, r1
    7618:	00000000 	andeq	r0, r0, r0
    761c:	32000000 	andcc	r0, r0, #0
    7620:	4a000000 	bmi	7628 <__Stack_Size+0x7228>
    7624:	02000000 	andeq	r0, r0, #0
    7628:	4a9f3000 	bmi	fe7d3630 <SCS_BASE+0x1e7c5630>
    762c:	52000000 	andpl	r0, r0, #0
    7630:	01000000 	mrseq	r0, (UNDEF: 0)
    7634:	00665400 	rsbeq	r5, r6, r0, lsl #8
    7638:	006c0000 	rsbeq	r0, ip, r0
    763c:	00010000 	andeq	r0, r1, r0
    7640:	00000051 	andeq	r0, r0, r1, asr r0
    7644:	00000000 	andeq	r0, r0, r0
    7648:	00003200 	andeq	r3, r0, r0, lsl #4
    764c:	00004a00 	andeq	r4, r0, r0, lsl #20
    7650:	30000200 	andcc	r0, r0, r0, lsl #4
    7654:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    7658:	00006200 	andeq	r6, r0, r0, lsl #4
    765c:	71000500 	tstvc	r0, r0, lsl #10
    7660:	9f243400 	svcls	0x00243400
    7664:	00000062 	andeq	r0, r0, r2, rrx
    7668:	0000006c 	andeq	r0, r0, ip, rrx
    766c:	01f30006 	mvnseq	r0, r6
    7670:	9f243451 	svcls	0x00243451
	...
    767c:	0000006c 	andeq	r0, r0, ip, rrx
    7680:	0000008e 	andeq	r0, r0, lr, lsl #1
    7684:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
    7688:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    768c:	04000000 	streq	r0, [r0], #-0
    7690:	5001f300 	andpl	pc, r1, r0, lsl #6
    7694:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    7698:	0000be00 	andeq	fp, r0, r0, lsl #28
    769c:	50000100 	andpl	r0, r0, r0, lsl #2
    76a0:	000000be 	strheq	r0, [r0], -lr
    76a4:	000000ca 	andeq	r0, r0, sl, asr #1
    76a8:	01f30004 	mvnseq	r0, r4
    76ac:	00ca9f50 	sbceq	r9, sl, r0, asr pc
    76b0:	00cc0000 	sbceq	r0, ip, r0
    76b4:	00010000 	andeq	r0, r1, r0
    76b8:	0000cc50 	andeq	ip, r0, r0, asr ip
    76bc:	0000de00 	andeq	sp, r0, r0, lsl #28
    76c0:	f3000400 	vshl.u8	d0, d0, d0
    76c4:	de9f5001 	cdple	0, 9, cr5, cr15, cr1, {0}
    76c8:	e0000000 	and	r0, r0, r0
    76cc:	01000000 	mrseq	r0, (UNDEF: 0)
    76d0:	00e05000 	rsceq	r5, r0, r0
    76d4:	00ea0000 	rsceq	r0, sl, r0
    76d8:	00040000 	andeq	r0, r4, r0
    76dc:	9f5001f3 	svcls	0x005001f3
    76e0:	000000ea 	andeq	r0, r0, sl, ror #1
    76e4:	000000ec 	andeq	r0, r0, ip, ror #1
    76e8:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    76ec:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    76f0:	04000000 	streq	r0, [r0], #-0
    76f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    76f8:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    76fc:	0000f800 	andeq	pc, r0, r0, lsl #16
    7700:	50000100 	andpl	r0, r0, r0, lsl #2
    7704:	000000f8 	strdeq	r0, [r0], -r8
    7708:	00000102 	andeq	r0, r0, r2, lsl #2
    770c:	01f30004 	mvnseq	r0, r4
    7710:	01029f50 	tsteq	r2, r0, asr pc
    7714:	01040000 	mrseq	r0, (UNDEF: 4)
    7718:	00010000 	andeq	r0, r1, r0
    771c:	00010450 	andeq	r0, r1, r0, asr r4
    7720:	00010e00 	andeq	r0, r1, r0, lsl #28
    7724:	f3000400 	vshl.u8	d0, d0, d0
    7728:	0e9f5001 	cdpeq	0, 9, cr5, cr15, cr1, {0}
    772c:	12000001 	andne	r0, r0, #1
    7730:	01000001 	tsteq	r0, r1
    7734:	01125000 	tsteq	r2, r0
    7738:	01260000 	teqeq	r6, r0
    773c:	00040000 	andeq	r0, r4, r0
    7740:	9f5001f3 	svcls	0x005001f3
    7744:	00000126 	andeq	r0, r0, r6, lsr #2
    7748:	00000134 	andeq	r0, r0, r4, lsr r1
    774c:	00500001 	subseq	r0, r0, r1
    7750:	00000000 	andeq	r0, r0, r0
    7754:	70000000 	andvc	r0, r0, r0
    7758:	d0000001 	andle	r0, r0, r1
    775c:	01000001 	tsteq	r0, r1
    7760:	01d05100 	bicseq	r5, r0, r0, lsl #2
    7764:	01e40000 	mvneq	r0, r0
    7768:	00040000 	andeq	r0, r4, r0
    776c:	9f5101f3 	svcls	0x005101f3
	...
    7778:	00000170 	andeq	r0, r0, r0, ror r1
    777c:	000001a6 	andeq	r0, r0, r6, lsr #3
    7780:	9f300002 	svcls	0x00300002
    7784:	000001a6 	andeq	r0, r0, r6, lsr #3
    7788:	000001e4 	andeq	r0, r0, r4, ror #3
    778c:	00520001 	subseq	r0, r2, r1
    7790:	00000000 	andeq	r0, r0, r0
    7794:	70000000 	andvc	r0, r0, r0
    7798:	80000001 	andhi	r0, r0, r1
    779c:	02000001 	andeq	r0, r0, #1
    77a0:	809f3000 	addshi	r3, pc, r0
    77a4:	98000001 	stmdals	r0, {r0}
    77a8:	01000001 	tsteq	r0, r1
    77ac:	01a65300 			; <UNDEFINED> instruction: 0x01a65300
    77b0:	01e40000 	mvneq	r0, r0
    77b4:	00010000 	andeq	r0, r1, r0
    77b8:	00000053 	andeq	r0, r0, r3, asr r0
    77bc:	00000000 	andeq	r0, r0, r0
    77c0:	00017000 	andeq	r7, r1, r0
    77c4:	0001a600 	andeq	sl, r1, r0, lsl #12
    77c8:	30000200 	andcc	r0, r0, r0, lsl #4
    77cc:	0001a69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    77d0:	0001c600 	andeq	ip, r1, r0, lsl #12
    77d4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    77d8:	000001c6 	andeq	r0, r0, r6, asr #3
    77dc:	000001cc 	andeq	r0, r0, ip, asr #3
    77e0:	00740007 	rsbseq	r0, r4, r7
    77e4:	1a7eff0a 	bne	1fc7414 <__Stack_Size+0x1fc7014>
    77e8:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    77ec:	0001d000 	andeq	sp, r1, r0
    77f0:	71000800 	tstvc	r0, r0, lsl #16
    77f4:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    77f8:	d09f2100 	addsle	r2, pc, r0, lsl #2
    77fc:	d6000001 	strle	r0, [r0], -r1
    7800:	06000001 	streq	r0, [r0], -r1
    7804:	75007100 	strvc	r7, [r0, #-256]	; 0x100
    7808:	d69f2100 	ldrle	r2, [pc], r0, lsl #2
    780c:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    7810:	01000001 	tsteq	r0, r1
    7814:	00005400 	andeq	r5, r0, r0, lsl #8
    7818:	00000000 	andeq	r0, r0, r0
    781c:	01e40000 	mvneq	r0, r0
    7820:	02180000 	andseq	r0, r8, #0
    7824:	00020000 	andeq	r0, r2, r0
    7828:	02209f30 	eoreq	r9, r0, #48, 30	; 0xc0
    782c:	02680000 	rsbeq	r0, r8, #0
    7830:	00010000 	andeq	r0, r1, r0
    7834:	00000054 	andeq	r0, r0, r4, asr r0
    7838:	00000000 	andeq	r0, r0, r0
    783c:	0001e400 	andeq	lr, r1, r0, lsl #8
    7840:	0001f400 	andeq	pc, r1, r0, lsl #8
    7844:	30000200 	andcc	r0, r0, r0, lsl #4
    7848:	0001f49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    784c:	00020600 	andeq	r0, r2, r0, lsl #12
    7850:	53000100 	movwpl	r0, #256	; 0x100
    7854:	00000226 	andeq	r0, r0, r6, lsr #4
    7858:	00000238 	andeq	r0, r0, r8, lsr r2
    785c:	3a530001 	bcc	14c7868 <__Stack_Size+0x14c7468>
    7860:	44000002 	strmi	r0, [r0], #-2
    7864:	01000002 	tsteq	r0, r2
    7868:	02445300 	subeq	r5, r4, #0, 6
    786c:	024e0000 	subeq	r0, lr, #0
    7870:	00010000 	andeq	r0, r1, r0
    7874:	00025455 	andeq	r5, r2, r5, asr r4
    7878:	00026c00 	andeq	r6, r2, r0, lsl #24
    787c:	53000100 	movwpl	r0, #256	; 0x100
	...
    7888:	000001e4 	andeq	r0, r0, r4, ror #3
    788c:	00000218 	andeq	r0, r0, r8, lsl r2
    7890:	9f300002 	svcls	0x00300002
    7894:	00000218 	andeq	r0, r0, r8, lsl r2
    7898:	00000252 	andeq	r0, r0, r2, asr r2
    789c:	54520001 	ldrbpl	r0, [r2], #-1
    78a0:	60000002 	andvs	r0, r0, r2
    78a4:	01000002 	tsteq	r0, r2
    78a8:	02605500 	rsbeq	r5, r0, #0, 10
    78ac:	026c0000 	rsbeq	r0, ip, #0
    78b0:	00010000 	andeq	r0, r1, r0
    78b4:	00000052 	andeq	r0, r0, r2, asr r0
    78b8:	00000000 	andeq	r0, r0, r0
    78bc:	00026c00 	andeq	r6, r2, r0, lsl #24
    78c0:	00029e00 	andeq	r9, r2, r0, lsl #28
    78c4:	30000200 	andcc	r0, r0, r0, lsl #4
    78c8:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    78cc:	0002ec00 	andeq	lr, r2, r0, lsl #24
    78d0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    78dc:	0000026c 	andeq	r0, r0, ip, ror #4
    78e0:	0000027c 	andeq	r0, r0, ip, ror r2
    78e4:	9f300002 	svcls	0x00300002
    78e8:	0000027c 	andeq	r0, r0, ip, ror r2
    78ec:	0000028e 	andeq	r0, r0, lr, lsl #5
    78f0:	9e530001 	cdpls	0, 5, cr0, cr3, cr1, {0}
    78f4:	a2000002 	andge	r0, r0, #2
    78f8:	01000002 	tsteq	r0, r2
    78fc:	02a65300 	adceq	r5, r6, #0, 6
    7900:	02bc0000 	adcseq	r0, ip, #0
    7904:	00010000 	andeq	r0, r1, r0
    7908:	0002be53 	andeq	fp, r2, r3, asr lr
    790c:	0002c800 	andeq	ip, r2, r0, lsl #16
    7910:	53000100 	movwpl	r0, #256	; 0x100
    7914:	000002c8 	andeq	r0, r0, r8, asr #5
    7918:	000002d2 	ldrdeq	r0, [r0], -r2
    791c:	d8550001 	ldmdale	r5, {r0}^
    7920:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    7924:	01000002 	tsteq	r0, r2
    7928:	00005300 	andeq	r5, r0, r0, lsl #6
    792c:	00000000 	andeq	r0, r0, r0
    7930:	026c0000 	rsbeq	r0, ip, #0
    7934:	029e0000 	addseq	r0, lr, #0
    7938:	00020000 	andeq	r0, r2, r0
    793c:	029e9f30 	addseq	r9, lr, #48, 30	; 0xc0
    7940:	02d60000 	sbcseq	r0, r6, #0
    7944:	00010000 	andeq	r0, r1, r0
    7948:	0002d852 	andeq	sp, r2, r2, asr r8
    794c:	0002e400 	andeq	lr, r2, r0, lsl #8
    7950:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    7954:	000002e4 	andeq	r0, r0, r4, ror #5
    7958:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    795c:	00520001 	subseq	r0, r2, r1
    7960:	00000000 	andeq	r0, r0, r0
    7964:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    7968:	42000002 	andmi	r0, r0, #2
    796c:	01000003 	tsteq	r0, r3
    7970:	03425100 	movteq	r5, #8448	; 0x2100
    7974:	03580000 	cmpeq	r8, #0
    7978:	00040000 	andeq	r0, r4, r0
    797c:	9f5101f3 	svcls	0x005101f3
	...
    7988:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    798c:	00000324 	andeq	r0, r0, r4, lsr #6
    7990:	9f300002 	svcls	0x00300002
    7994:	0000032c 	andeq	r0, r0, ip, lsr #6
    7998:	00000358 	andeq	r0, r0, r8, asr r3
    799c:	00520001 	subseq	r0, r2, r1
    79a0:	00000000 	andeq	r0, r0, r0
    79a4:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    79a8:	00000002 	andeq	r0, r0, r2
    79ac:	02000003 	andeq	r0, r0, #3
    79b0:	009f3000 	addseq	r3, pc, r0
    79b4:	12000003 	andne	r0, r0, #3
    79b8:	01000003 	tsteq	r0, r3
    79bc:	03345300 	teqeq	r4, #0, 6
    79c0:	03580000 	cmpeq	r8, #0
    79c4:	00010000 	andeq	r0, r1, r0
    79c8:	00000053 	andeq	r0, r0, r3, asr r0
    79cc:	00000000 	andeq	r0, r0, r0
    79d0:	0002f000 	andeq	pc, r2, r0
    79d4:	00032400 	andeq	r2, r3, r0, lsl #8
    79d8:	30000200 	andcc	r0, r0, r0, lsl #4
    79dc:	0003249f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    79e0:	00034a00 	andeq	r4, r3, r0, lsl #20
    79e4:	54000100 	strpl	r0, [r0], #-256	; 0x100
    79e8:	0000034c 	andeq	r0, r0, ip, asr #6
    79ec:	00000354 	andeq	r0, r0, r4, asr r3
    79f0:	00540001 	subseq	r0, r4, r1
    79f4:	00000000 	andeq	r0, r0, r0
    79f8:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    79fc:	fe000003 	cdp2	0, 0, cr0, cr0, cr3, {0}
    7a00:	01000003 	tsteq	r0, r3
    7a04:	03fe5100 	mvnseq	r5, #0, 2
    7a08:	04000000 	streq	r0, [r0], #-0
    7a0c:	00040000 	andeq	r0, r4, r0
    7a10:	9f5101f3 	svcls	0x005101f3
    7a14:	00000400 	andeq	r0, r0, r0, lsl #8
    7a18:	00000404 	andeq	r0, r0, r4, lsl #8
    7a1c:	04510001 	ldrbeq	r0, [r1], #-1
    7a20:	08000004 	stmdaeq	r0, {r2}
    7a24:	04000004 	streq	r0, [r0], #-4
    7a28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7a30:	00000000 	andeq	r0, r0, r0
    7a34:	00040c00 	andeq	r0, r4, r0, lsl #24
    7a38:	00040e00 	andeq	r0, r4, r0, lsl #28
    7a3c:	52000100 	andpl	r0, r0, #0, 2
    7a40:	0000040e 	andeq	r0, r0, lr, lsl #8
    7a44:	00000414 	andeq	r0, r0, r4, lsl r4
    7a48:	01f30004 	mvnseq	r0, r4
    7a4c:	00009f52 	andeq	r9, r0, r2, asr pc
    7a50:	00000000 	andeq	r0, r0, r0
    7a54:	04140000 	ldreq	r0, [r4], #-0
    7a58:	041c0000 	ldreq	r0, [ip], #-0
    7a5c:	00010000 	andeq	r0, r1, r0
    7a60:	00041c51 	andeq	r1, r4, r1, asr ip
    7a64:	00041e00 	andeq	r1, r4, r0, lsl #28
    7a68:	f3000400 	vshl.u8	d0, d0, d0
    7a6c:	1e9f5101 	fmlnee	f5, f7, f1
    7a70:	22000004 	andcs	r0, r0, #4
    7a74:	01000004 	tsteq	r0, r4
    7a78:	04225100 	strteq	r5, [r2], #-256	; 0x100
    7a7c:	04260000 	strteq	r0, [r6], #-0
    7a80:	00040000 	andeq	r0, r4, r0
    7a84:	9f5101f3 	svcls	0x005101f3
	...
    7a90:	00000434 	andeq	r0, r0, r4, lsr r4
    7a94:	00000440 	andeq	r0, r0, r0, asr #8
    7a98:	40510001 	subsmi	r0, r1, r1
    7a9c:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    7aa0:	04000004 	streq	r0, [r0], #-4
    7aa4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7aa8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7aac:	00000000 	andeq	r0, r0, r0
    7ab0:	00043400 	andeq	r3, r4, r0, lsl #8
    7ab4:	00043600 	andeq	r3, r4, r0, lsl #12
    7ab8:	30000200 	andcc	r0, r0, r0, lsl #4
    7abc:	0004369f 	muleq	r4, pc, r6	; <UNPREDICTABLE>
    7ac0:	00043a00 	andeq	r3, r4, r0, lsl #20
    7ac4:	53000100 	movwpl	r0, #256	; 0x100
    7ac8:	0000043e 	andeq	r0, r0, lr, lsr r4
    7acc:	00000440 	andeq	r0, r0, r0, asr #8
    7ad0:	40530001 	subsmi	r0, r3, r1
    7ad4:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    7ad8:	01000004 	tsteq	r0, r4
    7adc:	00005100 	andeq	r5, r0, r0, lsl #2
    7ae0:	00000000 	andeq	r0, r0, r0
    7ae4:	044e0000 	strbeq	r0, [lr], #-0
    7ae8:	04610000 	strbteq	r0, [r1], #-0
    7aec:	00010000 	andeq	r0, r1, r0
    7af0:	00046150 	andeq	r6, r4, r0, asr r1
    7af4:	00046400 	andeq	r6, r4, r0, lsl #8
    7af8:	54000100 	strpl	r0, [r0], #-256	; 0x100
    7afc:	00000464 	andeq	r0, r0, r4, ror #8
    7b00:	00000467 	andeq	r0, r0, r7, ror #8
    7b04:	67500001 	ldrbvs	r0, [r0, -r1]
    7b08:	82000004 	andhi	r0, r0, #4
    7b0c:	01000004 	tsteq	r0, r4
    7b10:	00005400 	andeq	r5, r0, r0, lsl #8
    7b14:	00000000 	andeq	r0, r0, r0
    7b18:	044e0000 	strbeq	r0, [lr], #-0
    7b1c:	04560000 	ldrbeq	r0, [r6], #-0
    7b20:	00010000 	andeq	r0, r1, r0
    7b24:	00045651 	andeq	r5, r4, r1, asr r6
    7b28:	00048200 	andeq	r8, r4, r0, lsl #4
    7b2c:	f3000400 	vshl.u8	d0, d0, d0
    7b30:	009f5101 	addseq	r5, pc, r1, lsl #2
    7b34:	00000000 	andeq	r0, r0, r0
    7b38:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    7b3c:	5c000004 	stcpl	0, cr0, [r0], {4}
    7b40:	01000004 	tsteq	r0, r4
    7b44:	045c5200 	ldrbeq	r5, [ip], #-512	; 0x200
    7b48:	04820000 	streq	r0, [r2], #0
    7b4c:	00040000 	andeq	r0, r4, r0
    7b50:	9f5201f3 	svcls	0x005201f3
	...
    7b5c:	0000044e 	andeq	r0, r0, lr, asr #8
    7b60:	00000461 	andeq	r0, r0, r1, ror #8
    7b64:	61530001 	cmpvs	r3, r1
    7b68:	64000004 	strvs	r0, [r0], #-4
    7b6c:	04000004 	streq	r0, [r0], #-4
    7b70:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    7b74:	0004649f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
    7b78:	00046700 	andeq	r6, r4, r0, lsl #14
    7b7c:	53000100 	movwpl	r0, #256	; 0x100
    7b80:	00000467 	andeq	r0, r0, r7, ror #8
    7b84:	00000482 	andeq	r0, r0, r2, lsl #9
    7b88:	01f30004 	mvnseq	r0, r4
    7b8c:	00009f53 	andeq	r9, r0, r3, asr pc
    7b90:	00000000 	andeq	r0, r0, r0
    7b94:	04680000 	strbteq	r0, [r8], #-0
    7b98:	046a0000 	strbteq	r0, [sl], #-0
    7b9c:	00020000 	andeq	r0, r2, r0
    7ba0:	046a9f30 	strbteq	r9, [sl], #-3888	; 0xf30
    7ba4:	046e0000 	strbteq	r0, [lr], #-0
    7ba8:	00010000 	andeq	r0, r1, r0
    7bac:	00047253 	andeq	r7, r4, r3, asr r2
    7bb0:	00047800 	andeq	r7, r4, r0, lsl #16
    7bb4:	53000100 	movwpl	r0, #256	; 0x100
	...
    7bc0:	00000482 	andeq	r0, r0, r2, lsl #9
    7bc4:	00000492 	muleq	r0, r2, r4
    7bc8:	92510001 	subsls	r0, r1, #1
    7bcc:	96000004 	strls	r0, [r0], -r4
    7bd0:	04000004 	streq	r0, [r0], #-4
    7bd4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7bd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7bdc:	00000000 	andeq	r0, r0, r0
    7be0:	00048200 	andeq	r8, r4, r0, lsl #4
    7be4:	00048a00 	andeq	r8, r4, r0, lsl #20
    7be8:	53000100 	movwpl	r0, #256	; 0x100
    7bec:	0000048a 	andeq	r0, r0, sl, lsl #9
    7bf0:	00000496 	muleq	r0, r6, r4
    7bf4:	01f30004 	mvnseq	r0, r4
    7bf8:	00009f53 	andeq	r9, r0, r3, asr pc
    7bfc:	00000000 	andeq	r0, r0, r0
    7c00:	04820000 	streq	r0, [r2], #0
    7c04:	04860000 	streq	r0, [r6], #0
    7c08:	00020000 	andeq	r0, r2, r0
    7c0c:	04869f30 	streq	r9, [r6], #3888	; 0xf30
    7c10:	048c0000 	streq	r0, [ip], #0
    7c14:	00060000 	andeq	r0, r6, r0
    7c18:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    7c1c:	04929f1a 	ldreq	r9, [r2], #3866	; 0xf1a
    7c20:	04960000 	ldreq	r0, [r6], #0
    7c24:	00010000 	andeq	r0, r1, r0
    7c28:	00000051 	andeq	r0, r0, r1, asr r0
    7c2c:	00000000 	andeq	r0, r0, r0
    7c30:	00049600 	andeq	r9, r4, r0, lsl #12
    7c34:	00049d00 	andeq	r9, r4, r0, lsl #26
    7c38:	50000100 	andpl	r0, r0, r0, lsl #2
    7c3c:	0000049d 	muleq	r0, sp, r4
    7c40:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    7c44:	00540001 	subseq	r0, r4, r1
    7c48:	00000000 	andeq	r0, r0, r0
    7c4c:	96000000 	strls	r0, [r0], -r0
    7c50:	9d000004 	stcls	0, cr0, [r0, #-16]
    7c54:	01000004 	tsteq	r0, r4
    7c58:	049d5100 	ldreq	r5, [sp], #256	; 0x100
    7c5c:	04b00000 	ldrteq	r0, [r0], #0
    7c60:	00040000 	andeq	r0, r4, r0
    7c64:	9f5101f3 	svcls	0x005101f3
	...
    7c70:	00000496 	muleq	r0, r6, r4
    7c74:	0000049d 	muleq	r0, sp, r4
    7c78:	9d520001 	ldclls	0, cr0, [r2, #-4]
    7c7c:	b0000004 	andlt	r0, r0, r4
    7c80:	04000004 	streq	r0, [r0], #-4
    7c84:	5201f300 	andpl	pc, r1, #0, 6
    7c88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7c8c:	00000000 	andeq	r0, r0, r0
    7c90:	00049600 	andeq	r9, r4, r0, lsl #12
    7c94:	00049d00 	andeq	r9, r4, r0, lsl #26
    7c98:	53000100 	movwpl	r0, #256	; 0x100
    7c9c:	0000049d 	muleq	r0, sp, r4
    7ca0:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    7ca4:	01f30004 	mvnseq	r0, r4
    7ca8:	00009f53 	andeq	r9, r0, r3, asr pc
    7cac:	00000000 	andeq	r0, r0, r0
    7cb0:	04960000 	ldreq	r0, [r6], #0
    7cb4:	04a00000 	strteq	r0, [r0], #0
    7cb8:	00020000 	andeq	r0, r2, r0
    7cbc:	04a09f30 	strteq	r9, [r0], #3888	; 0xf30
    7cc0:	04a40000 	strteq	r0, [r4], #0
    7cc4:	00050000 	andeq	r0, r5, r0
    7cc8:	21370073 	teqcs	r7, r3, ror r0
    7ccc:	0004a89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    7cd0:	0004ac00 	andeq	sl, r4, r0, lsl #24
    7cd4:	73000500 	movwvc	r0, #1280	; 0x500
    7cd8:	9f213700 	svcls	0x00213700
    7cdc:	000004ac 	andeq	r0, r0, ip, lsr #9
    7ce0:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    7ce4:	00530001 	subseq	r0, r3, r1
    7ce8:	00000000 	andeq	r0, r0, r0
    7cec:	b0000000 	andlt	r0, r0, r0
    7cf0:	b7000004 	strlt	r0, [r0, -r4]
    7cf4:	01000004 	tsteq	r0, r4
    7cf8:	04b75000 	ldrteq	r5, [r7], #0
    7cfc:	04c40000 	strbeq	r0, [r4], #0
    7d00:	00010000 	andeq	r0, r1, r0
    7d04:	00000054 	andeq	r0, r0, r4, asr r0
    7d08:	00000000 	andeq	r0, r0, r0
    7d0c:	0004b000 	andeq	fp, r4, r0
    7d10:	0004b700 	andeq	fp, r4, r0, lsl #14
    7d14:	51000100 	mrspl	r0, (UNDEF: 16)
    7d18:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    7d1c:	000004c4 	andeq	r0, r0, r4, asr #9
    7d20:	01f30004 	mvnseq	r0, r4
    7d24:	00009f51 	andeq	r9, r0, r1, asr pc
    7d28:	00000000 	andeq	r0, r0, r0
    7d2c:	04b00000 	ldrteq	r0, [r0], #0
    7d30:	04b70000 	ldrteq	r0, [r7], #0
    7d34:	00010000 	andeq	r0, r1, r0
    7d38:	0004b752 	andeq	fp, r4, r2, asr r7
    7d3c:	0004c400 	andeq	ip, r4, r0, lsl #8
    7d40:	f3000400 	vshl.u8	d0, d0, d0
    7d44:	009f5201 	addseq	r5, pc, r1, lsl #4
    7d48:	00000000 	andeq	r0, r0, r0
    7d4c:	b0000000 	andlt	r0, r0, r0
    7d50:	b7000004 	strlt	r0, [r0, -r4]
    7d54:	01000004 	tsteq	r0, r4
    7d58:	04b75300 	ldrteq	r5, [r7], #768	; 0x300
    7d5c:	04c40000 	strbeq	r0, [r4], #0
    7d60:	00040000 	andeq	r0, r4, r0
    7d64:	9f5301f3 	svcls	0x005301f3
	...
    7d70:	000004ca 	andeq	r0, r0, sl, asr #9
    7d74:	000004d6 	ldrdeq	r0, [r0], -r6
    7d78:	d6510001 	ldrble	r0, [r1], -r1
    7d7c:	da000004 	ble	7d94 <__Stack_Size+0x7994>
    7d80:	04000004 	streq	r0, [r0], #-4
    7d84:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7d88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7d8c:	00000000 	andeq	r0, r0, r0
    7d90:	0004ca00 	andeq	ip, r4, r0, lsl #20
    7d94:	0004cc00 	andeq	ip, r4, r0, lsl #24
    7d98:	30000200 	andcc	r0, r0, r0, lsl #4
    7d9c:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    7da0:	0004d000 	andeq	sp, r4, r0
    7da4:	53000100 	movwpl	r0, #256	; 0x100
    7da8:	000004d4 	ldrdeq	r0, [r0], -r4
    7dac:	000004d6 	ldrdeq	r0, [r0], -r6
    7db0:	d6530001 	ldrble	r0, [r3], -r1
    7db4:	da000004 	ble	7dcc <__Stack_Size+0x79cc>
    7db8:	01000004 	tsteq	r0, r4
    7dbc:	00005100 	andeq	r5, r0, r0, lsl #2
    7dc0:	00000000 	andeq	r0, r0, r0
    7dc4:	04da0000 	ldrbeq	r0, [sl], #0
    7dc8:	04e60000 	strbteq	r0, [r6], #0
    7dcc:	00010000 	andeq	r0, r1, r0
    7dd0:	0004e651 	andeq	lr, r4, r1, asr r6
    7dd4:	0004ea00 	andeq	lr, r4, r0, lsl #20
    7dd8:	f3000400 	vshl.u8	d0, d0, d0
    7ddc:	009f5101 	addseq	r5, pc, r1, lsl #2
    7de0:	00000000 	andeq	r0, r0, r0
    7de4:	da000000 	ble	7dec <__Stack_Size+0x79ec>
    7de8:	dc000004 	stcle	0, cr0, [r0], {4}
    7dec:	02000004 	andeq	r0, r0, #4
    7df0:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    7df4:	e0000004 	and	r0, r0, r4
    7df8:	01000004 	tsteq	r0, r4
    7dfc:	04e45300 	strbteq	r5, [r4], #768	; 0x300
    7e00:	04e60000 	strbteq	r0, [r6], #0
    7e04:	00010000 	andeq	r0, r1, r0
    7e08:	0004e653 	andeq	lr, r4, r3, asr r6
    7e0c:	0004ea00 	andeq	lr, r4, r0, lsl #20
    7e10:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    7e1c:	000004ea 	andeq	r0, r0, sl, ror #9
    7e20:	00000518 	andeq	r0, r0, r8, lsl r5
    7e24:	18510001 	ldmdane	r1, {r0}^
    7e28:	26000005 	strcs	r0, [r0], -r5
    7e2c:	04000005 	streq	r0, [r0], #-5
    7e30:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7e34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7e38:	00000000 	andeq	r0, r0, r0
    7e3c:	0004ea00 	andeq	lr, r4, r0, lsl #20
    7e40:	00050800 	andeq	r0, r5, r0, lsl #16
    7e44:	52000100 	andpl	r0, r0, #0, 2
    7e48:	00000508 	andeq	r0, r0, r8, lsl #10
    7e4c:	00000526 	andeq	r0, r0, r6, lsr #10
    7e50:	01f30004 	mvnseq	r0, r4
    7e54:	00009f52 	andeq	r9, r0, r2, asr pc
    7e58:	00000000 	andeq	r0, r0, r0
    7e5c:	04ea0000 	strbteq	r0, [sl], #0
    7e60:	05160000 	ldreq	r0, [r6, #-0]
    7e64:	00010000 	andeq	r0, r1, r0
    7e68:	00051653 	andeq	r1, r5, r3, asr r6
    7e6c:	00052600 	andeq	r2, r5, r0, lsl #12
    7e70:	f3000400 	vshl.u8	d0, d0, d0
    7e74:	009f5301 	addseq	r5, pc, r1, lsl #6
    7e78:	00000000 	andeq	r0, r0, r0
    7e7c:	ea000000 	b	7e84 <__Stack_Size+0x7a84>
    7e80:	ee000004 	cdp	0, 0, cr0, cr0, cr4, {0}
    7e84:	02000004 	andeq	r0, r0, #4
    7e88:	ee9f3000 	cdp	0, 9, cr3, cr15, cr0, {0}
    7e8c:	04000004 	streq	r0, [r0], #-4
    7e90:	01000005 	tsteq	r0, r5
    7e94:	050e5500 	streq	r5, [lr, #-1280]	; 0x500
    7e98:	05180000 	ldreq	r0, [r8, #-0]
    7e9c:	00010000 	andeq	r0, r1, r0
    7ea0:	00051855 	andeq	r1, r5, r5, asr r8
    7ea4:	00052600 	andeq	r2, r5, r0, lsl #12
    7ea8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    7eb4:	000004ea 	andeq	r0, r0, sl, ror #9
    7eb8:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7ebc:	9f300002 	svcls	0x00300002
    7ec0:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7ec4:	000004f6 	strdeq	r0, [r0], -r6
    7ec8:	1c540001 	mrrcne	0, 0, r0, r4, cr1
    7ecc:	26000005 	strcs	r0, [r0], -r5
    7ed0:	01000005 	tsteq	r0, r5
    7ed4:	00005400 	andeq	r5, r0, r0, lsl #8
    7ed8:	00000000 	andeq	r0, r0, r0
    7edc:	04ea0000 	strbteq	r0, [sl], #0
    7ee0:	04f80000 	ldrbteq	r0, [r8], #0
    7ee4:	00020000 	andeq	r0, r2, r0
    7ee8:	04f89f30 	ldrbteq	r9, [r8], #3888	; 0xf30
    7eec:	05000000 	streq	r0, [r0, #-0]
    7ef0:	00010000 	andeq	r0, r1, r0
    7ef4:	00051e56 	andeq	r1, r5, r6, asr lr
    7ef8:	00052600 	andeq	r2, r5, r0, lsl #12
    7efc:	53000100 	movwpl	r0, #256	; 0x100
	...
    7f08:	00000526 	andeq	r0, r0, r6, lsr #10
    7f0c:	00000532 	andeq	r0, r0, r2, lsr r5
    7f10:	32510001 	subscc	r0, r1, #1
    7f14:	36000005 	strcc	r0, [r0], -r5
    7f18:	04000005 	streq	r0, [r0], #-5
    7f1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7f20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7f24:	00000000 	andeq	r0, r0, r0
    7f28:	00052600 	andeq	r2, r5, r0, lsl #12
    7f2c:	00052800 	andeq	r2, r5, r0, lsl #16
    7f30:	30000200 	andcc	r0, r0, r0, lsl #4
    7f34:	0005289f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    7f38:	00052c00 	andeq	r2, r5, r0, lsl #24
    7f3c:	53000100 	movwpl	r0, #256	; 0x100
    7f40:	00000530 	andeq	r0, r0, r0, lsr r5
    7f44:	00000532 	andeq	r0, r0, r2, lsr r5
    7f48:	32530001 	subscc	r0, r3, #1
    7f4c:	36000005 	strcc	r0, [r0], -r5
    7f50:	01000005 	tsteq	r0, r5
    7f54:	00005100 	andeq	r5, r0, r0, lsl #2
    7f58:	00000000 	andeq	r0, r0, r0
    7f5c:	05360000 	ldreq	r0, [r6, #-0]!
    7f60:	05440000 	strbeq	r0, [r4, #-0]
    7f64:	00010000 	andeq	r0, r1, r0
    7f68:	00054451 	andeq	r4, r5, r1, asr r4
    7f6c:	00054a00 	andeq	r4, r5, r0, lsl #20
    7f70:	f3000400 	vshl.u8	d0, d0, d0
    7f74:	009f5101 	addseq	r5, pc, r1, lsl #2
    7f78:	00000000 	andeq	r0, r0, r0
    7f7c:	36000000 	strcc	r0, [r0], -r0
    7f80:	38000005 	stmdacc	r0, {r0, r2}
    7f84:	02000005 	andeq	r0, r0, #5
    7f88:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
    7f8c:	3c000005 	stccc	0, cr0, [r0], {5}
    7f90:	01000005 	tsteq	r0, r5
    7f94:	05405300 	strbeq	r5, [r0, #-768]	; 0x300
    7f98:	05460000 	strbeq	r0, [r6, #-0]
    7f9c:	00010000 	andeq	r0, r1, r0
    7fa0:	00054653 	andeq	r4, r5, r3, asr r6
    7fa4:	00054a00 	andeq	r4, r5, r0, lsl #20
    7fa8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    7fb4:	0000054a 	andeq	r0, r0, sl, asr #10
    7fb8:	00000556 	andeq	r0, r0, r6, asr r5
    7fbc:	56510001 	ldrbpl	r0, [r1], -r1
    7fc0:	5a000005 	bpl	7fdc <__Stack_Size+0x7bdc>
    7fc4:	04000005 	streq	r0, [r0], #-5
    7fc8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    7fcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7fd0:	00000000 	andeq	r0, r0, r0
    7fd4:	00054a00 	andeq	r4, r5, r0, lsl #20
    7fd8:	00054c00 	andeq	r4, r5, r0, lsl #24
    7fdc:	30000200 	andcc	r0, r0, r0, lsl #4
    7fe0:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    7fe4:	00055000 	andeq	r5, r5, r0
    7fe8:	53000100 	movwpl	r0, #256	; 0x100
    7fec:	00000554 	andeq	r0, r0, r4, asr r5
    7ff0:	00000556 	andeq	r0, r0, r6, asr r5
    7ff4:	56530001 	ldrbpl	r0, [r3], -r1
    7ff8:	5a000005 	bpl	8014 <__Stack_Size+0x7c14>
    7ffc:	01000005 	tsteq	r0, r5
    8000:	00005100 	andeq	r5, r0, r0, lsl #2
    8004:	00000000 	andeq	r0, r0, r0
    8008:	055a0000 	ldrbeq	r0, [sl, #-0]
    800c:	05680000 	strbeq	r0, [r8, #-0]!
    8010:	00010000 	andeq	r0, r1, r0
    8014:	00056851 	andeq	r6, r5, r1, asr r8
    8018:	00056e00 	andeq	r6, r5, r0, lsl #28
    801c:	f3000400 	vshl.u8	d0, d0, d0
    8020:	009f5101 	addseq	r5, pc, r1, lsl #2
    8024:	00000000 	andeq	r0, r0, r0
    8028:	5a000000 	bpl	8030 <__Stack_Size+0x7c30>
    802c:	5c000005 	stcpl	0, cr0, [r0], {5}
    8030:	02000005 	andeq	r0, r0, #5
    8034:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
    8038:	60000005 	andvs	r0, r0, r5
    803c:	01000005 	tsteq	r0, r5
    8040:	05645300 	strbeq	r5, [r4, #-768]!	; 0x300
    8044:	056a0000 	strbeq	r0, [sl, #-0]!
    8048:	00010000 	andeq	r0, r1, r0
    804c:	00056a53 	andeq	r6, r5, r3, asr sl
    8050:	00056e00 	andeq	r6, r5, r0, lsl #28
    8054:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    8060:	000005ce 	andeq	r0, r0, lr, asr #11
    8064:	000005da 	ldrdeq	r0, [r0], -sl
    8068:	da510001 	ble	1448074 <__Stack_Size+0x1447c74>
    806c:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    8070:	04000005 	streq	r0, [r0], #-5
    8074:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8078:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    807c:	00000000 	andeq	r0, r0, r0
    8080:	0005ce00 	andeq	ip, r5, r0, lsl #28
    8084:	0005d000 	andeq	sp, r5, r0
    8088:	30000200 	andcc	r0, r0, r0, lsl #4
    808c:	0005d09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    8090:	0005d400 	andeq	sp, r5, r0, lsl #8
    8094:	53000100 	movwpl	r0, #256	; 0x100
    8098:	000005d8 	ldrdeq	r0, [r0], -r8
    809c:	000005da 	ldrdeq	r0, [r0], -sl
    80a0:	da530001 	ble	14c80ac <__Stack_Size+0x14c7cac>
    80a4:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    80a8:	01000005 	tsteq	r0, r5
    80ac:	00005100 	andeq	r5, r0, r0, lsl #2
    80b0:	00000000 	andeq	r0, r0, r0
    80b4:	05de0000 	ldrbeq	r0, [lr]
    80b8:	05ec0000 	strbeq	r0, [ip, #0]!
    80bc:	00010000 	andeq	r0, r1, r0
    80c0:	0005ec51 	andeq	lr, r5, r1, asr ip
    80c4:	0005f200 	andeq	pc, r5, r0, lsl #4
    80c8:	f3000400 	vshl.u8	d0, d0, d0
    80cc:	009f5101 	addseq	r5, pc, r1, lsl #2
    80d0:	00000000 	andeq	r0, r0, r0
    80d4:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    80d8:	e0000005 	and	r0, r0, r5
    80dc:	02000005 	andeq	r0, r0, #5
    80e0:	e09f3000 	adds	r3, pc, r0
    80e4:	e4000005 	str	r0, [r0], #-5
    80e8:	01000005 	tsteq	r0, r5
    80ec:	05e85300 	strbeq	r5, [r8, #768]!	; 0x300
    80f0:	05ee0000 	strbeq	r0, [lr, #0]!
    80f4:	00010000 	andeq	r0, r1, r0
    80f8:	0005ee53 	andeq	lr, r5, r3, asr lr
    80fc:	0005f200 	andeq	pc, r5, r0, lsl #4
    8100:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    810c:	000005f2 	strdeq	r0, [r0], -r2
    8110:	000005fe 	strdeq	r0, [r0], -lr
    8114:	fe510001 	cdp2	0, 5, cr0, cr1, cr1, {0}
    8118:	02000005 	andeq	r0, r0, #5
    811c:	04000006 	streq	r0, [r0], #-6
    8120:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8128:	00000000 	andeq	r0, r0, r0
    812c:	0005f200 	andeq	pc, r5, r0, lsl #4
    8130:	0005f400 	andeq	pc, r5, r0, lsl #8
    8134:	30000200 	andcc	r0, r0, r0, lsl #4
    8138:	0005f49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
    813c:	0005f800 	andeq	pc, r5, r0, lsl #16
    8140:	53000100 	movwpl	r0, #256	; 0x100
    8144:	000005fc 	strdeq	r0, [r0], -ip
    8148:	000005fe 	strdeq	r0, [r0], -lr
    814c:	fe530001 	cdp2	0, 5, cr0, cr3, cr1, {0}
    8150:	02000005 	andeq	r0, r0, #5
    8154:	01000006 	tsteq	r0, r6
    8158:	00005100 	andeq	r5, r0, r0, lsl #2
    815c:	00000000 	andeq	r0, r0, r0
    8160:	06020000 	streq	r0, [r2], -r0
    8164:	06100000 	ldreq	r0, [r0], -r0
    8168:	00010000 	andeq	r0, r1, r0
    816c:	00061051 	andeq	r1, r6, r1, asr r0
    8170:	00061600 	andeq	r1, r6, r0, lsl #12
    8174:	f3000400 	vshl.u8	d0, d0, d0
    8178:	009f5101 	addseq	r5, pc, r1, lsl #2
    817c:	00000000 	andeq	r0, r0, r0
    8180:	02000000 	andeq	r0, r0, #0
    8184:	04000006 	streq	r0, [r0], #-6
    8188:	02000006 	andeq	r0, r0, #6
    818c:	049f3000 	ldreq	r3, [pc], #0	; 8194 <__Stack_Size+0x7d94>
    8190:	08000006 	stmdaeq	r0, {r1, r2}
    8194:	01000006 	tsteq	r0, r6
    8198:	060c5300 	streq	r5, [ip], -r0, lsl #6
    819c:	06120000 	ldreq	r0, [r2], -r0
    81a0:	00010000 	andeq	r0, r1, r0
    81a4:	00061253 	andeq	r1, r6, r3, asr r2
    81a8:	00061600 	andeq	r1, r6, r0, lsl #12
    81ac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    81b8:	00000616 	andeq	r0, r0, r6, lsl r6
    81bc:	00000622 	andeq	r0, r0, r2, lsr #12
    81c0:	22510001 	subscs	r0, r1, #1
    81c4:	26000006 	strcs	r0, [r0], -r6
    81c8:	04000006 	streq	r0, [r0], #-6
    81cc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    81d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    81d4:	00000000 	andeq	r0, r0, r0
    81d8:	00061600 	andeq	r1, r6, r0, lsl #12
    81dc:	00061800 	andeq	r1, r6, r0, lsl #16
    81e0:	30000200 	andcc	r0, r0, r0, lsl #4
    81e4:	0006189f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    81e8:	00061c00 	andeq	r1, r6, r0, lsl #24
    81ec:	53000100 	movwpl	r0, #256	; 0x100
    81f0:	00000620 	andeq	r0, r0, r0, lsr #12
    81f4:	00000622 	andeq	r0, r0, r2, lsr #12
    81f8:	22530001 	subscs	r0, r3, #1
    81fc:	26000006 	strcs	r0, [r0], -r6
    8200:	01000006 	tsteq	r0, r6
    8204:	00005100 	andeq	r5, r0, r0, lsl #2
    8208:	00000000 	andeq	r0, r0, r0
    820c:	06260000 	strteq	r0, [r6], -r0
    8210:	06340000 	ldrteq	r0, [r4], -r0
    8214:	00010000 	andeq	r0, r1, r0
    8218:	00063451 	andeq	r3, r6, r1, asr r4
    821c:	00063a00 	andeq	r3, r6, r0, lsl #20
    8220:	f3000400 	vshl.u8	d0, d0, d0
    8224:	009f5101 	addseq	r5, pc, r1, lsl #2
    8228:	00000000 	andeq	r0, r0, r0
    822c:	26000000 	strcs	r0, [r0], -r0
    8230:	28000006 	stmdacs	r0, {r1, r2}
    8234:	02000006 	andeq	r0, r0, #6
    8238:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    823c:	2c000006 	stccs	0, cr0, [r0], {6}
    8240:	01000006 	tsteq	r0, r6
    8244:	06305300 	ldrteq	r5, [r0], -r0, lsl #6
    8248:	06360000 	ldrteq	r0, [r6], -r0
    824c:	00010000 	andeq	r0, r1, r0
    8250:	00063653 	andeq	r3, r6, r3, asr r6
    8254:	00063a00 	andeq	r3, r6, r0, lsl #20
    8258:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    8264:	0000063a 	andeq	r0, r0, sl, lsr r6
    8268:	00000646 	andeq	r0, r0, r6, asr #12
    826c:	46510001 	ldrbmi	r0, [r1], -r1
    8270:	4a000006 	bmi	8290 <__Stack_Size+0x7e90>
    8274:	04000006 	streq	r0, [r0], #-6
    8278:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    827c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8280:	00000000 	andeq	r0, r0, r0
    8284:	00063a00 	andeq	r3, r6, r0, lsl #20
    8288:	00063c00 	andeq	r3, r6, r0, lsl #24
    828c:	30000200 	andcc	r0, r0, r0, lsl #4
    8290:	00063c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    8294:	00064000 	andeq	r4, r6, r0
    8298:	53000100 	movwpl	r0, #256	; 0x100
    829c:	00000644 	andeq	r0, r0, r4, asr #12
    82a0:	00000646 	andeq	r0, r0, r6, asr #12
    82a4:	46530001 	ldrbmi	r0, [r3], -r1
    82a8:	4a000006 	bmi	82c8 <__Stack_Size+0x7ec8>
    82ac:	01000006 	tsteq	r0, r6
    82b0:	00005100 	andeq	r5, r0, r0, lsl #2
    82b4:	00000000 	andeq	r0, r0, r0
    82b8:	064a0000 	strbeq	r0, [sl], -r0
    82bc:	06580000 	ldrbeq	r0, [r8], -r0
    82c0:	00010000 	andeq	r0, r1, r0
    82c4:	00065851 	andeq	r5, r6, r1, asr r8
    82c8:	00065e00 	andeq	r5, r6, r0, lsl #28
    82cc:	f3000400 	vshl.u8	d0, d0, d0
    82d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    82d4:	00000000 	andeq	r0, r0, r0
    82d8:	4a000000 	bmi	82e0 <__Stack_Size+0x7ee0>
    82dc:	4c000006 	stcmi	0, cr0, [r0], {6}
    82e0:	02000006 	andeq	r0, r0, #6
    82e4:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    82e8:	50000006 	andpl	r0, r0, r6
    82ec:	01000006 	tsteq	r0, r6
    82f0:	06545300 	ldrbeq	r5, [r4], -r0, lsl #6
    82f4:	065a0000 	ldrbeq	r0, [sl], -r0
    82f8:	00010000 	andeq	r0, r1, r0
    82fc:	00065a53 	andeq	r5, r6, r3, asr sl
    8300:	00065e00 	andeq	r5, r6, r0, lsl #28
    8304:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    8310:	0000065e 	andeq	r0, r0, lr, asr r6
    8314:	0000066a 	andeq	r0, r0, sl, ror #12
    8318:	6a510001 	bvs	1448324 <__Stack_Size+0x1447f24>
    831c:	6e000006 	cdpvs	0, 0, cr0, cr0, cr6, {0}
    8320:	04000006 	streq	r0, [r0], #-6
    8324:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8328:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    832c:	00000000 	andeq	r0, r0, r0
    8330:	00065e00 	andeq	r5, r6, r0, lsl #28
    8334:	00066000 	andeq	r6, r6, r0
    8338:	30000200 	andcc	r0, r0, r0, lsl #4
    833c:	0006609f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    8340:	00066400 	andeq	r6, r6, r0, lsl #8
    8344:	53000100 	movwpl	r0, #256	; 0x100
    8348:	00000668 	andeq	r0, r0, r8, ror #12
    834c:	0000066a 	andeq	r0, r0, sl, ror #12
    8350:	6a530001 	bvs	14c835c <__Stack_Size+0x14c7f5c>
    8354:	6e000006 	cdpvs	0, 0, cr0, cr0, cr6, {0}
    8358:	01000006 	tsteq	r0, r6
    835c:	00005100 	andeq	r5, r0, r0, lsl #2
    8360:	00000000 	andeq	r0, r0, r0
    8364:	066e0000 	strbteq	r0, [lr], -r0
    8368:	06780000 	ldrbteq	r0, [r8], -r0
    836c:	00010000 	andeq	r0, r1, r0
    8370:	00067851 	andeq	r7, r6, r1, asr r8
    8374:	00067e00 	andeq	r7, r6, r0, lsl #28
    8378:	f3000400 	vshl.u8	d0, d0, d0
    837c:	009f5101 	addseq	r5, pc, r1, lsl #2
    8380:	00000000 	andeq	r0, r0, r0
    8384:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    8388:	70000006 	andvc	r0, r0, r6
    838c:	02000006 	andeq	r0, r0, #6
    8390:	709f3000 	addsvc	r3, pc, r0
    8394:	7a000006 	bvc	83b4 <__Stack_Size+0x7fb4>
    8398:	01000006 	tsteq	r0, r6
    839c:	067a5300 	ldrbteq	r5, [sl], -r0, lsl #6
    83a0:	067e0000 	ldrbteq	r0, [lr], -r0
    83a4:	00010000 	andeq	r0, r1, r0
    83a8:	00000051 	andeq	r0, r0, r1, asr r0
    83ac:	00000000 	andeq	r0, r0, r0
    83b0:	00067e00 	andeq	r7, r6, r0, lsl #28
    83b4:	00068a00 	andeq	r8, r6, r0, lsl #20
    83b8:	51000100 	mrspl	r0, (UNDEF: 16)
    83bc:	0000068a 	andeq	r0, r0, sl, lsl #13
    83c0:	0000068e 	andeq	r0, r0, lr, lsl #13
    83c4:	01f30004 	mvnseq	r0, r4
    83c8:	00009f51 	andeq	r9, r0, r1, asr pc
    83cc:	00000000 	andeq	r0, r0, r0
    83d0:	067e0000 	ldrbteq	r0, [lr], -r0
    83d4:	06800000 	streq	r0, [r0], r0
    83d8:	00020000 	andeq	r0, r2, r0
    83dc:	06809f30 			; <UNDEFINED> instruction: 0x06809f30
    83e0:	06840000 	streq	r0, [r4], r0
    83e4:	00010000 	andeq	r0, r1, r0
    83e8:	00068853 	andeq	r8, r6, r3, asr r8
    83ec:	00068a00 	andeq	r8, r6, r0, lsl #20
    83f0:	53000100 	movwpl	r0, #256	; 0x100
    83f4:	0000068a 	andeq	r0, r0, sl, lsl #13
    83f8:	0000068e 	andeq	r0, r0, lr, lsl #13
    83fc:	00510001 	subseq	r0, r1, r1
    8400:	00000000 	andeq	r0, r0, r0
    8404:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    8408:	98000006 	stmdals	r0, {r1, r2}
    840c:	01000006 	tsteq	r0, r6
    8410:	06985100 	ldreq	r5, [r8], r0, lsl #2
    8414:	069e0000 	ldreq	r0, [lr], r0
    8418:	00040000 	andeq	r0, r4, r0
    841c:	9f5101f3 	svcls	0x005101f3
	...
    8428:	0000068e 	andeq	r0, r0, lr, lsl #13
    842c:	00000690 	muleq	r0, r0, r6
    8430:	9f300002 	svcls	0x00300002
    8434:	00000690 	muleq	r0, r0, r6
    8438:	0000069a 	muleq	r0, sl, r6
    843c:	9a530001 	bls	14c8448 <__Stack_Size+0x14c8048>
    8440:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
    8444:	01000006 	tsteq	r0, r6
    8448:	00005100 	andeq	r5, r0, r0, lsl #2
    844c:	00000000 	andeq	r0, r0, r0
    8450:	069e0000 	ldreq	r0, [lr], r0
    8454:	06aa0000 	strteq	r0, [sl], r0
    8458:	00010000 	andeq	r0, r1, r0
    845c:	0006aa51 	andeq	sl, r6, r1, asr sl
    8460:	0006ae00 	andeq	sl, r6, r0, lsl #28
    8464:	f3000400 	vshl.u8	d0, d0, d0
    8468:	009f5101 	addseq	r5, pc, r1, lsl #2
    846c:	00000000 	andeq	r0, r0, r0
    8470:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    8474:	a0000006 	andge	r0, r0, r6
    8478:	02000006 	andeq	r0, r0, #6
    847c:	a09f3000 	addsge	r3, pc, r0
    8480:	a4000006 	strge	r0, [r0], #-6
    8484:	01000006 	tsteq	r0, r6
    8488:	06a85300 	strteq	r5, [r8], r0, lsl #6
    848c:	06aa0000 	strteq	r0, [sl], r0
    8490:	00010000 	andeq	r0, r1, r0
    8494:	0006aa53 	andeq	sl, r6, r3, asr sl
    8498:	0006ae00 	andeq	sl, r6, r0, lsl #28
    849c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    84a8:	000006ae 	andeq	r0, r0, lr, lsr #13
    84ac:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    84b0:	ba510001 	blt	14484bc <__Stack_Size+0x14480bc>
    84b4:	be000006 	cdplt	0, 0, cr0, cr0, cr6, {0}
    84b8:	04000006 	streq	r0, [r0], #-6
    84bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    84c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    84c4:	00000000 	andeq	r0, r0, r0
    84c8:	0006ae00 	andeq	sl, r6, r0, lsl #28
    84cc:	0006b000 	andeq	fp, r6, r0
    84d0:	30000200 	andcc	r0, r0, r0, lsl #4
    84d4:	0006b09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    84d8:	0006b400 	andeq	fp, r6, r0, lsl #8
    84dc:	53000100 	movwpl	r0, #256	; 0x100
    84e0:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    84e4:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    84e8:	ba530001 	blt	14c84f4 <__Stack_Size+0x14c80f4>
    84ec:	be000006 	cdplt	0, 0, cr0, cr0, cr6, {0}
    84f0:	01000006 	tsteq	r0, r6
    84f4:	00005100 	andeq	r5, r0, r0, lsl #2
    84f8:	00000000 	andeq	r0, r0, r0
    84fc:	06be0000 	ldrteq	r0, [lr], r0
    8500:	06cc0000 	strbeq	r0, [ip], r0
    8504:	00010000 	andeq	r0, r1, r0
    8508:	0006cc51 	andeq	ip, r6, r1, asr ip
    850c:	0006d200 	andeq	sp, r6, r0, lsl #4
    8510:	f3000400 	vshl.u8	d0, d0, d0
    8514:	009f5101 	addseq	r5, pc, r1, lsl #2
    8518:	00000000 	andeq	r0, r0, r0
    851c:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    8520:	c0000006 	andgt	r0, r0, r6
    8524:	02000006 	andeq	r0, r0, #6
    8528:	c09f3000 	addsgt	r3, pc, r0
    852c:	c4000006 	strgt	r0, [r0], #-6
    8530:	01000006 	tsteq	r0, r6
    8534:	06c85300 	strbeq	r5, [r8], r0, lsl #6
    8538:	06ce0000 	strbeq	r0, [lr], r0
    853c:	00010000 	andeq	r0, r1, r0
    8540:	0006ce53 	andeq	ip, r6, r3, asr lr
    8544:	0006d200 	andeq	sp, r6, r0, lsl #4
    8548:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    8554:	000006d2 	ldrdeq	r0, [r0], -r2
    8558:	000006e0 	andeq	r0, r0, r0, ror #13
    855c:	e0510001 	subs	r0, r1, r1
    8560:	e6000006 	str	r0, [r0], -r6
    8564:	04000006 	streq	r0, [r0], #-6
    8568:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    856c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8570:	00000000 	andeq	r0, r0, r0
    8574:	0006d200 	andeq	sp, r6, r0, lsl #4
    8578:	0006d400 	andeq	sp, r6, r0, lsl #8
    857c:	30000200 	andcc	r0, r0, r0, lsl #4
    8580:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    8584:	0006d800 	andeq	sp, r6, r0, lsl #16
    8588:	53000100 	movwpl	r0, #256	; 0x100
    858c:	000006dc 	ldrdeq	r0, [r0], -ip
    8590:	000006e2 	andeq	r0, r0, r2, ror #13
    8594:	e2530001 	subs	r0, r3, #1
    8598:	e6000006 	str	r0, [r0], -r6
    859c:	01000006 	tsteq	r0, r6
    85a0:	00005100 	andeq	r5, r0, r0, lsl #2
    85a4:	00000000 	andeq	r0, r0, r0
    85a8:	06e60000 	strbteq	r0, [r6], r0
    85ac:	06f40000 	ldrbteq	r0, [r4], r0
    85b0:	00010000 	andeq	r0, r1, r0
    85b4:	0006f451 	andeq	pc, r6, r1, asr r4	; <UNPREDICTABLE>
    85b8:	0006fa00 	andeq	pc, r6, r0, lsl #20
    85bc:	f3000400 	vshl.u8	d0, d0, d0
    85c0:	009f5101 	addseq	r5, pc, r1, lsl #2
    85c4:	00000000 	andeq	r0, r0, r0
    85c8:	e6000000 	str	r0, [r0], -r0
    85cc:	e8000006 	stmda	r0, {r1, r2}
    85d0:	02000006 	andeq	r0, r0, #6
    85d4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    85d8:	ec000006 	stc	0, cr0, [r0], {6}
    85dc:	01000006 	tsteq	r0, r6
    85e0:	06f05300 	ldrbteq	r5, [r0], r0, lsl #6
    85e4:	06f60000 	ldrbteq	r0, [r6], r0
    85e8:	00010000 	andeq	r0, r1, r0
    85ec:	0006f653 	andeq	pc, r6, r3, asr r6	; <UNPREDICTABLE>
    85f0:	0006fa00 	andeq	pc, r6, r0, lsl #20
    85f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    8600:	000006fa 	strdeq	r0, [r0], -sl
    8604:	00000708 	andeq	r0, r0, r8, lsl #14
    8608:	08510001 	ldmdaeq	r1, {r0}^
    860c:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    8610:	04000007 	streq	r0, [r0], #-7
    8614:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    861c:	00000000 	andeq	r0, r0, r0
    8620:	0006fa00 	andeq	pc, r6, r0, lsl #20
    8624:	0006fc00 	andeq	pc, r6, r0, lsl #24
    8628:	30000200 	andcc	r0, r0, r0, lsl #4
    862c:	0006fc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    8630:	00070000 	andeq	r0, r7, r0
    8634:	53000100 	movwpl	r0, #256	; 0x100
    8638:	00000704 	andeq	r0, r0, r4, lsl #14
    863c:	0000070a 	andeq	r0, r0, sl, lsl #14
    8640:	0a530001 	beq	14c864c <__Stack_Size+0x14c824c>
    8644:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    8648:	01000007 	tsteq	r0, r7
    864c:	00005100 	andeq	r5, r0, r0, lsl #2
    8650:	00000000 	andeq	r0, r0, r0
    8654:	070e0000 	streq	r0, [lr, -r0]
    8658:	071c0000 	ldreq	r0, [ip, -r0]
    865c:	00010000 	andeq	r0, r1, r0
    8660:	00071c51 	andeq	r1, r7, r1, asr ip
    8664:	00072200 	andeq	r2, r7, r0, lsl #4
    8668:	f3000400 	vshl.u8	d0, d0, d0
    866c:	009f5101 	addseq	r5, pc, r1, lsl #2
    8670:	00000000 	andeq	r0, r0, r0
    8674:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8678:	10000007 	andne	r0, r0, r7
    867c:	02000007 	andeq	r0, r0, #7
    8680:	109f3000 	addsne	r3, pc, r0
    8684:	14000007 	strne	r0, [r0], #-7
    8688:	01000007 	tsteq	r0, r7
    868c:	07185300 	ldreq	r5, [r8, -r0, lsl #6]
    8690:	071e0000 	ldreq	r0, [lr, -r0]
    8694:	00010000 	andeq	r0, r1, r0
    8698:	00071e53 	andeq	r1, r7, r3, asr lr
    869c:	00072200 	andeq	r2, r7, r0, lsl #4
    86a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    86ac:	00000722 	andeq	r0, r0, r2, lsr #14
    86b0:	00000728 	andeq	r0, r0, r8, lsr #14
    86b4:	28520001 	ldmdacs	r2, {r0}^
    86b8:	3e000007 	cdpcc	0, 0, cr0, cr0, cr7, {0}
    86bc:	04000007 	streq	r0, [r0], #-7
    86c0:	5201f300 	andpl	pc, r1, #0, 6
    86c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    86c8:	00000000 	andeq	r0, r0, r0
    86cc:	00073e00 	andeq	r3, r7, r0, lsl #28
    86d0:	00074400 	andeq	r4, r7, r0, lsl #8
    86d4:	52000100 	andpl	r0, r0, #0, 2
    86d8:	00000744 	andeq	r0, r0, r4, asr #14
    86dc:	0000075a 	andeq	r0, r0, sl, asr r7
    86e0:	01f30004 	mvnseq	r0, r4
    86e4:	00009f52 	andeq	r9, r0, r2, asr pc
    86e8:	00000000 	andeq	r0, r0, r0
    86ec:	075a0000 	ldrbeq	r0, [sl, -r0]
    86f0:	07640000 	strbeq	r0, [r4, -r0]!
    86f4:	00010000 	andeq	r0, r1, r0
    86f8:	00076450 	andeq	r6, r7, r0, asr r4
    86fc:	00079e00 	andeq	r9, r7, r0, lsl #28
    8700:	70000300 	andvc	r0, r0, r0, lsl #6
    8704:	00009f68 	andeq	r9, r0, r8, ror #30
    8708:	00000000 	andeq	r0, r0, r0
    870c:	075a0000 	ldrbeq	r0, [sl, -r0]
    8710:	07740000 	ldrbeq	r0, [r4, -r0]!
    8714:	00010000 	andeq	r0, r1, r0
    8718:	00077451 	andeq	r7, r7, r1, asr r4
    871c:	00078200 	andeq	r8, r7, r0, lsl #4
    8720:	f3000400 	vshl.u8	d0, d0, d0
    8724:	829f5101 	addshi	r5, pc, #1073741824	; 0x40000000
    8728:	84000007 	strhi	r0, [r0], #-7
    872c:	01000007 	tsteq	r0, r7
    8730:	07845100 	streq	r5, [r4, r0, lsl #2]
    8734:	079e0000 	ldreq	r0, [lr, r0]
    8738:	00040000 	andeq	r0, r4, r0
    873c:	9f5101f3 	svcls	0x005101f3
	...
    8748:	0000075a 	andeq	r0, r0, sl, asr r7
    874c:	00000794 	muleq	r0, r4, r7
    8750:	94520001 	ldrbls	r0, [r2], #-1
    8754:	9e000007 	cdpls	0, 0, cr0, cr0, cr7, {0}
    8758:	04000007 	streq	r0, [r0], #-7
    875c:	5201f300 	andpl	pc, r1, #0, 6
    8760:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8764:	00000000 	andeq	r0, r0, r0
    8768:	0007e600 	andeq	lr, r7, r0, lsl #12
    876c:	0007f800 	andeq	pc, r7, r0, lsl #16
    8770:	51000100 	mrspl	r0, (UNDEF: 16)
    8774:	000007f8 	strdeq	r0, [r0], -r8
    8778:	000007fc 	strdeq	r0, [r0], -ip
    877c:	01f30004 	mvnseq	r0, r4
    8780:	00009f51 	andeq	r9, r0, r1, asr pc
    8784:	00000000 	andeq	r0, r0, r0
    8788:	07fc0000 	ldrbeq	r0, [ip, r0]!
    878c:	080e0000 	stmdaeq	lr, {}	; <UNPREDICTABLE>
    8790:	00010000 	andeq	r0, r1, r0
    8794:	00080e51 	andeq	r0, r8, r1, asr lr
    8798:	00081200 	andeq	r1, r8, r0, lsl #4
    879c:	f3000400 	vshl.u8	d0, d0, d0
    87a0:	009f5101 	addseq	r5, pc, r1, lsl #2
    87a4:	00000000 	andeq	r0, r0, r0
    87a8:	12000000 	andne	r0, r0, #0
    87ac:	24000008 	strcs	r0, [r0], #-8
    87b0:	01000008 	tsteq	r0, r8
    87b4:	08245100 	stmdaeq	r4!, {r8, ip, lr}
    87b8:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    87bc:	00040000 	andeq	r0, r4, r0
    87c0:	9f5101f3 	svcls	0x005101f3
	...
    87cc:	00000828 	andeq	r0, r0, r8, lsr #16
    87d0:	0000083a 	andeq	r0, r0, sl, lsr r8
    87d4:	3a510001 	bcc	14487e0 <__Stack_Size+0x14483e0>
    87d8:	3e000008 	cdpcc	0, 0, cr0, cr0, cr8, {0}
    87dc:	04000008 	streq	r0, [r0], #-8
    87e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    87e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    87e8:	00000000 	andeq	r0, r0, r0
    87ec:	00085800 	andeq	r5, r8, r0, lsl #16
    87f0:	00086a00 	andeq	r6, r8, r0, lsl #20
    87f4:	51000100 	mrspl	r0, (UNDEF: 16)
    87f8:	0000086a 	andeq	r0, r0, sl, ror #16
    87fc:	0000086e 	andeq	r0, r0, lr, ror #16
    8800:	01f30004 	mvnseq	r0, r4
    8804:	00009f51 	andeq	r9, r0, r1, asr pc
    8808:	00000000 	andeq	r0, r0, r0
    880c:	086e0000 	stmdaeq	lr!, {}^	; <UNPREDICTABLE>
    8810:	08820000 	stmeq	r2, {}	; <UNPREDICTABLE>
    8814:	00010000 	andeq	r0, r1, r0
    8818:	00088251 	andeq	r8, r8, r1, asr r2
    881c:	00088800 	andeq	r8, r8, r0, lsl #16
    8820:	f3000400 	vshl.u8	d0, d0, d0
    8824:	009f5101 	addseq	r5, pc, r1, lsl #2
    8828:	00000000 	andeq	r0, r0, r0
    882c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    8830:	b1000008 	tstlt	r0, r8
    8834:	01000008 	tsteq	r0, r8
    8838:	08b15000 	ldmeq	r1!, {ip, lr}
    883c:	08ce0000 	stmiaeq	lr, {}^	; <UNPREDICTABLE>
    8840:	00010000 	andeq	r0, r1, r0
    8844:	0008ce55 	andeq	ip, r8, r5, asr lr
    8848:	0008d100 	andeq	sp, r8, r0, lsl #2
    884c:	50000100 	andpl	r0, r0, r0, lsl #2
    8850:	000008d1 	ldrdeq	r0, [r0], -r1
    8854:	000008d2 	ldrdeq	r0, [r0], -r2
    8858:	01f30004 	mvnseq	r0, r4
    885c:	08d29f50 	ldmeq	r2, {r4, r6, r8, r9, sl, fp, ip, pc}^
    8860:	08d50000 	ldmeq	r5, {}^	; <UNPREDICTABLE>
    8864:	00010000 	andeq	r0, r1, r0
    8868:	0008d550 	andeq	sp, r8, r0, asr r5
    886c:	0008f200 	andeq	pc, r8, r0, lsl #4
    8870:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    8874:	000008f2 	strdeq	r0, [r0], -r2
    8878:	000008f5 	strdeq	r0, [r0], -r5
    887c:	f5500001 			; <UNDEFINED> instruction: 0xf5500001
    8880:	f6000008 			; <UNDEFINED> instruction: 0xf6000008
    8884:	04000008 	streq	r0, [r0], #-8
    8888:	5001f300 	andpl	pc, r1, r0, lsl #6
    888c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8890:	00000000 	andeq	r0, r0, r0
    8894:	00088800 	andeq	r8, r8, r0, lsl #16
    8898:	00088e00 	andeq	r8, r8, r0, lsl #28
    889c:	51000100 	mrspl	r0, (UNDEF: 16)
    88a0:	0000088e 	andeq	r0, r0, lr, lsl #17
    88a4:	000008ce 	andeq	r0, r0, lr, asr #17
    88a8:	ce540001 	cdpgt	0, 5, cr0, cr4, cr1, {0}
    88ac:	d2000008 	andle	r0, r0, #8
    88b0:	04000008 	streq	r0, [r0], #-8
    88b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    88b8:	0008d29f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
    88bc:	0008f200 	andeq	pc, r8, r0, lsl #4
    88c0:	54000100 	strpl	r0, [r0], #-256	; 0x100
    88c4:	000008f2 	strdeq	r0, [r0], -r2
    88c8:	000008f6 	strdeq	r0, [r0], -r6
    88cc:	01f30004 	mvnseq	r0, r4
    88d0:	00009f51 	andeq	r9, r0, r1, asr pc
    88d4:	00000000 	andeq	r0, r0, r0
    88d8:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    88dc:	089c0000 	ldmeq	ip, {}	; <UNPREDICTABLE>
    88e0:	00020000 	andeq	r0, r2, r0
    88e4:	089c9f30 	ldmeq	ip, {r4, r5, r8, r9, sl, fp, ip, pc}
    88e8:	08ce0000 	stmiaeq	lr, {}^	; <UNPREDICTABLE>
    88ec:	00010000 	andeq	r0, r1, r0
    88f0:	0008d257 	andeq	sp, r8, r7, asr r2
    88f4:	0008f200 	andeq	pc, r8, r0, lsl #4
    88f8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    8904:	00000888 	andeq	r0, r0, r8, lsl #17
    8908:	000008a6 	andeq	r0, r0, r6, lsr #17
    890c:	9f310002 	svcls	0x00310002
    8910:	000008a6 	andeq	r0, r0, r6, lsr #17
    8914:	000008ce 	andeq	r0, r0, lr, asr #17
    8918:	d2560001 	subsle	r0, r6, #1
    891c:	f2000008 	vhadd.s8	d0, d0, d8
    8920:	01000008 	tsteq	r0, r8
    8924:	00005600 	andeq	r5, r0, r0, lsl #12
    8928:	00000000 	andeq	r0, r0, r0
    892c:	08f60000 	ldmeq	r6!, {}^	; <UNPREDICTABLE>
    8930:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    8934:	00010000 	andeq	r0, r1, r0
    8938:	00090851 	andeq	r0, r9, r1, asr r8
    893c:	00090c00 	andeq	r0, r9, r0, lsl #24
    8940:	f3000400 	vshl.u8	d0, d0, d0
    8944:	009f5101 	addseq	r5, pc, r1, lsl #2
    8948:	00000000 	andeq	r0, r0, r0
    894c:	0c000000 	stceq	0, cr0, [r0], {-0}
    8950:	20000009 	andcs	r0, r0, r9
    8954:	01000009 	tsteq	r0, r9
    8958:	09205100 	stmdbeq	r0!, {r8, ip, lr}
    895c:	09260000 	stmdbeq	r6!, {}	; <UNPREDICTABLE>
    8960:	00040000 	andeq	r0, r4, r0
    8964:	9f5101f3 	svcls	0x005101f3
	...
    8970:	00000926 	andeq	r0, r0, r6, lsr #18
    8974:	00000939 	andeq	r0, r0, r9, lsr r9
    8978:	39500001 	ldmdbcc	r0, {r0}^
    897c:	42000009 	andmi	r0, r0, #9
    8980:	01000009 	tsteq	r0, r9
    8984:	09425400 	stmdbeq	r2, {sl, ip, lr}^
    8988:	09450000 	stmdbeq	r5, {}^	; <UNPREDICTABLE>
    898c:	00010000 	andeq	r0, r1, r0
    8990:	00094550 	andeq	r4, r9, r0, asr r5
    8994:	00094600 	andeq	r4, r9, r0, lsl #12
    8998:	f3000400 	vshl.u8	d0, d0, d0
    899c:	469f5001 	ldrmi	r5, [pc], r1
    89a0:	4d000009 	stcmi	0, cr0, [r0, #-36]	; 0xffffffdc
    89a4:	01000009 	tsteq	r0, r9
    89a8:	094d5000 	stmdbeq	sp, {ip, lr}^
    89ac:	09560000 	ldmdbeq	r6, {}^	; <UNPREDICTABLE>
    89b0:	00010000 	andeq	r0, r1, r0
    89b4:	00095654 	andeq	r5, r9, r4, asr r6
    89b8:	00095900 	andeq	r5, r9, r0, lsl #18
    89bc:	50000100 	andpl	r0, r0, r0, lsl #2
    89c0:	00000959 	andeq	r0, r0, r9, asr r9
    89c4:	0000095a 	andeq	r0, r0, sl, asr r9
    89c8:	01f30004 	mvnseq	r0, r4
    89cc:	095a9f50 	ldmdbeq	sl, {r4, r6, r8, r9, sl, fp, ip, pc}^
    89d0:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    89d4:	00010000 	andeq	r0, r1, r0
    89d8:	00099b50 	andeq	r9, r9, r0, asr fp
    89dc:	00099c00 	andeq	r9, r9, r0, lsl #24
    89e0:	f3000400 	vshl.u8	d0, d0, d0
    89e4:	9c9f5001 	ldcls	0, cr5, [pc], {1}
    89e8:	d9000009 	stmdble	r0, {r0, r3}
    89ec:	01000009 	tsteq	r0, r9
    89f0:	09d95000 	ldmibeq	r9, {ip, lr}^
    89f4:	09da0000 	ldmibeq	sl, {}^	; <UNPREDICTABLE>
    89f8:	00040000 	andeq	r0, r4, r0
    89fc:	9f5001f3 	svcls	0x005001f3
	...
    8a08:	00000926 	andeq	r0, r0, r6, lsr #18
    8a0c:	00000930 	andeq	r0, r0, r0, lsr r9
    8a10:	30510001 	subscc	r0, r1, r1
    8a14:	42000009 	andmi	r0, r0, #9
    8a18:	01000009 	tsteq	r0, r9
    8a1c:	09425500 	stmdbeq	r2, {r8, sl, ip, lr}^
    8a20:	09460000 	stmdbeq	r6, {}^	; <UNPREDICTABLE>
    8a24:	00040000 	andeq	r0, r4, r0
    8a28:	9f5101f3 	svcls	0x005101f3
    8a2c:	00000946 	andeq	r0, r0, r6, asr #18
    8a30:	00000956 	andeq	r0, r0, r6, asr r9
    8a34:	56550001 	ldrbpl	r0, [r5], -r1
    8a38:	5a000009 	bpl	8a64 <__Stack_Size+0x8664>
    8a3c:	04000009 	streq	r0, [r0], #-9
    8a40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8a44:	00095a9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    8a48:	00096e00 	andeq	r6, r9, r0, lsl #28
    8a4c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    8a50:	0000096e 	andeq	r0, r0, lr, ror #18
    8a54:	0000099c 	muleq	r0, ip, r9
    8a58:	01f30004 	mvnseq	r0, r4
    8a5c:	099c9f51 	ldmibeq	ip, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    8a60:	09a80000 	stmibeq	r8!, {}	; <UNPREDICTABLE>
    8a64:	00010000 	andeq	r0, r1, r0
    8a68:	0009a855 	andeq	sl, r9, r5, asr r8
    8a6c:	0009da00 	andeq	sp, r9, r0, lsl #20
    8a70:	f3000400 	vshl.u8	d0, d0, d0
    8a74:	009f5101 	addseq	r5, pc, r1, lsl #2
    8a78:	00000000 	andeq	r0, r0, r0
    8a7c:	62000000 	andvs	r0, r0, #0
    8a80:	7a000009 	bvc	8aac <__Stack_Size+0x86ac>
    8a84:	01000009 	tsteq	r0, r9
    8a88:	097a5300 	ldmdbeq	sl!, {r8, r9, ip, lr}^
    8a8c:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    8a90:	00050000 	andeq	r0, r5, r0
    8a94:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    8a98:	00000008 	andeq	r0, r0, r8
    8a9c:	00000000 	andeq	r0, r0, r0
    8aa0:	00096200 	andeq	r6, r9, r0, lsl #4
    8aa4:	00098000 	andeq	r8, r9, r0
    8aa8:	52000100 	andpl	r0, r0, #0, 2
    8aac:	00000980 	andeq	r0, r0, r0, lsl #19
    8ab0:	0000099b 	muleq	r0, fp, r9
    8ab4:	01f30005 	mvnseq	r0, r5
    8ab8:	00042351 	andeq	r2, r4, r1, asr r3
    8abc:	00000000 	andeq	r0, r0, r0
    8ac0:	62000000 	andvs	r0, r0, #0
    8ac4:	88000009 	stmdahi	r0, {r0, r3}
    8ac8:	01000009 	tsteq	r0, r9
    8acc:	09885100 	stmibeq	r8, {r8, ip, lr}
    8ad0:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    8ad4:	00050000 	andeq	r0, r5, r0
    8ad8:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    8adc:	00000002 	andeq	r0, r0, r2
    8ae0:	00000000 	andeq	r0, r0, r0
    8ae4:	00096200 	andeq	r6, r9, r0, lsl #4
    8ae8:	00099b00 	andeq	r9, r9, r0, lsl #22
    8aec:	50000100 	andpl	r0, r0, r0, lsl #2
    8af0:	0000099b 	muleq	r0, fp, r9
    8af4:	0000099c 	muleq	r0, ip, r9
    8af8:	01f30004 	mvnseq	r0, r4
    8afc:	00009f50 	andeq	r9, r0, r0, asr pc
    8b00:	00000000 	andeq	r0, r0, r0
    8b04:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    8b08:	09720000 	ldmdbeq	r2!, {}^	; <UNPREDICTABLE>
    8b0c:	00020000 	andeq	r0, r2, r0
    8b10:	09729f30 	ldmdbeq	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    8b14:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    8b18:	00010000 	andeq	r0, r1, r0
    8b1c:	00098055 	andeq	r8, r9, r5, asr r0
    8b20:	00099b00 	andeq	r9, r9, r0, lsl #22
    8b24:	52000100 	andpl	r0, r0, #0, 2
	...
    8b30:	00000962 	andeq	r0, r0, r2, ror #18
    8b34:	0000097c 	andeq	r0, r0, ip, ror r9
    8b38:	9f300002 	svcls	0x00300002
    8b3c:	0000097c 	andeq	r0, r0, ip, ror r9
    8b40:	00000980 	andeq	r0, r0, r0, lsl #19
    8b44:	80560001 	subshi	r0, r6, r1
    8b48:	8e000009 	cdphi	0, 0, cr0, cr0, cr9, {0}
    8b4c:	07000009 	streq	r0, [r0, -r9]
    8b50:	0b007600 	bleq	26358 <__Stack_Size+0x25f58>
    8b54:	9f1afdff 	svcls	0x001afdff
    8b58:	0000098e 	andeq	r0, r0, lr, lsl #19
    8b5c:	00000994 	muleq	r0, r4, r9
    8b60:	94510001 	ldrbls	r0, [r1], #-1
    8b64:	98000009 	stmdals	r0, {r0, r3}
    8b68:	19000009 	stmdbne	r0, {r0, r3}
    8b6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8b70:	02940223 	addseq	r0, r4, #805306370	; 0x30000002
    8b74:	1affff0a 	bne	87a4 <__Stack_Size+0x83a4>
    8b78:	00732438 	rsbseq	r2, r3, r8, lsr r4
    8b7c:	ffff0a21 			; <UNDEFINED> instruction: 0xffff0a21
    8b80:	01000a1a 	tsteq	r0, sl, lsl sl
    8b84:	00009f21 	andeq	r9, r0, r1, lsr #30
    8b88:	00000000 	andeq	r0, r0, r0
    8b8c:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    8b90:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
    8b94:	00020000 	andeq	r0, r2, r0
    8b98:	097c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    8b9c:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
    8ba0:	00050000 	andeq	r0, r5, r0
    8ba4:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    8ba8:	0009889f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    8bac:	00099b00 	andeq	r9, r9, r0, lsl #22
    8bb0:	f3000a00 	vpmax.u8	d0, d0, d0
    8bb4:	02235101 	eoreq	r5, r3, #1073741824	; 0x40000000
    8bb8:	24380294 	ldrtcs	r0, [r8], #-660	; 0x294
    8bbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8bc0:	00000000 	andeq	r0, r0, r0
    8bc4:	00099c00 	andeq	r9, r9, r0, lsl #24
    8bc8:	0009c400 	andeq	ip, r9, r0, lsl #8
    8bcc:	53000100 	movwpl	r0, #256	; 0x100
    8bd0:	000009c4 	andeq	r0, r0, r4, asr #19
    8bd4:	000009d9 	ldrdeq	r0, [r0], -r9
    8bd8:	01f30005 	mvnseq	r0, r5
    8bdc:	00082351 	andeq	r2, r8, r1, asr r3
    8be0:	00000000 	andeq	r0, r0, r0
    8be4:	9c000000 	stcls	0, cr0, [r0], {-0}
    8be8:	bc000009 	stclt	0, cr0, [r0], {9}
    8bec:	01000009 	tsteq	r0, r9
    8bf0:	09bc5200 	ldmibeq	ip!, {r9, ip, lr}
    8bf4:	09d90000 	ldmibeq	r9, {}^	; <UNPREDICTABLE>
    8bf8:	00050000 	andeq	r0, r5, r0
    8bfc:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    8c00:	00000004 	andeq	r0, r0, r4
    8c04:	00000000 	andeq	r0, r0, r0
    8c08:	00099c00 	andeq	r9, r9, r0, lsl #24
    8c0c:	0009c000 	andeq	ip, r9, r0
    8c10:	51000100 	mrspl	r0, (UNDEF: 16)
    8c14:	000009c0 	andeq	r0, r0, r0, asr #19
    8c18:	000009d9 	ldrdeq	r0, [r0], -r9
    8c1c:	01f30005 	mvnseq	r0, r5
    8c20:	00022351 	andeq	r2, r2, r1, asr r3
    8c24:	00000000 	andeq	r0, r0, r0
    8c28:	9c000000 	stcls	0, cr0, [r0], {-0}
    8c2c:	d9000009 	stmdble	r0, {r0, r3}
    8c30:	01000009 	tsteq	r0, r9
    8c34:	09d95000 	ldmibeq	r9, {ip, lr}^
    8c38:	09da0000 	ldmibeq	sl, {}^	; <UNPREDICTABLE>
    8c3c:	00040000 	andeq	r0, r4, r0
    8c40:	9f5001f3 	svcls	0x005001f3
	...
    8c4c:	0000099c 	muleq	r0, ip, r9
    8c50:	000009a8 	andeq	r0, r0, r8, lsr #19
    8c54:	9f300002 	svcls	0x00300002
    8c58:	000009a8 	andeq	r0, r0, r8, lsr #19
    8c5c:	000009ae 	andeq	r0, r0, lr, lsr #19
    8c60:	c8550001 	ldmdagt	r5, {r0}^
    8c64:	d6000009 	strle	r0, [r0], -r9
    8c68:	01000009 	tsteq	r0, r9
    8c6c:	00005300 	andeq	r5, r0, r0, lsl #6
    8c70:	00000000 	andeq	r0, r0, r0
    8c74:	099c0000 	ldmibeq	ip, {}	; <UNPREDICTABLE>
    8c78:	09b20000 	ldmibeq	r2!, {}	; <UNPREDICTABLE>
    8c7c:	00020000 	andeq	r0, r2, r0
    8c80:	09b29f30 	ldmibeq	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}
    8c84:	09c80000 	stmibeq	r8, {}^	; <UNPREDICTABLE>
    8c88:	00010000 	andeq	r0, r1, r0
    8c8c:	0009c856 	andeq	ip, r9, r6, asr r8
    8c90:	0009cc00 	andeq	ip, r9, r0, lsl #24
    8c94:	76000700 	strvc	r0, [r0], -r0, lsl #14
    8c98:	dfff0b00 	svcle	0x00ff0b00
    8c9c:	09cc9f1a 	stmibeq	ip, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    8ca0:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    8ca4:	00010000 	andeq	r0, r1, r0
    8ca8:	0009d251 	andeq	sp, r9, r1, asr r2
    8cac:	0009d900 	andeq	sp, r9, r0, lsl #18
    8cb0:	f3001900 	vmls.i8	d1, d0, d0
    8cb4:	02235101 	eoreq	r5, r3, #1073741824	; 0x40000000
    8cb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    8cbc:	243c1aff 	ldrtcs	r1, [ip], #-2815	; 0xaff
    8cc0:	0a210072 	beq	848e90 <__Stack_Size+0x848a90>
    8cc4:	0a1affff 	beq	6c8cc8 <__Stack_Size+0x6c88c8>
    8cc8:	9f211000 	svcls	0x00211000
	...
    8cd4:	0000099c 	muleq	r0, ip, r9
    8cd8:	000009b2 			; <UNDEFINED> instruction: 0x000009b2
    8cdc:	9f300002 	svcls	0x00300002
    8ce0:	000009b2 			; <UNDEFINED> instruction: 0x000009b2
    8ce4:	000009c0 	andeq	r0, r0, r0, asr #19
    8ce8:	00710005 	rsbseq	r0, r1, r5
    8cec:	c09f243c 	addsgt	r2, pc, ip, lsr r4	; <UNPREDICTABLE>
    8cf0:	d9000009 	stmdble	r0, {r0, r3}
    8cf4:	0a000009 	beq	8d20 <__Stack_Size+0x8920>
    8cf8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8cfc:	02940223 	addseq	r0, r4, #805306370	; 0x30000002
    8d00:	009f243c 	addseq	r2, pc, ip, lsr r4	; <UNPREDICTABLE>
    8d04:	00000000 	andeq	r0, r0, r0
    8d08:	da000000 	ble	8d10 <__Stack_Size+0x8910>
    8d0c:	e6000009 	str	r0, [r0], -r9
    8d10:	01000009 	tsteq	r0, r9
    8d14:	09e65100 	stmibeq	r6!, {r8, ip, lr}^
    8d18:	09ea0000 	stmibeq	sl!, {}^	; <UNPREDICTABLE>
    8d1c:	00040000 	andeq	r0, r4, r0
    8d20:	9f5101f3 	svcls	0x005101f3
	...
    8d2c:	000009ea 	andeq	r0, r0, sl, ror #19
    8d30:	000009ec 	andeq	r0, r0, ip, ror #19
    8d34:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    8d38:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
    8d3c:	04000009 	streq	r0, [r0], #-9
    8d40:	5001f300 	andpl	pc, r1, r0, lsl #6
    8d44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8d48:	00000000 	andeq	r0, r0, r0
    8d4c:	0009f000 	andeq	pc, r9, r0
    8d50:	0009f200 	andeq	pc, r9, r0, lsl #4
    8d54:	50000100 	andpl	r0, r0, r0, lsl #2
    8d58:	000009f2 	strdeq	r0, [r0], -r2
    8d5c:	000009f6 	strdeq	r0, [r0], -r6
    8d60:	01f30004 	mvnseq	r0, r4
    8d64:	00009f50 	andeq	r9, r0, r0, asr pc
    8d68:	00000000 	andeq	r0, r0, r0
    8d6c:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    8d70:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    8d74:	00010000 	andeq	r0, r1, r0
    8d78:	0009f850 	andeq	pc, r9, r0, asr r8	; <UNPREDICTABLE>
    8d7c:	0009fc00 	andeq	pc, r9, r0, lsl #24
    8d80:	f3000400 	vshl.u8	d0, d0, d0
    8d84:	009f5001 	addseq	r5, pc, r1
    8d88:	00000000 	andeq	r0, r0, r0
    8d8c:	fc000000 	stc2	0, cr0, [r0], {-0}
    8d90:	00000009 	andeq	r0, r0, r9
    8d94:	0100000a 	tsteq	r0, sl
    8d98:	0a005000 	beq	1cda0 <__Stack_Size+0x1c9a0>
    8d9c:	0a040000 	beq	108da4 <__Stack_Size+0x1089a4>
    8da0:	00040000 	andeq	r0, r4, r0
    8da4:	9f5001f3 	svcls	0x005001f3
	...
    8db0:	00000a04 	andeq	r0, r0, r4, lsl #20
    8db4:	00000a06 	andeq	r0, r0, r6, lsl #20
    8db8:	06500001 	ldrbeq	r0, [r0], -r1
    8dbc:	0a00000a 	beq	8dec <__Stack_Size+0x89ec>
    8dc0:	0400000a 	streq	r0, [r0], #-10
    8dc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    8dc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8dcc:	00000000 	andeq	r0, r0, r0
    8dd0:	000a0a00 	andeq	r0, sl, r0, lsl #20
    8dd4:	000a0c00 	andeq	r0, sl, r0, lsl #24
    8dd8:	50000100 	andpl	r0, r0, r0, lsl #2
    8ddc:	00000a0c 	andeq	r0, r0, ip, lsl #20
    8de0:	00000a10 	andeq	r0, r0, r0, lsl sl
    8de4:	01f30004 	mvnseq	r0, r4
    8de8:	00009f50 	andeq	r9, r0, r0, asr pc
    8dec:	00000000 	andeq	r0, r0, r0
    8df0:	0a100000 	beq	408df8 <__Stack_Size+0x4089f8>
    8df4:	0a1a0000 	beq	688dfc <__Stack_Size+0x6889fc>
    8df8:	00010000 	andeq	r0, r1, r0
    8dfc:	000a1a50 	andeq	r1, sl, r0, asr sl
    8e00:	000a1c00 	andeq	r1, sl, r0, lsl #24
    8e04:	f3000400 	vshl.u8	d0, d0, d0
    8e08:	009f5001 	addseq	r5, pc, r1
    8e0c:	00000000 	andeq	r0, r0, r0
    8e10:	10000000 	andne	r0, r0, r0
    8e14:	1200000a 	andne	r0, r0, #10
    8e18:	0200000a 	andeq	r0, r0, #10
    8e1c:	129f3000 	addsne	r3, pc, #0
    8e20:	1c00000a 	stcne	0, cr0, [r0], {10}
    8e24:	0a00000a 	beq	8e54 <__Stack_Size+0x8a54>
    8e28:	73007100 	movwvc	r7, #256	; 0x100
    8e2c:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    8e30:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    8e34:	00000000 	andeq	r0, r0, r0
    8e38:	1c000000 	stcne	0, cr0, [r0], {-0}
    8e3c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    8e40:	0100000a 	tsteq	r0, sl
    8e44:	0a1e5100 	beq	79d24c <__Stack_Size+0x79ce4c>
    8e48:	0a240000 	beq	908e50 <__Stack_Size+0x908a50>
    8e4c:	00040000 	andeq	r0, r4, r0
    8e50:	9f5101f3 	svcls	0x005101f3
	...
    8e5c:	00000a24 	andeq	r0, r0, r4, lsr #20
    8e60:	00000a2c 	andeq	r0, r0, ip, lsr #20
    8e64:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    8e68:	3a00000a 	bcc	8e98 <__Stack_Size+0x8a98>
    8e6c:	0400000a 	streq	r0, [r0], #-10
    8e70:	5001f300 	andpl	pc, r1, r0, lsl #6
    8e74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8e78:	00000000 	andeq	r0, r0, r0
    8e7c:	000a2400 	andeq	r2, sl, r0, lsl #8
    8e80:	000a3800 	andeq	r3, sl, r0, lsl #16
    8e84:	30000200 	andcc	r0, r0, r0, lsl #4
    8e88:	000a389f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
    8e8c:	000a3a00 	andeq	r3, sl, r0, lsl #20
    8e90:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    8e9c:	00000a24 	andeq	r0, r0, r4, lsr #20
    8ea0:	00000a26 	andeq	r0, r0, r6, lsr #20
    8ea4:	9f300002 	svcls	0x00300002
    8ea8:	00000a26 	andeq	r0, r0, r6, lsr #20
    8eac:	00000a3a 	andeq	r0, r0, sl, lsr sl
    8eb0:	00730006 	rsbseq	r0, r3, r6
    8eb4:	9f1a0071 	svcls	0x001a0071
	...
    8ec0:	00000a24 	andeq	r0, r0, r4, lsr #20
    8ec4:	00000a2e 	andeq	r0, r0, lr, lsr #20
    8ec8:	9f300002 	svcls	0x00300002
    8ecc:	00000a2e 	andeq	r0, r0, lr, lsr #20
    8ed0:	00000a3a 	andeq	r0, r0, sl, lsr sl
    8ed4:	00710006 	rsbseq	r0, r1, r6
    8ed8:	9f1a0072 	svcls	0x001a0072
	...
    8ee4:	00000a3a 	andeq	r0, r0, sl, lsr sl
    8ee8:	00000a3c 	andeq	r0, r0, ip, lsr sl
    8eec:	3c510001 	mrrccc	0, 0, r0, r1, cr1
    8ef0:	4200000a 	andmi	r0, r0, #10
    8ef4:	0400000a 	streq	r0, [r0], #-10
    8ef8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    8f08:	00002e00 	andeq	r2, r0, r0, lsl #28
    8f0c:	50000100 	andpl	r0, r0, r0, lsl #2
    8f10:	0000002e 	andeq	r0, r0, lr, lsr #32
    8f14:	00000042 	andeq	r0, r0, r2, asr #32
    8f18:	01f30004 	mvnseq	r0, r4
    8f1c:	00429f50 	subeq	r9, r2, r0, asr pc
    8f20:	00460000 	subeq	r0, r6, r0
    8f24:	00010000 	andeq	r0, r1, r0
    8f28:	00004650 	andeq	r4, r0, r0, asr r6
    8f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    8f30:	f3000400 	vshl.u8	d0, d0, d0
    8f34:	529f5001 	addspl	r5, pc, #1
    8f38:	56000000 	strpl	r0, [r0], -r0
    8f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    8f40:	00565000 	subseq	r5, r6, r0
    8f44:	00620000 	rsbeq	r0, r2, r0
    8f48:	00040000 	andeq	r0, r4, r0
    8f4c:	9f5001f3 	svcls	0x005001f3
    8f50:	00000062 	andeq	r0, r0, r2, rrx
    8f54:	00000066 	andeq	r0, r0, r6, rrx
    8f58:	66500001 	ldrbvs	r0, [r0], -r1
    8f5c:	72000000 	andvc	r0, r0, #0
    8f60:	04000000 	streq	r0, [r0], #-0
    8f64:	5001f300 	andpl	pc, r1, r0, lsl #6
    8f68:	0000729f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    8f6c:	00007600 	andeq	r7, r0, r0, lsl #12
    8f70:	50000100 	andpl	r0, r0, r0, lsl #2
    8f74:	00000076 	andeq	r0, r0, r6, ror r0
    8f78:	0000008a 	andeq	r0, r0, sl, lsl #1
    8f7c:	01f30004 	mvnseq	r0, r4
    8f80:	008a9f50 	addeq	r9, sl, r0, asr pc
    8f84:	00940000 	addseq	r0, r4, r0
    8f88:	00010000 	andeq	r0, r1, r0
    8f8c:	00000050 	andeq	r0, r0, r0, asr r0
    8f90:	00000000 	andeq	r0, r0, r0
    8f94:	00009400 	andeq	r9, r0, r0, lsl #8
    8f98:	0000d600 	andeq	sp, r0, r0, lsl #12
    8f9c:	50000100 	andpl	r0, r0, r0, lsl #2
    8fa0:	000000d6 	ldrdeq	r0, [r0], -r6
    8fa4:	00000116 	andeq	r0, r0, r6, lsl r1
    8fa8:	16540001 	ldrbne	r0, [r4], -r1
    8fac:	1c000001 	stcne	0, cr0, [r0], {1}
    8fb0:	04000001 	streq	r0, [r0], #-1
    8fb4:	5001f300 	andpl	pc, r1, r0, lsl #6
    8fb8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8fbc:	00000000 	andeq	r0, r0, r0
    8fc0:	00009400 	andeq	r9, r0, r0, lsl #8
    8fc4:	0000aa00 	andeq	sl, r0, r0, lsl #20
    8fc8:	51000100 	mrspl	r0, (UNDEF: 16)
    8fcc:	000000aa 	andeq	r0, r0, sl, lsr #1
    8fd0:	00000116 	andeq	r0, r0, r6, lsl r1
    8fd4:	16550001 	ldrbne	r0, [r5], -r1
    8fd8:	1c000001 	stcne	0, cr0, [r0], {1}
    8fdc:	04000001 	streq	r0, [r0], #-1
    8fe0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    8fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    8fe8:	00000000 	andeq	r0, r0, r0
    8fec:	00009400 	andeq	r9, r0, r0, lsl #8
    8ff0:	00009a00 	andeq	r9, r0, r0, lsl #20
    8ff4:	30000200 	andcc	r0, r0, r0, lsl #4
    8ff8:	00009a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    8ffc:	00009e00 	andeq	r9, r0, r0, lsl #28
    9000:	73000b00 	movwvc	r0, #2816	; 0xb00
    9004:	cfff0b00 	svcgt	0x00ff0b00
    9008:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    900c:	00a09f1a 	adceq	r9, r0, sl, lsl pc
    9010:	00ac0000 	adceq	r0, ip, r0
    9014:	00070000 	andeq	r0, r7, r0
    9018:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    901c:	ae9f1aff 	mrcge	10, 4, r1, cr15, cr15, {7}
    9020:	b6000000 	strlt	r0, [r0], -r0
    9024:	0b000000 	bleq	902c <__Stack_Size+0x8c2c>
    9028:	0b007200 	bleq	25830 <__Stack_Size+0x25430>
    902c:	0a1ae9f3 	beq	6c3800 <__Stack_Size+0x6c3400>
    9030:	9f1affff 	svcls	0x001affff
    9034:	000000c0 	andeq	r0, r0, r0, asr #1
    9038:	000000c4 	andeq	r0, r0, r4, asr #1
    903c:	00730007 	rsbseq	r0, r3, r7
    9040:	1affff0a 	bne	8c70 <__Stack_Size+0x8870>
    9044:	0000c49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    9048:	0000c600 	andeq	ip, r0, r0, lsl #12
    904c:	75001c00 	strvc	r1, [r0, #-3072]	; 0xc00
    9050:	0a029408 	beq	ae078 <__Stack_Size+0xadc78>
    9054:	751affff 	ldrvc	pc, [sl, #-4095]	; 0xfff
    9058:	0a029404 	beq	ae070 <__Stack_Size+0xadc70>
    905c:	211affff 			; <UNDEFINED> instruction: 0x211affff
    9060:	72210071 	eorvc	r0, r1, #113	; 0x71
    9064:	ff0a2100 			; <UNDEFINED> instruction: 0xff0a2100
    9068:	c89f1aff 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    906c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    9070:	0b000000 	bleq	9078 <__Stack_Size+0x8c78>
    9074:	0b007300 	bleq	25c7c <__Stack_Size+0x2587c>
    9078:	0a1afcff 	beq	6c847c <__Stack_Size+0x6c807c>
    907c:	9f1affff 	svcls	0x001affff
    9080:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9084:	000000d9 	ldrdeq	r0, [r0], -r9
    9088:	00730007 	rsbseq	r0, r3, r7
    908c:	1affff0a 	bne	8cbc <__Stack_Size+0x88bc>
    9090:	0000fa9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    9094:	00010c00 	andeq	r0, r1, r0, lsl #24
    9098:	52000100 	andpl	r0, r0, #0, 2
    909c:	0000010c 	andeq	r0, r0, ip, lsl #2
    90a0:	0000010e 	andeq	r0, r0, lr, lsl #2
    90a4:	00730006 	rsbseq	r0, r3, r6
    90a8:	9f210072 	svcls	0x00210072
    90ac:	0000010e 	andeq	r0, r0, lr, lsl #2
    90b0:	00000110 	andeq	r0, r0, r0, lsl r1
    90b4:	10520001 	subsne	r0, r2, r1
    90b8:	16000001 	strne	r0, [r0], -r1
    90bc:	30000001 	andcc	r0, r0, r1
    90c0:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    90c4:	74066891 	strvc	r6, [r6], #-2193	; 0x891
    90c8:	38000c00 	stmdacc	r0, {sl, fp}
    90cc:	282e4001 	stmdacs	lr!, {r0, lr}
    90d0:	13160001 	tstne	r6, #1
    90d4:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    90d8:	32060075 	andcc	r0, r6, #117	; 0x75
    90dc:	1b25f724 	blne	986d74 <__Stack_Size+0x986974>
    90e0:	25f700f7 	ldrbcs	r0, [r7, #247]!	; 0xf7
    90e4:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    90e8:	3400f71b 	strcc	pc, [r0], #-1819	; 0x71b
    90ec:	21007324 	tstcs	r0, r4, lsr #6
    90f0:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    90f4:	00011c00 	andeq	r1, r1, r0, lsl #24
    90f8:	7d003200 	sfmvc	f3, 4, [r0, #-0]
    90fc:	687d0664 	ldmdavs	sp!, {r2, r5, r6, r9, sl}^
    9100:	5001f306 	andpl	pc, r1, r6, lsl #6
    9104:	0138000c 	teqeq	r8, ip
    9108:	01282e40 	teqeq	r8, r0, asr #28
    910c:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    9110:	f325f71e 	vaba.u32	d15, d5, d14
    9114:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    9118:	1b25f724 	blne	986db0 <__Stack_Size+0x9869b0>
    911c:	25f700f7 	ldrbcs	r0, [r7, #247]!	; 0xf7
    9120:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    9124:	3400f71b 	strcc	pc, [r0], #-1819	; 0x71b
    9128:	21007324 	tstcs	r0, r4, lsr #6
    912c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    9130:	00000000 	andeq	r0, r0, r0
    9134:	00009400 	andeq	r9, r0, r0, lsl #8
    9138:	0000e600 	andeq	lr, r0, r0, lsl #12
    913c:	30000200 	andcc	r0, r0, r0, lsl #4
    9140:	0000e69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    9144:	0000ea00 	andeq	lr, r0, r0, lsl #20
    9148:	53000100 	movwpl	r0, #256	; 0x100
    914c:	000000ea 	andeq	r0, r0, sl, ror #1
    9150:	000000ec 	andeq	r0, r0, ip, ror #1
    9154:	64910013 	ldrvs	r0, [r1], #19
    9158:	74007206 	strvc	r7, [r0], #-518	; 0x206
    915c:	38000c00 	stmdacc	r0, {sl, fp}
    9160:	282e4001 	stmdacs	lr!, {r0, lr}
    9164:	13160001 	tstne	r6, #1
    9168:	0000ec9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    916c:	00011600 	andeq	r1, r1, r0, lsl #12
    9170:	91001400 	tstls	r0, r0, lsl #8
    9174:	68910664 	ldmvs	r1, {r2, r5, r6, r9, sl}
    9178:	0c007406 	cfstrseq	mvf7, [r0], {6}
    917c:	40013800 	andmi	r3, r1, r0, lsl #16
    9180:	0001282e 	andeq	r2, r1, lr, lsr #16
    9184:	169f1316 			; <UNDEFINED> instruction: 0x169f1316
    9188:	1c000001 	stcne	0, cr0, [r0], {1}
    918c:	15000001 	strne	r0, [r0, #-1]
    9190:	06647d00 	strbteq	r7, [r4], -r0, lsl #26
    9194:	f306687d 	vceq.i8	q3, q3, <illegal reg q14.5>
    9198:	000c5001 	andeq	r5, ip, r1
    919c:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    91a0:	16000128 	strne	r0, [r0], -r8, lsr #2
    91a4:	00009f13 	andeq	r9, r0, r3, lsl pc
    91a8:	00000000 	andeq	r0, r0, r0
    91ac:	00940000 	addseq	r0, r4, r0
    91b0:	00f20000 	rscseq	r0, r2, r0
    91b4:	00020000 	andeq	r0, r2, r0
    91b8:	00f29f30 	rscseq	r9, r2, r0, lsr pc
    91bc:	01000000 	mrseq	r0, (UNDEF: 0)
    91c0:	00010000 	andeq	r0, r1, r0
    91c4:	00010051 	andeq	r0, r1, r1, asr r0
    91c8:	00011600 	andeq	r1, r1, r0, lsl #12
    91cc:	91002200 	mrsls	r2, R8_usr
    91d0:	68910664 	ldmvs	r1, {r2, r5, r6, r9, sl}
    91d4:	0c007406 	cfstrseq	mvf7, [r0], {6}
    91d8:	40013800 	andmi	r3, r1, r0, lsl #16
    91dc:	0001282e 	andeq	r2, r1, lr, lsr #16
    91e0:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    91e4:	007525f7 	ldrshteq	r2, [r5], #-87	; 0xffffffa9
    91e8:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    91ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    91f0:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    91f4:	00011c00 	andeq	r1, r1, r0, lsl #24
    91f8:	7d002400 	cfstrsvc	mvf2, [r0, #-0]
    91fc:	687d0664 	ldmdavs	sp!, {r2, r5, r6, r9, sl}^
    9200:	5001f306 	andpl	pc, r1, r6, lsl #6
    9204:	0138000c 	teqeq	r8, ip
    9208:	01282e40 	teqeq	r8, r0, asr #28
    920c:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    9210:	f325f71e 	vaba.u32	d15, d5, d14
    9214:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    9218:	1b25f724 	blne	986eb0 <__Stack_Size+0x986ab0>
    921c:	009f00f7 	ldrsheq	r0, [pc], r7
    9220:	00000000 	andeq	r0, r0, r0
    9224:	94000000 	strls	r0, [r0], #-0
    9228:	fa000000 	blx	9230 <__Stack_Size+0x8e30>
    922c:	02000000 	andeq	r0, r0, #0
    9230:	fa9f3000 	blx	fe7d5238 <SCS_BASE+0x1e7c7238>
    9234:	00000000 	andeq	r0, r0, r0
    9238:	0b000001 	bleq	9244 <__Stack_Size+0x8e44>
    923c:	72007100 	andvc	r7, r0, #0, 2
    9240:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    9244:	9f1c1e64 	svcls	0x001c1e64
    9248:	00000100 	andeq	r0, r0, r0, lsl #2
    924c:	00000102 	andeq	r0, r0, r2, lsl #2
    9250:	02510001 	subseq	r0, r1, #1
    9254:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    9258:	2a000001 	bcs	9264 <__Stack_Size+0x8e64>
    925c:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    9260:	74066891 	strvc	r6, [r6], #-2193	; 0x891
    9264:	38000c00 	stmdacc	r0, {sl, fp}
    9268:	282e4001 	stmdacs	lr!, {r0, lr}
    926c:	13160001 	tstne	r6, #1
    9270:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    9274:	32060075 	andcc	r0, r6, #117	; 0x75
    9278:	1b25f724 	blne	986f10 <__Stack_Size+0x986b10>
    927c:	007200f7 	ldrshteq	r0, [r2], #-7
    9280:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    9284:	0e9f1c1e 	mrceq	12, 4, r1, cr15, cr14, {0}
    9288:	16000001 	strne	r0, [r0], -r1
    928c:	54000001 	strpl	r0, [r0], #-1
    9290:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    9294:	74066891 	strvc	r6, [r6], #-2193	; 0x891
    9298:	38000c00 	stmdacc	r0, {sl, fp}
    929c:	282e4001 	stmdacs	lr!, {r0, lr}
    92a0:	13160001 	tstne	r6, #1
    92a4:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    92a8:	32060075 	andcc	r0, r6, #117	; 0x75
    92ac:	1b25f724 	blne	986f44 <__Stack_Size+0x986b44>
    92b0:	649100f7 	ldrvs	r0, [r1], #247	; 0xf7
    92b4:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    92b8:	000c0074 	andeq	r0, ip, r4, ror r0
    92bc:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    92c0:	16000128 	strne	r0, [r0], -r8, lsr #2
    92c4:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    92c8:	06007525 	streq	r7, [r0], -r5, lsr #10
    92cc:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    92d0:	f700f71b 			; <UNDEFINED> instruction: 0xf700f71b
    92d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    92d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    92dc:	25342434 	ldrcs	r2, [r4, #-1076]!	; 0x434
    92e0:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    92e4:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    92e8:	00011c00 	andeq	r1, r1, r0, lsl #24
    92ec:	7d005800 	stcvc	8, cr5, [r0, #-0]
    92f0:	687d0664 	ldmdavs	sp!, {r2, r5, r6, r9, sl}^
    92f4:	5001f306 	andpl	pc, r1, r6, lsl #6
    92f8:	0138000c 	teqeq	r8, ip
    92fc:	01282e40 	teqeq	r8, r0, asr #28
    9300:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    9304:	f325f71e 	vaba.u32	d15, d5, d14
    9308:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    930c:	1b25f724 	blne	986fa4 <__Stack_Size+0x986ba4>
    9310:	647d00f7 	ldrbtvs	r0, [sp], #-247	; 0xf7
    9314:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    9318:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    931c:	40013800 	andmi	r3, r1, r0, lsl #16
    9320:	0001282e 	andeq	r2, r1, lr, lsr #16
    9324:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    9328:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    932c:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    9330:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    9334:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    9338:	1b25f764 	blne	9870d0 <__Stack_Size+0x986cd0>
    933c:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xf7
    9340:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    9344:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    9348:	00000000 	andeq	r0, r0, r0
    934c:	32000000 	andcc	r0, r0, #0
    9350:	40000001 	andmi	r0, r0, r1
    9354:	01000001 	tsteq	r0, r1
    9358:	01405100 	mrseq	r5, (UNDEF: 80)
    935c:	01520000 	cmpeq	r2, r0
    9360:	00040000 	andeq	r0, r4, r0
    9364:	9f5101f3 	svcls	0x005101f3
	...
    9370:	00000132 	andeq	r0, r0, r2, lsr r1
    9374:	00000142 	andeq	r0, r0, r2, asr #2
    9378:	9f300002 	svcls	0x00300002
    937c:	00000142 	andeq	r0, r0, r2, asr #2
    9380:	0000014a 	andeq	r0, r0, sl, asr #2
    9384:	0072000b 	rsbseq	r0, r2, fp
    9388:	1af0ff0b 	bne	ffc48fbc <SCS_BASE+0x1fc3afbc>
    938c:	1affff0a 	bne	8fbc <__Stack_Size+0x8bbc>
    9390:	00014e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    9394:	00015200 	andeq	r5, r1, r0, lsl #4
    9398:	73000700 	movwvc	r0, #1792	; 0x700
    939c:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    93a0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    93a4:	00000000 	andeq	r0, r0, r0
    93a8:	01760000 	cmneq	r6, r0
    93ac:	018c0000 	orreq	r0, ip, r0
    93b0:	00010000 	andeq	r0, r1, r0
    93b4:	00018c50 	andeq	r8, r1, r0, asr ip
    93b8:	00018e00 	andeq	r8, r1, r0, lsl #28
    93bc:	70000300 	andvc	r0, r0, r0, lsl #6
    93c0:	018e9f74 	orreq	r9, lr, r4, ror pc
    93c4:	01940000 	orrseq	r0, r4, r0
    93c8:	00010000 	andeq	r0, r1, r0
    93cc:	00019450 	andeq	r9, r1, r0, asr r4
    93d0:	0001a600 	andeq	sl, r1, r0, lsl #12
    93d4:	f3000400 	vshl.u8	d0, d0, d0
    93d8:	009f5001 	addseq	r5, pc, r1
    93dc:	00000000 	andeq	r0, r0, r0
    93e0:	76000000 	strvc	r0, [r0], -r0
    93e4:	82000001 	andhi	r0, r0, #1
    93e8:	01000001 	tsteq	r0, r1
    93ec:	01825100 	orreq	r5, r2, r0, lsl #2
    93f0:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
    93f4:	00040000 	andeq	r0, r4, r0
    93f8:	9f5101f3 	svcls	0x005101f3
	...
    9404:	00000176 	andeq	r0, r0, r6, ror r1
    9408:	0000017a 	andeq	r0, r0, sl, ror r1
    940c:	9f300002 	svcls	0x00300002
    9410:	0000017a 	andeq	r0, r0, sl, ror r1
    9414:	00000198 	muleq	r0, r8, r1
    9418:	00530001 	subseq	r0, r3, r1
    941c:	00000000 	andeq	r0, r0, r0
    9420:	76000000 	strvc	r0, [r0], -r0
    9424:	7a000001 	bvc	9430 <__Stack_Size+0x9030>
    9428:	02000001 	andeq	r0, r0, #1
    942c:	7a9f3000 	bvc	fe7d5434 <SCS_BASE+0x1e7c7434>
    9430:	82000001 	andhi	r0, r0, #1
    9434:	09000001 	stmdbeq	r0, {r0}
    9438:	4f007100 	svcmi	0x00007100
    943c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    9440:	00009f1a 	andeq	r9, r0, sl, lsl pc
    9444:	00000000 	andeq	r0, r0, r0
    9448:	01760000 	cmneq	r6, r0
    944c:	01880000 	orreq	r0, r8, r0
    9450:	00020000 	andeq	r0, r2, r0
    9454:	01889f30 	orreq	r9, r8, r0, lsr pc
    9458:	019c0000 	orrseq	r0, ip, r0
    945c:	00010000 	andeq	r0, r1, r0
    9460:	00019e51 	andeq	r9, r1, r1, asr lr
    9464:	0001a200 	andeq	sl, r1, r0, lsl #4
    9468:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    9474:	000001a6 	andeq	r0, r0, r6, lsr #3
    9478:	000001ae 	andeq	r0, r0, lr, lsr #3
    947c:	ae510001 	cdpge	0, 5, cr0, cr1, cr1, {0}
    9480:	b0000001 	andlt	r0, r0, r1
    9484:	04000001 	streq	r0, [r0], #-1
    9488:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    948c:	0001b09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    9490:	0001b400 	andeq	fp, r1, r0, lsl #8
    9494:	51000100 	mrspl	r0, (UNDEF: 16)
    9498:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    949c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    94a0:	01f30004 	mvnseq	r0, r4
    94a4:	00009f51 	andeq	r9, r0, r1, asr pc
    94a8:	00000000 	andeq	r0, r0, r0
    94ac:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    94b0:	01ca0000 	biceq	r0, sl, r0
    94b4:	00010000 	andeq	r0, r1, r0
    94b8:	0001ca51 	andeq	ip, r1, r1, asr sl
    94bc:	0001ce00 	andeq	ip, r1, r0, lsl #28
    94c0:	f3000400 	vshl.u8	d0, d0, d0
    94c4:	009f5101 	addseq	r5, pc, r1, lsl #2
    94c8:	00000000 	andeq	r0, r0, r0
    94cc:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    94d0:	e0000001 	and	r0, r0, r1
    94d4:	01000001 	tsteq	r0, r1
    94d8:	01e05100 	mvneq	r5, r0, lsl #2
    94dc:	01e40000 	mvneq	r0, r0
    94e0:	00040000 	andeq	r0, r4, r0
    94e4:	9f5101f3 	svcls	0x005101f3
	...
    94f0:	000001fc 	strdeq	r0, [r0], -ip
    94f4:	0000020e 	andeq	r0, r0, lr, lsl #4
    94f8:	0e510001 	cdpeq	0, 5, cr0, cr1, cr1, {0}
    94fc:	12000002 	andne	r0, r0, #2
    9500:	04000002 	streq	r0, [r0], #-2
    9504:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    9508:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    950c:	00000000 	andeq	r0, r0, r0
    9510:	00022a00 	andeq	r2, r2, r0, lsl #20
    9514:	00022e00 	andeq	r2, r2, r0, lsl #28
    9518:	51000100 	mrspl	r0, (UNDEF: 16)
    951c:	0000022e 	andeq	r0, r0, lr, lsr #4
    9520:	00000232 	andeq	r0, r0, r2, lsr r2
    9524:	01f30004 	mvnseq	r0, r4
    9528:	00009f51 	andeq	r9, r0, r1, asr pc
    952c:	00000000 	andeq	r0, r0, r0
    9530:	02320000 	eorseq	r0, r2, #0
    9534:	02340000 	eorseq	r0, r4, #0
    9538:	00010000 	andeq	r0, r1, r0
    953c:	00023450 	andeq	r3, r2, r0, asr r4
    9540:	00023a00 	andeq	r3, r2, r0, lsl #20
    9544:	f3000400 	vshl.u8	d0, d0, d0
    9548:	009f5001 	addseq	r5, pc, r1
    954c:	00000000 	andeq	r0, r0, r0
    9550:	46000000 	strmi	r0, [r0], -r0
    9554:	54000002 	strpl	r0, [r0], #-2
    9558:	01000002 	tsteq	r0, r2
    955c:	02545100 	subseq	r5, r4, #0, 2
    9560:	02580000 	subseq	r0, r8, #0
    9564:	00040000 	andeq	r0, r4, r0
    9568:	9f5101f3 	svcls	0x005101f3
	...
    9574:	00000258 	andeq	r0, r0, r8, asr r2
    9578:	00000266 	andeq	r0, r0, r6, ror #4
    957c:	66510001 	ldrbvs	r0, [r1], -r1
    9580:	6a000002 	bvs	9590 <__Stack_Size+0x9190>
    9584:	04000002 	streq	r0, [r0], #-2
    9588:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    958c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    9590:	00000000 	andeq	r0, r0, r0
    9594:	0002b200 	andeq	fp, r2, r0, lsl #4
    9598:	0002c400 	andeq	ip, r2, r0, lsl #8
    959c:	51000100 	mrspl	r0, (UNDEF: 16)
    95a0:	000002c4 	andeq	r0, r0, r4, asr #5
    95a4:	000002c8 	andeq	r0, r0, r8, asr #5
    95a8:	01f30004 	mvnseq	r0, r4
    95ac:	00009f51 	andeq	r9, r0, r1, asr pc
    95b0:	00000000 	andeq	r0, r0, r0
    95b4:	02e00000 	rsceq	r0, r0, #0
    95b8:	02ea0000 	rsceq	r0, sl, #0
    95bc:	00010000 	andeq	r0, r1, r0
    95c0:	0002ea50 	andeq	lr, r2, r0, asr sl
    95c4:	0002ec00 	andeq	lr, r2, r0, lsl #24
    95c8:	f3000400 	vshl.u8	d0, d0, d0
    95cc:	009f5001 	addseq	r5, pc, r1
    95d0:	00000000 	andeq	r0, r0, r0
    95d4:	e0000000 	and	r0, r0, r0
    95d8:	e2000002 	and	r0, r0, #2
    95dc:	02000002 	andeq	r0, r0, #2
    95e0:	e29f3000 	adds	r3, pc, #0
    95e4:	ec000002 	stc	0, cr0, [r0], {2}
    95e8:	0a000002 	beq	95f8 <__Stack_Size+0x91f8>
    95ec:	73007100 	movwvc	r7, #256	; 0x100
    95f0:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    95f4:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    95f8:	00000000 	andeq	r0, r0, r0
    95fc:	ec000000 	stc	0, cr0, [r0], {-0}
    9600:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    9604:	01000002 	tsteq	r0, r2
    9608:	02ee5100 	rsceq	r5, lr, #0, 2
    960c:	02f40000 	rscseq	r0, r4, #0
    9610:	00040000 	andeq	r0, r4, r0
    9614:	9f5101f3 	svcls	0x005101f3
	...
    9620:	000002f4 	strdeq	r0, [r0], -r4
    9624:	0000032e 	andeq	r0, r0, lr, lsr #6
    9628:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    962c:	30000003 	andcc	r0, r0, r3
    9630:	04000003 	streq	r0, [r0], #-3
    9634:	5001f300 	andpl	pc, r1, r0, lsl #6
    9638:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    963c:	00033200 	andeq	r3, r3, r0, lsl #4
    9640:	50000100 	andpl	r0, r0, r0, lsl #2
    9644:	00000332 	andeq	r0, r0, r2, lsr r3
    9648:	00000334 	andeq	r0, r0, r4, lsr r3
    964c:	01f30004 	mvnseq	r0, r4
    9650:	00009f50 	andeq	r9, r0, r0, asr pc
    9654:	00000000 	andeq	r0, r0, r0
    9658:	02f40000 	rscseq	r0, r4, #0
    965c:	03220000 	teqeq	r2, #0
    9660:	00010000 	andeq	r0, r1, r0
    9664:	00032251 	andeq	r2, r3, r1, asr r2
    9668:	00033000 	andeq	r3, r3, r0
    966c:	f3000400 	vshl.u8	d0, d0, d0
    9670:	309f5101 	addscc	r5, pc, r1, lsl #2
    9674:	34000003 	strcc	r0, [r0], #-3
    9678:	01000003 	tsteq	r0, r3
    967c:	00005100 	andeq	r5, r0, r0, lsl #2
    9680:	00000000 	andeq	r0, r0, r0
    9684:	02f40000 	rscseq	r0, r4, #0
    9688:	03180000 	tsteq	r8, #0
    968c:	00020000 	andeq	r0, r2, r0
    9690:	03189f30 	tsteq	r8, #48, 30	; 0xc0
    9694:	031c0000 	tsteq	ip, #0
    9698:	000b0000 	andeq	r0, fp, r0
    969c:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    96a0:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    96a4:	1c9f241a 	cfldrsne	mvf2, [pc], {26}
    96a8:	22000003 	andcs	r0, r0, #3
    96ac:	12000003 	andne	r0, r0, #3
    96b0:	00713100 	rsbseq	r3, r1, r0, lsl #2
    96b4:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    96b8:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    96bc:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    96c0:	309f1a1a 	addscc	r1, pc, sl, lsl sl	; <UNPREDICTABLE>
    96c4:	34000003 	strcc	r0, [r0], #-3
    96c8:	12000003 	andne	r0, r0, #3
    96cc:	00713100 	rsbseq	r3, r1, r0, lsl #2
    96d0:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    96d4:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    96d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    96dc:	009f1a1a 	addseq	r1, pc, sl, lsl sl	; <UNPREDICTABLE>
    96e0:	00000000 	andeq	r0, r0, r0
    96e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    96e8:	fa000002 	blx	96f8 <__Stack_Size+0x92f8>
    96ec:	02000002 	andeq	r0, r0, #2
    96f0:	fa9f3000 	blx	fe7d56f8 <SCS_BASE+0x1e7c76f8>
    96f4:	06000002 	streq	r0, [r0], -r2
    96f8:	09000003 	stmdbeq	r0, {r0, r1}
    96fc:	4f007100 	svcmi	0x00007100
    9700:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    9704:	03069f1a 	movweq	r9, #28442	; 0x6f1a
    9708:	03180000 	tsteq	r8, #0
    970c:	00010000 	andeq	r0, r1, r0
    9710:	00031852 	andeq	r1, r3, r2, asr r8
    9714:	00032000 	andeq	r2, r3, r0
    9718:	53000100 	movwpl	r0, #256	; 0x100
    971c:	00000330 	andeq	r0, r0, r0, lsr r3
    9720:	00000334 	andeq	r0, r0, r4, lsr r3
    9724:	00530001 	subseq	r0, r3, r1
    9728:	00000000 	andeq	r0, r0, r0
    972c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    9730:	fa000002 	blx	9740 <__Stack_Size+0x9340>
    9734:	02000002 	andeq	r0, r0, #2
    9738:	fa9f3000 	blx	fe7d5740 <SCS_BASE+0x1e7c7740>
    973c:	34000002 	strcc	r0, [r0], #-2
    9740:	01000003 	tsteq	r0, r3
    9744:	00005400 	andeq	r5, r0, r0, lsl #8
    9748:	00000000 	andeq	r0, r0, r0
    974c:	02f40000 	rscseq	r0, r4, #0
    9750:	03320000 	teqeq	r2, #0
    9754:	00020000 	andeq	r0, r2, r0
    9758:	03329f30 	teqeq	r2, #48, 30	; 0xc0
    975c:	03340000 	teqeq	r4, #0
    9760:	00010000 	andeq	r0, r1, r0
    9764:	00000050 	andeq	r0, r0, r0, asr r0
    9768:	00000000 	andeq	r0, r0, r0
    976c:	00033400 	andeq	r3, r3, r0, lsl #8
    9770:	00033600 	andeq	r3, r3, r0, lsl #12
    9774:	51000100 	mrspl	r0, (UNDEF: 16)
    9778:	00000336 	andeq	r0, r0, r6, lsr r3
    977c:	00000342 	andeq	r0, r0, r2, asr #6
    9780:	01f30004 	mvnseq	r0, r4
    9784:	00009f51 	andeq	r9, r0, r1, asr pc
    9788:	00000000 	andeq	r0, r0, r0
    978c:	03340000 	teqeq	r4, #0
    9790:	03360000 	teqeq	r6, #0
    9794:	00050000 	andeq	r0, r5, r0
    9798:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    979c:	0003369f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    97a0:	00034200 	andeq	r4, r3, r0, lsl #4
    97a4:	f3000600 	vmax.u8	d0, d0, d0
    97a8:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    97ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    97b0:	00000000 	andeq	r0, r0, r0
    97b4:	00000c00 	andeq	r0, r0, r0, lsl #24
    97b8:	00001600 	andeq	r1, r0, r0, lsl #12
    97bc:	73000300 	movwvc	r0, #768	; 0x300
    97c0:	00169f00 	andseq	r9, r6, r0, lsl #30
    97c4:	001e0000 	andseq	r0, lr, r0
    97c8:	00030000 	andeq	r0, r3, r0
    97cc:	1e9f0073 	mrcne	0, 4, r0, cr15, cr3, {3}
    97d0:	22000000 	andcs	r0, r0, #0
    97d4:	03000000 	movweq	r0, #0
    97d8:	9f007300 	svcls	0x00007300
	...
    97e4:	0000000c 	andeq	r0, r0, ip
    97e8:	00000012 	andeq	r0, r0, r2, lsl r0
    97ec:	00730003 	rsbseq	r0, r3, r3
    97f0:	0000129f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    97f4:	00001600 	andeq	r1, r0, r0, lsl #12
    97f8:	50000100 	andpl	r0, r0, r0, lsl #2
    97fc:	00000016 	andeq	r0, r0, r6, lsl r0
    9800:	0000001e 	andeq	r0, r0, lr, lsl r0
    9804:	00730003 	rsbseq	r0, r3, r3
    9808:	00001e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    980c:	00002000 	andeq	r2, r0, r0
    9810:	73000300 	movwvc	r0, #768	; 0x300
    9814:	00209f00 	eoreq	r9, r0, r0, lsl #30
    9818:	00220000 	eoreq	r0, r2, r0
    981c:	00010000 	andeq	r0, r1, r0
    9820:	00002250 	andeq	r2, r0, r0, asr r2
    9824:	00002e00 	andeq	r2, r0, r0, lsl #28
    9828:	53000100 	movwpl	r0, #256	; 0x100
    982c:	0000002e 	andeq	r0, r0, lr, lsr #32
    9830:	00000030 	andeq	r0, r0, r0, lsr r0
    9834:	7c730003 	ldclvc	0, cr0, [r3], #-12
    9838:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    983c:	00003300 	andeq	r3, r0, r0, lsl #6
    9840:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003910 	stmdaeq	r0, {r4, r8, fp, ip, sp}
   4:	08003912 	stmdaeq	r0, {r1, r4, r8, fp, ip, sp}
   8:	08003916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip, sp}
   c:	080039a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip, sp}
  10:	080039ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip, sp}
  14:	080039ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, fp, ip, sp}
  18:	080039b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, fp, ip, sp}
  1c:	080039d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, ip, sp}
	...
  28:	08003f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
  2c:	08003f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
  30:	08003f7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp}
  34:	0800400e 	stmdaeq	r0, {r1, r2, r3, lr}
  38:	08004014 	stmdaeq	r0, {r2, r4, lr}
  3c:	08004016 	stmdaeq	r0, {r1, r2, r4, lr}
  40:	0800401a 	stmdaeq	r0, {r1, r3, r4, lr}
  44:	08004038 	stmdaeq	r0, {r3, r4, r5, lr}
	...
  50:	0800495a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, lr}
  54:	08004962 	stmdaeq	r0, {r1, r5, r6, r8, fp, lr}
  58:	08004964 	stmdaeq	r0, {r2, r5, r6, r8, fp, lr}
  5c:	0800496e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, fp, lr}
	...
  68:	080052a0 	stmdaeq	r0, {r5, r7, r9, ip, lr}
  6c:	080052b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, lr}
  70:	080052b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, lr}
  74:	080052ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, ip, lr}
	...
  80:	0800582c 	stmdaeq	r0, {r2, r3, r5, fp, ip, lr}
  84:	0800582e 	stmdaeq	r0, {r1, r2, r3, r5, fp, ip, lr}
  88:	08005830 	stmdaeq	r0, {r4, r5, fp, ip, lr}
  8c:	0800583c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, lr}
	...
  98:	0800591e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, ip, lr}
  9c:	0800632a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sp, lr}
  a0:	0800633a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp, lr}
  a4:	08006388 	stmdaeq	r0, {r3, r7, r8, r9, sp, lr}
	...
  b0:	08005a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip, lr}
  b4:	08005df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr}
  b8:	08005dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, lr}
  bc:	08005e02 	stmdaeq	r0, {r1, r9, sl, fp, ip, lr}
  c0:	0800633a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp, lr}
  c4:	08006350 	stmdaeq	r0, {r4, r6, r8, r9, sp, lr}
	...
  d0:	08003138 	stmdaeq	r0, {r3, r4, r5, r8, ip, sp}
  d4:	08006624 	stmdaeq	r0, {r2, r5, r9, sl, sp, lr}
  d8:	0800aff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
  dc:	0800b06e 	stmdaeq	r0, {r1, r2, r3, r5, r6, ip, sp, pc}
	...
  e8:	00000054 	andeq	r0, r0, r4, asr r0
  ec:	00000058 	andeq	r0, r0, r8, asr r0
  f0:	0000005a 	andeq	r0, r0, sl, asr r0
  f4:	00000062 	andeq	r0, r0, r2, rrx
	...
 100:	000001da 	ldrdeq	r0, [r0], -sl
 104:	000001dc 	ldrdeq	r0, [r0], -ip
 108:	000001e0 	andeq	r0, r0, r0, ror #3
 10c:	000001e4 	andeq	r0, r0, r4, ror #3
 110:	000001e6 	andeq	r0, r0, r6, ror #3
 114:	000001ea 	andeq	r0, r0, sl, ror #3
 118:	000001ee 	andeq	r0, r0, lr, ror #3
 11c:	000001f4 	strdeq	r0, [r0], -r4
	...
 128:	000009cc 	andeq	r0, r0, ip, asr #19
 12c:	000009ce 	andeq	r0, r0, lr, asr #19
 130:	000009d2 	ldrdeq	r0, [r0], -r2
 134:	000009d6 	ldrdeq	r0, [r0], -r6
	...
 140:	00000c34 	andeq	r0, r0, r4, lsr ip
 144:	00000c36 	andeq	r0, r0, r6, lsr ip
 148:	00000c3a 	andeq	r0, r0, sl, lsr ip
 14c:	00000c3e 	andeq	r0, r0, lr, lsr ip
	...
 158:	000011dc 	ldrdeq	r1, [r0], -ip
 15c:	000011de 	ldrdeq	r1, [r0], -lr
 160:	000011e2 	andeq	r1, r0, r2, ror #3
 164:	000011e6 	andeq	r1, r0, r6, ror #3
	...
 170:	000013ce 	andeq	r1, r0, lr, asr #7
 174:	000013d0 	ldrdeq	r1, [r0], -r0
 178:	000013d6 	ldrdeq	r1, [r0], -r6
 17c:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 188:	00001932 	andeq	r1, r0, r2, lsr r9
 18c:	00001934 	andeq	r1, r0, r4, lsr r9
 190:	00001946 	andeq	r1, r0, r6, asr #18
 194:	0000194c 	andeq	r1, r0, ip, asr #18
	...
 1a0:	0000095e 	andeq	r0, r0, lr, asr r9
 1a4:	00000960 	andeq	r0, r0, r0, ror #18
 1a8:	00000962 	andeq	r0, r0, r2, ror #18
 1ac:	00000992 	muleq	r0, r2, r9
	...
