{"Source Block": ["oh/src/mio/hdl/mio.v@73:83@HdlIdDef", "   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n"], "Clone Blocks": [["oh/src/mio/hdl/mio.v@78:88", "   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@79:89", "   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n"], ["oh/src/mio/hdl/mio.v@72:82", "   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@70:80", "   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@80:90", "   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@69:79", "   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@75:85", "   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n"], ["oh/src/mio/hdl/mio.v@76:86", "   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@74:84", "   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n"], ["oh/src/mio/hdl/mio.v@77:87", "   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n"], ["oh/src/mio/hdl/mio.v@68:78", "   wire [15:0]\t\tclkphase0;\t\t// From mio_regs of mio_regs.v\n   wire [15:0]\t\tclkphase1;\t\t// From mio_regs of mio_regs.v\n   wire [4:0]\t\tctrlmode;\t\t// From mio_regs of mio_regs.v\n   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@71:81", "   wire [7:0]\t\tdatasize;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tddr_mode;\t\t// From mio_regs of mio_regs.v\n   wire [AW-1:0]\tdstaddr;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\temode;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tframepol;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\tio_clk;\t\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tlsbfirst;\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n"]], "Diff Content": {"Delete": [[78, "   wire\t\t\trx_access_io2c;\t\t// From mio_dp of mio_dp.v\n"]], "Add": []}}