// Seed: 1870350593
module module_0 ();
  reg id_2, id_3;
  assign id_1 = id_2;
  assign id_2 = 1;
  reg id_4;
  always
    case (1)
      id_2: begin
        id_4 <= 1;
      end
      1 && id_4: id_3 <= #1 1;
      1: id_3 <= 1;
      id_3: id_4 <= 1 + 1;
      1:
      `define pp_5 0
      1 | id_1: begin
        deassign id_2;
        return 1 != "";
      end
    endcase
  id_6 :
  assert property (@(posedge id_6) 1 & id_1) id_4 <= id_1 + id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19#(1, 1, 1),
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_21;
  module_0();
  assign id_12 = 1;
  assign id_10 = 1;
  wire id_22;
  wire id_23 = id_21[1];
endmodule
