<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MPAMCFG_PRI</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCFG_PRI, MPAM Priority Partition Configuration Register</h1><p>The MPAMCFG_PRI characteristics are:</p><h2>Purpose</h2><p><ins>Controls</ins><del>MPAMCFG_PRI is a 32-bit read-write register that controls</del> the internal and downstream priority of requests attributed to the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. MPAMCFG_PRI_s controls the priorities for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. MPAMCFG_PRI_ns controls the priorities for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p><h2>Configuration</h2><p>
          The power domain of MPAMCFG_PRI is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
        </p><p>This register is present only
    when MPAMF_IDR.HAS_PRI_PART == 1.
      
    Otherwise, direct accesses to MPAMCFG_PRI are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2><p>MPAMCFG_PRI is a 32-bit register.</p><h2>Field descriptions</h2><p>The MPAMCFG_PRI bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#DSPRI_31">DSPRI</a></td><td class="lr" colspan="16"><a href="#INTPRI_15">INTPRI</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="DSPRI_31">DSPRI, bits [31:16]
                  </h4><p>Downstream priority.</p><p>If <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.HAS_DSPRI == 0, bits of this field are <span class="arm-defined-word">RES0</span> <del>, </del>as this field is not used.</p><p>If <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.HAS_DSPRI == 1, this field is a priority value applied to downstream communications from this MSC for transactions of the partition selected by MPAMCFG_PART_SEL.</p><p>The implemented width of this field is <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.DSPRI_WD bits.<ins> If the implemented width is less than the width of this field, the least significant bits are used.</ins></p><p>The encoding of priority is 0-as-lowest or 0-as-highest priority according to the value of <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.DSPRI_0_IS_LOW.</p><h4 id="INTPRI_15">INTPRI, bits [15:0]
                  </h4><p>Internal priority.</p><p>If <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.HAS_INTPRI == 0, bits of this field are <span class="arm-defined-word">RES0</span> as this field is not used.</p><p>If <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.HAS_INTPRI == 1, this field is a priority value applied internally inside this MSC for transactions of the partition selected by Mext-PAMCFG_PART_SEL.</p><p>The implemented width of this field is <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.INTPRI_WD bits.<ins> If the implemented width is less than the width of this field, the least significant bits are used.</ins></p><p>The encoding of priority is 0-as-lowest or 0-as-highest priority according to the value of <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>.INTPRI_0_IS_LOW.</p><div class="text_after_fields"></div><h2>Accessing the MPAMCFG_PRI</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p><p>MPAMCFG_PRI_s must be accessible from the Secure MPAM feature page. MPAMCFG_PRI_ns must be accessible from the Non-secure MPAM feature page.</p><p>MPAMCFG_PRI_s and MPAMCFG_PRI_ns must be separate registers. The Secure instance (MPAMCFG_PRI_s) accesses the priority partitioning used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_PRI_ns) accesses the priority partitioning used for Non-secure PARTIDs.</p><h4>MPAMCFG_PRI can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0400</span></td><td>MPAMCFG_PRI_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0400</span></td><td>MPAMCFG_PRI_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>