
WheelMotorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080041e0  080041e0  000141e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080041e8  080041e8  000141e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080041ec  080041ec  000141ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000008  20000000  080041f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  8 .bss          00003ee0  20000008  20000008  00020008  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003ee8  20003ee8  00020008  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
<<<<<<< HEAD
 11 .debug_info   0000f8b0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002215  00000000  00000000  0002f8e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003215  00000000  00000000  00031af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000628  00000000  00000000  00034d10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007d0  00000000  00000000  00035338  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000039ae  00000000  00000000  00035b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002ae9  00000000  00000000  000394b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0003bf9f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000010b0  00000000  00000000  0003c01c  2**2
=======
 11 .debug_info   00025550  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004ac5  00000000  00000000  00045588  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000a88b  00000000  00000000  0004a04d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f80  00000000  00000000  000548d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c8  00000000  00000000  00055858  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000920f  00000000  00000000  00056c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005fc9  00000000  00000000  0005fe2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00065df8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002da0  00000000  00000000  00065e74  2**2
>>>>>>> DevFreeRTOS
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080040ec 	.word	0x080040ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	080040ec 	.word	0x080040ec

080001d0 <__aeabi_ldivmod>:
 80001d0:	b97b      	cbnz	r3, 80001f2 <__aeabi_ldivmod+0x22>
 80001d2:	b972      	cbnz	r2, 80001f2 <__aeabi_ldivmod+0x22>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bfbe      	ittt	lt
 80001d8:	2000      	movlt	r0, #0
 80001da:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001de:	e006      	blt.n	80001ee <__aeabi_ldivmod+0x1e>
 80001e0:	bf08      	it	eq
 80001e2:	2800      	cmpeq	r0, #0
 80001e4:	bf1c      	itt	ne
 80001e6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001ea:	f04f 30ff 	movne.w	r0, #4294967295
 80001ee:	f000 b9c5 	b.w	800057c <__aeabi_idiv0>
 80001f2:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fa:	2900      	cmp	r1, #0
 80001fc:	db09      	blt.n	8000212 <__aeabi_ldivmod+0x42>
 80001fe:	2b00      	cmp	r3, #0
 8000200:	db1a      	blt.n	8000238 <__aeabi_ldivmod+0x68>
 8000202:	f000 f84d 	bl	80002a0 <__udivmoddi4>
 8000206:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020e:	b004      	add	sp, #16
 8000210:	4770      	bx	lr
 8000212:	4240      	negs	r0, r0
 8000214:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000218:	2b00      	cmp	r3, #0
 800021a:	db1b      	blt.n	8000254 <__aeabi_ldivmod+0x84>
 800021c:	f000 f840 	bl	80002a0 <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4240      	negs	r0, r0
 800022c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000230:	4252      	negs	r2, r2
 8000232:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000236:	4770      	bx	lr
 8000238:	4252      	negs	r2, r2
 800023a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800023e:	f000 f82f 	bl	80002a0 <__udivmoddi4>
 8000242:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000246:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024a:	b004      	add	sp, #16
 800024c:	4240      	negs	r0, r0
 800024e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000252:	4770      	bx	lr
 8000254:	4252      	negs	r2, r2
 8000256:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800025a:	f000 f821 	bl	80002a0 <__udivmoddi4>
 800025e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000262:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000266:	b004      	add	sp, #16
 8000268:	4252      	negs	r2, r2
 800026a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026e:	4770      	bx	lr

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x30>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800058a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000592:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f817 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f003 fc9a 	bl	8003edc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f003 fc68 	bl	8003e7c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80005ac:	2000      	movs	r0, #0
 80005ae:	bd08      	pop	{r3, pc}
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005b4:	4a02      	ldr	r2, [pc, #8]	; (80005c0 <HAL_IncTick+0xc>)
 80005b6:	6813      	ldr	r3, [r2, #0]
 80005b8:	3301      	adds	r3, #1
 80005ba:	6013      	str	r3, [r2, #0]
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20003dac 	.word	0x20003dac

080005c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c4:	4b01      	ldr	r3, [pc, #4]	; (80005cc <HAL_GetTick+0x8>)
 80005c6:	6818      	ldr	r0, [r3, #0]
}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20003dac 	.word	0x20003dac

080005d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005d8:	041b      	lsls	r3, r3, #16
 80005da:	0c1b      	lsrs	r3, r3, #16
 80005dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005e0:	0200      	lsls	r0, r0, #8
 80005e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005ea:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005ec:	60d3      	str	r3, [r2, #12]
 80005ee:	4770      	bx	lr
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005f6:	b530      	push	{r4, r5, lr}
 80005f8:	68dc      	ldr	r4, [r3, #12]
 80005fa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005fe:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000602:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000604:	2b04      	cmp	r3, #4
 8000606:	bf28      	it	cs
 8000608:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800060c:	f04f 0501 	mov.w	r5, #1
 8000610:	fa05 f303 	lsl.w	r3, r5, r3
 8000614:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000618:	bf8c      	ite	hi
 800061a:	3c03      	subhi	r4, #3
 800061c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800061e:	4019      	ands	r1, r3
 8000620:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000622:	fa05 f404 	lsl.w	r4, r5, r4
 8000626:	3c01      	subs	r4, #1
 8000628:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800062a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	ea42 0201 	orr.w	r2, r2, r1
 8000630:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	bfaf      	iteee	ge
 8000636:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	f000 000f 	andlt.w	r0, r0, #15
 800063e:	4b06      	ldrlt	r3, [pc, #24]	; (8000658 <HAL_NVIC_SetPriority+0x64>)
 8000640:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000642:	bfa5      	ittet	ge
 8000644:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000648:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	e000ed00 	.word	0xe000ed00
 8000658:	e000ed14 	.word	0xe000ed14

0800065c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800065c:	0942      	lsrs	r2, r0, #5
 800065e:	2301      	movs	r3, #1
 8000660:	f000 001f 	and.w	r0, r0, #31
 8000664:	fa03 f000 	lsl.w	r0, r3, r0
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <HAL_NVIC_EnableIRQ+0x14>)
 800066a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800066e:	4770      	bx	lr
 8000670:	e000e100 	.word	0xe000e100

08000674 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000674:	3801      	subs	r0, #1
 8000676:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800067a:	d20a      	bcs.n	8000692 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000680:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	21f0      	movs	r1, #240	; 0xf0
 8000684:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000688:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800068c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000692:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	e000e010 	.word	0xe000e010
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006a2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006a4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006a6:	bf0c      	ite	eq
 80006a8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006ac:	f022 0204 	bicne.w	r2, r2, #4
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	4770      	bx	lr
 80006b4:	e000e010 	.word	0xe000e010

080006b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006bc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006be:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000870 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006c4:	4a68      	ldr	r2, [pc, #416]	; (8000868 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006c6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000874 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006ca:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006cc:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006ce:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d2:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80006d4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006dc:	45b6      	cmp	lr, r6
 80006de:	f040 80ae 	bne.w	800083e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006e2:	684c      	ldr	r4, [r1, #4]
 80006e4:	f024 0710 	bic.w	r7, r4, #16
 80006e8:	2f02      	cmp	r7, #2
 80006ea:	d116      	bne.n	800071a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80006ec:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006f0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006f4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006f8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006fc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000700:	f04f 0c0f 	mov.w	ip, #15
 8000704:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000708:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800070c:	690d      	ldr	r5, [r1, #16]
 800070e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000712:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000716:	f8ca 5020 	str.w	r5, [sl, #32]
 800071a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800071e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000720:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000724:	fa05 f50a 	lsl.w	r5, r5, sl
 8000728:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800072a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800072e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000732:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000736:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000738:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800073c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800073e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000742:	d811      	bhi.n	8000768 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000744:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000746:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800074a:	68cf      	ldr	r7, [r1, #12]
 800074c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000750:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000754:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000756:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000758:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800075c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000760:	409f      	lsls	r7, r3
 8000762:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000766:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000768:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800076a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800076c:	688f      	ldr	r7, [r1, #8]
 800076e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000772:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000774:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000776:	00e5      	lsls	r5, r4, #3
 8000778:	d561      	bpl.n	800083e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800077a:	f04f 0b00 	mov.w	fp, #0
 800077e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000782:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000786:	4d39      	ldr	r5, [pc, #228]	; (800086c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000788:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800078c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000790:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000794:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000798:	9703      	str	r7, [sp, #12]
 800079a:	9f03      	ldr	r7, [sp, #12]
 800079c:	f023 0703 	bic.w	r7, r3, #3
 80007a0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80007a4:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007a8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80007ac:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007b0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80007b4:	f04f 0e0f 	mov.w	lr, #15
 80007b8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007bc:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007be:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007c2:	d043      	beq.n	800084c <HAL_GPIO_Init+0x194>
 80007c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c8:	42a8      	cmp	r0, r5
 80007ca:	d041      	beq.n	8000850 <HAL_GPIO_Init+0x198>
 80007cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d0:	42a8      	cmp	r0, r5
 80007d2:	d03f      	beq.n	8000854 <HAL_GPIO_Init+0x19c>
 80007d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d8:	42a8      	cmp	r0, r5
 80007da:	d03d      	beq.n	8000858 <HAL_GPIO_Init+0x1a0>
 80007dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007e0:	42a8      	cmp	r0, r5
 80007e2:	d03b      	beq.n	800085c <HAL_GPIO_Init+0x1a4>
 80007e4:	4548      	cmp	r0, r9
 80007e6:	d03b      	beq.n	8000860 <HAL_GPIO_Init+0x1a8>
 80007e8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80007ec:	42a8      	cmp	r0, r5
 80007ee:	d039      	beq.n	8000864 <HAL_GPIO_Init+0x1ac>
 80007f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f4:	42a8      	cmp	r0, r5
 80007f6:	bf14      	ite	ne
 80007f8:	2508      	movne	r5, #8
 80007fa:	2507      	moveq	r5, #7
 80007fc:	fa05 f50c 	lsl.w	r5, r5, ip
 8000800:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000804:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000806:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000808:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800080a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800080e:	bf0c      	ite	eq
 8000810:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000812:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000814:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000816:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000818:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800081c:	bf0c      	ite	eq
 800081e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000820:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000822:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000824:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000826:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800082a:	bf0c      	ite	eq
 800082c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800082e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000830:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000832:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000834:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000836:	bf54      	ite	pl
 8000838:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800083a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800083c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800083e:	3301      	adds	r3, #1
 8000840:	2b10      	cmp	r3, #16
 8000842:	f47f af44 	bne.w	80006ce <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000846:	b005      	add	sp, #20
 8000848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800084c:	465d      	mov	r5, fp
 800084e:	e7d5      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000850:	2501      	movs	r5, #1
 8000852:	e7d3      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000854:	2502      	movs	r5, #2
 8000856:	e7d1      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000858:	2503      	movs	r5, #3
 800085a:	e7cf      	b.n	80007fc <HAL_GPIO_Init+0x144>
 800085c:	2504      	movs	r5, #4
 800085e:	e7cd      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000860:	2505      	movs	r5, #5
 8000862:	e7cb      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000864:	2506      	movs	r5, #6
 8000866:	e7c9      	b.n	80007fc <HAL_GPIO_Init+0x144>
 8000868:	40013c00 	.word	0x40013c00
 800086c:	40020000 	.word	0x40020000
 8000870:	40023800 	.word	0x40023800
 8000874:	40021400 	.word	0x40021400

08000878 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000878:	6903      	ldr	r3, [r0, #16]
 800087a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800087c:	bf14      	ite	ne
 800087e:	2001      	movne	r0, #1
 8000880:	2000      	moveq	r0, #0
 8000882:	4770      	bx	lr

08000884 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000884:	b10a      	cbz	r2, 800088a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000886:	6181      	str	r1, [r0, #24]
 8000888:	4770      	bx	lr
 800088a:	0409      	lsls	r1, r1, #16
 800088c:	e7fb      	b.n	8000886 <HAL_GPIO_WritePin+0x2>

0800088e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800088e:	6943      	ldr	r3, [r0, #20]
 8000890:	4059      	eors	r1, r3
 8000892:	6141      	str	r1, [r0, #20]
 8000894:	4770      	bx	lr

08000896 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000896:	4770      	bx	lr

08000898 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000898:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800089a:	4b04      	ldr	r3, [pc, #16]	; (80008ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800089c:	6959      	ldr	r1, [r3, #20]
 800089e:	4201      	tst	r1, r0
 80008a0:	d002      	beq.n	80008a8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008a2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008a4:	f7ff fff7 	bl	8000896 <HAL_GPIO_EXTI_Callback>
 80008a8:	bd08      	pop	{r3, pc}
 80008aa:	bf00      	nop
 80008ac:	40013c00 	.word	0x40013c00

080008b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008b2:	4604      	mov	r4, r0
 80008b4:	b910      	cbnz	r0, 80008bc <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 80008b6:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008b8:	b003      	add	sp, #12
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008bc:	6803      	ldr	r3, [r0, #0]
 80008be:	07d8      	lsls	r0, r3, #31
 80008c0:	d43b      	bmi.n	800093a <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008c2:	6823      	ldr	r3, [r4, #0]
 80008c4:	0799      	lsls	r1, r3, #30
 80008c6:	f100 8084 	bmi.w	80009d2 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008ca:	6823      	ldr	r3, [r4, #0]
 80008cc:	071e      	lsls	r6, r3, #28
 80008ce:	f100 80c6 	bmi.w	8000a5e <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008d2:	6823      	ldr	r3, [r4, #0]
 80008d4:	075d      	lsls	r5, r3, #29
 80008d6:	d52a      	bpl.n	800092e <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	4baa      	ldr	r3, [pc, #680]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80008de:	4dab      	ldr	r5, [pc, #684]	; (8000b8c <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80008e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008e6:	641a      	str	r2, [r3, #64]	; 0x40
 80008e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ee:	9301      	str	r3, [sp, #4]
 80008f0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80008f2:	682b      	ldr	r3, [r5, #0]
 80008f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008f8:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80008fa:	f7ff fe63 	bl	80005c4 <HAL_GetTick>
 80008fe:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000900:	682b      	ldr	r3, [r5, #0]
 8000902:	05da      	lsls	r2, r3, #23
 8000904:	f140 80cd 	bpl.w	8000aa2 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000908:	68a3      	ldr	r3, [r4, #8]
 800090a:	4d9f      	ldr	r5, [pc, #636]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 800090c:	2b01      	cmp	r3, #1
 800090e:	f040 80cf 	bne.w	8000ab0 <HAL_RCC_OscConfig+0x200>
 8000912:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800091a:	f7ff fe53 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800091e:	4d9a      	ldr	r5, [pc, #616]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000920:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000922:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000926:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000928:	079b      	lsls	r3, r3, #30
 800092a:	f140 80e2 	bpl.w	8000af2 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800092e:	69a2      	ldr	r2, [r4, #24]
 8000930:	2a00      	cmp	r2, #0
 8000932:	f040 80e5 	bne.w	8000b00 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 8000936:	2000      	movs	r0, #0
 8000938:	e7be      	b.n	80008b8 <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800093a:	4b93      	ldr	r3, [pc, #588]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 800093c:	689a      	ldr	r2, [r3, #8]
 800093e:	f002 020c 	and.w	r2, r2, #12
 8000942:	2a04      	cmp	r2, #4
 8000944:	d007      	beq.n	8000956 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000946:	689a      	ldr	r2, [r3, #8]
 8000948:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800094c:	2a08      	cmp	r2, #8
 800094e:	d10a      	bne.n	8000966 <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	025a      	lsls	r2, r3, #9
 8000954:	d507      	bpl.n	8000966 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000956:	4b8c      	ldr	r3, [pc, #560]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	039b      	lsls	r3, r3, #14
 800095c:	d5b1      	bpl.n	80008c2 <HAL_RCC_OscConfig+0x12>
 800095e:	6863      	ldr	r3, [r4, #4]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d1ae      	bne.n	80008c2 <HAL_RCC_OscConfig+0x12>
 8000964:	e7a7      	b.n	80008b6 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000966:	6863      	ldr	r3, [r4, #4]
 8000968:	4d87      	ldr	r5, [pc, #540]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 800096a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800096e:	d111      	bne.n	8000994 <HAL_RCC_OscConfig+0xe4>
 8000970:	682b      	ldr	r3, [r5, #0]
 8000972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000976:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000978:	f7ff fe24 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800097c:	4d82      	ldr	r5, [pc, #520]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800097e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000980:	682b      	ldr	r3, [r5, #0]
 8000982:	039f      	lsls	r7, r3, #14
 8000984:	d49d      	bmi.n	80008c2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000986:	f7ff fe1d 	bl	80005c4 <HAL_GetTick>
 800098a:	1b80      	subs	r0, r0, r6
 800098c:	2864      	cmp	r0, #100	; 0x64
 800098e:	d9f7      	bls.n	8000980 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8000990:	2003      	movs	r0, #3
 8000992:	e791      	b.n	80008b8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000994:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000998:	d104      	bne.n	80009a4 <HAL_RCC_OscConfig+0xf4>
 800099a:	682b      	ldr	r3, [r5, #0]
 800099c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009a0:	602b      	str	r3, [r5, #0]
 80009a2:	e7e5      	b.n	8000970 <HAL_RCC_OscConfig+0xc0>
 80009a4:	682a      	ldr	r2, [r5, #0]
 80009a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80009aa:	602a      	str	r2, [r5, #0]
 80009ac:	682a      	ldr	r2, [r5, #0]
 80009ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009b2:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1df      	bne.n	8000978 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80009b8:	f7ff fe04 	bl	80005c4 <HAL_GetTick>
 80009bc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009be:	682b      	ldr	r3, [r5, #0]
 80009c0:	0398      	lsls	r0, r3, #14
 80009c2:	f57f af7e 	bpl.w	80008c2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c6:	f7ff fdfd 	bl	80005c4 <HAL_GetTick>
 80009ca:	1b80      	subs	r0, r0, r6
 80009cc:	2864      	cmp	r0, #100	; 0x64
 80009ce:	d9f6      	bls.n	80009be <HAL_RCC_OscConfig+0x10e>
 80009d0:	e7de      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009d2:	4b6d      	ldr	r3, [pc, #436]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	f012 0f0c 	tst.w	r2, #12
 80009da:	d007      	beq.n	80009ec <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009e2:	2a08      	cmp	r2, #8
 80009e4:	d112      	bne.n	8000a0c <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	0259      	lsls	r1, r3, #9
 80009ea:	d40f      	bmi.n	8000a0c <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009ec:	4b66      	ldr	r3, [pc, #408]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	0792      	lsls	r2, r2, #30
 80009f2:	d503      	bpl.n	80009fc <HAL_RCC_OscConfig+0x14c>
 80009f4:	68e2      	ldr	r2, [r4, #12]
 80009f6:	2a01      	cmp	r2, #1
 80009f8:	f47f af5d 	bne.w	80008b6 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	6921      	ldr	r1, [r4, #16]
 8000a00:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000a04:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000a08:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a0a:	e75e      	b.n	80008ca <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000a0c:	68e2      	ldr	r2, [r4, #12]
 8000a0e:	4b60      	ldr	r3, [pc, #384]	; (8000b90 <HAL_RCC_OscConfig+0x2e0>)
 8000a10:	b1b2      	cbz	r2, 8000a40 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000a12:	2201      	movs	r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a16:	f7ff fdd5 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1a:	4d5b      	ldr	r5, [pc, #364]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000a1c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1e:	682b      	ldr	r3, [r5, #0]
 8000a20:	079b      	lsls	r3, r3, #30
 8000a22:	d507      	bpl.n	8000a34 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a24:	682b      	ldr	r3, [r5, #0]
 8000a26:	6922      	ldr	r2, [r4, #16]
 8000a28:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a2c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a30:	602b      	str	r3, [r5, #0]
 8000a32:	e74a      	b.n	80008ca <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a34:	f7ff fdc6 	bl	80005c4 <HAL_GetTick>
 8000a38:	1b80      	subs	r0, r0, r6
 8000a3a:	2802      	cmp	r0, #2
 8000a3c:	d9ef      	bls.n	8000a1e <HAL_RCC_OscConfig+0x16e>
 8000a3e:	e7a7      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8000a40:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a42:	f7ff fdbf 	bl	80005c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a46:	4d50      	ldr	r5, [pc, #320]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000a48:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a4a:	682b      	ldr	r3, [r5, #0]
 8000a4c:	079f      	lsls	r7, r3, #30
 8000a4e:	f57f af3c 	bpl.w	80008ca <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a52:	f7ff fdb7 	bl	80005c4 <HAL_GetTick>
 8000a56:	1b80      	subs	r0, r0, r6
 8000a58:	2802      	cmp	r0, #2
 8000a5a:	d9f6      	bls.n	8000a4a <HAL_RCC_OscConfig+0x19a>
 8000a5c:	e798      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a5e:	6962      	ldr	r2, [r4, #20]
 8000a60:	4b4c      	ldr	r3, [pc, #304]	; (8000b94 <HAL_RCC_OscConfig+0x2e4>)
 8000a62:	b17a      	cbz	r2, 8000a84 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8000a64:	2201      	movs	r2, #1
 8000a66:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a68:	f7ff fdac 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6c:	4d46      	ldr	r5, [pc, #280]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000a6e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a70:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a72:	0798      	lsls	r0, r3, #30
 8000a74:	f53f af2d 	bmi.w	80008d2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a78:	f7ff fda4 	bl	80005c4 <HAL_GetTick>
 8000a7c:	1b80      	subs	r0, r0, r6
 8000a7e:	2802      	cmp	r0, #2
 8000a80:	d9f6      	bls.n	8000a70 <HAL_RCC_OscConfig+0x1c0>
 8000a82:	e785      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8000a84:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a86:	f7ff fd9d 	bl	80005c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a8a:	4d3f      	ldr	r5, [pc, #252]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000a8c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a8e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a90:	0799      	lsls	r1, r3, #30
 8000a92:	f57f af1e 	bpl.w	80008d2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a96:	f7ff fd95 	bl	80005c4 <HAL_GetTick>
 8000a9a:	1b80      	subs	r0, r0, r6
 8000a9c:	2802      	cmp	r0, #2
 8000a9e:	d9f6      	bls.n	8000a8e <HAL_RCC_OscConfig+0x1de>
 8000aa0:	e776      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000aa2:	f7ff fd8f 	bl	80005c4 <HAL_GetTick>
 8000aa6:	1b80      	subs	r0, r0, r6
 8000aa8:	2802      	cmp	r0, #2
 8000aaa:	f67f af29 	bls.w	8000900 <HAL_RCC_OscConfig+0x50>
 8000aae:	e76f      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab0:	2b05      	cmp	r3, #5
 8000ab2:	d104      	bne.n	8000abe <HAL_RCC_OscConfig+0x20e>
 8000ab4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ab6:	f043 0304 	orr.w	r3, r3, #4
 8000aba:	672b      	str	r3, [r5, #112]	; 0x70
 8000abc:	e729      	b.n	8000912 <HAL_RCC_OscConfig+0x62>
 8000abe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ac0:	f022 0201 	bic.w	r2, r2, #1
 8000ac4:	672a      	str	r2, [r5, #112]	; 0x70
 8000ac6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ac8:	f022 0204 	bic.w	r2, r2, #4
 8000acc:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f47f af23 	bne.w	800091a <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8000ad4:	f7ff fd76 	bl	80005c4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ad8:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000adc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ade:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ae0:	0798      	lsls	r0, r3, #30
 8000ae2:	f57f af24 	bpl.w	800092e <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ae6:	f7ff fd6d 	bl	80005c4 <HAL_GetTick>
 8000aea:	1b80      	subs	r0, r0, r6
 8000aec:	42b8      	cmp	r0, r7
 8000aee:	d9f6      	bls.n	8000ade <HAL_RCC_OscConfig+0x22e>
 8000af0:	e74e      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af2:	f7ff fd67 	bl	80005c4 <HAL_GetTick>
 8000af6:	1b80      	subs	r0, r0, r6
 8000af8:	42b8      	cmp	r0, r7
 8000afa:	f67f af14 	bls.w	8000926 <HAL_RCC_OscConfig+0x76>
 8000afe:	e747      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b00:	4d21      	ldr	r5, [pc, #132]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
 8000b02:	68ab      	ldr	r3, [r5, #8]
 8000b04:	f003 030c 	and.w	r3, r3, #12
 8000b08:	2b08      	cmp	r3, #8
 8000b0a:	f43f aed4 	beq.w	80008b6 <HAL_RCC_OscConfig+0x6>
 8000b0e:	4e22      	ldr	r6, [pc, #136]	; (8000b98 <HAL_RCC_OscConfig+0x2e8>)
 8000b10:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b12:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b14:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b16:	d12a      	bne.n	8000b6e <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8000b18:	f7ff fd54 	bl	80005c4 <HAL_GetTick>
 8000b1c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b1e:	682b      	ldr	r3, [r5, #0]
 8000b20:	0199      	lsls	r1, r3, #6
 8000b22:	d41e      	bmi.n	8000b62 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b24:	6a22      	ldr	r2, [r4, #32]
 8000b26:	69e3      	ldr	r3, [r4, #28]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b2c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b30:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b36:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b38:	4c13      	ldr	r4, [pc, #76]	; (8000b88 <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b3a:	0852      	lsrs	r2, r2, #1
 8000b3c:	3a01      	subs	r2, #1
 8000b3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b42:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b44:	2301      	movs	r3, #1
 8000b46:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b48:	f7ff fd3c 	bl	80005c4 <HAL_GetTick>
 8000b4c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b4e:	6823      	ldr	r3, [r4, #0]
 8000b50:	019a      	lsls	r2, r3, #6
 8000b52:	f53f aef0 	bmi.w	8000936 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b56:	f7ff fd35 	bl	80005c4 <HAL_GetTick>
 8000b5a:	1b40      	subs	r0, r0, r5
 8000b5c:	2802      	cmp	r0, #2
 8000b5e:	d9f6      	bls.n	8000b4e <HAL_RCC_OscConfig+0x29e>
 8000b60:	e716      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b62:	f7ff fd2f 	bl	80005c4 <HAL_GetTick>
 8000b66:	1bc0      	subs	r0, r0, r7
 8000b68:	2802      	cmp	r0, #2
 8000b6a:	d9d8      	bls.n	8000b1e <HAL_RCC_OscConfig+0x26e>
 8000b6c:	e710      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8000b6e:	f7ff fd29 	bl	80005c4 <HAL_GetTick>
 8000b72:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b74:	682b      	ldr	r3, [r5, #0]
 8000b76:	019b      	lsls	r3, r3, #6
 8000b78:	f57f aedd 	bpl.w	8000936 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b7c:	f7ff fd22 	bl	80005c4 <HAL_GetTick>
 8000b80:	1b00      	subs	r0, r0, r4
 8000b82:	2802      	cmp	r0, #2
 8000b84:	d9f6      	bls.n	8000b74 <HAL_RCC_OscConfig+0x2c4>
 8000b86:	e703      	b.n	8000990 <HAL_RCC_OscConfig+0xe0>
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40007000 	.word	0x40007000
 8000b90:	42470000 	.word	0x42470000
 8000b94:	42470e80 	.word	0x42470e80
 8000b98:	42470060 	.word	0x42470060

08000b9c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b9c:	4913      	ldr	r1, [pc, #76]	; (8000bec <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000b9e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ba0:	688b      	ldr	r3, [r1, #8]
 8000ba2:	f003 030c 	and.w	r3, r3, #12
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	d003      	beq.n	8000bb2 <HAL_RCC_GetSysClockFreq+0x16>
 8000baa:	2b08      	cmp	r3, #8
 8000bac:	d003      	beq.n	8000bb6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bae:	4810      	ldr	r0, [pc, #64]	; (8000bf0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bb0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000bb2:	4810      	ldr	r0, [pc, #64]	; (8000bf4 <HAL_RCC_GetSysClockFreq+0x58>)
 8000bb4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bb6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bb8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bba:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bbc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bc0:	bf14      	ite	ne
 8000bc2:	480c      	ldrne	r0, [pc, #48]	; (8000bf4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bc4:	480a      	ldreq	r0, [pc, #40]	; (8000bf0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bc6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000bca:	bf18      	it	ne
 8000bcc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bce:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd2:	fba1 0100 	umull	r0, r1, r1, r0
 8000bd6:	f7ff fb4b 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000bda:	4b04      	ldr	r3, [pc, #16]	; (8000bec <HAL_RCC_GetSysClockFreq+0x50>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000be2:	3301      	adds	r3, #1
 8000be4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000be6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bea:	bd08      	pop	{r3, pc}
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	00f42400 	.word	0x00f42400
 8000bf4:	017d7840 	.word	0x017d7840

08000bf8 <HAL_RCC_ClockConfig>:
{
 8000bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bfc:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000bfe:	4604      	mov	r4, r0
 8000c00:	b910      	cbnz	r0, 8000c08 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c02:	2001      	movs	r0, #1
 8000c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c08:	4b44      	ldr	r3, [pc, #272]	; (8000d1c <HAL_RCC_ClockConfig+0x124>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	f002 020f 	and.w	r2, r2, #15
 8000c10:	428a      	cmp	r2, r1
 8000c12:	d328      	bcc.n	8000c66 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c14:	6821      	ldr	r1, [r4, #0]
 8000c16:	078f      	lsls	r7, r1, #30
 8000c18:	d42d      	bmi.n	8000c76 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c1a:	07c8      	lsls	r0, r1, #31
 8000c1c:	d440      	bmi.n	8000ca0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c1e:	4b3f      	ldr	r3, [pc, #252]	; (8000d1c <HAL_RCC_ClockConfig+0x124>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	f002 020f 	and.w	r2, r2, #15
 8000c26:	4295      	cmp	r5, r2
 8000c28:	d366      	bcc.n	8000cf8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c2a:	6822      	ldr	r2, [r4, #0]
 8000c2c:	0751      	lsls	r1, r2, #29
 8000c2e:	d46c      	bmi.n	8000d0a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c30:	0713      	lsls	r3, r2, #28
 8000c32:	d507      	bpl.n	8000c44 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c34:	4a3a      	ldr	r2, [pc, #232]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
 8000c36:	6921      	ldr	r1, [r4, #16]
 8000c38:	6893      	ldr	r3, [r2, #8]
 8000c3a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c3e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c42:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c44:	f7ff ffaa 	bl	8000b9c <HAL_RCC_GetSysClockFreq>
 8000c48:	4b35      	ldr	r3, [pc, #212]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
 8000c4a:	4a36      	ldr	r2, [pc, #216]	; (8000d24 <HAL_RCC_ClockConfig+0x12c>)
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c52:	5cd3      	ldrb	r3, [r2, r3]
 8000c54:	40d8      	lsrs	r0, r3
 8000c56:	4b34      	ldr	r3, [pc, #208]	; (8000d28 <HAL_RCC_ClockConfig+0x130>)
 8000c58:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f003 f93e 	bl	8003edc <HAL_InitTick>
  return HAL_OK;
 8000c60:	2000      	movs	r0, #0
 8000c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c66:	b2ca      	uxtb	r2, r1
 8000c68:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 030f 	and.w	r3, r3, #15
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d1c6      	bne.n	8000c02 <HAL_RCC_ClockConfig+0xa>
 8000c74:	e7ce      	b.n	8000c14 <HAL_RCC_ClockConfig+0x1c>
 8000c76:	4b2a      	ldr	r3, [pc, #168]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c78:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	689a      	ldrne	r2, [r3, #8]
 8000c80:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c84:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c86:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c88:	bf42      	ittt	mi
 8000c8a:	689a      	ldrmi	r2, [r3, #8]
 8000c8c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000c90:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	68a0      	ldr	r0, [r4, #8]
 8000c96:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000c9a:	4302      	orrs	r2, r0
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	e7bc      	b.n	8000c1a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca0:	6862      	ldr	r2, [r4, #4]
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
 8000ca4:	2a01      	cmp	r2, #1
 8000ca6:	d11d      	bne.n	8000ce4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cae:	d0a8      	beq.n	8000c02 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cb0:	4e1b      	ldr	r6, [pc, #108]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
 8000cb2:	68b3      	ldr	r3, [r6, #8]
 8000cb4:	f023 0303 	bic.w	r3, r3, #3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000cbc:	f7ff fc82 	bl	80005c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cc0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000cc4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cc6:	68b3      	ldr	r3, [r6, #8]
 8000cc8:	6862      	ldr	r2, [r4, #4]
 8000cca:	f003 030c 	and.w	r3, r3, #12
 8000cce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000cd2:	d0a4      	beq.n	8000c1e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cd4:	f7ff fc76 	bl	80005c4 <HAL_GetTick>
 8000cd8:	1bc0      	subs	r0, r0, r7
 8000cda:	4540      	cmp	r0, r8
 8000cdc:	d9f3      	bls.n	8000cc6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000cde:	2003      	movs	r0, #3
}
 8000ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000ce4:	1e91      	subs	r1, r2, #2
 8000ce6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ce8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cea:	d802      	bhi.n	8000cf2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000cf0:	e7dd      	b.n	8000cae <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf2:	f013 0f02 	tst.w	r3, #2
 8000cf6:	e7da      	b.n	8000cae <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cf8:	b2ea      	uxtb	r2, r5
 8000cfa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 030f 	and.w	r3, r3, #15
 8000d02:	429d      	cmp	r5, r3
 8000d04:	f47f af7d 	bne.w	8000c02 <HAL_RCC_ClockConfig+0xa>
 8000d08:	e78f      	b.n	8000c2a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d0a:	4905      	ldr	r1, [pc, #20]	; (8000d20 <HAL_RCC_ClockConfig+0x128>)
 8000d0c:	68e0      	ldr	r0, [r4, #12]
 8000d0e:	688b      	ldr	r3, [r1, #8]
 8000d10:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d14:	4303      	orrs	r3, r0
 8000d16:	608b      	str	r3, [r1, #8]
 8000d18:	e78a      	b.n	8000c30 <HAL_RCC_ClockConfig+0x38>
 8000d1a:	bf00      	nop
 8000d1c:	40023c00 	.word	0x40023c00
 8000d20:	40023800 	.word	0x40023800
 8000d24:	080041c5 	.word	0x080041c5
 8000d28:	20000004 	.word	0x20000004

08000d2c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d2c:	4b01      	ldr	r3, [pc, #4]	; (8000d34 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d2e:	6818      	ldr	r0, [r3, #0]
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000004 	.word	0x20000004

08000d38 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d42:	5cd3      	ldrb	r3, [r2, r3]
 8000d44:	4a03      	ldr	r2, [pc, #12]	; (8000d54 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d46:	6810      	ldr	r0, [r2, #0]
}
 8000d48:	40d8      	lsrs	r0, r3
 8000d4a:	4770      	bx	lr
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	080041d5 	.word	0x080041d5
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000d58:	230f      	movs	r3, #15
 8000d5a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000d5c:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <HAL_RCC_GetClockConfig+0x34>)
 8000d5e:	689a      	ldr	r2, [r3, #8]
 8000d60:	f002 0203 	and.w	r2, r2, #3
 8000d64:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000d66:	689a      	ldr	r2, [r3, #8]
 8000d68:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000d6c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000d6e:	689a      	ldr	r2, [r3, #8]
 8000d70:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000d74:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	08db      	lsrs	r3, r3, #3
 8000d7a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000d7e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <HAL_RCC_GetClockConfig+0x38>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 030f 	and.w	r3, r3, #15
 8000d88:	600b      	str	r3, [r1, #0]
 8000d8a:	4770      	bx	lr
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	40023c00 	.word	0x40023c00

08000d94 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d98:	9e06      	ldr	r6, [sp, #24]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	4688      	mov	r8, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000da2:	6822      	ldr	r2, [r4, #0]
 8000da4:	6893      	ldr	r3, [r2, #8]
 8000da6:	ea38 0303 	bics.w	r3, r8, r3
 8000daa:	bf0c      	ite	eq
 8000dac:	2301      	moveq	r3, #1
 8000dae:	2300      	movne	r3, #0
 8000db0:	429f      	cmp	r7, r3
 8000db2:	d102      	bne.n	8000dba <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000db4:	2000      	movs	r0, #0
}
 8000db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000dba:	1c6b      	adds	r3, r5, #1
 8000dbc:	d0f2      	beq.n	8000da4 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000dbe:	bb55      	cbnz	r5, 8000e16 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	685a      	ldr	r2, [r3, #4]
 8000dc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000dc8:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000dca:	6862      	ldr	r2, [r4, #4]
 8000dcc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000dd0:	d10a      	bne.n	8000de8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8000dd2:	68a2      	ldr	r2, [r4, #8]
 8000dd4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000dd8:	d002      	beq.n	8000de0 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8000dda:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000dde:	d103      	bne.n	8000de8 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000de6:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000de8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dea:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000dee:	d109      	bne.n	8000e04 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000df6:	0412      	lsls	r2, r2, #16
 8000df8:	0c12      	lsrs	r2, r2, #16
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e02:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8000e04:	2301      	movs	r3, #1
 8000e06:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000e10:	2003      	movs	r0, #3
 8000e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000e16:	f7ff fbd5 	bl	80005c4 <HAL_GetTick>
 8000e1a:	1b80      	subs	r0, r0, r6
 8000e1c:	4285      	cmp	r5, r0
 8000e1e:	d8c0      	bhi.n	8000da2 <SPI_WaitFlagStateUntilTimeout+0xe>
 8000e20:	e7ce      	b.n	8000dc0 <SPI_WaitFlagStateUntilTimeout+0x2c>

08000e22 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000e22:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e24:	460b      	mov	r3, r1
 8000e26:	9200      	str	r2, [sp, #0]
 8000e28:	2180      	movs	r1, #128	; 0x80
 8000e2a:	2200      	movs	r2, #0
{
 8000e2c:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e2e:	f7ff ffb1 	bl	8000d94 <SPI_WaitFlagStateUntilTimeout>
 8000e32:	b120      	cbz	r0, 8000e3e <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e36:	f043 0320 	orr.w	r3, r3, #32
 8000e3a:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8000e3c:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd10      	pop	{r4, pc}

08000e42 <HAL_SPI_Init>:
{
 8000e42:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8000e44:	4604      	mov	r4, r0
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d036      	beq.n	8000eb8 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8000e4e:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e52:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e56:	b91b      	cbnz	r3, 8000e60 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000e58:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e5c:	f002 fc62 	bl	8003724 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000e60:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e62:	68a0      	ldr	r0, [r4, #8]
 8000e64:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e66:	2302      	movs	r3, #2
 8000e68:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000e6c:	680b      	ldr	r3, [r1, #0]
 8000e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e72:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e74:	6863      	ldr	r3, [r4, #4]
 8000e76:	4303      	orrs	r3, r0
 8000e78:	68e0      	ldr	r0, [r4, #12]
 8000e7a:	4303      	orrs	r3, r0
 8000e7c:	6920      	ldr	r0, [r4, #16]
 8000e7e:	4303      	orrs	r3, r0
 8000e80:	6960      	ldr	r0, [r4, #20]
 8000e82:	4303      	orrs	r3, r0
 8000e84:	69e0      	ldr	r0, [r4, #28]
 8000e86:	4303      	orrs	r3, r0
 8000e88:	6a20      	ldr	r0, [r4, #32]
 8000e8a:	4303      	orrs	r3, r0
 8000e8c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000e8e:	4303      	orrs	r3, r0
 8000e90:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000e94:	4303      	orrs	r3, r0
 8000e96:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000e98:	0c12      	lsrs	r2, r2, #16
 8000e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e9c:	f002 0204 	and.w	r2, r2, #4
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000ea4:	69cb      	ldr	r3, [r1, #28]
 8000ea6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000eaa:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000eac:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000eae:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000eb0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000eb2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000eb6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000eb8:	2001      	movs	r0, #1
}
 8000eba:	bd10      	pop	{r4, pc}

08000ebc <HAL_SPI_Transmit>:
{
 8000ebc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000ec0:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000ec2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000ec6:	2b01      	cmp	r3, #1
{
 8000ec8:	4604      	mov	r4, r0
 8000eca:	460d      	mov	r5, r1
 8000ecc:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000ece:	f000 809c 	beq.w	800100a <HAL_SPI_Transmit+0x14e>
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000ed8:	f7ff fb74 	bl	80005c4 <HAL_GetTick>
 8000edc:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8000ede:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000ee2:	b2c0      	uxtb	r0, r0
 8000ee4:	2801      	cmp	r0, #1
 8000ee6:	f040 808e 	bne.w	8001006 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 8000eea:	2d00      	cmp	r5, #0
 8000eec:	d04e      	beq.n	8000f8c <HAL_SPI_Transmit+0xd0>
 8000eee:	f1b8 0f00 	cmp.w	r8, #0
 8000ef2:	d04b      	beq.n	8000f8c <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000efa:	2300      	movs	r3, #0
 8000efc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000efe:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000f00:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000f04:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000f06:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000f08:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000f0a:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000f0c:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000f0e:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f14:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000f16:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000f1a:	bf02      	ittt	eq
 8000f1c:	681a      	ldreq	r2, [r3, #0]
 8000f1e:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8000f22:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000f28:	bf5e      	ittt	pl
 8000f2a:	681a      	ldrpl	r2, [r3, #0]
 8000f2c:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000f30:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000f32:	68e2      	ldr	r2, [r4, #12]
 8000f34:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000f38:	6862      	ldr	r2, [r4, #4]
 8000f3a:	d138      	bne.n	8000fae <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8000f3c:	b11a      	cbz	r2, 8000f46 <HAL_SPI_Transmit+0x8a>
 8000f3e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f40:	b292      	uxth	r2, r2
 8000f42:	2a01      	cmp	r2, #1
 8000f44:	d106      	bne.n	8000f54 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8000f46:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000f4a:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8000f4c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f54:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b993      	cbnz	r3, 8000f80 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8000f5a:	9700      	str	r7, [sp, #0]
 8000f5c:	4633      	mov	r3, r6
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2102      	movs	r1, #2
 8000f62:	4620      	mov	r0, r4
 8000f64:	f7ff ff16 	bl	8000d94 <SPI_WaitFlagStateUntilTimeout>
 8000f68:	b978      	cbnz	r0, 8000f8a <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8000f6a:	463a      	mov	r2, r7
 8000f6c:	4631      	mov	r1, r6
 8000f6e:	4620      	mov	r0, r4
 8000f70:	f7ff ff57 	bl	8000e22 <SPI_CheckFlag_BSY>
 8000f74:	2800      	cmp	r0, #0
 8000f76:	d038      	beq.n	8000fea <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f78:	2320      	movs	r3, #32
 8000f7a:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8000f7c:	2001      	movs	r0, #1
    goto error;
 8000f7e:	e005      	b.n	8000f8c <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	0790      	lsls	r0, r2, #30
 8000f86:	d4de      	bmi.n	8000f46 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f88:	b94e      	cbnz	r6, 8000f9e <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8000f8a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f92:	2300      	movs	r3, #0
 8000f94:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000f98:	b004      	add	sp, #16
 8000f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f9e:	1c71      	adds	r1, r6, #1
 8000fa0:	d0d8      	beq.n	8000f54 <HAL_SPI_Transmit+0x98>
 8000fa2:	f7ff fb0f 	bl	80005c4 <HAL_GetTick>
 8000fa6:	1bc0      	subs	r0, r0, r7
 8000fa8:	4286      	cmp	r6, r0
 8000faa:	d8d3      	bhi.n	8000f54 <HAL_SPI_Transmit+0x98>
 8000fac:	e7ed      	b.n	8000f8a <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8000fae:	b11a      	cbz	r2, 8000fb8 <HAL_SPI_Transmit+0xfc>
 8000fb0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000fb2:	b292      	uxth	r2, r2
 8000fb4:	2a01      	cmp	r2, #1
 8000fb6:	d106      	bne.n	8000fc6 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8000fb8:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000fbc:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8000fbe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000fc6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0c5      	beq.n	8000f5a <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	689a      	ldr	r2, [r3, #8]
 8000fd2:	0792      	lsls	r2, r2, #30
 8000fd4:	d4f0      	bmi.n	8000fb8 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000fd6:	2e00      	cmp	r6, #0
 8000fd8:	d0d7      	beq.n	8000f8a <HAL_SPI_Transmit+0xce>
 8000fda:	1c73      	adds	r3, r6, #1
 8000fdc:	d0f3      	beq.n	8000fc6 <HAL_SPI_Transmit+0x10a>
 8000fde:	f7ff faf1 	bl	80005c4 <HAL_GetTick>
 8000fe2:	1bc0      	subs	r0, r0, r7
 8000fe4:	4286      	cmp	r6, r0
 8000fe6:	d8ee      	bhi.n	8000fc6 <HAL_SPI_Transmit+0x10a>
 8000fe8:	e7cf      	b.n	8000f8a <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000fea:	68a3      	ldr	r3, [r4, #8]
 8000fec:	b933      	cbnz	r3, 8000ffc <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000fee:	9303      	str	r3, [sp, #12]
 8000ff0:	6823      	ldr	r3, [r4, #0]
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	9203      	str	r2, [sp, #12]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	9303      	str	r3, [sp, #12]
 8000ffa:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000ffc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000ffe:	3000      	adds	r0, #0
 8001000:	bf18      	it	ne
 8001002:	2001      	movne	r0, #1
 8001004:	e7c2      	b.n	8000f8c <HAL_SPI_Transmit+0xd0>
 8001006:	2002      	movs	r0, #2
 8001008:	e7c0      	b.n	8000f8c <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 800100a:	2002      	movs	r0, #2
 800100c:	e7c4      	b.n	8000f98 <HAL_SPI_Transmit+0xdc>

0800100e <HAL_SPI_TransmitReceive>:
{
 800100e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001012:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8001014:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001018:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 800101a:	2b01      	cmp	r3, #1
{
 800101c:	4604      	mov	r4, r0
 800101e:	460d      	mov	r5, r1
 8001020:	4616      	mov	r6, r2
 8001022:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8001024:	f000 80ed 	beq.w	8001202 <HAL_SPI_TransmitReceive+0x1f4>
 8001028:	2301      	movs	r3, #1
 800102a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800102e:	f7ff fac9 	bl	80005c4 <HAL_GetTick>
  tmp  = hspi->State;
 8001032:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8001036:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8001038:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800103a:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800103c:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800103e:	d00a      	beq.n	8001056 <HAL_SPI_TransmitReceive+0x48>
 8001040:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001044:	f040 80db 	bne.w	80011fe <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001048:	68a2      	ldr	r2, [r4, #8]
 800104a:	2a00      	cmp	r2, #0
 800104c:	f040 80d7 	bne.w	80011fe <HAL_SPI_TransmitReceive+0x1f0>
 8001050:	2b04      	cmp	r3, #4
 8001052:	f040 80d4 	bne.w	80011fe <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8001056:	2d00      	cmp	r5, #0
 8001058:	d04e      	beq.n	80010f8 <HAL_SPI_TransmitReceive+0xea>
 800105a:	2e00      	cmp	r6, #0
 800105c:	d04c      	beq.n	80010f8 <HAL_SPI_TransmitReceive+0xea>
 800105e:	f1b9 0f00 	cmp.w	r9, #0
 8001062:	d049      	beq.n	80010f8 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001064:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001068:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 800106a:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800106c:	bf04      	itt	eq
 800106e:	2305      	moveq	r3, #5
 8001070:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001074:	2300      	movs	r3, #0
 8001076:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001078:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800107a:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800107c:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800107e:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001082:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001086:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001088:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800108c:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800108e:	bf58      	it	pl
 8001090:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001092:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001094:	bf58      	it	pl
 8001096:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800109a:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800109e:	bf58      	it	pl
 80010a0:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80010a2:	68e2      	ldr	r2, [r4, #12]
 80010a4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80010a8:	d15d      	bne.n	8001166 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80010aa:	b119      	cbz	r1, 80010b4 <HAL_SPI_TransmitReceive+0xa6>
 80010ac:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80010ae:	b292      	uxth	r2, r2
 80010b0:	2a01      	cmp	r2, #1
 80010b2:	d106      	bne.n	80010c2 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80010b4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80010b8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80010ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010bc:	3b01      	subs	r3, #1
 80010be:	b29b      	uxth	r3, r3
 80010c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80010c2:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80010c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	b9bb      	cbnz	r3, 80010fc <HAL_SPI_TransmitReceive+0xee>
 80010cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b9a3      	cbnz	r3, 80010fc <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80010d2:	f8cd 8000 	str.w	r8, [sp]
 80010d6:	463b      	mov	r3, r7
 80010d8:	2201      	movs	r2, #1
 80010da:	2102      	movs	r1, #2
 80010dc:	4620      	mov	r0, r4
 80010de:	f7ff fe59 	bl	8000d94 <SPI_WaitFlagStateUntilTimeout>
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d135      	bne.n	8001152 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80010e6:	4642      	mov	r2, r8
 80010e8:	4639      	mov	r1, r7
 80010ea:	4620      	mov	r0, r4
 80010ec:	f7ff fe99 	bl	8000e22 <SPI_CheckFlag_BSY>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	d079      	beq.n	80011e8 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80010f4:	2320      	movs	r3, #32
 80010f6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80010f8:	2001      	movs	r0, #1
 80010fa:	e02b      	b.n	8001154 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80010fc:	f1b9 0f00 	cmp.w	r9, #0
 8001100:	d00f      	beq.n	8001122 <HAL_SPI_TransmitReceive+0x114>
 8001102:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001104:	b29b      	uxth	r3, r3
 8001106:	b163      	cbz	r3, 8001122 <HAL_SPI_TransmitReceive+0x114>
 8001108:	6823      	ldr	r3, [r4, #0]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	0791      	lsls	r1, r2, #30
 800110e:	d508      	bpl.n	8001122 <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001110:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001114:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001116:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001118:	3b01      	subs	r3, #1
 800111a:	b29b      	uxth	r3, r3
 800111c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800111e:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001122:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001124:	b29b      	uxth	r3, r3
 8001126:	b163      	cbz	r3, 8001142 <HAL_SPI_TransmitReceive+0x134>
 8001128:	6823      	ldr	r3, [r4, #0]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	07d2      	lsls	r2, r2, #31
 800112e:	d508      	bpl.n	8001142 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8001136:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001138:	3b01      	subs	r3, #1
 800113a:	b29b      	uxth	r3, r3
 800113c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800113e:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001142:	1c78      	adds	r0, r7, #1
 8001144:	d0bf      	beq.n	80010c6 <HAL_SPI_TransmitReceive+0xb8>
 8001146:	f7ff fa3d 	bl	80005c4 <HAL_GetTick>
 800114a:	eba0 0008 	sub.w	r0, r0, r8
 800114e:	4287      	cmp	r7, r0
 8001150:	d8b9      	bhi.n	80010c6 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8001152:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001154:	2301      	movs	r3, #1
 8001156:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800115a:	2300      	movs	r3, #0
 800115c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001160:	b005      	add	sp, #20
 8001162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001166:	b119      	cbz	r1, 8001170 <HAL_SPI_TransmitReceive+0x162>
 8001168:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800116a:	b292      	uxth	r2, r2
 800116c:	2a01      	cmp	r2, #1
 800116e:	d106      	bne.n	800117e <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8001170:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001174:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8001176:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001178:	3b01      	subs	r3, #1
 800117a:	b29b      	uxth	r3, r3
 800117c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800117e:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001182:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001184:	b29b      	uxth	r3, r3
 8001186:	b91b      	cbnz	r3, 8001190 <HAL_SPI_TransmitReceive+0x182>
 8001188:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800118a:	b29b      	uxth	r3, r3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0a0      	beq.n	80010d2 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001190:	f1b9 0f00 	cmp.w	r9, #0
 8001194:	d00f      	beq.n	80011b6 <HAL_SPI_TransmitReceive+0x1a8>
 8001196:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001198:	b29b      	uxth	r3, r3
 800119a:	b163      	cbz	r3, 80011b6 <HAL_SPI_TransmitReceive+0x1a8>
 800119c:	6823      	ldr	r3, [r4, #0]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	0791      	lsls	r1, r2, #30
 80011a2:	d508      	bpl.n	80011b6 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80011a4:	782a      	ldrb	r2, [r5, #0]
 80011a6:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80011a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80011aa:	3b01      	subs	r3, #1
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80011b0:	3501      	adds	r5, #1
        txallowed = 0U;
 80011b2:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80011b6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	b163      	cbz	r3, 80011d6 <HAL_SPI_TransmitReceive+0x1c8>
 80011bc:	6823      	ldr	r3, [r4, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	07d2      	lsls	r2, r2, #31
 80011c2:	d508      	bpl.n	80011d6 <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 80011c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011ca:	3b01      	subs	r3, #1
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80011d0:	3601      	adds	r6, #1
        txallowed = 1U;
 80011d2:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80011d6:	1c7b      	adds	r3, r7, #1
 80011d8:	d0d3      	beq.n	8001182 <HAL_SPI_TransmitReceive+0x174>
 80011da:	f7ff f9f3 	bl	80005c4 <HAL_GetTick>
 80011de:	eba0 0008 	sub.w	r0, r0, r8
 80011e2:	4287      	cmp	r7, r0
 80011e4:	d8cd      	bhi.n	8001182 <HAL_SPI_TransmitReceive+0x174>
 80011e6:	e7b4      	b.n	8001152 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80011e8:	68a3      	ldr	r3, [r4, #8]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1b2      	bne.n	8001154 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	9003      	str	r0, [sp, #12]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	9203      	str	r2, [sp, #12]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	9303      	str	r3, [sp, #12]
 80011fa:	9b03      	ldr	r3, [sp, #12]
 80011fc:	e7aa      	b.n	8001154 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 80011fe:	2002      	movs	r0, #2
 8001200:	e7a8      	b.n	8001154 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8001202:	2002      	movs	r0, #2
 8001204:	e7ac      	b.n	8001160 <HAL_SPI_TransmitReceive+0x152>

08001206 <HAL_SPI_Receive>:
{
 8001206:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800120a:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800120c:	6843      	ldr	r3, [r0, #4]
 800120e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001212:	4604      	mov	r4, r0
 8001214:	460d      	mov	r5, r1
 8001216:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001218:	d10c      	bne.n	8001234 <HAL_SPI_Receive+0x2e>
 800121a:	6883      	ldr	r3, [r0, #8]
 800121c:	b953      	cbnz	r3, 8001234 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800121e:	2304      	movs	r3, #4
 8001220:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8001224:	4613      	mov	r3, r2
 8001226:	9600      	str	r6, [sp, #0]
 8001228:	460a      	mov	r2, r1
 800122a:	f7ff fef0 	bl	800100e <HAL_SPI_TransmitReceive>
}
 800122e:	b002      	add	sp, #8
 8001230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8001234:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8001238:	2b01      	cmp	r3, #1
 800123a:	f000 8081 	beq.w	8001340 <HAL_SPI_Receive+0x13a>
 800123e:	2301      	movs	r3, #1
 8001240:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001244:	f7ff f9be 	bl	80005c4 <HAL_GetTick>
 8001248:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 800124a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800124e:	b2c0      	uxtb	r0, r0
 8001250:	2801      	cmp	r0, #1
 8001252:	d173      	bne.n	800133c <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0))
 8001254:	2d00      	cmp	r5, #0
 8001256:	d058      	beq.n	800130a <HAL_SPI_Receive+0x104>
 8001258:	f1b8 0f00 	cmp.w	r8, #0
 800125c:	d055      	beq.n	800130a <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800125e:	2304      	movs	r3, #4
 8001260:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001264:	2300      	movs	r3, #0
 8001266:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001268:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 800126a:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 800126e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001270:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001272:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001274:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001276:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001278:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800127a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800127e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 8001280:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8001284:	bf02      	ittt	eq
 8001286:	681a      	ldreq	r2, [r3, #0]
 8001288:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 800128c:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001292:	bf5e      	ittt	pl
 8001294:	681a      	ldrpl	r2, [r3, #0]
 8001296:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800129a:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800129c:	68e3      	ldr	r3, [r4, #12]
 800129e:	b1cb      	cbz	r3, 80012d4 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 80012a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	b1d3      	cbz	r3, 80012dc <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	07d2      	lsls	r2, r2, #31
 80012ac:	d53c      	bpl.n	8001328 <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 80012b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012b6:	3b01      	subs	r3, #1
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80012bc:	e7f0      	b.n	80012a0 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80012be:	6823      	ldr	r3, [r4, #0]
 80012c0:	689a      	ldr	r2, [r3, #8]
 80012c2:	07d0      	lsls	r0, r2, #31
 80012c4:	d51f      	bpl.n	8001306 <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80012c6:	7b1b      	ldrb	r3, [r3, #12]
 80012c8:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 80012cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012ce:	3b01      	subs	r3, #1
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 80012d4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f0      	bne.n	80012be <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80012dc:	6863      	ldr	r3, [r4, #4]
 80012de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80012e2:	d10b      	bne.n	80012fc <HAL_SPI_Receive+0xf6>
 80012e4:	68a3      	ldr	r3, [r4, #8]
 80012e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012ea:	d002      	beq.n	80012f2 <HAL_SPI_Receive+0xec>
 80012ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012f0:	d104      	bne.n	80012fc <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 80012f2:	6822      	ldr	r2, [r4, #0]
 80012f4:	6813      	ldr	r3, [r2, #0]
 80012f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012fa:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80012fe:	3000      	adds	r0, #0
 8001300:	bf18      	it	ne
 8001302:	2001      	movne	r0, #1
 8001304:	e001      	b.n	800130a <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001306:	b93e      	cbnz	r6, 8001318 <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 8001308:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800130a:	2301      	movs	r3, #1
 800130c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001310:	2300      	movs	r3, #0
 8001312:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8001316:	e78a      	b.n	800122e <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001318:	1c71      	adds	r1, r6, #1
 800131a:	d0db      	beq.n	80012d4 <HAL_SPI_Receive+0xce>
 800131c:	f7ff f952 	bl	80005c4 <HAL_GetTick>
 8001320:	1bc0      	subs	r0, r0, r7
 8001322:	4286      	cmp	r6, r0
 8001324:	d8d6      	bhi.n	80012d4 <HAL_SPI_Receive+0xce>
 8001326:	e7ef      	b.n	8001308 <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001328:	2e00      	cmp	r6, #0
 800132a:	d0ed      	beq.n	8001308 <HAL_SPI_Receive+0x102>
 800132c:	1c73      	adds	r3, r6, #1
 800132e:	d0b7      	beq.n	80012a0 <HAL_SPI_Receive+0x9a>
 8001330:	f7ff f948 	bl	80005c4 <HAL_GetTick>
 8001334:	1bc0      	subs	r0, r0, r7
 8001336:	4286      	cmp	r6, r0
 8001338:	d8b2      	bhi.n	80012a0 <HAL_SPI_Receive+0x9a>
 800133a:	e7e5      	b.n	8001308 <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 800133c:	2002      	movs	r0, #2
 800133e:	e7e4      	b.n	800130a <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 8001340:	2002      	movs	r0, #2
 8001342:	e774      	b.n	800122e <HAL_SPI_Receive+0x28>

08001344 <HAL_SPI_GetState>:
  return hspi->State;
 8001344:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8001348:	4770      	bx	lr
	...

0800134c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800134c:	6a03      	ldr	r3, [r0, #32]
 800134e:	f023 0301 	bic.w	r3, r3, #1
 8001352:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001354:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001356:	6842      	ldr	r2, [r0, #4]
{
 8001358:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800135a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800135c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800135e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001362:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001364:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001366:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800136a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800136c:	4c0c      	ldr	r4, [pc, #48]	; (80013a0 <TIM_OC1_SetConfig+0x54>)
 800136e:	42a0      	cmp	r0, r4
 8001370:	d009      	beq.n	8001386 <TIM_OC1_SetConfig+0x3a>
 8001372:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001376:	42a0      	cmp	r0, r4
 8001378:	d005      	beq.n	8001386 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800137a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800137c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800137e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001380:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001382:	6203      	str	r3, [r0, #32]
} 
 8001384:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8001386:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001388:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800138a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800138e:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001390:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001392:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001396:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001398:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800139c:	4322      	orrs	r2, r4
 800139e:	e7ec      	b.n	800137a <TIM_OC1_SetConfig+0x2e>
 80013a0:	40010000 	.word	0x40010000

080013a4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80013a4:	6a03      	ldr	r3, [r0, #32]
 80013a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013aa:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80013ac:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80013ae:	6842      	ldr	r2, [r0, #4]
{
 80013b0:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80013b2:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80013b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80013b6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80013ba:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80013bc:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80013be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80013c2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80013c6:	4c0e      	ldr	r4, [pc, #56]	; (8001400 <TIM_OC3_SetConfig+0x5c>)
 80013c8:	42a0      	cmp	r0, r4
 80013ca:	d009      	beq.n	80013e0 <TIM_OC3_SetConfig+0x3c>
 80013cc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80013d0:	42a0      	cmp	r0, r4
 80013d2:	d005      	beq.n	80013e0 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80013d4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80013d6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80013d8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80013da:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80013dc:	6203      	str	r3, [r0, #32]
}
 80013de:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80013e0:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013e2:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80013e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80013e8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80013ec:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80013ee:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013f2:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80013f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80013f8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80013fc:	e7ea      	b.n	80013d4 <TIM_OC3_SetConfig+0x30>
 80013fe:	bf00      	nop
 8001400:	40010000 	.word	0x40010000

08001404 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001404:	6a03      	ldr	r3, [r0, #32]
 8001406:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800140a:	6203      	str	r3, [r0, #32]
{
 800140c:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800140e:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001410:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001412:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001414:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001416:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800141a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800141e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001420:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001424:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001428:	4d09      	ldr	r5, [pc, #36]	; (8001450 <TIM_OC4_SetConfig+0x4c>)
 800142a:	42a8      	cmp	r0, r5
 800142c:	d009      	beq.n	8001442 <TIM_OC4_SetConfig+0x3e>
 800142e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001432:	42a8      	cmp	r0, r5
 8001434:	d005      	beq.n	8001442 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001436:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001438:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800143a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800143c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800143e:	6204      	str	r4, [r0, #32]
}
 8001440:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001442:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001444:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001448:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800144c:	e7f3      	b.n	8001436 <TIM_OC4_SetConfig+0x32>
 800144e:	bf00      	nop
 8001450:	40010000 	.word	0x40010000

08001454 <HAL_TIM_Base_MspInit>:
 8001454:	4770      	bx	lr

08001456 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8001456:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001458:	2302      	movs	r3, #2
 800145a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 800145e:	6813      	ldr	r3, [r2, #0]
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8001466:	2301      	movs	r3, #1
 8001468:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 800146c:	2000      	movs	r0, #0
 800146e:	4770      	bx	lr

08001470 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001470:	6803      	ldr	r3, [r0, #0]
 8001472:	68da      	ldr	r2, [r3, #12]
 8001474:	f042 0201 	orr.w	r2, r2, #1
 8001478:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	f042 0201 	orr.w	r2, r2, #1
 8001480:	601a      	str	r2, [r3, #0]
}
 8001482:	2000      	movs	r0, #0
 8001484:	4770      	bx	lr

08001486 <HAL_TIM_OC_DelayElapsedCallback>:
 8001486:	4770      	bx	lr

08001488 <HAL_TIM_IC_CaptureCallback>:
 8001488:	4770      	bx	lr

0800148a <HAL_TIM_PWM_PulseFinishedCallback>:
 800148a:	4770      	bx	lr

0800148c <HAL_TIM_TriggerCallback>:
 800148c:	4770      	bx	lr

0800148e <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800148e:	6803      	ldr	r3, [r0, #0]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	0791      	lsls	r1, r2, #30
{
 8001494:	b510      	push	{r4, lr}
 8001496:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001498:	d50e      	bpl.n	80014b8 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	0792      	lsls	r2, r2, #30
 800149e:	d50b      	bpl.n	80014b8 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014a0:	f06f 0202 	mvn.w	r2, #2
 80014a4:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014a6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014a8:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014aa:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014ac:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014ae:	d077      	beq.n	80015a0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80014b0:	f7ff ffea 	bl	8001488 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014b4:	2300      	movs	r3, #0
 80014b6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014b8:	6823      	ldr	r3, [r4, #0]
 80014ba:	691a      	ldr	r2, [r3, #16]
 80014bc:	0750      	lsls	r0, r2, #29
 80014be:	d510      	bpl.n	80014e2 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	0751      	lsls	r1, r2, #29
 80014c4:	d50d      	bpl.n	80014e2 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014c6:	f06f 0204 	mvn.w	r2, #4
 80014ca:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014cc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014ce:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014d0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014d4:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80014d6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014d8:	d068      	beq.n	80015ac <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80014da:	f7ff ffd5 	bl	8001488 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014de:	2300      	movs	r3, #0
 80014e0:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014e2:	6823      	ldr	r3, [r4, #0]
 80014e4:	691a      	ldr	r2, [r3, #16]
 80014e6:	0712      	lsls	r2, r2, #28
 80014e8:	d50f      	bpl.n	800150a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	0710      	lsls	r0, r2, #28
 80014ee:	d50c      	bpl.n	800150a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014f0:	f06f 0208 	mvn.w	r2, #8
 80014f4:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014f6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014f8:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014fa:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014fc:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80014fe:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001500:	d05a      	beq.n	80015b8 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001502:	f7ff ffc1 	bl	8001488 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001506:	2300      	movs	r3, #0
 8001508:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800150a:	6823      	ldr	r3, [r4, #0]
 800150c:	691a      	ldr	r2, [r3, #16]
 800150e:	06d2      	lsls	r2, r2, #27
 8001510:	d510      	bpl.n	8001534 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	06d0      	lsls	r0, r2, #27
 8001516:	d50d      	bpl.n	8001534 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001518:	f06f 0210 	mvn.w	r2, #16
 800151c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800151e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001520:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001522:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001526:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8001528:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800152a:	d04b      	beq.n	80015c4 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800152c:	f7ff ffac 	bl	8001488 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001530:	2300      	movs	r3, #0
 8001532:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001534:	6823      	ldr	r3, [r4, #0]
 8001536:	691a      	ldr	r2, [r3, #16]
 8001538:	07d1      	lsls	r1, r2, #31
 800153a:	d508      	bpl.n	800154e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	07d2      	lsls	r2, r2, #31
 8001540:	d505      	bpl.n	800154e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001542:	f06f 0201 	mvn.w	r2, #1
 8001546:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001548:	4620      	mov	r0, r4
 800154a:	f002 fc00 	bl	8003d4e <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800154e:	6823      	ldr	r3, [r4, #0]
 8001550:	691a      	ldr	r2, [r3, #16]
 8001552:	0610      	lsls	r0, r2, #24
 8001554:	d508      	bpl.n	8001568 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	0611      	lsls	r1, r2, #24
 800155a:	d505      	bpl.n	8001568 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800155c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001560:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001562:	4620      	mov	r0, r4
 8001564:	f000 fa01 	bl	800196a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	691a      	ldr	r2, [r3, #16]
 800156c:	0652      	lsls	r2, r2, #25
 800156e:	d508      	bpl.n	8001582 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001570:	68da      	ldr	r2, [r3, #12]
 8001572:	0650      	lsls	r0, r2, #25
 8001574:	d505      	bpl.n	8001582 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001576:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800157a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800157c:	4620      	mov	r0, r4
 800157e:	f7ff ff85 	bl	800148c <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	691a      	ldr	r2, [r3, #16]
 8001586:	0691      	lsls	r1, r2, #26
 8001588:	d522      	bpl.n	80015d0 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800158a:	68da      	ldr	r2, [r3, #12]
 800158c:	0692      	lsls	r2, r2, #26
 800158e:	d51f      	bpl.n	80015d0 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001590:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001594:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001596:	611a      	str	r2, [r3, #16]
}
 8001598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800159c:	f000 b9e4 	b.w	8001968 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015a0:	f7ff ff71 	bl	8001486 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015a4:	4620      	mov	r0, r4
 80015a6:	f7ff ff70 	bl	800148a <HAL_TIM_PWM_PulseFinishedCallback>
 80015aa:	e783      	b.n	80014b4 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ac:	f7ff ff6b 	bl	8001486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015b0:	4620      	mov	r0, r4
 80015b2:	f7ff ff6a 	bl	800148a <HAL_TIM_PWM_PulseFinishedCallback>
 80015b6:	e792      	b.n	80014de <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b8:	f7ff ff65 	bl	8001486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80015bc:	4620      	mov	r0, r4
 80015be:	f7ff ff64 	bl	800148a <HAL_TIM_PWM_PulseFinishedCallback>
 80015c2:	e7a0      	b.n	8001506 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015c4:	f7ff ff5f 	bl	8001486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c8:	4620      	mov	r0, r4
 80015ca:	f7ff ff5e 	bl	800148a <HAL_TIM_PWM_PulseFinishedCallback>
 80015ce:	e7af      	b.n	8001530 <HAL_TIM_IRQHandler+0xa2>
 80015d0:	bd10      	pop	{r4, pc}
	...

080015d4 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015d4:	4a2e      	ldr	r2, [pc, #184]	; (8001690 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80015d6:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80015d8:	4290      	cmp	r0, r2
 80015da:	d012      	beq.n	8001602 <TIM_Base_SetConfig+0x2e>
 80015dc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015e0:	d00f      	beq.n	8001602 <TIM_Base_SetConfig+0x2e>
 80015e2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80015e6:	4290      	cmp	r0, r2
 80015e8:	d00b      	beq.n	8001602 <TIM_Base_SetConfig+0x2e>
 80015ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d007      	beq.n	8001602 <TIM_Base_SetConfig+0x2e>
 80015f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d003      	beq.n	8001602 <TIM_Base_SetConfig+0x2e>
 80015fa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80015fe:	4290      	cmp	r0, r2
 8001600:	d11d      	bne.n	800163e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8001602:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001608:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800160a:	4a21      	ldr	r2, [pc, #132]	; (8001690 <TIM_Base_SetConfig+0xbc>)
 800160c:	4290      	cmp	r0, r2
 800160e:	d104      	bne.n	800161a <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001610:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001616:	4313      	orrs	r3, r2
 8001618:	e028      	b.n	800166c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800161a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800161e:	d0f7      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001620:	4a1c      	ldr	r2, [pc, #112]	; (8001694 <TIM_Base_SetConfig+0xc0>)
 8001622:	4290      	cmp	r0, r2
 8001624:	d0f4      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001626:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800162a:	4290      	cmp	r0, r2
 800162c:	d0f0      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 800162e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001632:	4290      	cmp	r0, r2
 8001634:	d0ec      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001636:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800163a:	4290      	cmp	r0, r2
 800163c:	d0e8      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 800163e:	4a16      	ldr	r2, [pc, #88]	; (8001698 <TIM_Base_SetConfig+0xc4>)
 8001640:	4290      	cmp	r0, r2
 8001642:	d0e5      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001644:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001648:	4290      	cmp	r0, r2
 800164a:	d0e1      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 800164c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001650:	4290      	cmp	r0, r2
 8001652:	d0dd      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001654:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001658:	4290      	cmp	r0, r2
 800165a:	d0d9      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 800165c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001660:	4290      	cmp	r0, r2
 8001662:	d0d5      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
 8001664:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001668:	4290      	cmp	r0, r2
 800166a:	d0d1      	beq.n	8001610 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 800166c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800166e:	688b      	ldr	r3, [r1, #8]
 8001670:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001672:	680b      	ldr	r3, [r1, #0]
 8001674:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <TIM_Base_SetConfig+0xbc>)
 8001678:	4298      	cmp	r0, r3
 800167a:	d006      	beq.n	800168a <TIM_Base_SetConfig+0xb6>
 800167c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001680:	4298      	cmp	r0, r3
 8001682:	d002      	beq.n	800168a <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8001684:	2301      	movs	r3, #1
 8001686:	6143      	str	r3, [r0, #20]
}
 8001688:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800168a:	690b      	ldr	r3, [r1, #16]
 800168c:	6303      	str	r3, [r0, #48]	; 0x30
 800168e:	e7f9      	b.n	8001684 <TIM_Base_SetConfig+0xb0>
 8001690:	40010000 	.word	0x40010000
 8001694:	40000400 	.word	0x40000400
 8001698:	40014000 	.word	0x40014000

0800169c <HAL_TIM_Base_Init>:
{ 
 800169c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800169e:	4604      	mov	r4, r0
 80016a0:	b1a0      	cbz	r0, 80016cc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80016a2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016aa:	b91b      	cbnz	r3, 80016b4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016ac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80016b0:	f7ff fed0 	bl	8001454 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80016b4:	2302      	movs	r3, #2
 80016b6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80016ba:	6820      	ldr	r0, [r4, #0]
 80016bc:	1d21      	adds	r1, r4, #4
 80016be:	f7ff ff89 	bl	80015d4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016c2:	2301      	movs	r3, #1
 80016c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80016c8:	2000      	movs	r0, #0
 80016ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016cc:	2001      	movs	r0, #1
}
 80016ce:	bd10      	pop	{r4, pc}

080016d0 <HAL_TIM_PWM_Init>:
{
 80016d0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80016d2:	4604      	mov	r4, r0
 80016d4:	b1a0      	cbz	r0, 8001700 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80016d6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016de:	b91b      	cbnz	r3, 80016e8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016e0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80016e4:	f002 f874 	bl	80037d0 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80016e8:	2302      	movs	r3, #2
 80016ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80016ee:	6820      	ldr	r0, [r4, #0]
 80016f0:	1d21      	adds	r1, r4, #4
 80016f2:	f7ff ff6f 	bl	80015d4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016f6:	2301      	movs	r3, #1
 80016f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80016fc:	2000      	movs	r0, #0
 80016fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001700:	2001      	movs	r0, #1
}  
 8001702:	bd10      	pop	{r4, pc}

08001704 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001704:	6a03      	ldr	r3, [r0, #32]
 8001706:	f023 0310 	bic.w	r3, r3, #16
 800170a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800170c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800170e:	6842      	ldr	r2, [r0, #4]
{
 8001710:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8001712:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001714:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001716:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800171a:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800171e:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001720:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001724:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001728:	4c0d      	ldr	r4, [pc, #52]	; (8001760 <TIM_OC2_SetConfig+0x5c>)
 800172a:	42a0      	cmp	r0, r4
 800172c:	d009      	beq.n	8001742 <TIM_OC2_SetConfig+0x3e>
 800172e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001732:	42a0      	cmp	r0, r4
 8001734:	d005      	beq.n	8001742 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8001736:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001738:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800173a:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800173c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800173e:	6203      	str	r3, [r0, #32]
}
 8001740:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001742:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001744:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001746:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800174a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800174e:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001750:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001754:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800175a:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800175e:	e7ea      	b.n	8001736 <TIM_OC2_SetConfig+0x32>
 8001760:	40010000 	.word	0x40010000

08001764 <HAL_TIM_PWM_ConfigChannel>:
{
 8001764:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001766:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800176a:	2b01      	cmp	r3, #1
{
 800176c:	4604      	mov	r4, r0
 800176e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001772:	d025      	beq.n	80017c0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001774:	2301      	movs	r3, #1
 8001776:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 800177a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800177e:	2a0c      	cmp	r2, #12
 8001780:	d818      	bhi.n	80017b4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001782:	e8df f002 	tbb	[pc, r2]
 8001786:	1707      	.short	0x1707
 8001788:	171e1717 	.word	0x171e1717
 800178c:	172f1717 	.word	0x172f1717
 8001790:	1717      	.short	0x1717
 8001792:	40          	.byte	0x40
 8001793:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001794:	6820      	ldr	r0, [r4, #0]
 8001796:	f7ff fdd9 	bl	800134c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800179a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800179c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800179e:	699a      	ldr	r2, [r3, #24]
 80017a0:	f042 0208 	orr.w	r2, r2, #8
 80017a4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80017a6:	699a      	ldr	r2, [r3, #24]
 80017a8:	f022 0204 	bic.w	r2, r2, #4
 80017ac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017b2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80017b4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80017b6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80017b8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80017bc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80017c0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017c2:	6820      	ldr	r0, [r4, #0]
 80017c4:	f7ff ff9e 	bl	8001704 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017c8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017ca:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017d4:	699a      	ldr	r2, [r3, #24]
 80017d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017dc:	699a      	ldr	r2, [r3, #24]
 80017de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017e2:	e7e6      	b.n	80017b2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017e4:	6820      	ldr	r0, [r4, #0]
 80017e6:	f7ff fddd 	bl	80013a4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017ea:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017ec:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017ee:	69da      	ldr	r2, [r3, #28]
 80017f0:	f042 0208 	orr.w	r2, r2, #8
 80017f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017f6:	69da      	ldr	r2, [r3, #28]
 80017f8:	f022 0204 	bic.w	r2, r2, #4
 80017fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80017fe:	69da      	ldr	r2, [r3, #28]
 8001800:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001802:	61da      	str	r2, [r3, #28]
    break;
 8001804:	e7d6      	b.n	80017b4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001806:	6820      	ldr	r0, [r4, #0]
 8001808:	f7ff fdfc 	bl	8001404 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800180c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800180e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001816:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001818:	69da      	ldr	r2, [r3, #28]
 800181a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800181e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001820:	69da      	ldr	r2, [r3, #28]
 8001822:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001826:	e7ec      	b.n	8001802 <HAL_TIM_PWM_ConfigChannel+0x9e>

<<<<<<< HEAD
080017a0 <SystemClock_Config>:

=======
08001828 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8001828:	6a03      	ldr	r3, [r0, #32]
{
 800182a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 800182c:	2401      	movs	r4, #1
 800182e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001830:	ea23 0304 	bic.w	r3, r3, r4
 8001834:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001836:	6a03      	ldr	r3, [r0, #32]
 8001838:	408a      	lsls	r2, r1
 800183a:	431a      	orrs	r2, r3
 800183c:	6202      	str	r2, [r0, #32]
 800183e:	bd10      	pop	{r4, pc}

08001840 <HAL_TIM_PWM_Start>:
{
 8001840:	b510      	push	{r4, lr}
 8001842:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001844:	2201      	movs	r2, #1
 8001846:	6800      	ldr	r0, [r0, #0]
 8001848:	f7ff ffee 	bl	8001828 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <HAL_TIM_PWM_Start+0x30>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d003      	beq.n	800185c <HAL_TIM_PWM_Start+0x1c>
 8001854:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001858:	4293      	cmp	r3, r2
 800185a:	d103      	bne.n	8001864 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 800185c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800185e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001862:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	f042 0201 	orr.w	r2, r2, #1
 800186a:	601a      	str	r2, [r3, #0]
} 
 800186c:	2000      	movs	r0, #0
 800186e:	bd10      	pop	{r4, pc}
 8001870:	40010000 	.word	0x40010000

08001874 <HAL_TIM_PWM_Stop>:
{ 
 8001874:	b510      	push	{r4, lr}
 8001876:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001878:	2200      	movs	r2, #0
 800187a:	6800      	ldr	r0, [r0, #0]
 800187c:	f7ff ffd4 	bl	8001828 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <HAL_TIM_PWM_Stop+0x60>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d003      	beq.n	8001890 <HAL_TIM_PWM_Stop+0x1c>
 8001888:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800188c:	4293      	cmp	r3, r2
 800188e:	d10d      	bne.n	80018ac <HAL_TIM_PWM_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 8001890:	6a19      	ldr	r1, [r3, #32]
 8001892:	f241 1211 	movw	r2, #4369	; 0x1111
 8001896:	4211      	tst	r1, r2
 8001898:	d108      	bne.n	80018ac <HAL_TIM_PWM_Stop+0x38>
 800189a:	6a19      	ldr	r1, [r3, #32]
 800189c:	f240 4244 	movw	r2, #1092	; 0x444
 80018a0:	4211      	tst	r1, r2
 80018a2:	bf02      	ittt	eq
 80018a4:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80018a6:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80018aa:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80018ac:	6a19      	ldr	r1, [r3, #32]
 80018ae:	f241 1211 	movw	r2, #4369	; 0x1111
 80018b2:	4211      	tst	r1, r2
 80018b4:	d108      	bne.n	80018c8 <HAL_TIM_PWM_Stop+0x54>
 80018b6:	6a19      	ldr	r1, [r3, #32]
 80018b8:	f240 4244 	movw	r2, #1092	; 0x444
 80018bc:	4211      	tst	r1, r2
 80018be:	d103      	bne.n	80018c8 <HAL_TIM_PWM_Stop+0x54>
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
} 
 80018ce:	2000      	movs	r0, #0
 80018d0:	bd10      	pop	{r4, pc}
 80018d2:	bf00      	nop
 80018d4:	40010000 	.word	0x40010000

080018d8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80018d8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80018dc:	2b01      	cmp	r3, #1
{
 80018de:	b510      	push	{r4, lr}
 80018e0:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80018e4:	d018      	beq.n	8001918 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80018e6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018ea:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80018ec:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018ee:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80018f0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018f6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	4322      	orrs	r2, r4
 80018fc:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001904:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	430a      	orrs	r2, r1
 800190a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800190c:	2301      	movs	r3, #1
 800190e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001912:	2300      	movs	r3, #0
 8001914:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001918:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800191a:	bd10      	pop	{r4, pc}

0800191c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800191c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001920:	2b01      	cmp	r3, #1
 8001922:	d01f      	beq.n	8001964 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001924:	68cb      	ldr	r3, [r1, #12]
 8001926:	688a      	ldr	r2, [r1, #8]
 8001928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800192c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800192e:	684a      	ldr	r2, [r1, #4]
 8001930:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001934:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001936:	680a      	ldr	r2, [r1, #0]
 8001938:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800193c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800193e:	690a      	ldr	r2, [r1, #16]
 8001940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001944:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001946:	694a      	ldr	r2, [r1, #20]
 8001948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800194c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800194e:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001950:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001954:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001956:	6802      	ldr	r2, [r0, #0]
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800195a:	2300      	movs	r3, #0
 800195c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8001960:	4618      	mov	r0, r3
 8001962:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001964:	2002      	movs	r0, #2
}
 8001966:	4770      	bx	lr

08001968 <HAL_TIMEx_CommutationCallback>:
 8001968:	4770      	bx	lr

0800196a <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800196a:	4770      	bx	lr

0800196c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800196c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800196e:	f000 ffc7 	bl	8002900 <vTaskStartScheduler>
  
  return osOK;
}
 8001972:	2000      	movs	r0, #0
 8001974:	bd08      	pop	{r3, pc}

08001976 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001976:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001978:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 800197c:	8a02      	ldrh	r2, [r0, #16]
{
 800197e:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001980:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8001984:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8001986:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8001988:	bf14      	ite	ne
 800198a:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800198c:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800198e:	a803      	add	r0, sp, #12
 8001990:	9001      	str	r0, [sp, #4]
 8001992:	9400      	str	r4, [sp, #0]
 8001994:	4628      	mov	r0, r5
 8001996:	f000 fe77 	bl	8002688 <xTaskCreate>
 800199a:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800199c:	bf0c      	ite	eq
 800199e:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80019a0:	2000      	movne	r0, #0
}
 80019a2:	b005      	add	sp, #20
 80019a4:	bd30      	pop	{r4, r5, pc}

080019a6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80019a6:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80019a8:	f001 fa40 	bl	8002e2c <xTaskGetSchedulerState>
 80019ac:	2801      	cmp	r0, #1
 80019ae:	d003      	beq.n	80019b8 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80019b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80019b4:	f000 b906 	b.w	8001bc4 <xPortSysTickHandler>
 80019b8:	bd08      	pop	{r3, pc}

080019ba <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019ba:	f100 0308 	add.w	r3, r0, #8
 80019be:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019c4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019c6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019c8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019ca:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019cc:	6003      	str	r3, [r0, #0]
 80019ce:	4770      	bx	lr

080019d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	6103      	str	r3, [r0, #16]
 80019d4:	4770      	bx	lr

080019d6 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80019d6:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80019d8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80019e2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80019e4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80019e6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80019e8:	3301      	adds	r3, #1
 80019ea:	6003      	str	r3, [r0, #0]
 80019ec:	4770      	bx	lr

080019ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80019ee:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80019f0:	1c53      	adds	r3, r2, #1
{
 80019f2:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 80019f4:	d10a      	bne.n	8001a0c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80019f6:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80019fc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80019fe:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001a00:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001a02:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001a04:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001a06:	3301      	adds	r3, #1
 8001a08:	6003      	str	r3, [r0, #0]
 8001a0a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a0c:	f100 0308 	add.w	r3, r0, #8
 8001a10:	685c      	ldr	r4, [r3, #4]
 8001a12:	6825      	ldr	r5, [r4, #0]
 8001a14:	42aa      	cmp	r2, r5
 8001a16:	d3ef      	bcc.n	80019f8 <vListInsert+0xa>
 8001a18:	4623      	mov	r3, r4
 8001a1a:	e7f9      	b.n	8001a10 <vListInsert+0x22>

08001a1c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001a1c:	6841      	ldr	r1, [r0, #4]
 8001a1e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001a20:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001a22:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001a24:	6882      	ldr	r2, [r0, #8]
 8001a26:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001a28:	6859      	ldr	r1, [r3, #4]
 8001a2a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001a2c:	bf08      	it	eq
 8001a2e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001a30:	2200      	movs	r2, #0
 8001a32:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	3801      	subs	r0, #1
 8001a38:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001a3a:	4770      	bx	lr

08001a3c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <prvTaskExitError+0x2c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	3301      	adds	r3, #1
 8001a42:	d008      	beq.n	8001a56 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a48:	f383 8811 	msr	BASEPRI, r3
 8001a4c:	f3bf 8f6f 	isb	sy
 8001a50:	f3bf 8f4f 	dsb	sy
 8001a54:	e7fe      	b.n	8001a54 <prvTaskExitError+0x18>
 8001a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a5a:	f383 8811 	msr	BASEPRI, r3
 8001a5e:	f3bf 8f6f 	isb	sy
 8001a62:	f3bf 8f4f 	dsb	sy
 8001a66:	e7fe      	b.n	8001a66 <prvTaskExitError+0x2a>
 8001a68:	20000000 	.word	0x20000000

08001a6c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001a6c:	4806      	ldr	r0, [pc, #24]	; (8001a88 <prvPortStartFirstTask+0x1c>)
 8001a6e:	6800      	ldr	r0, [r0, #0]
 8001a70:	6800      	ldr	r0, [r0, #0]
 8001a72:	f380 8808 	msr	MSP, r0
 8001a76:	b662      	cpsie	i
 8001a78:	b661      	cpsie	f
 8001a7a:	f3bf 8f4f 	dsb	sy
 8001a7e:	f3bf 8f6f 	isb	sy
 8001a82:	df00      	svc	0
 8001a84:	bf00      	nop
 8001a86:	0000      	.short	0x0000
 8001a88:	e000ed08 	.word	0xe000ed08

08001a8c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001a8c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001a9c <vPortEnableVFP+0x10>
 8001a90:	6801      	ldr	r1, [r0, #0]
 8001a92:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001a96:	6001      	str	r1, [r0, #0]
 8001a98:	4770      	bx	lr
 8001a9a:	0000      	.short	0x0000
 8001a9c:	e000ed88 	.word	0xe000ed88

08001aa0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001aa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001aa4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001aa8:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <pxPortInitialiseStack+0x28>)
 8001aaa:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001aae:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001ab2:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001ab6:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001aba:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001abe:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001ac2:	3844      	subs	r0, #68	; 0x44
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	08001a3d 	.word	0x08001a3d
 8001acc:	00000000 	.word	0x00000000

08001ad0 <SVC_Handler>:
	__asm volatile (
 8001ad0:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <pxCurrentTCBConst2>)
 8001ad2:	6819      	ldr	r1, [r3, #0]
 8001ad4:	6808      	ldr	r0, [r1, #0]
 8001ad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ada:	f380 8809 	msr	PSP, r0
 8001ade:	f3bf 8f6f 	isb	sy
 8001ae2:	f04f 0000 	mov.w	r0, #0
 8001ae6:	f380 8811 	msr	BASEPRI, r0
 8001aea:	4770      	bx	lr
 8001aec:	f3af 8000 	nop.w

08001af0 <pxCurrentTCBConst2>:
 8001af0:	20003c44 	.word	0x20003c44

08001af4 <vPortEnterCritical>:
 8001af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af8:	f383 8811 	msr	BASEPRI, r3
 8001afc:	f3bf 8f6f 	isb	sy
 8001b00:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001b04:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <vPortEnterCritical+0x3c>)
 8001b06:	6813      	ldr	r3, [r2, #0]
 8001b08:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001b0a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001b0c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001b0e:	d10d      	bne.n	8001b2c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <vPortEnterCritical+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001b18:	d008      	beq.n	8001b2c <vPortEnterCritical+0x38>
 8001b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b1e:	f383 8811 	msr	BASEPRI, r3
 8001b22:	f3bf 8f6f 	isb	sy
 8001b26:	f3bf 8f4f 	dsb	sy
 8001b2a:	e7fe      	b.n	8001b2a <vPortEnterCritical+0x36>
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000000 	.word	0x20000000
 8001b34:	e000ed04 	.word	0xe000ed04

08001b38 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001b38:	4a08      	ldr	r2, [pc, #32]	; (8001b5c <vPortExitCritical+0x24>)
 8001b3a:	6813      	ldr	r3, [r2, #0]
 8001b3c:	b943      	cbnz	r3, 8001b50 <vPortExitCritical+0x18>
 8001b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b42:	f383 8811 	msr	BASEPRI, r3
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	f3bf 8f4f 	dsb	sy
 8001b4e:	e7fe      	b.n	8001b4e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001b50:	3b01      	subs	r3, #1
 8001b52:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001b54:	b90b      	cbnz	r3, 8001b5a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001b56:	f383 8811 	msr	BASEPRI, r3
 8001b5a:	4770      	bx	lr
 8001b5c:	20000000 	.word	0x20000000

08001b60 <PendSV_Handler>:
	__asm volatile
 8001b60:	f3ef 8009 	mrs	r0, PSP
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <pxCurrentTCBConst>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	f01e 0f10 	tst.w	lr, #16
 8001b70:	bf08      	it	eq
 8001b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b7a:	6010      	str	r0, [r2, #0]
 8001b7c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001b80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001b84:	f380 8811 	msr	BASEPRI, r0
 8001b88:	f3bf 8f4f 	dsb	sy
 8001b8c:	f3bf 8f6f 	isb	sy
 8001b90:	f001 f848 	bl	8002c24 <vTaskSwitchContext>
 8001b94:	f04f 0000 	mov.w	r0, #0
 8001b98:	f380 8811 	msr	BASEPRI, r0
 8001b9c:	bc08      	pop	{r3}
 8001b9e:	6819      	ldr	r1, [r3, #0]
 8001ba0:	6808      	ldr	r0, [r1, #0]
 8001ba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba6:	f01e 0f10 	tst.w	lr, #16
 8001baa:	bf08      	it	eq
 8001bac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001bb0:	f380 8809 	msr	PSP, r0
 8001bb4:	f3bf 8f6f 	isb	sy
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	f3af 8000 	nop.w

08001bc0 <pxCurrentTCBConst>:
 8001bc0:	20003c44 	.word	0x20003c44

08001bc4 <xPortSysTickHandler>:
{
 8001bc4:	b508      	push	{r3, lr}
	__asm volatile
 8001bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bca:	f383 8811 	msr	BASEPRI, r3
 8001bce:	f3bf 8f6f 	isb	sy
 8001bd2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001bd6:	f000 fee1 	bl	800299c <xTaskIncrementTick>
 8001bda:	b118      	cbz	r0, 8001be4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <xPortSysTickHandler+0x28>)
 8001bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001be2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001be4:	2300      	movs	r3, #0
 8001be6:	f383 8811 	msr	BASEPRI, r3
 8001bea:	bd08      	pop	{r3, pc}
 8001bec:	e000ed04 	.word	0xe000ed04

08001bf0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <vPortSetupTimerInterrupt+0x1c>)
 8001bf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <vPortSetupTimerInterrupt+0x20>)
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001c02:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <vPortSetupTimerInterrupt+0x24>)
 8001c04:	2207      	movs	r2, #7
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000004 	.word	0x20000004
 8001c10:	e000e014 	.word	0xe000e014
 8001c14:	e000e010 	.word	0xe000e010

08001c18 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001c18:	4b31      	ldr	r3, [pc, #196]	; (8001ce0 <xPortStartScheduler+0xc8>)
 8001c1a:	4a32      	ldr	r2, [pc, #200]	; (8001ce4 <xPortStartScheduler+0xcc>)
{
 8001c1c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001c1e:	6819      	ldr	r1, [r3, #0]
 8001c20:	4291      	cmp	r1, r2
 8001c22:	d108      	bne.n	8001c36 <xPortStartScheduler+0x1e>
	__asm volatile
 8001c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c28:	f383 8811 	msr	BASEPRI, r3
 8001c2c:	f3bf 8f6f 	isb	sy
 8001c30:	f3bf 8f4f 	dsb	sy
 8001c34:	e7fe      	b.n	8001c34 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b2b      	ldr	r3, [pc, #172]	; (8001ce8 <xPortStartScheduler+0xd0>)
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d108      	bne.n	8001c50 <xPortStartScheduler+0x38>
 8001c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c42:	f383 8811 	msr	BASEPRI, r3
 8001c46:	f3bf 8f6f 	isb	sy
 8001c4a:	f3bf 8f4f 	dsb	sy
 8001c4e:	e7fe      	b.n	8001c4e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001c50:	4b26      	ldr	r3, [pc, #152]	; (8001cec <xPortStartScheduler+0xd4>)
 8001c52:	781a      	ldrb	r2, [r3, #0]
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001c58:	22ff      	movs	r2, #255	; 0xff
 8001c5a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001c5c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001c5e:	4a24      	ldr	r2, [pc, #144]	; (8001cf0 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001c66:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001c6a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001c6e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001c70:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <xPortStartScheduler+0xdc>)
 8001c72:	2207      	movs	r2, #7
 8001c74:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001c76:	2100      	movs	r1, #0
 8001c78:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001c7c:	0600      	lsls	r0, r0, #24
 8001c7e:	f102 34ff 	add.w	r4, r2, #4294967295
 8001c82:	d423      	bmi.n	8001ccc <xPortStartScheduler+0xb4>
 8001c84:	b101      	cbz	r1, 8001c88 <xPortStartScheduler+0x70>
 8001c86:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001c8c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001c90:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001c92:	9b01      	ldr	r3, [sp, #4]
 8001c94:	4a15      	ldr	r2, [pc, #84]	; (8001cec <xPortStartScheduler+0xd4>)
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <xPortStartScheduler+0xe0>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001ca2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001caa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001cac:	f7ff ffa0 	bl	8001bf0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <xPortStartScheduler+0xe4>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8001cb6:	f7ff fee9 	bl	8001a8c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001cba:	4a11      	ldr	r2, [pc, #68]	; (8001d00 <xPortStartScheduler+0xe8>)
 8001cbc:	6813      	ldr	r3, [r2, #0]
 8001cbe:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001cc2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001cc4:	f7ff fed2 	bl	8001a6c <prvPortStartFirstTask>
	prvTaskExitError();
 8001cc8:	f7ff feb8 	bl	8001a3c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001ccc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001cd0:	0052      	lsls	r2, r2, #1
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	f88d 2003 	strb.w	r2, [sp, #3]
 8001cd8:	2101      	movs	r1, #1
 8001cda:	4622      	mov	r2, r4
 8001cdc:	e7cc      	b.n	8001c78 <xPortStartScheduler+0x60>
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	410fc271 	.word	0x410fc271
 8001ce8:	410fc270 	.word	0x410fc270
 8001cec:	e000e400 	.word	0xe000e400
 8001cf0:	20000024 	.word	0x20000024
 8001cf4:	20000028 	.word	0x20000028
 8001cf8:	e000ed20 	.word	0xe000ed20
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	e000ef34 	.word	0xe000ef34

08001d04 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8001d04:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001d08:	2b0f      	cmp	r3, #15
 8001d0a:	d90e      	bls.n	8001d2a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001d0c:	4a10      	ldr	r2, [pc, #64]	; (8001d50 <vPortValidateInterruptPriority+0x4c>)
 8001d0e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001d10:	4a10      	ldr	r2, [pc, #64]	; (8001d54 <vPortValidateInterruptPriority+0x50>)
 8001d12:	7812      	ldrb	r2, [r2, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d908      	bls.n	8001d2a <vPortValidateInterruptPriority+0x26>
 8001d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d1c:	f383 8811 	msr	BASEPRI, r3
 8001d20:	f3bf 8f6f 	isb	sy
 8001d24:	f3bf 8f4f 	dsb	sy
 8001d28:	e7fe      	b.n	8001d28 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001d2a:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <vPortValidateInterruptPriority+0x54>)
 8001d2c:	4a0b      	ldr	r2, [pc, #44]	; (8001d5c <vPortValidateInterruptPriority+0x58>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d908      	bls.n	8001d4c <vPortValidateInterruptPriority+0x48>
 8001d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d3e:	f383 8811 	msr	BASEPRI, r3
 8001d42:	f3bf 8f6f 	isb	sy
 8001d46:	f3bf 8f4f 	dsb	sy
 8001d4a:	e7fe      	b.n	8001d4a <vPortValidateInterruptPriority+0x46>
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000e3f0 	.word	0xe000e3f0
 8001d54:	20000024 	.word	0x20000024
 8001d58:	e000ed0c 	.word	0xe000ed0c
 8001d5c:	20000028 	.word	0x20000028

08001d60 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001d60:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <prvInsertBlockIntoFreeList+0x40>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	4282      	cmp	r2, r0
 8001d68:	d318      	bcc.n	8001d9c <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001d6a:	685c      	ldr	r4, [r3, #4]
 8001d6c:	1919      	adds	r1, r3, r4
 8001d6e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001d70:	bf01      	itttt	eq
 8001d72:	6841      	ldreq	r1, [r0, #4]
 8001d74:	4618      	moveq	r0, r3
 8001d76:	1909      	addeq	r1, r1, r4
 8001d78:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001d7a:	6844      	ldr	r4, [r0, #4]
 8001d7c:	1901      	adds	r1, r0, r4
 8001d7e:	428a      	cmp	r2, r1
 8001d80:	d107      	bne.n	8001d92 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001d82:	4908      	ldr	r1, [pc, #32]	; (8001da4 <prvInsertBlockIntoFreeList+0x44>)
 8001d84:	6809      	ldr	r1, [r1, #0]
 8001d86:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001d88:	bf1f      	itttt	ne
 8001d8a:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001d8c:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001d8e:	1909      	addne	r1, r1, r4
 8001d90:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001d92:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001d94:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001d96:	bf18      	it	ne
 8001d98:	6018      	strne	r0, [r3, #0]
 8001d9a:	bd10      	pop	{r4, pc}
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	e7e1      	b.n	8001d64 <prvInsertBlockIntoFreeList+0x4>
 8001da0:	20003c3c 	.word	0x20003c3c
 8001da4:	2000002c 	.word	0x2000002c

08001da8 <pvPortMalloc>:
{
 8001da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dac:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001dae:	f000 fde7 	bl	8002980 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001db2:	493e      	ldr	r1, [pc, #248]	; (8001eac <pvPortMalloc+0x104>)
 8001db4:	4d3e      	ldr	r5, [pc, #248]	; (8001eb0 <pvPortMalloc+0x108>)
 8001db6:	680b      	ldr	r3, [r1, #0]
 8001db8:	bb0b      	cbnz	r3, 8001dfe <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001dba:	4a3e      	ldr	r2, [pc, #248]	; (8001eb4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001dbc:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001dbe:	bf1f      	itttt	ne
 8001dc0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001dc2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001dc6:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8001dca:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001dcc:	bf14      	ite	ne
 8001dce:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001dd0:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001dd4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001dd6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001dd8:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001ddc:	4e36      	ldr	r6, [pc, #216]	; (8001eb8 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8001dde:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001de0:	2000      	movs	r0, #0
 8001de2:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001de4:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001de6:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001de8:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001dea:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001dec:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001dee:	4b33      	ldr	r3, [pc, #204]	; (8001ebc <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001df0:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001df2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <pvPortMalloc+0x118>)
 8001df6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001df8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001dfc:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001dfe:	682f      	ldr	r7, [r5, #0]
 8001e00:	4227      	tst	r7, r4
 8001e02:	d116      	bne.n	8001e32 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001e04:	2c00      	cmp	r4, #0
 8001e06:	d041      	beq.n	8001e8c <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8001e08:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001e0c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001e0e:	bf1c      	itt	ne
 8001e10:	f023 0307 	bicne.w	r3, r3, #7
 8001e14:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001e16:	b163      	cbz	r3, 8001e32 <pvPortMalloc+0x8a>
 8001e18:	4a29      	ldr	r2, [pc, #164]	; (8001ec0 <pvPortMalloc+0x118>)
 8001e1a:	6816      	ldr	r6, [r2, #0]
 8001e1c:	42b3      	cmp	r3, r6
 8001e1e:	4690      	mov	r8, r2
 8001e20:	d807      	bhi.n	8001e32 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001e22:	4a25      	ldr	r2, [pc, #148]	; (8001eb8 <pvPortMalloc+0x110>)
 8001e24:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001e26:	6868      	ldr	r0, [r5, #4]
 8001e28:	4283      	cmp	r3, r0
 8001e2a:	d804      	bhi.n	8001e36 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001e2c:	6809      	ldr	r1, [r1, #0]
 8001e2e:	428d      	cmp	r5, r1
 8001e30:	d107      	bne.n	8001e42 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001e32:	2400      	movs	r4, #0
 8001e34:	e02a      	b.n	8001e8c <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001e36:	682c      	ldr	r4, [r5, #0]
 8001e38:	2c00      	cmp	r4, #0
 8001e3a:	d0f7      	beq.n	8001e2c <pvPortMalloc+0x84>
 8001e3c:	462a      	mov	r2, r5
 8001e3e:	4625      	mov	r5, r4
 8001e40:	e7f1      	b.n	8001e26 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001e42:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001e44:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001e46:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001e48:	1ac2      	subs	r2, r0, r3
 8001e4a:	2a10      	cmp	r2, #16
 8001e4c:	d90f      	bls.n	8001e6e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001e4e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e50:	0741      	lsls	r1, r0, #29
 8001e52:	d008      	beq.n	8001e66 <pvPortMalloc+0xbe>
 8001e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e58:	f383 8811 	msr	BASEPRI, r3
 8001e5c:	f3bf 8f6f 	isb	sy
 8001e60:	f3bf 8f4f 	dsb	sy
 8001e64:	e7fe      	b.n	8001e64 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001e66:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001e68:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001e6a:	f7ff ff79 	bl	8001d60 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001e6e:	4913      	ldr	r1, [pc, #76]	; (8001ebc <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001e70:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001e72:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001e74:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001e76:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001e78:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8001e7a:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001e7e:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001e82:	bf38      	it	cc
 8001e84:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001e86:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001e88:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001e8a:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001e8c:	f000 fe18 	bl	8002ac0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e90:	0763      	lsls	r3, r4, #29
 8001e92:	d008      	beq.n	8001ea6 <pvPortMalloc+0xfe>
 8001e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e98:	f383 8811 	msr	BASEPRI, r3
 8001e9c:	f3bf 8f6f 	isb	sy
 8001ea0:	f3bf 8f4f 	dsb	sy
 8001ea4:	e7fe      	b.n	8001ea4 <pvPortMalloc+0xfc>
}
 8001ea6:	4620      	mov	r0, r4
 8001ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eac:	2000002c 	.word	0x2000002c
 8001eb0:	20003c30 	.word	0x20003c30
 8001eb4:	20000030 	.word	0x20000030
 8001eb8:	20003c3c 	.word	0x20003c3c
 8001ebc:	20003c38 	.word	0x20003c38
 8001ec0:	20003c34 	.word	0x20003c34

08001ec4 <vPortFree>:
{
 8001ec4:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	b370      	cbz	r0, 8001f28 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001eca:	4a18      	ldr	r2, [pc, #96]	; (8001f2c <vPortFree+0x68>)
 8001ecc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	4213      	tst	r3, r2
 8001ed4:	d108      	bne.n	8001ee8 <vPortFree+0x24>
 8001ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eda:	f383 8811 	msr	BASEPRI, r3
 8001ede:	f3bf 8f6f 	isb	sy
 8001ee2:	f3bf 8f4f 	dsb	sy
 8001ee6:	e7fe      	b.n	8001ee6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001ee8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001eec:	b141      	cbz	r1, 8001f00 <vPortFree+0x3c>
 8001eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ef2:	f383 8811 	msr	BASEPRI, r3
 8001ef6:	f3bf 8f6f 	isb	sy
 8001efa:	f3bf 8f4f 	dsb	sy
 8001efe:	e7fe      	b.n	8001efe <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001f00:	ea23 0302 	bic.w	r3, r3, r2
 8001f04:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001f08:	f000 fd3a 	bl	8002980 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001f0c:	4a08      	ldr	r2, [pc, #32]	; (8001f30 <vPortFree+0x6c>)
 8001f0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001f12:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001f14:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001f18:	440b      	add	r3, r1
 8001f1a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001f1c:	f7ff ff20 	bl	8001d60 <prvInsertBlockIntoFreeList>
}
 8001f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001f24:	f000 bdcc 	b.w	8002ac0 <xTaskResumeAll>
 8001f28:	bd10      	pop	{r4, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20003c30 	.word	0x20003c30
 8001f30:	20003c34 	.word	0x20003c34

08001f34 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001f34:	b570      	push	{r4, r5, r6, lr}
 8001f36:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001f38:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f3a:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8001f3c:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001f3e:	b942      	cbnz	r2, 8001f52 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001f40:	6805      	ldr	r5, [r0, #0]
 8001f42:	b99d      	cbnz	r5, 8001f6c <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001f44:	6840      	ldr	r0, [r0, #4]
 8001f46:	f000 ffc7 	bl	8002ed8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001f4a:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001f4c:	3601      	adds	r6, #1
 8001f4e:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8001f50:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001f52:	b96d      	cbnz	r5, 8001f70 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001f54:	6880      	ldr	r0, [r0, #8]
 8001f56:	f002 f8bd 	bl	80040d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001f5a:	68a3      	ldr	r3, [r4, #8]
 8001f5c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f5e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f60:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001f62:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d301      	bcc.n	8001f6c <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f68:	6823      	ldr	r3, [r4, #0]
 8001f6a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	e7ed      	b.n	8001f4c <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f70:	68c0      	ldr	r0, [r0, #12]
 8001f72:	f002 f8af 	bl	80040d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001f76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f78:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f7a:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001f7c:	425b      	negs	r3, r3
 8001f7e:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f80:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001f82:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001f84:	bf3e      	ittt	cc
 8001f86:	6862      	ldrcc	r2, [r4, #4]
 8001f88:	189b      	addcc	r3, r3, r2
 8001f8a:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001f8c:	2d02      	cmp	r5, #2
 8001f8e:	d1ed      	bne.n	8001f6c <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f90:	b10e      	cbz	r6, 8001f96 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8001f92:	3e01      	subs	r6, #1
 8001f94:	e7ea      	b.n	8001f6c <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001f96:	4630      	mov	r0, r6
 8001f98:	e7d8      	b.n	8001f4c <prvCopyDataToQueue+0x18>

08001f9a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8001fa0:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001fa2:	b162      	cbz	r2, 8001fbe <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001fa4:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001fa6:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001fa8:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001faa:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001fac:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001fae:	bf24      	itt	cs
 8001fb0:	6819      	ldrcs	r1, [r3, #0]
 8001fb2:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001fb4:	68d9      	ldr	r1, [r3, #12]
	}
}
 8001fb6:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001fba:	f002 b88b 	b.w	80040d4 <memcpy>
}
 8001fbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001fc4:	b570      	push	{r4, r5, r6, lr}
 8001fc6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001fc8:	f7ff fd94 	bl	8001af4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001fcc:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fd0:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8001fd4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	dc14      	bgt.n	8002004 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001fda:	23ff      	movs	r3, #255	; 0xff
 8001fdc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001fe0:	f7ff fdaa 	bl	8001b38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001fe4:	f7ff fd86 	bl	8001af4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001fe8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fec:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8001ff0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001ff2:	2d00      	cmp	r5, #0
 8001ff4:	dc12      	bgt.n	800201c <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001ff6:	23ff      	movs	r3, #255	; 0xff
 8001ff8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8001ffc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002000:	f7ff bd9a 	b.w	8001b38 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002004:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0e7      	beq.n	8001fda <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800200a:	4630      	mov	r0, r6
 800200c:	f000 fe7c 	bl	8002d08 <xTaskRemoveFromEventList>
 8002010:	b108      	cbz	r0, 8002016 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002012:	f000 ff05 	bl	8002e20 <vTaskMissedYield>
 8002016:	3d01      	subs	r5, #1
 8002018:	b26d      	sxtb	r5, r5
 800201a:	e7dc      	b.n	8001fd6 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800201c:	6923      	ldr	r3, [r4, #16]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0e9      	beq.n	8001ff6 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002022:	4630      	mov	r0, r6
 8002024:	f000 fe70 	bl	8002d08 <xTaskRemoveFromEventList>
 8002028:	b108      	cbz	r0, 800202e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800202a:	f000 fef9 	bl	8002e20 <vTaskMissedYield>
 800202e:	3d01      	subs	r5, #1
 8002030:	b26d      	sxtb	r5, r5
 8002032:	e7de      	b.n	8001ff2 <prvUnlockQueue+0x2e>

08002034 <xQueueGenericReset>:
{
 8002034:	b538      	push	{r3, r4, r5, lr}
 8002036:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8002038:	4604      	mov	r4, r0
 800203a:	b940      	cbnz	r0, 800204e <xQueueGenericReset+0x1a>
 800203c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002040:	f383 8811 	msr	BASEPRI, r3
 8002044:	f3bf 8f6f 	isb	sy
 8002048:	f3bf 8f4f 	dsb	sy
 800204c:	e7fe      	b.n	800204c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800204e:	f7ff fd51 	bl	8001af4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002052:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002054:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002056:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002058:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800205a:	4343      	muls	r3, r0
 800205c:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800205e:	1a1b      	subs	r3, r3, r0
 8002060:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002062:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002064:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002066:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8002068:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800206a:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800206c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002070:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002074:	b995      	cbnz	r5, 800209c <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002076:	6923      	ldr	r3, [r4, #16]
 8002078:	b163      	cbz	r3, 8002094 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800207a:	f104 0010 	add.w	r0, r4, #16
 800207e:	f000 fe43 	bl	8002d08 <xTaskRemoveFromEventList>
 8002082:	b138      	cbz	r0, 8002094 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8002084:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <xQueueGenericReset+0x7c>)
 8002086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	f3bf 8f4f 	dsb	sy
 8002090:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002094:	f7ff fd50 	bl	8001b38 <vPortExitCritical>
}
 8002098:	2001      	movs	r0, #1
 800209a:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800209c:	f104 0010 	add.w	r0, r4, #16
 80020a0:	f7ff fc8b 	bl	80019ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80020a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80020a8:	f7ff fc87 	bl	80019ba <vListInitialise>
 80020ac:	e7f2      	b.n	8002094 <xQueueGenericReset+0x60>
 80020ae:	bf00      	nop
 80020b0:	e000ed04 	.word	0xe000ed04

080020b4 <xQueueGenericCreate>:
	{
 80020b4:	b570      	push	{r4, r5, r6, lr}
 80020b6:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80020b8:	4606      	mov	r6, r0
 80020ba:	b940      	cbnz	r0, 80020ce <xQueueGenericCreate+0x1a>
 80020bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c0:	f383 8811 	msr	BASEPRI, r3
 80020c4:	f3bf 8f6f 	isb	sy
 80020c8:	f3bf 8f4f 	dsb	sy
 80020cc:	e7fe      	b.n	80020cc <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020ce:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80020d0:	3048      	adds	r0, #72	; 0x48
 80020d2:	f7ff fe69 	bl	8001da8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80020d6:	4604      	mov	r4, r0
 80020d8:	b138      	cbz	r0, 80020ea <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80020da:	b945      	cbnz	r5, 80020ee <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80020dc:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80020de:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80020e0:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80020e2:	2101      	movs	r1, #1
 80020e4:	4620      	mov	r0, r4
 80020e6:	f7ff ffa5 	bl	8002034 <xQueueGenericReset>
	}
 80020ea:	4620      	mov	r0, r4
 80020ec:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80020ee:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80020f2:	6003      	str	r3, [r0, #0]
 80020f4:	e7f3      	b.n	80020de <xQueueGenericCreate+0x2a>
	...

080020f8 <xQueueGenericSend>:
{
 80020f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80020fc:	4689      	mov	r9, r1
 80020fe:	9201      	str	r2, [sp, #4]
 8002100:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002102:	4604      	mov	r4, r0
 8002104:	b940      	cbnz	r0, 8002118 <xQueueGenericSend+0x20>
 8002106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800210a:	f383 8811 	msr	BASEPRI, r3
 800210e:	f3bf 8f6f 	isb	sy
 8002112:	f3bf 8f4f 	dsb	sy
 8002116:	e7fe      	b.n	8002116 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002118:	2900      	cmp	r1, #0
 800211a:	f040 8088 	bne.w	800222e <xQueueGenericSend+0x136>
 800211e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002120:	2b00      	cmp	r3, #0
 8002122:	f000 8084 	beq.w	800222e <xQueueGenericSend+0x136>
 8002126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800212a:	f383 8811 	msr	BASEPRI, r3
 800212e:	f3bf 8f6f 	isb	sy
 8002132:	f3bf 8f4f 	dsb	sy
 8002136:	e7fe      	b.n	8002136 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002138:	9e01      	ldr	r6, [sp, #4]
 800213a:	2e00      	cmp	r6, #0
 800213c:	f000 8082 	beq.w	8002244 <xQueueGenericSend+0x14c>
 8002140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002144:	f383 8811 	msr	BASEPRI, r3
 8002148:	f3bf 8f6f 	isb	sy
 800214c:	f3bf 8f4f 	dsb	sy
 8002150:	e7fe      	b.n	8002150 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002152:	9d01      	ldr	r5, [sp, #4]
 8002154:	b91d      	cbnz	r5, 800215e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8002156:	f7ff fcef 	bl	8001b38 <vPortExitCritical>
			return errQUEUE_FULL;
 800215a:	2000      	movs	r0, #0
 800215c:	e058      	b.n	8002210 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 800215e:	b916      	cbnz	r6, 8002166 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8002160:	a802      	add	r0, sp, #8
 8002162:	f000 fe13 	bl	8002d8c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002166:	f7ff fce7 	bl	8001b38 <vPortExitCritical>
		vTaskSuspendAll();
 800216a:	f000 fc09 	bl	8002980 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800216e:	f7ff fcc1 	bl	8001af4 <vPortEnterCritical>
 8002172:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002176:	2bff      	cmp	r3, #255	; 0xff
 8002178:	bf08      	it	eq
 800217a:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800217e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002182:	2bff      	cmp	r3, #255	; 0xff
 8002184:	bf08      	it	eq
 8002186:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800218a:	f7ff fcd5 	bl	8001b38 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800218e:	a901      	add	r1, sp, #4
 8002190:	a802      	add	r0, sp, #8
 8002192:	f000 fe0b 	bl	8002dac <xTaskCheckForTimeOut>
 8002196:	2800      	cmp	r0, #0
 8002198:	d143      	bne.n	8002222 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800219a:	f7ff fcab 	bl	8001af4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800219e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80021a0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80021a2:	f7ff fcc9 	bl	8001b38 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80021a6:	42ae      	cmp	r6, r5
 80021a8:	d135      	bne.n	8002216 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80021aa:	9901      	ldr	r1, [sp, #4]
 80021ac:	f104 0010 	add.w	r0, r4, #16
 80021b0:	f000 fd72 	bl	8002c98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80021b4:	4620      	mov	r0, r4
 80021b6:	f7ff ff05 	bl	8001fc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80021ba:	f000 fc81 	bl	8002ac0 <xTaskResumeAll>
 80021be:	b938      	cbnz	r0, 80021d0 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80021c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021c4:	f8ca 3000 	str.w	r3, [sl]
 80021c8:	f3bf 8f4f 	dsb	sy
 80021cc:	f3bf 8f6f 	isb	sy
 80021d0:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80021d2:	f7ff fc8f 	bl	8001af4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80021d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80021d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021da:	429a      	cmp	r2, r3
 80021dc:	d301      	bcc.n	80021e2 <xQueueGenericSend+0xea>
 80021de:	2f02      	cmp	r7, #2
 80021e0:	d1b7      	bne.n	8002152 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80021e2:	463a      	mov	r2, r7
 80021e4:	4649      	mov	r1, r9
 80021e6:	4620      	mov	r0, r4
 80021e8:	f7ff fea4 	bl	8001f34 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021ee:	b11b      	cbz	r3, 80021f8 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80021f4:	f000 fd88 	bl	8002d08 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80021f8:	b138      	cbz	r0, 800220a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 80021fa:	4b19      	ldr	r3, [pc, #100]	; (8002260 <xQueueGenericSend+0x168>)
 80021fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	f3bf 8f4f 	dsb	sy
 8002206:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800220a:	f7ff fc95 	bl	8001b38 <vPortExitCritical>
				return pdPASS;
 800220e:	2001      	movs	r0, #1
}
 8002210:	b004      	add	sp, #16
 8002212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002216:	4620      	mov	r0, r4
 8002218:	f7ff fed4 	bl	8001fc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800221c:	f000 fc50 	bl	8002ac0 <xTaskResumeAll>
 8002220:	e7d6      	b.n	80021d0 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8002222:	4620      	mov	r0, r4
 8002224:	f7ff fece 	bl	8001fc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002228:	f000 fc4a 	bl	8002ac0 <xTaskResumeAll>
 800222c:	e795      	b.n	800215a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800222e:	2f02      	cmp	r7, #2
 8002230:	d102      	bne.n	8002238 <xQueueGenericSend+0x140>
 8002232:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002234:	2b01      	cmp	r3, #1
 8002236:	d10a      	bne.n	800224e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002238:	f000 fdf8 	bl	8002e2c <xTaskGetSchedulerState>
 800223c:	2800      	cmp	r0, #0
 800223e:	f43f af7b 	beq.w	8002138 <xQueueGenericSend+0x40>
 8002242:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002244:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8002248:	f8df a014 	ldr.w	sl, [pc, #20]	; 8002260 <xQueueGenericSend+0x168>
 800224c:	e7c1      	b.n	80021d2 <xQueueGenericSend+0xda>
 800224e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002252:	f383 8811 	msr	BASEPRI, r3
 8002256:	f3bf 8f6f 	isb	sy
 800225a:	f3bf 8f4f 	dsb	sy
 800225e:	e7fe      	b.n	800225e <xQueueGenericSend+0x166>
 8002260:	e000ed04 	.word	0xe000ed04

08002264 <xQueueGenericSendFromISR>:
{
 8002264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002268:	4688      	mov	r8, r1
 800226a:	4691      	mov	r9, r2
 800226c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800226e:	4604      	mov	r4, r0
 8002270:	b940      	cbnz	r0, 8002284 <xQueueGenericSendFromISR+0x20>
 8002272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002276:	f383 8811 	msr	BASEPRI, r3
 800227a:	f3bf 8f6f 	isb	sy
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	e7fe      	b.n	8002282 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002284:	bb09      	cbnz	r1, 80022ca <xQueueGenericSendFromISR+0x66>
 8002286:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002288:	b1fb      	cbz	r3, 80022ca <xQueueGenericSendFromISR+0x66>
 800228a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228e:	f383 8811 	msr	BASEPRI, r3
 8002292:	f3bf 8f6f 	isb	sy
 8002296:	f3bf 8f4f 	dsb	sy
 800229a:	e7fe      	b.n	800229a <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800229c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80022a0:	f000 fd32 	bl	8002d08 <xTaskRemoveFromEventList>
 80022a4:	2800      	cmp	r0, #0
 80022a6:	d034      	beq.n	8002312 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 80022a8:	f1b9 0f00 	cmp.w	r9, #0
 80022ac:	d031      	beq.n	8002312 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80022ae:	2001      	movs	r0, #1
 80022b0:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 80022b4:	f386 8811 	msr	BASEPRI, r6
}
 80022b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80022bc:	3501      	adds	r5, #1
 80022be:	b26d      	sxtb	r5, r5
 80022c0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80022c4:	e025      	b.n	8002312 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 80022c6:	2000      	movs	r0, #0
 80022c8:	e7f4      	b.n	80022b4 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80022ca:	2f02      	cmp	r7, #2
 80022cc:	d102      	bne.n	80022d4 <xQueueGenericSendFromISR+0x70>
 80022ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d120      	bne.n	8002316 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80022d4:	f7ff fd16 	bl	8001d04 <vPortValidateInterruptPriority>
	__asm volatile
 80022d8:	f3ef 8611 	mrs	r6, BASEPRI
 80022dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e0:	f383 8811 	msr	BASEPRI, r3
 80022e4:	f3bf 8f6f 	isb	sy
 80022e8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80022ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80022ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d301      	bcc.n	80022f8 <xQueueGenericSendFromISR+0x94>
 80022f4:	2f02      	cmp	r7, #2
 80022f6:	d1e6      	bne.n	80022c6 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 80022f8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80022fc:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 80022fe:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002300:	4641      	mov	r1, r8
 8002302:	4620      	mov	r0, r4
 8002304:	f7ff fe16 	bl	8001f34 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002308:	1c6b      	adds	r3, r5, #1
 800230a:	d1d7      	bne.n	80022bc <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800230c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1c4      	bne.n	800229c <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002312:	2001      	movs	r0, #1
 8002314:	e7ce      	b.n	80022b4 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800231a:	f383 8811 	msr	BASEPRI, r3
 800231e:	f3bf 8f6f 	isb	sy
 8002322:	f3bf 8f4f 	dsb	sy
 8002326:	e7fe      	b.n	8002326 <xQueueGenericSendFromISR+0xc2>

08002328 <xQueueGiveFromISR>:
{
 8002328:	b570      	push	{r4, r5, r6, lr}
 800232a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800232c:	4604      	mov	r4, r0
 800232e:	b940      	cbnz	r0, 8002342 <xQueueGiveFromISR+0x1a>
 8002330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002334:	f383 8811 	msr	BASEPRI, r3
 8002338:	f3bf 8f6f 	isb	sy
 800233c:	f3bf 8f4f 	dsb	sy
 8002340:	e7fe      	b.n	8002340 <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 8002342:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002344:	b143      	cbz	r3, 8002358 <xQueueGiveFromISR+0x30>
 8002346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800234a:	f383 8811 	msr	BASEPRI, r3
 800234e:	f3bf 8f6f 	isb	sy
 8002352:	f3bf 8f4f 	dsb	sy
 8002356:	e7fe      	b.n	8002356 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8002358:	6803      	ldr	r3, [r0, #0]
 800235a:	b90b      	cbnz	r3, 8002360 <xQueueGiveFromISR+0x38>
 800235c:	6843      	ldr	r3, [r0, #4]
 800235e:	bb73      	cbnz	r3, 80023be <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002360:	f7ff fcd0 	bl	8001d04 <vPortValidateInterruptPriority>
	__asm volatile
 8002364:	f3ef 8611 	mrs	r6, BASEPRI
 8002368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800236c:	f383 8811 	msr	BASEPRI, r3
 8002370:	f3bf 8f6f 	isb	sy
 8002374:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002378:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 800237a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800237c:	429a      	cmp	r2, r3
 800237e:	d301      	bcc.n	8002384 <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 8002380:	2000      	movs	r0, #0
 8002382:	e014      	b.n	80023ae <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002384:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002388:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 800238a:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800238c:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	d110      	bne.n	80023b4 <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002394:	b90b      	cbnz	r3, 800239a <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 8002396:	2001      	movs	r0, #1
 8002398:	e009      	b.n	80023ae <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800239a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800239e:	f000 fcb3 	bl	8002d08 <xTaskRemoveFromEventList>
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d0f7      	beq.n	8002396 <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 80023a6:	2d00      	cmp	r5, #0
 80023a8:	d0f5      	beq.n	8002396 <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80023aa:	2001      	movs	r0, #1
 80023ac:	6028      	str	r0, [r5, #0]
	__asm volatile
 80023ae:	f386 8811 	msr	BASEPRI, r6
}
 80023b2:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80023b4:	3301      	adds	r3, #1
 80023b6:	b25b      	sxtb	r3, r3
 80023b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023bc:	e7eb      	b.n	8002396 <xQueueGiveFromISR+0x6e>
	__asm volatile
 80023be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c2:	f383 8811 	msr	BASEPRI, r3
 80023c6:	f3bf 8f6f 	isb	sy
 80023ca:	f3bf 8f4f 	dsb	sy
 80023ce:	e7fe      	b.n	80023ce <xQueueGiveFromISR+0xa6>

080023d0 <xQueueGenericReceive>:
{
 80023d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80023d4:	4688      	mov	r8, r1
 80023d6:	9201      	str	r2, [sp, #4]
 80023d8:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 80023da:	4604      	mov	r4, r0
 80023dc:	b940      	cbnz	r0, 80023f0 <xQueueGenericReceive+0x20>
 80023de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e2:	f383 8811 	msr	BASEPRI, r3
 80023e6:	f3bf 8f6f 	isb	sy
 80023ea:	f3bf 8f4f 	dsb	sy
 80023ee:	e7fe      	b.n	80023ee <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023f0:	2900      	cmp	r1, #0
 80023f2:	f040 80a5 	bne.w	8002540 <xQueueGenericReceive+0x170>
 80023f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 80a1 	beq.w	8002540 <xQueueGenericReceive+0x170>
 80023fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002402:	f383 8811 	msr	BASEPRI, r3
 8002406:	f3bf 8f6f 	isb	sy
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	e7fe      	b.n	800240e <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002410:	9e01      	ldr	r6, [sp, #4]
 8002412:	2e00      	cmp	r6, #0
 8002414:	f000 809a 	beq.w	800254c <xQueueGenericReceive+0x17c>
 8002418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800241c:	f383 8811 	msr	BASEPRI, r3
 8002420:	f3bf 8f6f 	isb	sy
 8002424:	f3bf 8f4f 	dsb	sy
 8002428:	e7fe      	b.n	8002428 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800242a:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800242c:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800242e:	2b00      	cmp	r3, #0
 8002430:	d06d      	beq.n	800250e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002432:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002436:	e05f      	b.n	80024f8 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002438:	9d01      	ldr	r5, [sp, #4]
 800243a:	b91d      	cbnz	r5, 8002444 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 800243c:	f7ff fb7c 	bl	8001b38 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002440:	4628      	mov	r0, r5
 8002442:	e067      	b.n	8002514 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8002444:	b916      	cbnz	r6, 800244c <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8002446:	a802      	add	r0, sp, #8
 8002448:	f000 fca0 	bl	8002d8c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800244c:	f7ff fb74 	bl	8001b38 <vPortExitCritical>
		vTaskSuspendAll();
 8002450:	f000 fa96 	bl	8002980 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002454:	f7ff fb4e 	bl	8001af4 <vPortEnterCritical>
 8002458:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800245c:	2bff      	cmp	r3, #255	; 0xff
 800245e:	bf08      	it	eq
 8002460:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002464:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002468:	2bff      	cmp	r3, #255	; 0xff
 800246a:	bf08      	it	eq
 800246c:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002470:	f7ff fb62 	bl	8001b38 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002474:	a901      	add	r1, sp, #4
 8002476:	a802      	add	r0, sp, #8
 8002478:	f000 fc98 	bl	8002dac <xTaskCheckForTimeOut>
 800247c:	2800      	cmp	r0, #0
 800247e:	d152      	bne.n	8002526 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8002480:	f7ff fb38 	bl	8001af4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002484:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002486:	f7ff fb57 	bl	8001b38 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800248a:	2d00      	cmp	r5, #0
 800248c:	d145      	bne.n	800251a <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	b933      	cbnz	r3, 80024a0 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8002492:	f7ff fb2f 	bl	8001af4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002496:	6860      	ldr	r0, [r4, #4]
 8002498:	f000 fcd8 	bl	8002e4c <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800249c:	f7ff fb4c 	bl	8001b38 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80024a0:	9901      	ldr	r1, [sp, #4]
 80024a2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80024a6:	f000 fbf7 	bl	8002c98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80024aa:	4620      	mov	r0, r4
 80024ac:	f7ff fd8a 	bl	8001fc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80024b0:	f000 fb06 	bl	8002ac0 <xTaskResumeAll>
 80024b4:	b938      	cbnz	r0, 80024c6 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 80024b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80024ba:	f8ca 3000 	str.w	r3, [sl]
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	f3bf 8f6f 	isb	sy
 80024c6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80024c8:	f7ff fb14 	bl	8001af4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80024cc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80024ce:	2d00      	cmp	r5, #0
 80024d0:	d0b2      	beq.n	8002438 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80024d2:	4641      	mov	r1, r8
 80024d4:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80024d6:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80024d8:	f7ff fd5f 	bl	8001f9a <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 80024dc:	f1b9 0f00 	cmp.w	r9, #0
 80024e0:	d1a3      	bne.n	800242a <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80024e2:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80024e4:	3d01      	subs	r5, #1
 80024e6:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80024e8:	b913      	cbnz	r3, 80024f0 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80024ea:	f000 fd45 	bl	8002f78 <pvTaskIncrementMutexHeldCount>
 80024ee:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024f0:	6923      	ldr	r3, [r4, #16]
 80024f2:	b163      	cbz	r3, 800250e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024f4:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024f8:	f000 fc06 	bl	8002d08 <xTaskRemoveFromEventList>
 80024fc:	b138      	cbz	r0, 800250e <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <xQueueGenericReceive+0x184>)
 8002500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002504:	601a      	str	r2, [r3, #0]
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800250e:	f7ff fb13 	bl	8001b38 <vPortExitCritical>
				return pdPASS;
 8002512:	2001      	movs	r0, #1
}
 8002514:	b004      	add	sp, #16
 8002516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800251a:	4620      	mov	r0, r4
 800251c:	f7ff fd52 	bl	8001fc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002520:	f000 face 	bl	8002ac0 <xTaskResumeAll>
 8002524:	e7cf      	b.n	80024c6 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 8002526:	4620      	mov	r0, r4
 8002528:	f7ff fd4c 	bl	8001fc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800252c:	f000 fac8 	bl	8002ac0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8002530:	f7ff fae0 	bl	8001af4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002534:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002536:	f7ff faff 	bl	8001b38 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800253a:	2d00      	cmp	r5, #0
 800253c:	d1c3      	bne.n	80024c6 <xQueueGenericReceive+0xf6>
 800253e:	e77f      	b.n	8002440 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002540:	f000 fc74 	bl	8002e2c <xTaskGetSchedulerState>
 8002544:	2800      	cmp	r0, #0
 8002546:	f43f af63 	beq.w	8002410 <xQueueGenericReceive+0x40>
 800254a:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 800254c:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 800254e:	f8df a004 	ldr.w	sl, [pc, #4]	; 8002554 <xQueueGenericReceive+0x184>
 8002552:	e7b9      	b.n	80024c8 <xQueueGenericReceive+0xf8>
 8002554:	e000ed04 	.word	0xe000ed04

08002558 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002558:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800255a:	4a07      	ldr	r2, [pc, #28]	; (8002578 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800255c:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800255e:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002562:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8002566:	b91d      	cbnz	r5, 8002570 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002568:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800256c:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800256e:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002570:	3301      	adds	r3, #1
 8002572:	2b08      	cmp	r3, #8
 8002574:	d1f3      	bne.n	800255e <vQueueAddToRegistry+0x6>
 8002576:	bd30      	pop	{r4, r5, pc}
 8002578:	20003db0 	.word	0x20003db0

0800257c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800257c:	b570      	push	{r4, r5, r6, lr}
 800257e:	4604      	mov	r4, r0
 8002580:	460d      	mov	r5, r1
 8002582:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002584:	f7ff fab6 	bl	8001af4 <vPortEnterCritical>
 8002588:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800258c:	2bff      	cmp	r3, #255	; 0xff
 800258e:	bf04      	itt	eq
 8002590:	2300      	moveq	r3, #0
 8002592:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8002596:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800259a:	2bff      	cmp	r3, #255	; 0xff
 800259c:	bf04      	itt	eq
 800259e:	2300      	moveq	r3, #0
 80025a0:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 80025a4:	f7ff fac8 	bl	8001b38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025aa:	b92b      	cbnz	r3, 80025b8 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025ac:	4632      	mov	r2, r6
 80025ae:	4629      	mov	r1, r5
 80025b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80025b4:	f000 fb8a 	bl	8002ccc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80025b8:	4620      	mov	r0, r4
	}
 80025ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80025be:	f7ff bd01 	b.w	8001fc4 <prvUnlockQueue>
	...

080025c4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80025c4:	4a06      	ldr	r2, [pc, #24]	; (80025e0 <prvResetNextTaskUnblockTime+0x1c>)
 80025c6:	6813      	ldr	r3, [r2, #0]
 80025c8:	6819      	ldr	r1, [r3, #0]
 80025ca:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <prvResetNextTaskUnblockTime+0x20>)
 80025cc:	b919      	cbnz	r1, 80025d6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80025ce:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80025da:	68d2      	ldr	r2, [r2, #12]
 80025dc:	6852      	ldr	r2, [r2, #4]
 80025de:	e7f8      	b.n	80025d2 <prvResetNextTaskUnblockTime+0xe>
 80025e0:	20003c48 	.word	0x20003c48
 80025e4:	20003d20 	.word	0x20003d20

080025e8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80025e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80025ea:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025ec:	4e1b      	ldr	r6, [pc, #108]	; (800265c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80025ee:	681d      	ldr	r5, [r3, #0]
{
 80025f0:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025f2:	6830      	ldr	r0, [r6, #0]
 80025f4:	3004      	adds	r0, #4
{
 80025f6:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025f8:	f7ff fa10 	bl	8001a1c <uxListRemove>
 80025fc:	4633      	mov	r3, r6
 80025fe:	b940      	cbnz	r0, 8002612 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002600:	6831      	ldr	r1, [r6, #0]
 8002602:	4e17      	ldr	r6, [pc, #92]	; (8002660 <prvAddCurrentTaskToDelayedList+0x78>)
 8002604:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002606:	6832      	ldr	r2, [r6, #0]
 8002608:	2001      	movs	r0, #1
 800260a:	4088      	lsls	r0, r1
 800260c:	ea22 0200 	bic.w	r2, r2, r0
 8002610:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002612:	1c62      	adds	r2, r4, #1
 8002614:	d107      	bne.n	8002626 <prvAddCurrentTaskToDelayedList+0x3e>
 8002616:	b137      	cbz	r7, 8002626 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002618:	6819      	ldr	r1, [r3, #0]
 800261a:	4812      	ldr	r0, [pc, #72]	; (8002664 <prvAddCurrentTaskToDelayedList+0x7c>)
 800261c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800261e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002622:	f7ff b9d8 	b.w	80019d6 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002626:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002628:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800262a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800262c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800262e:	d907      	bls.n	8002640 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002630:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <prvAddCurrentTaskToDelayedList+0x80>)
 8002632:	6810      	ldr	r0, [r2, #0]
 8002634:	6819      	ldr	r1, [r3, #0]
}
 8002636:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800263a:	3104      	adds	r1, #4
 800263c:	f7ff b9d7 	b.w	80019ee <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002640:	4a0a      	ldr	r2, [pc, #40]	; (800266c <prvAddCurrentTaskToDelayedList+0x84>)
 8002642:	6810      	ldr	r0, [r2, #0]
 8002644:	6819      	ldr	r1, [r3, #0]
 8002646:	3104      	adds	r1, #4
 8002648:	f7ff f9d1 	bl	80019ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800264c:	4b08      	ldr	r3, [pc, #32]	; (8002670 <prvAddCurrentTaskToDelayedList+0x88>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002652:	bf38      	it	cc
 8002654:	601c      	strcc	r4, [r3, #0]
 8002656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002658:	20003d68 	.word	0x20003d68
 800265c:	20003c44 	.word	0x20003c44
 8002660:	20003cf0 	.word	0x20003cf0
 8002664:	20003d40 	.word	0x20003d40
 8002668:	20003c4c 	.word	0x20003c4c
 800266c:	20003c48 	.word	0x20003c48
 8002670:	20003d20 	.word	0x20003d20

08002674 <prvTaskIsTaskSuspended.part.0>:
 8002674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002678:	f383 8811 	msr	BASEPRI, r3
 800267c:	f3bf 8f6f 	isb	sy
 8002680:	f3bf 8f4f 	dsb	sy
 8002684:	e7fe      	b.n	8002684 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08002688 <xTaskCreate>:
	{
 8002688:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800268c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002690:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002692:	4650      	mov	r0, sl
	{
 8002694:	460f      	mov	r7, r1
 8002696:	4699      	mov	r9, r3
 8002698:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800269a:	f7ff fb85 	bl	8001da8 <pvPortMalloc>
			if( pxStack != NULL )
 800269e:	4605      	mov	r5, r0
 80026a0:	2800      	cmp	r0, #0
 80026a2:	f000 8096 	beq.w	80027d2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80026a6:	2054      	movs	r0, #84	; 0x54
 80026a8:	f7ff fb7e 	bl	8001da8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80026ac:	4604      	mov	r4, r0
 80026ae:	2800      	cmp	r0, #0
 80026b0:	f000 808c 	beq.w	80027cc <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80026b4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80026b8:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80026ba:	4455      	add	r5, sl
 80026bc:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80026be:	f025 0a07 	bic.w	sl, r5, #7
 80026c2:	f100 0234 	add.w	r2, r0, #52	; 0x34
 80026c6:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026c8:	7859      	ldrb	r1, [r3, #1]
 80026ca:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80026ce:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80026d2:	b109      	cbz	r1, 80026d8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026d4:	42bb      	cmp	r3, r7
 80026d6:	d1f7      	bne.n	80026c8 <xTaskCreate+0x40>
 80026d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80026da:	2d06      	cmp	r5, #6
 80026dc:	bf28      	it	cs
 80026de:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026e0:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80026e4:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80026e6:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80026e8:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80026ea:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026ec:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80026f0:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80026f4:	f7ff f96c 	bl	80019d0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026f8:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80026fc:	f104 0018 	add.w	r0, r4, #24
 8002700:	f7ff f966 	bl	80019d0 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002704:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002708:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800270a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800270c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800270e:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002712:	464a      	mov	r2, r9
 8002714:	4641      	mov	r1, r8
 8002716:	4650      	mov	r0, sl
 8002718:	f7ff f9c2 	bl	8001aa0 <pxPortInitialiseStack>
 800271c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800271e:	b106      	cbz	r6, 8002722 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002720:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002722:	f7ff f9e7 	bl	8001af4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8002726:	4b32      	ldr	r3, [pc, #200]	; (80027f0 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8002728:	4e32      	ldr	r6, [pc, #200]	; (80027f4 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8002820 <xTaskCreate+0x198>
 8002730:	3201      	adds	r2, #1
 8002732:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002734:	6835      	ldr	r5, [r6, #0]
 8002736:	2d00      	cmp	r5, #0
 8002738:	d14e      	bne.n	80027d8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800273a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d11d      	bne.n	800277e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002742:	eb08 0005 	add.w	r0, r8, r5
 8002746:	3514      	adds	r5, #20
 8002748:	f7ff f937 	bl	80019ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800274c:	2d8c      	cmp	r5, #140	; 0x8c
 800274e:	d1f8      	bne.n	8002742 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002750:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002824 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8002754:	4d28      	ldr	r5, [pc, #160]	; (80027f8 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8002756:	4648      	mov	r0, r9
 8002758:	f7ff f92f 	bl	80019ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800275c:	4628      	mov	r0, r5
 800275e:	f7ff f92c 	bl	80019ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002762:	4826      	ldr	r0, [pc, #152]	; (80027fc <xTaskCreate+0x174>)
 8002764:	f7ff f929 	bl	80019ba <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002768:	4825      	ldr	r0, [pc, #148]	; (8002800 <xTaskCreate+0x178>)
 800276a:	f7ff f926 	bl	80019ba <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800276e:	4825      	ldr	r0, [pc, #148]	; (8002804 <xTaskCreate+0x17c>)
 8002770:	f7ff f923 	bl	80019ba <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002774:	4b24      	ldr	r3, [pc, #144]	; (8002808 <xTaskCreate+0x180>)
 8002776:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800277a:	4b24      	ldr	r3, [pc, #144]	; (800280c <xTaskCreate+0x184>)
 800277c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800277e:	4a24      	ldr	r2, [pc, #144]	; (8002810 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8002780:	4924      	ldr	r1, [pc, #144]	; (8002814 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8002782:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002784:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8002786:	3301      	adds	r3, #1
 8002788:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800278a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800278c:	2501      	movs	r5, #1
 800278e:	fa05 f302 	lsl.w	r3, r5, r2
 8002792:	4303      	orrs	r3, r0
 8002794:	2014      	movs	r0, #20
 8002796:	600b      	str	r3, [r1, #0]
 8002798:	fb00 8002 	mla	r0, r0, r2, r8
 800279c:	4639      	mov	r1, r7
 800279e:	f7ff f91a 	bl	80019d6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80027a2:	f7ff f9c9 	bl	8001b38 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80027a6:	4b1c      	ldr	r3, [pc, #112]	; (8002818 <xTaskCreate+0x190>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b163      	cbz	r3, 80027c6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80027ac:	6833      	ldr	r3, [r6, #0]
 80027ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d207      	bcs.n	80027c6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80027b6:	4b19      	ldr	r3, [pc, #100]	; (800281c <xTaskCreate+0x194>)
 80027b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	f3bf 8f4f 	dsb	sy
 80027c2:	f3bf 8f6f 	isb	sy
	}
 80027c6:	4628      	mov	r0, r5
 80027c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 80027cc:	4628      	mov	r0, r5
 80027ce:	f7ff fb79 	bl	8001ec4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027d2:	f04f 35ff 	mov.w	r5, #4294967295
 80027d6:	e7f6      	b.n	80027c6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80027d8:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <xTaskCreate+0x190>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1ce      	bne.n	800277e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027e0:	6833      	ldr	r3, [r6, #0]
 80027e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027e6:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80027e8:	bf98      	it	ls
 80027ea:	6034      	strls	r4, [r6, #0]
 80027ec:	e7c7      	b.n	800277e <xTaskCreate+0xf6>
 80027ee:	bf00      	nop
 80027f0:	20003cdc 	.word	0x20003cdc
 80027f4:	20003c44 	.word	0x20003c44
 80027f8:	20003d08 	.word	0x20003d08
 80027fc:	20003d28 	.word	0x20003d28
 8002800:	20003d54 	.word	0x20003d54
 8002804:	20003d40 	.word	0x20003d40
 8002808:	20003c48 	.word	0x20003c48
 800280c:	20003c4c 	.word	0x20003c4c
 8002810:	20003cec 	.word	0x20003cec
 8002814:	20003cf0 	.word	0x20003cf0
 8002818:	20003d3c 	.word	0x20003d3c
 800281c:	e000ed04 	.word	0xe000ed04
 8002820:	20003c50 	.word	0x20003c50
 8002824:	20003cf4 	.word	0x20003cf4

08002828 <vTaskDelete>:
	{
 8002828:	b570      	push	{r4, r5, r6, lr}
 800282a:	4604      	mov	r4, r0
 800282c:	4d2a      	ldr	r5, [pc, #168]	; (80028d8 <vTaskDelete+0xb0>)
		taskENTER_CRITICAL();
 800282e:	f7ff f961 	bl	8001af4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002832:	b904      	cbnz	r4, 8002836 <vTaskDelete+0xe>
 8002834:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002836:	1d26      	adds	r6, r4, #4
 8002838:	4630      	mov	r0, r6
 800283a:	f7ff f8ef 	bl	8001a1c <uxListRemove>
 800283e:	b960      	cbnz	r0, 800285a <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002840:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002842:	4b26      	ldr	r3, [pc, #152]	; (80028dc <vTaskDelete+0xb4>)
 8002844:	2114      	movs	r1, #20
 8002846:	4341      	muls	r1, r0
 8002848:	585b      	ldr	r3, [r3, r1]
 800284a:	b933      	cbnz	r3, 800285a <vTaskDelete+0x32>
 800284c:	4924      	ldr	r1, [pc, #144]	; (80028e0 <vTaskDelete+0xb8>)
 800284e:	2201      	movs	r2, #1
 8002850:	680b      	ldr	r3, [r1, #0]
 8002852:	4082      	lsls	r2, r0
 8002854:	ea23 0302 	bic.w	r3, r3, r2
 8002858:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800285a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800285c:	b11b      	cbz	r3, 8002866 <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800285e:	f104 0018 	add.w	r0, r4, #24
 8002862:	f7ff f8db 	bl	8001a1c <uxListRemove>
			uxTaskNumber++;
 8002866:	4a1f      	ldr	r2, [pc, #124]	; (80028e4 <vTaskDelete+0xbc>)
 8002868:	6813      	ldr	r3, [r2, #0]
 800286a:	3301      	adds	r3, #1
 800286c:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 800286e:	682b      	ldr	r3, [r5, #0]
 8002870:	429c      	cmp	r4, r3
 8002872:	d11b      	bne.n	80028ac <vTaskDelete+0x84>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002874:	4631      	mov	r1, r6
 8002876:	481c      	ldr	r0, [pc, #112]	; (80028e8 <vTaskDelete+0xc0>)
 8002878:	f7ff f8ad 	bl	80019d6 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 800287c:	4a1b      	ldr	r2, [pc, #108]	; (80028ec <vTaskDelete+0xc4>)
 800287e:	6813      	ldr	r3, [r2, #0]
 8002880:	3301      	adds	r3, #1
 8002882:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 8002884:	f7ff f958 	bl	8001b38 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8002888:	4b19      	ldr	r3, [pc, #100]	; (80028f0 <vTaskDelete+0xc8>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	b31b      	cbz	r3, 80028d6 <vTaskDelete+0xae>
			if( pxTCB == pxCurrentTCB )
 800288e:	682b      	ldr	r3, [r5, #0]
 8002890:	429c      	cmp	r4, r3
 8002892:	d120      	bne.n	80028d6 <vTaskDelete+0xae>
				configASSERT( uxSchedulerSuspended == 0 );
 8002894:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <vTaskDelete+0xcc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	b1ab      	cbz	r3, 80028c6 <vTaskDelete+0x9e>
 800289a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289e:	f383 8811 	msr	BASEPRI, r3
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	e7fe      	b.n	80028aa <vTaskDelete+0x82>
				--uxCurrentNumberOfTasks;
 80028ac:	4a12      	ldr	r2, [pc, #72]	; (80028f8 <vTaskDelete+0xd0>)
			vPortFree( pxTCB->pxStack );
 80028ae:	6b20      	ldr	r0, [r4, #48]	; 0x30
				--uxCurrentNumberOfTasks;
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	3b01      	subs	r3, #1
 80028b4:	6013      	str	r3, [r2, #0]
			vPortFree( pxTCB->pxStack );
 80028b6:	f7ff fb05 	bl	8001ec4 <vPortFree>
			vPortFree( pxTCB );
 80028ba:	4620      	mov	r0, r4
 80028bc:	f7ff fb02 	bl	8001ec4 <vPortFree>
				prvResetNextTaskUnblockTime();
 80028c0:	f7ff fe80 	bl	80025c4 <prvResetNextTaskUnblockTime>
 80028c4:	e7de      	b.n	8002884 <vTaskDelete+0x5c>
				portYIELD_WITHIN_API();
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <vTaskDelete+0xd4>)
 80028c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	f3bf 8f4f 	dsb	sy
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	bd70      	pop	{r4, r5, r6, pc}
 80028d8:	20003c44 	.word	0x20003c44
 80028dc:	20003c50 	.word	0x20003c50
 80028e0:	20003cf0 	.word	0x20003cf0
 80028e4:	20003cec 	.word	0x20003cec
 80028e8:	20003d54 	.word	0x20003d54
 80028ec:	20003ce0 	.word	0x20003ce0
 80028f0:	20003d3c 	.word	0x20003d3c
 80028f4:	20003ce8 	.word	0x20003ce8
 80028f8:	20003cdc 	.word	0x20003cdc
 80028fc:	e000ed04 	.word	0xe000ed04

08002900 <vTaskStartScheduler>:
{
 8002900:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8002902:	4b19      	ldr	r3, [pc, #100]	; (8002968 <vTaskStartScheduler+0x68>)
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	2400      	movs	r4, #0
 8002908:	9400      	str	r4, [sp, #0]
 800290a:	4623      	mov	r3, r4
 800290c:	2280      	movs	r2, #128	; 0x80
 800290e:	4917      	ldr	r1, [pc, #92]	; (800296c <vTaskStartScheduler+0x6c>)
 8002910:	4817      	ldr	r0, [pc, #92]	; (8002970 <vTaskStartScheduler+0x70>)
 8002912:	f7ff feb9 	bl	8002688 <xTaskCreate>
		if( xReturn == pdPASS )
 8002916:	2801      	cmp	r0, #1
 8002918:	d118      	bne.n	800294c <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 800291a:	f000 fb83 	bl	8003024 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800291e:	2801      	cmp	r0, #1
 8002920:	d114      	bne.n	800294c <vTaskStartScheduler+0x4c>
 8002922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002926:	f383 8811 	msr	BASEPRI, r3
 800292a:	f3bf 8f6f 	isb	sy
 800292e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <vTaskStartScheduler+0x74>)
 8002934:	f04f 32ff 	mov.w	r2, #4294967295
 8002938:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800293a:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <vTaskStartScheduler+0x78>)
 800293c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800293e:	4b0f      	ldr	r3, [pc, #60]	; (800297c <vTaskStartScheduler+0x7c>)
 8002940:	601c      	str	r4, [r3, #0]
}
 8002942:	b002      	add	sp, #8
 8002944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002948:	f7ff b966 	b.w	8001c18 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800294c:	3001      	adds	r0, #1
 800294e:	d108      	bne.n	8002962 <vTaskStartScheduler+0x62>
 8002950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002954:	f383 8811 	msr	BASEPRI, r3
 8002958:	f3bf 8f6f 	isb	sy
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	e7fe      	b.n	8002960 <vTaskStartScheduler+0x60>
}
 8002962:	b002      	add	sp, #8
 8002964:	bd10      	pop	{r4, pc}
 8002966:	bf00      	nop
 8002968:	20003d1c 	.word	0x20003d1c
 800296c:	08004154 	.word	0x08004154
 8002970:	08002bb1 	.word	0x08002bb1
 8002974:	20003d20 	.word	0x20003d20
 8002978:	20003d3c 	.word	0x20003d3c
 800297c:	20003d68 	.word	0x20003d68

08002980 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002980:	4a02      	ldr	r2, [pc, #8]	; (800298c <vTaskSuspendAll+0xc>)
 8002982:	6813      	ldr	r3, [r2, #0]
 8002984:	3301      	adds	r3, #1
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	20003ce8 	.word	0x20003ce8

08002990 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002990:	4b01      	ldr	r3, [pc, #4]	; (8002998 <xTaskGetTickCount+0x8>)
 8002992:	6818      	ldr	r0, [r3, #0]
}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20003d68 	.word	0x20003d68

0800299c <xTaskIncrementTick>:
{
 800299c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029a0:	4b3c      	ldr	r3, [pc, #240]	; (8002a94 <xTaskIncrementTick+0xf8>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d153      	bne.n	8002a50 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80029a8:	4b3b      	ldr	r3, [pc, #236]	; (8002a98 <xTaskIncrementTick+0xfc>)
 80029aa:	681c      	ldr	r4, [r3, #0]
 80029ac:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80029ae:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80029b0:	b9bc      	cbnz	r4, 80029e2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80029b2:	4b3a      	ldr	r3, [pc, #232]	; (8002a9c <xTaskIncrementTick+0x100>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	b142      	cbz	r2, 80029cc <xTaskIncrementTick+0x30>
 80029ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	e7fe      	b.n	80029ca <xTaskIncrementTick+0x2e>
 80029cc:	4a34      	ldr	r2, [pc, #208]	; (8002aa0 <xTaskIncrementTick+0x104>)
 80029ce:	6819      	ldr	r1, [r3, #0]
 80029d0:	6810      	ldr	r0, [r2, #0]
 80029d2:	6018      	str	r0, [r3, #0]
 80029d4:	6011      	str	r1, [r2, #0]
 80029d6:	4a33      	ldr	r2, [pc, #204]	; (8002aa4 <xTaskIncrementTick+0x108>)
 80029d8:	6813      	ldr	r3, [r2, #0]
 80029da:	3301      	adds	r3, #1
 80029dc:	6013      	str	r3, [r2, #0]
 80029de:	f7ff fdf1 	bl	80025c4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80029e2:	4d31      	ldr	r5, [pc, #196]	; (8002aa8 <xTaskIncrementTick+0x10c>)
 80029e4:	4f31      	ldr	r7, [pc, #196]	; (8002aac <xTaskIncrementTick+0x110>)
 80029e6:	682b      	ldr	r3, [r5, #0]
 80029e8:	429c      	cmp	r4, r3
 80029ea:	f04f 0b00 	mov.w	fp, #0
 80029ee:	d33e      	bcc.n	8002a6e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029f0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8002a9c <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80029f4:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8002abc <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029f8:	f8d8 2000 	ldr.w	r2, [r8]
 80029fc:	6812      	ldr	r2, [r2, #0]
 80029fe:	bb72      	cbnz	r2, 8002a5e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a00:	f04f 32ff 	mov.w	r2, #4294967295
 8002a04:	602a      	str	r2, [r5, #0]
					break;
 8002a06:	e032      	b.n	8002a6e <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a08:	f106 0a04 	add.w	sl, r6, #4
 8002a0c:	4650      	mov	r0, sl
 8002a0e:	f7ff f805 	bl	8001a1c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a12:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002a14:	b119      	cbz	r1, 8002a1e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a16:	f106 0018 	add.w	r0, r6, #24
 8002a1a:	f7fe ffff 	bl	8001a1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a1e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002a20:	f8d9 3000 	ldr.w	r3, [r9]
 8002a24:	2201      	movs	r2, #1
 8002a26:	fa02 f100 	lsl.w	r1, r2, r0
 8002a2a:	4319      	orrs	r1, r3
 8002a2c:	4b20      	ldr	r3, [pc, #128]	; (8002ab0 <xTaskIncrementTick+0x114>)
 8002a2e:	f8c9 1000 	str.w	r1, [r9]
 8002a32:	f04f 0e14 	mov.w	lr, #20
 8002a36:	4651      	mov	r1, sl
 8002a38:	fb0e 3000 	mla	r0, lr, r0, r3
 8002a3c:	f7fe ffcb 	bl	80019d6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a40:	6838      	ldr	r0, [r7, #0]
 8002a42:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002a44:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002a46:	4291      	cmp	r1, r2
 8002a48:	bf28      	it	cs
 8002a4a:	f04f 0b01 	movcs.w	fp, #1
 8002a4e:	e7d3      	b.n	80029f8 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002a50:	4a18      	ldr	r2, [pc, #96]	; (8002ab4 <xTaskIncrementTick+0x118>)
 8002a52:	6813      	ldr	r3, [r2, #0]
 8002a54:	3301      	adds	r3, #1
 8002a56:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002a58:	f04f 0b00 	mov.w	fp, #0
 8002a5c:	e011      	b.n	8002a82 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002a5e:	f8d8 2000 	ldr.w	r2, [r8]
 8002a62:	68d2      	ldr	r2, [r2, #12]
 8002a64:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a66:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002a68:	428c      	cmp	r4, r1
 8002a6a:	d2cd      	bcs.n	8002a08 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002a6c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <xTaskIncrementTick+0x114>)
 8002a72:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002a74:	2214      	movs	r2, #20
 8002a76:	434a      	muls	r2, r1
 8002a78:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002a7a:	2a02      	cmp	r2, #2
 8002a7c:	bf28      	it	cs
 8002a7e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002a82:	4a0d      	ldr	r2, [pc, #52]	; (8002ab8 <xTaskIncrementTick+0x11c>)
 8002a84:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002a86:	2a00      	cmp	r2, #0
 8002a88:	bf18      	it	ne
 8002a8a:	f04f 0b01 	movne.w	fp, #1
}
 8002a8e:	4658      	mov	r0, fp
 8002a90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a94:	20003ce8 	.word	0x20003ce8
 8002a98:	20003d68 	.word	0x20003d68
 8002a9c:	20003c48 	.word	0x20003c48
 8002aa0:	20003c4c 	.word	0x20003c4c
 8002aa4:	20003d24 	.word	0x20003d24
 8002aa8:	20003d20 	.word	0x20003d20
 8002aac:	20003c44 	.word	0x20003c44
 8002ab0:	20003c50 	.word	0x20003c50
 8002ab4:	20003ce4 	.word	0x20003ce4
 8002ab8:	20003d6c 	.word	0x20003d6c
 8002abc:	20003cf0 	.word	0x20003cf0

08002ac0 <xTaskResumeAll>:
{
 8002ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002ac4:	4c31      	ldr	r4, [pc, #196]	; (8002b8c <xTaskResumeAll+0xcc>)
 8002ac6:	6823      	ldr	r3, [r4, #0]
 8002ac8:	b943      	cbnz	r3, 8002adc <xTaskResumeAll+0x1c>
 8002aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ace:	f383 8811 	msr	BASEPRI, r3
 8002ad2:	f3bf 8f6f 	isb	sy
 8002ad6:	f3bf 8f4f 	dsb	sy
 8002ada:	e7fe      	b.n	8002ada <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002adc:	f7ff f80a 	bl	8001af4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ae6:	6824      	ldr	r4, [r4, #0]
 8002ae8:	b12c      	cbz	r4, 8002af6 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002aea:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002aec:	f7ff f824 	bl	8001b38 <vPortExitCritical>
}
 8002af0:	4620      	mov	r0, r4
 8002af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002af6:	4b26      	ldr	r3, [pc, #152]	; (8002b90 <xTaskResumeAll+0xd0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f5      	beq.n	8002aea <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002afe:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002ba8 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8002b02:	4f24      	ldr	r7, [pc, #144]	; (8002b94 <xTaskResumeAll+0xd4>)
 8002b04:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002bac <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b08:	f8d9 3000 	ldr.w	r3, [r9]
 8002b0c:	b9e3      	cbnz	r3, 8002b48 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8002b0e:	b10c      	cbz	r4, 8002b14 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002b10:	f7ff fd58 	bl	80025c4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002b14:	4d20      	ldr	r5, [pc, #128]	; (8002b98 <xTaskResumeAll+0xd8>)
 8002b16:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002b18:	b144      	cbz	r4, 8002b2c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8002b1a:	4e20      	ldr	r6, [pc, #128]	; (8002b9c <xTaskResumeAll+0xdc>)
 8002b1c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002b1e:	f7ff ff3d 	bl	800299c <xTaskIncrementTick>
 8002b22:	b100      	cbz	r0, 8002b26 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002b24:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002b26:	3c01      	subs	r4, #1
 8002b28:	d1f9      	bne.n	8002b1e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8002b2a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	; (8002b9c <xTaskResumeAll+0xdc>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0da      	beq.n	8002aea <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002b34:	4b1a      	ldr	r3, [pc, #104]	; (8002ba0 <xTaskResumeAll+0xe0>)
 8002b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002b44:	2401      	movs	r4, #1
 8002b46:	e7d1      	b.n	8002aec <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002b48:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002b4c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b4e:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b50:	f104 0018 	add.w	r0, r4, #24
 8002b54:	f7fe ff62 	bl	8001a1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b58:	4630      	mov	r0, r6
 8002b5a:	f7fe ff5f 	bl	8001a1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002b5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b60:	6839      	ldr	r1, [r7, #0]
 8002b62:	2501      	movs	r5, #1
 8002b64:	fa05 f302 	lsl.w	r3, r5, r2
 8002b68:	2014      	movs	r0, #20
 8002b6a:	430b      	orrs	r3, r1
 8002b6c:	fb00 8002 	mla	r0, r0, r2, r8
 8002b70:	4631      	mov	r1, r6
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	f7fe ff2f 	bl	80019d6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b78:	4b0a      	ldr	r3, [pc, #40]	; (8002ba4 <xTaskResumeAll+0xe4>)
 8002b7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8002b82:	bf24      	itt	cs
 8002b84:	4b05      	ldrcs	r3, [pc, #20]	; (8002b9c <xTaskResumeAll+0xdc>)
 8002b86:	601d      	strcs	r5, [r3, #0]
 8002b88:	e7be      	b.n	8002b08 <xTaskResumeAll+0x48>
 8002b8a:	bf00      	nop
 8002b8c:	20003ce8 	.word	0x20003ce8
 8002b90:	20003cdc 	.word	0x20003cdc
 8002b94:	20003cf0 	.word	0x20003cf0
 8002b98:	20003ce4 	.word	0x20003ce4
 8002b9c:	20003d6c 	.word	0x20003d6c
 8002ba0:	e000ed04 	.word	0xe000ed04
 8002ba4:	20003c44 	.word	0x20003c44
 8002ba8:	20003d28 	.word	0x20003d28
 8002bac:	20003c50 	.word	0x20003c50

08002bb0 <prvIdleTask>:
{
 8002bb0:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002bb2:	4e17      	ldr	r6, [pc, #92]	; (8002c10 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002bb4:	4c17      	ldr	r4, [pc, #92]	; (8002c14 <prvIdleTask+0x64>)
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	b963      	cbnz	r3, 8002bd4 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002bba:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <prvIdleTask+0x68>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d9f8      	bls.n	8002bb4 <prvIdleTask+0x4>
				taskYIELD();
 8002bc2:	4b16      	ldr	r3, [pc, #88]	; (8002c1c <prvIdleTask+0x6c>)
 8002bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	f3bf 8f4f 	dsb	sy
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	e7ef      	b.n	8002bb4 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8002bd4:	f7ff fed4 	bl	8002980 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002bd8:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8002bda:	f7ff ff71 	bl	8002ac0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8002bde:	2d00      	cmp	r5, #0
 8002be0:	d0e9      	beq.n	8002bb6 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8002be2:	f7fe ff87 	bl	8001af4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002be6:	68f3      	ldr	r3, [r6, #12]
 8002be8:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bea:	1d28      	adds	r0, r5, #4
 8002bec:	f7fe ff16 	bl	8001a1c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002bf0:	4a0b      	ldr	r2, [pc, #44]	; (8002c20 <prvIdleTask+0x70>)
 8002bf2:	6813      	ldr	r3, [r2, #0]
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002bf8:	6823      	ldr	r3, [r4, #0]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8002bfe:	f7fe ff9b 	bl	8001b38 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002c02:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002c04:	f7ff f95e 	bl	8001ec4 <vPortFree>
			vPortFree( pxTCB );
 8002c08:	4628      	mov	r0, r5
 8002c0a:	f7ff f95b 	bl	8001ec4 <vPortFree>
 8002c0e:	e7d2      	b.n	8002bb6 <prvIdleTask+0x6>
 8002c10:	20003d54 	.word	0x20003d54
 8002c14:	20003ce0 	.word	0x20003ce0
 8002c18:	20003c50 	.word	0x20003c50
 8002c1c:	e000ed04 	.word	0xe000ed04
 8002c20:	20003cdc 	.word	0x20003cdc

08002c24 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c24:	4b17      	ldr	r3, [pc, #92]	; (8002c84 <vTaskSwitchContext+0x60>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <vTaskSwitchContext+0x64>)
{
 8002c2a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c2c:	b112      	cbz	r2, 8002c34 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002c2e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002c34:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <vTaskSwitchContext+0x68>)
 8002c38:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002c3a:	fab3 f383 	clz	r3, r3
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	f1c3 031f 	rsb	r3, r3, #31
 8002c44:	2214      	movs	r2, #20
 8002c46:	4912      	ldr	r1, [pc, #72]	; (8002c90 <vTaskSwitchContext+0x6c>)
 8002c48:	435a      	muls	r2, r3
 8002c4a:	1888      	adds	r0, r1, r2
 8002c4c:	588c      	ldr	r4, [r1, r2]
 8002c4e:	b944      	cbnz	r4, 8002c62 <vTaskSwitchContext+0x3e>
	__asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	e7fe      	b.n	8002c60 <vTaskSwitchContext+0x3c>
 8002c62:	6844      	ldr	r4, [r0, #4]
 8002c64:	3208      	adds	r2, #8
 8002c66:	6864      	ldr	r4, [r4, #4]
 8002c68:	6044      	str	r4, [r0, #4]
 8002c6a:	440a      	add	r2, r1
 8002c6c:	4294      	cmp	r4, r2
 8002c6e:	bf04      	itt	eq
 8002c70:	6862      	ldreq	r2, [r4, #4]
 8002c72:	6042      	streq	r2, [r0, #4]
 8002c74:	2214      	movs	r2, #20
 8002c76:	fb02 1303 	mla	r3, r2, r3, r1
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <vTaskSwitchContext+0x70>)
 8002c80:	e7d6      	b.n	8002c30 <vTaskSwitchContext+0xc>
 8002c82:	bf00      	nop
 8002c84:	20003ce8 	.word	0x20003ce8
 8002c88:	20003d6c 	.word	0x20003d6c
 8002c8c:	20003cf0 	.word	0x20003cf0
 8002c90:	20003c50 	.word	0x20003c50
 8002c94:	20003c44 	.word	0x20003c44

08002c98 <vTaskPlaceOnEventList>:
{
 8002c98:	b510      	push	{r4, lr}
 8002c9a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002c9c:	b940      	cbnz	r0, 8002cb0 <vTaskPlaceOnEventList+0x18>
 8002c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca2:	f383 8811 	msr	BASEPRI, r3
 8002ca6:	f3bf 8f6f 	isb	sy
 8002caa:	f3bf 8f4f 	dsb	sy
 8002cae:	e7fe      	b.n	8002cae <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002cb0:	4b05      	ldr	r3, [pc, #20]	; (8002cc8 <vTaskPlaceOnEventList+0x30>)
 8002cb2:	6819      	ldr	r1, [r3, #0]
 8002cb4:	3118      	adds	r1, #24
 8002cb6:	f7fe fe9a 	bl	80019ee <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002cba:	4620      	mov	r0, r4
 8002cbc:	2101      	movs	r1, #1
}
 8002cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002cc2:	f7ff bc91 	b.w	80025e8 <prvAddCurrentTaskToDelayedList>
 8002cc6:	bf00      	nop
 8002cc8:	20003c44 	.word	0x20003c44

08002ccc <vTaskPlaceOnEventListRestricted>:
	{
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	460d      	mov	r5, r1
 8002cd0:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8002cd2:	b940      	cbnz	r0, 8002ce6 <vTaskPlaceOnEventListRestricted+0x1a>
 8002cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	e7fe      	b.n	8002ce4 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002ce6:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <vTaskPlaceOnEventListRestricted+0x38>)
 8002ce8:	6819      	ldr	r1, [r3, #0]
 8002cea:	3118      	adds	r1, #24
 8002cec:	f7fe fe73 	bl	80019d6 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8002cf0:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	bf0c      	ite	eq
 8002cf6:	4628      	moveq	r0, r5
 8002cf8:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8002cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002d00:	f7ff bc72 	b.w	80025e8 <prvAddCurrentTaskToDelayedList>
 8002d04:	20003c44 	.word	0x20003c44

08002d08 <xTaskRemoveFromEventList>:
{
 8002d08:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002d0a:	68c3      	ldr	r3, [r0, #12]
 8002d0c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002d0e:	b944      	cbnz	r4, 8002d22 <xTaskRemoveFromEventList+0x1a>
 8002d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	e7fe      	b.n	8002d20 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002d22:	f104 0518 	add.w	r5, r4, #24
 8002d26:	4628      	mov	r0, r5
 8002d28:	f7fe fe78 	bl	8001a1c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d2c:	4b11      	ldr	r3, [pc, #68]	; (8002d74 <xTaskRemoveFromEventList+0x6c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	b9e3      	cbnz	r3, 8002d6c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d32:	1d25      	adds	r5, r4, #4
 8002d34:	4628      	mov	r0, r5
 8002d36:	f7fe fe71 	bl	8001a1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002d3a:	490f      	ldr	r1, [pc, #60]	; (8002d78 <xTaskRemoveFromEventList+0x70>)
 8002d3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d3e:	6808      	ldr	r0, [r1, #0]
 8002d40:	2301      	movs	r3, #1
 8002d42:	4093      	lsls	r3, r2
 8002d44:	4303      	orrs	r3, r0
 8002d46:	600b      	str	r3, [r1, #0]
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <xTaskRemoveFromEventList+0x74>)
 8002d4a:	2014      	movs	r0, #20
 8002d4c:	4629      	mov	r1, r5
 8002d4e:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d52:	f7fe fe40 	bl	80019d6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <xTaskRemoveFromEventList+0x78>)
 8002d58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8002d60:	bf83      	ittte	hi
 8002d62:	4b08      	ldrhi	r3, [pc, #32]	; (8002d84 <xTaskRemoveFromEventList+0x7c>)
 8002d64:	2001      	movhi	r0, #1
 8002d66:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8002d68:	2000      	movls	r0, #0
}
 8002d6a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	4806      	ldr	r0, [pc, #24]	; (8002d88 <xTaskRemoveFromEventList+0x80>)
 8002d70:	e7ef      	b.n	8002d52 <xTaskRemoveFromEventList+0x4a>
 8002d72:	bf00      	nop
 8002d74:	20003ce8 	.word	0x20003ce8
 8002d78:	20003cf0 	.word	0x20003cf0
 8002d7c:	20003c50 	.word	0x20003c50
 8002d80:	20003c44 	.word	0x20003c44
 8002d84:	20003d6c 	.word	0x20003d6c
 8002d88:	20003d28 	.word	0x20003d28

08002d8c <vTaskSetTimeOutState>:
{
 8002d8c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8002d8e:	b908      	cbnz	r0, 8002d94 <vTaskSetTimeOutState+0x8>
 8002d90:	f7ff fc70 	bl	8002674 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002d94:	4b03      	ldr	r3, [pc, #12]	; (8002da4 <vTaskSetTimeOutState+0x18>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002d9a:	4b03      	ldr	r3, [pc, #12]	; (8002da8 <vTaskSetTimeOutState+0x1c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6043      	str	r3, [r0, #4]
 8002da0:	bd08      	pop	{r3, pc}
 8002da2:	bf00      	nop
 8002da4:	20003d24 	.word	0x20003d24
 8002da8:	20003d68 	.word	0x20003d68

08002dac <xTaskCheckForTimeOut>:
{
 8002dac:	b538      	push	{r3, r4, r5, lr}
 8002dae:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8002db0:	4604      	mov	r4, r0
 8002db2:	b940      	cbnz	r0, 8002dc6 <xTaskCheckForTimeOut+0x1a>
 8002db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db8:	f383 8811 	msr	BASEPRI, r3
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	f3bf 8f4f 	dsb	sy
 8002dc4:	e7fe      	b.n	8002dc4 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8002dc6:	b941      	cbnz	r1, 8002dda <xTaskCheckForTimeOut+0x2e>
 8002dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dcc:	f383 8811 	msr	BASEPRI, r3
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	e7fe      	b.n	8002dd8 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8002dda:	f7fe fe8b 	bl	8001af4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002dde:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <xTaskCheckForTimeOut+0x6c>)
 8002de0:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002de2:	682b      	ldr	r3, [r5, #0]
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	d010      	beq.n	8002e0a <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002de8:	4a0c      	ldr	r2, [pc, #48]	; (8002e1c <xTaskCheckForTimeOut+0x70>)
 8002dea:	6820      	ldr	r0, [r4, #0]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	4290      	cmp	r0, r2
 8002df0:	6862      	ldr	r2, [r4, #4]
 8002df2:	d001      	beq.n	8002df8 <xTaskCheckForTimeOut+0x4c>
 8002df4:	4291      	cmp	r1, r2
 8002df6:	d20d      	bcs.n	8002e14 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002df8:	1a88      	subs	r0, r1, r2
 8002dfa:	4283      	cmp	r3, r0
 8002dfc:	d90a      	bls.n	8002e14 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002dfe:	1a5b      	subs	r3, r3, r1
 8002e00:	4413      	add	r3, r2
 8002e02:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002e04:	4620      	mov	r0, r4
 8002e06:	f7ff ffc1 	bl	8002d8c <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8002e0a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002e0c:	f7fe fe94 	bl	8001b38 <vPortExitCritical>
}
 8002e10:	4620      	mov	r0, r4
 8002e12:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8002e14:	2401      	movs	r4, #1
 8002e16:	e7f9      	b.n	8002e0c <xTaskCheckForTimeOut+0x60>
 8002e18:	20003d68 	.word	0x20003d68
 8002e1c:	20003d24 	.word	0x20003d24

08002e20 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002e20:	4b01      	ldr	r3, [pc, #4]	; (8002e28 <vTaskMissedYield+0x8>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	4770      	bx	lr
 8002e28:	20003d6c 	.word	0x20003d6c

08002e2c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <xTaskGetSchedulerState+0x18>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	b133      	cbz	r3, 8002e40 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <xTaskGetSchedulerState+0x1c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002e38:	bf0c      	ite	eq
 8002e3a:	2002      	moveq	r0, #2
 8002e3c:	2000      	movne	r0, #0
 8002e3e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002e40:	2001      	movs	r0, #1
	}
 8002e42:	4770      	bx	lr
 8002e44:	20003d3c 	.word	0x20003d3c
 8002e48:	20003ce8 	.word	0x20003ce8

08002e4c <vTaskPriorityInherit>:
	{
 8002e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8002e50:	4604      	mov	r4, r0
 8002e52:	2800      	cmp	r0, #0
 8002e54:	d038      	beq.n	8002ec8 <vTaskPriorityInherit+0x7c>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002e56:	4d1d      	ldr	r5, [pc, #116]	; (8002ecc <vTaskPriorityInherit+0x80>)
 8002e58:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002e5a:	682a      	ldr	r2, [r5, #0]
 8002e5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d232      	bcs.n	8002ec8 <vTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002e62:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002e64:	4e1a      	ldr	r6, [pc, #104]	; (8002ed0 <vTaskPriorityInherit+0x84>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002e66:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e68:	bfa1      	itttt	ge
 8002e6a:	682a      	ldrge	r2, [r5, #0]
 8002e6c:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8002e6e:	f1c2 0207 	rsbge	r2, r2, #7
 8002e72:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002e74:	2714      	movs	r7, #20
 8002e76:	6942      	ldr	r2, [r0, #20]
 8002e78:	fb07 6303 	mla	r3, r7, r3, r6
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d120      	bne.n	8002ec2 <vTaskPriorityInherit+0x76>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e80:	f100 0804 	add.w	r8, r0, #4
 8002e84:	4640      	mov	r0, r8
 8002e86:	f7fe fdc9 	bl	8001a1c <uxListRemove>
 8002e8a:	4a12      	ldr	r2, [pc, #72]	; (8002ed4 <vTaskPriorityInherit+0x88>)
 8002e8c:	b948      	cbnz	r0, 8002ea2 <vTaskPriorityInherit+0x56>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002e8e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002e90:	4347      	muls	r7, r0
 8002e92:	59f3      	ldr	r3, [r6, r7]
 8002e94:	b92b      	cbnz	r3, 8002ea2 <vTaskPriorityInherit+0x56>
 8002e96:	6813      	ldr	r3, [r2, #0]
 8002e98:	2101      	movs	r1, #1
 8002e9a:	4081      	lsls	r1, r0
 8002e9c:	ea23 0301 	bic.w	r3, r3, r1
 8002ea0:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002ea2:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8002ea4:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002ea6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002ea8:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002eaa:	2301      	movs	r3, #1
 8002eac:	4083      	lsls	r3, r0
 8002eae:	430b      	orrs	r3, r1
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	2314      	movs	r3, #20
 8002eb4:	4641      	mov	r1, r8
 8002eb6:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8002eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8002ebe:	f7fe bd8a 	b.w	80019d6 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002ec2:	682b      	ldr	r3, [r5, #0]
 8002ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec6:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ecc:	20003c44 	.word	0x20003c44
 8002ed0:	20003c50 	.word	0x20003c50
 8002ed4:	20003cf0 	.word	0x20003cf0

08002ed8 <xTaskPriorityDisinherit>:
	{
 8002ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8002eda:	4604      	mov	r4, r0
 8002edc:	b908      	cbnz	r0, 8002ee2 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8002ede:	2000      	movs	r0, #0
 8002ee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8002ee2:	4b22      	ldr	r3, [pc, #136]	; (8002f6c <xTaskPriorityDisinherit+0x94>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4298      	cmp	r0, r3
 8002ee8:	d008      	beq.n	8002efc <xTaskPriorityDisinherit+0x24>
 8002eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eee:	f383 8811 	msr	BASEPRI, r3
 8002ef2:	f3bf 8f6f 	isb	sy
 8002ef6:	f3bf 8f4f 	dsb	sy
 8002efa:	e7fe      	b.n	8002efa <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8002efc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002efe:	b943      	cbnz	r3, 8002f12 <xTaskPriorityDisinherit+0x3a>
 8002f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	e7fe      	b.n	8002f10 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002f12:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002f14:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002f16:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002f18:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8002f1a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002f1c:	d0df      	beq.n	8002ede <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1dd      	bne.n	8002ede <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f22:	1d05      	adds	r5, r0, #4
 8002f24:	4628      	mov	r0, r5
 8002f26:	f7fe fd79 	bl	8001a1c <uxListRemove>
 8002f2a:	4e11      	ldr	r6, [pc, #68]	; (8002f70 <xTaskPriorityDisinherit+0x98>)
 8002f2c:	4a11      	ldr	r2, [pc, #68]	; (8002f74 <xTaskPriorityDisinherit+0x9c>)
 8002f2e:	b950      	cbnz	r0, 8002f46 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002f30:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002f32:	2114      	movs	r1, #20
 8002f34:	4379      	muls	r1, r7
 8002f36:	5873      	ldr	r3, [r6, r1]
 8002f38:	b92b      	cbnz	r3, 8002f46 <xTaskPriorityDisinherit+0x6e>
 8002f3a:	6813      	ldr	r3, [r2, #0]
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	40b8      	lsls	r0, r7
 8002f40:	ea23 0300 	bic.w	r3, r3, r0
 8002f44:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002f46:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002f48:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f4a:	f1c3 0107 	rsb	r1, r3, #7
 8002f4e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002f50:	6811      	ldr	r1, [r2, #0]
 8002f52:	2401      	movs	r4, #1
 8002f54:	fa04 f003 	lsl.w	r0, r4, r3
 8002f58:	4308      	orrs	r0, r1
 8002f5a:	6010      	str	r0, [r2, #0]
 8002f5c:	2014      	movs	r0, #20
 8002f5e:	fb00 6003 	mla	r0, r0, r3, r6
 8002f62:	4629      	mov	r1, r5
 8002f64:	f7fe fd37 	bl	80019d6 <vListInsertEnd>
					xReturn = pdTRUE;
 8002f68:	4620      	mov	r0, r4
	}
 8002f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f6c:	20003c44 	.word	0x20003c44
 8002f70:	20003c50 	.word	0x20003c50
 8002f74:	20003cf0 	.word	0x20003cf0

08002f78 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002f78:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <pvTaskIncrementMutexHeldCount+0x14>)
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	b11a      	cbz	r2, 8002f86 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002f7e:	6819      	ldr	r1, [r3, #0]
 8002f80:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8002f82:	3201      	adds	r2, #1
 8002f84:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8002f86:	6818      	ldr	r0, [r3, #0]
	}
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	20003c44 	.word	0x20003c44

08002f90 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8002f92:	4c0f      	ldr	r4, [pc, #60]	; (8002fd0 <prvCheckForValidListAndQueue+0x40>)
	taskENTER_CRITICAL();
 8002f94:	f7fe fdae 	bl	8001af4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8002f98:	6825      	ldr	r5, [r4, #0]
 8002f9a:	b9ad      	cbnz	r5, 8002fc8 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002f9c:	4f0d      	ldr	r7, [pc, #52]	; (8002fd4 <prvCheckForValidListAndQueue+0x44>)
			vListInitialise( &xActiveTimerList2 );
 8002f9e:	4e0e      	ldr	r6, [pc, #56]	; (8002fd8 <prvCheckForValidListAndQueue+0x48>)
			vListInitialise( &xActiveTimerList1 );
 8002fa0:	4638      	mov	r0, r7
 8002fa2:	f7fe fd0a 	bl	80019ba <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002fa6:	4630      	mov	r0, r6
 8002fa8:	f7fe fd07 	bl	80019ba <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002fac:	4b0b      	ldr	r3, [pc, #44]	; (8002fdc <prvCheckForValidListAndQueue+0x4c>)
 8002fae:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <prvCheckForValidListAndQueue+0x50>)

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002fb2:	462a      	mov	r2, r5
 8002fb4:	210c      	movs	r1, #12
 8002fb6:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8002fb8:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002fba:	f7ff f87b 	bl	80020b4 <xQueueGenericCreate>
 8002fbe:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002fc0:	b110      	cbz	r0, 8002fc8 <prvCheckForValidListAndQueue+0x38>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002fc2:	4908      	ldr	r1, [pc, #32]	; (8002fe4 <prvCheckForValidListAndQueue+0x54>)
 8002fc4:	f7ff fac8 	bl	8002558 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8002fc8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8002fcc:	f7fe bdb4 	b.w	8001b38 <vPortExitCritical>
 8002fd0:	20003da4 	.word	0x20003da4
 8002fd4:	20003d78 	.word	0x20003d78
 8002fd8:	20003d8c 	.word	0x20003d8c
 8002fdc:	20003d70 	.word	0x20003d70
 8002fe0:	20003d74 	.word	0x20003d74
 8002fe4:	08004159 	.word	0x08004159

08002fe8 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8002fe8:	4291      	cmp	r1, r2
{
 8002fea:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002fec:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002fee:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8002ff0:	d80a      	bhi.n	8003008 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ff2:	1ad2      	subs	r2, r2, r3
 8002ff4:	6983      	ldr	r3, [r0, #24]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d20d      	bcs.n	8003016 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002ffa:	4b08      	ldr	r3, [pc, #32]	; (800301c <prvInsertTimerInActiveList+0x34>)
 8002ffc:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002ffe:	6818      	ldr	r0, [r3, #0]
 8003000:	f7fe fcf5 	bl	80019ee <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003004:	2000      	movs	r0, #0
 8003006:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003008:	429a      	cmp	r2, r3
 800300a:	d201      	bcs.n	8003010 <prvInsertTimerInActiveList+0x28>
 800300c:	4299      	cmp	r1, r3
 800300e:	d202      	bcs.n	8003016 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003010:	1d01      	adds	r1, r0, #4
 8003012:	4b03      	ldr	r3, [pc, #12]	; (8003020 <prvInsertTimerInActiveList+0x38>)
 8003014:	e7f3      	b.n	8002ffe <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8003016:	2001      	movs	r0, #1
}
 8003018:	bd08      	pop	{r3, pc}
 800301a:	bf00      	nop
 800301c:	20003d74 	.word	0x20003d74
 8003020:	20003d70 	.word	0x20003d70

08003024 <xTimerCreateTimerTask>:
{
 8003024:	b507      	push	{r0, r1, r2, lr}
	prvCheckForValidListAndQueue();
 8003026:	f7ff ffb3 	bl	8002f90 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800302a:	4b0d      	ldr	r3, [pc, #52]	; (8003060 <xTimerCreateTimerTask+0x3c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	b15b      	cbz	r3, 8003048 <xTimerCreateTimerTask+0x24>
			xReturn = xTaskCreate(	prvTimerTask,
 8003030:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <xTimerCreateTimerTask+0x40>)
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	2302      	movs	r3, #2
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	f44f 7280 	mov.w	r2, #256	; 0x100
 800303c:	2300      	movs	r3, #0
 800303e:	490a      	ldr	r1, [pc, #40]	; (8003068 <xTimerCreateTimerTask+0x44>)
 8003040:	480a      	ldr	r0, [pc, #40]	; (800306c <xTimerCreateTimerTask+0x48>)
 8003042:	f7ff fb21 	bl	8002688 <xTaskCreate>
	configASSERT( xReturn );
 8003046:	b940      	cbnz	r0, 800305a <xTimerCreateTimerTask+0x36>
 8003048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304c:	f383 8811 	msr	BASEPRI, r3
 8003050:	f3bf 8f6f 	isb	sy
 8003054:	f3bf 8f4f 	dsb	sy
 8003058:	e7fe      	b.n	8003058 <xTimerCreateTimerTask+0x34>
}
 800305a:	b003      	add	sp, #12
 800305c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003060:	20003da4 	.word	0x20003da4
 8003064:	20003da8 	.word	0x20003da8
 8003068:	0800415e 	.word	0x0800415e
 800306c:	08003145 	.word	0x08003145

08003070 <xTimerGenericCommand>:
{
 8003070:	b530      	push	{r4, r5, lr}
 8003072:	4615      	mov	r5, r2
 8003074:	b085      	sub	sp, #20
 8003076:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8003078:	4603      	mov	r3, r0
 800307a:	b940      	cbnz	r0, 800308e <xTimerGenericCommand+0x1e>
 800307c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003080:	f383 8811 	msr	BASEPRI, r3
 8003084:	f3bf 8f6f 	isb	sy
 8003088:	f3bf 8f4f 	dsb	sy
 800308c:	e7fe      	b.n	800308c <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 800308e:	4c0d      	ldr	r4, [pc, #52]	; (80030c4 <xTimerGenericCommand+0x54>)
 8003090:	6820      	ldr	r0, [r4, #0]
 8003092:	b180      	cbz	r0, 80030b6 <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003094:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 8003096:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003098:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800309a:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800309c:	dc0d      	bgt.n	80030ba <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800309e:	f7ff fec5 	bl	8002e2c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80030a2:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80030a4:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80030a6:	bf08      	it	eq
 80030a8:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80030aa:	6820      	ldr	r0, [r4, #0]
 80030ac:	bf18      	it	ne
 80030ae:	461a      	movne	r2, r3
 80030b0:	a901      	add	r1, sp, #4
 80030b2:	f7ff f821 	bl	80020f8 <xQueueGenericSend>
}
 80030b6:	b005      	add	sp, #20
 80030b8:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80030ba:	2300      	movs	r3, #0
 80030bc:	a901      	add	r1, sp, #4
 80030be:	f7ff f8d1 	bl	8002264 <xQueueGenericSendFromISR>
 80030c2:	e7f8      	b.n	80030b6 <xTimerGenericCommand+0x46>
 80030c4:	20003da4 	.word	0x20003da4

080030c8 <prvSwitchTimerLists>:
{
 80030c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80030cc:	4d1b      	ldr	r5, [pc, #108]	; (800313c <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80030ce:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80030d2:	682b      	ldr	r3, [r5, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	b932      	cbnz	r2, 80030e6 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 80030d8:	4a19      	ldr	r2, [pc, #100]	; (8003140 <prvSwitchTimerLists+0x78>)
 80030da:	6811      	ldr	r1, [r2, #0]
 80030dc:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 80030de:	6013      	str	r3, [r2, #0]
}
 80030e0:	b002      	add	sp, #8
 80030e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030e6:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030e8:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030ea:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80030ec:	1d27      	adds	r7, r4, #4
 80030ee:	4638      	mov	r0, r7
 80030f0:	f7fe fc94 	bl	8001a1c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80030f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030f6:	4620      	mov	r0, r4
 80030f8:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80030fa:	69e3      	ldr	r3, [r4, #28]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d1e8      	bne.n	80030d2 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003100:	69a3      	ldr	r3, [r4, #24]
 8003102:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003104:	429e      	cmp	r6, r3
 8003106:	d206      	bcs.n	8003116 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003108:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800310a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800310c:	4639      	mov	r1, r7
 800310e:	6828      	ldr	r0, [r5, #0]
 8003110:	f7fe fc6d 	bl	80019ee <vListInsert>
 8003114:	e7dd      	b.n	80030d2 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003116:	2300      	movs	r3, #0
 8003118:	f8cd 8000 	str.w	r8, [sp]
 800311c:	4632      	mov	r2, r6
 800311e:	4619      	mov	r1, r3
 8003120:	4620      	mov	r0, r4
 8003122:	f7ff ffa5 	bl	8003070 <xTimerGenericCommand>
				configASSERT( xResult );
 8003126:	2800      	cmp	r0, #0
 8003128:	d1d3      	bne.n	80030d2 <prvSwitchTimerLists+0xa>
 800312a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	e7fe      	b.n	800313a <prvSwitchTimerLists+0x72>
 800313c:	20003d70 	.word	0x20003d70
 8003140:	20003d74 	.word	0x20003d74

08003144 <prvTimerTask>:
{
 8003144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003148:	4d6c      	ldr	r5, [pc, #432]	; (80032fc <prvTimerTask+0x1b8>)
					portYIELD_WITHIN_API();
 800314a:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800330c <prvTimerTask+0x1c8>
{
 800314e:	b089      	sub	sp, #36	; 0x24
 8003150:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003152:	682b      	ldr	r3, [r5, #0]
 8003154:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8003158:	f1bb 0f00 	cmp.w	fp, #0
 800315c:	d042      	beq.n	80031e4 <prvTimerTask+0xa0>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8003164:	f7ff fc0c 	bl	8002980 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8003168:	f7ff fc12 	bl	8002990 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800316c:	4b64      	ldr	r3, [pc, #400]	; (8003300 <prvTimerTask+0x1bc>)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8003172:	4682      	mov	sl, r0
 8003174:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 8003176:	d237      	bcs.n	80031e8 <prvTimerTask+0xa4>
 8003178:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 800317a:	f7ff ffa5 	bl	80030c8 <prvSwitchTimerLists>
 800317e:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 8003180:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 8003182:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 8003186:	2c00      	cmp	r4, #0
 8003188:	d17e      	bne.n	8003288 <prvTimerTask+0x144>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800318a:	f1bb 0f00 	cmp.w	fp, #0
 800318e:	d060      	beq.n	8003252 <prvTimerTask+0x10e>
 8003190:	45d1      	cmp	r9, sl
 8003192:	d877      	bhi.n	8003284 <prvTimerTask+0x140>
				( void ) xTaskResumeAll();
 8003194:	f7ff fc94 	bl	8002ac0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031a0:	f10b 0004 	add.w	r0, fp, #4
 80031a4:	f7fe fc3a 	bl	8001a1c <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80031a8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d11d      	bne.n	80031ec <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80031b0:	f8db 1018 	ldr.w	r1, [fp, #24]
 80031b4:	464b      	mov	r3, r9
 80031b6:	4652      	mov	r2, sl
 80031b8:	4449      	add	r1, r9
 80031ba:	4658      	mov	r0, fp
 80031bc:	f7ff ff14 	bl	8002fe8 <prvInsertTimerInActiveList>
 80031c0:	b1a0      	cbz	r0, 80031ec <prvTimerTask+0xa8>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80031c2:	9400      	str	r4, [sp, #0]
 80031c4:	4623      	mov	r3, r4
 80031c6:	464a      	mov	r2, r9
 80031c8:	4621      	mov	r1, r4
 80031ca:	4658      	mov	r0, fp
 80031cc:	f7ff ff50 	bl	8003070 <xTimerGenericCommand>
			configASSERT( xResult );
 80031d0:	b960      	cbnz	r0, 80031ec <prvTimerTask+0xa8>
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	e7fe      	b.n	80031e2 <prvTimerTask+0x9e>
		xNextExpireTime = ( TickType_t ) 0U;
 80031e4:	46d9      	mov	r9, fp
 80031e6:	e7bd      	b.n	8003164 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 80031e8:	2400      	movs	r4, #0
 80031ea:	e7ca      	b.n	8003182 <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80031ec:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 80031f0:	4658      	mov	r0, fp
 80031f2:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80031f4:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8003308 <prvTimerTask+0x1c4>
 80031f8:	f8d9 0000 	ldr.w	r0, [r9]
 80031fc:	2300      	movs	r3, #0
 80031fe:	461a      	mov	r2, r3
 8003200:	a905      	add	r1, sp, #20
 8003202:	f7ff f8e5 	bl	80023d0 <xQueueGenericReceive>
 8003206:	2800      	cmp	r0, #0
 8003208:	d0a3      	beq.n	8003152 <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800320a:	9b05      	ldr	r3, [sp, #20]
 800320c:	2b00      	cmp	r3, #0
 800320e:	dbf3      	blt.n	80031f8 <prvTimerTask+0xb4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003210:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003212:	6963      	ldr	r3, [r4, #20]
 8003214:	b113      	cbz	r3, 800321c <prvTimerTask+0xd8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003216:	1d20      	adds	r0, r4, #4
 8003218:	f7fe fc00 	bl	8001a1c <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800321c:	f7ff fbb8 	bl	8002990 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003220:	6833      	ldr	r3, [r6, #0]
 8003222:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8003224:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8003226:	d201      	bcs.n	800322c <prvTimerTask+0xe8>
		prvSwitchTimerLists();
 8003228:	f7ff ff4e 	bl	80030c8 <prvSwitchTimerLists>
 800322c:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 800322e:	f8c6 b000 	str.w	fp, [r6]
 8003232:	2a09      	cmp	r2, #9
 8003234:	d8e0      	bhi.n	80031f8 <prvTimerTask+0xb4>
 8003236:	2301      	movs	r3, #1
 8003238:	4093      	lsls	r3, r2
 800323a:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 800323e:	d14a      	bne.n	80032d6 <prvTimerTask+0x192>
 8003240:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8003244:	d123      	bne.n	800328e <prvTimerTask+0x14a>
 8003246:	069b      	lsls	r3, r3, #26
 8003248:	d5d6      	bpl.n	80031f8 <prvTimerTask+0xb4>
						vPortFree( pxTimer );
 800324a:	4620      	mov	r0, r4
 800324c:	f7fe fe3a 	bl	8001ec4 <vPortFree>
 8003250:	e7d2      	b.n	80031f8 <prvTimerTask+0xb4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003252:	4b2c      	ldr	r3, [pc, #176]	; (8003304 <prvTimerTask+0x1c0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	fab2 f282 	clz	r2, r2
 800325c:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800325e:	4b2a      	ldr	r3, [pc, #168]	; (8003308 <prvTimerTask+0x1c4>)
 8003260:	eba9 010a 	sub.w	r1, r9, sl
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	f7ff f989 	bl	800257c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800326a:	f7ff fc29 	bl	8002ac0 <xTaskResumeAll>
 800326e:	2800      	cmp	r0, #0
 8003270:	d1c0      	bne.n	80031f4 <prvTimerTask+0xb0>
					portYIELD_WITHIN_API();
 8003272:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003276:	f8c8 3000 	str.w	r3, [r8]
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	f3bf 8f6f 	isb	sy
 8003282:	e7b7      	b.n	80031f4 <prvTimerTask+0xb0>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003284:	4622      	mov	r2, r4
 8003286:	e7ea      	b.n	800325e <prvTimerTask+0x11a>
			( void ) xTaskResumeAll();
 8003288:	f7ff fc1a 	bl	8002ac0 <xTaskResumeAll>
 800328c:	e7b2      	b.n	80031f4 <prvTimerTask+0xb0>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800328e:	69a1      	ldr	r1, [r4, #24]
 8003290:	9b06      	ldr	r3, [sp, #24]
 8003292:	465a      	mov	r2, fp
 8003294:	4419      	add	r1, r3
 8003296:	4620      	mov	r0, r4
 8003298:	f7ff fea6 	bl	8002fe8 <prvInsertTimerInActiveList>
 800329c:	2800      	cmp	r0, #0
 800329e:	d0ab      	beq.n	80031f8 <prvTimerTask+0xb4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80032a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032a2:	4620      	mov	r0, r4
 80032a4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80032a6:	69e3      	ldr	r3, [r4, #28]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d1a5      	bne.n	80031f8 <prvTimerTask+0xb4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80032ac:	69a2      	ldr	r2, [r4, #24]
 80032ae:	9906      	ldr	r1, [sp, #24]
 80032b0:	f8cd a000 	str.w	sl, [sp]
 80032b4:	440a      	add	r2, r1
 80032b6:	4653      	mov	r3, sl
 80032b8:	4651      	mov	r1, sl
 80032ba:	4620      	mov	r0, r4
 80032bc:	f7ff fed8 	bl	8003070 <xTimerGenericCommand>
							configASSERT( xResult );
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d199      	bne.n	80031f8 <prvTimerTask+0xb4>
 80032c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c8:	f383 8811 	msr	BASEPRI, r3
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f3bf 8f4f 	dsb	sy
 80032d4:	e7fe      	b.n	80032d4 <prvTimerTask+0x190>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032d6:	9906      	ldr	r1, [sp, #24]
 80032d8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80032da:	b941      	cbnz	r1, 80032ee <prvTimerTask+0x1aa>
 80032dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	e7fe      	b.n	80032ec <prvTimerTask+0x1a8>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80032ee:	465b      	mov	r3, fp
 80032f0:	465a      	mov	r2, fp
 80032f2:	4459      	add	r1, fp
 80032f4:	4620      	mov	r0, r4
 80032f6:	f7ff fe77 	bl	8002fe8 <prvInsertTimerInActiveList>
 80032fa:	e77d      	b.n	80031f8 <prvTimerTask+0xb4>
 80032fc:	20003d70 	.word	0x20003d70
 8003300:	20003da0 	.word	0x20003da0
 8003304:	20003d74 	.word	0x20003d74
 8003308:	20003da4 	.word	0x20003da4
 800330c:	e000ed04 	.word	0xe000ed04

08003310 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* CAN initialisering  */
bool CANSPI_Initialize(void)
{
 8003310:	b510      	push	{r4, lr}
 8003312:	b088      	sub	sp, #32
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;
      
  /* sett Rx Mask-verdier*/
  RXM0reg.RXM0SIDH = 0x00; //(mask0&0x7F8)>>3;
 8003314:	2400      	movs	r4, #0
 8003316:	f88d 4018 	strb.w	r4, [sp, #24]
  RXM0reg.RXM0SIDL = 0x00;// (mask0&0x7)<<5;
 800331a:	f88d 4019 	strb.w	r4, [sp, #25]
  RXM0reg.RXM0EID8 = 0x00;
 800331e:	f88d 401a 	strb.w	r4, [sp, #26]
  RXM0reg.RXM0EID0 = 0x00;
 8003322:	f88d 401b 	strb.w	r4, [sp, #27]
  
  RXM1reg.RXM1SIDH = 0x00; //(mask1&0x7F8)>>3;
 8003326:	f88d 401c 	strb.w	r4, [sp, #28]
  RXM1reg.RXM1SIDL = 0x00; //(mask1&0x7)<<5;
 800332a:	f88d 401d 	strb.w	r4, [sp, #29]
  RXM1reg.RXM1EID8 = 0x00;
 800332e:	f88d 401e 	strb.w	r4, [sp, #30]
  RXM1reg.RXM1EID0 = 0x00;
 8003332:	f88d 401f 	strb.w	r4, [sp, #31]
  
  /* sett RxFilter verdier */
  RXF0reg.RXF0SIDH = 0x00; //(filter0&0x7F8)>>3;
 8003336:	f88d 4000 	strb.w	r4, [sp]
  RXF0reg.RXF0SIDL = 0x00; //(filter0&0x7)<<5;     //Standard Filter
 800333a:	f88d 4001 	strb.w	r4, [sp, #1]
  RXF0reg.RXF0EID8 = 0x00;
 800333e:	f88d 4002 	strb.w	r4, [sp, #2]
  RXF0reg.RXF0EID0 = 0x00;
 8003342:	f88d 4003 	strb.w	r4, [sp, #3]
  
  RXF1reg.RXF1SIDH = 0x00; //(filter1&0x7F8)>>3;
 8003346:	f88d 4004 	strb.w	r4, [sp, #4]
  RXF1reg.RXF1SIDL = 0x00; //(filter1&0x7)<<5;     //Extended Filter
 800334a:	f88d 4005 	strb.w	r4, [sp, #5]
  RXF1reg.RXF1EID8 = 0x00;
 800334e:	f88d 4006 	strb.w	r4, [sp, #6]
  RXF1reg.RXF1EID0 = 0x00;
 8003352:	f88d 4007 	strb.w	r4, [sp, #7]
  
  RXF2reg.RXF2SIDH = 0x00; //(filter2&0x7F8)>>3;
 8003356:	f88d 4008 	strb.w	r4, [sp, #8]
  RXF2reg.RXF2SIDL = 0x00; //(filter2&0x7)<<5;
 800335a:	f88d 4009 	strb.w	r4, [sp, #9]
  RXF2reg.RXF2EID8 = 0x00;
 800335e:	f88d 400a 	strb.w	r4, [sp, #10]
  RXF2reg.RXF2EID0 = 0x00;
 8003362:	f88d 400b 	strb.w	r4, [sp, #11]
  
  RXF3reg.RXF3SIDH = 0x00; //(filter3&0x7F8)>>3;
 8003366:	f88d 400c 	strb.w	r4, [sp, #12]
  RXF3reg.RXF3SIDL = 0x00; //(filter3&0x7)<<5;
 800336a:	f88d 400d 	strb.w	r4, [sp, #13]
  RXF3reg.RXF3EID8 = 0x00;
 800336e:	f88d 400e 	strb.w	r4, [sp, #14]
  RXF3reg.RXF3EID0 = 0x00;
 8003372:	f88d 400f 	strb.w	r4, [sp, #15]
  
  RXF4reg.RXF4SIDH = 0x00; //(filter4&0x7F8)>>3;
 8003376:	f88d 4010 	strb.w	r4, [sp, #16]
  RXF4reg.RXF4SIDL = 0x00; //(filter4&0x7)<<5;
 800337a:	f88d 4011 	strb.w	r4, [sp, #17]
  RXF4reg.RXF4EID8 = 0x00;
 800337e:	f88d 4012 	strb.w	r4, [sp, #18]
  RXF4reg.RXF4EID0 = 0x00;
 8003382:	f88d 4013 	strb.w	r4, [sp, #19]
  
  RXF5reg.RXF5SIDH = 0x00; //(filter5&0x7F8)>>3;
 8003386:	f88d 4014 	strb.w	r4, [sp, #20]
  RXF5reg.RXF5SIDL = 0x00; //(filter5&0x7)<<5;
 800338a:	f88d 4015 	strb.w	r4, [sp, #21]
  RXF5reg.RXF5EID8 = 0x00;
 800338e:	f88d 4016 	strb.w	r4, [sp, #22]
  RXF5reg.RXF5EID0 = 0x00;
 8003392:	f88d 4017 	strb.w	r4, [sp, #23]
  
  /* Sjekk SPI-kommunikasjon status */
  if(!MCP2515_Initialize())
 8003396:	f000 f8c5 	bl	8003524 <MCP2515_Initialize>
 800339a:	b910      	cbnz	r0, 80033a2 <CANSPI_Initialize+0x92>
    return false;
 800339c:	2000      	movs	r0, #0
  /* Sjekk om normalmodus  */
  if(!MCP2515_SetNormalMode())
    return false;
  
  return true;
}
 800339e:	b008      	add	sp, #32
 80033a0:	bd10      	pop	{r4, pc}
  if(!MCP2515_SetConfigMode())
 80033a2:	f000 f931 	bl	8003608 <MCP2515_SetConfigMode>
 80033a6:	2800      	cmp	r0, #0
 80033a8:	d0f8      	beq.n	800339c <CANSPI_Initialize+0x8c>
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 80033aa:	aa06      	add	r2, sp, #24
 80033ac:	2123      	movs	r1, #35	; 0x23
 80033ae:	2020      	movs	r0, #32
 80033b0:	f000 f954 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 80033b4:	aa07      	add	r2, sp, #28
 80033b6:	2127      	movs	r1, #39	; 0x27
 80033b8:	2024      	movs	r0, #36	; 0x24
 80033ba:	f000 f94f 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 80033be:	466a      	mov	r2, sp
 80033c0:	2103      	movs	r1, #3
 80033c2:	4620      	mov	r0, r4
 80033c4:	f000 f94a 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 80033c8:	aa01      	add	r2, sp, #4
 80033ca:	2107      	movs	r1, #7
 80033cc:	2004      	movs	r0, #4
 80033ce:	f000 f945 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 80033d2:	aa02      	add	r2, sp, #8
 80033d4:	210b      	movs	r1, #11
 80033d6:	2008      	movs	r0, #8
 80033d8:	f000 f940 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 80033dc:	aa03      	add	r2, sp, #12
 80033de:	2113      	movs	r1, #19
 80033e0:	2010      	movs	r0, #16
 80033e2:	f000 f93b 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 80033e6:	aa04      	add	r2, sp, #16
 80033e8:	2117      	movs	r1, #23
 80033ea:	2014      	movs	r0, #20
 80033ec:	f000 f936 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 80033f0:	aa05      	add	r2, sp, #20
 80033f2:	211b      	movs	r1, #27
 80033f4:	2018      	movs	r0, #24
 80033f6:	f000 f931 	bl	800365c <MCP2515_WriteByteSequence>
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 80033fa:	2104      	movs	r1, #4
 80033fc:	2060      	movs	r0, #96	; 0x60
 80033fe:	f000 f8e5 	bl	80035cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8003402:	2101      	movs	r1, #1
 8003404:	2070      	movs	r0, #112	; 0x70
 8003406:	f000 f8e1 	bl	80035cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CANINTE, 0x03);		//Enable interrupt on RXB0/RXB1
 800340a:	2103      	movs	r1, #3
 800340c:	202b      	movs	r0, #43	; 0x2b
 800340e:	f000 f8dd 	bl	80035cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 8003412:	4621      	mov	r1, r4
 8003414:	202a      	movs	r0, #42	; 0x2a
 8003416:	f000 f8d9 	bl	80035cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF2, 0xE0);
 800341a:	21e0      	movs	r1, #224	; 0xe0
 800341c:	2029      	movs	r0, #41	; 0x29
 800341e:	f000 f8d5 	bl	80035cc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF3, 0x82);
 8003422:	2182      	movs	r1, #130	; 0x82
 8003424:	2028      	movs	r0, #40	; 0x28
 8003426:	f000 f8d1 	bl	80035cc <MCP2515_WriteByte>
  if(!MCP2515_SetNormalMode())
 800342a:	f000 f902 	bl	8003632 <MCP2515_SetNormalMode>
    return false;
 800342e:	3000      	adds	r0, #0
 8003430:	bf18      	it	ne
 8003432:	2001      	movne	r0, #1
 8003434:	e7b3      	b.n	800339e <CANSPI_Initialize+0x8e>

08003436 <CANSPI_Receive>:
  return (returnValue);
}

/* CAN motta data */
uint8_t CANSPI_Receive(uCAN_MSG *tempCanMsg) 
{
 8003436:	b530      	push	{r4, r5, lr}
 8003438:	b085      	sub	sp, #20
 800343a:	4604      	mov	r4, r0
  uint8_t returnValue = 0;
  rx_reg_t rxReg;
  ctrl_rx_status_t rxStatus;
  
  rxStatus.ctrl_rx_status = MCP2515_GetRxStatus();
 800343c:	f000 f934 	bl	80036a8 <MCP2515_GetRxStatus>
 8003440:	4605      	mov	r5, r0
  
  /* Sjekk om data i RxBuffer */
  if (rxStatus.rxBuffer != 0)
 8003442:	f010 00c0 	ands.w	r0, r0, #192	; 0xc0
 8003446:	d040      	beq.n	80034ca <CANSPI_Receive+0x94>
  {
    /* Sjekk hvilket buffer data ligger i */
    if ((rxStatus.rxBuffer == MSG_IN_RXB0)|(rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 8003448:	066b      	lsls	r3, r5, #25
 800344a:	d540      	bpl.n	80034ce <CANSPI_Receive+0x98>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 800344c:	220d      	movs	r2, #13
 800344e:	4669      	mov	r1, sp
 8003450:	2090      	movs	r0, #144	; 0x90
    }
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8003452:	f000 f89b 	bl	800358c <MCP2515_ReadRxSequence>
    }
    
    /* Extended type */
    if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 8003456:	f005 0518 	and.w	r5, r5, #24
 800345a:	2d10      	cmp	r5, #16
 800345c:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8003460:	f89d 1000 	ldrb.w	r1, [sp]
 8003464:	d139      	bne.n	80034da <CANSPI_Receive+0xa4>
    {
      tempCanMsg->frame.idType = (uint8_t) dEXTENDED_CAN_MSG_ID_2_0B;
 8003466:	2202      	movs	r2, #2
 8003468:	7022      	strb	r2, [r4, #0]
  uint8_t CAN_standardLo_ID_hi3bits;
  
  CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
  CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
  ConvertedID = (tempRXBn_SIDH << 3);
  ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 800346a:	095a      	lsrs	r2, r3, #5
 800346c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
  ConvertedID = (ConvertedID << 2);
  ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  ConvertedID = (ConvertedID << 8);
  ConvertedID = ConvertedID + tempRXBn_EIDH;
 8003478:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800347c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
  ConvertedID = (ConvertedID << 8);
  ConvertedID = ConvertedID + tempRXBn_EIDL;
 8003480:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003484:	eb03 2302 	add.w	r3, r3, r2, lsl #8
      tempCanMsg->frame.id = convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8003488:	6063      	str	r3, [r4, #4]
    tempCanMsg->frame.dlc   = rxReg.RXBnDLC;
 800348a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800348e:	7223      	strb	r3, [r4, #8]
    tempCanMsg->frame.data0 = rxReg.RXBnD0;
 8003490:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003494:	7263      	strb	r3, [r4, #9]
    tempCanMsg->frame.data1 = rxReg.RXBnD1;
 8003496:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800349a:	72a3      	strb	r3, [r4, #10]
    tempCanMsg->frame.data2 = rxReg.RXBnD2;
 800349c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80034a0:	72e3      	strb	r3, [r4, #11]
    tempCanMsg->frame.data3 = rxReg.RXBnD3;
 80034a2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80034a6:	7323      	strb	r3, [r4, #12]
    tempCanMsg->frame.data4 = rxReg.RXBnD4;
 80034a8:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80034ac:	7363      	strb	r3, [r4, #13]
    tempCanMsg->frame.data5 = rxReg.RXBnD5;
 80034ae:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80034b2:	73a3      	strb	r3, [r4, #14]
    tempCanMsg->frame.data6 = rxReg.RXBnD6;
 80034b4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80034b8:	73e3      	strb	r3, [r4, #15]
    tempCanMsg->frame.data7 = rxReg.RXBnD7;
 80034ba:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80034be:	7423      	strb	r3, [r4, #16]
    MCP2515_WriteByte(MCP2515_CANINTF,0x00); // Resetter flagg
 80034c0:	202c      	movs	r0, #44	; 0x2c
 80034c2:	2100      	movs	r1, #0
 80034c4:	f000 f882 	bl	80035cc <MCP2515_WriteByte>
    returnValue = 1;
 80034c8:	2001      	movs	r0, #1
}
 80034ca:	b005      	add	sp, #20
 80034cc:	bd30      	pop	{r4, r5, pc}
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 80034ce:	2880      	cmp	r0, #128	; 0x80
 80034d0:	d1c1      	bne.n	8003456 <CANSPI_Receive+0x20>
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 80034d2:	220d      	movs	r2, #13
 80034d4:	4669      	mov	r1, sp
 80034d6:	2094      	movs	r0, #148	; 0x94
 80034d8:	e7bb      	b.n	8003452 <CANSPI_Receive+0x1c>
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 80034da:	2201      	movs	r2, #1
{
  uint32_t returnValue = 0;
  uint32_t ConvertedID;
  
  ConvertedID = (tempRXBn_SIDH << 3);
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 80034dc:	095b      	lsrs	r3, r3, #5
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 80034de:	7022      	strb	r2, [r4, #0]
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 80034e0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80034e4:	e7d0      	b.n	8003488 <CANSPI_Receive+0x52>
	...

080034e8 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* E */
static void SPI_Tx(uint8_t data)
{
 80034e8:	b507      	push	{r0, r1, r2, lr}
 80034ea:	a902      	add	r1, sp, #8
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 80034ec:	230a      	movs	r3, #10
{
 80034ee:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 80034f2:	2201      	movs	r2, #1
 80034f4:	4802      	ldr	r0, [pc, #8]	; (8003500 <SPI_Tx+0x18>)
 80034f6:	f7fd fce1 	bl	8000ebc <HAL_SPI_Transmit>
}
 80034fa:	b003      	add	sp, #12
 80034fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003500:	20003df0 	.word	0x20003df0

08003504 <SPI_Rx>:
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
}

/* SPI Rx Wrapper funksjon*/
static uint8_t SPI_Rx(void)
{
 8003504:	b507      	push	{r0, r1, r2, lr}
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8003506:	230a      	movs	r3, #10
 8003508:	2201      	movs	r2, #1
 800350a:	f10d 0107 	add.w	r1, sp, #7
 800350e:	4804      	ldr	r0, [pc, #16]	; (8003520 <SPI_Rx+0x1c>)
 8003510:	f7fd fe79 	bl	8001206 <HAL_SPI_Receive>
  return retVal;
}
 8003514:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003518:	b003      	add	sp, #12
 800351a:	f85d fb04 	ldr.w	pc, [sp], #4
 800351e:	bf00      	nop
 8003520:	20003df0 	.word	0x20003df0

08003524 <MCP2515_Initialize>:
{
 8003524:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_HIGH();    
 8003526:	2201      	movs	r2, #1
 8003528:	f44f 7180 	mov.w	r1, #256	; 0x100
 800352c:	4807      	ldr	r0, [pc, #28]	; (800354c <MCP2515_Initialize+0x28>)
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 800352e:	4d08      	ldr	r5, [pc, #32]	; (8003550 <MCP2515_Initialize+0x2c>)
  MCP2515_CS_HIGH();    
 8003530:	f7fd f9a8 	bl	8000884 <HAL_GPIO_WritePin>
 8003534:	240a      	movs	r4, #10
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8003536:	4628      	mov	r0, r5
 8003538:	f7fd ff04 	bl	8001344 <HAL_SPI_GetState>
 800353c:	2801      	cmp	r0, #1
 800353e:	d004      	beq.n	800354a <MCP2515_Initialize+0x26>
 8003540:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003542:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003546:	d1f6      	bne.n	8003536 <MCP2515_Initialize+0x12>
  return false;
 8003548:	4620      	mov	r0, r4
}
 800354a:	bd38      	pop	{r3, r4, r5, pc}
 800354c:	40021000 	.word	0x40021000
 8003550:	20003df0 	.word	0x20003df0

08003554 <MCP2515_ReadByte>:
{
 8003554:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8003556:	4c0c      	ldr	r4, [pc, #48]	; (8003588 <MCP2515_ReadByte+0x34>)
 8003558:	2200      	movs	r2, #0
 800355a:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 800355e:	4605      	mov	r5, r0
  MCP2515_CS_LOW();
 8003560:	4620      	mov	r0, r4
 8003562:	f7fd f98f 	bl	8000884 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_READ);
 8003566:	2003      	movs	r0, #3
 8003568:	f7ff ffbe 	bl	80034e8 <SPI_Tx>
  SPI_Tx(address);
 800356c:	4628      	mov	r0, r5
 800356e:	f7ff ffbb 	bl	80034e8 <SPI_Tx>
  retVal = SPI_Rx();
 8003572:	f7ff ffc7 	bl	8003504 <SPI_Rx>
  MCP2515_CS_HIGH();
 8003576:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 8003578:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 800357a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800357e:	4620      	mov	r0, r4
 8003580:	f7fd f980 	bl	8000884 <HAL_GPIO_WritePin>
}
 8003584:	4628      	mov	r0, r5
 8003586:	bd38      	pop	{r3, r4, r5, pc}
 8003588:	40021000 	.word	0x40021000

0800358c <MCP2515_ReadRxSequence>:
{
 800358c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 800358e:	4c0d      	ldr	r4, [pc, #52]	; (80035c4 <MCP2515_ReadRxSequence+0x38>)
{
 8003590:	4607      	mov	r7, r0
 8003592:	460d      	mov	r5, r1
 8003594:	4616      	mov	r6, r2
  MCP2515_CS_LOW();
 8003596:	f44f 7180 	mov.w	r1, #256	; 0x100
 800359a:	2200      	movs	r2, #0
 800359c:	4620      	mov	r0, r4
 800359e:	f7fd f971 	bl	8000884 <HAL_GPIO_WritePin>
  SPI_Tx(instruction);        
 80035a2:	4638      	mov	r0, r7
 80035a4:	f7ff ffa0 	bl	80034e8 <SPI_Tx>

/* SPI Rx Wrapper funksjon*/
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
 80035a8:	4632      	mov	r2, r6
 80035aa:	4629      	mov	r1, r5
 80035ac:	230a      	movs	r3, #10
 80035ae:	4806      	ldr	r0, [pc, #24]	; (80035c8 <MCP2515_ReadRxSequence+0x3c>)
 80035b0:	f7fd fe29 	bl	8001206 <HAL_SPI_Receive>
  MCP2515_CS_HIGH();
 80035b4:	4620      	mov	r0, r4
 80035b6:	2201      	movs	r2, #1
 80035b8:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 80035bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 80035c0:	f7fd b960 	b.w	8000884 <HAL_GPIO_WritePin>
 80035c4:	40021000 	.word	0x40021000
 80035c8:	20003df0 	.word	0x20003df0

080035cc <MCP2515_WriteByte>:
{    
 80035cc:	b570      	push	{r4, r5, r6, lr}
  MCP2515_CS_LOW();  
 80035ce:	4c0d      	ldr	r4, [pc, #52]	; (8003604 <MCP2515_WriteByte+0x38>)
 80035d0:	2200      	movs	r2, #0
{    
 80035d2:	4606      	mov	r6, r0
 80035d4:	460d      	mov	r5, r1
  MCP2515_CS_LOW();  
 80035d6:	4620      	mov	r0, r4
 80035d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035dc:	f7fd f952 	bl	8000884 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 80035e0:	2002      	movs	r0, #2
 80035e2:	f7ff ff81 	bl	80034e8 <SPI_Tx>
  SPI_Tx(address);
 80035e6:	4630      	mov	r0, r6
 80035e8:	f7ff ff7e 	bl	80034e8 <SPI_Tx>
  SPI_Tx(data);  
 80035ec:	4628      	mov	r0, r5
 80035ee:	f7ff ff7b 	bl	80034e8 <SPI_Tx>
  MCP2515_CS_HIGH();
 80035f2:	4620      	mov	r0, r4
 80035f4:	2201      	movs	r2, #1
 80035f6:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 80035fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MCP2515_CS_HIGH();
 80035fe:	f7fd b941 	b.w	8000884 <HAL_GPIO_WritePin>
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000

08003608 <MCP2515_SetConfigMode>:
{
 8003608:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 800360a:	2180      	movs	r1, #128	; 0x80
 800360c:	200f      	movs	r0, #15
 800360e:	f7ff ffdd 	bl	80035cc <MCP2515_WriteByte>
 8003612:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 8003614:	200e      	movs	r0, #14
 8003616:	f7ff ff9d 	bl	8003554 <MCP2515_ReadByte>
 800361a:	f000 00e0 	and.w	r0, r0, #224	; 0xe0
 800361e:	2880      	cmp	r0, #128	; 0x80
 8003620:	d005      	beq.n	800362e <MCP2515_SetConfigMode+0x26>
 8003622:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003624:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003628:	d1f4      	bne.n	8003614 <MCP2515_SetConfigMode+0xc>
  return false;
 800362a:	4620      	mov	r0, r4
 800362c:	bd10      	pop	{r4, pc}
      return true;
 800362e:	2001      	movs	r0, #1
}
 8003630:	bd10      	pop	{r4, pc}

08003632 <MCP2515_SetNormalMode>:
{
 8003632:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 8003634:	2100      	movs	r1, #0
 8003636:	200f      	movs	r0, #15
 8003638:	f7ff ffc8 	bl	80035cc <MCP2515_WriteByte>
 800363c:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 800363e:	200e      	movs	r0, #14
 8003640:	f7ff ff88 	bl	8003554 <MCP2515_ReadByte>
 8003644:	f010 0fe0 	tst.w	r0, #224	; 0xe0
 8003648:	d005      	beq.n	8003656 <MCP2515_SetNormalMode+0x24>
 800364a:	3c01      	subs	r4, #1
  } while(loop > 0);
 800364c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003650:	d1f5      	bne.n	800363e <MCP2515_SetNormalMode+0xc>
  return false;
 8003652:	4620      	mov	r0, r4
 8003654:	bd10      	pop	{r4, pc}
      return true;
 8003656:	2001      	movs	r0, #1
}
 8003658:	bd10      	pop	{r4, pc}
	...

0800365c <MCP2515_WriteByteSequence>:
{    
 800365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 800365e:	4d10      	ldr	r5, [pc, #64]	; (80036a0 <MCP2515_WriteByteSequence+0x44>)
{    
 8003660:	4606      	mov	r6, r0
 8003662:	460c      	mov	r4, r1
 8003664:	4617      	mov	r7, r2
  MCP2515_CS_LOW();
 8003666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800366a:	2200      	movs	r2, #0
 800366c:	4628      	mov	r0, r5
 800366e:	f7fd f909 	bl	8000884 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8003672:	2002      	movs	r0, #2
 8003674:	f7ff ff38 	bl	80034e8 <SPI_Tx>
  SPI_Tx(startAddress);
 8003678:	4630      	mov	r0, r6
 800367a:	f7ff ff35 	bl	80034e8 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 800367e:	1c62      	adds	r2, r4, #1
 8003680:	1b92      	subs	r2, r2, r6
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8003682:	4639      	mov	r1, r7
 8003684:	230a      	movs	r3, #10
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	4806      	ldr	r0, [pc, #24]	; (80036a4 <MCP2515_WriteByteSequence+0x48>)
 800368a:	f7fd fc17 	bl	8000ebc <HAL_SPI_Transmit>
  MCP2515_CS_HIGH();
 800368e:	4628      	mov	r0, r5
 8003690:	2201      	movs	r2, #1
 8003692:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 8003696:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 800369a:	f7fd b8f3 	b.w	8000884 <HAL_GPIO_WritePin>
 800369e:	bf00      	nop
 80036a0:	40021000 	.word	0x40021000
 80036a4:	20003df0 	.word	0x20003df0

080036a8 <MCP2515_GetRxStatus>:
{
 80036a8:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 80036aa:	4c0a      	ldr	r4, [pc, #40]	; (80036d4 <MCP2515_GetRxStatus+0x2c>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036b2:	4620      	mov	r0, r4
 80036b4:	f7fd f8e6 	bl	8000884 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_RX_STATUS);
 80036b8:	20b0      	movs	r0, #176	; 0xb0
 80036ba:	f7ff ff15 	bl	80034e8 <SPI_Tx>
  retVal = SPI_Rx();
 80036be:	f7ff ff21 	bl	8003504 <SPI_Rx>
  MCP2515_CS_HIGH();
 80036c2:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 80036c4:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 80036c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036ca:	4620      	mov	r0, r4
 80036cc:	f7fd f8da 	bl	8000884 <HAL_GPIO_WritePin>
}
 80036d0:	4628      	mov	r0, r5
 80036d2:	bd38      	pop	{r3, r4, r5, pc}
 80036d4:	40021000 	.word	0x40021000

080036d8 <SPI_CAN_Init>:

SPI_HandleTypeDef hspi;

/* SPI3 init function */
void SPI_CAN_Init(void)
{
 80036d8:	b508      	push	{r3, lr}

  hspi.Instance = CAN_SPI;
 80036da:	480f      	ldr	r0, [pc, #60]	; (8003718 <SPI_CAN_Init+0x40>)
  hspi.Init.Mode = SPI_MODE_MASTER;
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <SPI_CAN_Init+0x44>)
 80036de:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi.Init.NSS = SPI_NSS_SOFT;
 80036e2:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi.Init.Mode = SPI_MODE_MASTER;
 80036e6:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
 80036ea:	2300      	movs	r3, #0
 80036ec:	6083      	str	r3, [r0, #8]
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 80036ee:	60c3      	str	r3, [r0, #12]
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036f0:	6103      	str	r3, [r0, #16]
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036f2:	6143      	str	r3, [r0, #20]
  hspi.Init.NSS = SPI_NSS_SOFT;
 80036f4:	6182      	str	r2, [r0, #24]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036f6:	6203      	str	r3, [r0, #32]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80036f8:	2210      	movs	r2, #16
  hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 80036fa:	6243      	str	r3, [r0, #36]	; 0x24
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036fc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi.Init.CRCPolynomial = 10;
 80036fe:	230a      	movs	r3, #10
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003700:	61c2      	str	r2, [r0, #28]
  hspi.Init.CRCPolynomial = 10;
 8003702:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 8003704:	f7fd fb9d 	bl	8000e42 <HAL_SPI_Init>
 8003708:	b128      	cbz	r0, 8003716 <SPI_CAN_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800370a:	211b      	movs	r1, #27
 800370c:	4804      	ldr	r0, [pc, #16]	; (8003720 <SPI_CAN_Init+0x48>)
  }

}
 800370e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8003712:	f000 bb23 	b.w	8003d5c <_Error_Handler>
 8003716:	bd08      	pop	{r3, pc}
 8003718:	20003df0 	.word	0x20003df0
 800371c:	40003c00 	.word	0x40003c00
 8003720:	08004166 	.word	0x08004166

08003724 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003724:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI3)
 8003726:	6802      	ldr	r2, [r0, #0]
 8003728:	4b25      	ldr	r3, [pc, #148]	; (80037c0 <HAL_SPI_MspInit+0x9c>)
 800372a:	429a      	cmp	r2, r3
{
 800372c:	b088      	sub	sp, #32
 800372e:	4604      	mov	r4, r0
  if(spiHandle->Instance==SPI3)
 8003730:	d11a      	bne.n	8003768 <HAL_SPI_MspInit+0x44>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003732:	2100      	movs	r1, #0
 8003734:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8003738:	9100      	str	r1, [sp, #0]
 800373a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373c:	4821      	ldr	r0, [pc, #132]	; (80037c4 <HAL_SPI_MspInit+0xa0>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800373e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003746:	9105      	str	r1, [sp, #20]
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003748:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003750:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003754:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003756:	2302      	movs	r3, #2
 8003758:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375a:	2303      	movs	r3, #3
 800375c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800375e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003760:	2306      	movs	r3, #6
 8003762:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003764:	f7fc ffa8 	bl	80006b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  if(spiHandle->Instance==SPI2)
 8003768:	6822      	ldr	r2, [r4, #0]
 800376a:	4b17      	ldr	r3, [pc, #92]	; (80037c8 <HAL_SPI_MspInit+0xa4>)
 800376c:	429a      	cmp	r2, r3
 800376e:	d124      	bne.n	80037ba <HAL_SPI_MspInit+0x96>
  {

    /* SPI3 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003770:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003774:	2200      	movs	r2, #0
 8003776:	9201      	str	r2, [sp, #4]
 8003778:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800377a:	4814      	ldr	r0, [pc, #80]	; (80037cc <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800377c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003780:	6419      	str	r1, [r3, #64]	; 0x40
 8003782:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003784:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003788:	9101      	str	r1, [sp, #4]
 800378a:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800378c:	9202      	str	r2, [sp, #8]
 800378e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003790:	f041 0102 	orr.w	r1, r1, #2
 8003794:	6319      	str	r1, [r3, #48]	; 0x30
 8003796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	9205      	str	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	9302      	str	r3, [sp, #8]
 80037a0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80037a2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80037a6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a8:	2302      	movs	r3, #2
 80037aa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ac:	2303      	movs	r3, #3
 80037ae:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037b2:	2305      	movs	r3, #5
 80037b4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b6:	f7fc ff7f 	bl	80006b8 <HAL_GPIO_Init>

  }
}
 80037ba:	b008      	add	sp, #32
 80037bc:	bd10      	pop	{r4, pc}
 80037be:	bf00      	nop
 80037c0:	40003c00 	.word	0x40003c00
 80037c4:	40020800 	.word	0x40020800
 80037c8:	40003800 	.word	0x40003800
 80037cc:	40020400 	.word	0x40020400

080037d0 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 80037d0:	6803      	ldr	r3, [r0, #0]
 80037d2:	4a11      	ldr	r2, [pc, #68]	; (8003818 <HAL_TIM_PWM_MspInit+0x48>)
 80037d4:	4293      	cmp	r3, r2
{
 80037d6:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 80037d8:	d10d      	bne.n	80037f6 <HAL_TIM_PWM_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */
//
  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	4b0f      	ldr	r3, [pc, #60]	; (800381c <HAL_TIM_PWM_MspInit+0x4c>)
 80037e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	645a      	str	r2, [r3, #68]	; 0x44
 80037e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */
//
  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80037f2:	b002      	add	sp, #8
 80037f4:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM4)
 80037f6:	4a0a      	ldr	r2, [pc, #40]	; (8003820 <HAL_TIM_PWM_MspInit+0x50>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d1fa      	bne.n	80037f2 <HAL_TIM_PWM_MspInit+0x22>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037fc:	2300      	movs	r3, #0
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	4b06      	ldr	r3, [pc, #24]	; (800381c <HAL_TIM_PWM_MspInit+0x4c>)
 8003802:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003804:	f042 0204 	orr.w	r2, r2, #4
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
 800380a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	9301      	str	r3, [sp, #4]
 8003812:	9b01      	ldr	r3, [sp, #4]
}
 8003814:	e7ed      	b.n	80037f2 <HAL_TIM_PWM_MspInit+0x22>
 8003816:	bf00      	nop
 8003818:	40010000 	.word	0x40010000
 800381c:	40023800 	.word	0x40023800
 8003820:	40000800 	.word	0x40000800

08003824 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003824:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8003826:	6803      	ldr	r3, [r0, #0]
 8003828:	4a11      	ldr	r2, [pc, #68]	; (8003870 <HAL_TIM_MspPostInit+0x4c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d111      	bne.n	8003852 <HAL_TIM_MspPostInit+0x2e>
//
  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 800382e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003832:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003834:	2312      	movs	r3, #18
 8003836:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003838:	2300      	movs	r3, #0
 800383a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800383c:	2303      	movs	r3, #3
 800383e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003840:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8003842:	a901      	add	r1, sp, #4
 8003844:	480b      	ldr	r0, [pc, #44]	; (8003874 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003846:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8003848:	f7fc ff36 	bl	80006b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */
//
  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800384c:	b007      	add	sp, #28
 800384e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM4)
 8003852:	4a09      	ldr	r2, [pc, #36]	; (8003878 <HAL_TIM_MspPostInit+0x54>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d1f9      	bne.n	800384c <HAL_TIM_MspPostInit+0x28>
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 8003858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800385c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800385e:	2312      	movs	r3, #18
 8003860:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003862:	2300      	movs	r3, #0
 8003864:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003866:	2303      	movs	r3, #3
 8003868:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800386a:	2302      	movs	r3, #2
 800386c:	e7e9      	b.n	8003842 <HAL_TIM_MspPostInit+0x1e>
 800386e:	bf00      	nop
 8003870:	40010000 	.word	0x40010000
 8003874:	40020c00 	.word	0x40020c00
 8003878:	40000800 	.word	0x40000800

0800387c <TIMER_Init>:
{
 800387c:	b530      	push	{r4, r5, lr}
  htim.Instance = PWM_TIMER;
 800387e:	4c2c      	ldr	r4, [pc, #176]	; (8003930 <TIMER_Init+0xb4>)
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003880:	4a2c      	ldr	r2, [pc, #176]	; (8003934 <TIMER_Init+0xb8>)
 8003882:	2500      	movs	r5, #0
{
 8003884:	b091      	sub	sp, #68	; 0x44
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003886:	2307      	movs	r3, #7
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 8003888:	4620      	mov	r0, r4
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 800388a:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  htim.Init.Period = 0;
 800388e:	60e5      	str	r5, [r4, #12]
  htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003890:	6125      	str	r5, [r4, #16]
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 8003892:	f7fd ff1d 	bl	80016d0 <HAL_TIM_PWM_Init>
 8003896:	b118      	cbz	r0, 80038a0 <TIMER_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8003898:	211f      	movs	r1, #31
 800389a:	4827      	ldr	r0, [pc, #156]	; (8003938 <TIMER_Init+0xbc>)
 800389c:	f000 fa5e 	bl	8003d5c <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 80038a0:	4669      	mov	r1, sp
 80038a2:	4823      	ldr	r0, [pc, #140]	; (8003930 <TIMER_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a4:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038a6:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 80038a8:	f7fe f816 	bl	80018d8 <HAL_TIMEx_MasterConfigSynchronization>
 80038ac:	b118      	cbz	r0, 80038b6 <TIMER_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 80038ae:	2126      	movs	r1, #38	; 0x26
 80038b0:	4821      	ldr	r0, [pc, #132]	; (8003938 <TIMER_Init+0xbc>)
 80038b2:	f000 fa53 	bl	8003d5c <_Error_Handler>
  if (htim.Instance == TIM1)
 80038b6:	6821      	ldr	r1, [r4, #0]
 80038b8:	4a20      	ldr	r2, [pc, #128]	; (800393c <TIMER_Init+0xc0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038ba:	481d      	ldr	r0, [pc, #116]	; (8003930 <TIMER_Init+0xb4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038bc:	2360      	movs	r3, #96	; 0x60
  if (htim.Instance == TIM1)
 80038be:	4291      	cmp	r1, r2
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038c0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038c2:	f04f 0200 	mov.w	r2, #0
  sConfigOC.Pulse = 0;
 80038c6:	f04f 0300 	mov.w	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038ca:	a902      	add	r1, sp, #8
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80038cc:	bf02      	ittt	eq
 80038ce:	9305      	streq	r3, [sp, #20]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038d0:	9307      	streq	r3, [sp, #28]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038d2:	9308      	streq	r3, [sp, #32]
  sConfigOC.Pulse = 0;
 80038d4:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038d6:	9304      	str	r3, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038d8:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038da:	f7fd ff43 	bl	8001764 <HAL_TIM_PWM_ConfigChannel>
 80038de:	b118      	cbz	r0, 80038e8 <TIMER_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 80038e0:	2137      	movs	r1, #55	; 0x37
 80038e2:	4815      	ldr	r0, [pc, #84]	; (8003938 <TIMER_Init+0xbc>)
 80038e4:	f000 fa3a 	bl	8003d5c <_Error_Handler>
  if (htim.Instance == TIM1)
 80038e8:	6822      	ldr	r2, [r4, #0]
 80038ea:	4b14      	ldr	r3, [pc, #80]	; (800393c <TIMER_Init+0xc0>)
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d112      	bne.n	8003916 <TIMER_Init+0x9a>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038f0:	2300      	movs	r3, #0
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 80038f6:	a909      	add	r1, sp, #36	; 0x24
 80038f8:	480d      	ldr	r0, [pc, #52]	; (8003930 <TIMER_Init+0xb4>)
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038fa:	9309      	str	r3, [sp, #36]	; 0x24
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038fc:	930a      	str	r3, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038fe:	930b      	str	r3, [sp, #44]	; 0x2c
	sBreakDeadTimeConfig.DeadTime = 0;
 8003900:	930c      	str	r3, [sp, #48]	; 0x30
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003902:	930d      	str	r3, [sp, #52]	; 0x34
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003904:	920e      	str	r2, [sp, #56]	; 0x38
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003906:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 8003908:	f7fe f808 	bl	800191c <HAL_TIMEx_ConfigBreakDeadTime>
 800390c:	b118      	cbz	r0, 8003916 <TIMER_Init+0x9a>
	  _Error_Handler(__FILE__, __LINE__);
 800390e:	2145      	movs	r1, #69	; 0x45
 8003910:	4809      	ldr	r0, [pc, #36]	; (8003938 <TIMER_Init+0xbc>)
 8003912:	f000 fa23 	bl	8003d5c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim);
 8003916:	4806      	ldr	r0, [pc, #24]	; (8003930 <TIMER_Init+0xb4>)
 8003918:	f7ff ff84 	bl	8003824 <HAL_TIM_MspPostInit>
  HAL_TIM_Base_Start(&htim);
 800391c:	4804      	ldr	r0, [pc, #16]	; (8003930 <TIMER_Init+0xb4>)
 800391e:	f7fd fd9a 	bl	8001456 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8003922:	2100      	movs	r1, #0
 8003924:	4802      	ldr	r0, [pc, #8]	; (8003930 <TIMER_Init+0xb4>)
 8003926:	f7fd ff8b 	bl	8001840 <HAL_TIM_PWM_Start>
}
 800392a:	b011      	add	sp, #68	; 0x44
 800392c:	bd30      	pop	{r4, r5, pc}
 800392e:	bf00      	nop
 8003930:	20003e48 	.word	0x20003e48
 8003934:	40000800 	.word	0x40000800
 8003938:	0800417b 	.word	0x0800417b
 800393c:	40010000 	.word	0x40010000

08003940 <StartDefaultTask>:
}


/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8003940:	b508      	push	{r3, lr}

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 8003942:	2200      	movs	r2, #0
 8003944:	210a      	movs	r1, #10
 8003946:	2017      	movs	r0, #23
 8003948:	f7fc fe54 	bl	80005f4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800394c:	2017      	movs	r0, #23
 800394e:	f7fc fe85 	bl	800065c <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 1);
 8003952:	2201      	movs	r2, #1
 8003954:	210a      	movs	r1, #10
 8003956:	2028      	movs	r0, #40	; 0x28
 8003958:	f7fc fe4c 	bl	80005f4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800395c:	2028      	movs	r0, #40	; 0x28
 800395e:	f7fc fe7d 	bl	800065c <HAL_NVIC_EnableIRQ>
	  vTaskDelete(defaultTaskHandle);
 8003962:	4b02      	ldr	r3, [pc, #8]	; (800396c <StartDefaultTask+0x2c>)
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	f7fe ff5f 	bl	8002828 <vTaskDelete>
 800396a:	e7ea      	b.n	8003942 <StartDefaultTask+0x2>
 800396c:	20003e84 	.word	0x20003e84

08003970 <StartTask02>:
  /* USER CODE END StartDefaultTask */
}

/* StartTask02 function */
void StartTask02(void const * argument)
{
 8003970:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */

	uint16_t fart = 0;
 8003972:	ac02      	add	r4, sp, #8
 8003974:	2300      	movs	r3, #0
 8003976:	f824 3d02 	strh.w	r3, [r4, #-2]!
  for(;;)
  {
	if(xQueueReceive(FartQueueHandle,&fart,osWaitForever)){
 800397a:	4d07      	ldr	r5, [pc, #28]	; (8003998 <StartTask02+0x28>)
 800397c:	6828      	ldr	r0, [r5, #0]
 800397e:	2300      	movs	r3, #0
 8003980:	f04f 32ff 	mov.w	r2, #4294967295
 8003984:	4621      	mov	r1, r4
 8003986:	f7fe fd23 	bl	80023d0 <xQueueGenericReceive>
 800398a:	2800      	cmp	r0, #0
 800398c:	d0f6      	beq.n	800397c <StartTask02+0xc>
		PWM_Set_Frekvens(fart);
 800398e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8003992:	f000 fa0d 	bl	8003db0 <PWM_Set_Frekvens>
 8003996:	e7f1      	b.n	800397c <StartTask02+0xc>
 8003998:	20003e8c 	.word	0x20003e8c

0800399c <StartTask03>:
  /* USER CODE END StartTask02 */
}

/* StartTask03 function */
void StartTask03(void const * argument)
{
 800399c:	b538      	push	{r3, r4, r5, lr}
	uint32_t lengde = 250000;
  /* Infinite loop */
  for(;;)

  {
	  if(xSemaphoreTake(ISRSemaHandleFault,osWaitForever)){
 800399e:	4d09      	ldr	r5, [pc, #36]	; (80039c4 <StartTask03+0x28>)
		  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_SET);
 80039a0:	4c09      	ldr	r4, [pc, #36]	; (80039c8 <StartTask03+0x2c>)
	  if(xSemaphoreTake(ISRSemaHandleFault,osWaitForever)){
 80039a2:	6828      	ldr	r0, [r5, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	f04f 32ff 	mov.w	r2, #4294967295
 80039aa:	4619      	mov	r1, r3
 80039ac:	f7fe fd10 	bl	80023d0 <xQueueGenericReceive>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d0f6      	beq.n	80039a2 <StartTask03+0x6>
		  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_SET);
 80039b4:	2201      	movs	r2, #1
 80039b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039ba:	4620      	mov	r0, r4
 80039bc:	f7fc ff62 	bl	8000884 <HAL_GPIO_WritePin>
 80039c0:	e7ef      	b.n	80039a2 <StartTask03+0x6>
 80039c2:	bf00      	nop
 80039c4:	20003ea8 	.word	0x20003ea8
 80039c8:	40021000 	.word	0x40021000

080039cc <StartTask04>:
}

/* StartTask04 function */

void StartTask04(void const * argument)
{
 80039cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uCAN_MSG tempRxMessage;
	uint16_t fart;
  for(;;)
  {

	  if(xSemaphoreTake(ISRSemaHandleCAN,osWaitForever)){
 80039ce:	4d18      	ldr	r5, [pc, #96]	; (8003a30 <StartTask04+0x64>)
					} else {
						fart = ((tempRxMessage.frame.data0&0x80)<<8);
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
					}

					  xQueueSend(FartQueueHandle,&fart,0);
 80039d0:	4c18      	ldr	r4, [pc, #96]	; (8003a34 <StartTask04+0x68>)
						fart = ((tempRxMessage.frame.data0&0x80)<<8);
 80039d2:	4e19      	ldr	r6, [pc, #100]	; (8003a38 <StartTask04+0x6c>)
	  if(xSemaphoreTake(ISRSemaHandleCAN,osWaitForever)){
 80039d4:	6828      	ldr	r0, [r5, #0]
 80039d6:	2300      	movs	r3, #0
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	4619      	mov	r1, r3
 80039de:	f7fe fcf7 	bl	80023d0 <xQueueGenericReceive>
 80039e2:	2800      	cmp	r0, #0
 80039e4:	d0f6      	beq.n	80039d4 <StartTask04+0x8>
		  if(CANSPI_Receive(&tempRxMessage)){
 80039e6:	a801      	add	r0, sp, #4
 80039e8:	f7ff fd25 	bl	8003436 <CANSPI_Receive>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d0f1      	beq.n	80039d4 <StartTask04+0x8>
			  switch (tempRxMessage.frame.id) {
 80039f0:	9b02      	ldr	r3, [sp, #8]
 80039f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f6:	d1ed      	bne.n	80039d4 <StartTask04+0x8>
					if (((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)==0x8000){
 80039f8:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80039fc:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8003a00:	0212      	lsls	r2, r2, #8
 8003a02:	4413      	add	r3, r2
 8003a04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a08:	d10b      	bne.n	8003a22 <StartTask04+0x56>
						fart = 0xFFFF;
 8003a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 8003a0e:	f8ad 3002 	strh.w	r3, [sp, #2]
					  xQueueSend(FartQueueHandle,&fart,0);
 8003a12:	2300      	movs	r3, #0
 8003a14:	461a      	mov	r2, r3
 8003a16:	f10d 0102 	add.w	r1, sp, #2
 8003a1a:	6820      	ldr	r0, [r4, #0]
 8003a1c:	f7fe fb6c 	bl	80020f8 <xQueueGenericSend>
 8003a20:	e7d8      	b.n	80039d4 <StartTask04+0x8>
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 8003a22:	b21b      	sxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bfb8      	it	lt
 8003a28:	425b      	neglt	r3, r3
						fart = ((tempRxMessage.frame.data0&0x80)<<8);
 8003a2a:	4032      	ands	r2, r6
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 8003a2c:	4413      	add	r3, r2
 8003a2e:	e7ee      	b.n	8003a0e <StartTask04+0x42>
 8003a30:	20003ea0 	.word	0x20003ea0
 8003a34:	20003e8c 	.word	0x20003e8c
 8003a38:	ffff8000 	.word	0xffff8000

08003a3c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8003a3c:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003a3e:	4c2c      	ldr	r4, [pc, #176]	; (8003af0 <MX_FREERTOS_Init+0xb4>)
 8003a40:	4626      	mov	r6, r4
 8003a42:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 8003a44:	b094      	sub	sp, #80	; 0x50
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003a46:	466d      	mov	r5, sp
 8003a48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a4a:	6833      	ldr	r3, [r6, #0]
 8003a4c:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003a4e:	2100      	movs	r1, #0
 8003a50:	4668      	mov	r0, sp
 8003a52:	f7fd ff90 	bl	8001976 <osThreadCreate>
 8003a56:	4b27      	ldr	r3, [pc, #156]	; (8003af4 <MX_FREERTOS_Init+0xb8>)
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 8003a58:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003a5c:	6018      	str	r0, [r3, #0]
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 8003a5e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003a60:	ad05      	add	r5, sp, #20
 8003a62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a64:	6833      	ldr	r3, [r6, #0]
 8003a66:	602b      	str	r3, [r5, #0]
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 8003a68:	2100      	movs	r1, #0
 8003a6a:	a805      	add	r0, sp, #20
 8003a6c:	f7fd ff83 	bl	8001976 <osThreadCreate>
 8003a70:	4b21      	ldr	r3, [pc, #132]	; (8003af8 <MX_FREERTOS_Init+0xbc>)
  osThreadDef(AckermannTask, StartTask03, osPriorityRealtime, 0, 128);
 8003a72:	f104 0628 	add.w	r6, r4, #40	; 0x28
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 8003a76:	6018      	str	r0, [r3, #0]
  osThreadDef(AckermannTask, StartTask03, osPriorityRealtime, 0, 128);
 8003a78:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003a7a:	ad0a      	add	r5, sp, #40	; 0x28
 8003a7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a7e:	6833      	ldr	r3, [r6, #0]
 8003a80:	602b      	str	r3, [r5, #0]
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 8003a82:	2100      	movs	r1, #0
 8003a84:	a80a      	add	r0, sp, #40	; 0x28
 8003a86:	f7fd ff76 	bl	8001976 <osThreadCreate>
 8003a8a:	4b1c      	ldr	r3, [pc, #112]	; (8003afc <MX_FREERTOS_Init+0xc0>)
  osThreadDef(CANbehandling, StartTask04, osPriorityRealtime, 0, 128);
 8003a8c:	343c      	adds	r4, #60	; 0x3c
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 8003a8e:	6018      	str	r0, [r3, #0]
  osThreadDef(CANbehandling, StartTask04, osPriorityRealtime, 0, 128);
 8003a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a92:	ad0f      	add	r5, sp, #60	; 0x3c
 8003a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	602b      	str	r3, [r5, #0]
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	a80f      	add	r0, sp, #60	; 0x3c
 8003a9e:	f7fd ff6a 	bl	8001976 <osThreadCreate>
 8003aa2:	4b17      	ldr	r3, [pc, #92]	; (8003b00 <MX_FREERTOS_Init+0xc4>)
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8003aa4:	2200      	movs	r2, #0
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 8003aa6:	6018      	str	r0, [r3, #0]
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8003aa8:	2114      	movs	r1, #20
 8003aaa:	2010      	movs	r0, #16
 8003aac:	f7fe fb02 	bl	80020b4 <xQueueGenericCreate>
 8003ab0:	4b14      	ldr	r3, [pc, #80]	; (8003b04 <MX_FREERTOS_Init+0xc8>)
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 8003ab2:	2200      	movs	r2, #0
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8003ab4:	6018      	str	r0, [r3, #0]
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	2010      	movs	r0, #16
 8003aba:	f7fe fafb 	bl	80020b4 <xQueueGenericCreate>
 8003abe:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <MX_FREERTOS_Init+0xcc>)
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 8003ac0:	2200      	movs	r2, #0
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 8003ac2:	6018      	str	r0, [r3, #0]
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 8003ac4:	2104      	movs	r1, #4
 8003ac6:	2010      	movs	r0, #16
 8003ac8:	f7fe faf4 	bl	80020b4 <xQueueGenericCreate>
 8003acc:	4b0f      	ldr	r3, [pc, #60]	; (8003b0c <MX_FREERTOS_Init+0xd0>)
  ISRSemaHandleCAN = xSemaphoreCreateBinary();
 8003ace:	2203      	movs	r2, #3
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 8003ad0:	6018      	str	r0, [r3, #0]
  ISRSemaHandleCAN = xSemaphoreCreateBinary();
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	2001      	movs	r0, #1
 8003ad6:	f7fe faed 	bl	80020b4 <xQueueGenericCreate>
 8003ada:	4b0d      	ldr	r3, [pc, #52]	; (8003b10 <MX_FREERTOS_Init+0xd4>)
  ISRSemaHandleFault = xSemaphoreCreateBinary();
 8003adc:	2203      	movs	r2, #3
  ISRSemaHandleCAN = xSemaphoreCreateBinary();
 8003ade:	6018      	str	r0, [r3, #0]
  ISRSemaHandleFault = xSemaphoreCreateBinary();
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	2001      	movs	r0, #1
 8003ae4:	f7fe fae6 	bl	80020b4 <xQueueGenericCreate>
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <MX_FREERTOS_Init+0xd8>)
 8003aea:	6018      	str	r0, [r3, #0]
}
 8003aec:	b014      	add	sp, #80	; 0x50
 8003aee:	bd70      	pop	{r4, r5, r6, pc}
 8003af0:	08004104 	.word	0x08004104
 8003af4:	20003e84 	.word	0x20003e84
 8003af8:	20003e94 	.word	0x20003e94
 8003afc:	20003e90 	.word	0x20003e90
 8003b00:	20003e88 	.word	0x20003e88
 8003b04:	20003e98 	.word	0x20003e98
 8003b08:	20003e8c 	.word	0x20003e8c
 8003b0c:	20003ea4 	.word	0x20003ea4
 8003b10:	20003ea0 	.word	0x20003ea0
 8003b14:	20003ea8 	.word	0x20003ea8

08003b18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b1c:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b1e:	4b50      	ldr	r3, [pc, #320]	; (8003c60 <MX_GPIO_Init+0x148>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8003b20:	4d50      	ldr	r5, [pc, #320]	; (8003c64 <MX_GPIO_Init+0x14c>)
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);


//  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b22:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8003c70 <MX_GPIO_Init+0x158>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b26:	2400      	movs	r4, #0
 8003b28:	9401      	str	r4, [sp, #4]
 8003b2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
 8003b32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b34:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003b38:	9201      	str	r2, [sp, #4]
 8003b3a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3c:	9402      	str	r4, [sp, #8]
 8003b3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
 8003b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b48:	f002 0201 	and.w	r2, r2, #1
 8003b4c:	9202      	str	r2, [sp, #8]
 8003b4e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b50:	9403      	str	r4, [sp, #12]
 8003b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b54:	f042 0210 	orr.w	r2, r2, #16
 8003b58:	631a      	str	r2, [r3, #48]	; 0x30
 8003b5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b5c:	f002 0210 	and.w	r2, r2, #16
 8003b60:	9203      	str	r2, [sp, #12]
 8003b62:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b64:	9404      	str	r4, [sp, #16]
 8003b66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b68:	f042 0208 	orr.w	r2, r2, #8
 8003b6c:	631a      	str	r2, [r3, #48]	; 0x30
 8003b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b70:	f002 0208 	and.w	r2, r2, #8
 8003b74:	9204      	str	r2, [sp, #16]
 8003b76:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b78:	9405      	str	r4, [sp, #20]
 8003b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b7c:	f042 0204 	orr.w	r2, r2, #4
 8003b80:	631a      	str	r2, [r3, #48]	; 0x30
 8003b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b84:	f002 0204 	and.w	r2, r2, #4
 8003b88:	9205      	str	r2, [sp, #20]
 8003b8a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8c:	9406      	str	r4, [sp, #24]
 8003b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b90:	f042 0202 	orr.w	r2, r2, #2
 8003b94:	631a      	str	r2, [r3, #48]	; 0x30
 8003b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8003b9e:	4622      	mov	r2, r4
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ba6:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 8003ba8:	f7fc fe6c 	bl	8000884 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 8003bac:	4628      	mov	r0, r5
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bb4:	f7fc fe66 	bl	8000884 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DRIVE_DIR_GPIO_Port, DRIVE_DIR_Pin, GPIO_PIN_RESET);
 8003bb8:	4622      	mov	r2, r4
 8003bba:	4628      	mov	r0, r5
 8003bbc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bc0:	f7fc fe60 	bl	8000884 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003bc4:	f04f 0a11 	mov.w	sl, #17
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 8003bc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8003bcc:	a907      	add	r1, sp, #28
 8003bce:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bd0:	2701      	movs	r7, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bd2:	2603      	movs	r6, #3
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 8003bd4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8003bd6:	f44f 7980 	mov.w	r9, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003bda:	f8cd a020 	str.w	sl, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bde:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8003be2:	f7fc fd69 	bl	80006b8 <HAL_GPIO_Init>
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8003be6:	a907      	add	r1, sp, #28
 8003be8:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8003bea:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bee:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf2:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8003bf4:	f7fc fd60 	bl	80006b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 8003bf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8003bfc:	a907      	add	r1, sp, #28
 8003bfe:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 8003c00:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003c02:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c06:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8003c08:	f7fc fd56 	bl	80006b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8003c0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8003c10:	a907      	add	r1, sp, #28
 8003c12:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8003c14:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c16:	f8cd a020 	str.w	sl, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c1c:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8003c1e:	f7fc fd4b 	bl	80006b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c22:	a907      	add	r1, sp, #28
 8003c24:	4810      	ldr	r0, [pc, #64]	; (8003c68 <MX_GPIO_Init+0x150>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c26:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c28:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c2c:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2e:	f7fc fd43 	bl	80006b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DRIVE_FAULT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DRIVE_FAULT_GPIO_Port, &GPIO_InitStruct);
 8003c32:	a907      	add	r1, sp, #28
 8003c34:	480d      	ldr	r0, [pc, #52]	; (8003c6c <MX_GPIO_Init+0x154>)
  GPIO_InitStruct.Pin = DRIVE_FAULT_Pin;
 8003c36:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003c3a:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(DRIVE_FAULT_GPIO_Port, &GPIO_InitStruct);
 8003c40:	f7fc fd3a 	bl	80006b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003c44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c48:	a907      	add	r1, sp, #28
 8003c4a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003c4c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c4e:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c50:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c52:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c54:	f7fc fd30 	bl	80006b8 <HAL_GPIO_Init>



}
 8003c58:	b00c      	add	sp, #48	; 0x30
 8003c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c5e:	bf00      	nop
 8003c60:	40023800 	.word	0x40023800
 8003c64:	40021000 	.word	0x40021000
 8003c68:	40020400 	.word	0x40020400
 8003c6c:	40020c00 	.word	0x40020c00
 8003c70:	10210000 	.word	0x10210000

08003c74 <SystemClock_Config>:
>>>>>>> DevFreeRTOS
}

/** System Clock Configuration
<<<<<<< HEAD
 */
void SystemClock_Config(void) {
 80017a0:	b530      	push	{r4, r5, lr}
 80017a2:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage 
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 80017a4:	4b28      	ldr	r3, [pc, #160]	; (8001848 <SystemClock_Config+0xa8>)
 80017a6:	2100      	movs	r1, #0
 80017a8:	9101      	str	r1, [sp, #4]
 80017aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017b0:	641a      	str	r2, [r3, #64]	; 0x40
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	9b01      	ldr	r3, [sp, #4]
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017bc:	4b23      	ldr	r3, [pc, #140]	; (800184c <SystemClock_Config+0xac>)
 80017be:	9102      	str	r1, [sp, #8]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	9b02      	ldr	r3, [sp, #8]

	/**Initializes the CPU, AHB and APB busses clocks 
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017da:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017dc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017e0:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 80017e2:	2319      	movs	r3, #25
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e4:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLM = 25;
 80017e6:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80017e8:	2504      	movs	r5, #4
	RCC_OscInitStruct.PLL.PLLN = 336;
 80017ea:	f44f 73a8 	mov.w	r3, #336	; 0x150
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017ee:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f0:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 336;
 80017f2:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017f4:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80017f6:	9513      	str	r5, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017f8:	f7ff f82c 	bl	8000854 <HAL_RCC_OscConfig>
 80017fc:	b100      	cbz	r0, 8001800 <SystemClock_Config+0x60>
 80017fe:	e7fe      	b.n	80017fe <SystemClock_Config+0x5e>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks 
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001800:	230f      	movs	r3, #15
 8001802:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001804:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001808:	9005      	str	r0, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800180a:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800180c:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800180e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001812:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001814:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001816:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001818:	f7ff f9c0 	bl	8000b9c <HAL_RCC_ClockConfig>
 800181c:	4604      	mov	r4, r0
 800181e:	b100      	cbz	r0, 8001822 <SystemClock_Config+0x82>
 8001820:	e7fe      	b.n	8001820 <SystemClock_Config+0x80>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time 
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8001822:	f7ff fa55 	bl	8000cd0 <HAL_RCC_GetHCLKFreq>
 8001826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182a:	fbb0 f0f3 	udiv	r0, r0, r3
 800182e:	f7fe fef1 	bl	8000614 <HAL_SYSTICK_Config>

	/**Configure the Systick 
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001832:	4628      	mov	r0, r5
 8001834:	f7fe ff04 	bl	8000640 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001838:	4622      	mov	r2, r4
 800183a:	4621      	mov	r1, r4
 800183c:	f04f 30ff 	mov.w	r0, #4294967295
 8001840:	f7fe fea8 	bl	8000594 <HAL_NVIC_SetPriority>
=======
*/
void SystemClock_Config(void)
{
 8003c74:	b570      	push	{r4, r5, r6, lr}
 8003c76:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c78:	4b28      	ldr	r3, [pc, #160]	; (8003d1c <SystemClock_Config+0xa8>)
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	9101      	str	r1, [sp, #4]
 8003c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c80:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40
 8003c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c8c:	9301      	str	r3, [sp, #4]
 8003c8e:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c90:	4b23      	ldr	r3, [pc, #140]	; (8003d20 <SystemClock_Config+0xac>)
 8003c92:	9102      	str	r1, [sp, #8]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca2:	9302      	str	r3, [sp, #8]
 8003ca4:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003caa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cae:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003cb0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003cb4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003cb6:	2319      	movs	r3, #25
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cb8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003cba:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003cbc:	2604      	movs	r6, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003cbe:	f44f 73a8 	mov.w	r3, #336	; 0x150
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cc2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cc4:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003cc6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003cc8:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003cca:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ccc:	f7fc fdf0 	bl	80008b0 <HAL_RCC_OscConfig>
 8003cd0:	b100      	cbz	r0, 8003cd4 <SystemClock_Config+0x60>
 8003cd2:	e7fe      	b.n	8003cd2 <SystemClock_Config+0x5e>
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003cd4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cd8:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003cda:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cdc:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003ce2:	2105      	movs	r1, #5
 8003ce4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ce6:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ce8:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003cea:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003cec:	f7fc ff84 	bl	8000bf8 <HAL_RCC_ClockConfig>
 8003cf0:	4604      	mov	r4, r0
 8003cf2:	b100      	cbz	r0, 8003cf6 <SystemClock_Config+0x82>
 8003cf4:	e7fe      	b.n	8003cf4 <SystemClock_Config+0x80>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003cf6:	f7fd f819 	bl	8000d2c <HAL_RCC_GetHCLKFreq>
 8003cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cfe:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d02:	f7fc fcb7 	bl	8000674 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003d06:	4630      	mov	r0, r6
 8003d08:	f7fc fcca 	bl	80006a0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003d0c:	4622      	mov	r2, r4
 8003d0e:	4629      	mov	r1, r5
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	f7fc fc6e 	bl	80005f4 <HAL_NVIC_SetPriority>
>>>>>>> DevFreeRTOS
}
 8003d18:	b014      	add	sp, #80	; 0x50
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	40007000 	.word	0x40007000

<<<<<<< HEAD
08001850 <main>:
int main(void) {
 8001850:	b500      	push	{lr}
 8001852:	b089      	sub	sp, #36	; 0x24
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8001854:	2400      	movs	r4, #0
	HAL_Init();
 8001856:	f7fe fe53 	bl	8000500 <HAL_Init>
	SystemClock_Config();
 800185a:	f7ff ffa1 	bl	80017a0 <SystemClock_Config>
	__HAL_RCC_GPIOH_CLK_ENABLE()
 800185e:	4b30      	ldr	r3, [pc, #192]	; (8001920 <main+0xd0>)
 8001860:	9400      	str	r4, [sp, #0]
 8001862:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	;
	__HAL_RCC_GPIOC_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 8001864:	482f      	ldr	r0, [pc, #188]	; (8001924 <main+0xd4>)
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8001866:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800186a:	631a      	str	r2, [r3, #48]	; 0x30
 800186c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001872:	9200      	str	r2, [sp, #0]
 8001874:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOE_CLK_ENABLE()
 8001876:	9401      	str	r4, [sp, #4]
 8001878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800187a:	f042 0210 	orr.w	r2, r2, #16
 800187e:	631a      	str	r2, [r3, #48]	; 0x30
 8001880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001882:	f002 0210 	and.w	r2, r2, #16
 8001886:	9201      	str	r2, [sp, #4]
 8001888:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800188a:	9402      	str	r4, [sp, #8]
 800188c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800188e:	f042 0204 	orr.w	r2, r2, #4
 8001892:	631a      	str	r2, [r3, #48]	; 0x30
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0304 	and.w	r3, r3, #4
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800189c:	9302      	str	r3, [sp, #8]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 800189e:	f44f 7180 	mov.w	r1, #256	; 0x100
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80018a2:	9b02      	ldr	r3, [sp, #8]

	/*Configure GPIO pin : CAN_CS_Pin */
	GPIO_InitStruct.Pin = CAN_CS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a4:	2501      	movs	r5, #1
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 80018a6:	f7fe ffcf 	bl	8000848 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = CAN_CS_Pin;
 80018aa:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
	HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 80018ae:	481d      	ldr	r0, [pc, #116]	; (8001924 <main+0xd4>)
	GPIO_InitStruct.Pin = CAN_CS_Pin;
 80018b0:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 80018b2:	a903      	add	r1, sp, #12
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	9504      	str	r5, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80018b8:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f7fe fee5 	bl	8000688 <HAL_GPIO_Init>
	hspi3.Instance = SPI3;
 80018be:	481a      	ldr	r0, [pc, #104]	; (8001928 <main+0xd8>)
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80018c0:	4a1a      	ldr	r2, [pc, #104]	; (800192c <main+0xdc>)
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80018c2:	6084      	str	r4, [r0, #8]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80018c4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80018c8:	e880 000c 	stmia.w	r0, {r2, r3}
	hspi3.Init.NSS = SPI_NSS_SOFT;
 80018cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d0:	6183      	str	r3, [r0, #24]
	hspi3.Init.CRCPolynomial = 10;
 80018d2:	260a      	movs	r6, #10
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80018d4:	2310      	movs	r3, #16
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d6:	60c4      	str	r4, [r0, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018d8:	6104      	str	r4, [r0, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018da:	6144      	str	r4, [r0, #20]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80018dc:	61c3      	str	r3, [r0, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018de:	6204      	str	r4, [r0, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e0:	6244      	str	r4, [r0, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e2:	6284      	str	r4, [r0, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 80018e4:	62c6      	str	r6, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80018e6:	f7ff fa50 	bl	8000d8a <HAL_SPI_Init>
 80018ea:	b100      	cbz	r0, 80018ee <main+0x9e>
 80018ec:	e7fe      	b.n	80018ec <main+0x9c>
	CANSPI_Initialize();
 80018ee:	f7ff fd6b 	bl	80013c8 <CANSPI_Initialize>
		txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 80018f2:	4c0f      	ldr	r4, [pc, #60]	; (8001930 <main+0xe0>)
		CANSPI_Transmit(&txMessage);
 80018f4:	480e      	ldr	r0, [pc, #56]	; (8001930 <main+0xe0>)
		txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 80018f6:	7025      	strb	r5, [r4, #0]
		txMessage.frame.dlc = 8;
 80018f8:	2308      	movs	r3, #8
 80018fa:	7223      	strb	r3, [r4, #8]
		txMessage.frame.data0 = 0xFF;
 80018fc:	23ff      	movs	r3, #255	; 0xff
		txMessage.frame.id = 0x0A;
 80018fe:	6066      	str	r6, [r4, #4]
		txMessage.frame.data0 = 0xFF;
 8001900:	7263      	strb	r3, [r4, #9]
		txMessage.frame.data1 = 0xFF;
 8001902:	72a3      	strb	r3, [r4, #10]
		txMessage.frame.data2 = 0xFF;
 8001904:	72e3      	strb	r3, [r4, #11]
		txMessage.frame.data3 = 0xFF;
 8001906:	7323      	strb	r3, [r4, #12]
		txMessage.frame.data4 = 0xFF;
 8001908:	7363      	strb	r3, [r4, #13]
		txMessage.frame.data5 = 0xFF;
 800190a:	73a3      	strb	r3, [r4, #14]
		txMessage.frame.data6 = 0xFF;
 800190c:	73e3      	strb	r3, [r4, #15]
		txMessage.frame.data7 = 0xFF;
 800190e:	7423      	strb	r3, [r4, #16]
		CANSPI_Transmit(&txMessage);
 8001910:	f7ff fdea 	bl	80014e8 <CANSPI_Transmit>
		HAL_Delay(1000);
 8001914:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001918:	f7fe fe1a 	bl	8000550 <HAL_Delay>
 800191c:	e7ea      	b.n	80018f4 <main+0xa4>
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	40021000 	.word	0x40021000
 8001928:	20000030 	.word	0x20000030
 800192c:	40003c00 	.word	0x40003c00
 8001930:	20000088 	.word	0x20000088

08001934 <HAL_MspInit>:
=======
08003d24 <main>:
{
 8003d24:	b508      	push	{r3, lr}
  HAL_Init();
 8003d26:	f7fc fc2b 	bl	8000580 <HAL_Init>
  SystemClock_Config();
 8003d2a:	f7ff ffa3 	bl	8003c74 <SystemClock_Config>
  MX_GPIO_Init();
 8003d2e:	f7ff fef3 	bl	8003b18 <MX_GPIO_Init>
  SPI_CAN_Init();
 8003d32:	f7ff fcd1 	bl	80036d8 <SPI_CAN_Init>
  TIMER_Init();
 8003d36:	f7ff fda1 	bl	800387c <TIMER_Init>
  CANSPI_Initialize();
 8003d3a:	f7ff fae9 	bl	8003310 <CANSPI_Initialize>
  MOTOR_STATE(1);
 8003d3e:	2001      	movs	r0, #1
 8003d40:	f000 f86a 	bl	8003e18 <MOTOR_STATE>
  MX_FREERTOS_Init();
 8003d44:	f7ff fe7a 	bl	8003a3c <MX_FREERTOS_Init>
  osKernelStart();
 8003d48:	f7fd fe10 	bl	800196c <osKernelStart>
 8003d4c:	e7fe      	b.n	8003d4c <main+0x28>

08003d4e <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8003d4e:	6803      	ldr	r3, [r0, #0]
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d54:	d101      	bne.n	8003d5a <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003d56:	f7fc bc2d 	b.w	80005b4 <HAL_IncTick>
 8003d5a:	4770      	bx	lr

08003d5c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8003d5c:	e7fe      	b.n	8003d5c <_Error_Handler>

08003d5e <MOTOR_DELAY>:
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);

		}
	}
}
void MOTOR_DELAY(void){
 8003d5e:	f240 132d 	movw	r3, #301	; 0x12d
	for(int i=0;i<=300;i++){
 8003d62:	3b01      	subs	r3, #1
 8003d64:	d1fd      	bne.n	8003d62 <MOTOR_DELAY+0x4>
		asm("");
	}
}
 8003d66:	4770      	bx	lr

08003d68 <MOTOR_DIR_TOGGLE>:
void MOTOR_DIR_TOGGLE(uint16_t dir){
 8003d68:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin)!=dir){
 8003d6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
void MOTOR_DIR_TOGGLE(uint16_t dir){
 8003d6e:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin)!=dir){
 8003d70:	480c      	ldr	r0, [pc, #48]	; (8003da4 <MOTOR_DIR_TOGGLE+0x3c>)
 8003d72:	f7fc fd81 	bl	8000878 <HAL_GPIO_ReadPin>
 8003d76:	b280      	uxth	r0, r0
 8003d78:	42a0      	cmp	r0, r4
 8003d7a:	d012      	beq.n	8003da2 <MOTOR_DIR_TOGGLE+0x3a>
		HAL_TIM_PWM_Stop(&htim,TIM_CHANNEL_1);
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	480a      	ldr	r0, [pc, #40]	; (8003da8 <MOTOR_DIR_TOGGLE+0x40>)
 8003d80:	f7fd fd78 	bl	8001874 <HAL_TIM_PWM_Stop>
		MOTOR_DELAY();
 8003d84:	f7ff ffeb 	bl	8003d5e <MOTOR_DELAY>
		HAL_GPIO_TogglePin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin);
 8003d88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d8c:	4805      	ldr	r0, [pc, #20]	; (8003da4 <MOTOR_DIR_TOGGLE+0x3c>)
 8003d8e:	f7fc fd7e 	bl	800088e <HAL_GPIO_TogglePin>
		MOTOR_DELAY();
 8003d92:	f7ff ffe4 	bl	8003d5e <MOTOR_DELAY>
		HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8003d96:	2100      	movs	r1, #0
 8003d98:	4803      	ldr	r0, [pc, #12]	; (8003da8 <MOTOR_DIR_TOGGLE+0x40>)
}
 8003d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8003d9e:	f7fd bd4f 	b.w	8001840 <HAL_TIM_PWM_Start>
 8003da2:	bd10      	pop	{r4, pc}
 8003da4:	40021000 	.word	0x40021000
 8003da8:	20003e48 	.word	0x20003e48
 8003dac:	00000000 	.word	0x00000000

08003db0 <PWM_Set_Frekvens>:
void PWM_Set_Frekvens(uint16_t tempfart){
 8003db0:	b538      	push	{r3, r4, r5, lr}
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)){
 8003db2:	f44f 6100 	mov.w	r1, #2048	; 0x800
void PWM_Set_Frekvens(uint16_t tempfart){
 8003db6:	4605      	mov	r5, r0
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)){
 8003db8:	4815      	ldr	r0, [pc, #84]	; (8003e10 <PWM_Set_Frekvens+0x60>)
 8003dba:	f7fc fd5d 	bl	8000878 <HAL_GPIO_ReadPin>
 8003dbe:	b1e8      	cbz	r0, 8003dfc <PWM_Set_Frekvens+0x4c>
		tempfart &= 0x7FFF;
 8003dc0:	f3c5 040e 	ubfx	r4, r5, #0, #15
		MOTOR_DIR_TOGGLE(retning);
 8003dc4:	0be8      	lsrs	r0, r5, #15
 8003dc6:	f7ff ffcf 	bl	8003d68 <MOTOR_DIR_TOGGLE>
		if(tempfart >= 1){
 8003dca:	b1c4      	cbz	r4, 8003dfe <PWM_Set_Frekvens+0x4e>
			tempfart = 10500000000 / (tempfart*5826); //*128
 8003dcc:	f241 62c2 	movw	r2, #5826	; 0x16c2
 8003dd0:	4362      	muls	r2, r4
 8003dd2:	17d3      	asrs	r3, r2, #31
 8003dd4:	a10c      	add	r1, pc, #48	; (adr r1, 8003e08 <PWM_Set_Frekvens+0x58>)
 8003dd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003dda:	f7fc f9f9 	bl	80001d0 <__aeabi_ldivmod>
 8003dde:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8003de2:	b280      	uxth	r0, r0
 8003de4:	4298      	cmp	r0, r3
 8003de6:	bf28      	it	cs
 8003de8:	4618      	movcs	r0, r3
 8003dea:	2837      	cmp	r0, #55	; 0x37
			PWM_TIMER->ARR = tempfart;
 8003dec:	4b09      	ldr	r3, [pc, #36]	; (8003e14 <PWM_Set_Frekvens+0x64>)
 8003dee:	bf38      	it	cc
 8003df0:	2037      	movcc	r0, #55	; 0x37
 8003df2:	62d8      	str	r0, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = (tempfart/2);
 8003df4:	0840      	lsrs	r0, r0, #1
 8003df6:	6358      	str	r0, [r3, #52]	; 0x34
			PWM_TIMER->CR1 = 0x81;
 8003df8:	2281      	movs	r2, #129	; 0x81
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	bd38      	pop	{r3, r4, r5, pc}
			PWM_TIMER->ARR = 10;
 8003dfe:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <PWM_Set_Frekvens+0x64>)
 8003e00:	220a      	movs	r2, #10
 8003e02:	62da      	str	r2, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = 10;
 8003e04:	635a      	str	r2, [r3, #52]	; 0x34
 8003e06:	e7f7      	b.n	8003df8 <PWM_Set_Frekvens+0x48>
 8003e08:	71d94900 	.word	0x71d94900
 8003e0c:	00000002 	.word	0x00000002
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40000800 	.word	0x40000800

08003e18 <MOTOR_STATE>:
void MOTOR_STATE(uint8_t state){
 8003e18:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)!=state){     			// Hvis ny tilstand er ulik nvrende tilstand
 8003e1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
void MOTOR_STATE(uint8_t state){
 8003e1e:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)!=state){     			// Hvis ny tilstand er ulik nvrende tilstand
 8003e20:	4813      	ldr	r0, [pc, #76]	; (8003e70 <MOTOR_STATE+0x58>)
 8003e22:	f7fc fd29 	bl	8000878 <HAL_GPIO_ReadPin>
 8003e26:	42a0      	cmp	r0, r4
 8003e28:	d020      	beq.n	8003e6c <MOTOR_STATE+0x54>
		if(state){
 8003e2a:	b16c      	cbz	r4, 8003e48 <MOTOR_STATE+0x30>
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_SET);
 8003e2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e30:	480f      	ldr	r0, [pc, #60]	; (8003e70 <MOTOR_STATE+0x58>)
 8003e32:	2201      	movs	r2, #1
 8003e34:	f7fc fd26 	bl	8000884 <HAL_GPIO_WritePin>
			MOTOR_DELAY();
 8003e38:	f7ff ff91 	bl	8003d5e <MOTOR_DELAY>
			HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	480d      	ldr	r0, [pc, #52]	; (8003e74 <MOTOR_STATE+0x5c>)
}
 8003e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8003e44:	f7fd bcfc 	b.w	8001840 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Stop(&htim,TIM_CHANNEL_1);
 8003e48:	4621      	mov	r1, r4
 8003e4a:	480a      	ldr	r0, [pc, #40]	; (8003e74 <MOTOR_STATE+0x5c>)
 8003e4c:	f7fd fd12 	bl	8001874 <HAL_TIM_PWM_Stop>
			PWM_TIMER->ARR = 10;
 8003e50:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <MOTOR_STATE+0x60>)
 8003e52:	220a      	movs	r2, #10
 8003e54:	62da      	str	r2, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = 10;
 8003e56:	635a      	str	r2, [r3, #52]	; 0x34
			MOTOR_DELAY();
 8003e58:	f7ff ff81 	bl	8003d5e <MOTOR_DELAY>
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);
 8003e5c:	4622      	mov	r2, r4
 8003e5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e62:	4803      	ldr	r0, [pc, #12]	; (8003e70 <MOTOR_STATE+0x58>)
}
 8003e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);
 8003e68:	f7fc bd0c 	b.w	8000884 <HAL_GPIO_WritePin>
 8003e6c:	bd10      	pop	{r4, pc}
 8003e6e:	bf00      	nop
 8003e70:	40021000 	.word	0x40021000
 8003e74:	20003e48 	.word	0x20003e48
 8003e78:	40000800 	.word	0x40000800

08003e7c <HAL_MspInit>:
>>>>>>> DevFreeRTOS
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e7e:	2003      	movs	r0, #3
 8003e80:	f7fc fba6 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003e84:	2200      	movs	r2, #0
 8003e86:	4611      	mov	r1, r2
 8003e88:	f06f 000b 	mvn.w	r0, #11
 8003e8c:	f7fc fbb2 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003e90:	2200      	movs	r2, #0
 8003e92:	4611      	mov	r1, r2
 8003e94:	f06f 000a 	mvn.w	r0, #10
 8003e98:	f7fc fbac 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	4611      	mov	r1, r2
 8003ea0:	f06f 0009 	mvn.w	r0, #9
 8003ea4:	f7fc fba6 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	4611      	mov	r1, r2
 8003eac:	f06f 0004 	mvn.w	r0, #4
 8003eb0:	f7fc fba0 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	4611      	mov	r1, r2
 8003eb8:	f06f 0003 	mvn.w	r0, #3
 8003ebc:	f7fc fb9a 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	210f      	movs	r1, #15
 8003ec4:	f06f 0001 	mvn.w	r0, #1
 8003ec8:	f7fc fb94 	bl	80005f4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	210f      	movs	r1, #15
 8003ed0:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ed4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003ed8:	f7fc bb8c 	b.w	80005f4 <HAL_NVIC_SetPriority>

08003edc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003edc:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8003ede:	4601      	mov	r1, r0
{
 8003ee0:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	201c      	movs	r0, #28
 8003ee6:	f7fc fb85 	bl	80005f4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8003eea:	201c      	movs	r0, #28
 8003eec:	f7fc fbb6 	bl	800065c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003ef0:	2500      	movs	r5, #0
 8003ef2:	4b15      	ldr	r3, [pc, #84]	; (8003f48 <HAL_InitTick+0x6c>)
 8003ef4:	9502      	str	r5, [sp, #8]
 8003ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8003ef8:	4c14      	ldr	r4, [pc, #80]	; (8003f4c <HAL_InitTick+0x70>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	641a      	str	r2, [r3, #64]	; 0x40
 8003f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f08:	a901      	add	r1, sp, #4
 8003f0a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003f0c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f0e:	f7fc ff23 	bl	8000d58 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003f12:	f7fc ff11 	bl	8000d38 <HAL_RCC_GetPCLK1Freq>
  htim2.Instance = TIM2;
 8003f16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f1a:	6023      	str	r3, [r4, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8003f1c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003f20:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003f22:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003f24:	4b0a      	ldr	r3, [pc, #40]	; (8003f50 <HAL_InitTick+0x74>)
 8003f26:	fbb0 f0f3 	udiv	r0, r0, r3
 8003f2a:	3801      	subs	r0, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8003f2c:	6060      	str	r0, [r4, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8003f2e:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = 0;
 8003f30:	6125      	str	r5, [r4, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f32:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8003f34:	f7fd fbb2 	bl	800169c <HAL_TIM_Base_Init>
 8003f38:	b920      	cbnz	r0, 8003f44 <HAL_InitTick+0x68>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	f7fd fa98 	bl	8001470 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003f40:	b009      	add	sp, #36	; 0x24
 8003f42:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8003f44:	2001      	movs	r0, #1
 8003f46:	e7fb      	b.n	8003f40 <HAL_InitTick+0x64>
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	20003eac 	.word	0x20003eac
 8003f50:	000f4240 	.word	0x000f4240

08003f54 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8003f54:	f7fd bd27 	b.w	80019a6 <osSystickHandler>

08003f58 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f58:	4801      	ldr	r0, [pc, #4]	; (8003f60 <TIM2_IRQHandler+0x8>)
 8003f5a:	f7fd ba98 	b.w	800148e <HAL_TIM_IRQHandler>
 8003f5e:	bf00      	nop
 8003f60:	20003eac 	.word	0x20003eac

08003f64 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8003f64:	b507      	push	{r0, r1, r2, lr}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003f66:	a902      	add	r1, sp, #8
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f841 3d04 	str.w	r3, [r1, #-4]!
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	xSemaphoreGiveFromISR(ISRSemaHandleCAN,&xHigherPriorityTaskWoken);
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	; (8003f98 <EXTI15_10_IRQHandler+0x34>)
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	f7fe f9d9 	bl	8002328 <xQueueGiveFromISR>

  /* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003f76:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003f7a:	f7fc fc8d 	bl	8000898 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */;
  /* USER CODE END EXTI15_10_IRQn 1 */
  	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003f7e:	9b01      	ldr	r3, [sp, #4]
 8003f80:	b13b      	cbz	r3, 8003f92 <EXTI15_10_IRQHandler+0x2e>
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <EXTI15_10_IRQHandler+0x38>)
 8003f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	f3bf 8f4f 	dsb	sy
 8003f8e:	f3bf 8f6f 	isb	sy
}
 8003f92:	b003      	add	sp, #12
 8003f94:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f98:	20003ea0 	.word	0x20003ea0
 8003f9c:	e000ed04 	.word	0xe000ed04

08003fa0 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
 8003fa0:	b507      	push	{r0, r1, r2, lr}
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_SET);
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fa8:	480d      	ldr	r0, [pc, #52]	; (8003fe0 <EXTI9_5_IRQHandler+0x40>)
 8003faa:	f7fc fc6b 	bl	8000884 <HAL_GPIO_WritePin>
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003fae:	a902      	add	r1, sp, #8
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f841 3d04 	str.w	r3, [r1, #-4]!
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	xSemaphoreGiveFromISR(ISRSemaHandleFault,&xHigherPriorityTaskWoken);
 8003fb6:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <EXTI9_5_IRQHandler+0x44>)
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	f7fe f9b5 	bl	8002328 <xQueueGiveFromISR>

  /* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003fbe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003fc2:	f7fc fc69 	bl	8000898 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */;
  /* USER CODE END EXTI15_10_IRQn 1 */
  	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003fc6:	9b01      	ldr	r3, [sp, #4]
 8003fc8:	b13b      	cbz	r3, 8003fda <EXTI9_5_IRQHandler+0x3a>
 8003fca:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <EXTI9_5_IRQHandler+0x48>)
 8003fcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fd0:	601a      	str	r2, [r3, #0]
 8003fd2:	f3bf 8f4f 	dsb	sy
 8003fd6:	f3bf 8f6f 	isb	sy
}
 8003fda:	b003      	add	sp, #12
 8003fdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	20003ea8 	.word	0x20003ea8
 8003fe8:	e000ed04 	.word	0xe000ed04

08003fec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fec:	490f      	ldr	r1, [pc, #60]	; (800402c <SystemInit+0x40>)
 8003fee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003ff2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	; (8004030 <SystemInit+0x44>)
 8003ffc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ffe:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004006:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800400e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004012:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004014:	4a07      	ldr	r2, [pc, #28]	; (8004034 <SystemInit+0x48>)
 8004016:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800401e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004020:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004022:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004026:	608b      	str	r3, [r1, #8]
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	e000ed00 	.word	0xe000ed00
 8004030:	40023800 	.word	0x40023800
 8004034:	24003010 	.word	0x24003010

08004038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004038:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004070 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800403c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800403e:	e003      	b.n	8004048 <LoopCopyDataInit>

08004040 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004040:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004042:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004044:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004046:	3104      	adds	r1, #4

08004048 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004048:	480b      	ldr	r0, [pc, #44]	; (8004078 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800404a:	4b0c      	ldr	r3, [pc, #48]	; (800407c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800404c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800404e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004050:	d3f6      	bcc.n	8004040 <CopyDataInit>
  ldr  r2, =_sbss
 8004052:	4a0b      	ldr	r2, [pc, #44]	; (8004080 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004054:	e002      	b.n	800405c <LoopFillZerobss>

08004056 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004056:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004058:	f842 3b04 	str.w	r3, [r2], #4

0800405c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800405c:	4b09      	ldr	r3, [pc, #36]	; (8004084 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800405e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004060:	d3f9      	bcc.n	8004056 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004062:	f7ff ffc3 	bl	8003fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004066:	f000 f811 	bl	800408c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800406a:	f7ff fe5b 	bl	8003d24 <main>
  bx  lr    
 800406e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004070:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004074:	080041f0 	.word	0x080041f0
  ldr  r0, =_sdata
 8004078:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800407c:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8004080:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8004084:	20003ee8 	.word	0x20003ee8

08004088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004088:	e7fe      	b.n	8004088 <ADC_IRQHandler>
	...

0800408c <__libc_init_array>:
 800408c:	b570      	push	{r4, r5, r6, lr}
 800408e:	4e0d      	ldr	r6, [pc, #52]	; (80040c4 <__libc_init_array+0x38>)
 8004090:	4c0d      	ldr	r4, [pc, #52]	; (80040c8 <__libc_init_array+0x3c>)
 8004092:	1ba4      	subs	r4, r4, r6
 8004094:	10a4      	asrs	r4, r4, #2
 8004096:	2500      	movs	r5, #0
 8004098:	42a5      	cmp	r5, r4
 800409a:	d109      	bne.n	80040b0 <__libc_init_array+0x24>
 800409c:	4e0b      	ldr	r6, [pc, #44]	; (80040cc <__libc_init_array+0x40>)
 800409e:	4c0c      	ldr	r4, [pc, #48]	; (80040d0 <__libc_init_array+0x44>)
 80040a0:	f000 f824 	bl	80040ec <_init>
 80040a4:	1ba4      	subs	r4, r4, r6
 80040a6:	10a4      	asrs	r4, r4, #2
 80040a8:	2500      	movs	r5, #0
 80040aa:	42a5      	cmp	r5, r4
 80040ac:	d105      	bne.n	80040ba <__libc_init_array+0x2e>
 80040ae:	bd70      	pop	{r4, r5, r6, pc}
 80040b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040b4:	4798      	blx	r3
 80040b6:	3501      	adds	r5, #1
 80040b8:	e7ee      	b.n	8004098 <__libc_init_array+0xc>
 80040ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040be:	4798      	blx	r3
 80040c0:	3501      	adds	r5, #1
 80040c2:	e7f2      	b.n	80040aa <__libc_init_array+0x1e>
 80040c4:	080041e8 	.word	0x080041e8
 80040c8:	080041e8 	.word	0x080041e8
 80040cc:	080041e8 	.word	0x080041e8
 80040d0:	080041ec 	.word	0x080041ec

080040d4 <memcpy>:
 80040d4:	b510      	push	{r4, lr}
 80040d6:	1e43      	subs	r3, r0, #1
 80040d8:	440a      	add	r2, r1
 80040da:	4291      	cmp	r1, r2
 80040dc:	d100      	bne.n	80040e0 <memcpy+0xc>
 80040de:	bd10      	pop	{r4, pc}
 80040e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040e8:	e7f7      	b.n	80040da <memcpy+0x6>
	...

080040ec <_init>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr

080040f8 <_fini>:
 80040f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fa:	bf00      	nop
 80040fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fe:	bc08      	pop	{r3}
 8004100:	469e      	mov	lr, r3
 8004102:	4770      	bx	lr
