
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023334  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004688  08023538  08023538  00024538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08027bc0  08027bc0  00029348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08027bc0  08027bc0  00028bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08027bc8  08027bc8  00029348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08027bc8  08027bc8  00028bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08027bcc  08027bcc  00028bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08027bd0  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08027dd8  00029208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  08027e78  000292a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000687e4  20000348  08027f18  00029348  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20068b2c  08027f18  00029b2c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00029348  2**0
                  CONTENTS, READONLY
 14 .debug_info   00043113  00000000  00000000  00029376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009d11  00000000  00000000  0006c489  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002db8  00000000  00000000  000761a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000248a  00000000  00000000  00078f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000405ef  00000000  00000000  0007b3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004b207  00000000  00000000  000bb9d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001317c4  00000000  00000000  00106bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0023839c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d59c  00000000  00000000  002383e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000b7  00000000  00000000  0024597c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	0802351c 	.word	0x0802351c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	0802351c 	.word	0x0802351c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295
 80006a6:	f000 ba0b 	b.w	8000ac0 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <StartADCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCTask */
void StartADCTask(void const * argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b09c      	sub	sp, #112	@ 0x70
 8000ac8:	af0a      	add	r7, sp, #40	@ 0x28
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADCTask */
	// Attendre que le MasterTask donne l'autorisation (tu utilises déjà SemaphoreMasterHandle)
	  osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8000acc:	4ba7      	ldr	r3, [pc, #668]	@ (8000d6c <StartADCTask+0x2a8>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f00a ff43 	bl	800b960 <osSemaphoreWait>

	  uint32_t sumX = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	647b      	str	r3, [r7, #68]	@ 0x44
	  uint32_t sumY = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	643b      	str	r3, [r7, #64]	@ 0x40
	  uint32_t sumZ = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c

	  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8000ae6:	48a2      	ldr	r0, [pc, #648]	@ (8000d70 <StartADCTask+0x2ac>)
 8000ae8:	f008 fcf0 	bl	80094cc <HAL_TIM_Base_Start>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d006      	beq.n	8000b00 <StartADCTask+0x3c>
	  	{
	  	    log_message("ERROR: TIM2 start failed!\r\n");
 8000af2:	48a0      	ldr	r0, [pc, #640]	@ (8000d74 <StartADCTask+0x2b0>)
 8000af4:	f000 fb7c 	bl	80011f0 <log_message>
	  	    vTaskDelete(NULL);
 8000af8:	2000      	movs	r0, #0
 8000afa:	f00c fb65 	bl	800d1c8 <vTaskDelete>
 8000afe:	e002      	b.n	8000b06 <StartADCTask+0x42>
	  	}
	  	else
	  	{
	  	    log_message("TIM2 started.\r\n");
 8000b00:	489d      	ldr	r0, [pc, #628]	@ (8000d78 <StartADCTask+0x2b4>)
 8000b02:	f000 fb75 	bl	80011f0 <log_message>
	  	}
	  // Démarrer le timer si tu veux trig ADC par timer (ici on lance en mode software continous DMA)
	  // Démarrer ADC en DMA (circular)
	  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN) != HAL_OK)
 8000b06:	22c0      	movs	r2, #192	@ 0xc0
 8000b08:	499c      	ldr	r1, [pc, #624]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b0a:	489d      	ldr	r0, [pc, #628]	@ (8000d80 <StartADCTask+0x2bc>)
 8000b0c:	f002 fe28 	bl	8003760 <HAL_ADC_Start_DMA>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d006      	beq.n	8000b24 <StartADCTask+0x60>
	  {
	    log_message("ADC DMA start failed!\r\n");
 8000b16:	489b      	ldr	r0, [pc, #620]	@ (8000d84 <StartADCTask+0x2c0>)
 8000b18:	f000 fb6a 	bl	80011f0 <log_message>
	    vTaskDelete(NULL);
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f00c fb53 	bl	800d1c8 <vTaskDelete>
 8000b22:	e003      	b.n	8000b2c <StartADCTask+0x68>
	  }
	  else
	  {
	    log_message("ADC DMA started (len=%d)\r\n", ADC_BUF_LEN);
 8000b24:	21c0      	movs	r1, #192	@ 0xc0
 8000b26:	4898      	ldr	r0, [pc, #608]	@ (8000d88 <StartADCTask+0x2c4>)
 8000b28:	f000 fb62 	bl	80011f0 <log_message>

	  for(;;)
	  {
		  //if (osSemaphoreWait(adcSemaphoreHandle, 1000) == osOK)
		  //{
		  	  sumX=sumY=sumZ=0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b32:	643b      	str	r3, [r7, #64]	@ 0x40
 8000b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b36:	647b      	str	r3, [r7, #68]	@ 0x44
			  for (uint32_t i = 0; i < SAMPLES; i++)
 8000b38:	2300      	movs	r3, #0
 8000b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b3c:	e025      	b.n	8000b8a <StartADCTask+0xc6>
			  {
			     sumX += adc_buf[i * 3 + 0];
 8000b3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b40:	4613      	mov	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4413      	add	r3, r2
 8000b46:	4a8d      	ldr	r2, [pc, #564]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b50:	4413      	add	r3, r2
 8000b52:	647b      	str	r3, [r7, #68]	@ 0x44
			     sumY += adc_buf[i * 3 + 1];
 8000b54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b56:	4613      	mov	r3, r2
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	4413      	add	r3, r2
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a87      	ldr	r2, [pc, #540]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b64:	461a      	mov	r2, r3
 8000b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b68:	4413      	add	r3, r2
 8000b6a:	643b      	str	r3, [r7, #64]	@ 0x40
			     sumZ += adc_buf[i * 3 + 2];
 8000b6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	3302      	adds	r3, #2
 8000b76:	4a81      	ldr	r2, [pc, #516]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b80:	4413      	add	r3, r2
 8000b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
			  for (uint32_t i = 0; i < SAMPLES; i++)
 8000b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b86:	3301      	adds	r3, #1
 8000b88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b8e:	d9d6      	bls.n	8000b3e <StartADCTask+0x7a>
			  }
		      // 1) Moyenne des 64 échantillons DMA
		      float avgX = sumX / (float)SAMPLES;
 8000b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b92:	ee07 3a90 	vmov	s15, r3
 8000b96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b9a:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8000d8c <StartADCTask+0x2c8>
 8000b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ba2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		      float avgY = sumY / (float)SAMPLES;
 8000ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ba8:	ee07 3a90 	vmov	s15, r3
 8000bac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bb0:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8000d8c <StartADCTask+0x2c8>
 8000bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		      float avgZ = sumZ / (float)SAMPLES;
 8000bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bbe:	ee07 3a90 	vmov	s15, r3
 8000bc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bc6:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8000d8c <StartADCTask+0x2c8>
 8000bca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bce:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		      // Conversion -> tensions -> acceleration
		     /* float ax = (3.3f * avgX / 4095.0f) - 1.65f;  // centrage
		      float ay = (3.3f * avgY / 4095.0f) - 1.65f;
		      float az = (3.3f * avgZ / 4095.0f) - 1.65f;*/
		      float ax =avgX;
 8000bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
		      float ay = avgY;
 8000bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
		      float az = avgZ;
 8000bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bdc:	623b      	str	r3, [r7, #32]

		      // --------------------------------------------------------
		      // 2) MOYENNE GLISSANTE
		      // --------------------------------------------------------
		      maX = movingAverage(maX, ax);
 8000bde:	4b6c      	ldr	r3, [pc, #432]	@ (8000d90 <StartADCTask+0x2cc>)
 8000be0:	edd3 7a00 	vldr	s15, [r3]
 8000be4:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 8000be8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bec:	f000 fc32 	bl	8001454 <movingAverage>
 8000bf0:	eef0 7a40 	vmov.f32	s15, s0
 8000bf4:	4b66      	ldr	r3, [pc, #408]	@ (8000d90 <StartADCTask+0x2cc>)
 8000bf6:	edc3 7a00 	vstr	s15, [r3]
		      maY = movingAverage(maY, ay);
 8000bfa:	4b66      	ldr	r3, [pc, #408]	@ (8000d94 <StartADCTask+0x2d0>)
 8000bfc:	edd3 7a00 	vldr	s15, [r3]
 8000c00:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8000c04:	eeb0 0a67 	vmov.f32	s0, s15
 8000c08:	f000 fc24 	bl	8001454 <movingAverage>
 8000c0c:	eef0 7a40 	vmov.f32	s15, s0
 8000c10:	4b60      	ldr	r3, [pc, #384]	@ (8000d94 <StartADCTask+0x2d0>)
 8000c12:	edc3 7a00 	vstr	s15, [r3]
		      maZ = movingAverage(maZ, az);
 8000c16:	4b60      	ldr	r3, [pc, #384]	@ (8000d98 <StartADCTask+0x2d4>)
 8000c18:	edd3 7a00 	vldr	s15, [r3]
 8000c1c:	edd7 0a08 	vldr	s1, [r7, #32]
 8000c20:	eeb0 0a67 	vmov.f32	s0, s15
 8000c24:	f000 fc16 	bl	8001454 <movingAverage>
 8000c28:	eef0 7a40 	vmov.f32	s15, s0
 8000c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8000d98 <StartADCTask+0x2d4>)
 8000c2e:	edc3 7a00 	vstr	s15, [r3]

		      // --------------------------------------------------------
		      // 3) RMS SUR 1 SECONDE (100 échantillons)
		      // --------------------------------------------------------
		      rmsBufX[rmsIndex] = ax;
 8000c32:	4b5a      	ldr	r3, [pc, #360]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	4a5a      	ldr	r2, [pc, #360]	@ (8000da0 <StartADCTask+0x2dc>)
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	4413      	add	r3, r2
 8000c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c3e:	601a      	str	r2, [r3, #0]
		      rmsBufY[rmsIndex] = ay;
 8000c40:	4b56      	ldr	r3, [pc, #344]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	4a57      	ldr	r2, [pc, #348]	@ (8000da4 <StartADCTask+0x2e0>)
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	4413      	add	r3, r2
 8000c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c4c:	601a      	str	r2, [r3, #0]
		      rmsBufZ[rmsIndex] = az;
 8000c4e:	4b53      	ldr	r3, [pc, #332]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	4a55      	ldr	r2, [pc, #340]	@ (8000da8 <StartADCTask+0x2e4>)
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4413      	add	r3, r2
 8000c58:	6a3a      	ldr	r2, [r7, #32]
 8000c5a:	601a      	str	r2, [r3, #0]

		      rmsIndex++;
 8000c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	3301      	adds	r3, #1
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	4b4d      	ldr	r3, [pc, #308]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c66:	801a      	strh	r2, [r3, #0]
		      if (rmsIndex >= RMS_WINDOW)
 8000c68:	4b4c      	ldr	r3, [pc, #304]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	2b63      	cmp	r3, #99	@ 0x63
 8000c6e:	d905      	bls.n	8000c7c <StartADCTask+0x1b8>
		      {
		          rmsIndex = 0;
 8000c70:	4b4a      	ldr	r3, [pc, #296]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	801a      	strh	r2, [r3, #0]
		          rmsFilled = 1;  // indique que la fenêtre est pleine
 8000c76:	4b4d      	ldr	r3, [pc, #308]	@ (8000dac <StartADCTask+0x2e8>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
		      }

		      if (rmsFilled)
 8000c7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000dac <StartADCTask+0x2e8>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	f000 80d6 	beq.w	8000e32 <StartADCTask+0x36e>
		      {
		          rmsX = computeRMS(rmsBufX, RMS_WINDOW);
 8000c86:	2164      	movs	r1, #100	@ 0x64
 8000c88:	4845      	ldr	r0, [pc, #276]	@ (8000da0 <StartADCTask+0x2dc>)
 8000c8a:	f000 fc03 	bl	8001494 <computeRMS>
 8000c8e:	eef0 7a40 	vmov.f32	s15, s0
 8000c92:	4b47      	ldr	r3, [pc, #284]	@ (8000db0 <StartADCTask+0x2ec>)
 8000c94:	edc3 7a00 	vstr	s15, [r3]
		          rmsY = computeRMS(rmsBufY, RMS_WINDOW);
 8000c98:	2164      	movs	r1, #100	@ 0x64
 8000c9a:	4842      	ldr	r0, [pc, #264]	@ (8000da4 <StartADCTask+0x2e0>)
 8000c9c:	f000 fbfa 	bl	8001494 <computeRMS>
 8000ca0:	eef0 7a40 	vmov.f32	s15, s0
 8000ca4:	4b43      	ldr	r3, [pc, #268]	@ (8000db4 <StartADCTask+0x2f0>)
 8000ca6:	edc3 7a00 	vstr	s15, [r3]
		          rmsZ = computeRMS(rmsBufZ, RMS_WINDOW);
 8000caa:	2164      	movs	r1, #100	@ 0x64
 8000cac:	483e      	ldr	r0, [pc, #248]	@ (8000da8 <StartADCTask+0x2e4>)
 8000cae:	f000 fbf1 	bl	8001494 <computeRMS>
 8000cb2:	eef0 7a40 	vmov.f32	s15, s0
 8000cb6:	4b40      	ldr	r3, [pc, #256]	@ (8000db8 <StartADCTask+0x2f4>)
 8000cb8:	edc3 7a00 	vstr	s15, [r3]

		          /* Horodatage */
		          RTC_extern now;
		          RTC_ReadTime(&now);
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f000 ff4f 	bl	8001b64 <RTC_ReadTime>

		          /* Top10 */
		          fram_update_top10(rmsX, rmsY, rmsZ, &now);
 8000cc6:	4b3a      	ldr	r3, [pc, #232]	@ (8000db0 <StartADCTask+0x2ec>)
 8000cc8:	edd3 7a00 	vldr	s15, [r3]
 8000ccc:	4b39      	ldr	r3, [pc, #228]	@ (8000db4 <StartADCTask+0x2f0>)
 8000cce:	ed93 7a00 	vldr	s14, [r3]
 8000cd2:	4b39      	ldr	r3, [pc, #228]	@ (8000db8 <StartADCTask+0x2f4>)
 8000cd4:	edd3 6a00 	vldr	s13, [r3]
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	4618      	mov	r0, r3
 8000cde:	eeb0 1a66 	vmov.f32	s2, s13
 8000ce2:	eef0 0a47 	vmov.f32	s1, s14
 8000ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8000cea:	f000 fe65 	bl	80019b8 <fram_update_top10>
		          // --------------------------------------------------------
		          // 4) DÉTECTION DE SECOUSSE
		          // --------------------------------------------------------
		          float ampX = rmsX - baselineX;
 8000cee:	4b30      	ldr	r3, [pc, #192]	@ (8000db0 <StartADCTask+0x2ec>)
 8000cf0:	ed93 7a00 	vldr	s14, [r3]
 8000cf4:	4b31      	ldr	r3, [pc, #196]	@ (8000dbc <StartADCTask+0x2f8>)
 8000cf6:	edd3 7a00 	vldr	s15, [r3]
 8000cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cfe:	edc7 7a07 	vstr	s15, [r7, #28]
		          float ampY = rmsY - baselineY;
 8000d02:	4b2c      	ldr	r3, [pc, #176]	@ (8000db4 <StartADCTask+0x2f0>)
 8000d04:	ed93 7a00 	vldr	s14, [r3]
 8000d08:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <StartADCTask+0x2fc>)
 8000d0a:	edd3 7a00 	vldr	s15, [r3]
 8000d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d12:	edc7 7a06 	vstr	s15, [r7, #24]
		          float ampZ = rmsZ - baselineZ;
 8000d16:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <StartADCTask+0x2f4>)
 8000d18:	ed93 7a00 	vldr	s14, [r3]
 8000d1c:	4b29      	ldr	r3, [pc, #164]	@ (8000dc4 <StartADCTask+0x300>)
 8000d1e:	edd3 7a00 	vldr	s15, [r3]
 8000d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d26:	edc7 7a05 	vstr	s15, [r7, #20]

		          bool event =
		              (ampX > threshold) ||
 8000d2a:	4b27      	ldr	r3, [pc, #156]	@ (8000dc8 <StartADCTask+0x304>)
 8000d2c:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 8000d30:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d3c:	dc13      	bgt.n	8000d66 <StartADCTask+0x2a2>
 8000d3e:	4b22      	ldr	r3, [pc, #136]	@ (8000dc8 <StartADCTask+0x304>)
 8000d40:	edd3 7a00 	vldr	s15, [r3]
		              (ampX > threshold) ||
 8000d44:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d50:	dc09      	bgt.n	8000d66 <StartADCTask+0x2a2>
		              (ampZ > threshold);
 8000d52:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc8 <StartADCTask+0x304>)
 8000d54:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 8000d58:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d64:	dd32      	ble.n	8000dcc <StartADCTask+0x308>
 8000d66:	2301      	movs	r3, #1
 8000d68:	e031      	b.n	8000dce <StartADCTask+0x30a>
 8000d6a:	bf00      	nop
 8000d6c:	200016a0 	.word	0x200016a0
 8000d70:	2000159c 	.word	0x2000159c
 8000d74:	08023538 	.word	0x08023538
 8000d78:	08023554 	.word	0x08023554
 8000d7c:	2000174c 	.word	0x2000174c
 8000d80:	2000141c 	.word	0x2000141c
 8000d84:	08023564 	.word	0x08023564
 8000d88:	0802357c 	.word	0x0802357c
 8000d8c:	42800000 	.word	0x42800000
 8000d90:	20001d80 	.word	0x20001d80
 8000d94:	20001d84 	.word	0x20001d84
 8000d98:	20001d88 	.word	0x20001d88
 8000d9c:	20001d7c 	.word	0x20001d7c
 8000da0:	200018cc 	.word	0x200018cc
 8000da4:	20001a5c 	.word	0x20001a5c
 8000da8:	20001bec 	.word	0x20001bec
 8000dac:	20001d7e 	.word	0x20001d7e
 8000db0:	20001d8c 	.word	0x20001d8c
 8000db4:	20001d90 	.word	0x20001d90
 8000db8:	20001d94 	.word	0x20001d94
 8000dbc:	20000000 	.word	0x20000000
 8000dc0:	20000004 	.word	0x20000004
 8000dc4:	20000008 	.word	0x20000008
 8000dc8:	2000000c 	.word	0x2000000c
 8000dcc:	2300      	movs	r3, #0
		          bool event =
 8000dce:	74fb      	strb	r3, [r7, #19]
 8000dd0:	7cfb      	ldrb	r3, [r7, #19]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	74fb      	strb	r3, [r7, #19]

		          if (event)
 8000dd8:	7cfb      	ldrb	r3, [r7, #19]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d029      	beq.n	8000e32 <StartADCTask+0x36e>
		          {
		              log_message("SECOUSSE !  Amp: X=%.3f  Y=%.3f  Z=%.3f  (RMS X=%.3f Y=%.3f Z=%.3f)\r\n", ampX, ampY, ampZ, rmsX, rmsY, rmsZ);
 8000dde:	edd7 7a07 	vldr	s15, [r7, #28]
 8000de2:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8000de6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dee:	edd7 6a05 	vldr	s13, [r7, #20]
 8000df2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <StartADCTask+0x378>)
 8000df8:	edd3 5a00 	vldr	s11, [r3]
 8000dfc:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <StartADCTask+0x37c>)
 8000e02:	edd3 4a00 	vldr	s9, [r3]
 8000e06:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <StartADCTask+0x380>)
 8000e0c:	edd3 3a00 	vldr	s7, [r3]
 8000e10:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8000e14:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000e18:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000e1c:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000e20:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000e24:	ed8d 7b00 	vstr	d7, [sp]
 8000e28:	ec53 2b12 	vmov	r2, r3, d2
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <StartADCTask+0x384>)
 8000e2e:	f000 f9df 	bl	80011f0 <log_message>
		          }
		      }
		  //}


	    osDelay(100); // laisse un peu de place pour scheduler
 8000e32:	2064      	movs	r0, #100	@ 0x64
 8000e34:	f00a fcb1 	bl	800b79a <osDelay>
	  {
 8000e38:	e678      	b.n	8000b2c <StartADCTask+0x68>
 8000e3a:	bf00      	nop
 8000e3c:	20001d8c 	.word	0x20001d8c
 8000e40:	20001d90 	.word	0x20001d90
 8000e44:	20001d94 	.word	0x20001d94
 8000e48:	08023598 	.word	0x08023598

08000e4c <StartServerBroadcastTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerBroadcastTask */
void StartServerBroadcastTask(void const * argument)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b0c8      	sub	sp, #288	@ 0x120
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e56:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e5a:	6018      	str	r0, [r3, #0]
	struct netconn *udp_conn;
	struct netbuf *buf;
	err_t err;

	/* Créer une connexion UDP en mode écoute */
	udp_conn = netconn_new(NETCONN_UDP);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	2020      	movs	r0, #32
 8000e62:	f00d fd5b 	bl	800e91c <netconn_new_with_proto_and_callback>
 8000e66:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
	netconn_bind(udp_conn, IP_ADDR_ANY, UDP_LISTEN_PORT);   // 1234
 8000e6a:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8000e6e:	492b      	ldr	r1, [pc, #172]	@ (8000f1c <StartServerBroadcastTask+0xd0>)
 8000e70:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e74:	f00d fe0c 	bl	800ea90 <netconn_bind>
	netconn_set_recvtimeout(udp_conn,15000);
 8000e78:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000e7c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000e80:	61da      	str	r2, [r3, #28]
	for(;;)
	{
	    /* Attendre un paquet UDP (bloquant jusqu'à réception) */
	    err = netconn_recv(udp_conn, &buf);
 8000e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e86:	4619      	mov	r1, r3
 8000e88:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e8c:	f00e f8c0 	bl	800f010 <netconn_recv>
 8000e90:	4603      	mov	r3, r0
 8000e92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	    if (err == ERR_OK)
 8000e96:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d1f1      	bne.n	8000e82 <StartServerBroadcastTask+0x36>
	    {
	        char data[256];
	        ip_addr_t *addr = netbuf_fromaddr(buf);  // IP source
 8000e9e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	        u16_t port      = netbuf_fromport(buf);  // Port source
 8000ea8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000eac:	899b      	ldrh	r3, [r3, #12]
 8000eae:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	        store_broadcast_ip(addr);
 8000eb2:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000eb6:	f000 fb29 	bl	800150c <store_broadcast_ip>
	        u16_t len = buf->p->tot_len;
 8000eba:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	891b      	ldrh	r3, [r3, #8]
 8000ec2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
	        if (len >= sizeof(data)) len = sizeof(data)-1;
 8000ec6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eca:	2bff      	cmp	r3, #255	@ 0xff
 8000ecc:	d902      	bls.n	8000ed4 <StartServerBroadcastTask+0x88>
 8000ece:	23ff      	movs	r3, #255	@ 0xff
 8000ed0:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	        netbuf_copy(buf, data, len);
 8000ed4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ed8:	6818      	ldr	r0, [r3, #0]
 8000eda:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000ede:	f107 0108 	add.w	r1, r7, #8
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f012 ffac 	bl	8013e40 <pbuf_copy_partial>
	        data[len] = '\0';
 8000ee8:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eec:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000ef0:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	54d1      	strb	r1, [r2, r3]

	        log_message("[NETCONN UDP] Reçu de %s:%d : %s\r\n",ipaddr_ntoa(addr), port, data);
 8000ef8:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000efc:	f01c f802 	bl	801cf04 <ip4addr_ntoa>
 8000f00:	4601      	mov	r1, r0
 8000f02:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8000f06:	f107 0308 	add.w	r3, r7, #8
 8000f0a:	4805      	ldr	r0, [pc, #20]	@ (8000f20 <StartServerBroadcastTask+0xd4>)
 8000f0c:	f000 f970 	bl	80011f0 <log_message>

	        netbuf_delete(buf);
 8000f10:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f14:	4618      	mov	r0, r3
 8000f16:	f00f ff61 	bl	8010ddc <netbuf_delete>
	    err = netconn_recv(udp_conn, &buf);
 8000f1a:	e7b2      	b.n	8000e82 <StartServerBroadcastTask+0x36>
 8000f1c:	080276b8 	.word	0x080276b8
 8000f20:	080235e0 	.word	0x080235e0

08000f24 <StartBroadCast>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadCast */
void StartBroadCast(void const * argument)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0ce      	sub	sp, #312	@ 0x138
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f32:	6018      	str	r0, [r3, #0]
	/* Infinite loop */
	struct udp_pcb *udp_send;
	struct udp_pcb *udp_rec;
	struct pbuf *p;
	RTC_extern udprtc;
	const char *device_id = "nucleo-01";
 8000f34:	4b41      	ldr	r3, [pc, #260]	@ (800103c <StartBroadCast+0x118>)
 8000f36:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	const char *my_ip = "192.168.1.180";   //
 8000f3a:	4b41      	ldr	r3, [pc, #260]	@ (8001040 <StartBroadCast+0x11c>)
 8000f3c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	uint16_t len=0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
	//uint16_t err=0;
	ip_addr_t dest_ip;
	RTC_extern rtc;
	IP4_ADDR(&dest_ip, 192,168,1,255);       //
 8000f46:	4b3f      	ldr	r3, [pc, #252]	@ (8001044 <StartBroadCast+0x120>)
 8000f48:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	// Attendre autorisation de la MasterTask
	osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8000f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001048 <StartBroadCast+0x124>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295
 8000f54:	4618      	mov	r0, r3
 8000f56:	f00a fd03 	bl	800b960 <osSemaphoreWait>

	log_message("Broadcast task started.\r\n");
 8000f5a:	483c      	ldr	r0, [pc, #240]	@ (800104c <StartBroadCast+0x128>)
 8000f5c:	f000 f948 	bl	80011f0 <log_message>

	udp_send = udp_new();
 8000f60:	f01a f9b8 	bl	801b2d4 <udp_new>
 8000f64:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
	//udp_setflags(udp, UDP_FLAGS_BROADCAST);
	ip_set_option(udp_send, SOF_BROADCAST);
 8000f68:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f6c:	7a5b      	ldrb	r3, [r3, #9]
 8000f6e:	f043 0320 	orr.w	r3, r3, #32
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f78:	725a      	strb	r2, [r3, #9]
	printf("Flags netif: 0x%X\n", netif_default->flags);
 8000f7a:	4b35      	ldr	r3, [pc, #212]	@ (8001050 <StartBroadCast+0x12c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000f82:	4619      	mov	r1, r3
 8000f84:	4833      	ldr	r0, [pc, #204]	@ (8001054 <StartBroadCast+0x130>)
 8000f86:	f01e f8f9 	bl	801f17c <iprintf>
	if (!udp_send) {
 8000f8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d105      	bne.n	8000f9e <StartBroadCast+0x7a>
	   log_message("UDP alloc failed!\r\n");
 8000f92:	4831      	ldr	r0, [pc, #196]	@ (8001058 <StartBroadCast+0x134>)
 8000f94:	f000 f92c 	bl	80011f0 <log_message>
	   vTaskDelete(NULL);
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f00c f915 	bl	800d1c8 <vTaskDelete>
	}
	//err=udp_connect(udp, &dest_ip, 50000);
	udp_bind(udp_send, IP_ADDR_ANY, 0);     // port source aléatoire
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	492e      	ldr	r1, [pc, #184]	@ (800105c <StartBroadCast+0x138>)
 8000fa2:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000fa6:	f01a f83d 	bl	801b024 <udp_bind>

	for(;;)
	{
	    char json_msg[256];
	    RTC_ReadTime(&rtc);
 8000faa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fdd8 	bl	8001b64 <RTC_ReadTime>
	    rtc_get_timestamp(ts, &rtc);
 8000fb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4829      	ldr	r0, [pc, #164]	@ (8001060 <StartBroadCast+0x13c>)
 8000fbc:	f000 fe92 	bl	8001ce4 <rtc_get_timestamp>
        len=snprintf(json_msg, sizeof(json_msg),
 8000fc0:	f107 0008 	add.w	r0, r7, #8
 8000fc4:	4b26      	ldr	r3, [pc, #152]	@ (8001060 <StartBroadCast+0x13c>)
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fd2:	4a24      	ldr	r2, [pc, #144]	@ (8001064 <StartBroadCast+0x140>)
 8000fd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd8:	f01e f940 	bl	801f25c <sniprintf>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
			 ts
	         //get_timestamp() // A faire avec la RTC //"\"timestamp\":\"%s\""
	        );


	     p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 8000fe2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8000fe6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000fea:	4619      	mov	r1, r3
 8000fec:	2036      	movs	r0, #54	@ 0x36
 8000fee:	f012 fa3d 	bl	801346c <pbuf_alloc>
 8000ff2:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
	     if (!p) continue;
 8000ff6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d01b      	beq.n	8001036 <StartBroadCast+0x112>
	     pbuf_take(p, json_msg, len);
 8000ffe:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4619      	mov	r1, r3
 8001008:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800100c:	f012 ffc6 	bl	8013f9c <pbuf_take>
	     udp_sendto(udp_send, p, &dest_ip, UDP_BROADCAST_PORT);
 8001010:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001014:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 8001018:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 800101c:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8001020:	f019 fe38 	bl	801ac94 <udp_sendto>

	     pbuf_free(p);
 8001024:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8001028:	f012 fd04 	bl	8013a34 <pbuf_free>


	     osDelay(10000);
 800102c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001030:	f00a fbb3 	bl	800b79a <osDelay>
 8001034:	e7b9      	b.n	8000faa <StartBroadCast+0x86>
	     if (!p) continue;
 8001036:	bf00      	nop
	{
 8001038:	e7b7      	b.n	8000faa <StartBroadCast+0x86>
 800103a:	bf00      	nop
 800103c:	08023604 	.word	0x08023604
 8001040:	08023610 	.word	0x08023610
 8001044:	ff01a8c0 	.word	0xff01a8c0
 8001048:	200016a0 	.word	0x200016a0
 800104c:	08023620 	.word	0x08023620
 8001050:	20067d70 	.word	0x20067d70
 8001054:	0802363c 	.word	0x0802363c
 8001058:	08023650 	.word	0x08023650
 800105c:	080276b8 	.word	0x080276b8
 8001060:	20001d98 	.word	0x20001d98
 8001064:	08023664 	.word	0x08023664

08001068 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 800106e:	af06      	add	r7, sp, #24
 8001070:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001074:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8001078:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
	RTC_extern rtc;
	for(;;)
 	{
		if (ip_count == 0)
 800107a:	4b51      	ldr	r3, [pc, #324]	@ (80011c0 <StartClientTask+0x158>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d107      	bne.n	8001092 <StartClientTask+0x2a>
		{
		    log_message("[CLIENT] Aucun serveur connu. Attente broadcast...\r\n");
 8001082:	4850      	ldr	r0, [pc, #320]	@ (80011c4 <StartClientTask+0x15c>)
 8001084:	f000 f8b4 	bl	80011f0 <log_message>
		    osDelay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800108c:	f00a fb85 	bl	800b79a <osDelay>
 8001090:	e7f3      	b.n	800107a <StartClientTask+0x12>
		    continue;
		}
		struct netconn *conn;
		ip_addr_t server_ip;
		err_t err;
		char *target_ip = broadcast_ip_list[ip_index];
 8001092:	4b4d      	ldr	r3, [pc, #308]	@ (80011c8 <StartClientTask+0x160>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	011b      	lsls	r3, r3, #4
 8001098:	4a4c      	ldr	r2, [pc, #304]	@ (80011cc <StartClientTask+0x164>)
 800109a:	4413      	add	r3, r2
 800109c:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
		ip_index = (ip_index + 1) % ip_count;
 80010a0:	4b49      	ldr	r3, [pc, #292]	@ (80011c8 <StartClientTask+0x160>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a46      	ldr	r2, [pc, #280]	@ (80011c0 <StartClientTask+0x158>)
 80010a8:	7812      	ldrb	r2, [r2, #0]
 80010aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80010ae:	fb01 f202 	mul.w	r2, r1, r2
 80010b2:	1a9b      	subs	r3, r3, r2
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b44      	ldr	r3, [pc, #272]	@ (80011c8 <StartClientTask+0x160>)
 80010b8:	701a      	strb	r2, [r3, #0]

		//IP4_ADDR(&server_ip,192,168,1,41);
		ip4addr_aton(target_ip, &server_ip);
 80010ba:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80010be:	4619      	mov	r1, r3
 80010c0:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 80010c4:	f01b fdf4 	bl	801ccb0 <ip4addr_aton>
		conn=netconn_new(NETCONN_TCP);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2100      	movs	r1, #0
 80010cc:	2010      	movs	r0, #16
 80010ce:	f00d fc25 	bl	800e91c <netconn_new_with_proto_and_callback>
 80010d2:	f8c7 0228 	str.w	r0, [r7, #552]	@ 0x228
		if(conn!=NULL){
 80010d6:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d068      	beq.n	80011b0 <StartClientTask+0x148>
			err=netconn_connect(conn,&server_ip,1234);
 80010de:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80010e2:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80010ec:	f00d fd08 	bl	800eb00 <netconn_connect>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
			if(err==ERR_OK){
 80010f6:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d14c      	bne.n	8001198 <StartClientTask+0x130>
			       		   "\"timestamp\":\"2025-10-02T08:20:00Z\""
			       		 "}";
				log_message("[CLIENT] Sending : %s...\r\n",json);
				netconn_write(conn,json,strlen(json),NETCONN_COPY);*/
				char txbuf[512];
                float ax = rmsX;
 80010fe:	4b34      	ldr	r3, [pc, #208]	@ (80011d0 <StartClientTask+0x168>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
                float ay = rmsY;
 8001106:	4b33      	ldr	r3, [pc, #204]	@ (80011d4 <StartClientTask+0x16c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
                float az = rmsZ;
 800110e:	4b32      	ldr	r3, [pc, #200]	@ (80011d8 <StartClientTask+0x170>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
                RTC_ReadTime(&rtc);
 8001116:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fd22 	bl	8001b64 <RTC_ReadTime>
                rtc_get_timestamp(ts, &rtc);
 8001120:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001124:	4619      	mov	r1, r3
 8001126:	482d      	ldr	r0, [pc, #180]	@ (80011dc <StartClientTask+0x174>)
 8001128:	f000 fddc 	bl	8001ce4 <rtc_get_timestamp>
                snprintf(txbuf, sizeof(txbuf),"{\"type\":\"data_response\","
 800112c:	edd7 7a88 	vldr	s15, [r7, #544]	@ 0x220
 8001130:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001134:	edd7 6a87 	vldr	s13, [r7, #540]	@ 0x21c
 8001138:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800113c:	edd7 5a86 	vldr	s11, [r7, #536]	@ 0x218
 8001140:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001144:	f107 000c 	add.w	r0, r7, #12
 8001148:	ed8d 5b04 	vstr	d5, [sp, #16]
 800114c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001150:	ed8d 7b00 	vstr	d7, [sp]
 8001154:	4b21      	ldr	r3, [pc, #132]	@ (80011dc <StartClientTask+0x174>)
 8001156:	4a22      	ldr	r2, [pc, #136]	@ (80011e0 <StartClientTask+0x178>)
 8001158:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115c:	f01e f87e 	bl	801f25c <sniprintf>
                		"\"id\":\"nucleo-01\","
                		"\"timestamp\":\"%s\","
                		"\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},"
                		"\"status\":\"normal\"}",
						ts,ax, ay, az);
				netconn_write(conn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f8cb 	bl	8000300 <strlen>
 800116a:	4602      	mov	r2, r0
 800116c:	f107 010c 	add.w	r1, r7, #12
 8001170:	2300      	movs	r3, #0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 800117a:	f00d ffc3 	bl	800f104 <netconn_write_partly>
				log_message("[CLIENT] Sending : %s... à %s\r\n",txbuf,ipaddr_ntoa(&server_ip));
 800117e:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001182:	4618      	mov	r0, r3
 8001184:	f01b febe 	bl	801cf04 <ip4addr_ntoa>
 8001188:	4602      	mov	r2, r0
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	4619      	mov	r1, r3
 8001190:	4814      	ldr	r0, [pc, #80]	@ (80011e4 <StartClientTask+0x17c>)
 8001192:	f000 f82d 	bl	80011f0 <log_message>
 8001196:	e002      	b.n	800119e <StartClientTask+0x136>
			}
			else{
				log_message("[CLIENT] Could not reach server.\r\n");
 8001198:	4813      	ldr	r0, [pc, #76]	@ (80011e8 <StartClientTask+0x180>)
 800119a:	f000 f829 	bl	80011f0 <log_message>
			}
			netconn_close(conn);
 800119e:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80011a2:	f00e f8b1 	bl	800f308 <netconn_close>
			netconn_delete(conn);
 80011a6:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80011aa:	f00d fc55 	bl	800ea58 <netconn_delete>
 80011ae:	e002      	b.n	80011b6 <StartClientTask+0x14e>
		}
		else{
		log_message("[CLIENT] No connection available.\r\n");
 80011b0:	480e      	ldr	r0, [pc, #56]	@ (80011ec <StartClientTask+0x184>)
 80011b2:	f000 f81d 	bl	80011f0 <log_message>
		}
		osDelay(8000);
 80011b6:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 80011ba:	f00a faee 	bl	800b79a <osDelay>
 	{
 80011be:	e75c      	b.n	800107a <StartClientTask+0x12>
 80011c0:	20001748 	.word	0x20001748
 80011c4:	080236a0 	.word	0x080236a0
 80011c8:	20001749 	.word	0x20001749
 80011cc:	200016a8 	.word	0x200016a8
 80011d0:	20001d8c 	.word	0x20001d8c
 80011d4:	20001d90 	.word	0x20001d90
 80011d8:	20001d94 	.word	0x20001d94
 80011dc:	20001d98 	.word	0x20001d98
 80011e0:	080236d8 	.word	0x080236d8
 80011e4:	08023754 	.word	0x08023754
 80011e8:	08023778 	.word	0x08023778
 80011ec:	0802379c 	.word	0x0802379c

080011f0 <log_message>:
 */
#include "Methodes.h"


bool is_synced =false;
void log_message(const char *format, ...) {
 80011f0:	b40f      	push	{r0, r1, r2, r3}
 80011f2:	b580      	push	{r7, lr}
 80011f4:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80011f8:	af00      	add	r7, sp, #0
    static uint8_t msg_id = 0;
    Message_t msg;

    msg.id = msg_id++;
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <log_message+0x68>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	b2d1      	uxtb	r1, r2
 8001202:	4a15      	ldr	r2, [pc, #84]	@ (8001258 <log_message+0x68>)
 8001204:	7011      	strb	r1, [r2, #0]
 8001206:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800120a:	f5a2 7201 	sub.w	r2, r2, #516	@ 0x204
 800120e:	7013      	strb	r3, [r2, #0]

    va_list args;
    va_start(args, format);
 8001210:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8001214:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001218:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800121c:	601a      	str	r2, [r3, #0]
    vsnprintf(msg.text, sizeof(msg.text), format, args);
 800121e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001222:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8001226:	1d3a      	adds	r2, r7, #4
 8001228:	1c50      	adds	r0, r2, #1
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8001230:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001234:	f01e f90a 	bl	801f44c <vsniprintf>
    va_end(args);

    osMessagePut(messageQueueHandle, (uint32_t) &msg, 0);
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <log_message+0x6c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	1d39      	adds	r1, r7, #4
 800123e:	2200      	movs	r2, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f00a fc4d 	bl	800bae0 <osMessagePut>
}
 8001246:	bf00      	nop
 8001248:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 800124c:	46bd      	mov	sp, r7
 800124e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001252:	b004      	add	sp, #16
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000369 	.word	0x20000369
 800125c:	20001698 	.word	0x20001698

08001260 <ntp_receive>:
void ntp_receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port) {
 8001260:	b5b0      	push	{r4, r5, r7, lr}
 8001262:	b08e      	sub	sp, #56	@ 0x38
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
	if (p->len >= 48) {
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	895b      	ldrh	r3, [r3, #10]
 8001272:	2b2f      	cmp	r3, #47	@ 0x2f
 8001274:	d94d      	bls.n	8001312 <ntp_receive+0xb2>
		uint32_t timestamp;
		memcpy(&timestamp, (uint8_t *)p->payload + 40, 4);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	3328      	adds	r3, #40	@ 0x28
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	633b      	str	r3, [r7, #48]	@ 0x30
		timestamp = ntohl(timestamp)-NTP_TIMESTAMP_DELTA;
 8001280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001282:	4618      	mov	r0, r3
 8001284:	f010 f812 	bl	80112ac <lwip_htonl>
 8001288:	4602      	mov	r2, r0
 800128a:	4b27      	ldr	r3, [pc, #156]	@ (8001328 <ntp_receive+0xc8>)
 800128c:	4413      	add	r3, r2
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
		time_t rawtime = timestamp;
 8001290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001292:	2200      	movs	r2, #0
 8001294:	461c      	mov	r4, r3
 8001296:	4615      	mov	r5, r2
 8001298:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
		struct tm *timeinfo = gmtime(&rawtime);
 800129c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012a0:	4618      	mov	r0, r3
 80012a2:	f01e f9e3 	bl	801f66c <gmtime>
 80012a6:	6378      	str	r0, [r7, #52]	@ 0x34
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		sTime.Hours = timeinfo->tm_hour+1;
 80012a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	3301      	adds	r3, #1
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	753b      	strb	r3, [r7, #20]
		sTime.Minutes = timeinfo->tm_min;
 80012b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	757b      	strb	r3, [r7, #21]
		sTime.Seconds = timeinfo->tm_sec;
 80012bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	75bb      	strb	r3, [r7, #22]
		sDate.Year = timeinfo->tm_year-100; // STM32: année depuis 2000
 80012c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012c6:	695b      	ldr	r3, [r3, #20]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	3b64      	subs	r3, #100	@ 0x64
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	74fb      	strb	r3, [r7, #19]
		sDate.Month = timeinfo->tm_mon + 1;
 80012d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	3301      	adds	r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	747b      	strb	r3, [r7, #17]
		sDate.Date = timeinfo->tm_mday;
 80012dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	74bb      	strb	r3, [r7, #18]
		sDate.WeekDay = timeinfo->tm_wday + 1;
 80012e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	3301      	adds	r3, #1
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	743b      	strb	r3, [r7, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2200      	movs	r2, #0
 80012f6:	4619      	mov	r1, r3
 80012f8:	480c      	ldr	r0, [pc, #48]	@ (800132c <ntp_receive+0xcc>)
 80012fa:	f006 fe89 	bl	8008010 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	2200      	movs	r2, #0
 8001304:	4619      	mov	r1, r3
 8001306:	4809      	ldr	r0, [pc, #36]	@ (800132c <ntp_receive+0xcc>)
 8001308:	f006 ff7a 	bl	8008200 <HAL_RTC_SetDate>
		is_synced = true;
 800130c:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <ntp_receive+0xd0>)
 800130e:	2201      	movs	r2, #1
 8001310:	701a      	strb	r2, [r3, #0]
	}
	pbuf_free(p);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f012 fb8e 	bl	8013a34 <pbuf_free>
	udp_remove(pcb);
 8001318:	68b8      	ldr	r0, [r7, #8]
 800131a:	f019 ff99 	bl	801b250 <udp_remove>
}
 800131e:	bf00      	nop
 8001320:	3738      	adds	r7, #56	@ 0x38
 8001322:	46bd      	mov	sp, r7
 8001324:	bdb0      	pop	{r4, r5, r7, pc}
 8001326:	bf00      	nop
 8001328:	7c558180 	.word	0x7c558180
 800132c:	20001518 	.word	0x20001518
 8001330:	20000368 	.word	0x20000368

08001334 <sync_rtc_with_ntp>:
void sync_rtc_with_ntp() {
 8001334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001336:	b093      	sub	sp, #76	@ 0x4c
 8001338:	af00      	add	r7, sp, #0
	ip_addr_t ntp_ip;
	const char *hostname = NTP_SERVER;
 800133a:	4b3e      	ldr	r3, [pc, #248]	@ (8001434 <sync_rtc_with_ntp+0x100>)
 800133c:	647b      	str	r3, [r7, #68]	@ 0x44
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800133e:	4b3e      	ldr	r3, [pc, #248]	@ (8001438 <sync_rtc_with_ntp+0x104>)
 8001340:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d069      	beq.n	8001422 <sync_rtc_with_ntp+0xee>
 800134e:	4b3a      	ldr	r3, [pc, #232]	@ (8001438 <sync_rtc_with_ntp+0x104>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d065      	beq.n	8001422 <sync_rtc_with_ntp+0xee>
		ip_addr_t ip;
		err_t err = dns_gethostbyname(hostname, &ntp_ip, NULL, NULL);
 8001356:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800135a:	2300      	movs	r3, #0
 800135c:	2200      	movs	r2, #0
 800135e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001360:	f010 ff4e 	bl	8012200 <dns_gethostbyname>
 8001364:	4603      	mov	r3, r0
 8001366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (err == ERR_OK) {
 800136a:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 800136e:	2b00      	cmp	r3, #0
 8001370:	d150      	bne.n	8001414 <sync_rtc_with_ntp+0xe0>
			log_message("NTP server found : %s.\r\n", ipaddr_ntoa(&ip));
 8001372:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001376:	4618      	mov	r0, r3
 8001378:	f01b fdc4 	bl	801cf04 <ip4addr_ntoa>
 800137c:	4603      	mov	r3, r0
 800137e:	4619      	mov	r1, r3
 8001380:	482e      	ldr	r0, [pc, #184]	@ (800143c <sync_rtc_with_ntp+0x108>)
 8001382:	f7ff ff35 	bl	80011f0 <log_message>
			ntp_pcb = udp_new();
 8001386:	f019 ffa5 	bl	801b2d4 <udp_new>
 800138a:	4603      	mov	r3, r0
 800138c:	4a2c      	ldr	r2, [pc, #176]	@ (8001440 <sync_rtc_with_ntp+0x10c>)
 800138e:	6013      	str	r3, [r2, #0]
			if (ntp_pcb != NULL) {
 8001390:	4b2b      	ldr	r3, [pc, #172]	@ (8001440 <sync_rtc_with_ntp+0x10c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d039      	beq.n	800140c <sync_rtc_with_ntp+0xd8>
				udp_recv(ntp_pcb, ntp_receive, NULL);
 8001398:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <sync_rtc_with_ntp+0x10c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2200      	movs	r2, #0
 800139e:	4929      	ldr	r1, [pc, #164]	@ (8001444 <sync_rtc_with_ntp+0x110>)
 80013a0:	4618      	mov	r0, r3
 80013a2:	f019 ff35 	bl	801b210 <udp_recv>
				uint8_t ntp_request[48] = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2230      	movs	r2, #48	@ 0x30
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f01e f919 	bl	801f5e4 <memset>
				ntp_request[0] = 0x1B; // LI = 0, VN = 3, Mode = 3 (client)
 80013b2:	231b      	movs	r3, #27
 80013b4:	713b      	strb	r3, [r7, #4]
				struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ntp_request), PBUF_RAM);
 80013b6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80013ba:	2130      	movs	r1, #48	@ 0x30
 80013bc:	2036      	movs	r0, #54	@ 0x36
 80013be:	f012 f855 	bl	801346c <pbuf_alloc>
 80013c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
				memcpy(p->payload, ntp_request, sizeof(ntp_request));
 80013c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	1d3c      	adds	r4, r7, #4
 80013ca:	469c      	mov	ip, r3
 80013cc:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80013d0:	4665      	mov	r5, ip
 80013d2:	4626      	mov	r6, r4
 80013d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013d6:	6028      	str	r0, [r5, #0]
 80013d8:	6069      	str	r1, [r5, #4]
 80013da:	60aa      	str	r2, [r5, #8]
 80013dc:	60eb      	str	r3, [r5, #12]
 80013de:	3410      	adds	r4, #16
 80013e0:	f10c 0c10 	add.w	ip, ip, #16
 80013e4:	4574      	cmp	r4, lr
 80013e6:	d1f3      	bne.n	80013d0 <sync_rtc_with_ntp+0x9c>
				udp_connect(ntp_pcb, &ntp_ip, NTP_PORT);
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <sync_rtc_with_ntp+0x10c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80013f0:	227b      	movs	r2, #123	@ 0x7b
 80013f2:	4618      	mov	r0, r3
 80013f4:	f019 fe9e 	bl	801b134 <udp_connect>
				udp_send(ntp_pcb, p);
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <sync_rtc_with_ntp+0x10c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013fe:	4618      	mov	r0, r3
 8001400:	f019 fc14 	bl	801ac2c <udp_send>
				pbuf_free(p);
 8001404:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001406:	f012 fb15 	bl	8013a34 <pbuf_free>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800140a:	e00e      	b.n	800142a <sync_rtc_with_ntp+0xf6>
			}
			else {
				log_message("Failed to sync. time!\r\n");
 800140c:	480e      	ldr	r0, [pc, #56]	@ (8001448 <sync_rtc_with_ntp+0x114>)
 800140e:	f7ff feef 	bl	80011f0 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8001412:	e00a      	b.n	800142a <sync_rtc_with_ntp+0xf6>
			}
		} else {
			log_message("Failed to resolve NTP_SERVER name (%d)!\r\n", err);
 8001414:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8001418:	4619      	mov	r1, r3
 800141a:	480c      	ldr	r0, [pc, #48]	@ (800144c <sync_rtc_with_ntp+0x118>)
 800141c:	f7ff fee8 	bl	80011f0 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8001420:	e003      	b.n	800142a <sync_rtc_with_ntp+0xf6>
		}
		}
	else {
		log_message("Device is not ready!\r\n");
 8001422:	480b      	ldr	r0, [pc, #44]	@ (8001450 <sync_rtc_with_ntp+0x11c>)
 8001424:	f7ff fee4 	bl	80011f0 <log_message>
	}
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	374c      	adds	r7, #76	@ 0x4c
 800142e:	46bd      	mov	sp, r7
 8001430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001432:	bf00      	nop
 8001434:	080237c0 	.word	0x080237c0
 8001438:	20001e0c 	.word	0x20001e0c
 800143c:	080237d0 	.word	0x080237d0
 8001440:	20000364 	.word	0x20000364
 8001444:	08001261 	.word	0x08001261
 8001448:	080237ec 	.word	0x080237ec
 800144c:	08023804 	.word	0x08023804
 8001450:	08023830 	.word	0x08023830

08001454 <movingAverage>:
float movingAverage(float previous, float newSample)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	ed87 0a01 	vstr	s0, [r7, #4]
 800145e:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 1.0f / MA_WINDOW;  // poids 10%
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <movingAverage+0x3c>)
 8001464:	60fb      	str	r3, [r7, #12]
    return previous + alpha * (newSample - previous);
 8001466:	ed97 7a00 	vldr	s14, [r7]
 800146a:	edd7 7a01 	vldr	s15, [r7, #4]
 800146e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001472:	edd7 7a03 	vldr	s15, [r7, #12]
 8001476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800147a:	edd7 7a01 	vldr	s15, [r7, #4]
 800147e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001482:	eeb0 0a67 	vmov.f32	s0, s15
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	3dcccccd 	.word	0x3dcccccd

08001494 <computeRMS>:

float computeRMS(float *buffer, uint16_t len)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	807b      	strh	r3, [r7, #2]
    float sumSq = 0;
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	817b      	strh	r3, [r7, #10]
 80014aa:	e016      	b.n	80014da <computeRMS+0x46>
        sumSq += buffer[i] * buffer[i];
 80014ac:	897b      	ldrh	r3, [r7, #10]
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	ed93 7a00 	vldr	s14, [r3]
 80014b8:	897b      	ldrh	r3, [r7, #10]
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	4413      	add	r3, r2
 80014c0:	edd3 7a00 	vldr	s15, [r3]
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80014cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d0:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 80014d4:	897b      	ldrh	r3, [r7, #10]
 80014d6:	3301      	adds	r3, #1
 80014d8:	817b      	strh	r3, [r7, #10]
 80014da:	897a      	ldrh	r2, [r7, #10]
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d3e4      	bcc.n	80014ac <computeRMS+0x18>

    return sqrtf(sumSq / len);
 80014e2:	887b      	ldrh	r3, [r7, #2]
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80014f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014f4:	eeb0 0a66 	vmov.f32	s0, s13
 80014f8:	f021 ffb4 	bl	8023464 <sqrtf>
 80014fc:	eef0 7a40 	vmov.f32	s15, s0
}
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <store_broadcast_ip>:
void store_broadcast_ip(const ip_addr_t *addr)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
    const char *iptxt = ipaddr_ntoa(addr);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f01b fcf5 	bl	801cf04 <ip4addr_ntoa>
 800151a:	60b8      	str	r0, [r7, #8]

    // Vérifier si déjà existante
    for (uint8_t i = 0; i < ip_count; i++)
 800151c:	2300      	movs	r3, #0
 800151e:	73fb      	strb	r3, [r7, #15]
 8001520:	e00d      	b.n	800153e <store_broadcast_ip+0x32>
    {
        if (strcmp(broadcast_ip_list[i], iptxt) == 0)
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	4a1f      	ldr	r2, [pc, #124]	@ (80015a4 <store_broadcast_ip+0x98>)
 8001528:	4413      	add	r3, r2
 800152a:	68b9      	ldr	r1, [r7, #8]
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe fe87 	bl	8000240 <strcmp>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d031      	beq.n	800159c <store_broadcast_ip+0x90>
    for (uint8_t i = 0; i < ip_count; i++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <store_broadcast_ip+0x9c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	7bfa      	ldrb	r2, [r7, #15]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3ec      	bcc.n	8001522 <store_broadcast_ip+0x16>
            return;  // déjà stockée
    }

    // Vérifier capacité
    if (ip_count >= MAX_IPS)
 8001548:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <store_broadcast_ip+0x9c>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b09      	cmp	r3, #9
 800154e:	d904      	bls.n	800155a <store_broadcast_ip+0x4e>
    {
        log_message("[BROADCAST] Liste IP pleine (%d)\r\n", MAX_IPS);
 8001550:	210a      	movs	r1, #10
 8001552:	4816      	ldr	r0, [pc, #88]	@ (80015ac <store_broadcast_ip+0xa0>)
 8001554:	f7ff fe4c 	bl	80011f0 <log_message>
        return;
 8001558:	e021      	b.n	800159e <store_broadcast_ip+0x92>
    }
    // Ajouter nouvelle IP
    strncpy(broadcast_ip_list[ip_count], iptxt, 16);
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <store_broadcast_ip+0x9c>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	4a10      	ldr	r2, [pc, #64]	@ (80015a4 <store_broadcast_ip+0x98>)
 8001562:	4413      	add	r3, r2
 8001564:	2210      	movs	r2, #16
 8001566:	68b9      	ldr	r1, [r7, #8]
 8001568:	4618      	mov	r0, r3
 800156a:	f01e f855 	bl	801f618 <strncpy>
    broadcast_ip_list[ip_count][15] = '\0';
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <store_broadcast_ip+0x9c>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	4a0c      	ldr	r2, [pc, #48]	@ (80015a4 <store_broadcast_ip+0x98>)
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	4413      	add	r3, r2
 8001578:	330f      	adds	r3, #15
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]

    if (ip_count < MAX_IPS)
 800157e:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <store_broadcast_ip+0x9c>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b09      	cmp	r3, #9
 8001584:	d805      	bhi.n	8001592 <store_broadcast_ip+0x86>
        ip_count++;
 8001586:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <store_broadcast_ip+0x9c>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	b2da      	uxtb	r2, r3
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <store_broadcast_ip+0x9c>)
 8001590:	701a      	strb	r2, [r3, #0]

    log_message("[BROADCAST] Nouvelle IP enregistrée : %s\r\n", iptxt);
 8001592:	68b9      	ldr	r1, [r7, #8]
 8001594:	4806      	ldr	r0, [pc, #24]	@ (80015b0 <store_broadcast_ip+0xa4>)
 8001596:	f7ff fe2b 	bl	80011f0 <log_message>
 800159a:	e000      	b.n	800159e <store_broadcast_ip+0x92>
            return;  // déjà stockée
 800159c:	bf00      	nop
}
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200016a8 	.word	0x200016a8
 80015a8:	20001748 	.word	0x20001748
 80015ac:	08023848 	.word	0x08023848
 80015b0:	0802386c 	.word	0x0802386c

080015b4 <FRAM_Write>:
void FRAM_Write(uint16_t addr, uint8_t *data, uint8_t length)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	80fb      	strh	r3, [r7, #6]
 80015c0:	4613      	mov	r3, r2
 80015c2:	717b      	strb	r3, [r7, #5]
    uint8_t buf[5];

    /* Enable Write */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2140      	movs	r1, #64	@ 0x40
 80015c8:	481d      	ldr	r0, [pc, #116]	@ (8001640 <FRAM_Write+0x8c>)
 80015ca:	f004 fd45 	bl	8006058 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WREN;
 80015ce:	2306      	movs	r3, #6
 80015d0:	723b      	strb	r3, [r7, #8]
    HAL_SPI_Transmit(&hspi2, buf, 1, 100);
 80015d2:	f107 0108 	add.w	r1, r7, #8
 80015d6:	2364      	movs	r3, #100	@ 0x64
 80015d8:	2201      	movs	r2, #1
 80015da:	481a      	ldr	r0, [pc, #104]	@ (8001644 <FRAM_Write+0x90>)
 80015dc:	f007 f84d 	bl	800867a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2140      	movs	r1, #64	@ 0x40
 80015e4:	4816      	ldr	r0, [pc, #88]	@ (8001640 <FRAM_Write+0x8c>)
 80015e6:	f004 fd37 	bl	8006058 <HAL_GPIO_WritePin>

    /* Write command + address + data */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2140      	movs	r1, #64	@ 0x40
 80015ee:	4814      	ldr	r0, [pc, #80]	@ (8001640 <FRAM_Write+0x8c>)
 80015f0:	f004 fd32 	bl	8006058 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WRITE;
 80015f4:	2302      	movs	r3, #2
 80015f6:	723b      	strb	r3, [r7, #8]
    buf[1] = (addr >> 16);
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	141b      	asrs	r3, r3, #16
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	727b      	strb	r3, [r7, #9]
    buf[2] = (addr>>8);
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	0a1b      	lsrs	r3, r3, #8
 8001604:	b29b      	uxth	r3, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	72bb      	strb	r3, [r7, #10]
    buf[3] = addr &0xFF;
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, buf, 4, 1000);
 8001610:	f107 0108 	add.w	r1, r7, #8
 8001614:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001618:	2204      	movs	r2, #4
 800161a:	480a      	ldr	r0, [pc, #40]	@ (8001644 <FRAM_Write+0x90>)
 800161c:	f007 f82d 	bl	800867a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, data, length, 100);
 8001620:	797b      	ldrb	r3, [r7, #5]
 8001622:	b29a      	uxth	r2, r3
 8001624:	2364      	movs	r3, #100	@ 0x64
 8001626:	6839      	ldr	r1, [r7, #0]
 8001628:	4806      	ldr	r0, [pc, #24]	@ (8001644 <FRAM_Write+0x90>)
 800162a:	f007 f826 	bl	800867a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	2140      	movs	r1, #64	@ 0x40
 8001632:	4803      	ldr	r0, [pc, #12]	@ (8001640 <FRAM_Write+0x8c>)
 8001634:	f004 fd10 	bl	8006058 <HAL_GPIO_WritePin>
}
 8001638:	bf00      	nop
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40020c00 	.word	0x40020c00
 8001644:	20001538 	.word	0x20001538

08001648 <FRAM_Read>:

uint8_t FRAM_Read(uint16_t addr, uint8_t *buffer, uint8_t length)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	80fb      	strh	r3, [r7, #6]
 8001654:	4613      	mov	r3, r2
 8001656:	717b      	strb	r3, [r7, #5]
    uint8_t tx[4];
    uint8_t rx;

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	2140      	movs	r1, #64	@ 0x40
 800165c:	4814      	ldr	r0, [pc, #80]	@ (80016b0 <FRAM_Read+0x68>)
 800165e:	f004 fcfb 	bl	8006058 <HAL_GPIO_WritePin>

    tx[0] = EEPROM_READ;
 8001662:	2303      	movs	r3, #3
 8001664:	723b      	strb	r3, [r7, #8]
    tx[1] = (addr >> 16);
 8001666:	88fb      	ldrh	r3, [r7, #6]
 8001668:	141b      	asrs	r3, r3, #16
 800166a:	b2db      	uxtb	r3, r3
 800166c:	727b      	strb	r3, [r7, #9]
    tx[2] = (addr>>8);
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	b29b      	uxth	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	72bb      	strb	r3, [r7, #10]
    tx[3] = addr ;
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	b2db      	uxtb	r3, r3
 800167c:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, tx, 4, 100);
 800167e:	f107 0108 	add.w	r1, r7, #8
 8001682:	2364      	movs	r3, #100	@ 0x64
 8001684:	2204      	movs	r2, #4
 8001686:	480b      	ldr	r0, [pc, #44]	@ (80016b4 <FRAM_Read+0x6c>)
 8001688:	f006 fff7 	bl	800867a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, buffer, length, 100);
 800168c:	797b      	ldrb	r3, [r7, #5]
 800168e:	b29a      	uxth	r2, r3
 8001690:	2364      	movs	r3, #100	@ 0x64
 8001692:	6839      	ldr	r1, [r7, #0]
 8001694:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <FRAM_Read+0x6c>)
 8001696:	f007 f966 	bl	8008966 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 800169a:	2201      	movs	r2, #1
 800169c:	2140      	movs	r1, #64	@ 0x40
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <FRAM_Read+0x68>)
 80016a0:	f004 fcda 	bl	8006058 <HAL_GPIO_WritePin>

    return rx;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	20001538 	.word	0x20001538

080016b8 <extract_data>:
bool extract_data(const char *msg, float *rx, float *ry, float *rz,RTC_extern *t)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ba:	b095      	sub	sp, #84	@ 0x54
 80016bc:	af04      	add	r7, sp, #16
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
 80016c4:	603b      	str	r3, [r7, #0]
	/* =====================
     * Extraction timestamp
     * ===================== */
    const char *pt = strstr(msg, "\"timestamp\"");
 80016c6:	493a      	ldr	r1, [pc, #232]	@ (80017b0 <extract_data+0xf8>)
 80016c8:	68f8      	ldr	r0, [r7, #12]
 80016ca:	f01d ffb8 	bl	801f63e <strstr>
 80016ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (!pt)
 80016d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <extract_data+0x22>
        return false;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e066      	b.n	80017a8 <extract_data+0xf0>

    char ts[32];

    if (sscanf(pt,"\"timestamp\":\"%31[^\"]\"",ts) != 1)
 80016da:	f107 0310 	add.w	r3, r7, #16
 80016de:	461a      	mov	r2, r3
 80016e0:	4934      	ldr	r1, [pc, #208]	@ (80017b4 <extract_data+0xfc>)
 80016e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80016e4:	f01d fe12 	bl	801f30c <siscanf>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d001      	beq.n	80016f2 <extract_data+0x3a>
        return false;
 80016ee:	2300      	movs	r3, #0
 80016f0:	e05a      	b.n	80017a8 <extract_data+0xf0>

    /* Conversion ISO8601 -> RTC_extern */
    /* Format : 2025-01-02T14:23:45Z */
    if (sscanf(ts,"%4hhu-%2hhu-%2hhuT%2hhu:%2hhu:%2hhuZ",
 80016f2:	6dbd      	ldr	r5, [r7, #88]	@ 0x58
 80016f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016f6:	1c5e      	adds	r6, r3, #1
 80016f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016fa:	3302      	adds	r3, #2
 80016fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80016fe:	3204      	adds	r2, #4
 8001700:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001702:	3105      	adds	r1, #5
 8001704:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001706:	3006      	adds	r0, #6
 8001708:	f107 0410 	add.w	r4, r7, #16
 800170c:	9003      	str	r0, [sp, #12]
 800170e:	9102      	str	r1, [sp, #8]
 8001710:	9201      	str	r2, [sp, #4]
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	4633      	mov	r3, r6
 8001716:	462a      	mov	r2, r5
 8001718:	4927      	ldr	r1, [pc, #156]	@ (80017b8 <extract_data+0x100>)
 800171a:	4620      	mov	r0, r4
 800171c:	f01d fdf6 	bl	801f30c <siscanf>
 8001720:	4603      	mov	r3, r0
 8001722:	2b06      	cmp	r3, #6
 8001724:	d001      	beq.n	800172a <extract_data+0x72>
               &t->month,
               &t->date,
               &t->hours,
               &t->minutes,
               &t->seconds) != 6)
        return false;
 8001726:	2300      	movs	r3, #0
 8001728:	e03e      	b.n	80017a8 <extract_data+0xf0>

    t->year -= 2000;   // stockage STM32 (année depuis 2000)
 800172a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	3330      	adds	r3, #48	@ 0x30
 8001730:	b2da      	uxtb	r2, r3
 8001732:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001734:	701a      	strb	r2, [r3, #0]

    const char *px = strstr(msg, "\"x\"");
 8001736:	4921      	ldr	r1, [pc, #132]	@ (80017bc <extract_data+0x104>)
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f01d ff80 	bl	801f63e <strstr>
 800173e:	63b8      	str	r0, [r7, #56]	@ 0x38
    const char *py = strstr(msg, "\"y\"");
 8001740:	491f      	ldr	r1, [pc, #124]	@ (80017c0 <extract_data+0x108>)
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f01d ff7b 	bl	801f63e <strstr>
 8001748:	6378      	str	r0, [r7, #52]	@ 0x34
    const char *pz = strstr(msg, "\"z\"");
 800174a:	491e      	ldr	r1, [pc, #120]	@ (80017c4 <extract_data+0x10c>)
 800174c:	68f8      	ldr	r0, [r7, #12]
 800174e:	f01d ff76 	bl	801f63e <strstr>
 8001752:	6338      	str	r0, [r7, #48]	@ 0x30

    if (!px || !py || !pz)
 8001754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001756:	2b00      	cmp	r3, #0
 8001758:	d005      	beq.n	8001766 <extract_data+0xae>
 800175a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800175c:	2b00      	cmp	r3, #0
 800175e:	d002      	beq.n	8001766 <extract_data+0xae>
 8001760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <extract_data+0xb2>
        return false;
 8001766:	2300      	movs	r3, #0
 8001768:	e01e      	b.n	80017a8 <extract_data+0xf0>

    if (sscanf(px, "\"x\"%*[^-0123456789.]%f", rx) != 1)
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	4916      	ldr	r1, [pc, #88]	@ (80017c8 <extract_data+0x110>)
 800176e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001770:	f01d fdcc 	bl	801f30c <siscanf>
 8001774:	4603      	mov	r3, r0
 8001776:	2b01      	cmp	r3, #1
 8001778:	d001      	beq.n	800177e <extract_data+0xc6>
        return false;
 800177a:	2300      	movs	r3, #0
 800177c:	e014      	b.n	80017a8 <extract_data+0xf0>
    if (sscanf(py, "\"y\"%*[^-0123456789.]%f", ry) != 1)
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	4912      	ldr	r1, [pc, #72]	@ (80017cc <extract_data+0x114>)
 8001782:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001784:	f01d fdc2 	bl	801f30c <siscanf>
 8001788:	4603      	mov	r3, r0
 800178a:	2b01      	cmp	r3, #1
 800178c:	d001      	beq.n	8001792 <extract_data+0xda>
        return false;
 800178e:	2300      	movs	r3, #0
 8001790:	e00a      	b.n	80017a8 <extract_data+0xf0>
    if (sscanf(pz, "\"z\"%*[^-0123456789.]%f", rz) != 1)
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	490e      	ldr	r1, [pc, #56]	@ (80017d0 <extract_data+0x118>)
 8001796:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001798:	f01d fdb8 	bl	801f30c <siscanf>
 800179c:	4603      	mov	r3, r0
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d001      	beq.n	80017a6 <extract_data+0xee>
        return false;
 80017a2:	2300      	movs	r3, #0
 80017a4:	e000      	b.n	80017a8 <extract_data+0xf0>

    return true;
 80017a6:	2301      	movs	r3, #1
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3744      	adds	r7, #68	@ 0x44
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017b0:	08023898 	.word	0x08023898
 80017b4:	080238a4 	.word	0x080238a4
 80017b8:	080238bc 	.word	0x080238bc
 80017bc:	080238e4 	.word	0x080238e4
 80017c0:	080238e8 	.word	0x080238e8
 80017c4:	080238ec 	.word	0x080238ec
 80017c8:	080238f0 	.word	0x080238f0
 80017cc:	08023908 	.word	0x08023908
 80017d0:	08023920 	.word	0x08023920

080017d4 <fram_update_rms>:

void fram_update_rms(uint8_t node_index,float new_x, float new_y, float new_z,RTC_extern *new_time)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b09a      	sub	sp, #104	@ 0x68
 80017d8:	af08      	add	r7, sp, #32
 80017da:	4603      	mov	r3, r0
 80017dc:	ed87 0a04 	vstr	s0, [r7, #16]
 80017e0:	edc7 0a03 	vstr	s1, [r7, #12]
 80017e4:	ed87 1a02 	vstr	s2, [r7, #8]
 80017e8:	6079      	str	r1, [r7, #4]
 80017ea:	75fb      	strb	r3, [r7, #23]
    FramRMS_t stored = {0};
 80017ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]

    uint16_t addr = FRAM_BASE_ADDR + node_index * sizeof(FramRMS_t);//FRAM_NODE_SIZE;
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	0092      	lsls	r2, r2, #2
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    FRAM_Read(addr, (uint8_t*)&stored, sizeof(FramRMS_t));
 800180c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001810:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001814:	2214      	movs	r2, #20
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff16 	bl	8001648 <FRAM_Read>

    /* Condition : si UN des axes est plus grand */
    bool update =
        (fabsf(new_x) > fabsf(stored.rms_x)) ||
 800181c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001820:	eeb0 7ae7 	vabs.f32	s14, s15
 8001824:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001828:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_y) > fabsf(stored.rms_y)) ||
 800182c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001834:	dc19      	bgt.n	800186a <fram_update_rms+0x96>
 8001836:	edd7 7a03 	vldr	s15, [r7, #12]
 800183a:	eeb0 7ae7 	vabs.f32	s14, s15
 800183e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001842:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_x) > fabsf(stored.rms_x)) ||
 8001846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	dc0c      	bgt.n	800186a <fram_update_rms+0x96>
        (fabsf(new_z) > fabsf(stored.rms_z));
 8001850:	edd7 7a02 	vldr	s15, [r7, #8]
 8001854:	eeb0 7ae7 	vabs.f32	s14, s15
 8001858:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800185c:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_y) > fabsf(stored.rms_y)) ||
 8001860:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001868:	dd01      	ble.n	800186e <fram_update_rms+0x9a>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <fram_update_rms+0x9c>
 800186e:	2300      	movs	r3, #0
    bool update =
 8001870:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8001874:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

    if (update)
 8001880:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001884:	2b00      	cmp	r3, #0
 8001886:	d037      	beq.n	80018f8 <fram_update_rms+0x124>
    {
        FramRMS_t newNode;
        newNode.rms_x = new_x;
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	61fb      	str	r3, [r7, #28]
        newNode.rms_y = new_y;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	623b      	str	r3, [r7, #32]
        newNode.rms_z = new_z;
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
        newNode.time  = *new_time;
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800189a:	6810      	ldr	r0, [r2, #0]
 800189c:	6018      	str	r0, [r3, #0]
 800189e:	8891      	ldrh	r1, [r2, #4]
 80018a0:	7992      	ldrb	r2, [r2, #6]
 80018a2:	8099      	strh	r1, [r3, #4]
 80018a4:	719a      	strb	r2, [r3, #6]

        FRAM_Write(addr, (uint8_t*)&newNode, sizeof(FramRMS_t));
 80018a6:	f107 011c 	add.w	r1, r7, #28
 80018aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018ae:	2214      	movs	r2, #20
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fe7f 	bl	80015b4 <FRAM_Write>

        log_message("[FRAM] RMS updated node %d -> X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 80018b6:	7df9      	ldrb	r1, [r7, #23]
 80018b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80018bc:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80018c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018c8:	edd7 6a02 	vldr	s13, [r7, #8]
 80018cc:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                    node_index,
                    new_x, new_y, new_z,
                    new_time->hours, new_time->minutes, new_time->seconds);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	791b      	ldrb	r3, [r3, #4]
        log_message("[FRAM] RMS updated node %d -> X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 80018d4:	461a      	mov	r2, r3
                    new_time->hours, new_time->minutes, new_time->seconds);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	795b      	ldrb	r3, [r3, #5]
        log_message("[FRAM] RMS updated node %d -> X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 80018da:	4618      	mov	r0, r3
                    new_time->hours, new_time->minutes, new_time->seconds);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	799b      	ldrb	r3, [r3, #6]
        log_message("[FRAM] RMS updated node %d -> X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 80018e0:	9306      	str	r3, [sp, #24]
 80018e2:	9005      	str	r0, [sp, #20]
 80018e4:	9204      	str	r2, [sp, #16]
 80018e6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80018ea:	ed8d 7b00 	vstr	d7, [sp]
 80018ee:	ec53 2b15 	vmov	r2, r3, d5
 80018f2:	4803      	ldr	r0, [pc, #12]	@ (8001900 <fram_update_rms+0x12c>)
 80018f4:	f7ff fc7c 	bl	80011f0 <log_message>
    }
}
 80018f8:	bf00      	nop
 80018fa:	3748      	adds	r7, #72	@ 0x48
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	08023938 	.word	0x08023938

08001904 <get_node_index>:
uint8_t get_node_index(const char *msg)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
    if (strstr(msg, "nucleo-01")) return 11;
 800190c:	490f      	ldr	r1, [pc, #60]	@ (800194c <get_node_index+0x48>)
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f01d fe95 	bl	801f63e <strstr>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <get_node_index+0x1a>
 800191a:	230b      	movs	r3, #11
 800191c:	e012      	b.n	8001944 <get_node_index+0x40>
    if (strstr(msg, "nucleo-14")) return 12;
 800191e:	490c      	ldr	r1, [pc, #48]	@ (8001950 <get_node_index+0x4c>)
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f01d fe8c 	bl	801f63e <strstr>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <get_node_index+0x2c>
 800192c:	230c      	movs	r3, #12
 800192e:	e009      	b.n	8001944 <get_node_index+0x40>
    if (strstr(msg, "nucleo-08")) return 13;
 8001930:	4908      	ldr	r1, [pc, #32]	@ (8001954 <get_node_index+0x50>)
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f01d fe83 	bl	801f63e <strstr>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <get_node_index+0x3e>
 800193e:	230d      	movs	r3, #13
 8001940:	e000      	b.n	8001944 <get_node_index+0x40>
    return 14; // inconnu
 8001942:	230e      	movs	r3, #14
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	08023980 	.word	0x08023980
 8001950:	0802398c 	.word	0x0802398c
 8001954:	08023998 	.word	0x08023998

08001958 <rms_magnitude>:
float rms_magnitude(float x, float y, float z)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001962:	edc7 0a02 	vstr	s1, [r7, #8]
 8001966:	ed87 1a01 	vstr	s2, [r7, #4]
    float ax = fabsf(x);
 800196a:	edd7 7a03 	vldr	s15, [r7, #12]
 800196e:	eef0 7ae7 	vabs.f32	s15, s15
 8001972:	edc7 7a07 	vstr	s15, [r7, #28]
    float ay = fabsf(y);
 8001976:	edd7 7a02 	vldr	s15, [r7, #8]
 800197a:	eef0 7ae7 	vabs.f32	s15, s15
 800197e:	edc7 7a06 	vstr	s15, [r7, #24]
    float az = fabsf(z);
 8001982:	edd7 7a01 	vldr	s15, [r7, #4]
 8001986:	eef0 7ae7 	vabs.f32	s15, s15
 800198a:	edc7 7a05 	vstr	s15, [r7, #20]
    return fmaxf(ax, fmaxf(ay, az));
 800198e:	edd7 0a05 	vldr	s1, [r7, #20]
 8001992:	ed97 0a06 	vldr	s0, [r7, #24]
 8001996:	f021 fd83 	bl	80234a0 <fmaxf>
 800199a:	eef0 7a40 	vmov.f32	s15, s0
 800199e:	eef0 0a67 	vmov.f32	s1, s15
 80019a2:	ed97 0a07 	vldr	s0, [r7, #28]
 80019a6:	f021 fd7b 	bl	80234a0 <fmaxf>
 80019aa:	eef0 7a40 	vmov.f32	s15, s0
}
 80019ae:	eeb0 0a67 	vmov.f32	s0, s15
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <fram_update_top10>:
void fram_update_top10(float new_x, float new_y, float new_z, RTC_extern *t)
{
 80019b8:	b5b0      	push	{r4, r5, r7, lr}
 80019ba:	b0a2      	sub	sp, #136	@ 0x88
 80019bc:	af08      	add	r7, sp, #32
 80019be:	ed87 0a03 	vstr	s0, [r7, #12]
 80019c2:	edc7 0a02 	vstr	s1, [r7, #8]
 80019c6:	ed87 1a01 	vstr	s2, [r7, #4]
 80019ca:	6038      	str	r0, [r7, #0]
    FramRMS_t node;
    FramRMS_t weakest;
    uint8_t weakest_idx = 0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    bool found_empty = false;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    float new_mag = rms_magnitude(new_x, new_y, new_z);
 80019d8:	ed97 1a01 	vldr	s2, [r7, #4]
 80019dc:	edd7 0a02 	vldr	s1, [r7, #8]
 80019e0:	ed97 0a03 	vldr	s0, [r7, #12]
 80019e4:	f7ff ffb8 	bl	8001958 <rms_magnitude>
 80019e8:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
    float weakest_mag = 1e9f;
 80019ec:	4b5b      	ldr	r3, [pc, #364]	@ (8001b5c <fram_update_top10+0x1a4>)
 80019ee:	663b      	str	r3, [r7, #96]	@ 0x60

    for (uint8_t i = 0; i < 10; i++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80019f6:	e059      	b.n	8001aac <fram_update_top10+0xf4>
    {
        uint16_t addr = FRAM_BASE_ADDR + i * FRAM_NODE_SIZE;
 80019f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	461a      	mov	r2, r3
 8001a00:	0092      	lsls	r2, r2, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
        FRAM_Read(addr, (uint8_t*)&node, sizeof(FramRMS_t));
 8001a0a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001a0e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001a12:	2214      	movs	r2, #20
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fe17 	bl	8001648 <FRAM_Read>

        /* Case entrée vide (supposée à 0) */
        if (node.rms_x == 0 && node.rms_y == 0 && node.rms_z == 0)
 8001a1a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001a1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	d115      	bne.n	8001a54 <fram_update_top10+0x9c>
 8001a28:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a2c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	d10e      	bne.n	8001a54 <fram_update_top10+0x9c>
 8001a36:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001a3a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	d107      	bne.n	8001a54 <fram_update_top10+0x9c>
        {
            weakest_idx = i;
 8001a44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001a48:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            found_empty = true;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            break;
 8001a52:	e02f      	b.n	8001ab4 <fram_update_top10+0xfc>
        }

        float mag = rms_magnitude(node.rms_x, node.rms_y, node.rms_z);
 8001a54:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001a58:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001a5c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001a60:	eeb0 1a66 	vmov.f32	s2, s13
 8001a64:	eef0 0a47 	vmov.f32	s1, s14
 8001a68:	eeb0 0a67 	vmov.f32	s0, s15
 8001a6c:	f7ff ff74 	bl	8001958 <rms_magnitude>
 8001a70:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
        if (mag < weakest_mag)
 8001a74:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001a78:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001a7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	d50d      	bpl.n	8001aa2 <fram_update_top10+0xea>
        {
            weakest_mag = mag;
 8001a86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a88:	663b      	str	r3, [r7, #96]	@ 0x60
            weakest_idx = i;
 8001a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001a8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            weakest = node;
 8001a92:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001a96:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8001a9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a9e:	682b      	ldr	r3, [r5, #0]
 8001aa0:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < 10; i++)
 8001aa2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001aac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001ab0:	2b09      	cmp	r3, #9
 8001ab2:	d9a1      	bls.n	80019f8 <fram_update_top10+0x40>
        }
    }

    if (found_empty || new_mag > weakest_mag)
 8001ab4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d109      	bne.n	8001ad0 <fram_update_top10+0x118>
 8001abc:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001ac0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001ac4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001acc:	dc00      	bgt.n	8001ad0 <fram_update_top10+0x118>
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
                    weakest_idx,
                    new_x, new_y, new_z,
                    t->hours, t->minutes, t->seconds);
    }
}
 8001ace:	e041      	b.n	8001b54 <fram_update_top10+0x19c>
        newNode.rms_x = new_x;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	613b      	str	r3, [r7, #16]
        newNode.rms_y = new_y;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	617b      	str	r3, [r7, #20]
        newNode.rms_z = new_z;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	61bb      	str	r3, [r7, #24]
        newNode.time  = *t;
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	f107 031c 	add.w	r3, r7, #28
 8001ae2:	6810      	ldr	r0, [r2, #0]
 8001ae4:	6018      	str	r0, [r3, #0]
 8001ae6:	8891      	ldrh	r1, [r2, #4]
 8001ae8:	7992      	ldrb	r2, [r2, #6]
 8001aea:	8099      	strh	r1, [r3, #4]
 8001aec:	719a      	strb	r2, [r3, #6]
        uint16_t addr = FRAM_BASE_ADDR + weakest_idx * FRAM_NODE_SIZE;
 8001aee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	461a      	mov	r2, r3
 8001af6:	0092      	lsls	r2, r2, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        FRAM_Write(addr, (uint8_t*)&newNode, sizeof(FramRMS_t));
 8001b00:	f107 0110 	add.w	r1, r7, #16
 8001b04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001b08:	2214      	movs	r2, #20
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fd52 	bl	80015b4 <FRAM_Write>
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b10:	f897 1067 	ldrb.w	r1, [r7, #103]	@ 0x67
 8001b14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b18:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001b1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b24:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b28:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                    t->hours, t->minutes, t->seconds);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	791b      	ldrb	r3, [r3, #4]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b30:	461a      	mov	r2, r3
                    t->hours, t->minutes, t->seconds);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	795b      	ldrb	r3, [r3, #5]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b36:	4618      	mov	r0, r3
                    t->hours, t->minutes, t->seconds);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	799b      	ldrb	r3, [r3, #6]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b3c:	9306      	str	r3, [sp, #24]
 8001b3e:	9005      	str	r0, [sp, #20]
 8001b40:	9204      	str	r2, [sp, #16]
 8001b42:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001b46:	ed8d 7b00 	vstr	d7, [sp]
 8001b4a:	ec53 2b15 	vmov	r2, r3, d5
 8001b4e:	4804      	ldr	r0, [pc, #16]	@ (8001b60 <fram_update_top10+0x1a8>)
 8001b50:	f7ff fb4e 	bl	80011f0 <log_message>
}
 8001b54:	bf00      	nop
 8001b56:	3768      	adds	r7, #104	@ 0x68
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b5c:	4e6e6b28 	.word	0x4e6e6b28
 8001b60:	080239a4 	.word	0x080239a4

08001b64 <RTC_ReadTime>:

HAL_StatusTypeDef RTC_ReadTime(RTC_extern *rtc)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b088      	sub	sp, #32
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[7];   // seconds + minutes
    uint8_t start_addr = 0x00;  // seconds register
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	73fb      	strb	r3, [r7, #15]

    if(HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, &start_addr, 1, HAL_MAX_DELAY) != HAL_OK)
 8001b70:	f107 020f 	add.w	r2, r7, #15
 8001b74:	f04f 33ff 	mov.w	r3, #4294967295
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	21d0      	movs	r1, #208	@ 0xd0
 8001b7e:	4830      	ldr	r0, [pc, #192]	@ (8001c40 <RTC_ReadTime+0xdc>)
 8001b80:	f004 fb3a 	bl	80061f8 <HAL_I2C_Master_Transmit>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <RTC_ReadTime+0x2a>
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e053      	b.n	8001c36 <RTC_ReadTime+0xd2>

    if(HAL_I2C_Master_Receive(&hi2c1, BQ32000_ADDRESS, buffer, 7, HAL_MAX_DELAY) != HAL_OK)
 8001b8e:	f107 0210 	add.w	r2, r7, #16
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2307      	movs	r3, #7
 8001b9a:	21d0      	movs	r1, #208	@ 0xd0
 8001b9c:	4828      	ldr	r0, [pc, #160]	@ (8001c40 <RTC_ReadTime+0xdc>)
 8001b9e:	f004 fc43 	bl	8006428 <HAL_I2C_Master_Receive>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <RTC_ReadTime+0x48>
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e044      	b.n	8001c36 <RTC_ReadTime+0xd2>

    rtc->seconds = BCD_to_DEC(buffer[0] & 0x7F);
 8001bac:	7c3b      	ldrb	r3, [r7, #16]
 8001bae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 fa6a 	bl	800208c <BCD_to_DEC>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	719a      	strb	r2, [r3, #6]
    rtc->minutes = BCD_to_DEC(buffer[1] & 0x7F);
 8001bc0:	7c7b      	ldrb	r3, [r7, #17]
 8001bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 fa60 	bl	800208c <BCD_to_DEC>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	715a      	strb	r2, [r3, #5]
    rtc->hours   = BCD_to_DEC(buffer[2] & 0x3F);
 8001bd4:	7cbb      	ldrb	r3, [r7, #18]
 8001bd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 fa56 	bl	800208c <BCD_to_DEC>
 8001be0:	4603      	mov	r3, r0
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	711a      	strb	r2, [r3, #4]
    rtc->day     = BCD_to_DEC(buffer[3] & 0x07);
 8001be8:	7cfb      	ldrb	r3, [r7, #19]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fa4c 	bl	800208c <BCD_to_DEC>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	70da      	strb	r2, [r3, #3]
    rtc->date    = BCD_to_DEC(buffer[4] & 0x3F);
 8001bfc:	7d3b      	ldrb	r3, [r7, #20]
 8001bfe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 fa42 	bl	800208c <BCD_to_DEC>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	709a      	strb	r2, [r3, #2]
    rtc->month   = BCD_to_DEC(buffer[5] & 0x1F);
 8001c10:	7d7b      	ldrb	r3, [r7, #21]
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fa38 	bl	800208c <BCD_to_DEC>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b2da      	uxtb	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	705a      	strb	r2, [r3, #1]
    rtc->year    = BCD_to_DEC(buffer[6]);
 8001c24:	7dbb      	ldrb	r3, [r7, #22]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 fa30 	bl	800208c <BCD_to_DEC>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200014c4 	.word	0x200014c4

08001c44 <RTC_SetTime>:

HAL_StatusTypeDef RTC_SetTime(RTC_extern rtc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af02      	add	r7, sp, #8
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t data[8];

    data[0] = 0x00;  // start register
 8001c50:	2300      	movs	r3, #0
 8001c52:	723b      	strb	r3, [r7, #8]
    data[1] = DEC_to_BCD(rtc.seconds);  // seconds
 8001c54:	79bb      	ldrb	r3, [r7, #6]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fa32 	bl	80020c0 <DEC_to_BCD>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	727b      	strb	r3, [r7, #9]
    data[2] = DEC_to_BCD(rtc.minutes);  // minutes
 8001c62:	797b      	ldrb	r3, [r7, #5]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 fa2b 	bl	80020c0 <DEC_to_BCD>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	72bb      	strb	r3, [r7, #10]
    data[3] = DEC_to_BCD(rtc.hours);    // hours
 8001c70:	793b      	ldrb	r3, [r7, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 fa24 	bl	80020c0 <DEC_to_BCD>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	72fb      	strb	r3, [r7, #11]
    data[4] = DEC_to_BCD(rtc.day);         // 1–7
 8001c7e:	78fb      	ldrb	r3, [r7, #3]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fa1d 	bl	80020c0 <DEC_to_BCD>
 8001c86:	4603      	mov	r3, r0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	733b      	strb	r3, [r7, #12]
    data[5] = DEC_to_BCD(rtc.date);        // 1–31
 8001c8c:	78bb      	ldrb	r3, [r7, #2]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 fa16 	bl	80020c0 <DEC_to_BCD>
 8001c94:	4603      	mov	r3, r0
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	737b      	strb	r3, [r7, #13]
    data[6] = DEC_to_BCD(rtc.month);       // 1–12
 8001c9a:	787b      	ldrb	r3, [r7, #1]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f000 fa0f 	bl	80020c0 <DEC_to_BCD>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	73bb      	strb	r3, [r7, #14]
    data[7] = DEC_to_BCD(rtc.year);        // 0–99
 8001ca8:	783b      	ldrb	r3, [r7, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f000 fa08 	bl	80020c0 <DEC_to_BCD>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	73fb      	strb	r3, [r7, #15]

    if (HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, data, 8, HAL_MAX_DELAY) != HAL_OK)
 8001cb6:	f107 0208 	add.w	r2, r7, #8
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	2308      	movs	r3, #8
 8001cc2:	21d0      	movs	r1, #208	@ 0xd0
 8001cc4:	4806      	ldr	r0, [pc, #24]	@ (8001ce0 <RTC_SetTime+0x9c>)
 8001cc6:	f004 fa97 	bl	80061f8 <HAL_I2C_Master_Transmit>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <RTC_SetTime+0x90>
        return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <RTC_SetTime+0x92>

    return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200014c4 	.word	0x200014c4

08001ce4 <rtc_get_timestamp>:

void rtc_get_timestamp(char *buffer, RTC_extern *rtc)
{
 8001ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ce6:	b08b      	sub	sp, #44	@ 0x2c
 8001ce8:	af06      	add	r7, sp, #24
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
    if (!buffer || !rtc)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d021      	beq.n	8001d38 <rtc_get_timestamp+0x54>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d01e      	beq.n	8001d38 <rtc_get_timestamp+0x54>
        return;
    uint8_t len = 32;
 8001cfa:	2320      	movs	r3, #32
 8001cfc:	73fb      	strb	r3, [r7, #15]
    snprintf(buffer, len,
 8001cfe:	7bf9      	ldrb	r1, [r7, #15]
             "20%02u-%02u-%02uT%02u:%02u:%02uZ",
             rtc->year,
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	781b      	ldrb	r3, [r3, #0]
    snprintf(buffer, len,
 8001d04:	461e      	mov	r6, r3
             rtc->month,
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	785b      	ldrb	r3, [r3, #1]
    snprintf(buffer, len,
 8001d0a:	461a      	mov	r2, r3
             rtc->date,
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	789b      	ldrb	r3, [r3, #2]
    snprintf(buffer, len,
 8001d10:	4618      	mov	r0, r3
             rtc->hours,
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	791b      	ldrb	r3, [r3, #4]
    snprintf(buffer, len,
 8001d16:	461c      	mov	r4, r3
             rtc->minutes,
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	795b      	ldrb	r3, [r3, #5]
    snprintf(buffer, len,
 8001d1c:	461d      	mov	r5, r3
             rtc->seconds);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	799b      	ldrb	r3, [r3, #6]
    snprintf(buffer, len,
 8001d22:	9304      	str	r3, [sp, #16]
 8001d24:	9503      	str	r5, [sp, #12]
 8001d26:	9402      	str	r4, [sp, #8]
 8001d28:	9001      	str	r0, [sp, #4]
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	4633      	mov	r3, r6
 8001d2e:	4a04      	ldr	r2, [pc, #16]	@ (8001d40 <rtc_get_timestamp+0x5c>)
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f01d fa93 	bl	801f25c <sniprintf>
 8001d36:	e000      	b.n	8001d3a <rtc_get_timestamp+0x56>
        return;
 8001d38:	bf00      	nop

}
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d40:	080239e8 	.word	0x080239e8

08001d44 <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	f5ad 7d5d 	sub.w	sp, sp, #884	@ 0x374
 8001d4a:	af06      	add	r7, sp, #24
 8001d4c:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8001d50:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8001d54:	6018      	str	r0, [r3, #0]
	ip_addr_t client_ip;
	RTC_extern rtc;
	LWIP_UNUSED_ARG(argument);

	/* create a new TCP netconn */
	conn = netconn_new(NETCONN_TCP);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2100      	movs	r1, #0
 8001d5a:	2010      	movs	r0, #16
 8001d5c:	f00c fdde 	bl	800e91c <netconn_new_with_proto_and_callback>
 8001d60:	f8c7 0354 	str.w	r0, [r7, #852]	@ 0x354
	if (!conn) {
 8001d64:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d106      	bne.n	8001d7a <StartServerTask+0x36>
	    printf("netconn_new TCP failed\n");
 8001d6c:	48aa      	ldr	r0, [pc, #680]	@ (8002018 <StartServerTask+0x2d4>)
 8001d6e:	f01d fa6d 	bl	801f24c <puts>
	    vTaskDelete(NULL);
 8001d72:	2000      	movs	r0, #0
 8001d74:	f00b fa28 	bl	800d1c8 <vTaskDelete>
	    return;
 8001d78:	e149      	b.n	800200e <StartServerTask+0x2ca>
	}

	err = netconn_bind(conn, IP_ADDR_ANY, TCP_SERVER_PORT);
 8001d7a:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001d7e:	49a7      	ldr	r1, [pc, #668]	@ (800201c <StartServerTask+0x2d8>)
 8001d80:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001d84:	f00c fe84 	bl	800ea90 <netconn_bind>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
	if (err != ERR_OK) {
 8001d8e:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00d      	beq.n	8001db2 <StartServerTask+0x6e>
	    printf("netconn_bind TCP failed: %d\n", err);
 8001d96:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	48a0      	ldr	r0, [pc, #640]	@ (8002020 <StartServerTask+0x2dc>)
 8001d9e:	f01d f9ed 	bl	801f17c <iprintf>
	    netconn_delete(conn);
 8001da2:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001da6:	f00c fe57 	bl	800ea58 <netconn_delete>
	    vTaskDelete(NULL);
 8001daa:	2000      	movs	r0, #0
 8001dac:	f00b fa0c 	bl	800d1c8 <vTaskDelete>
	    return;
 8001db0:	e12d      	b.n	800200e <StartServerTask+0x2ca>
	}

	netconn_listen(conn);
 8001db2:	21ff      	movs	r1, #255	@ 0xff
 8001db4:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001db8:	f00c feda 	bl	800eb70 <netconn_listen_with_backlog>
	printf("TCP server listening on port %d\n", TCP_SERVER_PORT);
 8001dbc:	f240 41d2 	movw	r1, #1234	@ 0x4d2
 8001dc0:	4898      	ldr	r0, [pc, #608]	@ (8002024 <StartServerTask+0x2e0>)
 8001dc2:	f01d f9db 	bl	801f17c <iprintf>
    for (;;) {
        /* accept (blocking) but managed by netconn/tcpip thread */
        err = netconn_accept(conn, &newconn);
 8001dc6:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001dd0:	f00c fefa 	bl	800ebc8 <netconn_accept>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
        if (err == ERR_OK && newconn) {
 8001dda:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 8111 	bne.w	8002006 <StartServerTask+0x2c2>
 8001de4:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 810c 	beq.w	8002006 <StartServerTask+0x2c2>
            //ip_addr_copy(client_ip, netconn_getpeer(newconn));
            printf("TCP connection accepted\n");
 8001dee:	488e      	ldr	r0, [pc, #568]	@ (8002028 <StartServerTask+0x2e4>)
 8001df0:	f01d fa2c 	bl	801f24c <puts>

	            /* set a recv timeout so we don't block forever */
            netconn_set_recvtimeout(newconn, 3000); /* ms */
 8001df4:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001df8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001dfc:	61da      	str	r2, [r3, #28]

            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001dfe:	e0e5      	b.n	8001fcc <StartServerTask+0x288>
                do {
                    netbuf_data(buf, (void**)&data, &len);
 8001e00:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e04:	f207 322e 	addw	r2, r7, #814	@ 0x32e
 8001e08:	f507 714c 	add.w	r1, r7, #816	@ 0x330
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f00f f805 	bl	8010e1c <netbuf_data>
                    if (len > 0) {
 8001e12:	f8b7 332e 	ldrh.w	r3, [r7, #814]	@ 0x32e
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 80ca 	beq.w	8001fb0 <StartServerTask+0x26c>
                        /* assure null-terminated for strstr usage */
                        char msg[512];
                        size_t copylen = (len < sizeof(msg)-1) ? len : sizeof(msg)-1;
 8001e1c:	f8b7 332e 	ldrh.w	r3, [r7, #814]	@ 0x32e
 8001e20:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001e24:	4293      	cmp	r3, r2
 8001e26:	bf28      	it	cs
 8001e28:	4613      	movcs	r3, r2
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
                        memcpy(msg, data, copylen);
 8001e30:	f8d7 1330 	ldr.w	r1, [r7, #816]	@ 0x330
 8001e34:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e38:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f01d fdae 	bl	801f99e <memcpy>
                        msg[copylen] = '\0';
 8001e42:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8001e46:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001e4a:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8001e4e:	4413      	add	r3, r2
 8001e50:	2200      	movs	r2, #0
 8001e52:	701a      	strb	r2, [r3, #0]
	                        /* debug print */
                        log_message("TCP recv: %s\n", msg);
 8001e54:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4874      	ldr	r0, [pc, #464]	@ (800202c <StartServerTask+0x2e8>)
 8001e5c:	f7ff f9c8 	bl	80011f0 <log_message>
                        osDelay(30);
 8001e60:	201e      	movs	r0, #30
 8001e62:	f009 fc9a 	bl	800b79a <osDelay>
                        if (strstr(msg, "data_request")) {
 8001e66:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e6a:	4971      	ldr	r1, [pc, #452]	@ (8002030 <StartServerTask+0x2ec>)
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f01d fbe6 	bl	801f63e <strstr>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d041      	beq.n	8001efc <StartServerTask+0x1b8>
                            char txbuf[256];
                            float ax = rmsX;
 8001e78:	4b6e      	ldr	r3, [pc, #440]	@ (8002034 <StartServerTask+0x2f0>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
                            float ay = rmsY;
 8001e80:	4b6d      	ldr	r3, [pc, #436]	@ (8002038 <StartServerTask+0x2f4>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
                            float az = rmsZ;
 8001e88:	4b6c      	ldr	r3, [pc, #432]	@ (800203c <StartServerTask+0x2f8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
                            RTC_ReadTime(&rtc);
 8001e90:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fe65 	bl	8001b64 <RTC_ReadTime>
                            rtc_get_timestamp(ts, &rtc);
 8001e9a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4867      	ldr	r0, [pc, #412]	@ (8002040 <StartServerTask+0x2fc>)
 8001ea2:	f7ff ff1f 	bl	8001ce4 <rtc_get_timestamp>
                            snprintf(txbuf, sizeof(txbuf),
 8001ea6:	edd7 7ad1 	vldr	s15, [r7, #836]	@ 0x344
 8001eaa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001eae:	edd7 6ad0 	vldr	s13, [r7, #832]	@ 0x340
 8001eb2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001eb6:	edd7 5acf 	vldr	s11, [r7, #828]	@ 0x33c
 8001eba:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001ebe:	f107 000c 	add.w	r0, r7, #12
 8001ec2:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001ec6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001eca:	ed8d 7b00 	vstr	d7, [sp]
 8001ece:	4b5c      	ldr	r3, [pc, #368]	@ (8002040 <StartServerTask+0x2fc>)
 8001ed0:	4a5c      	ldr	r2, [pc, #368]	@ (8002044 <StartServerTask+0x300>)
 8001ed2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ed6:	f01d f9c1 	bl	801f25c <sniprintf>
                                     "\"id\":\"nucleo-01\","
                                     "\"timestamp\":\"%s\","
                                     "\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},"
                                     "\"status\":\"normal\"}",
									 ts,ax, ay, az);
                            netconn_write(newconn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001eda:	f8d7 4338 	ldr.w	r4, [r7, #824]	@ 0x338
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fa0c 	bl	8000300 <strlen>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	f107 010c 	add.w	r1, r7, #12
 8001eee:	2300      	movs	r3, #0
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	f00d f905 	bl	800f104 <netconn_write_partly>
 8001efa:	e059      	b.n	8001fb0 <StartServerTask+0x26c>
                        }/* -------- DATA RESPONSE -------- */
                        else if (strstr(msg, "data"))
 8001efc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f00:	4951      	ldr	r1, [pc, #324]	@ (8002048 <StartServerTask+0x304>)
 8001f02:	4618      	mov	r0, r3
 8001f04:	f01d fb9b 	bl	801f63e <strstr>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d050      	beq.n	8001fb0 <StartServerTask+0x26c>
                        {
                            float rx, ry, rz;
                            RTC_extern t;
                            if (extract_data(msg, &rx, &ry, &rz,&t))
 8001f0e:	f507 7445 	add.w	r4, r7, #788	@ 0x314
 8001f12:	f507 7246 	add.w	r2, r7, #792	@ 0x318
 8001f16:	f507 7147 	add.w	r1, r7, #796	@ 0x31c
 8001f1a:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8001f1e:	f507 7343 	add.w	r3, r7, #780	@ 0x30c
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	4623      	mov	r3, r4
 8001f26:	f7ff fbc7 	bl	80016b8 <extract_data>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d03c      	beq.n	8001faa <StartServerTask+0x266>
                            {
                                uint8_t node = get_node_index(msg);
 8001f30:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fce5 	bl	8001904 <get_node_index>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	f887 334b 	strb.w	r3, [r7, #843]	@ 0x34b

                                fram_update_rms(node, rx, ry, rz,t);
 8001f40:	f897 034b 	ldrb.w	r0, [r7, #843]	@ 0x34b
 8001f44:	edd7 7ac7 	vldr	s15, [r7, #796]	@ 0x31c
 8001f48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f4c:	edd7 6ac6 	vldr	s13, [r7, #792]	@ 0x318
 8001f50:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001f54:	edd7 5ac5 	vldr	s11, [r7, #788]	@ 0x314
 8001f58:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001f5c:	f507 7343 	add.w	r3, r7, #780	@ 0x30c
 8001f60:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001f64:	eeb0 2b45 	vmov.f64	d2, d5
 8001f68:	eeb0 1b46 	vmov.f64	d1, d6
 8001f6c:	eeb0 0b47 	vmov.f64	d0, d7
 8001f70:	f7ff fc30 	bl	80017d4 <fram_update_rms>

                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001f74:	f897 134b 	ldrb.w	r1, [r7, #843]	@ 0x34b
 8001f78:	edd7 7ac7 	vldr	s15, [r7, #796]	@ 0x31c
 8001f7c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001f80:	edd7 7ac6 	vldr	s15, [r7, #792]	@ 0x318
 8001f84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f88:	edd7 6ac5 	vldr	s13, [r7, #788]	@ 0x314
 8001f8c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001f90:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001f94:	ed8d 7b00 	vstr	d7, [sp]
 8001f98:	ec53 2b15 	vmov	r2, r3, d5
 8001f9c:	482b      	ldr	r0, [pc, #172]	@ (800204c <StartServerTask+0x308>)
 8001f9e:	f7ff f927 	bl	80011f0 <log_message>
                                            node, rx, ry, rz);
                                osDelay(15);
 8001fa2:	200f      	movs	r0, #15
 8001fa4:	f009 fbf9 	bl	800b79a <osDelay>
 8001fa8:	e002      	b.n	8001fb0 <StartServerTask+0x26c>
                            }
                            else
                            {
                                log_message("[SERVER] Invalid data_response format\r\n");
 8001faa:	4829      	ldr	r0, [pc, #164]	@ (8002050 <StartServerTask+0x30c>)
 8001fac:	f7ff f920 	bl	80011f0 <log_message>
                            }
                        }


                    }
                } while (netbuf_next(buf) >= 0);
 8001fb0:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f00e ff7b 	bl	8010eb0 <netbuf_next>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f6bf af1f 	bge.w	8001e00 <StartServerTask+0xbc>
                netbuf_delete(buf);
 8001fc2:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f00e ff08 	bl	8010ddc <netbuf_delete>
            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001fcc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001fd0:	f507 724d 	add.w	r2, r7, #820	@ 0x334
 8001fd4:	4611      	mov	r1, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f00d f81a 	bl	800f010 <netconn_recv>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
 8001fe2:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f43f af0a 	beq.w	8001e00 <StartServerTask+0xbc>
            }

            /* close connection */
            netconn_close(newconn);
 8001fec:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00d f989 	bl	800f308 <netconn_close>
            netconn_delete(newconn);
 8001ff6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f00c fd2c 	bl	800ea58 <netconn_delete>
            printf("TCP connection closed\n");
 8002000:	4814      	ldr	r0, [pc, #80]	@ (8002054 <StartServerTask+0x310>)
 8002002:	f01d f923 	bl	801f24c <puts>
        }
        /* small delay to yield */
        osDelay(10);
 8002006:	200a      	movs	r0, #10
 8002008:	f009 fbc7 	bl	800b79a <osDelay>
        err = netconn_accept(conn, &newconn);
 800200c:	e6db      	b.n	8001dc6 <StartServerTask+0x82>
    }
  /* USER CODE END StartServerTask */
}
 800200e:	f507 7757 	add.w	r7, r7, #860	@ 0x35c
 8002012:	46bd      	mov	sp, r7
 8002014:	bd90      	pop	{r4, r7, pc}
 8002016:	bf00      	nop
 8002018:	08023a0c 	.word	0x08023a0c
 800201c:	080276b8 	.word	0x080276b8
 8002020:	08023a24 	.word	0x08023a24
 8002024:	08023a44 	.word	0x08023a44
 8002028:	08023a68 	.word	0x08023a68
 800202c:	08023a80 	.word	0x08023a80
 8002030:	08023a90 	.word	0x08023a90
 8002034:	20001d8c 	.word	0x20001d8c
 8002038:	20001d90 	.word	0x20001d90
 800203c:	20001d94 	.word	0x20001d94
 8002040:	20001d98 	.word	0x20001d98
 8002044:	08023aa0 	.word	0x08023aa0
 8002048:	08023b1c 	.word	0x08023b1c
 800204c:	08023b24 	.word	0x08023b24
 8002050:	08023b60 	.word	0x08023b60
 8002054:	08023b88 	.word	0x08023b88

08002058 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	4a07      	ldr	r2, [pc, #28]	@ (8002084 <vApplicationGetIdleTaskMemory+0x2c>)
 8002068:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	4a06      	ldr	r2, [pc, #24]	@ (8002088 <vApplicationGetIdleTaskMemory+0x30>)
 800206e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002076:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	2000036c 	.word	0x2000036c
 8002088:	2000041c 	.word	0x2000041c

0800208c <BCD_to_DEC>:
void StartADCTask(void const * argument);
void StartServerBroadcastTask(void const * argument);
void StartRTCTask(void const * argument);

/* USER CODE BEGIN PFP */
uint8_t BCD_to_DEC(uint8_t val){
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
    return (val >> 4) * 10 + (val & 0x0F);
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	b2db      	uxtb	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	0092      	lsls	r2, r2, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	f003 030f 	and.w	r3, r3, #15
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	4413      	add	r3, r2
 80020b0:	b2db      	uxtb	r3, r3
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <DEC_to_BCD>:

uint8_t DEC_to_BCD(uint8_t val){
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
    return ((val / 10) << 4) | (val % 10);
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <DEC_to_BCD+0x48>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	08db      	lsrs	r3, r3, #3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	b25b      	sxtb	r3, r3
 80020d8:	011b      	lsls	r3, r3, #4
 80020da:	b258      	sxtb	r0, r3
 80020dc:	79fa      	ldrb	r2, [r7, #7]
 80020de:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <DEC_to_BCD+0x48>)
 80020e0:	fba3 1302 	umull	r1, r3, r3, r2
 80020e4:	08d9      	lsrs	r1, r3, #3
 80020e6:	460b      	mov	r3, r1
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	b25b      	sxtb	r3, r3
 80020f4:	4303      	orrs	r3, r0
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	cccccccd 	.word	0xcccccccd

0800210c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800210c:	b5b0      	push	{r4, r5, r7, lr}
 800210e:	b0d0      	sub	sp, #320	@ 0x140
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002112:	f001 fa7b 	bl	800360c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002116:	f000 f947 	bl	80023a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800211a:	f000 fb97 	bl	800284c <MX_GPIO_Init>
  MX_DMA_Init();
 800211e:	f000 fb77 	bl	8002810 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002122:	f000 fb45 	bl	80027b0 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8002126:	f000 fa5d 	bl	80025e4 <MX_RTC_Init>
  MX_ADC1_Init();
 800212a:	f000 f9ad 	bl	8002488 <MX_ADC1_Init>
  MX_TIM2_Init();
 800212e:	f000 faf1 	bl	8002714 <MX_TIM2_Init>
  MX_I2C1_Init();
 8002132:	f000 fa17 	bl	8002564 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002136:	f000 faaf 	bl	8002698 <MX_SPI2_Init>
  log_message("FRAM TEST BYTE: TX=0x%02X RX=0x%02X\r\n", tx, rx);
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 800213a:	2300      	movs	r3, #0
 800213c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002140:	2300      	movs	r3, #0
 8002142:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8002146:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800214a:	4618      	mov	r0, r3
 800214c:	f009 fb39 	bl	800b7c2 <osMutexCreate>
 8002150:	4603      	mov	r3, r0
 8002152:	4a7c      	ldr	r2, [pc, #496]	@ (8002344 <main+0x238>)
 8002154:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemaphoreMaster */
  osSemaphoreDef(SemaphoreMaster);
 8002156:	2300      	movs	r3, #0
 8002158:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800215c:	2300      	movs	r3, #0
 800215e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  SemaphoreMasterHandle = osSemaphoreCreate(osSemaphore(SemaphoreMaster), 1);
 8002162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002166:	2101      	movs	r1, #1
 8002168:	4618      	mov	r0, r3
 800216a:	f009 fbc7 	bl	800b8fc <osSemaphoreCreate>
 800216e:	4603      	mov	r3, r0
 8002170:	4a75      	ldr	r2, [pc, #468]	@ (8002348 <main+0x23c>)
 8002172:	6013      	str	r3, [r2, #0]

  /* definition and creation of adcSemaphore */
  osSemaphoreDef(adcSemaphore);
 8002174:	2300      	movs	r3, #0
 8002176:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  adcSemaphoreHandle = osSemaphoreCreate(osSemaphore(adcSemaphore), 1);
 8002180:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002184:	2101      	movs	r1, #1
 8002186:	4618      	mov	r0, r3
 8002188:	f009 fbb8 	bl	800b8fc <osSemaphoreCreate>
 800218c:	4603      	mov	r3, r0
 800218e:	4a6f      	ldr	r2, [pc, #444]	@ (800234c <main+0x240>)
 8002190:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 128, uint32_t);
 8002192:	4b6f      	ldr	r3, [pc, #444]	@ (8002350 <main+0x244>)
 8002194:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8002198:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800219a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 800219e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80021a2:	2100      	movs	r1, #0
 80021a4:	4618      	mov	r0, r3
 80021a6:	f009 fc72 	bl	800ba8e <osMessageCreate>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4a69      	ldr	r2, [pc, #420]	@ (8002354 <main+0x248>)
 80021ae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 1024);
 80021b0:	4b69      	ldr	r3, [pc, #420]	@ (8002358 <main+0x24c>)
 80021b2:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 80021b6:	461d      	mov	r5, r3
 80021b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80021c4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80021c8:	2100      	movs	r1, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f009 fa8d 	bl	800b6ea <osThreadCreate>
 80021d0:	4603      	mov	r3, r0
 80021d2:	4a62      	ldr	r2, [pc, #392]	@ (800235c <main+0x250>)
 80021d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityAboveNormal, 0, 1024);
 80021d6:	4b62      	ldr	r3, [pc, #392]	@ (8002360 <main+0x254>)
 80021d8:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 80021dc:	461d      	mov	r5, r3
 80021de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 80021ea:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f009 fa7a 	bl	800b6ea <osThreadCreate>
 80021f6:	4603      	mov	r3, r0
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <main+0x258>)
 80021fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityNormal, 0, 4096);
 80021fc:	4b5a      	ldr	r3, [pc, #360]	@ (8002368 <main+0x25c>)
 80021fe:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 8002202:	461d      	mov	r5, r3
 8002204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800220c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8002210:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002214:	2100      	movs	r1, #0
 8002216:	4618      	mov	r0, r3
 8002218:	f009 fa67 	bl	800b6ea <osThreadCreate>
 800221c:	4603      	mov	r3, r0
 800221e:	4a53      	ldr	r2, [pc, #332]	@ (800236c <main+0x260>)
 8002220:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityAboveNormal, 0, 4096);
 8002222:	4b53      	ldr	r3, [pc, #332]	@ (8002370 <main+0x264>)
 8002224:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8002228:	461d      	mov	r5, r3
 800222a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800222c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800222e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002232:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8002236:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f009 fa54 	bl	800b6ea <osThreadCreate>
 8002242:	4603      	mov	r3, r0
 8002244:	4a4b      	ldr	r2, [pc, #300]	@ (8002374 <main+0x268>)
 8002246:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 1024);
 8002248:	4b4b      	ldr	r3, [pc, #300]	@ (8002378 <main+0x26c>)
 800224a:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800224e:	461d      	mov	r5, r3
 8002250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002254:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002258:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 800225c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002260:	2100      	movs	r1, #0
 8002262:	4618      	mov	r0, r3
 8002264:	f009 fa41 	bl	800b6ea <osThreadCreate>
 8002268:	4603      	mov	r3, r0
 800226a:	4a44      	ldr	r2, [pc, #272]	@ (800237c <main+0x270>)
 800226c:	6013      	str	r3, [r2, #0]

  /* definition and creation of BroardCast */
  osThreadDef(BroardCast, StartBroadCast, osPriorityBelowNormal, 0, 4096);
 800226e:	4b44      	ldr	r3, [pc, #272]	@ (8002380 <main+0x274>)
 8002270:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8002274:	461d      	mov	r5, r3
 8002276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800227a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800227e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BroardCastHandle = osThreadCreate(osThread(BroardCast), NULL);
 8002282:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f009 fa2e 	bl	800b6ea <osThreadCreate>
 800228e:	4603      	mov	r3, r0
 8002290:	4a3c      	ldr	r2, [pc, #240]	@ (8002384 <main+0x278>)
 8002292:	6013      	str	r3, [r2, #0]

  /* definition and creation of MasterTask */
  osThreadDef(MasterTask, StartMasterTask, osPriorityNormal, 0, 1024);
 8002294:	4b3c      	ldr	r3, [pc, #240]	@ (8002388 <main+0x27c>)
 8002296:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800229a:	461d      	mov	r5, r3
 800229c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800229e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasterTaskHandle = osThreadCreate(osThread(MasterTask), NULL);
 80022a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022ac:	2100      	movs	r1, #0
 80022ae:	4618      	mov	r0, r3
 80022b0:	f009 fa1b 	bl	800b6ea <osThreadCreate>
 80022b4:	4603      	mov	r3, r0
 80022b6:	4a35      	ldr	r2, [pc, #212]	@ (800238c <main+0x280>)
 80022b8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, StartADCTask, osPriorityIdle, 0, 1024);
 80022ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80022be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022c2:	4a33      	ldr	r2, [pc, #204]	@ (8002390 <main+0x284>)
 80022c4:	461c      	mov	r4, r3
 80022c6:	4615      	mov	r5, r2
 80022c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 80022d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022d8:	2100      	movs	r1, #0
 80022da:	4618      	mov	r0, r3
 80022dc:	f009 fa05 	bl	800b6ea <osThreadCreate>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4a2c      	ldr	r2, [pc, #176]	@ (8002394 <main+0x288>)
 80022e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServBroadcast */
  osThreadDef(ServBroadcast, StartServerBroadcastTask, osPriorityBelowNormal, 0, 4096);
 80022e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80022ea:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022ee:	4a2a      	ldr	r2, [pc, #168]	@ (8002398 <main+0x28c>)
 80022f0:	461c      	mov	r4, r3
 80022f2:	4615      	mov	r5, r2
 80022f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServBroadcastHandle = osThreadCreate(osThread(ServBroadcast), NULL);
 8002300:	f107 031c 	add.w	r3, r7, #28
 8002304:	2100      	movs	r1, #0
 8002306:	4618      	mov	r0, r3
 8002308:	f009 f9ef 	bl	800b6ea <osThreadCreate>
 800230c:	4603      	mov	r3, r0
 800230e:	4a23      	ldr	r2, [pc, #140]	@ (800239c <main+0x290>)
 8002310:	6013      	str	r3, [r2, #0]

  /* definition and creation of RTC */
  osThreadDef(RTC, StartRTCTask, osPriorityIdle, 0, 1024);
 8002312:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002316:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800231a:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <main+0x294>)
 800231c:	461c      	mov	r4, r3
 800231e:	4615      	mov	r5, r2
 8002320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002324:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RTCHandle = osThreadCreate(osThread(RTC), NULL);
 800232c:	463b      	mov	r3, r7
 800232e:	2100      	movs	r1, #0
 8002330:	4618      	mov	r0, r3
 8002332:	f009 f9da 	bl	800b6ea <osThreadCreate>
 8002336:	4603      	mov	r3, r0
 8002338:	4a1a      	ldr	r2, [pc, #104]	@ (80023a4 <main+0x298>)
 800233a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800233c:	f009 f9be 	bl	800b6bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <main+0x234>
 8002344:	2000169c 	.word	0x2000169c
 8002348:	200016a0 	.word	0x200016a0
 800234c:	200016a4 	.word	0x200016a4
 8002350:	08023ba0 	.word	0x08023ba0
 8002354:	20001698 	.word	0x20001698
 8002358:	08023bbc 	.word	0x08023bbc
 800235c:	20001670 	.word	0x20001670
 8002360:	08023be8 	.word	0x08023be8
 8002364:	20001674 	.word	0x20001674
 8002368:	08023c10 	.word	0x08023c10
 800236c:	20001678 	.word	0x20001678
 8002370:	08023c38 	.word	0x08023c38
 8002374:	2000167c 	.word	0x2000167c
 8002378:	08023c64 	.word	0x08023c64
 800237c:	20001680 	.word	0x20001680
 8002380:	08023c8c 	.word	0x08023c8c
 8002384:	20001684 	.word	0x20001684
 8002388:	08023cb4 	.word	0x08023cb4
 800238c:	20001688 	.word	0x20001688
 8002390:	08023cd8 	.word	0x08023cd8
 8002394:	2000168c 	.word	0x2000168c
 8002398:	08023d04 	.word	0x08023d04
 800239c:	20001690 	.word	0x20001690
 80023a0:	08023d24 	.word	0x08023d24
 80023a4:	20001694 	.word	0x20001694

080023a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b094      	sub	sp, #80	@ 0x50
 80023ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ae:	f107 031c 	add.w	r3, r7, #28
 80023b2:	2234      	movs	r2, #52	@ 0x34
 80023b4:	2100      	movs	r1, #0
 80023b6:	4618      	mov	r0, r3
 80023b8:	f01d f914 	bl	801f5e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023bc:	f107 0308 	add.w	r3, r7, #8
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002480 <SystemClock_Config+0xd8>)
 80023ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002480 <SystemClock_Config+0xd8>)
 80023d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d8:	4b29      	ldr	r3, [pc, #164]	@ (8002480 <SystemClock_Config+0xd8>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023e4:	4b27      	ldr	r3, [pc, #156]	@ (8002484 <SystemClock_Config+0xdc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a26      	ldr	r2, [pc, #152]	@ (8002484 <SystemClock_Config+0xdc>)
 80023ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	4b24      	ldr	r3, [pc, #144]	@ (8002484 <SystemClock_Config+0xdc>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023f8:	603b      	str	r3, [r7, #0]
 80023fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80023fc:	230a      	movs	r3, #10
 80023fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002400:	2301      	movs	r3, #1
 8002402:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002404:	2310      	movs	r3, #16
 8002406:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002408:	2301      	movs	r3, #1
 800240a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800240c:	2302      	movs	r3, #2
 800240e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002410:	2300      	movs	r3, #0
 8002412:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002414:	2308      	movs	r3, #8
 8002416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002418:	23d8      	movs	r3, #216	@ 0xd8
 800241a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800241c:	2302      	movs	r3, #2
 800241e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002420:	2302      	movs	r3, #2
 8002422:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002424:	2302      	movs	r3, #2
 8002426:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002428:	f107 031c 	add.w	r3, r7, #28
 800242c:	4618      	mov	r0, r3
 800242e:	f004 fc7f 	bl	8006d30 <HAL_RCC_OscConfig>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002438:	f000 fc20 	bl	8002c7c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800243c:	f004 fc28 	bl	8006c90 <HAL_PWREx_EnableOverDrive>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002446:	f000 fc19 	bl	8002c7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800244a:	230f      	movs	r3, #15
 800244c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800244e:	2302      	movs	r3, #2
 8002450:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002456:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800245a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800245c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002460:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002462:	f107 0308 	add.w	r3, r7, #8
 8002466:	2107      	movs	r1, #7
 8002468:	4618      	mov	r0, r3
 800246a:	f004 ff0f 	bl	800728c <HAL_RCC_ClockConfig>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002474:	f000 fc02 	bl	8002c7c <Error_Handler>
  }
}
 8002478:	bf00      	nop
 800247a:	3750      	adds	r7, #80	@ 0x50
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000

08002488 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800248e:	463b      	mov	r3, r7
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800249a:	4b30      	ldr	r3, [pc, #192]	@ (800255c <MX_ADC1_Init+0xd4>)
 800249c:	4a30      	ldr	r2, [pc, #192]	@ (8002560 <MX_ADC1_Init+0xd8>)
 800249e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80024a0:	4b2e      	ldr	r3, [pc, #184]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80024a8:	4b2c      	ldr	r3, [pc, #176]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80024ae:	4b2b      	ldr	r3, [pc, #172]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024b4:	4b29      	ldr	r3, [pc, #164]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024ba:	4b28      	ldr	r3, [pc, #160]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80024c2:	4b26      	ldr	r3, [pc, #152]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80024ca:	4b24      	ldr	r3, [pc, #144]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024cc:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 80024d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024d2:	4b22      	ldr	r3, [pc, #136]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80024d8:	4b20      	ldr	r3, [pc, #128]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024da:	2203      	movs	r2, #3
 80024dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80024de:	4b1f      	ldr	r3, [pc, #124]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024e6:	4b1d      	ldr	r3, [pc, #116]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024ec:	481b      	ldr	r0, [pc, #108]	@ (800255c <MX_ADC1_Init+0xd4>)
 80024ee:	f001 f8f3 	bl	80036d8 <HAL_ADC_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80024f8:	f000 fbc0 	bl	8002c7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002500:	2301      	movs	r3, #1
 8002502:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002504:	2300      	movs	r3, #0
 8002506:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002508:	463b      	mov	r3, r7
 800250a:	4619      	mov	r1, r3
 800250c:	4813      	ldr	r0, [pc, #76]	@ (800255c <MX_ADC1_Init+0xd4>)
 800250e:	f001 fa39 	bl	8003984 <HAL_ADC_ConfigChannel>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002518:	f000 fbb0 	bl	8002c7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800251c:	2303      	movs	r3, #3
 800251e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002520:	2302      	movs	r3, #2
 8002522:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002524:	463b      	mov	r3, r7
 8002526:	4619      	mov	r1, r3
 8002528:	480c      	ldr	r0, [pc, #48]	@ (800255c <MX_ADC1_Init+0xd4>)
 800252a:	f001 fa2b 	bl	8003984 <HAL_ADC_ConfigChannel>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002534:	f000 fba2 	bl	8002c7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002538:	2304      	movs	r3, #4
 800253a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800253c:	2303      	movs	r3, #3
 800253e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002540:	463b      	mov	r3, r7
 8002542:	4619      	mov	r1, r3
 8002544:	4805      	ldr	r0, [pc, #20]	@ (800255c <MX_ADC1_Init+0xd4>)
 8002546:	f001 fa1d 	bl	8003984 <HAL_ADC_ConfigChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8002550:	f000 fb94 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002554:	bf00      	nop
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	2000141c 	.word	0x2000141c
 8002560:	40012000 	.word	0x40012000

08002564 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <MX_I2C1_Init+0x74>)
 800256a:	4a1c      	ldr	r2, [pc, #112]	@ (80025dc <MX_I2C1_Init+0x78>)
 800256c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800256e:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <MX_I2C1_Init+0x74>)
 8002570:	4a1b      	ldr	r2, [pc, #108]	@ (80025e0 <MX_I2C1_Init+0x7c>)
 8002572:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002574:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <MX_I2C1_Init+0x74>)
 8002576:	2200      	movs	r2, #0
 8002578:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800257a:	4b17      	ldr	r3, [pc, #92]	@ (80025d8 <MX_I2C1_Init+0x74>)
 800257c:	2201      	movs	r2, #1
 800257e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002580:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <MX_I2C1_Init+0x74>)
 8002582:	2200      	movs	r2, #0
 8002584:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002586:	4b14      	ldr	r3, [pc, #80]	@ (80025d8 <MX_I2C1_Init+0x74>)
 8002588:	2200      	movs	r2, #0
 800258a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800258c:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <MX_I2C1_Init+0x74>)
 800258e:	2200      	movs	r2, #0
 8002590:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002592:	4b11      	ldr	r3, [pc, #68]	@ (80025d8 <MX_I2C1_Init+0x74>)
 8002594:	2200      	movs	r2, #0
 8002596:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002598:	4b0f      	ldr	r3, [pc, #60]	@ (80025d8 <MX_I2C1_Init+0x74>)
 800259a:	2200      	movs	r2, #0
 800259c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800259e:	480e      	ldr	r0, [pc, #56]	@ (80025d8 <MX_I2C1_Init+0x74>)
 80025a0:	f003 fd8e 	bl	80060c0 <HAL_I2C_Init>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80025aa:	f000 fb67 	bl	8002c7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025ae:	2100      	movs	r1, #0
 80025b0:	4809      	ldr	r0, [pc, #36]	@ (80025d8 <MX_I2C1_Init+0x74>)
 80025b2:	f004 fad5 	bl	8006b60 <HAL_I2CEx_ConfigAnalogFilter>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80025bc:	f000 fb5e 	bl	8002c7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80025c0:	2100      	movs	r1, #0
 80025c2:	4805      	ldr	r0, [pc, #20]	@ (80025d8 <MX_I2C1_Init+0x74>)
 80025c4:	f004 fb17 	bl	8006bf6 <HAL_I2CEx_ConfigDigitalFilter>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80025ce:	f000 fb55 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200014c4 	.word	0x200014c4
 80025dc:	40005400 	.word	0x40005400
 80025e0:	20404768 	.word	0x20404768

080025e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025ea:	1d3b      	adds	r3, r7, #4
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
 80025f2:	609a      	str	r2, [r3, #8]
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025f8:	2300      	movs	r3, #0
 80025fa:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025fc:	4b24      	ldr	r3, [pc, #144]	@ (8002690 <MX_RTC_Init+0xac>)
 80025fe:	4a25      	ldr	r2, [pc, #148]	@ (8002694 <MX_RTC_Init+0xb0>)
 8002600:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002602:	4b23      	ldr	r3, [pc, #140]	@ (8002690 <MX_RTC_Init+0xac>)
 8002604:	2200      	movs	r2, #0
 8002606:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002608:	4b21      	ldr	r3, [pc, #132]	@ (8002690 <MX_RTC_Init+0xac>)
 800260a:	227f      	movs	r2, #127	@ 0x7f
 800260c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800260e:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <MX_RTC_Init+0xac>)
 8002610:	22ff      	movs	r2, #255	@ 0xff
 8002612:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002614:	4b1e      	ldr	r3, [pc, #120]	@ (8002690 <MX_RTC_Init+0xac>)
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800261a:	4b1d      	ldr	r3, [pc, #116]	@ (8002690 <MX_RTC_Init+0xac>)
 800261c:	2200      	movs	r2, #0
 800261e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002620:	4b1b      	ldr	r3, [pc, #108]	@ (8002690 <MX_RTC_Init+0xac>)
 8002622:	2200      	movs	r2, #0
 8002624:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002626:	481a      	ldr	r0, [pc, #104]	@ (8002690 <MX_RTC_Init+0xac>)
 8002628:	f005 fc70 	bl	8007f0c <HAL_RTC_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002632:	f000 fb23 	bl	8002c7c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002636:	2300      	movs	r3, #0
 8002638:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800263a:	2300      	movs	r3, #0
 800263c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800263e:	2300      	movs	r3, #0
 8002640:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800264a:	1d3b      	adds	r3, r7, #4
 800264c:	2201      	movs	r2, #1
 800264e:	4619      	mov	r1, r3
 8002650:	480f      	ldr	r0, [pc, #60]	@ (8002690 <MX_RTC_Init+0xac>)
 8002652:	f005 fcdd 	bl	8008010 <HAL_RTC_SetTime>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800265c:	f000 fb0e 	bl	8002c7c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002660:	2301      	movs	r3, #1
 8002662:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002664:	2301      	movs	r3, #1
 8002666:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002668:	2301      	movs	r3, #1
 800266a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800266c:	2300      	movs	r3, #0
 800266e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002670:	463b      	mov	r3, r7
 8002672:	2201      	movs	r2, #1
 8002674:	4619      	mov	r1, r3
 8002676:	4806      	ldr	r0, [pc, #24]	@ (8002690 <MX_RTC_Init+0xac>)
 8002678:	f005 fdc2 	bl	8008200 <HAL_RTC_SetDate>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002682:	f000 fafb 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002686:	bf00      	nop
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20001518 	.word	0x20001518
 8002694:	40002800 	.word	0x40002800

08002698 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800269c:	4b1b      	ldr	r3, [pc, #108]	@ (800270c <MX_SPI2_Init+0x74>)
 800269e:	4a1c      	ldr	r2, [pc, #112]	@ (8002710 <MX_SPI2_Init+0x78>)
 80026a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80026a2:	4b1a      	ldr	r3, [pc, #104]	@ (800270c <MX_SPI2_Init+0x74>)
 80026a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80026a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026aa:	4b18      	ldr	r3, [pc, #96]	@ (800270c <MX_SPI2_Init+0x74>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026b0:	4b16      	ldr	r3, [pc, #88]	@ (800270c <MX_SPI2_Init+0x74>)
 80026b2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80026b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b8:	4b14      	ldr	r3, [pc, #80]	@ (800270c <MX_SPI2_Init+0x74>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026be:	4b13      	ldr	r3, [pc, #76]	@ (800270c <MX_SPI2_Init+0x74>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026c4:	4b11      	ldr	r3, [pc, #68]	@ (800270c <MX_SPI2_Init+0x74>)
 80026c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026cc:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <MX_SPI2_Init+0x74>)
 80026ce:	2210      	movs	r2, #16
 80026d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <MX_SPI2_Init+0x74>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026d8:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <MX_SPI2_Init+0x74>)
 80026da:	2200      	movs	r2, #0
 80026dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026de:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <MX_SPI2_Init+0x74>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <MX_SPI2_Init+0x74>)
 80026e6:	2207      	movs	r2, #7
 80026e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026ea:	4b08      	ldr	r3, [pc, #32]	@ (800270c <MX_SPI2_Init+0x74>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <MX_SPI2_Init+0x74>)
 80026f2:	2208      	movs	r2, #8
 80026f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026f6:	4805      	ldr	r0, [pc, #20]	@ (800270c <MX_SPI2_Init+0x74>)
 80026f8:	f005 ff14 	bl	8008524 <HAL_SPI_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002702:	f000 fabb 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20001538 	.word	0x20001538
 8002710:	40003800 	.word	0x40003800

08002714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271a:	f107 0310 	add.w	r3, r7, #16
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	2200      	movs	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	605a      	str	r2, [r3, #4]
 8002730:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002732:	4b1e      	ldr	r3, [pc, #120]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002734:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002738:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9600-1;
 800273a:	4b1c      	ldr	r3, [pc, #112]	@ (80027ac <MX_TIM2_Init+0x98>)
 800273c:	f242 527f 	movw	r2, #9599	@ 0x257f
 8002740:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002742:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002748:	4b18      	ldr	r3, [pc, #96]	@ (80027ac <MX_TIM2_Init+0x98>)
 800274a:	2263      	movs	r2, #99	@ 0x63
 800274c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800274e:	4b17      	ldr	r3, [pc, #92]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002754:	4b15      	ldr	r3, [pc, #84]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002756:	2200      	movs	r2, #0
 8002758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800275a:	4814      	ldr	r0, [pc, #80]	@ (80027ac <MX_TIM2_Init+0x98>)
 800275c:	f006 fe5e 	bl	800941c <HAL_TIM_Base_Init>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002766:	f000 fa89 	bl	8002c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800276a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800276e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002770:	f107 0310 	add.w	r3, r7, #16
 8002774:	4619      	mov	r1, r3
 8002776:	480d      	ldr	r0, [pc, #52]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002778:	f007 f898 	bl	80098ac <HAL_TIM_ConfigClockSource>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002782:	f000 fa7b 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002786:	2320      	movs	r3, #32
 8002788:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800278e:	1d3b      	adds	r3, r7, #4
 8002790:	4619      	mov	r1, r3
 8002792:	4806      	ldr	r0, [pc, #24]	@ (80027ac <MX_TIM2_Init+0x98>)
 8002794:	f007 fabc 	bl	8009d10 <HAL_TIMEx_MasterConfigSynchronization>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800279e:	f000 fa6d 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027a2:	bf00      	nop
 80027a4:	3720      	adds	r7, #32
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	2000159c 	.word	0x2000159c

080027b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027b4:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027b6:	4a15      	ldr	r2, [pc, #84]	@ (800280c <MX_USART3_UART_Init+0x5c>)
 80027b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027ba:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027d6:	220c      	movs	r2, #12
 80027d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027da:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027dc:	2200      	movs	r2, #0
 80027de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e0:	4b09      	ldr	r3, [pc, #36]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027e6:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027ec:	4b06      	ldr	r3, [pc, #24]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027f2:	4805      	ldr	r0, [pc, #20]	@ (8002808 <MX_USART3_UART_Init+0x58>)
 80027f4:	f007 fb38 	bl	8009e68 <HAL_UART_Init>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80027fe:	f000 fa3d 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	200015e8 	.word	0x200015e8
 800280c:	40004800 	.word	0x40004800

08002810 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002816:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <MX_DMA_Init+0x38>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a0b      	ldr	r2, [pc, #44]	@ (8002848 <MX_DMA_Init+0x38>)
 800281c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <MX_DMA_Init+0x38>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2105      	movs	r1, #5
 8002832:	2038      	movs	r0, #56	@ 0x38
 8002834:	f001 fc34 	bl	80040a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002838:	2038      	movs	r0, #56	@ 0x38
 800283a:	f001 fc4d 	bl	80040d8 <HAL_NVIC_EnableIRQ>

}
 800283e:	bf00      	nop
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800

0800284c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08c      	sub	sp, #48	@ 0x30
 8002850:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002852:	f107 031c 	add.w	r3, r7, #28
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
 800285c:	609a      	str	r2, [r3, #8]
 800285e:	60da      	str	r2, [r3, #12]
 8002860:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002862:	4b5f      	ldr	r3, [pc, #380]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	4a5e      	ldr	r2, [pc, #376]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002868:	f043 0304 	orr.w	r3, r3, #4
 800286c:	6313      	str	r3, [r2, #48]	@ 0x30
 800286e:	4b5c      	ldr	r3, [pc, #368]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	61bb      	str	r3, [r7, #24]
 8002878:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800287a:	4b59      	ldr	r3, [pc, #356]	@ (80029e0 <MX_GPIO_Init+0x194>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a58      	ldr	r2, [pc, #352]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b56      	ldr	r3, [pc, #344]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002892:	4b53      	ldr	r3, [pc, #332]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a52      	ldr	r2, [pc, #328]	@ (80029e0 <MX_GPIO_Init+0x194>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b50      	ldr	r3, [pc, #320]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028aa:	4b4d      	ldr	r3, [pc, #308]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	4a4c      	ldr	r2, [pc, #304]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028b0:	f043 0302 	orr.w	r3, r3, #2
 80028b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b6:	4b4a      	ldr	r3, [pc, #296]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028c2:	4b47      	ldr	r3, [pc, #284]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a46      	ldr	r2, [pc, #280]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b44      	ldr	r3, [pc, #272]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028da:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a40      	ldr	r2, [pc, #256]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b3e      	ldr	r3, [pc, #248]	@ (80029e0 <MX_GPIO_Init+0x194>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80028f2:	2200      	movs	r2, #0
 80028f4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80028f8:	483a      	ldr	r0, [pc, #232]	@ (80029e4 <MX_GPIO_Init+0x198>)
 80028fa:	f003 fbad 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80028fe:	2200      	movs	r2, #0
 8002900:	2140      	movs	r1, #64	@ 0x40
 8002902:	4839      	ldr	r0, [pc, #228]	@ (80029e8 <MX_GPIO_Init+0x19c>)
 8002904:	f003 fba8 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_GPIO_Port, PIN_CS_Pin, GPIO_PIN_RESET);
 8002908:	2200      	movs	r2, #0
 800290a:	2140      	movs	r1, #64	@ 0x40
 800290c:	4837      	ldr	r0, [pc, #220]	@ (80029ec <MX_GPIO_Init+0x1a0>)
 800290e:	f003 fba3 	bl	8006058 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002912:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002918:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800291c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002922:	f107 031c 	add.w	r3, r7, #28
 8002926:	4619      	mov	r1, r3
 8002928:	4831      	ldr	r0, [pc, #196]	@ (80029f0 <MX_GPIO_Init+0x1a4>)
 800292a:	f003 f9d1 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800292e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002934:	2301      	movs	r3, #1
 8002936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293c:	2300      	movs	r3, #0
 800293e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002940:	f107 031c 	add.w	r3, r7, #28
 8002944:	4619      	mov	r1, r3
 8002946:	4827      	ldr	r0, [pc, #156]	@ (80029e4 <MX_GPIO_Init+0x198>)
 8002948:	f003 f9c2 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800294c:	2340      	movs	r3, #64	@ 0x40
 800294e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800295c:	f107 031c 	add.w	r3, r7, #28
 8002960:	4619      	mov	r1, r3
 8002962:	4821      	ldr	r0, [pc, #132]	@ (80029e8 <MX_GPIO_Init+0x19c>)
 8002964:	f003 f9b4 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002968:	2380      	movs	r3, #128	@ 0x80
 800296a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800296c:	2300      	movs	r3, #0
 800296e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002974:	f107 031c 	add.w	r3, r7, #28
 8002978:	4619      	mov	r1, r3
 800297a:	481b      	ldr	r0, [pc, #108]	@ (80029e8 <MX_GPIO_Init+0x19c>)
 800297c:	f003 f9a8 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002980:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002992:	230a      	movs	r3, #10
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	4815      	ldr	r0, [pc, #84]	@ (80029f4 <MX_GPIO_Init+0x1a8>)
 800299e:	f003 f997 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a8:	2300      	movs	r3, #0
 80029aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029b0:	f107 031c 	add.w	r3, r7, #28
 80029b4:	4619      	mov	r1, r3
 80029b6:	480f      	ldr	r0, [pc, #60]	@ (80029f4 <MX_GPIO_Init+0x1a8>)
 80029b8:	f003 f98a 	bl	8005cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_CS_Pin */
  GPIO_InitStruct.Pin = PIN_CS_Pin;
 80029bc:	2340      	movs	r3, #64	@ 0x40
 80029be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PIN_CS_GPIO_Port, &GPIO_InitStruct);
 80029cc:	f107 031c 	add.w	r3, r7, #28
 80029d0:	4619      	mov	r1, r3
 80029d2:	4806      	ldr	r0, [pc, #24]	@ (80029ec <MX_GPIO_Init+0x1a0>)
 80029d4:	f003 f97c 	bl	8005cd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80029d8:	bf00      	nop
 80029da:	3730      	adds	r7, #48	@ 0x30
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020400 	.word	0x40020400
 80029e8:	40021800 	.word	0x40021800
 80029ec:	40020c00 	.word	0x40020c00
 80029f0:	40020800 	.word	0x40020800
 80029f4:	40020000 	.word	0x40020000

080029f8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a05      	ldr	r2, [pc, #20]	@ (8002a1c <HAL_ADC_ConvCpltCallback+0x24>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d104      	bne.n	8002a14 <HAL_ADC_ConvCpltCallback+0x1c>
        osSemaphoreRelease(adcSemaphoreHandle);
 8002a0a:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <HAL_ADC_ConvCpltCallback+0x28>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f008 fff4 	bl	800b9fc <osSemaphoreRelease>
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40012000 	.word	0x40012000
 8002a20:	200016a4 	.word	0x200016a4

08002a24 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002a2c:	f007 ff74 	bl	800a918 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	ip_addr_t dnsserver;
	IP4_ADDR(&dnsserver, 8, 8, 8, 8); //ajout d'un DNS
 8002a30:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8002a34:	60fb      	str	r3, [r7, #12]
	dns_setserver(0, &dnsserver);
 8002a36:	f107 030c 	add.w	r3, r7, #12
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	f00e fc91 	bl	8011364 <dns_setserver>
	/* Infinite loop */
	for(;;)
	{
		osDelay(1000);
 8002a42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a46:	f008 fea8 	bl	800b79a <osDelay>
		if (!is_synced) {
 8002a4a:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <StartDefaultTask+0x3c>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	f083 0301 	eor.w	r3, r3, #1
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d0f4      	beq.n	8002a42 <StartDefaultTask+0x1e>
			sync_rtc_with_ntp();
 8002a58:	f7fe fc6c 	bl	8001334 <sync_rtc_with_ntp>
		osDelay(1000);
 8002a5c:	e7f1      	b.n	8002a42 <StartDefaultTask+0x1e>
 8002a5e:	bf00      	nop
 8002a60:	20000368 	.word	0x20000368

08002a64 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a70:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002a74:	6018      	str	r0, [r3, #0]

	 /* USER CODE BEGIN LogMessageTask */
	 /* Infinite loop */
	Message_t msg;
	for (;;){
		 osEvent evt =osMessageGet(messageQueueHandle,200);
 8002a76:	4b20      	ldr	r3, [pc, #128]	@ (8002af8 <LogMessageTask+0x94>)
 8002a78:	6819      	ldr	r1, [r3, #0]
 8002a7a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a7e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002a82:	22c8      	movs	r2, #200	@ 0xc8
 8002a84:	4618      	mov	r0, r3
 8002a86:	f009 f86b 	bl	800bb60 <osMessageGet>
		 if(evt.status== osEventMessage) {
 8002a8a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a8e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b10      	cmp	r3, #16
 8002a96:	d12b      	bne.n	8002af0 <LogMessageTask+0x8c>
		 msg=*(Message_t *)evt.value.p;
 8002a98:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a9c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002aa6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002aaa:	4618      	mov	r0, r3
 8002aac:	4611      	mov	r1, r2
 8002aae:	f240 2301 	movw	r3, #513	@ 0x201
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	f01c ff73 	bl	801f99e <memcpy>
		 osMutexWait(uartMutexHandle,osWaitForever); //not necessary
 8002ab8:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <LogMessageTask+0x98>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f008 fe97 	bl	800b7f4 <osMutexWait>
		 HAL_UART_Transmit(&huart3,(uint8_t *)&msg.text, strlen(msg.text),
 8002ac6:	f107 0314 	add.w	r3, r7, #20
 8002aca:	3301      	adds	r3, #1
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fd fc17 	bl	8000300 <strlen>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	1c59      	adds	r1, r3, #1
 8002adc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae0:	4807      	ldr	r0, [pc, #28]	@ (8002b00 <LogMessageTask+0x9c>)
 8002ae2:	f007 fa0f 	bl	8009f04 <HAL_UART_Transmit>
		 HAL_MAX_DELAY);
		 osMutexRelease(uartMutexHandle); //not necessary
 8002ae6:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <LogMessageTask+0x98>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f008 fed0 	bl	800b890 <osMutexRelease>
	}
	osDelay(100);
 8002af0:	2064      	movs	r0, #100	@ 0x64
 8002af2:	f008 fe52 	bl	800b79a <osDelay>
	for (;;){
 8002af6:	e7be      	b.n	8002a76 <LogMessageTask+0x12>
 8002af8:	20001698 	.word	0x20001698
 8002afc:	2000169c 	.word	0x2000169c
 8002b00:	200015e8 	.word	0x200015e8

08002b04 <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8002b0c:	2180      	movs	r1, #128	@ 0x80
 8002b0e:	4804      	ldr	r0, [pc, #16]	@ (8002b20 <StartHeartBeatTask+0x1c>)
 8002b10:	f003 fabb 	bl	800608a <HAL_GPIO_TogglePin>
		osDelay(500);
 8002b14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b18:	f008 fe3f 	bl	800b79a <osDelay>
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8002b1c:	bf00      	nop
 8002b1e:	e7f5      	b.n	8002b0c <StartHeartBeatTask+0x8>
 8002b20:	40020400 	.word	0x40020400

08002b24 <StartMasterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMasterTask */
void StartMasterTask(void const * argument)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasterTask */
	log_message("MasterTask started. Waiting for user button...\r\n");
 8002b2c:	4815      	ldr	r0, [pc, #84]	@ (8002b84 <StartMasterTask+0x60>)
 8002b2e:	f7fe fb5f 	bl	80011f0 <log_message>

	    GPIO_PinState lastState = GPIO_PIN_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]

	    for(;;)
	    {
	        GPIO_PinState curr = HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin);
 8002b36:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b3a:	4813      	ldr	r0, [pc, #76]	@ (8002b88 <StartMasterTask+0x64>)
 8002b3c:	f003 fa74 	bl	8006028 <HAL_GPIO_ReadPin>
 8002b40:	4603      	mov	r3, r0
 8002b42:	73bb      	strb	r3, [r7, #14]

	        if(curr == GPIO_PIN_SET && lastState == GPIO_PIN_RESET)
 8002b44:	7bbb      	ldrb	r3, [r7, #14]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d115      	bne.n	8002b76 <StartMasterTask+0x52>
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d112      	bne.n	8002b76 <StartMasterTask+0x52>
	        {
	            // Anti-rebond
	            osDelay(50);
 8002b50:	2032      	movs	r0, #50	@ 0x32
 8002b52:	f008 fe22 	bl	800b79a <osDelay>

	            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8002b56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b5a:	480b      	ldr	r0, [pc, #44]	@ (8002b88 <StartMasterTask+0x64>)
 8002b5c:	f003 fa64 	bl	8006028 <HAL_GPIO_ReadPin>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d107      	bne.n	8002b76 <StartMasterTask+0x52>
	            {
	                log_message("User button pressed. Starting system...\r\n");
 8002b66:	4809      	ldr	r0, [pc, #36]	@ (8002b8c <StartMasterTask+0x68>)
 8002b68:	f7fe fb42 	bl	80011f0 <log_message>

	                // Donner le sémaphore pour débloquer les autres tasks
	                osSemaphoreRelease(SemaphoreMasterHandle);
 8002b6c:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <StartMasterTask+0x6c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f008 ff43 	bl	800b9fc <osSemaphoreRelease>
	            }
	        }

	        lastState = curr;
 8002b76:	7bbb      	ldrb	r3, [r7, #14]
 8002b78:	73fb      	strb	r3, [r7, #15]
	        osDelay(20);
 8002b7a:	2014      	movs	r0, #20
 8002b7c:	f008 fe0d 	bl	800b79a <osDelay>
	    {
 8002b80:	e7d9      	b.n	8002b36 <StartMasterTask+0x12>
 8002b82:	bf00      	nop
 8002b84:	08023d40 	.word	0x08023d40
 8002b88:	40020800 	.word	0x40020800
 8002b8c:	08023d74 	.word	0x08023d74
 8002b90:	200016a0 	.word	0x200016a0

08002b94 <StartRTCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRTCTask */
void StartRTCTask(void const * argument)
{
 8002b94:	b5b0      	push	{r4, r5, r7, lr}
 8002b96:	b090      	sub	sp, #64	@ 0x40
 8002b98:	af04      	add	r7, sp, #16
 8002b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRTCTask */
  /* Infinite loop */
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;
    RTC_extern rtc;
    bool external_rtc_updated = false;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    for (;;)
    {
        /* 1️⃣ Attendre que le NTP ait synchronisé l’RTC interne */
        if (is_synced && !external_rtc_updated)
 8002ba2:	4b28      	ldr	r3, [pc, #160]	@ (8002c44 <StartRTCTask+0xb0>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d047      	beq.n	8002c3a <StartRTCTask+0xa6>
 8002baa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bae:	f083 0301 	eor.w	r3, r3, #1
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d040      	beq.n	8002c3a <StartRTCTask+0xa6>
        {
            /* Lire l’heure RTC STM32 */
            HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002bb8:	f107 0318 	add.w	r3, r7, #24
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4821      	ldr	r0, [pc, #132]	@ (8002c48 <StartRTCTask+0xb4>)
 8002bc2:	f005 fabf 	bl	8008144 <HAL_RTC_GetTime>
            HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire après GetTime
 8002bc6:	f107 0314 	add.w	r3, r7, #20
 8002bca:	2200      	movs	r2, #0
 8002bcc:	4619      	mov	r1, r3
 8002bce:	481e      	ldr	r0, [pc, #120]	@ (8002c48 <StartRTCTask+0xb4>)
 8002bd0:	f005 fb9a 	bl	8008308 <HAL_RTC_GetDate>

            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
                        sTime.Hours,
 8002bd4:	7e3b      	ldrb	r3, [r7, #24]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bd6:	4618      	mov	r0, r3
                        sTime.Minutes,
 8002bd8:	7e7b      	ldrb	r3, [r7, #25]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bda:	461c      	mov	r4, r3
                        sTime.Seconds,
 8002bdc:	7ebb      	ldrb	r3, [r7, #26]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bde:	461d      	mov	r5, r3
                        sDate.Date,
 8002be0:	7dbb      	ldrb	r3, [r7, #22]
                        sDate.Month,
 8002be2:	7d7a      	ldrb	r2, [r7, #21]
                        sDate.Year);
 8002be4:	7df9      	ldrb	r1, [r7, #23]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002be6:	9102      	str	r1, [sp, #8]
 8002be8:	9201      	str	r2, [sp, #4]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	462b      	mov	r3, r5
 8002bee:	4622      	mov	r2, r4
 8002bf0:	4601      	mov	r1, r0
 8002bf2:	4816      	ldr	r0, [pc, #88]	@ (8002c4c <StartRTCTask+0xb8>)
 8002bf4:	f7fe fafc 	bl	80011f0 <log_message>
            rtc.hours=sTime.Hours;
 8002bf8:	7e3b      	ldrb	r3, [r7, #24]
 8002bfa:	743b      	strb	r3, [r7, #16]
            rtc.minutes=sTime.Minutes;
 8002bfc:	7e7b      	ldrb	r3, [r7, #25]
 8002bfe:	747b      	strb	r3, [r7, #17]
            rtc.seconds= sTime.Seconds;
 8002c00:	7ebb      	ldrb	r3, [r7, #26]
 8002c02:	74bb      	strb	r3, [r7, #18]
            rtc.date = sDate.Date;
 8002c04:	7dbb      	ldrb	r3, [r7, #22]
 8002c06:	73bb      	strb	r3, [r7, #14]
            rtc.month = sDate.Month;
 8002c08:	7d7b      	ldrb	r3, [r7, #21]
 8002c0a:	737b      	strb	r3, [r7, #13]
            rtc.year = sDate.Year;
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
 8002c0e:	733b      	strb	r3, [r7, #12]
            rtc.day = sDate.WeekDay;
 8002c10:	7d3b      	ldrb	r3, [r7, #20]
 8002c12:	73fb      	strb	r3, [r7, #15]
            /* 2️⃣ Écrire dans la RTC externe (BQ32000) */
            if (RTC_SetTime(rtc) == HAL_OK)
 8002c14:	f107 030c 	add.w	r3, r7, #12
 8002c18:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002c1c:	f7ff f812 	bl	8001c44 <RTC_SetTime>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <StartRTCTask+0xa0>
            {
                log_message("[RTC] External RTC updated successfully\r\n");
 8002c26:	480a      	ldr	r0, [pc, #40]	@ (8002c50 <StartRTCTask+0xbc>)
 8002c28:	f7fe fae2 	bl	80011f0 <log_message>
                external_rtc_updated = true;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002c32:	e002      	b.n	8002c3a <StartRTCTask+0xa6>
            }
            else
            {
                log_message("[RTC] ERROR updating external RTC\r\n");
 8002c34:	4807      	ldr	r0, [pc, #28]	@ (8002c54 <StartRTCTask+0xc0>)
 8002c36:	f7fe fadb 	bl	80011f0 <log_message>
            }
        }

        /* 3️⃣ Rafraîchissement lent (ou périodique si tu veux resync) */
        osDelay(1000);
 8002c3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c3e:	f008 fdac 	bl	800b79a <osDelay>
        if (is_synced && !external_rtc_updated)
 8002c42:	e7ae      	b.n	8002ba2 <StartRTCTask+0xe>
 8002c44:	20000368 	.word	0x20000368
 8002c48:	20001518 	.word	0x20001518
 8002c4c:	08023da0 	.word	0x08023da0
 8002c50:	08023dd8 	.word	0x08023dd8
 8002c54:	08023e04 	.word	0x08023e04

08002c58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a04      	ldr	r2, [pc, #16]	@ (8002c78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d101      	bne.n	8002c6e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002c6a:	f000 fce5 	bl	8003638 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40010000 	.word	0x40010000

08002c7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c80:	b672      	cpsid	i
}
 8002c82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <Error_Handler+0x8>

08002c88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8e:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	4a10      	ldr	r2, [pc, #64]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca2:	607b      	str	r3, [r7, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002caa:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cb2:	4b08      	ldr	r3, [pc, #32]	@ (8002cd4 <HAL_MspInit+0x4c>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cba:	603b      	str	r3, [r7, #0]
 8002cbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	210f      	movs	r1, #15
 8002cc2:	f06f 0001 	mvn.w	r0, #1
 8002cc6:	f001 f9eb 	bl	80040a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800

08002cd8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	@ 0x28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8002dac <HAL_ADC_MspInit+0xd4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d153      	bne.n	8002da2 <HAL_ADC_MspInit+0xca>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	4a2c      	ldr	r2, [pc, #176]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d06:	4b2a      	ldr	r3, [pc, #168]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d0e:	613b      	str	r3, [r7, #16]
 8002d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d12:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	4a26      	ldr	r2, [pc, #152]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1e:	4b24      	ldr	r3, [pc, #144]	@ (8002db0 <HAL_ADC_MspInit+0xd8>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8002d2a:	2319      	movs	r3, #25
 8002d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	481d      	ldr	r0, [pc, #116]	@ (8002db4 <HAL_ADC_MspInit+0xdc>)
 8002d3e:	f002 ffc7 	bl	8005cd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002d42:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d44:	4a1d      	ldr	r2, [pc, #116]	@ (8002dbc <HAL_ADC_MspInit+0xe4>)
 8002d46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d54:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d5a:	4b17      	ldr	r3, [pc, #92]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d60:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d68:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d6a:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d70:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d72:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d78:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d80:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d86:	480c      	ldr	r0, [pc, #48]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d88:	f001 f9b4 	bl	80040f4 <HAL_DMA_Init>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002d92:	f7ff ff73 	bl	8002c7c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a07      	ldr	r2, [pc, #28]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d9c:	4a06      	ldr	r2, [pc, #24]	@ (8002db8 <HAL_ADC_MspInit+0xe0>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002da2:	bf00      	nop
 8002da4:	3728      	adds	r7, #40	@ 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40012000 	.word	0x40012000
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40020000 	.word	0x40020000
 8002db8:	20001464 	.word	0x20001464
 8002dbc:	40026410 	.word	0x40026410

08002dc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b0ae      	sub	sp, #184	@ 0xb8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	2290      	movs	r2, #144	@ 0x90
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f01c fbff 	bl	801f5e4 <memset>
  if(hi2c->Instance==I2C1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a22      	ldr	r2, [pc, #136]	@ (8002e74 <HAL_I2C_MspInit+0xb4>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d13c      	bne.n	8002e6a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002df0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002df4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002df6:	2300      	movs	r3, #0
 8002df8:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dfa:	f107 0314 	add.w	r3, r7, #20
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f004 fc5c 	bl	80076bc <HAL_RCCEx_PeriphCLKConfig>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002e0a:	f7ff ff37 	bl	8002c7c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e12:	4a19      	ldr	r2, [pc, #100]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e14:	f043 0302 	orr.w	r3, r3, #2
 8002e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e1a:	4b17      	ldr	r3, [pc, #92]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002e26:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002e2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e2e:	2312      	movs	r3, #18
 8002e30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e40:	2304      	movs	r3, #4
 8002e42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e46:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	480b      	ldr	r0, [pc, #44]	@ (8002e7c <HAL_I2C_MspInit+0xbc>)
 8002e4e:	f002 ff3f 	bl	8005cd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_I2C_MspInit+0xb8>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e6a:	bf00      	nop
 8002e6c:	37b8      	adds	r7, #184	@ 0xb8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40005400 	.word	0x40005400
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40020400 	.word	0x40020400

08002e80 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b0a6      	sub	sp, #152	@ 0x98
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e88:	f107 0308 	add.w	r3, r7, #8
 8002e8c:	2290      	movs	r2, #144	@ 0x90
 8002e8e:	2100      	movs	r1, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	f01c fba7 	bl	801f5e4 <memset>
  if(hrtc->Instance==RTC)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed4 <HAL_RTC_MspInit+0x54>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d114      	bne.n	8002eca <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ea4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eaa:	f107 0308 	add.w	r3, r7, #8
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f004 fc04 	bl	80076bc <HAL_RCCEx_PeriphCLKConfig>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002eba:	f7ff fedf 	bl	8002c7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002ebe:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_RTC_MspInit+0x58>)
 8002ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec2:	4a05      	ldr	r2, [pc, #20]	@ (8002ed8 <HAL_RTC_MspInit+0x58>)
 8002ec4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ec8:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002eca:	bf00      	nop
 8002ecc:	3798      	adds	r7, #152	@ 0x98
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40002800 	.word	0x40002800
 8002ed8:	40023800 	.word	0x40023800

08002edc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a25      	ldr	r2, [pc, #148]	@ (8002f90 <HAL_SPI_MspInit+0xb4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d144      	bne.n	8002f88 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002efe:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	4a24      	ldr	r2, [pc, #144]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0a:	4b22      	ldr	r3, [pc, #136]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f16:	4b1f      	ldr	r3, [pc, #124]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f1c:	f043 0304 	orr.w	r3, r3, #4
 8002f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f22:	4b1c      	ldr	r3, [pc, #112]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f2e:	4b19      	ldr	r3, [pc, #100]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	4a18      	ldr	r2, [pc, #96]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f34:	f043 0302 	orr.w	r3, r3, #2
 8002f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f3a:	4b16      	ldr	r3, [pc, #88]	@ (8002f94 <HAL_SPI_MspInit+0xb8>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	60bb      	str	r3, [r7, #8]
 8002f44:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f46:	230c      	movs	r3, #12
 8002f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f52:	2303      	movs	r3, #3
 8002f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f56:	2305      	movs	r3, #5
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f5a:	f107 0314 	add.w	r3, r7, #20
 8002f5e:	4619      	mov	r1, r3
 8002f60:	480d      	ldr	r0, [pc, #52]	@ (8002f98 <HAL_SPI_MspInit+0xbc>)
 8002f62:	f002 feb5 	bl	8005cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f74:	2303      	movs	r3, #3
 8002f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f78:	2305      	movs	r3, #5
 8002f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4619      	mov	r1, r3
 8002f82:	4806      	ldr	r0, [pc, #24]	@ (8002f9c <HAL_SPI_MspInit+0xc0>)
 8002f84:	f002 fea4 	bl	8005cd0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002f88:	bf00      	nop
 8002f8a:	3728      	adds	r7, #40	@ 0x28
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40003800 	.word	0x40003800
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40020800 	.word	0x40020800
 8002f9c:	40020400 	.word	0x40020400

08002fa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb0:	d10b      	bne.n	8002fca <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb2:	4b09      	ldr	r3, [pc, #36]	@ (8002fd8 <HAL_TIM_Base_MspInit+0x38>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb6:	4a08      	ldr	r2, [pc, #32]	@ (8002fd8 <HAL_TIM_Base_MspInit+0x38>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_TIM_Base_MspInit+0x38>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002fca:	bf00      	nop
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800

08002fdc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b0ae      	sub	sp, #184	@ 0xb8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	2290      	movs	r2, #144	@ 0x90
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f01c faf1 	bl	801f5e4 <memset>
  if(huart->Instance==USART3)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a22      	ldr	r2, [pc, #136]	@ (8003090 <HAL_UART_MspInit+0xb4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d13c      	bne.n	8003086 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800300c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003010:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8003012:	2320      	movs	r3, #32
 8003014:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003016:	f107 0314 	add.w	r3, r7, #20
 800301a:	4618      	mov	r0, r3
 800301c:	f004 fb4e 	bl	80076bc <HAL_RCCEx_PeriphCLKConfig>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003026:	f7ff fe29 	bl	8002c7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800302a:	4b1a      	ldr	r3, [pc, #104]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 8003030:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003034:	6413      	str	r3, [r2, #64]	@ 0x40
 8003036:	4b17      	ldr	r3, [pc, #92]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800303e:	613b      	str	r3, [r7, #16]
 8003040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003042:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	4a13      	ldr	r2, [pc, #76]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 8003048:	f043 0308 	orr.w	r3, r3, #8
 800304c:	6313      	str	r3, [r2, #48]	@ 0x30
 800304e:	4b11      	ldr	r3, [pc, #68]	@ (8003094 <HAL_UART_MspInit+0xb8>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800305a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800305e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003062:	2302      	movs	r3, #2
 8003064:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	2300      	movs	r3, #0
 800306a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306e:	2303      	movs	r3, #3
 8003070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003074:	2307      	movs	r3, #7
 8003076:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800307a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800307e:	4619      	mov	r1, r3
 8003080:	4805      	ldr	r0, [pc, #20]	@ (8003098 <HAL_UART_MspInit+0xbc>)
 8003082:	f002 fe25 	bl	8005cd0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8003086:	bf00      	nop
 8003088:	37b8      	adds	r7, #184	@ 0xb8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40004800 	.word	0x40004800
 8003094:	40023800 	.word	0x40023800
 8003098:	40020c00 	.word	0x40020c00

0800309c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08c      	sub	sp, #48	@ 0x30
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80030a4:	2300      	movs	r3, #0
 80030a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030ac:	4b2f      	ldr	r3, [pc, #188]	@ (800316c <HAL_InitTick+0xd0>)
 80030ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b0:	4a2e      	ldr	r2, [pc, #184]	@ (800316c <HAL_InitTick+0xd0>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80030b8:	4b2c      	ldr	r3, [pc, #176]	@ (800316c <HAL_InitTick+0xd0>)
 80030ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030c4:	f107 020c 	add.w	r2, r7, #12
 80030c8:	f107 0310 	add.w	r3, r7, #16
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f004 fac2 	bl	8007658 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80030d4:	f004 faac 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 80030d8:	4603      	mov	r3, r0
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e0:	4a23      	ldr	r2, [pc, #140]	@ (8003170 <HAL_InitTick+0xd4>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	0c9b      	lsrs	r3, r3, #18
 80030e8:	3b01      	subs	r3, #1
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80030ec:	4b21      	ldr	r3, [pc, #132]	@ (8003174 <HAL_InitTick+0xd8>)
 80030ee:	4a22      	ldr	r2, [pc, #136]	@ (8003178 <HAL_InitTick+0xdc>)
 80030f0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80030f2:	4b20      	ldr	r3, [pc, #128]	@ (8003174 <HAL_InitTick+0xd8>)
 80030f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80030f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80030fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003174 <HAL_InitTick+0xd8>)
 80030fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003100:	4b1c      	ldr	r3, [pc, #112]	@ (8003174 <HAL_InitTick+0xd8>)
 8003102:	2200      	movs	r2, #0
 8003104:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003106:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <HAL_InitTick+0xd8>)
 8003108:	2200      	movs	r2, #0
 800310a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800310c:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <HAL_InitTick+0xd8>)
 800310e:	2200      	movs	r2, #0
 8003110:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003112:	4818      	ldr	r0, [pc, #96]	@ (8003174 <HAL_InitTick+0xd8>)
 8003114:	f006 f982 	bl	800941c <HAL_TIM_Base_Init>
 8003118:	4603      	mov	r3, r0
 800311a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800311e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003122:	2b00      	cmp	r3, #0
 8003124:	d11b      	bne.n	800315e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003126:	4813      	ldr	r0, [pc, #76]	@ (8003174 <HAL_InitTick+0xd8>)
 8003128:	f006 fa40 	bl	80095ac <HAL_TIM_Base_Start_IT>
 800312c:	4603      	mov	r3, r0
 800312e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003132:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003136:	2b00      	cmp	r3, #0
 8003138:	d111      	bne.n	800315e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800313a:	2019      	movs	r0, #25
 800313c:	f000 ffcc 	bl	80040d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b0f      	cmp	r3, #15
 8003144:	d808      	bhi.n	8003158 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003146:	2200      	movs	r2, #0
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	2019      	movs	r0, #25
 800314c:	f000 ffa8 	bl	80040a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003150:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <HAL_InitTick+0xe0>)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e002      	b.n	800315e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800315e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003162:	4618      	mov	r0, r3
 8003164:	3730      	adds	r7, #48	@ 0x30
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	431bde83 	.word	0x431bde83
 8003174:	20001db8 	.word	0x20001db8
 8003178:	40010000 	.word	0x40010000
 800317c:	20000014 	.word	0x20000014

08003180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003184:	bf00      	nop
 8003186:	e7fd      	b.n	8003184 <NMI_Handler+0x4>

08003188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <HardFault_Handler+0x4>

08003190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <MemManage_Handler+0x4>

08003198 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <BusFault_Handler+0x4>

080031a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031a4:	bf00      	nop
 80031a6:	e7fd      	b.n	80031a4 <UsageFault_Handler+0x4>

080031a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031bc:	4802      	ldr	r0, [pc, #8]	@ (80031c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031be:	f006 fa6d 	bl	800969c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20001db8 	.word	0x20001db8

080031cc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80031d0:	4802      	ldr	r0, [pc, #8]	@ (80031dc <DMA2_Stream0_IRQHandler+0x10>)
 80031d2:	f001 f89d 	bl	8004310 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20001464 	.word	0x20001464

080031e0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80031e4:	4802      	ldr	r0, [pc, #8]	@ (80031f0 <ETH_IRQHandler+0x10>)
 80031e6:	f001 fe8b 	bl	8004f00 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	200067ec 	.word	0x200067ec

080031f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return 1;
 80031f8:	2301      	movs	r3, #1
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <_kill>:

int _kill(int pid, int sig)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800320e:	4b05      	ldr	r3, [pc, #20]	@ (8003224 <_kill+0x20>)
 8003210:	2216      	movs	r2, #22
 8003212:	601a      	str	r2, [r3, #0]
  return -1;
 8003214:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003218:	4618      	mov	r0, r3
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	20068b1c 	.word	0x20068b1c

08003228 <_exit>:

void _exit (int status)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003230:	f04f 31ff 	mov.w	r1, #4294967295
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f7ff ffe5 	bl	8003204 <_kill>
  while (1) {}    /* Make sure we hang here */
 800323a:	bf00      	nop
 800323c:	e7fd      	b.n	800323a <_exit+0x12>

0800323e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b086      	sub	sp, #24
 8003242:	af00      	add	r7, sp, #0
 8003244:	60f8      	str	r0, [r7, #12]
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800324a:	2300      	movs	r3, #0
 800324c:	617b      	str	r3, [r7, #20]
 800324e:	e00a      	b.n	8003266 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003250:	f3af 8000 	nop.w
 8003254:	4601      	mov	r1, r0
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	60ba      	str	r2, [r7, #8]
 800325c:	b2ca      	uxtb	r2, r1
 800325e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	3301      	adds	r3, #1
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	429a      	cmp	r2, r3
 800326c:	dbf0      	blt.n	8003250 <_read+0x12>
  }

  return len;
 800326e:	687b      	ldr	r3, [r7, #4]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003284:	2300      	movs	r3, #0
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	e009      	b.n	800329e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	60ba      	str	r2, [r7, #8]
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	3301      	adds	r3, #1
 800329c:	617b      	str	r3, [r7, #20]
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	dbf1      	blt.n	800328a <_write+0x12>
  }
  return len;
 80032a6:	687b      	ldr	r3, [r7, #4]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <_close>:

int _close(int file)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032d8:	605a      	str	r2, [r3, #4]
  return 0;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <_isatty>:

int _isatty(int file)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032f0:	2301      	movs	r3, #1
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032fe:	b480      	push	{r7}
 8003300:	b085      	sub	sp, #20
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003320:	4a14      	ldr	r2, [pc, #80]	@ (8003374 <_sbrk+0x5c>)
 8003322:	4b15      	ldr	r3, [pc, #84]	@ (8003378 <_sbrk+0x60>)
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800332c:	4b13      	ldr	r3, [pc, #76]	@ (800337c <_sbrk+0x64>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003334:	4b11      	ldr	r3, [pc, #68]	@ (800337c <_sbrk+0x64>)
 8003336:	4a12      	ldr	r2, [pc, #72]	@ (8003380 <_sbrk+0x68>)
 8003338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800333a:	4b10      	ldr	r3, [pc, #64]	@ (800337c <_sbrk+0x64>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4413      	add	r3, r2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	429a      	cmp	r2, r3
 8003346:	d205      	bcs.n	8003354 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003348:	4b0e      	ldr	r3, [pc, #56]	@ (8003384 <_sbrk+0x6c>)
 800334a:	220c      	movs	r2, #12
 800334c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800334e:	f04f 33ff 	mov.w	r3, #4294967295
 8003352:	e009      	b.n	8003368 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003354:	4b09      	ldr	r3, [pc, #36]	@ (800337c <_sbrk+0x64>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800335a:	4b08      	ldr	r3, [pc, #32]	@ (800337c <_sbrk+0x64>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4413      	add	r3, r2
 8003362:	4a06      	ldr	r2, [pc, #24]	@ (800337c <_sbrk+0x64>)
 8003364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003366:	68fb      	ldr	r3, [r7, #12]
}
 8003368:	4618      	mov	r0, r3
 800336a:	371c      	adds	r7, #28
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	20080000 	.word	0x20080000
 8003378:	00000400 	.word	0x00000400
 800337c:	20001e04 	.word	0x20001e04
 8003380:	20068b30 	.word	0x20068b30
 8003384:	20068b1c 	.word	0x20068b1c

08003388 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <SystemInit+0x20>)
 800338e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003392:	4a05      	ldr	r2, [pc, #20]	@ (80033a8 <SystemInit+0x20>)
 8003394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800339c:	bf00      	nop
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80033ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033e4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80033b0:	f7ff ffea 	bl	8003388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033b4:	480c      	ldr	r0, [pc, #48]	@ (80033e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033b6:	490d      	ldr	r1, [pc, #52]	@ (80033ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033b8:	4a0d      	ldr	r2, [pc, #52]	@ (80033f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033bc:	e002      	b.n	80033c4 <LoopCopyDataInit>

080033be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033c2:	3304      	adds	r3, #4

080033c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c8:	d3f9      	bcc.n	80033be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ca:	4a0a      	ldr	r2, [pc, #40]	@ (80033f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033cc:	4c0a      	ldr	r4, [pc, #40]	@ (80033f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033d0:	e001      	b.n	80033d6 <LoopFillZerobss>

080033d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033d4:	3204      	adds	r2, #4

080033d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d8:	d3fb      	bcc.n	80033d2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033da:	f01c fab9 	bl	801f950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033de:	f7fe fe95 	bl	800210c <main>
  bx  lr    
 80033e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033e4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80033e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033ec:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80033f0:	08027bd0 	.word	0x08027bd0
  ldr r2, =_sbss
 80033f4:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80033f8:	20068b2c 	.word	0x20068b2c

080033fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033fc:	e7fe      	b.n	80033fc <ADC_IRQHandler>

080033fe <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
 8003406:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00b      	beq.n	8003426 <LAN8742_RegisterBusIO+0x28>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d007      	beq.n	8003426 <LAN8742_RegisterBusIO+0x28>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <LAN8742_RegisterBusIO+0x28>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d102      	bne.n	800342c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8003426:	f04f 33ff 	mov.w	r3, #4294967295
 800342a:	e014      	b.n	8003456 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	68da      	ldr	r2, [r3, #12]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8003462:	b580      	push	{r7, lr}
 8003464:	b086      	sub	sp, #24
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d139      	bne.n	80034f2 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2220      	movs	r2, #32
 8003490:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
 8003496:	e01c      	b.n	80034d2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	f107 020c 	add.w	r2, r7, #12
 80034a0:	2112      	movs	r1, #18
 80034a2:	6978      	ldr	r0, [r7, #20]
 80034a4:	4798      	blx	r3
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	da03      	bge.n	80034b4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80034ac:	f06f 0304 	mvn.w	r3, #4
 80034b0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80034b2:	e00b      	b.n	80034cc <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f003 031f 	and.w	r3, r3, #31
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d105      	bne.n	80034cc <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
         break;
 80034ca:	e005      	b.n	80034d8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3301      	adds	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b1f      	cmp	r3, #31
 80034d6:	d9df      	bls.n	8003498 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b1f      	cmp	r3, #31
 80034de:	d902      	bls.n	80034e6 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80034e0:	f06f 0302 	mvn.w	r3, #2
 80034e4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d102      	bne.n	80034f2 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80034f2:	693b      	ldr	r3, [r7, #16]
 }
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6810      	ldr	r0, [r2, #0]
 8003510:	f107 020c 	add.w	r2, r7, #12
 8003514:	2101      	movs	r1, #1
 8003516:	4798      	blx	r3
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	da02      	bge.n	8003524 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800351e:	f06f 0304 	mvn.w	r3, #4
 8003522:	e06e      	b.n	8003602 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6810      	ldr	r0, [r2, #0]
 800352c:	f107 020c 	add.w	r2, r7, #12
 8003530:	2101      	movs	r1, #1
 8003532:	4798      	blx	r3
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	da02      	bge.n	8003540 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800353a:	f06f 0304 	mvn.w	r3, #4
 800353e:	e060      	b.n	8003602 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800354a:	2301      	movs	r3, #1
 800354c:	e059      	b.n	8003602 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6810      	ldr	r0, [r2, #0]
 8003556:	f107 020c 	add.w	r2, r7, #12
 800355a:	2100      	movs	r1, #0
 800355c:	4798      	blx	r3
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	da02      	bge.n	800356a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003564:	f06f 0304 	mvn.w	r3, #4
 8003568:	e04b      	b.n	8003602 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d11b      	bne.n	80035ac <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d006      	beq.n	800358c <LAN8742_GetLinkState+0x90>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d001      	beq.n	800358c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003588:	2302      	movs	r3, #2
 800358a:	e03a      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003596:	2303      	movs	r3, #3
 8003598:	e033      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80035a4:	2304      	movs	r3, #4
 80035a6:	e02c      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80035a8:	2305      	movs	r3, #5
 80035aa:	e02a      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6810      	ldr	r0, [r2, #0]
 80035b4:	f107 020c 	add.w	r2, r7, #12
 80035b8:	211f      	movs	r1, #31
 80035ba:	4798      	blx	r3
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	da02      	bge.n	80035c8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80035c2:	f06f 0304 	mvn.w	r3, #4
 80035c6:	e01c      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80035d2:	2306      	movs	r3, #6
 80035d4:	e015      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 031c 	and.w	r3, r3, #28
 80035dc:	2b18      	cmp	r3, #24
 80035de:	d101      	bne.n	80035e4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80035e0:	2302      	movs	r3, #2
 80035e2:	e00e      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 031c 	and.w	r3, r3, #28
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d101      	bne.n	80035f2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e007      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 031c 	and.w	r3, r3, #28
 80035f8:	2b14      	cmp	r3, #20
 80035fa:	d101      	bne.n	8003600 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80035fc:	2304      	movs	r3, #4
 80035fe:	e000      	b.n	8003602 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003600:	2305      	movs	r3, #5
    }
  }
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003610:	4b08      	ldr	r3, [pc, #32]	@ (8003634 <HAL_Init+0x28>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a07      	ldr	r2, [pc, #28]	@ (8003634 <HAL_Init+0x28>)
 8003616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800361a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800361c:	2003      	movs	r0, #3
 800361e:	f000 fd34 	bl	800408a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003622:	200f      	movs	r0, #15
 8003624:	f7ff fd3a 	bl	800309c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003628:	f7ff fb2e 	bl	8002c88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40023c00 	.word	0x40023c00

08003638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800363c:	4b06      	ldr	r3, [pc, #24]	@ (8003658 <HAL_IncTick+0x20>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	461a      	mov	r2, r3
 8003642:	4b06      	ldr	r3, [pc, #24]	@ (800365c <HAL_IncTick+0x24>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4413      	add	r3, r2
 8003648:	4a04      	ldr	r2, [pc, #16]	@ (800365c <HAL_IncTick+0x24>)
 800364a:	6013      	str	r3, [r2, #0]
}
 800364c:	bf00      	nop
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	20000018 	.word	0x20000018
 800365c:	20001e08 	.word	0x20001e08

08003660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return uwTick;
 8003664:	4b03      	ldr	r3, [pc, #12]	@ (8003674 <HAL_GetTick+0x14>)
 8003666:	681b      	ldr	r3, [r3, #0]
}
 8003668:	4618      	mov	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20001e08 	.word	0x20001e08

08003678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003680:	f7ff ffee 	bl	8003660 <HAL_GetTick>
 8003684:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003690:	d005      	beq.n	800369e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003692:	4b0a      	ldr	r3, [pc, #40]	@ (80036bc <HAL_Delay+0x44>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4413      	add	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800369e:	bf00      	nop
 80036a0:	f7ff ffde 	bl	8003660 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d8f7      	bhi.n	80036a0 <HAL_Delay+0x28>
  {
  }
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20000018 	.word	0x20000018

080036c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80036c4:	4b03      	ldr	r3, [pc, #12]	@ (80036d4 <HAL_GetREVID+0x14>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0c1b      	lsrs	r3, r3, #16
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	e0042000 	.word	0xe0042000

080036d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e031      	b.n	8003752 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff faee 	bl	8002cd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	f003 0310 	and.w	r3, r3, #16
 8003712:	2b00      	cmp	r3, #0
 8003714:	d116      	bne.n	8003744 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800371a:	4b10      	ldr	r3, [pc, #64]	@ (800375c <HAL_ADC_Init+0x84>)
 800371c:	4013      	ands	r3, r2
 800371e:	f043 0202 	orr.w	r2, r3, #2
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fa86 	bl	8003c38 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	f043 0201 	orr.w	r2, r3, #1
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40
 8003742:	e001      	b.n	8003748 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003750:	7bfb      	ldrb	r3, [r7, #15]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	ffffeefd 	.word	0xffffeefd

08003760 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 8003770:	2300      	movs	r3, #0
 8003772:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800377a:	2b01      	cmp	r3, #1
 800377c:	d101      	bne.n	8003782 <HAL_ADC_Start_DMA+0x22>
 800377e:	2302      	movs	r3, #2
 8003780:	e0d6      	b.n	8003930 <HAL_ADC_Start_DMA+0x1d0>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b01      	cmp	r3, #1
 8003796:	d018      	beq.n	80037ca <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80037a8:	4b63      	ldr	r3, [pc, #396]	@ (8003938 <HAL_ADC_Start_DMA+0x1d8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a63      	ldr	r2, [pc, #396]	@ (800393c <HAL_ADC_Start_DMA+0x1dc>)
 80037ae:	fba2 2303 	umull	r2, r3, r2, r3
 80037b2:	0c9a      	lsrs	r2, r3, #18
 80037b4:	4613      	mov	r3, r2
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	4413      	add	r3, r2
 80037ba:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80037bc:	e002      	b.n	80037c4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f9      	bne.n	80037be <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	f040 809e 	bne.w	8003916 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037de:	4b58      	ldr	r3, [pc, #352]	@ (8003940 <HAL_ADC_Start_DMA+0x1e0>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003800:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003814:	d106      	bne.n	8003824 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	f023 0206 	bic.w	r2, r3, #6
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44
 8003822:	e002      	b.n	800382a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003836:	4a43      	ldr	r2, [pc, #268]	@ (8003944 <HAL_ADC_Start_DMA+0x1e4>)
 8003838:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800383e:	4a42      	ldr	r2, [pc, #264]	@ (8003948 <HAL_ADC_Start_DMA+0x1e8>)
 8003840:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003846:	4a41      	ldr	r2, [pc, #260]	@ (800394c <HAL_ADC_Start_DMA+0x1ec>)
 8003848:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003852:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003862:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003872:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	334c      	adds	r3, #76	@ 0x4c
 800387e:	4619      	mov	r1, r3
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f000 fce4 	bl	8004250 <HAL_DMA_Start_IT>
 8003888:	4603      	mov	r3, r0
 800388a:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800388c:	4b30      	ldr	r3, [pc, #192]	@ (8003950 <HAL_ADC_Start_DMA+0x1f0>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 031f 	and.w	r3, r3, #31
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10f      	bne.n	80038b8 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d143      	bne.n	800392e <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038b4:	609a      	str	r2, [r3, #8]
 80038b6:	e03a      	b.n	800392e <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a25      	ldr	r2, [pc, #148]	@ (8003954 <HAL_ADC_Start_DMA+0x1f4>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d10e      	bne.n	80038e0 <HAL_ADC_Start_DMA+0x180>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d107      	bne.n	80038e0 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689a      	ldr	r2, [r3, #8]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038de:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80038e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003950 <HAL_ADC_Start_DMA+0x1f0>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 0310 	and.w	r3, r3, #16
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d120      	bne.n	800392e <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a19      	ldr	r2, [pc, #100]	@ (8003958 <HAL_ADC_Start_DMA+0x1f8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d11b      	bne.n	800392e <HAL_ADC_Start_DMA+0x1ce>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d114      	bne.n	800392e <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	e00b      	b.n	800392e <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391a:	f043 0210 	orr.w	r2, r3, #16
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003926:	f043 0201 	orr.w	r2, r3, #1
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 800392e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000010 	.word	0x20000010
 800393c:	431bde83 	.word	0x431bde83
 8003940:	fffff8fe 	.word	0xfffff8fe
 8003944:	08003e2d 	.word	0x08003e2d
 8003948:	08003ee7 	.word	0x08003ee7
 800394c:	08003f03 	.word	0x08003f03
 8003950:	40012300 	.word	0x40012300
 8003954:	40012000 	.word	0x40012000
 8003958:	40012200 	.word	0x40012200

0800395c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800398e:	2300      	movs	r3, #0
 8003990:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x1c>
 800399c:	2302      	movs	r3, #2
 800399e:	e13a      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x292>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b09      	cmp	r3, #9
 80039ae:	d93a      	bls.n	8003a26 <HAL_ADC_ConfigChannel+0xa2>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039b8:	d035      	beq.n	8003a26 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68d9      	ldr	r1, [r3, #12]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	461a      	mov	r2, r3
 80039c8:	4613      	mov	r3, r2
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	4413      	add	r3, r2
 80039ce:	3b1e      	subs	r3, #30
 80039d0:	2207      	movs	r2, #7
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43da      	mvns	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	400a      	ands	r2, r1
 80039de:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a8f      	ldr	r2, [pc, #572]	@ (8003c24 <HAL_ADC_ConfigChannel+0x2a0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d10a      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68d9      	ldr	r1, [r3, #12]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	061a      	lsls	r2, r3, #24
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039fe:	e039      	b.n	8003a74 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68d9      	ldr	r1, [r3, #12]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	4618      	mov	r0, r3
 8003a12:	4603      	mov	r3, r0
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	4403      	add	r3, r0
 8003a18:	3b1e      	subs	r3, #30
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a24:	e026      	b.n	8003a74 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6919      	ldr	r1, [r3, #16]
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	f003 031f 	and.w	r3, r3, #31
 8003a3e:	2207      	movs	r2, #7
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	43da      	mvns	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	400a      	ands	r2, r1
 8003a4c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6919      	ldr	r1, [r3, #16]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	4618      	mov	r0, r3
 8003a60:	4603      	mov	r3, r0
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4403      	add	r3, r0
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b06      	cmp	r3, #6
 8003a7a:	d824      	bhi.n	8003ac6 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	3b05      	subs	r3, #5
 8003a8e:	221f      	movs	r2, #31
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43da      	mvns	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	400a      	ands	r2, r1
 8003a9c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	4618      	mov	r0, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4413      	add	r3, r2
 8003ab6:	3b05      	subs	r3, #5
 8003ab8:	fa00 f203 	lsl.w	r2, r0, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ac4:	e04c      	b.n	8003b60 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	2b0c      	cmp	r3, #12
 8003acc:	d824      	bhi.n	8003b18 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	3b23      	subs	r3, #35	@ 0x23
 8003ae0:	221f      	movs	r2, #31
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	400a      	ands	r2, r1
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	4618      	mov	r0, r3
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	4613      	mov	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	4413      	add	r3, r2
 8003b08:	3b23      	subs	r3, #35	@ 0x23
 8003b0a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b16:	e023      	b.n	8003b60 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	4613      	mov	r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	4413      	add	r3, r2
 8003b28:	3b41      	subs	r3, #65	@ 0x41
 8003b2a:	221f      	movs	r2, #31
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43da      	mvns	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	400a      	ands	r2, r1
 8003b38:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	4618      	mov	r0, r3
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	3b41      	subs	r3, #65	@ 0x41
 8003b54:	fa00 f203 	lsl.w	r2, r0, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a30      	ldr	r2, [pc, #192]	@ (8003c28 <HAL_ADC_ConfigChannel+0x2a4>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d10a      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x1fc>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b72:	d105      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003b74:	4b2d      	ldr	r3, [pc, #180]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4a2c      	ldr	r2, [pc, #176]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b7a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b7e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a28      	ldr	r2, [pc, #160]	@ (8003c28 <HAL_ADC_ConfigChannel+0x2a4>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d10f      	bne.n	8003baa <HAL_ADC_ConfigChannel+0x226>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2b12      	cmp	r3, #18
 8003b90:	d10b      	bne.n	8003baa <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003b92:	4b26      	ldr	r3, [pc, #152]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	4a25      	ldr	r2, [pc, #148]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003b9c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003b9e:	4b23      	ldr	r3, [pc, #140]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	4a22      	ldr	r2, [pc, #136]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003ba4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ba8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a1e      	ldr	r2, [pc, #120]	@ (8003c28 <HAL_ADC_ConfigChannel+0x2a4>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d12b      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x288>
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1a      	ldr	r2, [pc, #104]	@ (8003c24 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <HAL_ADC_ConfigChannel+0x242>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b11      	cmp	r3, #17
 8003bc4:	d122      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003bc6:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	4a18      	ldr	r2, [pc, #96]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bcc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003bd0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003bd2:	4b16      	ldr	r3, [pc, #88]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	4a15      	ldr	r2, [pc, #84]	@ (8003c2c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003bdc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a10      	ldr	r2, [pc, #64]	@ (8003c24 <HAL_ADC_ConfigChannel+0x2a0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d111      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003be8:	4b11      	ldr	r3, [pc, #68]	@ (8003c30 <HAL_ADC_ConfigChannel+0x2ac>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a11      	ldr	r2, [pc, #68]	@ (8003c34 <HAL_ADC_ConfigChannel+0x2b0>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0c9a      	lsrs	r2, r3, #18
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bfe:	e002      	b.n	8003c06 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1f9      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	10000012 	.word	0x10000012
 8003c28:	40012000 	.word	0x40012000
 8003c2c:	40012300 	.word	0x40012300
 8003c30:	20000010 	.word	0x20000010
 8003c34:	431bde83 	.word	0x431bde83

08003c38 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c40:	4b78      	ldr	r3, [pc, #480]	@ (8003e24 <ADC_Init+0x1ec>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	4a77      	ldr	r2, [pc, #476]	@ (8003e24 <ADC_Init+0x1ec>)
 8003c46:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003c4a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c4c:	4b75      	ldr	r3, [pc, #468]	@ (8003e24 <ADC_Init+0x1ec>)
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	4973      	ldr	r1, [pc, #460]	@ (8003e24 <ADC_Init+0x1ec>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6859      	ldr	r1, [r3, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	021a      	lsls	r2, r3, #8
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6859      	ldr	r1, [r3, #4]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6899      	ldr	r1, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc6:	4a58      	ldr	r2, [pc, #352]	@ (8003e28 <ADC_Init+0x1f0>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d022      	beq.n	8003d12 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6899      	ldr	r1, [r3, #8]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003cfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6899      	ldr	r1, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	609a      	str	r2, [r3, #8]
 8003d10:	e00f      	b.n	8003d32 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d30:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0202 	bic.w	r2, r2, #2
 8003d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6899      	ldr	r1, [r3, #8]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	005a      	lsls	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d01b      	beq.n	8003d98 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d6e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003d7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6859      	ldr	r1, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	035a      	lsls	r2, r3, #13
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	e007      	b.n	8003da8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003da6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	051a      	lsls	r2, r3, #20
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ddc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6899      	ldr	r1, [r3, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003dea:	025a      	lsls	r2, r3, #9
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6899      	ldr	r1, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	029a      	lsls	r2, r3, #10
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	609a      	str	r2, [r3, #8]
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	40012300 	.word	0x40012300
 8003e28:	0f000001 	.word	0x0f000001

08003e2c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e38:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d13c      	bne.n	8003ec0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d12b      	bne.n	8003eb8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d127      	bne.n	8003eb8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d006      	beq.n	8003e84 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d119      	bne.n	8003eb8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0220 	bic.w	r2, r2, #32
 8003e92:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d105      	bne.n	8003eb8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb0:	f043 0201 	orr.w	r2, r3, #1
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7fe fd9d 	bl	80029f8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ebe:	e00e      	b.n	8003ede <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec4:	f003 0310 	and.w	r3, r3, #16
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f7ff fd4f 	bl	8003970 <HAL_ADC_ErrorCallback>
}
 8003ed2:	e004      	b.n	8003ede <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
}
 8003ede:	bf00      	nop
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b084      	sub	sp, #16
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff fd31 	bl	800395c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003efa:	bf00      	nop
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2240      	movs	r2, #64	@ 0x40
 8003f14:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	f043 0204 	orr.w	r2, r3, #4
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f7ff fd24 	bl	8003970 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f28:	bf00      	nop
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f40:	4b0b      	ldr	r3, [pc, #44]	@ (8003f70 <__NVIC_SetPriorityGrouping+0x40>)
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f58:	4b06      	ldr	r3, [pc, #24]	@ (8003f74 <__NVIC_SetPriorityGrouping+0x44>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f5e:	4a04      	ldr	r2, [pc, #16]	@ (8003f70 <__NVIC_SetPriorityGrouping+0x40>)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	60d3      	str	r3, [r2, #12]
}
 8003f64:	bf00      	nop
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	e000ed00 	.word	0xe000ed00
 8003f74:	05fa0000 	.word	0x05fa0000

08003f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f7c:	4b04      	ldr	r3, [pc, #16]	@ (8003f90 <__NVIC_GetPriorityGrouping+0x18>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	0a1b      	lsrs	r3, r3, #8
 8003f82:	f003 0307 	and.w	r3, r3, #7
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	e000ed00 	.word	0xe000ed00

08003f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	db0b      	blt.n	8003fbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	f003 021f 	and.w	r2, r3, #31
 8003fac:	4907      	ldr	r1, [pc, #28]	@ (8003fcc <__NVIC_EnableIRQ+0x38>)
 8003fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	2001      	movs	r0, #1
 8003fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	e000e100 	.word	0xe000e100

08003fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	6039      	str	r1, [r7, #0]
 8003fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	db0a      	blt.n	8003ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	490c      	ldr	r1, [pc, #48]	@ (800401c <__NVIC_SetPriority+0x4c>)
 8003fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fee:	0112      	lsls	r2, r2, #4
 8003ff0:	b2d2      	uxtb	r2, r2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ff8:	e00a      	b.n	8004010 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	4908      	ldr	r1, [pc, #32]	@ (8004020 <__NVIC_SetPriority+0x50>)
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	3b04      	subs	r3, #4
 8004008:	0112      	lsls	r2, r2, #4
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	440b      	add	r3, r1
 800400e:	761a      	strb	r2, [r3, #24]
}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	e000e100 	.word	0xe000e100
 8004020:	e000ed00 	.word	0xe000ed00

08004024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004024:	b480      	push	{r7}
 8004026:	b089      	sub	sp, #36	@ 0x24
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	f1c3 0307 	rsb	r3, r3, #7
 800403e:	2b04      	cmp	r3, #4
 8004040:	bf28      	it	cs
 8004042:	2304      	movcs	r3, #4
 8004044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	3304      	adds	r3, #4
 800404a:	2b06      	cmp	r3, #6
 800404c:	d902      	bls.n	8004054 <NVIC_EncodePriority+0x30>
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	3b03      	subs	r3, #3
 8004052:	e000      	b.n	8004056 <NVIC_EncodePriority+0x32>
 8004054:	2300      	movs	r3, #0
 8004056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004058:	f04f 32ff 	mov.w	r2, #4294967295
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43da      	mvns	r2, r3
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	401a      	ands	r2, r3
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800406c:	f04f 31ff 	mov.w	r1, #4294967295
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	fa01 f303 	lsl.w	r3, r1, r3
 8004076:	43d9      	mvns	r1, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800407c:	4313      	orrs	r3, r2
         );
}
 800407e:	4618      	mov	r0, r3
 8004080:	3724      	adds	r7, #36	@ 0x24
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b082      	sub	sp, #8
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7ff ff4c 	bl	8003f30 <__NVIC_SetPriorityGrouping>
}
 8004098:	bf00      	nop
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	4603      	mov	r3, r0
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040ae:	2300      	movs	r3, #0
 80040b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040b2:	f7ff ff61 	bl	8003f78 <__NVIC_GetPriorityGrouping>
 80040b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	68b9      	ldr	r1, [r7, #8]
 80040bc:	6978      	ldr	r0, [r7, #20]
 80040be:	f7ff ffb1 	bl	8004024 <NVIC_EncodePriority>
 80040c2:	4602      	mov	r2, r0
 80040c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040c8:	4611      	mov	r1, r2
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff ff80 	bl	8003fd0 <__NVIC_SetPriority>
}
 80040d0:	bf00      	nop
 80040d2:	3718      	adds	r7, #24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	4603      	mov	r3, r0
 80040e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff ff54 	bl	8003f94 <__NVIC_EnableIRQ>
}
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004100:	f7ff faae 	bl	8003660 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e099      	b.n	8004244 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0201 	bic.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004130:	e00f      	b.n	8004152 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004132:	f7ff fa95 	bl	8003660 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b05      	cmp	r3, #5
 800413e:	d908      	bls.n	8004152 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e078      	b.n	8004244 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1e8      	bne.n	8004132 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4b38      	ldr	r3, [pc, #224]	@ (800424c <HAL_DMA_Init+0x158>)
 800416c:	4013      	ands	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800417e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800418a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d107      	bne.n	80041bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b4:	4313      	orrs	r3, r2
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f023 0307 	bic.w	r3, r3, #7
 80041d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d117      	bne.n	8004216 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00e      	beq.n	8004216 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fa77 	bl	80046ec <DMA_CheckFifoParam>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2240      	movs	r2, #64	@ 0x40
 8004208:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004212:	2301      	movs	r3, #1
 8004214:	e016      	b.n	8004244 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fa2e 	bl	8004680 <DMA_CalcBaseAndBitshift>
 8004224:	4603      	mov	r3, r0
 8004226:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422c:	223f      	movs	r2, #63	@ 0x3f
 800422e:	409a      	lsls	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	e010803f 	.word	0xe010803f

08004250 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800425e:	2300      	movs	r3, #0
 8004260:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004266:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800426e:	2b01      	cmp	r3, #1
 8004270:	d101      	bne.n	8004276 <HAL_DMA_Start_IT+0x26>
 8004272:	2302      	movs	r3, #2
 8004274:	e048      	b.n	8004308 <HAL_DMA_Start_IT+0xb8>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d137      	bne.n	80042fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2202      	movs	r2, #2
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 f9c0 	bl	8004624 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a8:	223f      	movs	r2, #63	@ 0x3f
 80042aa:	409a      	lsls	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0216 	orr.w	r2, r2, #22
 80042be:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695a      	ldr	r2, [r3, #20]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80042ce:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d007      	beq.n	80042e8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0208 	orr.w	r2, r2, #8
 80042e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0201 	orr.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	e005      	b.n	8004306 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004302:	2302      	movs	r3, #2
 8004304:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004306:	7dfb      	ldrb	r3, [r7, #23]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004318:	2300      	movs	r3, #0
 800431a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800431c:	4b8e      	ldr	r3, [pc, #568]	@ (8004558 <HAL_DMA_IRQHandler+0x248>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a8e      	ldr	r2, [pc, #568]	@ (800455c <HAL_DMA_IRQHandler+0x24c>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	0a9b      	lsrs	r3, r3, #10
 8004328:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433a:	2208      	movs	r2, #8
 800433c:	409a      	lsls	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d01a      	beq.n	800437c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	d013      	beq.n	800437c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0204 	bic.w	r2, r2, #4
 8004362:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004368:	2208      	movs	r2, #8
 800436a:	409a      	lsls	r2, r3
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004374:	f043 0201 	orr.w	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004380:	2201      	movs	r2, #1
 8004382:	409a      	lsls	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4013      	ands	r3, r2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d012      	beq.n	80043b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00b      	beq.n	80043b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800439e:	2201      	movs	r2, #1
 80043a0:	409a      	lsls	r2, r3
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043aa:	f043 0202 	orr.w	r2, r3, #2
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b6:	2204      	movs	r2, #4
 80043b8:	409a      	lsls	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4013      	ands	r3, r2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d012      	beq.n	80043e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00b      	beq.n	80043e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d4:	2204      	movs	r2, #4
 80043d6:	409a      	lsls	r2, r3
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e0:	f043 0204 	orr.w	r2, r3, #4
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ec:	2210      	movs	r2, #16
 80043ee:	409a      	lsls	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4013      	ands	r3, r2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d043      	beq.n	8004480 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0308 	and.w	r3, r3, #8
 8004402:	2b00      	cmp	r3, #0
 8004404:	d03c      	beq.n	8004480 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800440a:	2210      	movs	r2, #16
 800440c:	409a      	lsls	r2, r3
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d018      	beq.n	8004452 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d108      	bne.n	8004440 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	2b00      	cmp	r3, #0
 8004434:	d024      	beq.n	8004480 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	4798      	blx	r3
 800443e:	e01f      	b.n	8004480 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01b      	beq.n	8004480 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	4798      	blx	r3
 8004450:	e016      	b.n	8004480 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d107      	bne.n	8004470 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0208 	bic.w	r2, r2, #8
 800446e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004484:	2220      	movs	r2, #32
 8004486:	409a      	lsls	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4013      	ands	r3, r2
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 808f 	beq.w	80045b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 8087 	beq.w	80045b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a6:	2220      	movs	r2, #32
 80044a8:	409a      	lsls	r2, r3
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b05      	cmp	r3, #5
 80044b8:	d136      	bne.n	8004528 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0216 	bic.w	r2, r2, #22
 80044c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695a      	ldr	r2, [r3, #20]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d103      	bne.n	80044ea <HAL_DMA_IRQHandler+0x1da>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0208 	bic.w	r2, r2, #8
 80044f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	223f      	movs	r2, #63	@ 0x3f
 8004500:	409a      	lsls	r2, r3
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800451a:	2b00      	cmp	r3, #0
 800451c:	d07e      	beq.n	800461c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	4798      	blx	r3
        }
        return;
 8004526:	e079      	b.n	800461c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01d      	beq.n	8004572 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10d      	bne.n	8004560 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004548:	2b00      	cmp	r3, #0
 800454a:	d031      	beq.n	80045b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	4798      	blx	r3
 8004554:	e02c      	b.n	80045b0 <HAL_DMA_IRQHandler+0x2a0>
 8004556:	bf00      	nop
 8004558:	20000010 	.word	0x20000010
 800455c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004564:	2b00      	cmp	r3, #0
 8004566:	d023      	beq.n	80045b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	4798      	blx	r3
 8004570:	e01e      	b.n	80045b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10f      	bne.n	80045a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0210 	bic.w	r2, r2, #16
 800458e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d032      	beq.n	800461e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d022      	beq.n	800460a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2205      	movs	r2, #5
 80045c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0201 	bic.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	3301      	adds	r3, #1
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d307      	bcc.n	80045f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f2      	bne.n	80045dc <HAL_DMA_IRQHandler+0x2cc>
 80045f6:	e000      	b.n	80045fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	4798      	blx	r3
 800461a:	e000      	b.n	800461e <HAL_DMA_IRQHandler+0x30e>
        return;
 800461c:	bf00      	nop
    }
  }
}
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004640:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b40      	cmp	r3, #64	@ 0x40
 8004650:	d108      	bne.n	8004664 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004662:	e007      	b.n	8004674 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3b10      	subs	r3, #16
 8004690:	4a13      	ldr	r2, [pc, #76]	@ (80046e0 <DMA_CalcBaseAndBitshift+0x60>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	091b      	lsrs	r3, r3, #4
 8004698:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800469a:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <DMA_CalcBaseAndBitshift+0x64>)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d908      	bls.n	80046c0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	4b0c      	ldr	r3, [pc, #48]	@ (80046e8 <DMA_CalcBaseAndBitshift+0x68>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	1d1a      	adds	r2, r3, #4
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80046be:	e006      	b.n	80046ce <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	4b08      	ldr	r3, [pc, #32]	@ (80046e8 <DMA_CalcBaseAndBitshift+0x68>)
 80046c8:	4013      	ands	r3, r2
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3714      	adds	r7, #20
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	aaaaaaab 	.word	0xaaaaaaab
 80046e4:	08027578 	.word	0x08027578
 80046e8:	fffffc00 	.word	0xfffffc00

080046ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11f      	bne.n	8004746 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d856      	bhi.n	80047ba <DMA_CheckFifoParam+0xce>
 800470c:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <DMA_CheckFifoParam+0x28>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004725 	.word	0x08004725
 8004718:	08004737 	.word	0x08004737
 800471c:	08004725 	.word	0x08004725
 8004720:	080047bb 	.word	0x080047bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d046      	beq.n	80047be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004734:	e043      	b.n	80047be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800473e:	d140      	bne.n	80047c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004744:	e03d      	b.n	80047c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474e:	d121      	bne.n	8004794 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b03      	cmp	r3, #3
 8004754:	d837      	bhi.n	80047c6 <DMA_CheckFifoParam+0xda>
 8004756:	a201      	add	r2, pc, #4	@ (adr r2, 800475c <DMA_CheckFifoParam+0x70>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	0800476d 	.word	0x0800476d
 8004760:	08004773 	.word	0x08004773
 8004764:	0800476d 	.word	0x0800476d
 8004768:	08004785 	.word	0x08004785
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e030      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d025      	beq.n	80047ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004782:	e022      	b.n	80047ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004788:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800478c:	d11f      	bne.n	80047ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004792:	e01c      	b.n	80047ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d903      	bls.n	80047a2 <DMA_CheckFifoParam+0xb6>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b03      	cmp	r3, #3
 800479e:	d003      	beq.n	80047a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047a0:	e018      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
      break;
 80047a6:	e015      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00e      	beq.n	80047d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e00b      	b.n	80047d2 <DMA_CheckFifoParam+0xe6>
      break;
 80047ba:	bf00      	nop
 80047bc:	e00a      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047be:	bf00      	nop
 80047c0:	e008      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c2:	bf00      	nop
 80047c4:	e006      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c6:	bf00      	nop
 80047c8:	e004      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ca:	bf00      	nop
 80047cc:	e002      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ce:	bf00      	nop
 80047d0:	e000      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047d2:	bf00      	nop
    }
  } 
  
  return status; 
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop

080047e4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e086      	b.n	8004904 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d106      	bne.n	800480e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f006 fcdf 	bl	800b1cc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800480e:	4b3f      	ldr	r3, [pc, #252]	@ (800490c <HAL_ETH_Init+0x128>)
 8004810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004812:	4a3e      	ldr	r2, [pc, #248]	@ (800490c <HAL_ETH_Init+0x128>)
 8004814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004818:	6453      	str	r3, [r2, #68]	@ 0x44
 800481a:	4b3c      	ldr	r3, [pc, #240]	@ (800490c <HAL_ETH_Init+0x128>)
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004822:	60bb      	str	r3, [r7, #8]
 8004824:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004826:	4b3a      	ldr	r3, [pc, #232]	@ (8004910 <HAL_ETH_Init+0x12c>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	4a39      	ldr	r2, [pc, #228]	@ (8004910 <HAL_ETH_Init+0x12c>)
 800482c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004830:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004832:	4b37      	ldr	r3, [pc, #220]	@ (8004910 <HAL_ETH_Init+0x12c>)
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	4935      	ldr	r1, [pc, #212]	@ (8004910 <HAL_ETH_Init+0x12c>)
 800483c:	4313      	orrs	r3, r2
 800483e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004840:	4b33      	ldr	r3, [pc, #204]	@ (8004910 <HAL_ETH_Init+0x12c>)
 8004842:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	6812      	ldr	r2, [r2, #0]
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800485a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800485c:	f7fe ff00 	bl	8003660 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004862:	e011      	b.n	8004888 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004864:	f7fe fefc 	bl	8003660 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004872:	d909      	bls.n	8004888 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2204      	movs	r2, #4
 8004878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	22e0      	movs	r2, #224	@ 0xe0
 8004880:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e03d      	b.n	8004904 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1e4      	bne.n	8004864 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 ff5c 	bl	8005758 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f001 f807 	bl	80058b4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f001 f85d 	bl	8005966 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	461a      	mov	r2, r3
 80048b2:	2100      	movs	r1, #0
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 ffc5 	bl	8005844 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80048c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004914 <HAL_ETH_Init+0x130>)
 80048d8:	430b      	orrs	r3, r1
 80048da:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80048ee:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2210      	movs	r2, #16
 80048fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40023800 	.word	0x40023800
 8004910:	40013800 	.word	0x40013800
 8004914:	00020060 	.word	0x00020060

08004918 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004926:	2b10      	cmp	r3, #16
 8004928:	d15f      	bne.n	80049ea <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2220      	movs	r2, #32
 800492e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2204      	movs	r2, #4
 800493c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f9f6 	bl	8004d30 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800494c:	2001      	movs	r0, #1
 800494e:	f7fe fe93 	bl	8003678 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6812      	ldr	r2, [r2, #0]
 8004968:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800496c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004970:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	6812      	ldr	r2, [r2, #0]
 8004980:	f043 0302 	orr.w	r3, r3, #2
 8004984:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004988:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 fd80 	bl	8005490 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0208 	orr.w	r2, r2, #8
 800499e:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80049a8:	2001      	movs	r0, #1
 80049aa:	f7fe fe65 	bl	8003678 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0204 	orr.w	r2, r2, #4
 80049c4:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049ce:	69d9      	ldr	r1, [r3, #28]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <HAL_ETH_Start_IT+0xdc>)
 80049d6:	430b      	orrs	r3, r1
 80049d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049dc:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2240      	movs	r2, #64	@ 0x40
 80049e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e000      	b.n	80049ec <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
  }
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	0001a0c1 	.word	0x0001a0c1

080049f8 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d16e      	bne.n	8004ae8 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a1a:	69d9      	ldr	r1, [r3, #28]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	4b34      	ldr	r3, [pc, #208]	@ (8004af4 <HAL_ETH_Stop_IT+0xfc>)
 8004a22:	400b      	ands	r3, r1
 8004a24:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a28:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6812      	ldr	r2, [r2, #0]
 8004a38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a3c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a40:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6812      	ldr	r2, [r2, #0]
 8004a50:	f023 0302 	bic.w	r3, r3, #2
 8004a54:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a58:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0204 	bic.w	r2, r2, #4
 8004a68:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a72:	2001      	movs	r0, #1
 8004a74:	f7fe fe00 	bl	8003678 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 fd05 	bl	8005490 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0208 	bic.w	r2, r2, #8
 8004a94:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a9e:	2001      	movs	r0, #1
 8004aa0:	f7fe fdea 	bl	8003678 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	e00e      	b.n	8004ad0 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	3212      	adds	r2, #18
 8004ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004abc:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	3301      	adds	r3, #1
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d9ed      	bls.n	8004ab2 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2210      	movs	r2, #16
 8004ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e000      	b.n	8004aea <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
  }
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3718      	adds	r7, #24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	fffe5f3e 	.word	0xfffe5f3e

08004af8 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d109      	bne.n	8004b1c <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0e:	f043 0201 	orr.w	r2, r3, #1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e045      	b.n	8004ba8 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b22:	2b40      	cmp	r3, #64	@ 0x40
 8004b24:	d13f      	bne.n	8004ba6 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004b2e:	2201      	movs	r2, #1
 8004b30:	6839      	ldr	r1, [r7, #0]
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 ff86 	bl	8005a44 <ETH_Prepare_Tx_Descriptors>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b44:	f043 0202 	orr.w	r2, r3, #2
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e02a      	b.n	8004ba8 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004b52:	f3bf 8f4f 	dsb	sy
}
 8004b56:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	1c5a      	adds	r2, r3, #1
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d904      	bls.n	8004b74 <HAL_ETH_Transmit_IT+0x7c>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b6e:	1f1a      	subs	r2, r3, #4
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	f003 0304 	and.w	r3, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00d      	beq.n	8004ba2 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b8e:	461a      	mov	r2, r3
 8004b90:	2304      	movs	r3, #4
 8004b92:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
  }
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3708      	adds	r7, #8
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d109      	bne.n	8004bdc <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bce:	f043 0201 	orr.w	r2, r3, #1
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e0a4      	b.n	8004d26 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004be2:	2b40      	cmp	r3, #64	@ 0x40
 8004be4:	d001      	beq.n	8004bea <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e09d      	b.n	8004d26 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bee:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	69fa      	ldr	r2, [r7, #28]
 8004bf4:	3212      	adds	r2, #18
 8004bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bfa:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c00:	f1c3 0304 	rsb	r3, r3, #4
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004c06:	e066      	b.n	8004cd6 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	69da      	ldr	r2, [r3, #28]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	699a      	ldr	r2, [r3, #24]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d103      	bne.n	8004c38 <HAL_ETH_ReadData+0x88>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d03c      	beq.n	8004cb2 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	0c1b      	lsrs	r3, r3, #16
 8004c56:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c5a:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d005      	beq.n	8004c74 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004c70:	2301      	movs	r3, #1
 8004c72:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	f006 fc67 	bl	800b564 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c9a:	1c5a      	adds	r2, r3, #1
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	441a      	add	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	61fb      	str	r3, [r7, #28]
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	2b03      	cmp	r3, #3
 8004cbc:	d902      	bls.n	8004cc4 <HAL_ETH_ReadData+0x114>
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	3b04      	subs	r3, #4
 8004cc2:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69fa      	ldr	r2, [r7, #28]
 8004cc8:	3212      	adds	r2, #18
 8004cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cce:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	db06      	blt.n	8004cec <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d202      	bcs.n	8004cec <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004ce6:	7cfb      	ldrb	r3, [r7, #19]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d08d      	beq.n	8004c08 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	441a      	add	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f815 	bl	8004d30 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69fa      	ldr	r2, [r7, #28]
 8004d0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004d0c:	7cfb      	ldrb	r3, [r7, #19]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d108      	bne.n	8004d24 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	e000      	b.n	8004d26 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3720      	adds	r7, #32
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d44:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	3212      	adds	r2, #18
 8004d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d50:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d56:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004d58:	e042      	b.n	8004de0 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d112      	bne.n	8004d88 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004d62:	f107 0308 	add.w	r3, r7, #8
 8004d66:	4618      	mov	r0, r3
 8004d68:	f006 fbcc 	bl	800b504 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	74fb      	strb	r3, [r7, #19]
 8004d76:	e007      	b.n	8004d88 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	461a      	mov	r2, r3
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004d88:	7cfb      	ldrb	r3, [r7, #19]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d028      	beq.n	8004de0 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d106      	bne.n	8004da4 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	695a      	ldr	r2, [r3, #20]
 8004d9a:	4b26      	ldr	r3, [pc, #152]	@ (8004e34 <ETH_UpdateDescriptor+0x104>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	6053      	str	r3, [r2, #4]
 8004da2:	e005      	b.n	8004db0 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	61fb      	str	r3, [r7, #28]
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	2b03      	cmp	r3, #3
 8004dc6:	d902      	bls.n	8004dce <ETH_UpdateDescriptor+0x9e>
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	3b04      	subs	r3, #4
 8004dcc:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69fa      	ldr	r2, [r7, #28]
 8004dd2:	3212      	adds	r2, #18
 8004dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dd8:	617b      	str	r3, [r7, #20]
      desccount--;
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <ETH_UpdateDescriptor+0xbc>
 8004de6:	7cfb      	ldrb	r3, [r7, #19]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1b6      	bne.n	8004d5a <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d01a      	beq.n	8004e2c <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	3303      	adds	r3, #3
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004e00:	f3bf 8f5f 	dmb	sy
}
 8004e04:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6919      	ldr	r1, [r3, #16]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	18ca      	adds	r2, r1, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e1e:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	69fa      	ldr	r2, [r7, #28]
 8004e24:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004e2c:	bf00      	nop
 8004e2e:	3720      	adds	r7, #32
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	80004000 	.word	0x80004000

08004e38 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	3318      	adds	r3, #24
 8004e44:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4a:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e50:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004e52:	2301      	movs	r3, #1
 8004e54:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004e56:	e047      	b.n	8004ee8 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	3304      	adds	r3, #4
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4413      	add	r3, r2
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10a      	bne.n	8004e88 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	3301      	adds	r3, #1
 8004e76:	613b      	str	r3, [r7, #16]
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	2b03      	cmp	r3, #3
 8004e7c:	d902      	bls.n	8004e84 <HAL_ETH_ReleaseTxPacket+0x4c>
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	3b04      	subs	r3, #4
 8004e82:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004e88:	7bbb      	ldrb	r3, [r7, #14]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d02c      	beq.n	8004ee8 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	68d9      	ldr	r1, [r3, #12]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	440b      	add	r3, r1
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	db1f      	blt.n	8004ee4 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f006 fb99 	bl	800b5e8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4413      	add	r3, r2
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	613b      	str	r3, [r7, #16]
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d902      	bls.n	8004ed6 <HAL_ETH_ReleaseTxPacket+0x9e>
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	3b04      	subs	r3, #4
 8004ed4:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004ee2:	e001      	b.n	8004ee8 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_ETH_ReleaseTxPacket+0xbc>
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1b1      	bne.n	8004e58 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0e:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004f28:	4b4b      	ldr	r3, [pc, #300]	@ (8005058 <HAL_ETH_IRQHandler+0x158>)
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00e      	beq.n	8004f56 <HAL_ETH_IRQHandler+0x56>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d009      	beq.n	8004f56 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	4b43      	ldr	r3, [pc, #268]	@ (800505c <HAL_ETH_IRQHandler+0x15c>)
 8004f4e:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f005 fe4f 	bl	800abf4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00f      	beq.n	8004f80 <HAL_ETH_IRQHandler+0x80>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f72:	461a      	mov	r2, r3
 8004f74:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004f78:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f005 fe4a 	bl	800ac14 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d042      	beq.n	8005010 <HAL_ETH_IRQHandler+0x110>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d03d      	beq.n	8005010 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9a:	f043 0208 	orr.w	r2, r3, #8
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d01a      	beq.n	8004fe4 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fb6:	695a      	ldr	r2, [r3, #20]
 8004fb8:	4b29      	ldr	r3, [pc, #164]	@ (8005060 <HAL_ETH_IRQHandler+0x160>)
 8004fba:	4013      	ands	r3, r2
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004fd4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fd8:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	22e0      	movs	r2, #224	@ 0xe0
 8004fde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004fe2:	e012      	b.n	800500a <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fec:	695a      	ldr	r2, [r3, #20]
 8004fee:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005002:	461a      	mov	r2, r3
 8005004:	f248 6380 	movw	r3, #34432	@ 0x8680
 8005008:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f005 fe12 	bl	800ac34 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00e      	beq.n	8005038 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005020:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f81a 	bl	8005064 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d006      	beq.n	8005050 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8005042:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <HAL_ETH_IRQHandler+0x158>)
 8005044:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005048:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f814 	bl	8005078 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8005050:	bf00      	nop
 8005052:	3718      	adds	r7, #24
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40013c00 	.word	0x40013c00
 800505c:	00010040 	.word	0x00010040
 8005060:	007e2000 	.word	0x007e2000

08005064 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
 8005098:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f003 031c 	and.w	r3, r3, #28
 80050a8:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	02db      	lsls	r3, r3, #11
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	019b      	lsls	r3, r3, #6
 80050ba:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f023 0302 	bic.w	r3, r3, #2
 80050ca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f043 0301 	orr.w	r3, r3, #1
 80050d2:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80050dc:	f7fe fac0 	bl	8003660 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050e2:	e00d      	b.n	8005100 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80050e4:	f7fe fabc 	bl	8003660 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f2:	d301      	bcc.n	80050f8 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e010      	b.n	800511a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1ec      	bne.n	80050e4 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	b29b      	uxth	r3, r3
 8005112:	461a      	mov	r2, r3
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b086      	sub	sp, #24
 8005126:	af00      	add	r7, sp, #0
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	607a      	str	r2, [r7, #4]
 800512e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f003 031c 	and.w	r3, r3, #28
 800513e:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	02db      	lsls	r3, r3, #11
 8005144:	b29b      	uxth	r3, r3
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	4313      	orrs	r3, r2
 800514a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	019b      	lsls	r3, r3, #6
 8005150:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	4313      	orrs	r3, r2
 8005158:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f043 0302 	orr.w	r3, r3, #2
 8005160:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f043 0301 	orr.w	r3, r3, #1
 8005168:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	b29a      	uxth	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800517c:	f7fe fa70 	bl	8003660 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005182:	e00d      	b.n	80051a0 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005184:	f7fe fa6c 	bl	8003660 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005192:	d301      	bcc.n	8005198 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e009      	b.n	80051ac <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1ec      	bne.n	8005184 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0e6      	b.n	8005396 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0310 	and.w	r3, r3, #16
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	bf14      	ite	ne
 80051d6:	2301      	movne	r3, #1
 80051d8:	2300      	moveq	r3, #0
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	bf0c      	ite	eq
 8005200:	2301      	moveq	r3, #1
 8005202:	2300      	movne	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	461a      	mov	r2, r3
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8005218:	2b00      	cmp	r3, #0
 800521a:	bf14      	ite	ne
 800521c:	2301      	movne	r3, #1
 800521e:	2300      	moveq	r3, #0
 8005220:	b2db      	uxtb	r3, r3
 8005222:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005232:	2b00      	cmp	r3, #0
 8005234:	bf0c      	ite	eq
 8005236:	2301      	moveq	r3, #1
 8005238:	2300      	movne	r3, #0
 800523a:	b2db      	uxtb	r3, r3
 800523c:	461a      	mov	r2, r3
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800524c:	2b00      	cmp	r3, #0
 800524e:	bf14      	ite	ne
 8005250:	2301      	movne	r3, #1
 8005252:	2300      	moveq	r3, #0
 8005254:	b2db      	uxtb	r3, r3
 8005256:	461a      	mov	r2, r3
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005282:	2b00      	cmp	r3, #0
 8005284:	bf0c      	ite	eq
 8005286:	2301      	moveq	r3, #1
 8005288:	2300      	movne	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800529c:	2b00      	cmp	r3, #0
 800529e:	bf0c      	ite	eq
 80052a0:	2301      	moveq	r3, #1
 80052a2:	2300      	movne	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bf14      	ite	ne
 80052ba:	2301      	movne	r3, #1
 80052bc:	2300      	moveq	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bf14      	ite	ne
 80052e2:	2301      	movne	r3, #1
 80052e4:	2300      	moveq	r3, #0
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	461a      	mov	r2, r3
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bf14      	ite	ne
 80052fc:	2301      	movne	r3, #1
 80052fe:	2300      	moveq	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	461a      	mov	r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	bf14      	ite	ne
 8005316:	2301      	movne	r3, #1
 8005318:	2300      	moveq	r3, #0
 800531a:	b2db      	uxtb	r3, r3
 800531c:	461a      	mov	r2, r3
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800532e:	2b00      	cmp	r3, #0
 8005330:	bf0c      	ite	eq
 8005332:	2301      	moveq	r3, #1
 8005334:	2300      	movne	r3, #0
 8005336:	b2db      	uxtb	r3, r3
 8005338:	461a      	mov	r2, r3
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	b29a      	uxth	r2, r3
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	f003 0304 	and.w	r3, r3, #4
 8005366:	2b00      	cmp	r3, #0
 8005368:	bf14      	ite	ne
 800536a:	2301      	movne	r3, #1
 800536c:	2300      	moveq	r3, #0
 800536e:	b2db      	uxtb	r3, r3
 8005370:	461a      	mov	r2, r3
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8005382:	2b00      	cmp	r3, #0
 8005384:	bf14      	ite	ne
 8005386:	2301      	movne	r3, #1
 8005388:	2300      	moveq	r3, #0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b082      	sub	sp, #8
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
 80053aa:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e00b      	b.n	80053ce <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053bc:	2b10      	cmp	r3, #16
 80053be:	d105      	bne.n	80053cc <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80053c0:	6839      	ldr	r1, [r7, #0]
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f88a 	bl	80054dc <ETH_SetMACConfig>

    return HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	e000      	b.n	80053ce <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
  }
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
	...

080053d8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f023 031c 	bic.w	r3, r3, #28
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80053f0:	f002 f8fe 	bl	80075f0 <HAL_RCC_GetHCLKFreq>
 80053f4:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4a14      	ldr	r2, [pc, #80]	@ (800544c <HAL_ETH_SetMDIOClockRange+0x74>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d804      	bhi.n	8005408 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f043 0308 	orr.w	r3, r3, #8
 8005404:	60fb      	str	r3, [r7, #12]
 8005406:	e019      	b.n	800543c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4a11      	ldr	r2, [pc, #68]	@ (8005450 <HAL_ETH_SetMDIOClockRange+0x78>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d204      	bcs.n	800541a <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f043 030c 	orr.w	r3, r3, #12
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	e010      	b.n	800543c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	4a0d      	ldr	r2, [pc, #52]	@ (8005454 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d90c      	bls.n	800543c <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4a0c      	ldr	r2, [pc, #48]	@ (8005458 <HAL_ETH_SetMDIOClockRange+0x80>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d804      	bhi.n	8005434 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f043 0304 	orr.w	r3, r3, #4
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	e003      	b.n	800543c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f043 0310 	orr.w	r3, r3, #16
 800543a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	611a      	str	r2, [r3, #16]
}
 8005444:	bf00      	nop
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	02160ebf 	.word	0x02160ebf
 8005450:	03938700 	.word	0x03938700
 8005454:	05f5e0ff 	.word	0x05f5e0ff
 8005458:	08f0d17f 	.word	0x08f0d17f

0800545c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800546a:	4618      	mov	r0, r3
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr

08005476 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8005484:	4618      	mov	r0, r3
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6812      	ldr	r2, [r2, #0]
 80054aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054b2:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054bc:	699b      	ldr	r3, [r3, #24]
 80054be:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054c0:	2001      	movs	r0, #1
 80054c2:	f7fe f8d9 	bl	8003678 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054d0:	6193      	str	r3, [r2, #24]
}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
	...

080054dc <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	4b53      	ldr	r3, [pc, #332]	@ (8005640 <ETH_SetMACConfig+0x164>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	7b9b      	ldrb	r3, [r3, #14]
 80054fa:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	7c12      	ldrb	r2, [r2, #16]
 8005500:	2a00      	cmp	r2, #0
 8005502:	d102      	bne.n	800550a <ETH_SetMACConfig+0x2e>
 8005504:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005508:	e000      	b.n	800550c <ETH_SetMACConfig+0x30>
 800550a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800550c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	7c52      	ldrb	r2, [r2, #17]
 8005512:	2a00      	cmp	r2, #0
 8005514:	d102      	bne.n	800551c <ETH_SetMACConfig+0x40>
 8005516:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800551a:	e000      	b.n	800551e <ETH_SetMACConfig+0x42>
 800551c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800551e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005524:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	7fdb      	ldrb	r3, [r3, #31]
 800552a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800552c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005532:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005534:	683a      	ldr	r2, [r7, #0]
 8005536:	7f92      	ldrb	r2, [r2, #30]
 8005538:	2a00      	cmp	r2, #0
 800553a:	d102      	bne.n	8005542 <ETH_SetMACConfig+0x66>
 800553c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005540:	e000      	b.n	8005544 <ETH_SetMACConfig+0x68>
 8005542:	2200      	movs	r2, #0
                        macconf->Speed |
 8005544:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	7f1b      	ldrb	r3, [r3, #28]
 800554a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800554c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005552:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	791b      	ldrb	r3, [r3, #4]
 8005558:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800555a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005562:	2a00      	cmp	r2, #0
 8005564:	d102      	bne.n	800556c <ETH_SetMACConfig+0x90>
 8005566:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800556a:	e000      	b.n	800556e <ETH_SetMACConfig+0x92>
 800556c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800556e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	7bdb      	ldrb	r3, [r3, #15]
 8005574:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005576:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800557c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005584:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005586:	4313      	orrs	r3, r2
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800559e:	2001      	movs	r0, #1
 80055a0:	f7fe f86a 	bl	8003678 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80055ba:	4013      	ands	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055c4:	683a      	ldr	r2, [r7, #0]
 80055c6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80055ca:	2a00      	cmp	r2, #0
 80055cc:	d101      	bne.n	80055d2 <ETH_SetMACConfig+0xf6>
 80055ce:	2280      	movs	r2, #128	@ 0x80
 80055d0:	e000      	b.n	80055d4 <ETH_SetMACConfig+0xf8>
 80055d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055d4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80055e2:	2a01      	cmp	r2, #1
 80055e4:	d101      	bne.n	80055ea <ETH_SetMACConfig+0x10e>
 80055e6:	2208      	movs	r2, #8
 80055e8:	e000      	b.n	80055ec <ETH_SetMACConfig+0x110>
 80055ea:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80055ec:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80055f4:	2a01      	cmp	r2, #1
 80055f6:	d101      	bne.n	80055fc <ETH_SetMACConfig+0x120>
 80055f8:	2204      	movs	r2, #4
 80055fa:	e000      	b.n	80055fe <ETH_SetMACConfig+0x122>
 80055fc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8005606:	2a01      	cmp	r2, #1
 8005608:	d101      	bne.n	800560e <ETH_SetMACConfig+0x132>
 800560a:	2202      	movs	r2, #2
 800560c:	e000      	b.n	8005610 <ETH_SetMACConfig+0x134>
 800560e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005610:	4313      	orrs	r3, r2
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4313      	orrs	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005628:	2001      	movs	r0, #1
 800562a:	f7fe f825 	bl	8003678 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	619a      	str	r2, [r3, #24]
}
 8005636:	bf00      	nop
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	fd20810f 	.word	0xfd20810f

08005644 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	4b3d      	ldr	r3, [pc, #244]	@ (8005754 <ETH_SetDMAConfig+0x110>)
 800565e:	4013      	ands	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	7b1b      	ldrb	r3, [r3, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d102      	bne.n	8005670 <ETH_SetDMAConfig+0x2c>
 800566a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800566e:	e000      	b.n	8005672 <ETH_SetDMAConfig+0x2e>
 8005670:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	7b5b      	ldrb	r3, [r3, #13]
 8005676:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005678:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	7f52      	ldrb	r2, [r2, #29]
 800567e:	2a00      	cmp	r2, #0
 8005680:	d102      	bne.n	8005688 <ETH_SetDMAConfig+0x44>
 8005682:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005686:	e000      	b.n	800568a <ETH_SetDMAConfig+0x46>
 8005688:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800568a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	7b9b      	ldrb	r3, [r3, #14]
 8005690:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005692:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005698:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	7f1b      	ldrb	r3, [r3, #28]
 800569e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80056a0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	7f9b      	ldrb	r3, [r3, #30]
 80056a6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80056a8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80056ae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80056b6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80056b8:	4313      	orrs	r3, r2
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056c8:	461a      	mov	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80056da:	2001      	movs	r0, #1
 80056dc:	f7fd ffcc 	bl	8003678 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056e8:	461a      	mov	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	791b      	ldrb	r3, [r3, #4]
 80056f2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056f8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80056fe:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005704:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800570c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800570e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005716:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800571c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	6812      	ldr	r2, [r2, #0]
 8005722:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005726:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800572a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005738:	2001      	movs	r0, #1
 800573a:	f7fd ff9d 	bl	8003678 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005746:	461a      	mov	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6013      	str	r3, [r2, #0]
}
 800574c:	bf00      	nop
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	f8de3f23 	.word	0xf8de3f23

08005758 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b0a6      	sub	sp, #152	@ 0x98
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005760:	2301      	movs	r3, #1
 8005762:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8005766:	2301      	movs	r3, #1
 8005768:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800576c:	2300      	movs	r3, #0
 800576e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005770:	2300      	movs	r3, #0
 8005772:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005776:	2301      	movs	r3, #1
 8005778:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800577c:	2300      	movs	r3, #0
 800577e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005782:	2301      	movs	r3, #1
 8005784:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800578e:	2300      	movs	r3, #0
 8005790:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005794:	2300      	movs	r3, #0
 8005796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800579a:	2300      	movs	r3, #0
 800579c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800579e:	2300      	movs	r3, #0
 80057a0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80057a8:	2300      	movs	r3, #0
 80057aa:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80057ae:	2300      	movs	r3, #0
 80057b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80057b4:	2300      	movs	r3, #0
 80057b6:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80057ba:	2300      	movs	r3, #0
 80057bc:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80057c0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80057c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80057c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80057cc:	2300      	movs	r3, #0
 80057ce:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80057d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80057d6:	4619      	mov	r1, r3
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7ff fe7f 	bl	80054dc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80057de:	2301      	movs	r3, #1
 80057e0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80057e2:	2301      	movs	r3, #1
 80057e4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80057ec:	2301      	movs	r3, #1
 80057ee:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80057f0:	2300      	movs	r3, #0
 80057f2:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80057f4:	2300      	movs	r3, #0
 80057f6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80057fa:	2300      	movs	r3, #0
 80057fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005800:	2300      	movs	r3, #0
 8005802:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005804:	2301      	movs	r3, #1
 8005806:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800580a:	2301      	movs	r3, #1
 800580c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800580e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005812:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005814:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005818:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800581a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800581e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005820:	2301      	movs	r3, #1
 8005822:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005826:	2300      	movs	r3, #0
 8005828:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800582a:	2300      	movs	r3, #0
 800582c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800582e:	f107 0308 	add.w	r3, r7, #8
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f7ff ff05 	bl	8005644 <ETH_SetDMAConfig>
}
 800583a:	bf00      	nop
 800583c:	3798      	adds	r7, #152	@ 0x98
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3305      	adds	r3, #5
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	3204      	adds	r2, #4
 800585c:	7812      	ldrb	r2, [r2, #0]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	4b11      	ldr	r3, [pc, #68]	@ (80058ac <ETH_MACAddressConfig+0x68>)
 8005866:	4413      	add	r3, r2
 8005868:	461a      	mov	r2, r3
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3303      	adds	r3, #3
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	061a      	lsls	r2, r3, #24
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	3302      	adds	r3, #2
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3301      	adds	r3, #1
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	021b      	lsls	r3, r3, #8
 8005888:	4313      	orrs	r3, r2
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	7812      	ldrb	r2, [r2, #0]
 800588e:	4313      	orrs	r3, r2
 8005890:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005892:	68ba      	ldr	r2, [r7, #8]
 8005894:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <ETH_MACAddressConfig+0x6c>)
 8005896:	4413      	add	r3, r2
 8005898:	461a      	mov	r2, r3
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	6013      	str	r3, [r2, #0]
}
 800589e:	bf00      	nop
 80058a0:	371c      	adds	r7, #28
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	40028040 	.word	0x40028040
 80058b0:	40028044 	.word	0x40028044

080058b4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80058bc:	2300      	movs	r3, #0
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	e03e      	b.n	8005940 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68d9      	ldr	r1, [r3, #12]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4613      	mov	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	440b      	add	r3, r1
 80058d2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2200      	movs	r2, #0
 80058de:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2200      	movs	r2, #0
 80058e4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	3206      	adds	r2, #6
 80058f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2b02      	cmp	r3, #2
 8005908:	d80c      	bhi.n	8005924 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68d9      	ldr	r1, [r3, #12]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	4613      	mov	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	440b      	add	r3, r1
 800591c:	461a      	mov	r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	60da      	str	r2, [r3, #12]
 8005922:	e004      	b.n	800592e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	461a      	mov	r2, r3
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	3301      	adds	r3, #1
 800593e:	60fb      	str	r3, [r7, #12]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b03      	cmp	r3, #3
 8005944:	d9bd      	bls.n	80058c2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005958:	611a      	str	r2, [r3, #16]
}
 800595a:	bf00      	nop
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005966:	b480      	push	{r7}
 8005968:	b085      	sub	sp, #20
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	e048      	b.n	8005a06 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6919      	ldr	r1, [r3, #16]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	440b      	add	r3, r1
 8005984:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2200      	movs	r2, #0
 8005990:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2200      	movs	r2, #0
 8005996:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2200      	movs	r2, #0
 800599c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2200      	movs	r2, #0
 80059a2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2200      	movs	r2, #0
 80059a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80059b0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80059ca:	68b9      	ldr	r1, [r7, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	3212      	adds	r2, #18
 80059d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d80c      	bhi.n	80059f6 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6919      	ldr	r1, [r3, #16]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	4613      	mov	r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	4413      	add	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	440b      	add	r3, r1
 80059ee:	461a      	mov	r2, r3
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	60da      	str	r2, [r3, #12]
 80059f4:	e004      	b.n	8005a00 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	461a      	mov	r2, r3
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	3301      	adds	r3, #1
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2b03      	cmp	r3, #3
 8005a0a:	d9b3      	bls.n	8005974 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691a      	ldr	r2, [r3, #16]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a36:	60da      	str	r2, [r3, #12]
}
 8005a38:	bf00      	nop
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b091      	sub	sp, #68	@ 0x44
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3318      	adds	r3, #24
 8005a54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a6e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a86:	d007      	beq.n	8005a98 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a8c:	3304      	adds	r3, #4
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d001      	beq.n	8005a9c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e111      	b.n	8005cc0 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	4b86      	ldr	r3, [pc, #536]	@ (8005ccc <ETH_Prepare_Tx_Descriptors+0x288>)
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ab6:	6852      	ldr	r2, [r2, #4]
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abc:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d008      	beq.n	8005adc <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d008      	beq.n	8005afa <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	431a      	orrs	r2, r3
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d005      	beq.n	8005b12 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005b1e:	e082      	b.n	8005c26 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2a:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d006      	beq.n	8005b40 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e005      	b.n	8005b4c <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4a:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b4e:	3301      	adds	r3, #1
 8005b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d902      	bls.n	8005b5e <ETH_Prepare_Tx_Descriptors+0x11a>
 8005b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b5a:	3b04      	subs	r3, #4
 8005b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b66:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b74:	d007      	beq.n	8005b86 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d029      	beq.n	8005bda <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8005b86:	6a3b      	ldr	r3, [r7, #32]
 8005b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b92:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005b94:	2300      	movs	r3, #0
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b98:	e019      	b.n	8005bce <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005b9a:	f3bf 8f5f 	dmb	sy
}
 8005b9e:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005bac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bae:	3301      	adds	r3, #1
 8005bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb4:	2b03      	cmp	r3, #3
 8005bb6:	d902      	bls.n	8005bbe <ETH_Prepare_Tx_Descriptors+0x17a>
 8005bb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bba:	3b04      	subs	r3, #4
 8005bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bc6:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	3301      	adds	r3, #1
 8005bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d3e1      	bcc.n	8005b9a <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8005bd6:	2302      	movs	r3, #2
 8005bd8:	e072      	b.n	8005cc0 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be4:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be8:	3301      	adds	r3, #1
 8005bea:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfa:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	4b32      	ldr	r3, [pc, #200]	@ (8005ccc <ETH_Prepare_Tx_Descriptors+0x288>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c06:	6852      	ldr	r2, [r2, #4]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c10:	3301      	adds	r3, #1
 8005c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005c14:	f3bf 8f5f 	dmb	sy
}
 8005c18:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c24:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f47f af78 	bne.w	8005b20 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d006      	beq.n	8005c44 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	e005      	b.n	8005c50 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5e:	6a3a      	ldr	r2, [r7, #32]
 8005c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c64:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005c66:	f3bf 8f5f 	dmb	sy
}
 8005c6a:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c76:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c80:	3304      	adds	r3, #4
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c8c:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c8e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c92:	613b      	str	r3, [r7, #16]
  return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005c96:	61fb      	str	r3, [r7, #28]
 8005c98:	2301      	movs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f383 8810 	msr	PRIMASK, r3
}
 8005ca2:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005caa:	4413      	add	r3, r2
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	f383 8810 	msr	PRIMASK, r3
}
 8005cbc:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005cbe:	2300      	movs	r3, #0
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3744      	adds	r7, #68	@ 0x44
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	ffffe000 	.word	0xffffe000

08005cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b089      	sub	sp, #36	@ 0x24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005cea:	2300      	movs	r3, #0
 8005cec:	61fb      	str	r3, [r7, #28]
 8005cee:	e175      	b.n	8005fdc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4013      	ands	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	f040 8164 	bne.w	8005fd6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f003 0303 	and.w	r3, r3, #3
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d005      	beq.n	8005d26 <HAL_GPIO_Init+0x56>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d130      	bne.n	8005d88 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	005b      	lsls	r3, r3, #1
 8005d30:	2203      	movs	r2, #3
 8005d32:	fa02 f303 	lsl.w	r3, r2, r3
 8005d36:	43db      	mvns	r3, r3
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	69ba      	ldr	r2, [r7, #24]
 8005d54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	fa02 f303 	lsl.w	r3, r2, r3
 8005d64:	43db      	mvns	r3, r3
 8005d66:	69ba      	ldr	r2, [r7, #24]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	091b      	lsrs	r3, r3, #4
 8005d72:	f003 0201 	and.w	r2, r3, #1
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7c:	69ba      	ldr	r2, [r7, #24]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f003 0303 	and.w	r3, r3, #3
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d017      	beq.n	8005dc4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	2203      	movs	r2, #3
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	43db      	mvns	r3, r3
 8005da6:	69ba      	ldr	r2, [r7, #24]
 8005da8:	4013      	ands	r3, r2
 8005daa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f003 0303 	and.w	r3, r3, #3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d123      	bne.n	8005e18 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	08da      	lsrs	r2, r3, #3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3208      	adds	r2, #8
 8005dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	220f      	movs	r2, #15
 8005de8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dec:	43db      	mvns	r3, r3
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	4013      	ands	r3, r2
 8005df2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	691a      	ldr	r2, [r3, #16]
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f003 0307 	and.w	r3, r3, #7
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	fa02 f303 	lsl.w	r3, r2, r3
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	08da      	lsrs	r2, r3, #3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	3208      	adds	r2, #8
 8005e12:	69b9      	ldr	r1, [r7, #24]
 8005e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	2203      	movs	r2, #3
 8005e24:	fa02 f303 	lsl.w	r3, r2, r3
 8005e28:	43db      	mvns	r3, r3
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f003 0203 	and.w	r2, r3, #3
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f000 80be 	beq.w	8005fd6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e5a:	4b66      	ldr	r3, [pc, #408]	@ (8005ff4 <HAL_GPIO_Init+0x324>)
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5e:	4a65      	ldr	r2, [pc, #404]	@ (8005ff4 <HAL_GPIO_Init+0x324>)
 8005e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e66:	4b63      	ldr	r3, [pc, #396]	@ (8005ff4 <HAL_GPIO_Init+0x324>)
 8005e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005e72:	4a61      	ldr	r2, [pc, #388]	@ (8005ff8 <HAL_GPIO_Init+0x328>)
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	089b      	lsrs	r3, r3, #2
 8005e78:	3302      	adds	r3, #2
 8005e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f003 0303 	and.w	r3, r3, #3
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	220f      	movs	r2, #15
 8005e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8e:	43db      	mvns	r3, r3
 8005e90:	69ba      	ldr	r2, [r7, #24]
 8005e92:	4013      	ands	r3, r2
 8005e94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a58      	ldr	r2, [pc, #352]	@ (8005ffc <HAL_GPIO_Init+0x32c>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d037      	beq.n	8005f0e <HAL_GPIO_Init+0x23e>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a57      	ldr	r2, [pc, #348]	@ (8006000 <HAL_GPIO_Init+0x330>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d031      	beq.n	8005f0a <HAL_GPIO_Init+0x23a>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a56      	ldr	r2, [pc, #344]	@ (8006004 <HAL_GPIO_Init+0x334>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d02b      	beq.n	8005f06 <HAL_GPIO_Init+0x236>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a55      	ldr	r2, [pc, #340]	@ (8006008 <HAL_GPIO_Init+0x338>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d025      	beq.n	8005f02 <HAL_GPIO_Init+0x232>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a54      	ldr	r2, [pc, #336]	@ (800600c <HAL_GPIO_Init+0x33c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d01f      	beq.n	8005efe <HAL_GPIO_Init+0x22e>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a53      	ldr	r2, [pc, #332]	@ (8006010 <HAL_GPIO_Init+0x340>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d019      	beq.n	8005efa <HAL_GPIO_Init+0x22a>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a52      	ldr	r2, [pc, #328]	@ (8006014 <HAL_GPIO_Init+0x344>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d013      	beq.n	8005ef6 <HAL_GPIO_Init+0x226>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a51      	ldr	r2, [pc, #324]	@ (8006018 <HAL_GPIO_Init+0x348>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d00d      	beq.n	8005ef2 <HAL_GPIO_Init+0x222>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a50      	ldr	r2, [pc, #320]	@ (800601c <HAL_GPIO_Init+0x34c>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d007      	beq.n	8005eee <HAL_GPIO_Init+0x21e>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a4f      	ldr	r2, [pc, #316]	@ (8006020 <HAL_GPIO_Init+0x350>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d101      	bne.n	8005eea <HAL_GPIO_Init+0x21a>
 8005ee6:	2309      	movs	r3, #9
 8005ee8:	e012      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005eea:	230a      	movs	r3, #10
 8005eec:	e010      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005eee:	2308      	movs	r3, #8
 8005ef0:	e00e      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005ef2:	2307      	movs	r3, #7
 8005ef4:	e00c      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005ef6:	2306      	movs	r3, #6
 8005ef8:	e00a      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005efa:	2305      	movs	r3, #5
 8005efc:	e008      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005efe:	2304      	movs	r3, #4
 8005f00:	e006      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005f02:	2303      	movs	r3, #3
 8005f04:	e004      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005f06:	2302      	movs	r3, #2
 8005f08:	e002      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <HAL_GPIO_Init+0x240>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	f002 0203 	and.w	r2, r2, #3
 8005f16:	0092      	lsls	r2, r2, #2
 8005f18:	4093      	lsls	r3, r2
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005f20:	4935      	ldr	r1, [pc, #212]	@ (8005ff8 <HAL_GPIO_Init+0x328>)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	089b      	lsrs	r3, r3, #2
 8005f26:	3302      	adds	r3, #2
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	43db      	mvns	r3, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f52:	4a34      	ldr	r2, [pc, #208]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f58:	4b32      	ldr	r3, [pc, #200]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	43db      	mvns	r3, r3
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	4013      	ands	r3, r2
 8005f66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f7c:	4a29      	ldr	r2, [pc, #164]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f82:	4b28      	ldr	r3, [pc, #160]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	69ba      	ldr	r2, [r7, #24]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005fac:	4b1d      	ldr	r3, [pc, #116]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fd0:	4a14      	ldr	r2, [pc, #80]	@ (8006024 <HAL_GPIO_Init+0x354>)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	f67f ae86 	bls.w	8005cf0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	3724      	adds	r7, #36	@ 0x24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40023800 	.word	0x40023800
 8005ff8:	40013800 	.word	0x40013800
 8005ffc:	40020000 	.word	0x40020000
 8006000:	40020400 	.word	0x40020400
 8006004:	40020800 	.word	0x40020800
 8006008:	40020c00 	.word	0x40020c00
 800600c:	40021000 	.word	0x40021000
 8006010:	40021400 	.word	0x40021400
 8006014:	40021800 	.word	0x40021800
 8006018:	40021c00 	.word	0x40021c00
 800601c:	40022000 	.word	0x40022000
 8006020:	40022400 	.word	0x40022400
 8006024:	40013c00 	.word	0x40013c00

08006028 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691a      	ldr	r2, [r3, #16]
 8006038:	887b      	ldrh	r3, [r7, #2]
 800603a:	4013      	ands	r3, r2
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006040:	2301      	movs	r3, #1
 8006042:	73fb      	strb	r3, [r7, #15]
 8006044:	e001      	b.n	800604a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800604a:	7bfb      	ldrb	r3, [r7, #15]
}
 800604c:	4618      	mov	r0, r3
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	807b      	strh	r3, [r7, #2]
 8006064:	4613      	mov	r3, r2
 8006066:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006068:	787b      	ldrb	r3, [r7, #1]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800606e:	887a      	ldrh	r2, [r7, #2]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006074:	e003      	b.n	800607e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006076:	887b      	ldrh	r3, [r7, #2]
 8006078:	041a      	lsls	r2, r3, #16
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	619a      	str	r2, [r3, #24]
}
 800607e:	bf00      	nop
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800608a:	b480      	push	{r7}
 800608c:	b085      	sub	sp, #20
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
 8006092:	460b      	mov	r3, r1
 8006094:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800609c:	887a      	ldrh	r2, [r7, #2]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	4013      	ands	r3, r2
 80060a2:	041a      	lsls	r2, r3, #16
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	43d9      	mvns	r1, r3
 80060a8:	887b      	ldrh	r3, [r7, #2]
 80060aa:	400b      	ands	r3, r1
 80060ac:	431a      	orrs	r2, r3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	619a      	str	r2, [r3, #24]
}
 80060b2:	bf00      	nop
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
	...

080060c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e08b      	b.n	80061ea <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fc fe6a 	bl	8002dc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2224      	movs	r2, #36	@ 0x24
 80060f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0201 	bic.w	r2, r2, #1
 8006102:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006110:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006120:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d107      	bne.n	800613a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006136:	609a      	str	r2, [r3, #8]
 8006138:	e006      	b.n	8006148 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006146:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	2b02      	cmp	r3, #2
 800614e:	d108      	bne.n	8006162 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685a      	ldr	r2, [r3, #4]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800615e:	605a      	str	r2, [r3, #4]
 8006160:	e007      	b.n	8006172 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006170:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6859      	ldr	r1, [r3, #4]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4b1d      	ldr	r3, [pc, #116]	@ (80061f4 <HAL_I2C_Init+0x134>)
 800617e:	430b      	orrs	r3, r1
 8006180:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68da      	ldr	r2, [r3, #12]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006190:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691a      	ldr	r2, [r3, #16]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	69d9      	ldr	r1, [r3, #28]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1a      	ldr	r2, [r3, #32]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0201 	orr.w	r2, r2, #1
 80061ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	02008000 	.word	0x02008000

080061f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b088      	sub	sp, #32
 80061fc:	af02      	add	r7, sp, #8
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	607a      	str	r2, [r7, #4]
 8006202:	461a      	mov	r2, r3
 8006204:	460b      	mov	r3, r1
 8006206:	817b      	strh	r3, [r7, #10]
 8006208:	4613      	mov	r3, r2
 800620a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b20      	cmp	r3, #32
 8006216:	f040 80fd 	bne.w	8006414 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_I2C_Master_Transmit+0x30>
 8006224:	2302      	movs	r3, #2
 8006226:	e0f6      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006230:	f7fd fa16 	bl	8003660 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	2319      	movs	r3, #25
 800623c:	2201      	movs	r2, #1
 800623e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 fa0a 	bl	800665c <I2C_WaitOnFlagUntilTimeout>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e0e1      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2221      	movs	r2, #33	@ 0x21
 8006256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2210      	movs	r2, #16
 800625e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	893a      	ldrh	r2, [r7, #8]
 8006272:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627e:	b29b      	uxth	r3, r3
 8006280:	2bff      	cmp	r3, #255	@ 0xff
 8006282:	d906      	bls.n	8006292 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	22ff      	movs	r2, #255	@ 0xff
 8006288:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800628a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	e007      	b.n	80062a2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800629c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062a0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d024      	beq.n	80062f4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ae:	781a      	ldrb	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	3b01      	subs	r3, #1
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	3301      	adds	r3, #1
 80062e2:	b2da      	uxtb	r2, r3
 80062e4:	8979      	ldrh	r1, [r7, #10]
 80062e6:	4b4e      	ldr	r3, [pc, #312]	@ (8006420 <HAL_I2C_Master_Transmit+0x228>)
 80062e8:	9300      	str	r3, [sp, #0]
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 fc05 	bl	8006afc <I2C_TransferConfig>
 80062f2:	e066      	b.n	80063c2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	8979      	ldrh	r1, [r7, #10]
 80062fc:	4b48      	ldr	r3, [pc, #288]	@ (8006420 <HAL_I2C_Master_Transmit+0x228>)
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 fbfa 	bl	8006afc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006308:	e05b      	b.n	80063c2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	6a39      	ldr	r1, [r7, #32]
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 f9fd 	bl	800670e <I2C_WaitOnTXISFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e07b      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	781a      	ldrb	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	1c5a      	adds	r2, r3, #1
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006338:	b29b      	uxth	r3, r3
 800633a:	3b01      	subs	r3, #1
 800633c:	b29a      	uxth	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006352:	b29b      	uxth	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d034      	beq.n	80063c2 <HAL_I2C_Master_Transmit+0x1ca>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800635c:	2b00      	cmp	r3, #0
 800635e:	d130      	bne.n	80063c2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	2200      	movs	r2, #0
 8006368:	2180      	movs	r1, #128	@ 0x80
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 f976 	bl	800665c <I2C_WaitOnFlagUntilTimeout>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e04d      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800637e:	b29b      	uxth	r3, r3
 8006380:	2bff      	cmp	r3, #255	@ 0xff
 8006382:	d90e      	bls.n	80063a2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	22ff      	movs	r2, #255	@ 0xff
 8006388:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800638e:	b2da      	uxtb	r2, r3
 8006390:	8979      	ldrh	r1, [r7, #10]
 8006392:	2300      	movs	r3, #0
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fbae 	bl	8006afc <I2C_TransferConfig>
 80063a0:	e00f      	b.n	80063c2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	8979      	ldrh	r1, [r7, #10]
 80063b4:	2300      	movs	r3, #0
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fb9d 	bl	8006afc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d19e      	bne.n	800630a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	6a39      	ldr	r1, [r7, #32]
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 f9e3 	bl	800679c <I2C_WaitOnSTOPFlagUntilTimeout>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e01a      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2220      	movs	r2, #32
 80063e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006424 <HAL_I2C_Master_Transmit+0x22c>)
 80063f4:	400b      	ands	r3, r1
 80063f6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006410:	2300      	movs	r3, #0
 8006412:	e000      	b.n	8006416 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006414:	2302      	movs	r3, #2
  }
}
 8006416:	4618      	mov	r0, r3
 8006418:	3718      	adds	r7, #24
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	80002000 	.word	0x80002000
 8006424:	fe00e800 	.word	0xfe00e800

08006428 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af02      	add	r7, sp, #8
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	607a      	str	r2, [r7, #4]
 8006432:	461a      	mov	r2, r3
 8006434:	460b      	mov	r3, r1
 8006436:	817b      	strh	r3, [r7, #10]
 8006438:	4613      	mov	r3, r2
 800643a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b20      	cmp	r3, #32
 8006446:	f040 80db 	bne.w	8006600 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_I2C_Master_Receive+0x30>
 8006454:	2302      	movs	r3, #2
 8006456:	e0d4      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006460:	f7fd f8fe 	bl	8003660 <HAL_GetTick>
 8006464:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	2319      	movs	r3, #25
 800646c:	2201      	movs	r2, #1
 800646e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f000 f8f2 	bl	800665c <I2C_WaitOnFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e0bf      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2222      	movs	r2, #34	@ 0x22
 8006486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2210      	movs	r2, #16
 800648e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	893a      	ldrh	r2, [r7, #8]
 80064a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2bff      	cmp	r3, #255	@ 0xff
 80064b2:	d90e      	bls.n	80064d2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2201      	movs	r2, #1
 80064b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064be:	b2da      	uxtb	r2, r3
 80064c0:	8979      	ldrh	r1, [r7, #10]
 80064c2:	4b52      	ldr	r3, [pc, #328]	@ (800660c <HAL_I2C_Master_Receive+0x1e4>)
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 fb16 	bl	8006afc <I2C_TransferConfig>
 80064d0:	e06d      	b.n	80065ae <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	8979      	ldrh	r1, [r7, #10]
 80064e4:	4b49      	ldr	r3, [pc, #292]	@ (800660c <HAL_I2C_Master_Receive+0x1e4>)
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f000 fb05 	bl	8006afc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80064f2:	e05c      	b.n	80065ae <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	6a39      	ldr	r1, [r7, #32]
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 f993 	bl	8006824 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e07c      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006512:	b2d2      	uxtb	r2, r2
 8006514:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800653e:	b29b      	uxth	r3, r3
 8006540:	2b00      	cmp	r3, #0
 8006542:	d034      	beq.n	80065ae <HAL_I2C_Master_Receive+0x186>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006548:	2b00      	cmp	r3, #0
 800654a:	d130      	bne.n	80065ae <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	2200      	movs	r2, #0
 8006554:	2180      	movs	r1, #128	@ 0x80
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 f880 	bl	800665c <I2C_WaitOnFlagUntilTimeout>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e04d      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800656a:	b29b      	uxth	r3, r3
 800656c:	2bff      	cmp	r3, #255	@ 0xff
 800656e:	d90e      	bls.n	800658e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	22ff      	movs	r2, #255	@ 0xff
 8006574:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800657a:	b2da      	uxtb	r2, r3
 800657c:	8979      	ldrh	r1, [r7, #10]
 800657e:	2300      	movs	r3, #0
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 fab8 	bl	8006afc <I2C_TransferConfig>
 800658c:	e00f      	b.n	80065ae <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800659c:	b2da      	uxtb	r2, r3
 800659e:	8979      	ldrh	r1, [r7, #10]
 80065a0:	2300      	movs	r3, #0
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 faa7 	bl	8006afc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d19d      	bne.n	80064f4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	6a39      	ldr	r1, [r7, #32]
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 f8ed 	bl	800679c <I2C_WaitOnSTOPFlagUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e01a      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2220      	movs	r2, #32
 80065d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6859      	ldr	r1, [r3, #4]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <HAL_I2C_Master_Receive+0x1e8>)
 80065e0:	400b      	ands	r3, r1
 80065e2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065fc:	2300      	movs	r3, #0
 80065fe:	e000      	b.n	8006602 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006600:	2302      	movs	r3, #2
  }
}
 8006602:	4618      	mov	r0, r3
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	80002400 	.word	0x80002400
 8006610:	fe00e800 	.word	0xfe00e800

08006614 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b02      	cmp	r3, #2
 8006628:	d103      	bne.n	8006632 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2200      	movs	r2, #0
 8006630:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	699b      	ldr	r3, [r3, #24]
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b01      	cmp	r3, #1
 800663e:	d007      	beq.n	8006650 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	699a      	ldr	r2, [r3, #24]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	619a      	str	r2, [r3, #24]
  }
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	4613      	mov	r3, r2
 800666a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800666c:	e03b      	b.n	80066e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800666e:	69ba      	ldr	r2, [r7, #24]
 8006670:	6839      	ldr	r1, [r7, #0]
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 f962 	bl	800693c <I2C_IsErrorOccurred>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e041      	b.n	8006706 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006688:	d02d      	beq.n	80066e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800668a:	f7fc ffe9 	bl	8003660 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	429a      	cmp	r2, r3
 8006698:	d302      	bcc.n	80066a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d122      	bne.n	80066e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	699a      	ldr	r2, [r3, #24]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	4013      	ands	r3, r2
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	bf0c      	ite	eq
 80066b0:	2301      	moveq	r3, #1
 80066b2:	2300      	movne	r3, #0
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	461a      	mov	r2, r3
 80066b8:	79fb      	ldrb	r3, [r7, #7]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d113      	bne.n	80066e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c2:	f043 0220 	orr.w	r2, r3, #32
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2220      	movs	r2, #32
 80066ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e00f      	b.n	8006706 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	699a      	ldr	r2, [r3, #24]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4013      	ands	r3, r2
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	bf0c      	ite	eq
 80066f6:	2301      	moveq	r3, #1
 80066f8:	2300      	movne	r3, #0
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	79fb      	ldrb	r3, [r7, #7]
 8006700:	429a      	cmp	r2, r3
 8006702:	d0b4      	beq.n	800666e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800671a:	e033      	b.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	68b9      	ldr	r1, [r7, #8]
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 f90b 	bl	800693c <I2C_IsErrorOccurred>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e031      	b.n	8006794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006736:	d025      	beq.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006738:	f7fc ff92 	bl	8003660 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	429a      	cmp	r2, r3
 8006746:	d302      	bcc.n	800674e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d11a      	bne.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	f003 0302 	and.w	r3, r3, #2
 8006758:	2b02      	cmp	r3, #2
 800675a:	d013      	beq.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006760:	f043 0220 	orr.w	r2, r3, #32
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2220      	movs	r2, #32
 800676c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e007      	b.n	8006794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b02      	cmp	r3, #2
 8006790:	d1c4      	bne.n	800671c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067a8:	e02f      	b.n	800680a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	68b9      	ldr	r1, [r7, #8]
 80067ae:	68f8      	ldr	r0, [r7, #12]
 80067b0:	f000 f8c4 	bl	800693c <I2C_IsErrorOccurred>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d001      	beq.n	80067be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e02d      	b.n	800681a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067be:	f7fc ff4f 	bl	8003660 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d302      	bcc.n	80067d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d11a      	bne.n	800680a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	f003 0320 	and.w	r3, r3, #32
 80067de:	2b20      	cmp	r3, #32
 80067e0:	d013      	beq.n	800680a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e6:	f043 0220 	orr.w	r2, r3, #32
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e007      	b.n	800681a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	f003 0320 	and.w	r3, r3, #32
 8006814:	2b20      	cmp	r3, #32
 8006816:	d1c8      	bne.n	80067aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006830:	2300      	movs	r3, #0
 8006832:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006834:	e071      	b.n	800691a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	68b9      	ldr	r1, [r7, #8]
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 f87e 	bl	800693c <I2C_IsErrorOccurred>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	f003 0320 	and.w	r3, r3, #32
 8006854:	2b20      	cmp	r3, #32
 8006856:	d13b      	bne.n	80068d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d138      	bne.n	80068d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	2b04      	cmp	r3, #4
 800686a:	d105      	bne.n	8006878 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006870:	2b00      	cmp	r3, #0
 8006872:	d001      	beq.n	8006878 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006874:	2300      	movs	r3, #0
 8006876:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	f003 0310 	and.w	r3, r3, #16
 8006882:	2b10      	cmp	r3, #16
 8006884:	d121      	bne.n	80068ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2210      	movs	r2, #16
 800688c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2204      	movs	r2, #4
 8006892:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2220      	movs	r2, #32
 800689a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6859      	ldr	r1, [r3, #4]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	4b24      	ldr	r3, [pc, #144]	@ (8006938 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80068a8:	400b      	ands	r3, r1
 80068aa:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	75fb      	strb	r3, [r7, #23]
 80068c8:	e002      	b.n	80068d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80068d0:	f7fc fec6 	bl	8003660 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d302      	bcc.n	80068e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d119      	bne.n	800691a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d116      	bne.n	800691a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	f003 0304 	and.w	r3, r3, #4
 80068f6:	2b04      	cmp	r3, #4
 80068f8:	d00f      	beq.n	800691a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fe:	f043 0220 	orr.w	r2, r3, #32
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2220      	movs	r2, #32
 800690a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	f003 0304 	and.w	r3, r3, #4
 8006924:	2b04      	cmp	r3, #4
 8006926:	d002      	beq.n	800692e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006928:	7dfb      	ldrb	r3, [r7, #23]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d083      	beq.n	8006836 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800692e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	fe00e800 	.word	0xfe00e800

0800693c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b08a      	sub	sp, #40	@ 0x28
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	699b      	ldr	r3, [r3, #24]
 8006954:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006956:	2300      	movs	r3, #0
 8006958:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2b00      	cmp	r3, #0
 8006966:	d068      	beq.n	8006a3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2210      	movs	r2, #16
 800696e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006970:	e049      	b.n	8006a06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006978:	d045      	beq.n	8006a06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800697a:	f7fc fe71 	bl	8003660 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	429a      	cmp	r2, r3
 8006988:	d302      	bcc.n	8006990 <I2C_IsErrorOccurred+0x54>
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d13a      	bne.n	8006a06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800699a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069b2:	d121      	bne.n	80069f8 <I2C_IsErrorOccurred+0xbc>
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069ba:	d01d      	beq.n	80069f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80069bc:	7cfb      	ldrb	r3, [r7, #19]
 80069be:	2b20      	cmp	r3, #32
 80069c0:	d01a      	beq.n	80069f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069d2:	f7fc fe45 	bl	8003660 <HAL_GetTick>
 80069d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069d8:	e00e      	b.n	80069f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069da:	f7fc fe41 	bl	8003660 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b19      	cmp	r3, #25
 80069e6:	d907      	bls.n	80069f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	f043 0320 	orr.w	r3, r3, #32
 80069ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80069f6:	e006      	b.n	8006a06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	f003 0320 	and.w	r3, r3, #32
 8006a02:	2b20      	cmp	r3, #32
 8006a04:	d1e9      	bne.n	80069da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b20      	cmp	r3, #32
 8006a12:	d003      	beq.n	8006a1c <I2C_IsErrorOccurred+0xe0>
 8006a14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0aa      	beq.n	8006972 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d103      	bne.n	8006a2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	f043 0304 	orr.w	r3, r3, #4
 8006a32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00b      	beq.n	8006a64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	f043 0301 	orr.w	r3, r3, #1
 8006a52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00b      	beq.n	8006a86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	f043 0308 	orr.w	r3, r3, #8
 8006a74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00b      	beq.n	8006aa8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	f043 0302 	orr.w	r3, r3, #2
 8006a96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006aa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d01c      	beq.n	8006aea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f7ff fdaf 	bl	8006614 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6859      	ldr	r1, [r3, #4]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8006af8 <I2C_IsErrorOccurred+0x1bc>)
 8006ac2:	400b      	ands	r3, r1
 8006ac4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	431a      	orrs	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006aea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3728      	adds	r7, #40	@ 0x28
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	fe00e800 	.word	0xfe00e800

08006afc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b087      	sub	sp, #28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	607b      	str	r3, [r7, #4]
 8006b06:	460b      	mov	r3, r1
 8006b08:	817b      	strh	r3, [r7, #10]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b0e:	897b      	ldrh	r3, [r7, #10]
 8006b10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b14:	7a7b      	ldrb	r3, [r7, #9]
 8006b16:	041b      	lsls	r3, r3, #16
 8006b18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b1c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b22:	6a3b      	ldr	r3, [r7, #32]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b2a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	6a3b      	ldr	r3, [r7, #32]
 8006b34:	0d5b      	lsrs	r3, r3, #21
 8006b36:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006b3a:	4b08      	ldr	r3, [pc, #32]	@ (8006b5c <I2C_TransferConfig+0x60>)
 8006b3c:	430b      	orrs	r3, r1
 8006b3e:	43db      	mvns	r3, r3
 8006b40:	ea02 0103 	and.w	r1, r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b4e:	bf00      	nop
 8006b50:	371c      	adds	r7, #28
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	03ff63ff 	.word	0x03ff63ff

08006b60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b20      	cmp	r3, #32
 8006b74:	d138      	bne.n	8006be8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d101      	bne.n	8006b84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b80:	2302      	movs	r3, #2
 8006b82:	e032      	b.n	8006bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2224      	movs	r2, #36	@ 0x24
 8006b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0201 	bic.w	r2, r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006bb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6819      	ldr	r1, [r3, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f042 0201 	orr.w	r2, r2, #1
 8006bd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006be4:	2300      	movs	r3, #0
 8006be6:	e000      	b.n	8006bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006be8:	2302      	movs	r3, #2
  }
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b085      	sub	sp, #20
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
 8006bfe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b20      	cmp	r3, #32
 8006c0a:	d139      	bne.n	8006c80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d101      	bne.n	8006c1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c16:	2302      	movs	r3, #2
 8006c18:	e033      	b.n	8006c82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2224      	movs	r2, #36	@ 0x24
 8006c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0201 	bic.w	r2, r2, #1
 8006c38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	021b      	lsls	r3, r3, #8
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f042 0201 	orr.w	r2, r2, #1
 8006c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	e000      	b.n	8006c82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c80:	2302      	movs	r3, #2
  }
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
	...

08006c90 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006c96:	2300      	movs	r3, #0
 8006c98:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006c9a:	4b23      	ldr	r3, [pc, #140]	@ (8006d28 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	4a22      	ldr	r2, [pc, #136]	@ (8006d28 <HAL_PWREx_EnableOverDrive+0x98>)
 8006ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ca6:	4b20      	ldr	r3, [pc, #128]	@ (8006d28 <HAL_PWREx_EnableOverDrive+0x98>)
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cae:	603b      	str	r3, [r7, #0]
 8006cb0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cbc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cbe:	f7fc fccf 	bl	8003660 <HAL_GetTick>
 8006cc2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cc4:	e009      	b.n	8006cda <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cc6:	f7fc fccb 	bl	8003660 <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006cd4:	d901      	bls.n	8006cda <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e022      	b.n	8006d20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cda:	4b14      	ldr	r3, [pc, #80]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ce6:	d1ee      	bne.n	8006cc6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006ce8:	4b10      	ldr	r3, [pc, #64]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a0f      	ldr	r2, [pc, #60]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cf2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cf4:	f7fc fcb4 	bl	8003660 <HAL_GetTick>
 8006cf8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006cfa:	e009      	b.n	8006d10 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cfc:	f7fc fcb0 	bl	8003660 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d0a:	d901      	bls.n	8006d10 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e007      	b.n	8006d20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006d10:	4b06      	ldr	r3, [pc, #24]	@ (8006d2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d1c:	d1ee      	bne.n	8006cfc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	40007000 	.word	0x40007000

08006d30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e29b      	b.n	800727e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f000 8087 	beq.w	8006e62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d54:	4b96      	ldr	r3, [pc, #600]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 030c 	and.w	r3, r3, #12
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d00c      	beq.n	8006d7a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d60:	4b93      	ldr	r3, [pc, #588]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f003 030c 	and.w	r3, r3, #12
 8006d68:	2b08      	cmp	r3, #8
 8006d6a:	d112      	bne.n	8006d92 <HAL_RCC_OscConfig+0x62>
 8006d6c:	4b90      	ldr	r3, [pc, #576]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d78:	d10b      	bne.n	8006d92 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d7a:	4b8d      	ldr	r3, [pc, #564]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d06c      	beq.n	8006e60 <HAL_RCC_OscConfig+0x130>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d168      	bne.n	8006e60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e275      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d9a:	d106      	bne.n	8006daa <HAL_RCC_OscConfig+0x7a>
 8006d9c:	4b84      	ldr	r3, [pc, #528]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a83      	ldr	r2, [pc, #524]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	e02e      	b.n	8006e08 <HAL_RCC_OscConfig+0xd8>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d10c      	bne.n	8006dcc <HAL_RCC_OscConfig+0x9c>
 8006db2:	4b7f      	ldr	r3, [pc, #508]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a7e      	ldr	r2, [pc, #504]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dbc:	6013      	str	r3, [r2, #0]
 8006dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a7b      	ldr	r2, [pc, #492]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006dc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dc8:	6013      	str	r3, [r2, #0]
 8006dca:	e01d      	b.n	8006e08 <HAL_RCC_OscConfig+0xd8>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dd4:	d10c      	bne.n	8006df0 <HAL_RCC_OscConfig+0xc0>
 8006dd6:	4b76      	ldr	r3, [pc, #472]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a75      	ldr	r2, [pc, #468]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006ddc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	4b73      	ldr	r3, [pc, #460]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a72      	ldr	r2, [pc, #456]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	e00b      	b.n	8006e08 <HAL_RCC_OscConfig+0xd8>
 8006df0:	4b6f      	ldr	r3, [pc, #444]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a6e      	ldr	r2, [pc, #440]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006df6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	4b6c      	ldr	r3, [pc, #432]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a6b      	ldr	r2, [pc, #428]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d013      	beq.n	8006e38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e10:	f7fc fc26 	bl	8003660 <HAL_GetTick>
 8006e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e16:	e008      	b.n	8006e2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e18:	f7fc fc22 	bl	8003660 <HAL_GetTick>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	2b64      	cmp	r3, #100	@ 0x64
 8006e24:	d901      	bls.n	8006e2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e229      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e2a:	4b61      	ldr	r3, [pc, #388]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d0f0      	beq.n	8006e18 <HAL_RCC_OscConfig+0xe8>
 8006e36:	e014      	b.n	8006e62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e38:	f7fc fc12 	bl	8003660 <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e3e:	e008      	b.n	8006e52 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e40:	f7fc fc0e 	bl	8003660 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b64      	cmp	r3, #100	@ 0x64
 8006e4c:	d901      	bls.n	8006e52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e215      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e52:	4b57      	ldr	r3, [pc, #348]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f0      	bne.n	8006e40 <HAL_RCC_OscConfig+0x110>
 8006e5e:	e000      	b.n	8006e62 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 0302 	and.w	r3, r3, #2
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d069      	beq.n	8006f42 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e6e:	4b50      	ldr	r3, [pc, #320]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 030c 	and.w	r3, r3, #12
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00b      	beq.n	8006e92 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e7a:	4b4d      	ldr	r3, [pc, #308]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f003 030c 	and.w	r3, r3, #12
 8006e82:	2b08      	cmp	r3, #8
 8006e84:	d11c      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x190>
 8006e86:	4b4a      	ldr	r3, [pc, #296]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d116      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e92:	4b47      	ldr	r3, [pc, #284]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d005      	beq.n	8006eaa <HAL_RCC_OscConfig+0x17a>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d001      	beq.n	8006eaa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e1e9      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eaa:	4b41      	ldr	r3, [pc, #260]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	00db      	lsls	r3, r3, #3
 8006eb8:	493d      	ldr	r1, [pc, #244]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ebe:	e040      	b.n	8006f42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d023      	beq.n	8006f10 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ec8:	4b39      	ldr	r3, [pc, #228]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a38      	ldr	r2, [pc, #224]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006ece:	f043 0301 	orr.w	r3, r3, #1
 8006ed2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed4:	f7fc fbc4 	bl	8003660 <HAL_GetTick>
 8006ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eda:	e008      	b.n	8006eee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006edc:	f7fc fbc0 	bl	8003660 <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d901      	bls.n	8006eee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e1c7      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eee:	4b30      	ldr	r3, [pc, #192]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d0f0      	beq.n	8006edc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006efa:	4b2d      	ldr	r3, [pc, #180]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	00db      	lsls	r3, r3, #3
 8006f08:	4929      	ldr	r1, [pc, #164]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	600b      	str	r3, [r1, #0]
 8006f0e:	e018      	b.n	8006f42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f10:	4b27      	ldr	r3, [pc, #156]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a26      	ldr	r2, [pc, #152]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f16:	f023 0301 	bic.w	r3, r3, #1
 8006f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1c:	f7fc fba0 	bl	8003660 <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f24:	f7fc fb9c 	bl	8003660 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e1a3      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f36:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0308 	and.w	r3, r3, #8
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d038      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d019      	beq.n	8006f8a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f56:	4b16      	ldr	r3, [pc, #88]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f5a:	4a15      	ldr	r2, [pc, #84]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f5c:	f043 0301 	orr.w	r3, r3, #1
 8006f60:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f62:	f7fc fb7d 	bl	8003660 <HAL_GetTick>
 8006f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f68:	e008      	b.n	8006f7c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f6a:	f7fc fb79 	bl	8003660 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d901      	bls.n	8006f7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e180      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0f0      	beq.n	8006f6a <HAL_RCC_OscConfig+0x23a>
 8006f88:	e01a      	b.n	8006fc0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f8a:	4b09      	ldr	r3, [pc, #36]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f8e:	4a08      	ldr	r2, [pc, #32]	@ (8006fb0 <HAL_RCC_OscConfig+0x280>)
 8006f90:	f023 0301 	bic.w	r3, r3, #1
 8006f94:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f96:	f7fc fb63 	bl	8003660 <HAL_GetTick>
 8006f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f9c:	e00a      	b.n	8006fb4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f9e:	f7fc fb5f 	bl	8003660 <HAL_GetTick>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d903      	bls.n	8006fb4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e166      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
 8006fb0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fb4:	4b92      	ldr	r3, [pc, #584]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8006fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb8:	f003 0302 	and.w	r3, r3, #2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1ee      	bne.n	8006f9e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0304 	and.w	r3, r3, #4
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a4 	beq.w	8007116 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fce:	4b8c      	ldr	r3, [pc, #560]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d10d      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fda:	4b89      	ldr	r3, [pc, #548]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fde:	4a88      	ldr	r2, [pc, #544]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8006fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fe6:	4b86      	ldr	r3, [pc, #536]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8006fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fee:	60bb      	str	r3, [r7, #8]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ff6:	4b83      	ldr	r3, [pc, #524]	@ (8007204 <HAL_RCC_OscConfig+0x4d4>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d118      	bne.n	8007034 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007002:	4b80      	ldr	r3, [pc, #512]	@ (8007204 <HAL_RCC_OscConfig+0x4d4>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a7f      	ldr	r2, [pc, #508]	@ (8007204 <HAL_RCC_OscConfig+0x4d4>)
 8007008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800700c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800700e:	f7fc fb27 	bl	8003660 <HAL_GetTick>
 8007012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007014:	e008      	b.n	8007028 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007016:	f7fc fb23 	bl	8003660 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	2b64      	cmp	r3, #100	@ 0x64
 8007022:	d901      	bls.n	8007028 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e12a      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007028:	4b76      	ldr	r3, [pc, #472]	@ (8007204 <HAL_RCC_OscConfig+0x4d4>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0f0      	beq.n	8007016 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d106      	bne.n	800704a <HAL_RCC_OscConfig+0x31a>
 800703c:	4b70      	ldr	r3, [pc, #448]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800703e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007040:	4a6f      	ldr	r2, [pc, #444]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007042:	f043 0301 	orr.w	r3, r3, #1
 8007046:	6713      	str	r3, [r2, #112]	@ 0x70
 8007048:	e02d      	b.n	80070a6 <HAL_RCC_OscConfig+0x376>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10c      	bne.n	800706c <HAL_RCC_OscConfig+0x33c>
 8007052:	4b6b      	ldr	r3, [pc, #428]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007056:	4a6a      	ldr	r2, [pc, #424]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007058:	f023 0301 	bic.w	r3, r3, #1
 800705c:	6713      	str	r3, [r2, #112]	@ 0x70
 800705e:	4b68      	ldr	r3, [pc, #416]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007062:	4a67      	ldr	r2, [pc, #412]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007064:	f023 0304 	bic.w	r3, r3, #4
 8007068:	6713      	str	r3, [r2, #112]	@ 0x70
 800706a:	e01c      	b.n	80070a6 <HAL_RCC_OscConfig+0x376>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b05      	cmp	r3, #5
 8007072:	d10c      	bne.n	800708e <HAL_RCC_OscConfig+0x35e>
 8007074:	4b62      	ldr	r3, [pc, #392]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007078:	4a61      	ldr	r2, [pc, #388]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800707a:	f043 0304 	orr.w	r3, r3, #4
 800707e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007080:	4b5f      	ldr	r3, [pc, #380]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007084:	4a5e      	ldr	r2, [pc, #376]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007086:	f043 0301 	orr.w	r3, r3, #1
 800708a:	6713      	str	r3, [r2, #112]	@ 0x70
 800708c:	e00b      	b.n	80070a6 <HAL_RCC_OscConfig+0x376>
 800708e:	4b5c      	ldr	r3, [pc, #368]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007092:	4a5b      	ldr	r2, [pc, #364]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007094:	f023 0301 	bic.w	r3, r3, #1
 8007098:	6713      	str	r3, [r2, #112]	@ 0x70
 800709a:	4b59      	ldr	r3, [pc, #356]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800709c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800709e:	4a58      	ldr	r2, [pc, #352]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80070a0:	f023 0304 	bic.w	r3, r3, #4
 80070a4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d015      	beq.n	80070da <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070ae:	f7fc fad7 	bl	8003660 <HAL_GetTick>
 80070b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070b4:	e00a      	b.n	80070cc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070b6:	f7fc fad3 	bl	8003660 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d901      	bls.n	80070cc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e0d8      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80070ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d0ee      	beq.n	80070b6 <HAL_RCC_OscConfig+0x386>
 80070d8:	e014      	b.n	8007104 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070da:	f7fc fac1 	bl	8003660 <HAL_GetTick>
 80070de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070e0:	e00a      	b.n	80070f8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070e2:	f7fc fabd 	bl	8003660 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d901      	bls.n	80070f8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80070f4:	2303      	movs	r3, #3
 80070f6:	e0c2      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070f8:	4b41      	ldr	r3, [pc, #260]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80070fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fc:	f003 0302 	and.w	r3, r3, #2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1ee      	bne.n	80070e2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007104:	7dfb      	ldrb	r3, [r7, #23]
 8007106:	2b01      	cmp	r3, #1
 8007108:	d105      	bne.n	8007116 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710a:	4b3d      	ldr	r3, [pc, #244]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800710c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710e:	4a3c      	ldr	r2, [pc, #240]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007110:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007114:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 80ae 	beq.w	800727c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007120:	4b37      	ldr	r3, [pc, #220]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 030c 	and.w	r3, r3, #12
 8007128:	2b08      	cmp	r3, #8
 800712a:	d06d      	beq.n	8007208 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	2b02      	cmp	r3, #2
 8007132:	d14b      	bne.n	80071cc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007134:	4b32      	ldr	r3, [pc, #200]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a31      	ldr	r2, [pc, #196]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800713a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800713e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007140:	f7fc fa8e 	bl	8003660 <HAL_GetTick>
 8007144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007146:	e008      	b.n	800715a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007148:	f7fc fa8a 	bl	8003660 <HAL_GetTick>
 800714c:	4602      	mov	r2, r0
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	2b02      	cmp	r3, #2
 8007154:	d901      	bls.n	800715a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e091      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800715a:	4b29      	ldr	r3, [pc, #164]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1f0      	bne.n	8007148 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	69da      	ldr	r2, [r3, #28]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	431a      	orrs	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007174:	019b      	lsls	r3, r3, #6
 8007176:	431a      	orrs	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717c:	085b      	lsrs	r3, r3, #1
 800717e:	3b01      	subs	r3, #1
 8007180:	041b      	lsls	r3, r3, #16
 8007182:	431a      	orrs	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007188:	061b      	lsls	r3, r3, #24
 800718a:	431a      	orrs	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	071b      	lsls	r3, r3, #28
 8007192:	491b      	ldr	r1, [pc, #108]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 8007194:	4313      	orrs	r3, r2
 8007196:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007198:	4b19      	ldr	r3, [pc, #100]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a18      	ldr	r2, [pc, #96]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 800719e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071a4:	f7fc fa5c 	bl	8003660 <HAL_GetTick>
 80071a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071aa:	e008      	b.n	80071be <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071ac:	f7fc fa58 	bl	8003660 <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e05f      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071be:	4b10      	ldr	r3, [pc, #64]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0f0      	beq.n	80071ac <HAL_RCC_OscConfig+0x47c>
 80071ca:	e057      	b.n	800727c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a0b      	ldr	r2, [pc, #44]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80071d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d8:	f7fc fa42 	bl	8003660 <HAL_GetTick>
 80071dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071de:	e008      	b.n	80071f2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071e0:	f7fc fa3e 	bl	8003660 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e045      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071f2:	4b03      	ldr	r3, [pc, #12]	@ (8007200 <HAL_RCC_OscConfig+0x4d0>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1f0      	bne.n	80071e0 <HAL_RCC_OscConfig+0x4b0>
 80071fe:	e03d      	b.n	800727c <HAL_RCC_OscConfig+0x54c>
 8007200:	40023800 	.word	0x40023800
 8007204:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007208:	4b1f      	ldr	r3, [pc, #124]	@ (8007288 <HAL_RCC_OscConfig+0x558>)
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	2b01      	cmp	r3, #1
 8007214:	d030      	beq.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007220:	429a      	cmp	r2, r3
 8007222:	d129      	bne.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800722e:	429a      	cmp	r2, r3
 8007230:	d122      	bne.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007238:	4013      	ands	r3, r2
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800723e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007240:	4293      	cmp	r3, r2
 8007242:	d119      	bne.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800724e:	085b      	lsrs	r3, r3, #1
 8007250:	3b01      	subs	r3, #1
 8007252:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007254:	429a      	cmp	r2, r3
 8007256:	d10f      	bne.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007262:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007264:	429a      	cmp	r2, r3
 8007266:	d107      	bne.n	8007278 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007272:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007274:	429a      	cmp	r2, r3
 8007276:	d001      	beq.n	800727c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	40023800 	.word	0x40023800

0800728c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007296:	2300      	movs	r3, #0
 8007298:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d101      	bne.n	80072a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e0d0      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80072a4:	4b6a      	ldr	r3, [pc, #424]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 030f 	and.w	r3, r3, #15
 80072ac:	683a      	ldr	r2, [r7, #0]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d910      	bls.n	80072d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072b2:	4b67      	ldr	r3, [pc, #412]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f023 020f 	bic.w	r2, r3, #15
 80072ba:	4965      	ldr	r1, [pc, #404]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	4313      	orrs	r3, r2
 80072c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072c2:	4b63      	ldr	r3, [pc, #396]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 030f 	and.w	r3, r3, #15
 80072ca:	683a      	ldr	r2, [r7, #0]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d001      	beq.n	80072d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e0b8      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d020      	beq.n	8007322 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0304 	and.w	r3, r3, #4
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d005      	beq.n	80072f8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072ec:	4b59      	ldr	r3, [pc, #356]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	4a58      	ldr	r2, [pc, #352]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 80072f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0308 	and.w	r3, r3, #8
 8007300:	2b00      	cmp	r3, #0
 8007302:	d005      	beq.n	8007310 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007304:	4b53      	ldr	r3, [pc, #332]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	4a52      	ldr	r2, [pc, #328]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 800730a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800730e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007310:	4b50      	ldr	r3, [pc, #320]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	494d      	ldr	r1, [pc, #308]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b00      	cmp	r3, #0
 800732c:	d040      	beq.n	80073b0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d107      	bne.n	8007346 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007336:	4b47      	ldr	r3, [pc, #284]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d115      	bne.n	800736e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e07f      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2b02      	cmp	r3, #2
 800734c:	d107      	bne.n	800735e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800734e:	4b41      	ldr	r3, [pc, #260]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d109      	bne.n	800736e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e073      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800735e:	4b3d      	ldr	r3, [pc, #244]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0302 	and.w	r3, r3, #2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e06b      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800736e:	4b39      	ldr	r3, [pc, #228]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f023 0203 	bic.w	r2, r3, #3
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	4936      	ldr	r1, [pc, #216]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 800737c:	4313      	orrs	r3, r2
 800737e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007380:	f7fc f96e 	bl	8003660 <HAL_GetTick>
 8007384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007386:	e00a      	b.n	800739e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007388:	f7fc f96a 	bl	8003660 <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007396:	4293      	cmp	r3, r2
 8007398:	d901      	bls.n	800739e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e053      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800739e:	4b2d      	ldr	r3, [pc, #180]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f003 020c 	and.w	r2, r3, #12
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d1eb      	bne.n	8007388 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073b0:	4b27      	ldr	r3, [pc, #156]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 030f 	and.w	r3, r3, #15
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d210      	bcs.n	80073e0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073be:	4b24      	ldr	r3, [pc, #144]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f023 020f 	bic.w	r2, r3, #15
 80073c6:	4922      	ldr	r1, [pc, #136]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073ce:	4b20      	ldr	r3, [pc, #128]	@ (8007450 <HAL_RCC_ClockConfig+0x1c4>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 030f 	and.w	r3, r3, #15
 80073d6:	683a      	ldr	r2, [r7, #0]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d001      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e032      	b.n	8007446 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0304 	and.w	r3, r3, #4
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d008      	beq.n	80073fe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073ec:	4b19      	ldr	r3, [pc, #100]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	4916      	ldr	r1, [pc, #88]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0308 	and.w	r3, r3, #8
 8007406:	2b00      	cmp	r3, #0
 8007408:	d009      	beq.n	800741e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800740a:	4b12      	ldr	r3, [pc, #72]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	490e      	ldr	r1, [pc, #56]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 800741a:	4313      	orrs	r3, r2
 800741c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800741e:	f000 f821 	bl	8007464 <HAL_RCC_GetSysClockFreq>
 8007422:	4602      	mov	r2, r0
 8007424:	4b0b      	ldr	r3, [pc, #44]	@ (8007454 <HAL_RCC_ClockConfig+0x1c8>)
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	490a      	ldr	r1, [pc, #40]	@ (8007458 <HAL_RCC_ClockConfig+0x1cc>)
 8007430:	5ccb      	ldrb	r3, [r1, r3]
 8007432:	fa22 f303 	lsr.w	r3, r2, r3
 8007436:	4a09      	ldr	r2, [pc, #36]	@ (800745c <HAL_RCC_ClockConfig+0x1d0>)
 8007438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800743a:	4b09      	ldr	r3, [pc, #36]	@ (8007460 <HAL_RCC_ClockConfig+0x1d4>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f7fb fe2c 	bl	800309c <HAL_InitTick>

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	40023c00 	.word	0x40023c00
 8007454:	40023800 	.word	0x40023800
 8007458:	08027560 	.word	0x08027560
 800745c:	20000010 	.word	0x20000010
 8007460:	20000014 	.word	0x20000014

08007464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007468:	b090      	sub	sp, #64	@ 0x40
 800746a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800746c:	2300      	movs	r3, #0
 800746e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007470:	2300      	movs	r3, #0
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007474:	2300      	movs	r3, #0
 8007476:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007478:	2300      	movs	r3, #0
 800747a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800747c:	4b59      	ldr	r3, [pc, #356]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 030c 	and.w	r3, r3, #12
 8007484:	2b08      	cmp	r3, #8
 8007486:	d00d      	beq.n	80074a4 <HAL_RCC_GetSysClockFreq+0x40>
 8007488:	2b08      	cmp	r3, #8
 800748a:	f200 80a1 	bhi.w	80075d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800748e:	2b00      	cmp	r3, #0
 8007490:	d002      	beq.n	8007498 <HAL_RCC_GetSysClockFreq+0x34>
 8007492:	2b04      	cmp	r3, #4
 8007494:	d003      	beq.n	800749e <HAL_RCC_GetSysClockFreq+0x3a>
 8007496:	e09b      	b.n	80075d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007498:	4b53      	ldr	r3, [pc, #332]	@ (80075e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800749a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800749c:	e09b      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800749e:	4b53      	ldr	r3, [pc, #332]	@ (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80074a2:	e098      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074a4:	4b4f      	ldr	r3, [pc, #316]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80074ae:	4b4d      	ldr	r3, [pc, #308]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d028      	beq.n	800750c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074ba:	4b4a      	ldr	r3, [pc, #296]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	099b      	lsrs	r3, r3, #6
 80074c0:	2200      	movs	r2, #0
 80074c2:	623b      	str	r3, [r7, #32]
 80074c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80074cc:	2100      	movs	r1, #0
 80074ce:	4b47      	ldr	r3, [pc, #284]	@ (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074d0:	fb03 f201 	mul.w	r2, r3, r1
 80074d4:	2300      	movs	r3, #0
 80074d6:	fb00 f303 	mul.w	r3, r0, r3
 80074da:	4413      	add	r3, r2
 80074dc:	4a43      	ldr	r2, [pc, #268]	@ (80075ec <HAL_RCC_GetSysClockFreq+0x188>)
 80074de:	fba0 1202 	umull	r1, r2, r0, r2
 80074e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074e4:	460a      	mov	r2, r1
 80074e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80074e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074ea:	4413      	add	r3, r2
 80074ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f0:	2200      	movs	r2, #0
 80074f2:	61bb      	str	r3, [r7, #24]
 80074f4:	61fa      	str	r2, [r7, #28]
 80074f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80074fe:	f7f9 f913 	bl	8000728 <__aeabi_uldivmod>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	4613      	mov	r3, r2
 8007508:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800750a:	e053      	b.n	80075b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800750c:	4b35      	ldr	r3, [pc, #212]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	099b      	lsrs	r3, r3, #6
 8007512:	2200      	movs	r2, #0
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	617a      	str	r2, [r7, #20]
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800751e:	f04f 0b00 	mov.w	fp, #0
 8007522:	4652      	mov	r2, sl
 8007524:	465b      	mov	r3, fp
 8007526:	f04f 0000 	mov.w	r0, #0
 800752a:	f04f 0100 	mov.w	r1, #0
 800752e:	0159      	lsls	r1, r3, #5
 8007530:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007534:	0150      	lsls	r0, r2, #5
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	ebb2 080a 	subs.w	r8, r2, sl
 800753e:	eb63 090b 	sbc.w	r9, r3, fp
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	f04f 0300 	mov.w	r3, #0
 800754a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800754e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007552:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007556:	ebb2 0408 	subs.w	r4, r2, r8
 800755a:	eb63 0509 	sbc.w	r5, r3, r9
 800755e:	f04f 0200 	mov.w	r2, #0
 8007562:	f04f 0300 	mov.w	r3, #0
 8007566:	00eb      	lsls	r3, r5, #3
 8007568:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800756c:	00e2      	lsls	r2, r4, #3
 800756e:	4614      	mov	r4, r2
 8007570:	461d      	mov	r5, r3
 8007572:	eb14 030a 	adds.w	r3, r4, sl
 8007576:	603b      	str	r3, [r7, #0]
 8007578:	eb45 030b 	adc.w	r3, r5, fp
 800757c:	607b      	str	r3, [r7, #4]
 800757e:	f04f 0200 	mov.w	r2, #0
 8007582:	f04f 0300 	mov.w	r3, #0
 8007586:	e9d7 4500 	ldrd	r4, r5, [r7]
 800758a:	4629      	mov	r1, r5
 800758c:	028b      	lsls	r3, r1, #10
 800758e:	4621      	mov	r1, r4
 8007590:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007594:	4621      	mov	r1, r4
 8007596:	028a      	lsls	r2, r1, #10
 8007598:	4610      	mov	r0, r2
 800759a:	4619      	mov	r1, r3
 800759c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800759e:	2200      	movs	r2, #0
 80075a0:	60bb      	str	r3, [r7, #8]
 80075a2:	60fa      	str	r2, [r7, #12]
 80075a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075a8:	f7f9 f8be 	bl	8000728 <__aeabi_uldivmod>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4613      	mov	r3, r2
 80075b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80075b4:	4b0b      	ldr	r3, [pc, #44]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	0c1b      	lsrs	r3, r3, #16
 80075ba:	f003 0303 	and.w	r3, r3, #3
 80075be:	3301      	adds	r3, #1
 80075c0:	005b      	lsls	r3, r3, #1
 80075c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80075c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80075ce:	e002      	b.n	80075d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075d0:	4b05      	ldr	r3, [pc, #20]	@ (80075e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80075d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80075d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3740      	adds	r7, #64	@ 0x40
 80075dc:	46bd      	mov	sp, r7
 80075de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075e2:	bf00      	nop
 80075e4:	40023800 	.word	0x40023800
 80075e8:	00f42400 	.word	0x00f42400
 80075ec:	017d7840 	.word	0x017d7840

080075f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075f0:	b480      	push	{r7}
 80075f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075f4:	4b03      	ldr	r3, [pc, #12]	@ (8007604 <HAL_RCC_GetHCLKFreq+0x14>)
 80075f6:	681b      	ldr	r3, [r3, #0]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr
 8007602:	bf00      	nop
 8007604:	20000010 	.word	0x20000010

08007608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800760c:	f7ff fff0 	bl	80075f0 <HAL_RCC_GetHCLKFreq>
 8007610:	4602      	mov	r2, r0
 8007612:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	0a9b      	lsrs	r3, r3, #10
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	4903      	ldr	r1, [pc, #12]	@ (800762c <HAL_RCC_GetPCLK1Freq+0x24>)
 800761e:	5ccb      	ldrb	r3, [r1, r3]
 8007620:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007624:	4618      	mov	r0, r3
 8007626:	bd80      	pop	{r7, pc}
 8007628:	40023800 	.word	0x40023800
 800762c:	08027570 	.word	0x08027570

08007630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007634:	f7ff ffdc 	bl	80075f0 <HAL_RCC_GetHCLKFreq>
 8007638:	4602      	mov	r2, r0
 800763a:	4b05      	ldr	r3, [pc, #20]	@ (8007650 <HAL_RCC_GetPCLK2Freq+0x20>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	0b5b      	lsrs	r3, r3, #13
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	4903      	ldr	r1, [pc, #12]	@ (8007654 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007646:	5ccb      	ldrb	r3, [r1, r3]
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40023800 	.word	0x40023800
 8007654:	08027570 	.word	0x08027570

08007658 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	220f      	movs	r2, #15
 8007666:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007668:	4b12      	ldr	r3, [pc, #72]	@ (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 0203 	and.w	r2, r3, #3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007674:	4b0f      	ldr	r3, [pc, #60]	@ (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007680:	4b0c      	ldr	r3, [pc, #48]	@ (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800768c:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <HAL_RCC_GetClockConfig+0x5c>)
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	08db      	lsrs	r3, r3, #3
 8007692:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800769a:	4b07      	ldr	r3, [pc, #28]	@ (80076b8 <HAL_RCC_GetClockConfig+0x60>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 020f 	and.w	r2, r3, #15
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	601a      	str	r2, [r3, #0]
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr
 80076b2:	bf00      	nop
 80076b4:	40023800 	.word	0x40023800
 80076b8:	40023c00 	.word	0x40023c00

080076bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b088      	sub	sp, #32
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80076c4:	2300      	movs	r3, #0
 80076c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80076c8:	2300      	movs	r3, #0
 80076ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80076d0:	2300      	movs	r3, #0
 80076d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80076d4:	2300      	movs	r3, #0
 80076d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d012      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076e4:	4b69      	ldr	r3, [pc, #420]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	4a68      	ldr	r2, [pc, #416]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076ea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80076ee:	6093      	str	r3, [r2, #8]
 80076f0:	4b66      	ldr	r3, [pc, #408]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076f2:	689a      	ldr	r2, [r3, #8]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076f8:	4964      	ldr	r1, [pc, #400]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007702:	2b00      	cmp	r3, #0
 8007704:	d101      	bne.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007706:	2301      	movs	r3, #1
 8007708:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d017      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007716:	4b5d      	ldr	r3, [pc, #372]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800771c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007724:	4959      	ldr	r1, [pc, #356]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007730:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007734:	d101      	bne.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007736:	2301      	movs	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800773e:	2b00      	cmp	r3, #0
 8007740:	d101      	bne.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007742:	2301      	movs	r3, #1
 8007744:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d017      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007752:	4b4e      	ldr	r3, [pc, #312]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007758:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007760:	494a      	ldr	r1, [pc, #296]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007762:	4313      	orrs	r3, r2
 8007764:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007770:	d101      	bne.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007772:	2301      	movs	r3, #1
 8007774:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d101      	bne.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800777e:	2301      	movs	r3, #1
 8007780:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800778a:	2b00      	cmp	r3, #0
 800778c:	d001      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800778e:	2301      	movs	r3, #1
 8007790:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0320 	and.w	r3, r3, #32
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 808b 	beq.w	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80077a0:	4b3a      	ldr	r3, [pc, #232]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a4:	4a39      	ldr	r2, [pc, #228]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80077ac:	4b37      	ldr	r3, [pc, #220]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077b4:	60bb      	str	r3, [r7, #8]
 80077b6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80077b8:	4b35      	ldr	r3, [pc, #212]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a34      	ldr	r2, [pc, #208]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c4:	f7fb ff4c 	bl	8003660 <HAL_GetTick>
 80077c8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80077ca:	e008      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077cc:	f7fb ff48 	bl	8003660 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	2b64      	cmp	r3, #100	@ 0x64
 80077d8:	d901      	bls.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	e38f      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80077de:	4b2c      	ldr	r3, [pc, #176]	@ (8007890 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d0f0      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80077ea:	4b28      	ldr	r3, [pc, #160]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077f2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d035      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	429a      	cmp	r2, r3
 8007806:	d02e      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007808:	4b20      	ldr	r3, [pc, #128]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800780a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800780c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007810:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007812:	4b1e      	ldr	r3, [pc, #120]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007816:	4a1d      	ldr	r2, [pc, #116]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800781c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800781e:	4b1b      	ldr	r3, [pc, #108]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007822:	4a1a      	ldr	r2, [pc, #104]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007824:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007828:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800782a:	4a18      	ldr	r2, [pc, #96]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007830:	4b16      	ldr	r3, [pc, #88]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b01      	cmp	r3, #1
 800783a:	d114      	bne.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800783c:	f7fb ff10 	bl	8003660 <HAL_GetTick>
 8007840:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007842:	e00a      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007844:	f7fb ff0c 	bl	8003660 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007852:	4293      	cmp	r3, r2
 8007854:	d901      	bls.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e351      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800785a:	4b0c      	ldr	r3, [pc, #48]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800785c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d0ee      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800786a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800786e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007872:	d111      	bne.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007874:	4b05      	ldr	r3, [pc, #20]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007880:	4b04      	ldr	r3, [pc, #16]	@ (8007894 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007882:	400b      	ands	r3, r1
 8007884:	4901      	ldr	r1, [pc, #4]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007886:	4313      	orrs	r3, r2
 8007888:	608b      	str	r3, [r1, #8]
 800788a:	e00b      	b.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800788c:	40023800 	.word	0x40023800
 8007890:	40007000 	.word	0x40007000
 8007894:	0ffffcff 	.word	0x0ffffcff
 8007898:	4bac      	ldr	r3, [pc, #688]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	4aab      	ldr	r2, [pc, #684]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800789e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80078a2:	6093      	str	r3, [r2, #8]
 80078a4:	4ba9      	ldr	r3, [pc, #676]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078b0:	49a6      	ldr	r1, [pc, #664]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0310 	and.w	r3, r3, #16
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d010      	beq.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078c2:	4ba2      	ldr	r3, [pc, #648]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078c8:	4aa0      	ldr	r2, [pc, #640]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80078d2:	4b9e      	ldr	r3, [pc, #632]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078dc:	499b      	ldr	r1, [pc, #620]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80078f0:	4b96      	ldr	r3, [pc, #600]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078f6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078fe:	4993      	ldr	r1, [pc, #588]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007900:	4313      	orrs	r3, r2
 8007902:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00a      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007912:	4b8e      	ldr	r3, [pc, #568]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007918:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007920:	498a      	ldr	r1, [pc, #552]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007922:	4313      	orrs	r3, r2
 8007924:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007934:	4b85      	ldr	r3, [pc, #532]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800793a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007942:	4982      	ldr	r1, [pc, #520]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007944:	4313      	orrs	r3, r2
 8007946:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007956:	4b7d      	ldr	r3, [pc, #500]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800795c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007964:	4979      	ldr	r1, [pc, #484]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007966:	4313      	orrs	r3, r2
 8007968:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007978:	4b74      	ldr	r3, [pc, #464]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800797a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800797e:	f023 0203 	bic.w	r2, r3, #3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007986:	4971      	ldr	r1, [pc, #452]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007988:	4313      	orrs	r3, r2
 800798a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800799a:	4b6c      	ldr	r3, [pc, #432]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a0:	f023 020c 	bic.w	r2, r3, #12
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079a8:	4968      	ldr	r1, [pc, #416]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079aa:	4313      	orrs	r3, r2
 80079ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80079bc:	4b63      	ldr	r3, [pc, #396]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079c2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ca:	4960      	ldr	r1, [pc, #384]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079de:	4b5b      	ldr	r3, [pc, #364]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079e4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079ec:	4957      	ldr	r1, [pc, #348]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00a      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a00:	4b52      	ldr	r3, [pc, #328]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a0e:	494f      	ldr	r1, [pc, #316]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007a22:	4b4a      	ldr	r3, [pc, #296]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a30:	4946      	ldr	r1, [pc, #280]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00a      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007a44:	4b41      	ldr	r3, [pc, #260]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a52:	493e      	ldr	r1, [pc, #248]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a54:	4313      	orrs	r3, r2
 8007a56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007a66:	4b39      	ldr	r3, [pc, #228]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a74:	4935      	ldr	r1, [pc, #212]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d00a      	beq.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a88:	4b30      	ldr	r3, [pc, #192]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a8e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a96:	492d      	ldr	r1, [pc, #180]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d011      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007aaa:	4b28      	ldr	r3, [pc, #160]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ab8:	4924      	ldr	r1, [pc, #144]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aba:	4313      	orrs	r3, r2
 8007abc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ac4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ac8:	d101      	bne.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007aca:	2301      	movs	r3, #1
 8007acc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d001      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007ada:	2301      	movs	r3, #1
 8007adc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00a      	beq.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007aea:	4b18      	ldr	r3, [pc, #96]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007af0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007af8:	4914      	ldr	r1, [pc, #80]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00b      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b1c:	490b      	ldr	r1, [pc, #44]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d00f      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007b30:	4b06      	ldr	r3, [pc, #24]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b36:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b40:	4902      	ldr	r1, [pc, #8]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b42:	4313      	orrs	r3, r2
 8007b44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007b48:	e002      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007b4a:	bf00      	nop
 8007b4c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00b      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007b5c:	4b8a      	ldr	r3, [pc, #552]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b6c:	4986      	ldr	r1, [pc, #536]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00b      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007b80:	4b81      	ldr	r3, [pc, #516]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b86:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b90:	497d      	ldr	r1, [pc, #500]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d006      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f000 80d6 	beq.w	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007bac:	4b76      	ldr	r3, [pc, #472]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a75      	ldr	r2, [pc, #468]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bb8:	f7fb fd52 	bl	8003660 <HAL_GetTick>
 8007bbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007bc0:	f7fb fd4e 	bl	8003660 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b64      	cmp	r3, #100	@ 0x64
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e195      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1f0      	bne.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d021      	beq.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d11d      	bne.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007bf2:	4b65      	ldr	r3, [pc, #404]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bf8:	0c1b      	lsrs	r3, r3, #16
 8007bfa:	f003 0303 	and.w	r3, r3, #3
 8007bfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c00:	4b61      	ldr	r3, [pc, #388]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c06:	0e1b      	lsrs	r3, r3, #24
 8007c08:	f003 030f 	and.w	r3, r3, #15
 8007c0c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	019a      	lsls	r2, r3, #6
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	041b      	lsls	r3, r3, #16
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	061b      	lsls	r3, r3, #24
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	071b      	lsls	r3, r3, #28
 8007c26:	4958      	ldr	r1, [pc, #352]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d004      	beq.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c42:	d00a      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d02e      	beq.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c58:	d129      	bne.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c60:	0c1b      	lsrs	r3, r3, #16
 8007c62:	f003 0303 	and.w	r3, r3, #3
 8007c66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007c68:	4b47      	ldr	r3, [pc, #284]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c6e:	0f1b      	lsrs	r3, r3, #28
 8007c70:	f003 0307 	and.w	r3, r3, #7
 8007c74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	019a      	lsls	r2, r3, #6
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	041b      	lsls	r3, r3, #16
 8007c80:	431a      	orrs	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	061b      	lsls	r3, r3, #24
 8007c88:	431a      	orrs	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	071b      	lsls	r3, r3, #28
 8007c8e:	493e      	ldr	r1, [pc, #248]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007c96:	4b3c      	ldr	r3, [pc, #240]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c9c:	f023 021f 	bic.w	r2, r3, #31
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	4938      	ldr	r1, [pc, #224]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d01d      	beq.n	8007cf6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007cba:	4b33      	ldr	r3, [pc, #204]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cc0:	0e1b      	lsrs	r3, r3, #24
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cce:	0f1b      	lsrs	r3, r3, #28
 8007cd0:	f003 0307 	and.w	r3, r3, #7
 8007cd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	019a      	lsls	r2, r3, #6
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	041b      	lsls	r3, r3, #16
 8007ce2:	431a      	orrs	r2, r3
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	061b      	lsls	r3, r3, #24
 8007ce8:	431a      	orrs	r2, r3
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	071b      	lsls	r3, r3, #28
 8007cee:	4926      	ldr	r1, [pc, #152]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d011      	beq.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	019a      	lsls	r2, r3, #6
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	041b      	lsls	r3, r3, #16
 8007d0e:	431a      	orrs	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	061b      	lsls	r3, r3, #24
 8007d16:	431a      	orrs	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	071b      	lsls	r3, r3, #28
 8007d1e:	491a      	ldr	r1, [pc, #104]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007d26:	4b18      	ldr	r3, [pc, #96]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a17      	ldr	r2, [pc, #92]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007d30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d32:	f7fb fc95 	bl	8003660 <HAL_GetTick>
 8007d36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d38:	e008      	b.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d3a:	f7fb fc91 	bl	8003660 <HAL_GetTick>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	2b64      	cmp	r3, #100	@ 0x64
 8007d46:	d901      	bls.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e0d8      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d0f0      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007d58:	69bb      	ldr	r3, [r7, #24]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	f040 80ce 	bne.w	8007efc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007d60:	4b09      	ldr	r3, [pc, #36]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a08      	ldr	r2, [pc, #32]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d6c:	f7fb fc78 	bl	8003660 <HAL_GetTick>
 8007d70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d72:	e00b      	b.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007d74:	f7fb fc74 	bl	8003660 <HAL_GetTick>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	2b64      	cmp	r3, #100	@ 0x64
 8007d80:	d904      	bls.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e0bb      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007d86:	bf00      	nop
 8007d88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d8c:	4b5e      	ldr	r3, [pc, #376]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d98:	d0ec      	beq.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d003      	beq.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d009      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d02e      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d12a      	bne.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007dc2:	4b51      	ldr	r3, [pc, #324]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc8:	0c1b      	lsrs	r3, r3, #16
 8007dca:	f003 0303 	and.w	r3, r3, #3
 8007dce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007dd0:	4b4d      	ldr	r3, [pc, #308]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dd6:	0f1b      	lsrs	r3, r3, #28
 8007dd8:	f003 0307 	and.w	r3, r3, #7
 8007ddc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	019a      	lsls	r2, r3, #6
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	041b      	lsls	r3, r3, #16
 8007de8:	431a      	orrs	r2, r3
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	061b      	lsls	r3, r3, #24
 8007df0:	431a      	orrs	r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	071b      	lsls	r3, r3, #28
 8007df6:	4944      	ldr	r1, [pc, #272]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007dfe:	4b42      	ldr	r3, [pc, #264]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e04:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	021b      	lsls	r3, r3, #8
 8007e10:	493d      	ldr	r1, [pc, #244]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d022      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e2c:	d11d      	bne.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e2e:	4b36      	ldr	r3, [pc, #216]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e34:	0e1b      	lsrs	r3, r3, #24
 8007e36:	f003 030f 	and.w	r3, r3, #15
 8007e3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007e3c:	4b32      	ldr	r3, [pc, #200]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e42:	0f1b      	lsrs	r3, r3, #28
 8007e44:	f003 0307 	and.w	r3, r3, #7
 8007e48:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	019a      	lsls	r2, r3, #6
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a1b      	ldr	r3, [r3, #32]
 8007e54:	041b      	lsls	r3, r3, #16
 8007e56:	431a      	orrs	r2, r3
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	061b      	lsls	r3, r3, #24
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	071b      	lsls	r3, r3, #28
 8007e62:	4929      	ldr	r1, [pc, #164]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0308 	and.w	r3, r3, #8
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d028      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e76:	4b24      	ldr	r3, [pc, #144]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e7c:	0e1b      	lsrs	r3, r3, #24
 8007e7e:	f003 030f 	and.w	r3, r3, #15
 8007e82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007e84:	4b20      	ldr	r3, [pc, #128]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e8a:	0c1b      	lsrs	r3, r3, #16
 8007e8c:	f003 0303 	and.w	r3, r3, #3
 8007e90:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	695b      	ldr	r3, [r3, #20]
 8007e96:	019a      	lsls	r2, r3, #6
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	041b      	lsls	r3, r3, #16
 8007e9c:	431a      	orrs	r2, r3
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	061b      	lsls	r3, r3, #24
 8007ea2:	431a      	orrs	r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	69db      	ldr	r3, [r3, #28]
 8007ea8:	071b      	lsls	r3, r3, #28
 8007eaa:	4917      	ldr	r1, [pc, #92]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007eac:	4313      	orrs	r3, r2
 8007eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007eb2:	4b15      	ldr	r3, [pc, #84]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec0:	4911      	ldr	r1, [pc, #68]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ed2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ed4:	f7fb fbc4 	bl	8003660 <HAL_GetTick>
 8007ed8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eda:	e008      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007edc:	f7fb fbc0 	bl	8003660 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b64      	cmp	r3, #100	@ 0x64
 8007ee8:	d901      	bls.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e007      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eee:	4b06      	ldr	r3, [pc, #24]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007efa:	d1ef      	bne.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007efc:	2300      	movs	r3, #0
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3720      	adds	r7, #32
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	40023800 	.word	0x40023800

08007f0c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d101      	bne.n	8007f1e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e071      	b.n	8008002 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	7f5b      	ldrb	r3, [r3, #29]
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d105      	bne.n	8007f34 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fa ffa6 	bl	8002e80 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b10      	cmp	r3, #16
 8007f46:	d053      	beq.n	8007ff0 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	22ca      	movs	r2, #202	@ 0xca
 8007f4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2253      	movs	r2, #83	@ 0x53
 8007f56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 fa4b 	bl	80083f4 <RTC_EnterInitMode>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007f62:	7bfb      	ldrb	r3, [r7, #15]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d12a      	bne.n	8007fbe <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6899      	ldr	r1, [r3, #8]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	4b26      	ldr	r3, [pc, #152]	@ (800800c <HAL_RTC_Init+0x100>)
 8007f74:	400b      	ands	r3, r1
 8007f76:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6899      	ldr	r1, [r3, #8]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685a      	ldr	r2, [r3, #4]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	695b      	ldr	r3, [r3, #20]
 8007f8c:	431a      	orrs	r2, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	430a      	orrs	r2, r1
 8007f94:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	68d2      	ldr	r2, [r2, #12]
 8007f9e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6919      	ldr	r1, [r3, #16]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	041a      	lsls	r2, r3, #16
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	430a      	orrs	r2, r1
 8007fb2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 fa54 	bl	8008462 <RTC_ExitInitMode>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007fbe:	7bfb      	ldrb	r3, [r7, #15]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d110      	bne.n	8007fe6 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f022 0208 	bic.w	r2, r2, #8
 8007fd2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	699a      	ldr	r2, [r3, #24]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	430a      	orrs	r2, r1
 8007fe4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	22ff      	movs	r2, #255	@ 0xff
 8007fec:	625a      	str	r2, [r3, #36]	@ 0x24
 8007fee:	e001      	b.n	8007ff4 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007ff4:	7bfb      	ldrb	r3, [r7, #15]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d102      	bne.n	8008000 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008000:	7bfb      	ldrb	r3, [r7, #15]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	ff8fffbf 	.word	0xff8fffbf

08008010 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008010:	b590      	push	{r4, r7, lr}
 8008012:	b087      	sub	sp, #28
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800801c:	2300      	movs	r3, #0
 800801e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	7f1b      	ldrb	r3, [r3, #28]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d101      	bne.n	800802c <HAL_RTC_SetTime+0x1c>
 8008028:	2302      	movs	r3, #2
 800802a:	e085      	b.n	8008138 <HAL_RTC_SetTime+0x128>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2201      	movs	r2, #1
 8008030:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2202      	movs	r2, #2
 8008036:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d126      	bne.n	800808c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008048:	2b00      	cmp	r3, #0
 800804a:	d102      	bne.n	8008052 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2200      	movs	r2, #0
 8008050:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	4618      	mov	r0, r3
 8008058:	f000 fa28 	bl	80084ac <RTC_ByteToBcd2>
 800805c:	4603      	mov	r3, r0
 800805e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	785b      	ldrb	r3, [r3, #1]
 8008064:	4618      	mov	r0, r3
 8008066:	f000 fa21 	bl	80084ac <RTC_ByteToBcd2>
 800806a:	4603      	mov	r3, r0
 800806c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800806e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	789b      	ldrb	r3, [r3, #2]
 8008074:	4618      	mov	r0, r3
 8008076:	f000 fa19 	bl	80084ac <RTC_ByteToBcd2>
 800807a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800807c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	78db      	ldrb	r3, [r3, #3]
 8008084:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008086:	4313      	orrs	r3, r2
 8008088:	617b      	str	r3, [r7, #20]
 800808a:	e018      	b.n	80080be <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008096:	2b00      	cmp	r3, #0
 8008098:	d102      	bne.n	80080a0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2200      	movs	r2, #0
 800809e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	785b      	ldrb	r3, [r3, #1]
 80080aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80080ac:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80080b2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	78db      	ldrb	r3, [r3, #3]
 80080b8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80080ba:	4313      	orrs	r3, r2
 80080bc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	22ca      	movs	r2, #202	@ 0xca
 80080c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2253      	movs	r2, #83	@ 0x53
 80080cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f000 f990 	bl	80083f4 <RTC_EnterInitMode>
 80080d4:	4603      	mov	r3, r0
 80080d6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80080d8:	7cfb      	ldrb	r3, [r7, #19]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d11e      	bne.n	800811c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	6979      	ldr	r1, [r7, #20]
 80080e4:	4b16      	ldr	r3, [pc, #88]	@ (8008140 <HAL_RTC_SetTime+0x130>)
 80080e6:	400b      	ands	r3, r1
 80080e8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80080f8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6899      	ldr	r1, [r3, #8]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	68da      	ldr	r2, [r3, #12]
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	431a      	orrs	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	430a      	orrs	r2, r1
 8008110:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f000 f9a5 	bl	8008462 <RTC_ExitInitMode>
 8008118:	4603      	mov	r3, r0
 800811a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800811c:	7cfb      	ldrb	r3, [r7, #19]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d102      	bne.n	8008128 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2201      	movs	r2, #1
 8008126:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	22ff      	movs	r2, #255	@ 0xff
 800812e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	771a      	strb	r2, [r3, #28]

  return status;
 8008136:	7cfb      	ldrb	r3, [r7, #19]
}
 8008138:	4618      	mov	r0, r3
 800813a:	371c      	adds	r7, #28
 800813c:	46bd      	mov	sp, r7
 800813e:	bd90      	pop	{r4, r7, pc}
 8008140:	007f7f7f 	.word	0x007f7f7f

08008144 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008150:	2300      	movs	r3, #0
 8008152:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	4b22      	ldr	r3, [pc, #136]	@ (80081fc <HAL_RTC_GetTime+0xb8>)
 8008174:	4013      	ands	r3, r2
 8008176:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	0c1b      	lsrs	r3, r3, #16
 800817c:	b2db      	uxtb	r3, r3
 800817e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008182:	b2da      	uxtb	r2, r3
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	0a1b      	lsrs	r3, r3, #8
 800818c:	b2db      	uxtb	r3, r3
 800818e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008192:	b2da      	uxtb	r2, r3
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	b2db      	uxtb	r3, r3
 800819c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081a0:	b2da      	uxtb	r2, r3
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	0d9b      	lsrs	r3, r3, #22
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	f003 0301 	and.w	r3, r3, #1
 80081b0:	b2da      	uxtb	r2, r3
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d11a      	bne.n	80081f2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f000 f991 	bl	80084e8 <RTC_Bcd2ToByte>
 80081c6:	4603      	mov	r3, r0
 80081c8:	461a      	mov	r2, r3
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	785b      	ldrb	r3, [r3, #1]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 f988 	bl	80084e8 <RTC_Bcd2ToByte>
 80081d8:	4603      	mov	r3, r0
 80081da:	461a      	mov	r2, r3
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	789b      	ldrb	r3, [r3, #2]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f000 f97f 	bl	80084e8 <RTC_Bcd2ToByte>
 80081ea:	4603      	mov	r3, r0
 80081ec:	461a      	mov	r2, r3
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3718      	adds	r7, #24
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}
 80081fc:	007f7f7f 	.word	0x007f7f7f

08008200 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008200:	b590      	push	{r4, r7, lr}
 8008202:	b087      	sub	sp, #28
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	7f1b      	ldrb	r3, [r3, #28]
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <HAL_RTC_SetDate+0x1c>
 8008218:	2302      	movs	r3, #2
 800821a:	e06f      	b.n	80082fc <HAL_RTC_SetDate+0xfc>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2201      	movs	r2, #1
 8008220:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2202      	movs	r2, #2
 8008226:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10e      	bne.n	800824c <HAL_RTC_SetDate+0x4c>
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	785b      	ldrb	r3, [r3, #1]
 8008232:	f003 0310 	and.w	r3, r3, #16
 8008236:	2b00      	cmp	r3, #0
 8008238:	d008      	beq.n	800824c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	785b      	ldrb	r3, [r3, #1]
 800823e:	f023 0310 	bic.w	r3, r3, #16
 8008242:	b2db      	uxtb	r3, r3
 8008244:	330a      	adds	r3, #10
 8008246:	b2da      	uxtb	r2, r3
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d11c      	bne.n	800828c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	78db      	ldrb	r3, [r3, #3]
 8008256:	4618      	mov	r0, r3
 8008258:	f000 f928 	bl	80084ac <RTC_ByteToBcd2>
 800825c:	4603      	mov	r3, r0
 800825e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	785b      	ldrb	r3, [r3, #1]
 8008264:	4618      	mov	r0, r3
 8008266:	f000 f921 	bl	80084ac <RTC_ByteToBcd2>
 800826a:	4603      	mov	r3, r0
 800826c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800826e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	789b      	ldrb	r3, [r3, #2]
 8008274:	4618      	mov	r0, r3
 8008276:	f000 f919 	bl	80084ac <RTC_ByteToBcd2>
 800827a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800827c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008286:	4313      	orrs	r3, r2
 8008288:	617b      	str	r3, [r7, #20]
 800828a:	e00e      	b.n	80082aa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	78db      	ldrb	r3, [r3, #3]
 8008290:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	785b      	ldrb	r3, [r3, #1]
 8008296:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008298:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800829a:	68ba      	ldr	r2, [r7, #8]
 800829c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800829e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80082a6:	4313      	orrs	r3, r2
 80082a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	22ca      	movs	r2, #202	@ 0xca
 80082b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	2253      	movs	r2, #83	@ 0x53
 80082b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	f000 f89a 	bl	80083f4 <RTC_EnterInitMode>
 80082c0:	4603      	mov	r3, r0
 80082c2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80082c4:	7cfb      	ldrb	r3, [r7, #19]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10a      	bne.n	80082e0 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	6979      	ldr	r1, [r7, #20]
 80082d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008304 <HAL_RTC_SetDate+0x104>)
 80082d2:	400b      	ands	r3, r1
 80082d4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f8c3 	bl	8008462 <RTC_ExitInitMode>
 80082dc:	4603      	mov	r3, r0
 80082de:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80082e0:	7cfb      	ldrb	r3, [r7, #19]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d102      	bne.n	80082ec <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2201      	movs	r2, #1
 80082ea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	22ff      	movs	r2, #255	@ 0xff
 80082f2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2200      	movs	r2, #0
 80082f8:	771a      	strb	r2, [r3, #28]

  return status;
 80082fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	371c      	adds	r7, #28
 8008300:	46bd      	mov	sp, r7
 8008302:	bd90      	pop	{r4, r7, pc}
 8008304:	00ffff3f 	.word	0x00ffff3f

08008308 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008314:	2300      	movs	r3, #0
 8008316:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	4b21      	ldr	r3, [pc, #132]	@ (80083a4 <HAL_RTC_GetDate+0x9c>)
 8008320:	4013      	ands	r3, r2
 8008322:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	0c1b      	lsrs	r3, r3, #16
 8008328:	b2da      	uxtb	r2, r3
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	0a1b      	lsrs	r3, r3, #8
 8008332:	b2db      	uxtb	r3, r3
 8008334:	f003 031f 	and.w	r3, r3, #31
 8008338:	b2da      	uxtb	r2, r3
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	b2db      	uxtb	r3, r3
 8008342:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008346:	b2da      	uxtb	r2, r3
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	0b5b      	lsrs	r3, r3, #13
 8008350:	b2db      	uxtb	r3, r3
 8008352:	f003 0307 	and.w	r3, r3, #7
 8008356:	b2da      	uxtb	r2, r3
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d11a      	bne.n	8008398 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	78db      	ldrb	r3, [r3, #3]
 8008366:	4618      	mov	r0, r3
 8008368:	f000 f8be 	bl	80084e8 <RTC_Bcd2ToByte>
 800836c:	4603      	mov	r3, r0
 800836e:	461a      	mov	r2, r3
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	4618      	mov	r0, r3
 800837a:	f000 f8b5 	bl	80084e8 <RTC_Bcd2ToByte>
 800837e:	4603      	mov	r3, r0
 8008380:	461a      	mov	r2, r3
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	789b      	ldrb	r3, [r3, #2]
 800838a:	4618      	mov	r0, r3
 800838c:	f000 f8ac 	bl	80084e8 <RTC_Bcd2ToByte>
 8008390:	4603      	mov	r3, r0
 8008392:	461a      	mov	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	00ffff3f 	.word	0x00ffff3f

080083a8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083b0:	2300      	movs	r3, #0
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a0d      	ldr	r2, [pc, #52]	@ (80083f0 <HAL_RTC_WaitForSynchro+0x48>)
 80083ba:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80083bc:	f7fb f950 	bl	8003660 <HAL_GetTick>
 80083c0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083c2:	e009      	b.n	80083d8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80083c4:	f7fb f94c 	bl	8003660 <HAL_GetTick>
 80083c8:	4602      	mov	r2, r0
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	1ad3      	subs	r3, r2, r3
 80083ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083d2:	d901      	bls.n	80083d8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80083d4:	2303      	movs	r3, #3
 80083d6:	e007      	b.n	80083e8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	f003 0320 	and.w	r3, r3, #32
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d0ee      	beq.n	80083c4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	0001ff5f 	.word	0x0001ff5f

080083f4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008400:	2300      	movs	r3, #0
 8008402:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840e:	2b00      	cmp	r3, #0
 8008410:	d122      	bne.n	8008458 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68da      	ldr	r2, [r3, #12]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008420:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008422:	f7fb f91d 	bl	8003660 <HAL_GetTick>
 8008426:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008428:	e00c      	b.n	8008444 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800842a:	f7fb f919 	bl	8003660 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008438:	d904      	bls.n	8008444 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2204      	movs	r2, #4
 800843e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800844e:	2b00      	cmp	r3, #0
 8008450:	d102      	bne.n	8008458 <RTC_EnterInitMode+0x64>
 8008452:	7bfb      	ldrb	r3, [r7, #15]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d1e8      	bne.n	800842a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008458:	7bfb      	ldrb	r3, [r7, #15]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3710      	adds	r7, #16
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008462:	b580      	push	{r7, lr}
 8008464:	b084      	sub	sp, #16
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	68da      	ldr	r2, [r3, #12]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800847c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f003 0320 	and.w	r3, r3, #32
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10a      	bne.n	80084a2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f7ff ff8b 	bl	80083a8 <HAL_RTC_WaitForSynchro>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d004      	beq.n	80084a2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2204      	movs	r2, #4
 800849c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80084a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	4603      	mov	r3, r0
 80084b4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80084b6:	2300      	movs	r3, #0
 80084b8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80084ba:	e005      	b.n	80084c8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	3301      	adds	r3, #1
 80084c0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80084c2:	79fb      	ldrb	r3, [r7, #7]
 80084c4:	3b0a      	subs	r3, #10
 80084c6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80084c8:	79fb      	ldrb	r3, [r7, #7]
 80084ca:	2b09      	cmp	r3, #9
 80084cc:	d8f6      	bhi.n	80084bc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	011b      	lsls	r3, r3, #4
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	79fb      	ldrb	r3, [r7, #7]
 80084d8:	4313      	orrs	r3, r2
 80084da:	b2db      	uxtb	r3, r3
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	4603      	mov	r3, r0
 80084f0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80084f2:	2300      	movs	r3, #0
 80084f4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80084f6:	79fb      	ldrb	r3, [r7, #7]
 80084f8:	091b      	lsrs	r3, r3, #4
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	4613      	mov	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4413      	add	r3, r2
 8008504:	005b      	lsls	r3, r3, #1
 8008506:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	b2da      	uxtb	r2, r3
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	f003 030f 	and.w	r3, r3, #15
 8008512:	b2db      	uxtb	r3, r3
 8008514:	4413      	add	r3, r2
 8008516:	b2db      	uxtb	r3, r3
}
 8008518:	4618      	mov	r0, r3
 800851a:	3714      	adds	r7, #20
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e09d      	b.n	8008672 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853a:	2b00      	cmp	r3, #0
 800853c:	d108      	bne.n	8008550 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008546:	d009      	beq.n	800855c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	61da      	str	r2, [r3, #28]
 800854e:	e005      	b.n	800855c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008568:	b2db      	uxtb	r3, r3
 800856a:	2b00      	cmp	r3, #0
 800856c:	d106      	bne.n	800857c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7fa fcb0 	bl	8002edc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008592:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800859c:	d902      	bls.n	80085a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800859e:	2300      	movs	r3, #0
 80085a0:	60fb      	str	r3, [r7, #12]
 80085a2:	e002      	b.n	80085aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80085a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80085b2:	d007      	beq.n	80085c4 <HAL_SPI_Init+0xa0>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085bc:	d002      	beq.n	80085c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80085d4:	431a      	orrs	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	f003 0302 	and.w	r3, r3, #2
 80085de:	431a      	orrs	r2, r3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	431a      	orrs	r2, r3
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	699b      	ldr	r3, [r3, #24]
 80085ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085f2:	431a      	orrs	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085fc:	431a      	orrs	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008606:	ea42 0103 	orr.w	r1, r2, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800860e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	699b      	ldr	r3, [r3, #24]
 800861e:	0c1b      	lsrs	r3, r3, #16
 8008620:	f003 0204 	and.w	r2, r3, #4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008628:	f003 0310 	and.w	r3, r3, #16
 800862c:	431a      	orrs	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008632:	f003 0308 	and.w	r3, r3, #8
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008640:	ea42 0103 	orr.w	r1, r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	430a      	orrs	r2, r1
 8008650:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	69da      	ldr	r2, [r3, #28]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008660:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b088      	sub	sp, #32
 800867e:	af00      	add	r7, sp, #0
 8008680:	60f8      	str	r0, [r7, #12]
 8008682:	60b9      	str	r1, [r7, #8]
 8008684:	603b      	str	r3, [r7, #0]
 8008686:	4613      	mov	r3, r2
 8008688:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800868a:	f7fa ffe9 	bl	8003660 <HAL_GetTick>
 800868e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008690:	88fb      	ldrh	r3, [r7, #6]
 8008692:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	d001      	beq.n	80086a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80086a0:	2302      	movs	r3, #2
 80086a2:	e15c      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d002      	beq.n	80086b0 <HAL_SPI_Transmit+0x36>
 80086aa:	88fb      	ldrh	r3, [r7, #6]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d101      	bne.n	80086b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e154      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d101      	bne.n	80086c2 <HAL_SPI_Transmit+0x48>
 80086be:	2302      	movs	r3, #2
 80086c0:	e14d      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2203      	movs	r2, #3
 80086ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2200      	movs	r2, #0
 80086d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	88fa      	ldrh	r2, [r7, #6]
 80086e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	88fa      	ldrh	r2, [r7, #6]
 80086e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2200      	movs	r2, #0
 80086ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008714:	d10f      	bne.n	8008736 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008724:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008734:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008740:	2b40      	cmp	r3, #64	@ 0x40
 8008742:	d007      	beq.n	8008754 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008752:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800875c:	d952      	bls.n	8008804 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d002      	beq.n	800876c <HAL_SPI_Transmit+0xf2>
 8008766:	8b7b      	ldrh	r3, [r7, #26]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d145      	bne.n	80087f8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008770:	881a      	ldrh	r2, [r3, #0]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877c:	1c9a      	adds	r2, r3, #2
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008786:	b29b      	uxth	r3, r3
 8008788:	3b01      	subs	r3, #1
 800878a:	b29a      	uxth	r2, r3
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008790:	e032      	b.n	80087f8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	f003 0302 	and.w	r3, r3, #2
 800879c:	2b02      	cmp	r3, #2
 800879e:	d112      	bne.n	80087c6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a4:	881a      	ldrh	r2, [r3, #0]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087b0:	1c9a      	adds	r2, r3, #2
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	3b01      	subs	r3, #1
 80087be:	b29a      	uxth	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087c4:	e018      	b.n	80087f8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087c6:	f7fa ff4b 	bl	8003660 <HAL_GetTick>
 80087ca:	4602      	mov	r2, r0
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	1ad3      	subs	r3, r2, r3
 80087d0:	683a      	ldr	r2, [r7, #0]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d803      	bhi.n	80087de <HAL_SPI_Transmit+0x164>
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087dc:	d102      	bne.n	80087e4 <HAL_SPI_Transmit+0x16a>
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d109      	bne.n	80087f8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80087f4:	2303      	movs	r3, #3
 80087f6:	e0b2      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1c7      	bne.n	8008792 <HAL_SPI_Transmit+0x118>
 8008802:	e083      	b.n	800890c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d002      	beq.n	8008812 <HAL_SPI_Transmit+0x198>
 800880c:	8b7b      	ldrh	r3, [r7, #26]
 800880e:	2b01      	cmp	r3, #1
 8008810:	d177      	bne.n	8008902 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008816:	b29b      	uxth	r3, r3
 8008818:	2b01      	cmp	r3, #1
 800881a:	d912      	bls.n	8008842 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008820:	881a      	ldrh	r2, [r3, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882c:	1c9a      	adds	r2, r3, #2
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008836:	b29b      	uxth	r3, r3
 8008838:	3b02      	subs	r3, #2
 800883a:	b29a      	uxth	r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008840:	e05f      	b.n	8008902 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	330c      	adds	r3, #12
 800884c:	7812      	ldrb	r2, [r2, #0]
 800884e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008854:	1c5a      	adds	r2, r3, #1
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800885e:	b29b      	uxth	r3, r3
 8008860:	3b01      	subs	r3, #1
 8008862:	b29a      	uxth	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008868:	e04b      	b.n	8008902 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	f003 0302 	and.w	r3, r3, #2
 8008874:	2b02      	cmp	r3, #2
 8008876:	d12b      	bne.n	80088d0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800887c:	b29b      	uxth	r3, r3
 800887e:	2b01      	cmp	r3, #1
 8008880:	d912      	bls.n	80088a8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008886:	881a      	ldrh	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008892:	1c9a      	adds	r2, r3, #2
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800889c:	b29b      	uxth	r3, r3
 800889e:	3b02      	subs	r3, #2
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088a6:	e02c      	b.n	8008902 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	330c      	adds	r3, #12
 80088b2:	7812      	ldrb	r2, [r2, #0]
 80088b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088ce:	e018      	b.n	8008902 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088d0:	f7fa fec6 	bl	8003660 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d803      	bhi.n	80088e8 <HAL_SPI_Transmit+0x26e>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e6:	d102      	bne.n	80088ee <HAL_SPI_Transmit+0x274>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d109      	bne.n	8008902 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2201      	movs	r2, #1
 80088f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e02d      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008906:	b29b      	uxth	r3, r3
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1ae      	bne.n	800886a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	6839      	ldr	r1, [r7, #0]
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f000 fd19 	bl	8009348 <SPI_EndRxTxTransaction>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d002      	beq.n	8008922 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2220      	movs	r2, #32
 8008920:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10a      	bne.n	8008940 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800892a:	2300      	movs	r3, #0
 800892c:	617b      	str	r3, [r7, #20]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	617b      	str	r3, [r7, #20]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	617b      	str	r3, [r7, #20]
 800893e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e000      	b.n	800895e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800895c:	2300      	movs	r3, #0
  }
}
 800895e:	4618      	mov	r0, r3
 8008960:	3720      	adds	r7, #32
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008966:	b580      	push	{r7, lr}
 8008968:	b088      	sub	sp, #32
 800896a:	af02      	add	r7, sp, #8
 800896c:	60f8      	str	r0, [r7, #12]
 800896e:	60b9      	str	r1, [r7, #8]
 8008970:	603b      	str	r3, [r7, #0]
 8008972:	4613      	mov	r3, r2
 8008974:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b01      	cmp	r3, #1
 8008980:	d001      	beq.n	8008986 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008982:	2302      	movs	r3, #2
 8008984:	e123      	b.n	8008bce <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <HAL_SPI_Receive+0x2c>
 800898c:	88fb      	ldrh	r3, [r7, #6]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	e11b      	b.n	8008bce <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800899e:	d112      	bne.n	80089c6 <HAL_SPI_Receive+0x60>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10e      	bne.n	80089c6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2204      	movs	r2, #4
 80089ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089b0:	88fa      	ldrh	r2, [r7, #6]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	4613      	mov	r3, r2
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	68b9      	ldr	r1, [r7, #8]
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f000 f90a 	bl	8008bd6 <HAL_SPI_TransmitReceive>
 80089c2:	4603      	mov	r3, r0
 80089c4:	e103      	b.n	8008bce <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089c6:	f7fa fe4b 	bl	8003660 <HAL_GetTick>
 80089ca:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_SPI_Receive+0x74>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e0f9      	b.n	8008bce <HAL_SPI_Receive+0x268>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2204      	movs	r2, #4
 80089e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	88fa      	ldrh	r2, [r7, #6]
 80089fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	88fa      	ldrh	r2, [r7, #6]
 8008a02:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2200      	movs	r2, #0
 8008a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a2c:	d908      	bls.n	8008a40 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a3c:	605a      	str	r2, [r3, #4]
 8008a3e:	e007      	b.n	8008a50 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685a      	ldr	r2, [r3, #4]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008a4e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a58:	d10f      	bne.n	8008a7a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008a78:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a84:	2b40      	cmp	r3, #64	@ 0x40
 8008a86:	d007      	beq.n	8008a98 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a96:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008aa0:	d875      	bhi.n	8008b8e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008aa2:	e037      	b.n	8008b14 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d117      	bne.n	8008ae2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f103 020c 	add.w	r2, r3, #12
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abe:	7812      	ldrb	r2, [r2, #0]
 8008ac0:	b2d2      	uxtb	r2, r2
 8008ac2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008ae0:	e018      	b.n	8008b14 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ae2:	f7fa fdbd 	bl	8003660 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	683a      	ldr	r2, [r7, #0]
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d803      	bhi.n	8008afa <HAL_SPI_Receive+0x194>
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af8:	d102      	bne.n	8008b00 <HAL_SPI_Receive+0x19a>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d109      	bne.n	8008b14 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008b10:	2303      	movs	r3, #3
 8008b12:	e05c      	b.n	8008bce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1c1      	bne.n	8008aa4 <HAL_SPI_Receive+0x13e>
 8008b20:	e03b      	b.n	8008b9a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	f003 0301 	and.w	r3, r3, #1
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d115      	bne.n	8008b5c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68da      	ldr	r2, [r3, #12]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3a:	b292      	uxth	r2, r2
 8008b3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b42:	1c9a      	adds	r2, r3, #2
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	3b01      	subs	r3, #1
 8008b52:	b29a      	uxth	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008b5a:	e018      	b.n	8008b8e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b5c:	f7fa fd80 	bl	8003660 <HAL_GetTick>
 8008b60:	4602      	mov	r2, r0
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	683a      	ldr	r2, [r7, #0]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d803      	bhi.n	8008b74 <HAL_SPI_Receive+0x20e>
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b72:	d102      	bne.n	8008b7a <HAL_SPI_Receive+0x214>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d109      	bne.n	8008b8e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008b8a:	2303      	movs	r3, #3
 8008b8c:	e01f      	b.n	8008bce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d1c3      	bne.n	8008b22 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b9a:	697a      	ldr	r2, [r7, #20]
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 fb56 	bl	8009250 <SPI_EndRxTransaction>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2220      	movs	r2, #32
 8008bae:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d001      	beq.n	8008bcc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e000      	b.n	8008bce <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
  }
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b08a      	sub	sp, #40	@ 0x28
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	60f8      	str	r0, [r7, #12]
 8008bde:	60b9      	str	r1, [r7, #8]
 8008be0:	607a      	str	r2, [r7, #4]
 8008be2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008be4:	2301      	movs	r3, #1
 8008be6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008be8:	f7fa fd3a 	bl	8003660 <HAL_GetTick>
 8008bec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008bf4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008bfc:	887b      	ldrh	r3, [r7, #2]
 8008bfe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008c00:	887b      	ldrh	r3, [r7, #2]
 8008c02:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008c04:	7ffb      	ldrb	r3, [r7, #31]
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d00c      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0x4e>
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c10:	d106      	bne.n	8008c20 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d102      	bne.n	8008c20 <HAL_SPI_TransmitReceive+0x4a>
 8008c1a:	7ffb      	ldrb	r3, [r7, #31]
 8008c1c:	2b04      	cmp	r3, #4
 8008c1e:	d001      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008c20:	2302      	movs	r3, #2
 8008c22:	e1f3      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d005      	beq.n	8008c36 <HAL_SPI_TransmitReceive+0x60>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d002      	beq.n	8008c36 <HAL_SPI_TransmitReceive+0x60>
 8008c30:	887b      	ldrh	r3, [r7, #2]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d101      	bne.n	8008c3a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e1e8      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d101      	bne.n	8008c48 <HAL_SPI_TransmitReceive+0x72>
 8008c44:	2302      	movs	r3, #2
 8008c46:	e1e1      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	2b04      	cmp	r3, #4
 8008c5a:	d003      	beq.n	8008c64 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2205      	movs	r2, #5
 8008c60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	887a      	ldrh	r2, [r7, #2]
 8008c74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	887a      	ldrh	r2, [r7, #2]
 8008c7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	68ba      	ldr	r2, [r7, #8]
 8008c84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	887a      	ldrh	r2, [r7, #2]
 8008c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	887a      	ldrh	r2, [r7, #2]
 8008c90:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	68db      	ldr	r3, [r3, #12]
 8008ca2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ca6:	d802      	bhi.n	8008cae <HAL_SPI_TransmitReceive+0xd8>
 8008ca8:	8abb      	ldrh	r3, [r7, #20]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d908      	bls.n	8008cc0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685a      	ldr	r2, [r3, #4]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008cbc:	605a      	str	r2, [r3, #4]
 8008cbe:	e007      	b.n	8008cd0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008cce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cda:	2b40      	cmp	r3, #64	@ 0x40
 8008cdc:	d007      	beq.n	8008cee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008cf6:	f240 8083 	bls.w	8008e00 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d002      	beq.n	8008d08 <HAL_SPI_TransmitReceive+0x132>
 8008d02:	8afb      	ldrh	r3, [r7, #22]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d16f      	bne.n	8008de8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d0c:	881a      	ldrh	r2, [r3, #0]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d18:	1c9a      	adds	r2, r3, #2
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	3b01      	subs	r3, #1
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d2c:	e05c      	b.n	8008de8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f003 0302 	and.w	r3, r3, #2
 8008d38:	2b02      	cmp	r3, #2
 8008d3a:	d11b      	bne.n	8008d74 <HAL_SPI_TransmitReceive+0x19e>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d016      	beq.n	8008d74 <HAL_SPI_TransmitReceive+0x19e>
 8008d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d113      	bne.n	8008d74 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d50:	881a      	ldrh	r2, [r3, #0]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d5c:	1c9a      	adds	r2, r3, #2
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d70:	2300      	movs	r3, #0
 8008d72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f003 0301 	and.w	r3, r3, #1
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d11c      	bne.n	8008dbc <HAL_SPI_TransmitReceive+0x1e6>
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d016      	beq.n	8008dbc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68da      	ldr	r2, [r3, #12]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d98:	b292      	uxth	r2, r2
 8008d9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da0:	1c9a      	adds	r2, r3, #2
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	3b01      	subs	r3, #1
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008db8:	2301      	movs	r3, #1
 8008dba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008dbc:	f7fa fc50 	bl	8003660 <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	6a3b      	ldr	r3, [r7, #32]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d80d      	bhi.n	8008de8 <HAL_SPI_TransmitReceive+0x212>
 8008dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dd2:	d009      	beq.n	8008de8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008de4:	2303      	movs	r3, #3
 8008de6:	e111      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d19d      	bne.n	8008d2e <HAL_SPI_TransmitReceive+0x158>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d197      	bne.n	8008d2e <HAL_SPI_TransmitReceive+0x158>
 8008dfe:	e0e5      	b.n	8008fcc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d003      	beq.n	8008e10 <HAL_SPI_TransmitReceive+0x23a>
 8008e08:	8afb      	ldrh	r3, [r7, #22]
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	f040 80d1 	bne.w	8008fb2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d912      	bls.n	8008e40 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1e:	881a      	ldrh	r2, [r3, #0]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e2a:	1c9a      	adds	r2, r3, #2
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	3b02      	subs	r3, #2
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e3e:	e0b8      	b.n	8008fb2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	330c      	adds	r3, #12
 8008e4a:	7812      	ldrb	r2, [r2, #0]
 8008e4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e52:	1c5a      	adds	r2, r3, #1
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e66:	e0a4      	b.n	8008fb2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f003 0302 	and.w	r3, r3, #2
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	d134      	bne.n	8008ee0 <HAL_SPI_TransmitReceive+0x30a>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d02f      	beq.n	8008ee0 <HAL_SPI_TransmitReceive+0x30a>
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d12c      	bne.n	8008ee0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d912      	bls.n	8008eb6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e94:	881a      	ldrh	r2, [r3, #0]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea0:	1c9a      	adds	r2, r3, #2
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	3b02      	subs	r3, #2
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008eb4:	e012      	b.n	8008edc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	7812      	ldrb	r2, [r2, #0]
 8008ec2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec8:	1c5a      	adds	r2, r3, #1
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008edc:	2300      	movs	r3, #0
 8008ede:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f003 0301 	and.w	r3, r3, #1
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	d148      	bne.n	8008f80 <HAL_SPI_TransmitReceive+0x3aa>
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d042      	beq.n	8008f80 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d923      	bls.n	8008f4e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68da      	ldr	r2, [r3, #12]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f10:	b292      	uxth	r2, r2
 8008f12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f18:	1c9a      	adds	r2, r3, #2
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	3b02      	subs	r3, #2
 8008f28:	b29a      	uxth	r2, r3
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d81f      	bhi.n	8008f7c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f4a:	605a      	str	r2, [r3, #4]
 8008f4c:	e016      	b.n	8008f7c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f103 020c 	add.w	r2, r3, #12
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f5a:	7812      	ldrb	r2, [r2, #0]
 8008f5c:	b2d2      	uxtb	r2, r2
 8008f5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f64:	1c5a      	adds	r2, r3, #1
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	3b01      	subs	r3, #1
 8008f74:	b29a      	uxth	r2, r3
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f80:	f7fa fb6e 	bl	8003660 <HAL_GetTick>
 8008f84:	4602      	mov	r2, r0
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d803      	bhi.n	8008f98 <HAL_SPI_TransmitReceive+0x3c2>
 8008f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f96:	d102      	bne.n	8008f9e <HAL_SPI_TransmitReceive+0x3c8>
 8008f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d109      	bne.n	8008fb2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e02c      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f47f af55 	bne.w	8008e68 <HAL_SPI_TransmitReceive+0x292>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f47f af4e 	bne.w	8008e68 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fcc:	6a3a      	ldr	r2, [r7, #32]
 8008fce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008fd0:	68f8      	ldr	r0, [r7, #12]
 8008fd2:	f000 f9b9 	bl	8009348 <SPI_EndRxTxTransaction>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d008      	beq.n	8008fee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	e00e      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009002:	2b00      	cmp	r3, #0
 8009004:	d001      	beq.n	800900a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800900a:	2300      	movs	r3, #0
  }
}
 800900c:	4618      	mov	r0, r3
 800900e:	3728      	adds	r7, #40	@ 0x28
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	603b      	str	r3, [r7, #0]
 8009020:	4613      	mov	r3, r2
 8009022:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009024:	f7fa fb1c 	bl	8003660 <HAL_GetTick>
 8009028:	4602      	mov	r2, r0
 800902a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800902c:	1a9b      	subs	r3, r3, r2
 800902e:	683a      	ldr	r2, [r7, #0]
 8009030:	4413      	add	r3, r2
 8009032:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009034:	f7fa fb14 	bl	8003660 <HAL_GetTick>
 8009038:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800903a:	4b39      	ldr	r3, [pc, #228]	@ (8009120 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	015b      	lsls	r3, r3, #5
 8009040:	0d1b      	lsrs	r3, r3, #20
 8009042:	69fa      	ldr	r2, [r7, #28]
 8009044:	fb02 f303 	mul.w	r3, r2, r3
 8009048:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800904a:	e055      	b.n	80090f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009052:	d051      	beq.n	80090f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009054:	f7fa fb04 	bl	8003660 <HAL_GetTick>
 8009058:	4602      	mov	r2, r0
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	69fa      	ldr	r2, [r7, #28]
 8009060:	429a      	cmp	r2, r3
 8009062:	d902      	bls.n	800906a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d13d      	bne.n	80090e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009078:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009082:	d111      	bne.n	80090a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800908c:	d004      	beq.n	8009098 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009096:	d107      	bne.n	80090a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090b0:	d10f      	bne.n	80090d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090c0:	601a      	str	r2, [r3, #0]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2201      	movs	r2, #1
 80090d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e018      	b.n	8009118 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d102      	bne.n	80090f2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80090ec:	2300      	movs	r3, #0
 80090ee:	61fb      	str	r3, [r7, #28]
 80090f0:	e002      	b.n	80090f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	3b01      	subs	r3, #1
 80090f6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	689a      	ldr	r2, [r3, #8]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	4013      	ands	r3, r2
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	429a      	cmp	r2, r3
 8009106:	bf0c      	ite	eq
 8009108:	2301      	moveq	r3, #1
 800910a:	2300      	movne	r3, #0
 800910c:	b2db      	uxtb	r3, r3
 800910e:	461a      	mov	r2, r3
 8009110:	79fb      	ldrb	r3, [r7, #7]
 8009112:	429a      	cmp	r2, r3
 8009114:	d19a      	bne.n	800904c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009116:	2300      	movs	r3, #0
}
 8009118:	4618      	mov	r0, r3
 800911a:	3720      	adds	r7, #32
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20000010 	.word	0x20000010

08009124 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b08a      	sub	sp, #40	@ 0x28
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
 8009130:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009132:	2300      	movs	r3, #0
 8009134:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009136:	f7fa fa93 	bl	8003660 <HAL_GetTick>
 800913a:	4602      	mov	r2, r0
 800913c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913e:	1a9b      	subs	r3, r3, r2
 8009140:	683a      	ldr	r2, [r7, #0]
 8009142:	4413      	add	r3, r2
 8009144:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009146:	f7fa fa8b 	bl	8003660 <HAL_GetTick>
 800914a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	330c      	adds	r3, #12
 8009152:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009154:	4b3d      	ldr	r3, [pc, #244]	@ (800924c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	4613      	mov	r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	4413      	add	r3, r2
 800915e:	00da      	lsls	r2, r3, #3
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	0d1b      	lsrs	r3, r3, #20
 8009164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009166:	fb02 f303 	mul.w	r3, r2, r3
 800916a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800916c:	e061      	b.n	8009232 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009174:	d107      	bne.n	8009186 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d104      	bne.n	8009186 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	b2db      	uxtb	r3, r3
 8009182:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009184:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800918c:	d051      	beq.n	8009232 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800918e:	f7fa fa67 	bl	8003660 <HAL_GetTick>
 8009192:	4602      	mov	r2, r0
 8009194:	6a3b      	ldr	r3, [r7, #32]
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800919a:	429a      	cmp	r2, r3
 800919c:	d902      	bls.n	80091a4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800919e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d13d      	bne.n	8009220 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	685a      	ldr	r2, [r3, #4]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091bc:	d111      	bne.n	80091e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c6:	d004      	beq.n	80091d2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091d0:	d107      	bne.n	80091e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091ea:	d10f      	bne.n	800920c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091fa:	601a      	str	r2, [r3, #0]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800920a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800921c:	2303      	movs	r3, #3
 800921e:	e011      	b.n	8009244 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d102      	bne.n	800922c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009226:	2300      	movs	r3, #0
 8009228:	627b      	str	r3, [r7, #36]	@ 0x24
 800922a:	e002      	b.n	8009232 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	3b01      	subs	r3, #1
 8009230:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	689a      	ldr	r2, [r3, #8]
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	4013      	ands	r3, r2
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	429a      	cmp	r2, r3
 8009240:	d195      	bne.n	800916e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3728      	adds	r7, #40	@ 0x28
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20000010 	.word	0x20000010

08009250 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af02      	add	r7, sp, #8
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009264:	d111      	bne.n	800928a <SPI_EndRxTransaction+0x3a>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800926e:	d004      	beq.n	800927a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009278:	d107      	bne.n	800928a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009288:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009292:	d112      	bne.n	80092ba <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	2200      	movs	r2, #0
 800929c:	2180      	movs	r1, #128	@ 0x80
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f7ff feb8 	bl	8009014 <SPI_WaitFlagStateUntilTimeout>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d021      	beq.n	80092ee <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ae:	f043 0220 	orr.w	r2, r3, #32
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80092b6:	2303      	movs	r3, #3
 80092b8:	e03d      	b.n	8009336 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80092ba:	4b21      	ldr	r3, [pc, #132]	@ (8009340 <SPI_EndRxTransaction+0xf0>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a21      	ldr	r2, [pc, #132]	@ (8009344 <SPI_EndRxTransaction+0xf4>)
 80092c0:	fba2 2303 	umull	r2, r3, r2, r3
 80092c4:	0d5b      	lsrs	r3, r3, #21
 80092c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092ca:	fb02 f303 	mul.w	r3, r2, r3
 80092ce:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	3b01      	subs	r3, #1
 80092da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092e6:	2b80      	cmp	r3, #128	@ 0x80
 80092e8:	d0f2      	beq.n	80092d0 <SPI_EndRxTransaction+0x80>
 80092ea:	e000      	b.n	80092ee <SPI_EndRxTransaction+0x9e>
        break;
 80092ec:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092f6:	d11d      	bne.n	8009334 <SPI_EndRxTransaction+0xe4>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009300:	d004      	beq.n	800930c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800930a:	d113      	bne.n	8009334 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	2200      	movs	r2, #0
 8009314:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f7ff ff03 	bl	8009124 <SPI_WaitFifoStateUntilTimeout>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d007      	beq.n	8009334 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009328:	f043 0220 	orr.w	r2, r3, #32
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009330:	2303      	movs	r3, #3
 8009332:	e000      	b.n	8009336 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009334:	2300      	movs	r3, #0
}
 8009336:	4618      	mov	r0, r3
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20000010 	.word	0x20000010
 8009344:	165e9f81 	.word	0x165e9f81

08009348 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b088      	sub	sp, #32
 800934c:	af02      	add	r7, sp, #8
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	9300      	str	r3, [sp, #0]
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2200      	movs	r2, #0
 800935c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009360:	68f8      	ldr	r0, [r7, #12]
 8009362:	f7ff fedf 	bl	8009124 <SPI_WaitFifoStateUntilTimeout>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	d007      	beq.n	800937c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009370:	f043 0220 	orr.w	r2, r3, #32
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e046      	b.n	800940a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800937c:	4b25      	ldr	r3, [pc, #148]	@ (8009414 <SPI_EndRxTxTransaction+0xcc>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a25      	ldr	r2, [pc, #148]	@ (8009418 <SPI_EndRxTxTransaction+0xd0>)
 8009382:	fba2 2303 	umull	r2, r3, r2, r3
 8009386:	0d5b      	lsrs	r3, r3, #21
 8009388:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800938c:	fb02 f303 	mul.w	r3, r2, r3
 8009390:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800939a:	d112      	bne.n	80093c2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	2200      	movs	r2, #0
 80093a4:	2180      	movs	r1, #128	@ 0x80
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f7ff fe34 	bl	8009014 <SPI_WaitFlagStateUntilTimeout>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d016      	beq.n	80093e0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093b6:	f043 0220 	orr.w	r2, r3, #32
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e023      	b.n	800940a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d00a      	beq.n	80093de <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	3b01      	subs	r3, #1
 80093cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093d8:	2b80      	cmp	r3, #128	@ 0x80
 80093da:	d0f2      	beq.n	80093c2 <SPI_EndRxTxTransaction+0x7a>
 80093dc:	e000      	b.n	80093e0 <SPI_EndRxTxTransaction+0x98>
        break;
 80093de:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f7ff fe99 	bl	8009124 <SPI_WaitFifoStateUntilTimeout>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d007      	beq.n	8009408 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093fc:	f043 0220 	orr.w	r2, r3, #32
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e000      	b.n	800940a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	20000010 	.word	0x20000010
 8009418:	165e9f81 	.word	0x165e9f81

0800941c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d101      	bne.n	800942e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e049      	b.n	80094c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d106      	bne.n	8009448 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f7f9 fdac 	bl	8002fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2202      	movs	r2, #2
 800944c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681a      	ldr	r2, [r3, #0]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	3304      	adds	r3, #4
 8009458:	4619      	mov	r1, r3
 800945a:	4610      	mov	r0, r2
 800945c:	f000 fb18 	bl	8009a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2201      	movs	r2, #1
 8009464:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2201      	movs	r2, #1
 80094bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3708      	adds	r7, #8
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
	...

080094cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d001      	beq.n	80094e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e04c      	b.n	800957e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2202      	movs	r2, #2
 80094e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a26      	ldr	r2, [pc, #152]	@ (800958c <HAL_TIM_Base_Start+0xc0>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d022      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094fe:	d01d      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a22      	ldr	r2, [pc, #136]	@ (8009590 <HAL_TIM_Base_Start+0xc4>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d018      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a21      	ldr	r2, [pc, #132]	@ (8009594 <HAL_TIM_Base_Start+0xc8>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d013      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a1f      	ldr	r2, [pc, #124]	@ (8009598 <HAL_TIM_Base_Start+0xcc>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d00e      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a1e      	ldr	r2, [pc, #120]	@ (800959c <HAL_TIM_Base_Start+0xd0>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d009      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a1c      	ldr	r2, [pc, #112]	@ (80095a0 <HAL_TIM_Base_Start+0xd4>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d004      	beq.n	800953c <HAL_TIM_Base_Start+0x70>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a1b      	ldr	r2, [pc, #108]	@ (80095a4 <HAL_TIM_Base_Start+0xd8>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d115      	bne.n	8009568 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	689a      	ldr	r2, [r3, #8]
 8009542:	4b19      	ldr	r3, [pc, #100]	@ (80095a8 <HAL_TIM_Base_Start+0xdc>)
 8009544:	4013      	ands	r3, r2
 8009546:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2b06      	cmp	r3, #6
 800954c:	d015      	beq.n	800957a <HAL_TIM_Base_Start+0xae>
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009554:	d011      	beq.n	800957a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f042 0201 	orr.w	r2, r2, #1
 8009564:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009566:	e008      	b.n	800957a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f042 0201 	orr.w	r2, r2, #1
 8009576:	601a      	str	r2, [r3, #0]
 8009578:	e000      	b.n	800957c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800957a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3714      	adds	r7, #20
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr
 800958a:	bf00      	nop
 800958c:	40010000 	.word	0x40010000
 8009590:	40000400 	.word	0x40000400
 8009594:	40000800 	.word	0x40000800
 8009598:	40000c00 	.word	0x40000c00
 800959c:	40010400 	.word	0x40010400
 80095a0:	40014000 	.word	0x40014000
 80095a4:	40001800 	.word	0x40001800
 80095a8:	00010007 	.word	0x00010007

080095ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b085      	sub	sp, #20
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d001      	beq.n	80095c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	e054      	b.n	800966e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2202      	movs	r2, #2
 80095c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	68da      	ldr	r2, [r3, #12]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f042 0201 	orr.w	r2, r2, #1
 80095da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a26      	ldr	r2, [pc, #152]	@ (800967c <HAL_TIM_Base_Start_IT+0xd0>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d022      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ee:	d01d      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a22      	ldr	r2, [pc, #136]	@ (8009680 <HAL_TIM_Base_Start_IT+0xd4>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d018      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a21      	ldr	r2, [pc, #132]	@ (8009684 <HAL_TIM_Base_Start_IT+0xd8>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d013      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a1f      	ldr	r2, [pc, #124]	@ (8009688 <HAL_TIM_Base_Start_IT+0xdc>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d00e      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a1e      	ldr	r2, [pc, #120]	@ (800968c <HAL_TIM_Base_Start_IT+0xe0>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d009      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a1c      	ldr	r2, [pc, #112]	@ (8009690 <HAL_TIM_Base_Start_IT+0xe4>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d004      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x80>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a1b      	ldr	r2, [pc, #108]	@ (8009694 <HAL_TIM_Base_Start_IT+0xe8>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d115      	bne.n	8009658 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	689a      	ldr	r2, [r3, #8]
 8009632:	4b19      	ldr	r3, [pc, #100]	@ (8009698 <HAL_TIM_Base_Start_IT+0xec>)
 8009634:	4013      	ands	r3, r2
 8009636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2b06      	cmp	r3, #6
 800963c:	d015      	beq.n	800966a <HAL_TIM_Base_Start_IT+0xbe>
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009644:	d011      	beq.n	800966a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f042 0201 	orr.w	r2, r2, #1
 8009654:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009656:	e008      	b.n	800966a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f042 0201 	orr.w	r2, r2, #1
 8009666:	601a      	str	r2, [r3, #0]
 8009668:	e000      	b.n	800966c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800966a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3714      	adds	r7, #20
 8009672:	46bd      	mov	sp, r7
 8009674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009678:	4770      	bx	lr
 800967a:	bf00      	nop
 800967c:	40010000 	.word	0x40010000
 8009680:	40000400 	.word	0x40000400
 8009684:	40000800 	.word	0x40000800
 8009688:	40000c00 	.word	0x40000c00
 800968c:	40010400 	.word	0x40010400
 8009690:	40014000 	.word	0x40014000
 8009694:	40001800 	.word	0x40001800
 8009698:	00010007 	.word	0x00010007

0800969c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	68db      	ldr	r3, [r3, #12]
 80096aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	691b      	ldr	r3, [r3, #16]
 80096b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	f003 0302 	and.w	r3, r3, #2
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d020      	beq.n	8009700 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f003 0302 	and.w	r3, r3, #2
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01b      	beq.n	8009700 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f06f 0202 	mvn.w	r2, #2
 80096d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	f003 0303 	and.w	r3, r3, #3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f9b4 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 80096ec:	e005      	b.n	80096fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 f9a6 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 f9b7 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f003 0304 	and.w	r3, r3, #4
 8009706:	2b00      	cmp	r3, #0
 8009708:	d020      	beq.n	800974c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f003 0304 	and.w	r3, r3, #4
 8009710:	2b00      	cmp	r3, #0
 8009712:	d01b      	beq.n	800974c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f06f 0204 	mvn.w	r2, #4
 800971c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2202      	movs	r2, #2
 8009722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	699b      	ldr	r3, [r3, #24]
 800972a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800972e:	2b00      	cmp	r3, #0
 8009730:	d003      	beq.n	800973a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f98e 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8009738:	e005      	b.n	8009746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 f980 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 f991 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f003 0308 	and.w	r3, r3, #8
 8009752:	2b00      	cmp	r3, #0
 8009754:	d020      	beq.n	8009798 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	f003 0308 	and.w	r3, r3, #8
 800975c:	2b00      	cmp	r3, #0
 800975e:	d01b      	beq.n	8009798 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f06f 0208 	mvn.w	r2, #8
 8009768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2204      	movs	r2, #4
 800976e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	2b00      	cmp	r3, #0
 800977c:	d003      	beq.n	8009786 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f968 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 8009784:	e005      	b.n	8009792 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 f95a 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 f96b 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	f003 0310 	and.w	r3, r3, #16
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d020      	beq.n	80097e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f003 0310 	and.w	r3, r3, #16
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d01b      	beq.n	80097e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f06f 0210 	mvn.w	r2, #16
 80097b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2208      	movs	r2, #8
 80097ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	69db      	ldr	r3, [r3, #28]
 80097c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d003      	beq.n	80097d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 f942 	bl	8009a54 <HAL_TIM_IC_CaptureCallback>
 80097d0:	e005      	b.n	80097de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f000 f934 	bl	8009a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 f945 	bl	8009a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	f003 0301 	and.w	r3, r3, #1
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00c      	beq.n	8009808 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f003 0301 	and.w	r3, r3, #1
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d007      	beq.n	8009808 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f06f 0201 	mvn.w	r2, #1
 8009800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f7f9 fa28 	bl	8002c58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800980e:	2b00      	cmp	r3, #0
 8009810:	d104      	bne.n	800981c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009818:	2b00      	cmp	r3, #0
 800981a:	d00c      	beq.n	8009836 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009822:	2b00      	cmp	r3, #0
 8009824:	d007      	beq.n	8009836 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800982e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 fb05 	bl	8009e40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00c      	beq.n	800985a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009846:	2b00      	cmp	r3, #0
 8009848:	d007      	beq.n	800985a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fafd 	bl	8009e54 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00c      	beq.n	800987e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800986a:	2b00      	cmp	r3, #0
 800986c:	d007      	beq.n	800987e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 f8ff 	bl	8009a7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	f003 0320 	and.w	r3, r3, #32
 8009884:	2b00      	cmp	r3, #0
 8009886:	d00c      	beq.n	80098a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f003 0320 	and.w	r3, r3, #32
 800988e:	2b00      	cmp	r3, #0
 8009890:	d007      	beq.n	80098a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f06f 0220 	mvn.w	r2, #32
 800989a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fac5 	bl	8009e2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80098a2:	bf00      	nop
 80098a4:	3710      	adds	r7, #16
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
	...

080098ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098b6:	2300      	movs	r3, #0
 80098b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d101      	bne.n	80098c8 <HAL_TIM_ConfigClockSource+0x1c>
 80098c4:	2302      	movs	r3, #2
 80098c6:	e0b4      	b.n	8009a32 <HAL_TIM_ConfigClockSource+0x186>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2202      	movs	r2, #2
 80098d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	4b56      	ldr	r3, [pc, #344]	@ (8009a3c <HAL_TIM_ConfigClockSource+0x190>)
 80098e4:	4013      	ands	r3, r2
 80098e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009900:	d03e      	beq.n	8009980 <HAL_TIM_ConfigClockSource+0xd4>
 8009902:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009906:	f200 8087 	bhi.w	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 800990a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800990e:	f000 8086 	beq.w	8009a1e <HAL_TIM_ConfigClockSource+0x172>
 8009912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009916:	d87f      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009918:	2b70      	cmp	r3, #112	@ 0x70
 800991a:	d01a      	beq.n	8009952 <HAL_TIM_ConfigClockSource+0xa6>
 800991c:	2b70      	cmp	r3, #112	@ 0x70
 800991e:	d87b      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009920:	2b60      	cmp	r3, #96	@ 0x60
 8009922:	d050      	beq.n	80099c6 <HAL_TIM_ConfigClockSource+0x11a>
 8009924:	2b60      	cmp	r3, #96	@ 0x60
 8009926:	d877      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009928:	2b50      	cmp	r3, #80	@ 0x50
 800992a:	d03c      	beq.n	80099a6 <HAL_TIM_ConfigClockSource+0xfa>
 800992c:	2b50      	cmp	r3, #80	@ 0x50
 800992e:	d873      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009930:	2b40      	cmp	r3, #64	@ 0x40
 8009932:	d058      	beq.n	80099e6 <HAL_TIM_ConfigClockSource+0x13a>
 8009934:	2b40      	cmp	r3, #64	@ 0x40
 8009936:	d86f      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009938:	2b30      	cmp	r3, #48	@ 0x30
 800993a:	d064      	beq.n	8009a06 <HAL_TIM_ConfigClockSource+0x15a>
 800993c:	2b30      	cmp	r3, #48	@ 0x30
 800993e:	d86b      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009940:	2b20      	cmp	r3, #32
 8009942:	d060      	beq.n	8009a06 <HAL_TIM_ConfigClockSource+0x15a>
 8009944:	2b20      	cmp	r3, #32
 8009946:	d867      	bhi.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
 8009948:	2b00      	cmp	r3, #0
 800994a:	d05c      	beq.n	8009a06 <HAL_TIM_ConfigClockSource+0x15a>
 800994c:	2b10      	cmp	r3, #16
 800994e:	d05a      	beq.n	8009a06 <HAL_TIM_ConfigClockSource+0x15a>
 8009950:	e062      	b.n	8009a18 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009962:	f000 f9b5 	bl	8009cd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009974:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	609a      	str	r2, [r3, #8]
      break;
 800997e:	e04f      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009990:	f000 f99e 	bl	8009cd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	689a      	ldr	r2, [r3, #8]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099a2:	609a      	str	r2, [r3, #8]
      break;
 80099a4:	e03c      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099b2:	461a      	mov	r2, r3
 80099b4:	f000 f912 	bl	8009bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2150      	movs	r1, #80	@ 0x50
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 f96b 	bl	8009c9a <TIM_ITRx_SetConfig>
      break;
 80099c4:	e02c      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80099d2:	461a      	mov	r2, r3
 80099d4:	f000 f931 	bl	8009c3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	2160      	movs	r1, #96	@ 0x60
 80099de:	4618      	mov	r0, r3
 80099e0:	f000 f95b 	bl	8009c9a <TIM_ITRx_SetConfig>
      break;
 80099e4:	e01c      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099f2:	461a      	mov	r2, r3
 80099f4:	f000 f8f2 	bl	8009bdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2140      	movs	r1, #64	@ 0x40
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 f94b 	bl	8009c9a <TIM_ITRx_SetConfig>
      break;
 8009a04:	e00c      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	4610      	mov	r0, r2
 8009a12:	f000 f942 	bl	8009c9a <TIM_ITRx_SetConfig>
      break;
 8009a16:	e003      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a1c:	e000      	b.n	8009a20 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	fffeff88 	.word	0xfffeff88

08009a40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b083      	sub	sp, #12
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a48:	bf00      	nop
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr

08009a54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b083      	sub	sp, #12
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a5c:	bf00      	nop
 8009a5e:	370c      	adds	r7, #12
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a43      	ldr	r2, [pc, #268]	@ (8009bb0 <TIM_Base_SetConfig+0x120>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d013      	beq.n	8009ad0 <TIM_Base_SetConfig+0x40>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aae:	d00f      	beq.n	8009ad0 <TIM_Base_SetConfig+0x40>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	4a40      	ldr	r2, [pc, #256]	@ (8009bb4 <TIM_Base_SetConfig+0x124>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d00b      	beq.n	8009ad0 <TIM_Base_SetConfig+0x40>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a3f      	ldr	r2, [pc, #252]	@ (8009bb8 <TIM_Base_SetConfig+0x128>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d007      	beq.n	8009ad0 <TIM_Base_SetConfig+0x40>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	4a3e      	ldr	r2, [pc, #248]	@ (8009bbc <TIM_Base_SetConfig+0x12c>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d003      	beq.n	8009ad0 <TIM_Base_SetConfig+0x40>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a3d      	ldr	r2, [pc, #244]	@ (8009bc0 <TIM_Base_SetConfig+0x130>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d108      	bne.n	8009ae2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ad6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	68fa      	ldr	r2, [r7, #12]
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	4a32      	ldr	r2, [pc, #200]	@ (8009bb0 <TIM_Base_SetConfig+0x120>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d02b      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009af0:	d027      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	4a2f      	ldr	r2, [pc, #188]	@ (8009bb4 <TIM_Base_SetConfig+0x124>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d023      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	4a2e      	ldr	r2, [pc, #184]	@ (8009bb8 <TIM_Base_SetConfig+0x128>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d01f      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a2d      	ldr	r2, [pc, #180]	@ (8009bbc <TIM_Base_SetConfig+0x12c>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d01b      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8009bc0 <TIM_Base_SetConfig+0x130>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d017      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a2b      	ldr	r2, [pc, #172]	@ (8009bc4 <TIM_Base_SetConfig+0x134>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d013      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8009bc8 <TIM_Base_SetConfig+0x138>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d00f      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a29      	ldr	r2, [pc, #164]	@ (8009bcc <TIM_Base_SetConfig+0x13c>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d00b      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a28      	ldr	r2, [pc, #160]	@ (8009bd0 <TIM_Base_SetConfig+0x140>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d007      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a27      	ldr	r2, [pc, #156]	@ (8009bd4 <TIM_Base_SetConfig+0x144>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d003      	beq.n	8009b42 <TIM_Base_SetConfig+0xb2>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a26      	ldr	r2, [pc, #152]	@ (8009bd8 <TIM_Base_SetConfig+0x148>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d108      	bne.n	8009b54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	4313      	orrs	r3, r2
 8009b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	695b      	ldr	r3, [r3, #20]
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	689a      	ldr	r2, [r3, #8]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a0e      	ldr	r2, [pc, #56]	@ (8009bb0 <TIM_Base_SetConfig+0x120>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d003      	beq.n	8009b82 <TIM_Base_SetConfig+0xf2>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	4a10      	ldr	r2, [pc, #64]	@ (8009bc0 <TIM_Base_SetConfig+0x130>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d103      	bne.n	8009b8a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	691a      	ldr	r2, [r3, #16]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f043 0204 	orr.w	r2, r3, #4
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	68fa      	ldr	r2, [r7, #12]
 8009ba0:	601a      	str	r2, [r3, #0]
}
 8009ba2:	bf00      	nop
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	40010000 	.word	0x40010000
 8009bb4:	40000400 	.word	0x40000400
 8009bb8:	40000800 	.word	0x40000800
 8009bbc:	40000c00 	.word	0x40000c00
 8009bc0:	40010400 	.word	0x40010400
 8009bc4:	40014000 	.word	0x40014000
 8009bc8:	40014400 	.word	0x40014400
 8009bcc:	40014800 	.word	0x40014800
 8009bd0:	40001800 	.word	0x40001800
 8009bd4:	40001c00 	.word	0x40001c00
 8009bd8:	40002000 	.word	0x40002000

08009bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b087      	sub	sp, #28
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6a1b      	ldr	r3, [r3, #32]
 8009bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6a1b      	ldr	r3, [r3, #32]
 8009bf2:	f023 0201 	bic.w	r2, r3, #1
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	699b      	ldr	r3, [r3, #24]
 8009bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	693a      	ldr	r2, [r7, #16]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f023 030a 	bic.w	r3, r3, #10
 8009c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	697a      	ldr	r2, [r7, #20]
 8009c2c:	621a      	str	r2, [r3, #32]
}
 8009c2e:	bf00      	nop
 8009c30:	371c      	adds	r7, #28
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr

08009c3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b087      	sub	sp, #28
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	60f8      	str	r0, [r7, #12]
 8009c42:	60b9      	str	r1, [r7, #8]
 8009c44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6a1b      	ldr	r3, [r3, #32]
 8009c4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	f023 0210 	bic.w	r2, r3, #16
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	699b      	ldr	r3, [r3, #24]
 8009c5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	031b      	lsls	r3, r3, #12
 8009c6a:	693a      	ldr	r2, [r7, #16]
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	011b      	lsls	r3, r3, #4
 8009c7c:	697a      	ldr	r2, [r7, #20]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	697a      	ldr	r2, [r7, #20]
 8009c8c:	621a      	str	r2, [r3, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	371c      	adds	r7, #28
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b085      	sub	sp, #20
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
 8009ca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009cb2:	683a      	ldr	r2, [r7, #0]
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	f043 0307 	orr.w	r3, r3, #7
 8009cbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	609a      	str	r2, [r3, #8]
}
 8009cc4:	bf00      	nop
 8009cc6:	3714      	adds	r7, #20
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b087      	sub	sp, #28
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	607a      	str	r2, [r7, #4]
 8009cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	021a      	lsls	r2, r3, #8
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	431a      	orrs	r2, r3
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	697a      	ldr	r2, [r7, #20]
 8009d02:	609a      	str	r2, [r3, #8]
}
 8009d04:	bf00      	nop
 8009d06:	371c      	adds	r7, #28
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b085      	sub	sp, #20
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d101      	bne.n	8009d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d24:	2302      	movs	r3, #2
 8009d26:	e06d      	b.n	8009e04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2202      	movs	r2, #2
 8009d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a30      	ldr	r2, [pc, #192]	@ (8009e10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d004      	beq.n	8009d5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a2f      	ldr	r2, [pc, #188]	@ (8009e14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d108      	bne.n	8009d6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009d62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	68fa      	ldr	r2, [r7, #12]
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68fa      	ldr	r2, [r7, #12]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a20      	ldr	r2, [pc, #128]	@ (8009e10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d022      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d9a:	d01d      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a1d      	ldr	r2, [pc, #116]	@ (8009e18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d018      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a1c      	ldr	r2, [pc, #112]	@ (8009e1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d013      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d00e      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a15      	ldr	r2, [pc, #84]	@ (8009e14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d009      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a16      	ldr	r2, [pc, #88]	@ (8009e24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d004      	beq.n	8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a15      	ldr	r2, [pc, #84]	@ (8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d10c      	bne.n	8009df2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	4313      	orrs	r3, r2
 8009de8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68ba      	ldr	r2, [r7, #8]
 8009df0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2201      	movs	r2, #1
 8009df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009e02:	2300      	movs	r3, #0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3714      	adds	r7, #20
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr
 8009e10:	40010000 	.word	0x40010000
 8009e14:	40010400 	.word	0x40010400
 8009e18:	40000400 	.word	0x40000400
 8009e1c:	40000800 	.word	0x40000800
 8009e20:	40000c00 	.word	0x40000c00
 8009e24:	40014000 	.word	0x40014000
 8009e28:	40001800 	.word	0x40001800

08009e2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e34:	bf00      	nop
 8009e36:	370c      	adds	r7, #12
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e48:	bf00      	nop
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009e5c:	bf00      	nop
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d101      	bne.n	8009e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e040      	b.n	8009efc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d106      	bne.n	8009e90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f7f9 f8a6 	bl	8002fdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2224      	movs	r2, #36	@ 0x24
 8009e94:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f022 0201 	bic.w	r2, r2, #1
 8009ea4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d002      	beq.n	8009eb4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fb16 	bl	800a4e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 f8af 	bl	800a018 <UART_SetConfig>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d101      	bne.n	8009ec4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e01b      	b.n	8009efc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685a      	ldr	r2, [r3, #4]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009ed2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	689a      	ldr	r2, [r3, #8]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ee2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681a      	ldr	r2, [r3, #0]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f042 0201 	orr.w	r2, r2, #1
 8009ef2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 fb95 	bl	800a624 <UART_CheckIdleState>
 8009efa:	4603      	mov	r3, r0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3708      	adds	r7, #8
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08a      	sub	sp, #40	@ 0x28
 8009f08:	af02      	add	r7, sp, #8
 8009f0a:	60f8      	str	r0, [r7, #12]
 8009f0c:	60b9      	str	r1, [r7, #8]
 8009f0e:	603b      	str	r3, [r7, #0]
 8009f10:	4613      	mov	r3, r2
 8009f12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f18:	2b20      	cmp	r3, #32
 8009f1a:	d177      	bne.n	800a00c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d002      	beq.n	8009f28 <HAL_UART_Transmit+0x24>
 8009f22:	88fb      	ldrh	r3, [r7, #6]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d101      	bne.n	8009f2c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e070      	b.n	800a00e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2221      	movs	r2, #33	@ 0x21
 8009f38:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f3a:	f7f9 fb91 	bl	8003660 <HAL_GetTick>
 8009f3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	88fa      	ldrh	r2, [r7, #6]
 8009f44:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	88fa      	ldrh	r2, [r7, #6]
 8009f4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f58:	d108      	bne.n	8009f6c <HAL_UART_Transmit+0x68>
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d104      	bne.n	8009f6c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009f62:	2300      	movs	r3, #0
 8009f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	61bb      	str	r3, [r7, #24]
 8009f6a:	e003      	b.n	8009f74 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f70:	2300      	movs	r3, #0
 8009f72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009f74:	e02f      	b.n	8009fd6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	2180      	movs	r1, #128	@ 0x80
 8009f80:	68f8      	ldr	r0, [r7, #12]
 8009f82:	f000 fbf7 	bl	800a774 <UART_WaitOnFlagUntilTimeout>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d004      	beq.n	8009f96 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2220      	movs	r2, #32
 8009f90:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009f92:	2303      	movs	r3, #3
 8009f94:	e03b      	b.n	800a00e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10b      	bne.n	8009fb4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	881b      	ldrh	r3, [r3, #0]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009faa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009fac:	69bb      	ldr	r3, [r7, #24]
 8009fae:	3302      	adds	r3, #2
 8009fb0:	61bb      	str	r3, [r7, #24]
 8009fb2:	e007      	b.n	8009fc4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	781a      	ldrb	r2, [r3, #0]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	3301      	adds	r3, #1
 8009fc2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	b29a      	uxth	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1c9      	bne.n	8009f76 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	2140      	movs	r1, #64	@ 0x40
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 fbc1 	bl	800a774 <UART_WaitOnFlagUntilTimeout>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d004      	beq.n	800a002 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2220      	movs	r2, #32
 8009ffc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e005      	b.n	800a00e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2220      	movs	r2, #32
 800a006:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a008:	2300      	movs	r3, #0
 800a00a:	e000      	b.n	800a00e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800a00c:	2302      	movs	r3, #2
  }
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3720      	adds	r7, #32
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
	...

0800a018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b088      	sub	sp, #32
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a020:	2300      	movs	r3, #0
 800a022:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689a      	ldr	r2, [r3, #8]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	691b      	ldr	r3, [r3, #16]
 800a02c:	431a      	orrs	r2, r3
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	695b      	ldr	r3, [r3, #20]
 800a032:	431a      	orrs	r2, r3
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	69db      	ldr	r3, [r3, #28]
 800a038:	4313      	orrs	r3, r2
 800a03a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	4ba6      	ldr	r3, [pc, #664]	@ (800a2dc <UART_SetConfig+0x2c4>)
 800a044:	4013      	ands	r3, r2
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	6812      	ldr	r2, [r2, #0]
 800a04a:	6979      	ldr	r1, [r7, #20]
 800a04c:	430b      	orrs	r3, r1
 800a04e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	68da      	ldr	r2, [r3, #12]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	699b      	ldr	r3, [r3, #24]
 800a06a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6a1b      	ldr	r3, [r3, #32]
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	4313      	orrs	r3, r2
 800a074:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	697a      	ldr	r2, [r7, #20]
 800a086:	430a      	orrs	r2, r1
 800a088:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a94      	ldr	r2, [pc, #592]	@ (800a2e0 <UART_SetConfig+0x2c8>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d120      	bne.n	800a0d6 <UART_SetConfig+0xbe>
 800a094:	4b93      	ldr	r3, [pc, #588]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a09a:	f003 0303 	and.w	r3, r3, #3
 800a09e:	2b03      	cmp	r3, #3
 800a0a0:	d816      	bhi.n	800a0d0 <UART_SetConfig+0xb8>
 800a0a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0a8 <UART_SetConfig+0x90>)
 800a0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a8:	0800a0b9 	.word	0x0800a0b9
 800a0ac:	0800a0c5 	.word	0x0800a0c5
 800a0b0:	0800a0bf 	.word	0x0800a0bf
 800a0b4:	0800a0cb 	.word	0x0800a0cb
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	77fb      	strb	r3, [r7, #31]
 800a0bc:	e150      	b.n	800a360 <UART_SetConfig+0x348>
 800a0be:	2302      	movs	r3, #2
 800a0c0:	77fb      	strb	r3, [r7, #31]
 800a0c2:	e14d      	b.n	800a360 <UART_SetConfig+0x348>
 800a0c4:	2304      	movs	r3, #4
 800a0c6:	77fb      	strb	r3, [r7, #31]
 800a0c8:	e14a      	b.n	800a360 <UART_SetConfig+0x348>
 800a0ca:	2308      	movs	r3, #8
 800a0cc:	77fb      	strb	r3, [r7, #31]
 800a0ce:	e147      	b.n	800a360 <UART_SetConfig+0x348>
 800a0d0:	2310      	movs	r3, #16
 800a0d2:	77fb      	strb	r3, [r7, #31]
 800a0d4:	e144      	b.n	800a360 <UART_SetConfig+0x348>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a83      	ldr	r2, [pc, #524]	@ (800a2e8 <UART_SetConfig+0x2d0>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d132      	bne.n	800a146 <UART_SetConfig+0x12e>
 800a0e0:	4b80      	ldr	r3, [pc, #512]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e6:	f003 030c 	and.w	r3, r3, #12
 800a0ea:	2b0c      	cmp	r3, #12
 800a0ec:	d828      	bhi.n	800a140 <UART_SetConfig+0x128>
 800a0ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <UART_SetConfig+0xdc>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a129 	.word	0x0800a129
 800a0f8:	0800a141 	.word	0x0800a141
 800a0fc:	0800a141 	.word	0x0800a141
 800a100:	0800a141 	.word	0x0800a141
 800a104:	0800a135 	.word	0x0800a135
 800a108:	0800a141 	.word	0x0800a141
 800a10c:	0800a141 	.word	0x0800a141
 800a110:	0800a141 	.word	0x0800a141
 800a114:	0800a12f 	.word	0x0800a12f
 800a118:	0800a141 	.word	0x0800a141
 800a11c:	0800a141 	.word	0x0800a141
 800a120:	0800a141 	.word	0x0800a141
 800a124:	0800a13b 	.word	0x0800a13b
 800a128:	2300      	movs	r3, #0
 800a12a:	77fb      	strb	r3, [r7, #31]
 800a12c:	e118      	b.n	800a360 <UART_SetConfig+0x348>
 800a12e:	2302      	movs	r3, #2
 800a130:	77fb      	strb	r3, [r7, #31]
 800a132:	e115      	b.n	800a360 <UART_SetConfig+0x348>
 800a134:	2304      	movs	r3, #4
 800a136:	77fb      	strb	r3, [r7, #31]
 800a138:	e112      	b.n	800a360 <UART_SetConfig+0x348>
 800a13a:	2308      	movs	r3, #8
 800a13c:	77fb      	strb	r3, [r7, #31]
 800a13e:	e10f      	b.n	800a360 <UART_SetConfig+0x348>
 800a140:	2310      	movs	r3, #16
 800a142:	77fb      	strb	r3, [r7, #31]
 800a144:	e10c      	b.n	800a360 <UART_SetConfig+0x348>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a68      	ldr	r2, [pc, #416]	@ (800a2ec <UART_SetConfig+0x2d4>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d120      	bne.n	800a192 <UART_SetConfig+0x17a>
 800a150:	4b64      	ldr	r3, [pc, #400]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a156:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a15a:	2b30      	cmp	r3, #48	@ 0x30
 800a15c:	d013      	beq.n	800a186 <UART_SetConfig+0x16e>
 800a15e:	2b30      	cmp	r3, #48	@ 0x30
 800a160:	d814      	bhi.n	800a18c <UART_SetConfig+0x174>
 800a162:	2b20      	cmp	r3, #32
 800a164:	d009      	beq.n	800a17a <UART_SetConfig+0x162>
 800a166:	2b20      	cmp	r3, #32
 800a168:	d810      	bhi.n	800a18c <UART_SetConfig+0x174>
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d002      	beq.n	800a174 <UART_SetConfig+0x15c>
 800a16e:	2b10      	cmp	r3, #16
 800a170:	d006      	beq.n	800a180 <UART_SetConfig+0x168>
 800a172:	e00b      	b.n	800a18c <UART_SetConfig+0x174>
 800a174:	2300      	movs	r3, #0
 800a176:	77fb      	strb	r3, [r7, #31]
 800a178:	e0f2      	b.n	800a360 <UART_SetConfig+0x348>
 800a17a:	2302      	movs	r3, #2
 800a17c:	77fb      	strb	r3, [r7, #31]
 800a17e:	e0ef      	b.n	800a360 <UART_SetConfig+0x348>
 800a180:	2304      	movs	r3, #4
 800a182:	77fb      	strb	r3, [r7, #31]
 800a184:	e0ec      	b.n	800a360 <UART_SetConfig+0x348>
 800a186:	2308      	movs	r3, #8
 800a188:	77fb      	strb	r3, [r7, #31]
 800a18a:	e0e9      	b.n	800a360 <UART_SetConfig+0x348>
 800a18c:	2310      	movs	r3, #16
 800a18e:	77fb      	strb	r3, [r7, #31]
 800a190:	e0e6      	b.n	800a360 <UART_SetConfig+0x348>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a56      	ldr	r2, [pc, #344]	@ (800a2f0 <UART_SetConfig+0x2d8>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d120      	bne.n	800a1de <UART_SetConfig+0x1c6>
 800a19c:	4b51      	ldr	r3, [pc, #324]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a19e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1a8:	d013      	beq.n	800a1d2 <UART_SetConfig+0x1ba>
 800a1aa:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1ac:	d814      	bhi.n	800a1d8 <UART_SetConfig+0x1c0>
 800a1ae:	2b80      	cmp	r3, #128	@ 0x80
 800a1b0:	d009      	beq.n	800a1c6 <UART_SetConfig+0x1ae>
 800a1b2:	2b80      	cmp	r3, #128	@ 0x80
 800a1b4:	d810      	bhi.n	800a1d8 <UART_SetConfig+0x1c0>
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d002      	beq.n	800a1c0 <UART_SetConfig+0x1a8>
 800a1ba:	2b40      	cmp	r3, #64	@ 0x40
 800a1bc:	d006      	beq.n	800a1cc <UART_SetConfig+0x1b4>
 800a1be:	e00b      	b.n	800a1d8 <UART_SetConfig+0x1c0>
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	77fb      	strb	r3, [r7, #31]
 800a1c4:	e0cc      	b.n	800a360 <UART_SetConfig+0x348>
 800a1c6:	2302      	movs	r3, #2
 800a1c8:	77fb      	strb	r3, [r7, #31]
 800a1ca:	e0c9      	b.n	800a360 <UART_SetConfig+0x348>
 800a1cc:	2304      	movs	r3, #4
 800a1ce:	77fb      	strb	r3, [r7, #31]
 800a1d0:	e0c6      	b.n	800a360 <UART_SetConfig+0x348>
 800a1d2:	2308      	movs	r3, #8
 800a1d4:	77fb      	strb	r3, [r7, #31]
 800a1d6:	e0c3      	b.n	800a360 <UART_SetConfig+0x348>
 800a1d8:	2310      	movs	r3, #16
 800a1da:	77fb      	strb	r3, [r7, #31]
 800a1dc:	e0c0      	b.n	800a360 <UART_SetConfig+0x348>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a44      	ldr	r2, [pc, #272]	@ (800a2f4 <UART_SetConfig+0x2dc>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d125      	bne.n	800a234 <UART_SetConfig+0x21c>
 800a1e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1f6:	d017      	beq.n	800a228 <UART_SetConfig+0x210>
 800a1f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1fc:	d817      	bhi.n	800a22e <UART_SetConfig+0x216>
 800a1fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a202:	d00b      	beq.n	800a21c <UART_SetConfig+0x204>
 800a204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a208:	d811      	bhi.n	800a22e <UART_SetConfig+0x216>
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d003      	beq.n	800a216 <UART_SetConfig+0x1fe>
 800a20e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a212:	d006      	beq.n	800a222 <UART_SetConfig+0x20a>
 800a214:	e00b      	b.n	800a22e <UART_SetConfig+0x216>
 800a216:	2300      	movs	r3, #0
 800a218:	77fb      	strb	r3, [r7, #31]
 800a21a:	e0a1      	b.n	800a360 <UART_SetConfig+0x348>
 800a21c:	2302      	movs	r3, #2
 800a21e:	77fb      	strb	r3, [r7, #31]
 800a220:	e09e      	b.n	800a360 <UART_SetConfig+0x348>
 800a222:	2304      	movs	r3, #4
 800a224:	77fb      	strb	r3, [r7, #31]
 800a226:	e09b      	b.n	800a360 <UART_SetConfig+0x348>
 800a228:	2308      	movs	r3, #8
 800a22a:	77fb      	strb	r3, [r7, #31]
 800a22c:	e098      	b.n	800a360 <UART_SetConfig+0x348>
 800a22e:	2310      	movs	r3, #16
 800a230:	77fb      	strb	r3, [r7, #31]
 800a232:	e095      	b.n	800a360 <UART_SetConfig+0x348>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a2f      	ldr	r2, [pc, #188]	@ (800a2f8 <UART_SetConfig+0x2e0>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d125      	bne.n	800a28a <UART_SetConfig+0x272>
 800a23e:	4b29      	ldr	r3, [pc, #164]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a244:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a248:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a24c:	d017      	beq.n	800a27e <UART_SetConfig+0x266>
 800a24e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a252:	d817      	bhi.n	800a284 <UART_SetConfig+0x26c>
 800a254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a258:	d00b      	beq.n	800a272 <UART_SetConfig+0x25a>
 800a25a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a25e:	d811      	bhi.n	800a284 <UART_SetConfig+0x26c>
 800a260:	2b00      	cmp	r3, #0
 800a262:	d003      	beq.n	800a26c <UART_SetConfig+0x254>
 800a264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a268:	d006      	beq.n	800a278 <UART_SetConfig+0x260>
 800a26a:	e00b      	b.n	800a284 <UART_SetConfig+0x26c>
 800a26c:	2301      	movs	r3, #1
 800a26e:	77fb      	strb	r3, [r7, #31]
 800a270:	e076      	b.n	800a360 <UART_SetConfig+0x348>
 800a272:	2302      	movs	r3, #2
 800a274:	77fb      	strb	r3, [r7, #31]
 800a276:	e073      	b.n	800a360 <UART_SetConfig+0x348>
 800a278:	2304      	movs	r3, #4
 800a27a:	77fb      	strb	r3, [r7, #31]
 800a27c:	e070      	b.n	800a360 <UART_SetConfig+0x348>
 800a27e:	2308      	movs	r3, #8
 800a280:	77fb      	strb	r3, [r7, #31]
 800a282:	e06d      	b.n	800a360 <UART_SetConfig+0x348>
 800a284:	2310      	movs	r3, #16
 800a286:	77fb      	strb	r3, [r7, #31]
 800a288:	e06a      	b.n	800a360 <UART_SetConfig+0x348>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a1b      	ldr	r2, [pc, #108]	@ (800a2fc <UART_SetConfig+0x2e4>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d138      	bne.n	800a306 <UART_SetConfig+0x2ee>
 800a294:	4b13      	ldr	r3, [pc, #76]	@ (800a2e4 <UART_SetConfig+0x2cc>)
 800a296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a29a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a29e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a2a2:	d017      	beq.n	800a2d4 <UART_SetConfig+0x2bc>
 800a2a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a2a8:	d82a      	bhi.n	800a300 <UART_SetConfig+0x2e8>
 800a2aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2ae:	d00b      	beq.n	800a2c8 <UART_SetConfig+0x2b0>
 800a2b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2b4:	d824      	bhi.n	800a300 <UART_SetConfig+0x2e8>
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <UART_SetConfig+0x2aa>
 800a2ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2be:	d006      	beq.n	800a2ce <UART_SetConfig+0x2b6>
 800a2c0:	e01e      	b.n	800a300 <UART_SetConfig+0x2e8>
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	77fb      	strb	r3, [r7, #31]
 800a2c6:	e04b      	b.n	800a360 <UART_SetConfig+0x348>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	77fb      	strb	r3, [r7, #31]
 800a2cc:	e048      	b.n	800a360 <UART_SetConfig+0x348>
 800a2ce:	2304      	movs	r3, #4
 800a2d0:	77fb      	strb	r3, [r7, #31]
 800a2d2:	e045      	b.n	800a360 <UART_SetConfig+0x348>
 800a2d4:	2308      	movs	r3, #8
 800a2d6:	77fb      	strb	r3, [r7, #31]
 800a2d8:	e042      	b.n	800a360 <UART_SetConfig+0x348>
 800a2da:	bf00      	nop
 800a2dc:	efff69f3 	.word	0xefff69f3
 800a2e0:	40011000 	.word	0x40011000
 800a2e4:	40023800 	.word	0x40023800
 800a2e8:	40004400 	.word	0x40004400
 800a2ec:	40004800 	.word	0x40004800
 800a2f0:	40004c00 	.word	0x40004c00
 800a2f4:	40005000 	.word	0x40005000
 800a2f8:	40011400 	.word	0x40011400
 800a2fc:	40007800 	.word	0x40007800
 800a300:	2310      	movs	r3, #16
 800a302:	77fb      	strb	r3, [r7, #31]
 800a304:	e02c      	b.n	800a360 <UART_SetConfig+0x348>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a72      	ldr	r2, [pc, #456]	@ (800a4d4 <UART_SetConfig+0x4bc>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d125      	bne.n	800a35c <UART_SetConfig+0x344>
 800a310:	4b71      	ldr	r3, [pc, #452]	@ (800a4d8 <UART_SetConfig+0x4c0>)
 800a312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a316:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a31a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a31e:	d017      	beq.n	800a350 <UART_SetConfig+0x338>
 800a320:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a324:	d817      	bhi.n	800a356 <UART_SetConfig+0x33e>
 800a326:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a32a:	d00b      	beq.n	800a344 <UART_SetConfig+0x32c>
 800a32c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a330:	d811      	bhi.n	800a356 <UART_SetConfig+0x33e>
 800a332:	2b00      	cmp	r3, #0
 800a334:	d003      	beq.n	800a33e <UART_SetConfig+0x326>
 800a336:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a33a:	d006      	beq.n	800a34a <UART_SetConfig+0x332>
 800a33c:	e00b      	b.n	800a356 <UART_SetConfig+0x33e>
 800a33e:	2300      	movs	r3, #0
 800a340:	77fb      	strb	r3, [r7, #31]
 800a342:	e00d      	b.n	800a360 <UART_SetConfig+0x348>
 800a344:	2302      	movs	r3, #2
 800a346:	77fb      	strb	r3, [r7, #31]
 800a348:	e00a      	b.n	800a360 <UART_SetConfig+0x348>
 800a34a:	2304      	movs	r3, #4
 800a34c:	77fb      	strb	r3, [r7, #31]
 800a34e:	e007      	b.n	800a360 <UART_SetConfig+0x348>
 800a350:	2308      	movs	r3, #8
 800a352:	77fb      	strb	r3, [r7, #31]
 800a354:	e004      	b.n	800a360 <UART_SetConfig+0x348>
 800a356:	2310      	movs	r3, #16
 800a358:	77fb      	strb	r3, [r7, #31]
 800a35a:	e001      	b.n	800a360 <UART_SetConfig+0x348>
 800a35c:	2310      	movs	r3, #16
 800a35e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	69db      	ldr	r3, [r3, #28]
 800a364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a368:	d15b      	bne.n	800a422 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a36a:	7ffb      	ldrb	r3, [r7, #31]
 800a36c:	2b08      	cmp	r3, #8
 800a36e:	d828      	bhi.n	800a3c2 <UART_SetConfig+0x3aa>
 800a370:	a201      	add	r2, pc, #4	@ (adr r2, 800a378 <UART_SetConfig+0x360>)
 800a372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a376:	bf00      	nop
 800a378:	0800a39d 	.word	0x0800a39d
 800a37c:	0800a3a5 	.word	0x0800a3a5
 800a380:	0800a3ad 	.word	0x0800a3ad
 800a384:	0800a3c3 	.word	0x0800a3c3
 800a388:	0800a3b3 	.word	0x0800a3b3
 800a38c:	0800a3c3 	.word	0x0800a3c3
 800a390:	0800a3c3 	.word	0x0800a3c3
 800a394:	0800a3c3 	.word	0x0800a3c3
 800a398:	0800a3bb 	.word	0x0800a3bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a39c:	f7fd f934 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 800a3a0:	61b8      	str	r0, [r7, #24]
        break;
 800a3a2:	e013      	b.n	800a3cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3a4:	f7fd f944 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 800a3a8:	61b8      	str	r0, [r7, #24]
        break;
 800a3aa:	e00f      	b.n	800a3cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3ac:	4b4b      	ldr	r3, [pc, #300]	@ (800a4dc <UART_SetConfig+0x4c4>)
 800a3ae:	61bb      	str	r3, [r7, #24]
        break;
 800a3b0:	e00c      	b.n	800a3cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3b2:	f7fd f857 	bl	8007464 <HAL_RCC_GetSysClockFreq>
 800a3b6:	61b8      	str	r0, [r7, #24]
        break;
 800a3b8:	e008      	b.n	800a3cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3be:	61bb      	str	r3, [r7, #24]
        break;
 800a3c0:	e004      	b.n	800a3cc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	77bb      	strb	r3, [r7, #30]
        break;
 800a3ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d074      	beq.n	800a4bc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	005a      	lsls	r2, r3, #1
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	685b      	ldr	r3, [r3, #4]
 800a3da:	085b      	lsrs	r3, r3, #1
 800a3dc:	441a      	add	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	2b0f      	cmp	r3, #15
 800a3ec:	d916      	bls.n	800a41c <UART_SetConfig+0x404>
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3f4:	d212      	bcs.n	800a41c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	f023 030f 	bic.w	r3, r3, #15
 800a3fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	085b      	lsrs	r3, r3, #1
 800a404:	b29b      	uxth	r3, r3
 800a406:	f003 0307 	and.w	r3, r3, #7
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	89fb      	ldrh	r3, [r7, #14]
 800a40e:	4313      	orrs	r3, r2
 800a410:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	89fa      	ldrh	r2, [r7, #14]
 800a418:	60da      	str	r2, [r3, #12]
 800a41a:	e04f      	b.n	800a4bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	77bb      	strb	r3, [r7, #30]
 800a420:	e04c      	b.n	800a4bc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a422:	7ffb      	ldrb	r3, [r7, #31]
 800a424:	2b08      	cmp	r3, #8
 800a426:	d828      	bhi.n	800a47a <UART_SetConfig+0x462>
 800a428:	a201      	add	r2, pc, #4	@ (adr r2, 800a430 <UART_SetConfig+0x418>)
 800a42a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a42e:	bf00      	nop
 800a430:	0800a455 	.word	0x0800a455
 800a434:	0800a45d 	.word	0x0800a45d
 800a438:	0800a465 	.word	0x0800a465
 800a43c:	0800a47b 	.word	0x0800a47b
 800a440:	0800a46b 	.word	0x0800a46b
 800a444:	0800a47b 	.word	0x0800a47b
 800a448:	0800a47b 	.word	0x0800a47b
 800a44c:	0800a47b 	.word	0x0800a47b
 800a450:	0800a473 	.word	0x0800a473
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a454:	f7fd f8d8 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 800a458:	61b8      	str	r0, [r7, #24]
        break;
 800a45a:	e013      	b.n	800a484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a45c:	f7fd f8e8 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 800a460:	61b8      	str	r0, [r7, #24]
        break;
 800a462:	e00f      	b.n	800a484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a464:	4b1d      	ldr	r3, [pc, #116]	@ (800a4dc <UART_SetConfig+0x4c4>)
 800a466:	61bb      	str	r3, [r7, #24]
        break;
 800a468:	e00c      	b.n	800a484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a46a:	f7fc fffb 	bl	8007464 <HAL_RCC_GetSysClockFreq>
 800a46e:	61b8      	str	r0, [r7, #24]
        break;
 800a470:	e008      	b.n	800a484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a472:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a476:	61bb      	str	r3, [r7, #24]
        break;
 800a478:	e004      	b.n	800a484 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a47a:	2300      	movs	r3, #0
 800a47c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a47e:	2301      	movs	r3, #1
 800a480:	77bb      	strb	r3, [r7, #30]
        break;
 800a482:	bf00      	nop
    }

    if (pclk != 0U)
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d018      	beq.n	800a4bc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	085a      	lsrs	r2, r3, #1
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	441a      	add	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	685b      	ldr	r3, [r3, #4]
 800a498:	fbb2 f3f3 	udiv	r3, r2, r3
 800a49c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	2b0f      	cmp	r3, #15
 800a4a2:	d909      	bls.n	800a4b8 <UART_SetConfig+0x4a0>
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4aa:	d205      	bcs.n	800a4b8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	60da      	str	r2, [r3, #12]
 800a4b6:	e001      	b.n	800a4bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a4c8:	7fbb      	ldrb	r3, [r7, #30]
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3720      	adds	r7, #32
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}
 800a4d2:	bf00      	nop
 800a4d4:	40007c00 	.word	0x40007c00
 800a4d8:	40023800 	.word	0x40023800
 800a4dc:	00f42400 	.word	0x00f42400

0800a4e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ec:	f003 0308 	and.w	r3, r3, #8
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d00a      	beq.n	800a50a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	430a      	orrs	r2, r1
 800a508:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a50e:	f003 0301 	and.w	r3, r3, #1
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00a      	beq.n	800a52c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	430a      	orrs	r2, r1
 800a52a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a530:	f003 0302 	and.w	r3, r3, #2
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00a      	beq.n	800a54e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	430a      	orrs	r2, r1
 800a54c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a552:	f003 0304 	and.w	r3, r3, #4
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00a      	beq.n	800a570 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	430a      	orrs	r2, r1
 800a56e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a574:	f003 0310 	and.w	r3, r3, #16
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00a      	beq.n	800a592 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	430a      	orrs	r2, r1
 800a590:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a596:	f003 0320 	and.w	r3, r3, #32
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00a      	beq.n	800a5b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	430a      	orrs	r2, r1
 800a5b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d01a      	beq.n	800a5f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	430a      	orrs	r2, r1
 800a5d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5de:	d10a      	bne.n	800a5f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	430a      	orrs	r2, r1
 800a5f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d00a      	beq.n	800a618 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	430a      	orrs	r2, r1
 800a616:	605a      	str	r2, [r3, #4]
  }
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b098      	sub	sp, #96	@ 0x60
 800a628:	af02      	add	r7, sp, #8
 800a62a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a634:	f7f9 f814 	bl	8003660 <HAL_GetTick>
 800a638:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f003 0308 	and.w	r3, r3, #8
 800a644:	2b08      	cmp	r3, #8
 800a646:	d12e      	bne.n	800a6a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a648:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a650:	2200      	movs	r2, #0
 800a652:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 f88c 	bl	800a774 <UART_WaitOnFlagUntilTimeout>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d021      	beq.n	800a6a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a66a:	e853 3f00 	ldrex	r3, [r3]
 800a66e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a672:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a676:	653b      	str	r3, [r7, #80]	@ 0x50
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	461a      	mov	r2, r3
 800a67e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a680:	647b      	str	r3, [r7, #68]	@ 0x44
 800a682:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a684:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a686:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a688:	e841 2300 	strex	r3, r2, [r1]
 800a68c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a68e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1e6      	bne.n	800a662 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2220      	movs	r2, #32
 800a698:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	e062      	b.n	800a76c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f003 0304 	and.w	r3, r3, #4
 800a6b0:	2b04      	cmp	r3, #4
 800a6b2:	d149      	bne.n	800a748 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a6b8:	9300      	str	r3, [sp, #0]
 800a6ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 f856 	bl	800a774 <UART_WaitOnFlagUntilTimeout>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d03c      	beq.n	800a748 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d6:	e853 3f00 	ldrex	r3, [r3]
 800a6da:	623b      	str	r3, [r7, #32]
   return(result);
 800a6dc:	6a3b      	ldr	r3, [r7, #32]
 800a6de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6f4:	e841 2300 	strex	r3, r2, [r1]
 800a6f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d1e6      	bne.n	800a6ce <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	3308      	adds	r3, #8
 800a706:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	e853 3f00 	ldrex	r3, [r3]
 800a70e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f023 0301 	bic.w	r3, r3, #1
 800a716:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3308      	adds	r3, #8
 800a71e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a720:	61fa      	str	r2, [r7, #28]
 800a722:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a724:	69b9      	ldr	r1, [r7, #24]
 800a726:	69fa      	ldr	r2, [r7, #28]
 800a728:	e841 2300 	strex	r3, r2, [r1]
 800a72c:	617b      	str	r3, [r7, #20]
   return(result);
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d1e5      	bne.n	800a700 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2220      	movs	r2, #32
 800a738:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a744:	2303      	movs	r3, #3
 800a746:	e011      	b.n	800a76c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2220      	movs	r2, #32
 800a74c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2220      	movs	r2, #32
 800a752:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2200      	movs	r2, #0
 800a760:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2200      	movs	r2, #0
 800a766:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3758      	adds	r7, #88	@ 0x58
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	603b      	str	r3, [r7, #0]
 800a780:	4613      	mov	r3, r2
 800a782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a784:	e04f      	b.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a78c:	d04b      	beq.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a78e:	f7f8 ff67 	bl	8003660 <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	69ba      	ldr	r2, [r7, #24]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d302      	bcc.n	800a7a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d101      	bne.n	800a7a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	e04e      	b.n	800a846 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f003 0304 	and.w	r3, r3, #4
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d037      	beq.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	2b80      	cmp	r3, #128	@ 0x80
 800a7ba:	d034      	beq.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2b40      	cmp	r3, #64	@ 0x40
 800a7c0:	d031      	beq.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	69db      	ldr	r3, [r3, #28]
 800a7c8:	f003 0308 	and.w	r3, r3, #8
 800a7cc:	2b08      	cmp	r3, #8
 800a7ce:	d110      	bne.n	800a7f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	2208      	movs	r2, #8
 800a7d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7d8:	68f8      	ldr	r0, [r7, #12]
 800a7da:	f000 f838 	bl	800a84e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2208      	movs	r2, #8
 800a7e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e029      	b.n	800a846 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	69db      	ldr	r3, [r3, #28]
 800a7f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a7fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a800:	d111      	bne.n	800a826 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a80a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 f81e 	bl	800a84e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2220      	movs	r2, #32
 800a816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	2200      	movs	r2, #0
 800a81e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a822:	2303      	movs	r3, #3
 800a824:	e00f      	b.n	800a846 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	69da      	ldr	r2, [r3, #28]
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	4013      	ands	r3, r2
 800a830:	68ba      	ldr	r2, [r7, #8]
 800a832:	429a      	cmp	r2, r3
 800a834:	bf0c      	ite	eq
 800a836:	2301      	moveq	r3, #1
 800a838:	2300      	movne	r3, #0
 800a83a:	b2db      	uxtb	r3, r3
 800a83c:	461a      	mov	r2, r3
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	429a      	cmp	r2, r3
 800a842:	d0a0      	beq.n	800a786 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a84e:	b480      	push	{r7}
 800a850:	b095      	sub	sp, #84	@ 0x54
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a85e:	e853 3f00 	ldrex	r3, [r3]
 800a862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a86a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	461a      	mov	r2, r3
 800a872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a874:	643b      	str	r3, [r7, #64]	@ 0x40
 800a876:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a878:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a87a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a87c:	e841 2300 	strex	r3, r2, [r1]
 800a880:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a884:	2b00      	cmp	r3, #0
 800a886:	d1e6      	bne.n	800a856 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	3308      	adds	r3, #8
 800a88e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a890:	6a3b      	ldr	r3, [r7, #32]
 800a892:	e853 3f00 	ldrex	r3, [r3]
 800a896:	61fb      	str	r3, [r7, #28]
   return(result);
 800a898:	69fb      	ldr	r3, [r7, #28]
 800a89a:	f023 0301 	bic.w	r3, r3, #1
 800a89e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	3308      	adds	r3, #8
 800a8a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a8aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8b0:	e841 2300 	strex	r3, r2, [r1]
 800a8b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1e5      	bne.n	800a888 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d118      	bne.n	800a8f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	e853 3f00 	ldrex	r3, [r3]
 800a8d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	f023 0310 	bic.w	r3, r3, #16
 800a8d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8e2:	61bb      	str	r3, [r7, #24]
 800a8e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e6:	6979      	ldr	r1, [r7, #20]
 800a8e8:	69ba      	ldr	r2, [r7, #24]
 800a8ea:	e841 2300 	strex	r3, r2, [r1]
 800a8ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1e6      	bne.n	800a8c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2220      	movs	r2, #32
 800a8fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a90a:	bf00      	nop
 800a90c:	3754      	adds	r7, #84	@ 0x54
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr
	...

0800a918 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a918:	b5b0      	push	{r4, r5, r7, lr}
 800a91a:	b08c      	sub	sp, #48	@ 0x30
 800a91c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a91e:	4b8f      	ldr	r3, [pc, #572]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a920:	22c0      	movs	r2, #192	@ 0xc0
 800a922:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a924:	4b8d      	ldr	r3, [pc, #564]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a926:	22a8      	movs	r2, #168	@ 0xa8
 800a928:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a92a:	4b8c      	ldr	r3, [pc, #560]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a92c:	2201      	movs	r2, #1
 800a92e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 180;
 800a930:	4b8a      	ldr	r3, [pc, #552]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a932:	22b4      	movs	r2, #180	@ 0xb4
 800a934:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a936:	4b8a      	ldr	r3, [pc, #552]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800a938:	22ff      	movs	r2, #255	@ 0xff
 800a93a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a93c:	4b88      	ldr	r3, [pc, #544]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800a93e:	22ff      	movs	r2, #255	@ 0xff
 800a940:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a942:	4b87      	ldr	r3, [pc, #540]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800a944:	22ff      	movs	r2, #255	@ 0xff
 800a946:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a948:	4b85      	ldr	r3, [pc, #532]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a94e:	4b85      	ldr	r3, [pc, #532]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800a950:	22c0      	movs	r2, #192	@ 0xc0
 800a952:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a954:	4b83      	ldr	r3, [pc, #524]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800a956:	22a8      	movs	r2, #168	@ 0xa8
 800a958:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a95a:	4b82      	ldr	r3, [pc, #520]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800a95c:	2201      	movs	r2, #1
 800a95e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a960:	4b80      	ldr	r3, [pc, #512]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800a962:	2201      	movs	r2, #1
 800a964:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a966:	2100      	movs	r1, #0
 800a968:	2000      	movs	r0, #0
 800a96a:	f006 fc3f 	bl	80111ec <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a96e:	4b7b      	ldr	r3, [pc, #492]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	061a      	lsls	r2, r3, #24
 800a974:	4b79      	ldr	r3, [pc, #484]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a976:	785b      	ldrb	r3, [r3, #1]
 800a978:	041b      	lsls	r3, r3, #16
 800a97a:	431a      	orrs	r2, r3
 800a97c:	4b77      	ldr	r3, [pc, #476]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a97e:	789b      	ldrb	r3, [r3, #2]
 800a980:	021b      	lsls	r3, r3, #8
 800a982:	4313      	orrs	r3, r2
 800a984:	4a75      	ldr	r2, [pc, #468]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a986:	78d2      	ldrb	r2, [r2, #3]
 800a988:	4313      	orrs	r3, r2
 800a98a:	061a      	lsls	r2, r3, #24
 800a98c:	4b73      	ldr	r3, [pc, #460]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	0619      	lsls	r1, r3, #24
 800a992:	4b72      	ldr	r3, [pc, #456]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a994:	785b      	ldrb	r3, [r3, #1]
 800a996:	041b      	lsls	r3, r3, #16
 800a998:	4319      	orrs	r1, r3
 800a99a:	4b70      	ldr	r3, [pc, #448]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a99c:	789b      	ldrb	r3, [r3, #2]
 800a99e:	021b      	lsls	r3, r3, #8
 800a9a0:	430b      	orrs	r3, r1
 800a9a2:	496e      	ldr	r1, [pc, #440]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9a4:	78c9      	ldrb	r1, [r1, #3]
 800a9a6:	430b      	orrs	r3, r1
 800a9a8:	021b      	lsls	r3, r3, #8
 800a9aa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a9ae:	431a      	orrs	r2, r3
 800a9b0:	4b6a      	ldr	r3, [pc, #424]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	0619      	lsls	r1, r3, #24
 800a9b6:	4b69      	ldr	r3, [pc, #420]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9b8:	785b      	ldrb	r3, [r3, #1]
 800a9ba:	041b      	lsls	r3, r3, #16
 800a9bc:	4319      	orrs	r1, r3
 800a9be:	4b67      	ldr	r3, [pc, #412]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9c0:	789b      	ldrb	r3, [r3, #2]
 800a9c2:	021b      	lsls	r3, r3, #8
 800a9c4:	430b      	orrs	r3, r1
 800a9c6:	4965      	ldr	r1, [pc, #404]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9c8:	78c9      	ldrb	r1, [r1, #3]
 800a9ca:	430b      	orrs	r3, r1
 800a9cc:	0a1b      	lsrs	r3, r3, #8
 800a9ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a9d2:	431a      	orrs	r2, r3
 800a9d4:	4b61      	ldr	r3, [pc, #388]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	0619      	lsls	r1, r3, #24
 800a9da:	4b60      	ldr	r3, [pc, #384]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9dc:	785b      	ldrb	r3, [r3, #1]
 800a9de:	041b      	lsls	r3, r3, #16
 800a9e0:	4319      	orrs	r1, r3
 800a9e2:	4b5e      	ldr	r3, [pc, #376]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9e4:	789b      	ldrb	r3, [r3, #2]
 800a9e6:	021b      	lsls	r3, r3, #8
 800a9e8:	430b      	orrs	r3, r1
 800a9ea:	495c      	ldr	r1, [pc, #368]	@ (800ab5c <MX_LWIP_Init+0x244>)
 800a9ec:	78c9      	ldrb	r1, [r1, #3]
 800a9ee:	430b      	orrs	r3, r1
 800a9f0:	0e1b      	lsrs	r3, r3, #24
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	4a5c      	ldr	r2, [pc, #368]	@ (800ab68 <MX_LWIP_Init+0x250>)
 800a9f6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a9f8:	4b59      	ldr	r3, [pc, #356]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	061a      	lsls	r2, r3, #24
 800a9fe:	4b58      	ldr	r3, [pc, #352]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa00:	785b      	ldrb	r3, [r3, #1]
 800aa02:	041b      	lsls	r3, r3, #16
 800aa04:	431a      	orrs	r2, r3
 800aa06:	4b56      	ldr	r3, [pc, #344]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa08:	789b      	ldrb	r3, [r3, #2]
 800aa0a:	021b      	lsls	r3, r3, #8
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	4a54      	ldr	r2, [pc, #336]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa10:	78d2      	ldrb	r2, [r2, #3]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	061a      	lsls	r2, r3, #24
 800aa16:	4b52      	ldr	r3, [pc, #328]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	0619      	lsls	r1, r3, #24
 800aa1c:	4b50      	ldr	r3, [pc, #320]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa1e:	785b      	ldrb	r3, [r3, #1]
 800aa20:	041b      	lsls	r3, r3, #16
 800aa22:	4319      	orrs	r1, r3
 800aa24:	4b4e      	ldr	r3, [pc, #312]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa26:	789b      	ldrb	r3, [r3, #2]
 800aa28:	021b      	lsls	r3, r3, #8
 800aa2a:	430b      	orrs	r3, r1
 800aa2c:	494c      	ldr	r1, [pc, #304]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa2e:	78c9      	ldrb	r1, [r1, #3]
 800aa30:	430b      	orrs	r3, r1
 800aa32:	021b      	lsls	r3, r3, #8
 800aa34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aa38:	431a      	orrs	r2, r3
 800aa3a:	4b49      	ldr	r3, [pc, #292]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	0619      	lsls	r1, r3, #24
 800aa40:	4b47      	ldr	r3, [pc, #284]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa42:	785b      	ldrb	r3, [r3, #1]
 800aa44:	041b      	lsls	r3, r3, #16
 800aa46:	4319      	orrs	r1, r3
 800aa48:	4b45      	ldr	r3, [pc, #276]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa4a:	789b      	ldrb	r3, [r3, #2]
 800aa4c:	021b      	lsls	r3, r3, #8
 800aa4e:	430b      	orrs	r3, r1
 800aa50:	4943      	ldr	r1, [pc, #268]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa52:	78c9      	ldrb	r1, [r1, #3]
 800aa54:	430b      	orrs	r3, r1
 800aa56:	0a1b      	lsrs	r3, r3, #8
 800aa58:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aa5c:	431a      	orrs	r2, r3
 800aa5e:	4b40      	ldr	r3, [pc, #256]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	0619      	lsls	r1, r3, #24
 800aa64:	4b3e      	ldr	r3, [pc, #248]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa66:	785b      	ldrb	r3, [r3, #1]
 800aa68:	041b      	lsls	r3, r3, #16
 800aa6a:	4319      	orrs	r1, r3
 800aa6c:	4b3c      	ldr	r3, [pc, #240]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa6e:	789b      	ldrb	r3, [r3, #2]
 800aa70:	021b      	lsls	r3, r3, #8
 800aa72:	430b      	orrs	r3, r1
 800aa74:	493a      	ldr	r1, [pc, #232]	@ (800ab60 <MX_LWIP_Init+0x248>)
 800aa76:	78c9      	ldrb	r1, [r1, #3]
 800aa78:	430b      	orrs	r3, r1
 800aa7a:	0e1b      	lsrs	r3, r3, #24
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	4a3b      	ldr	r2, [pc, #236]	@ (800ab6c <MX_LWIP_Init+0x254>)
 800aa80:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800aa82:	4b38      	ldr	r3, [pc, #224]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	061a      	lsls	r2, r3, #24
 800aa88:	4b36      	ldr	r3, [pc, #216]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aa8a:	785b      	ldrb	r3, [r3, #1]
 800aa8c:	041b      	lsls	r3, r3, #16
 800aa8e:	431a      	orrs	r2, r3
 800aa90:	4b34      	ldr	r3, [pc, #208]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aa92:	789b      	ldrb	r3, [r3, #2]
 800aa94:	021b      	lsls	r3, r3, #8
 800aa96:	4313      	orrs	r3, r2
 800aa98:	4a32      	ldr	r2, [pc, #200]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aa9a:	78d2      	ldrb	r2, [r2, #3]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	061a      	lsls	r2, r3, #24
 800aaa0:	4b30      	ldr	r3, [pc, #192]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	0619      	lsls	r1, r3, #24
 800aaa6:	4b2f      	ldr	r3, [pc, #188]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aaa8:	785b      	ldrb	r3, [r3, #1]
 800aaaa:	041b      	lsls	r3, r3, #16
 800aaac:	4319      	orrs	r1, r3
 800aaae:	4b2d      	ldr	r3, [pc, #180]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aab0:	789b      	ldrb	r3, [r3, #2]
 800aab2:	021b      	lsls	r3, r3, #8
 800aab4:	430b      	orrs	r3, r1
 800aab6:	492b      	ldr	r1, [pc, #172]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aab8:	78c9      	ldrb	r1, [r1, #3]
 800aaba:	430b      	orrs	r3, r1
 800aabc:	021b      	lsls	r3, r3, #8
 800aabe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aac2:	431a      	orrs	r2, r3
 800aac4:	4b27      	ldr	r3, [pc, #156]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	0619      	lsls	r1, r3, #24
 800aaca:	4b26      	ldr	r3, [pc, #152]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aacc:	785b      	ldrb	r3, [r3, #1]
 800aace:	041b      	lsls	r3, r3, #16
 800aad0:	4319      	orrs	r1, r3
 800aad2:	4b24      	ldr	r3, [pc, #144]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aad4:	789b      	ldrb	r3, [r3, #2]
 800aad6:	021b      	lsls	r3, r3, #8
 800aad8:	430b      	orrs	r3, r1
 800aada:	4922      	ldr	r1, [pc, #136]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aadc:	78c9      	ldrb	r1, [r1, #3]
 800aade:	430b      	orrs	r3, r1
 800aae0:	0a1b      	lsrs	r3, r3, #8
 800aae2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aae6:	431a      	orrs	r2, r3
 800aae8:	4b1e      	ldr	r3, [pc, #120]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	0619      	lsls	r1, r3, #24
 800aaee:	4b1d      	ldr	r3, [pc, #116]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aaf0:	785b      	ldrb	r3, [r3, #1]
 800aaf2:	041b      	lsls	r3, r3, #16
 800aaf4:	4319      	orrs	r1, r3
 800aaf6:	4b1b      	ldr	r3, [pc, #108]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800aaf8:	789b      	ldrb	r3, [r3, #2]
 800aafa:	021b      	lsls	r3, r3, #8
 800aafc:	430b      	orrs	r3, r1
 800aafe:	4919      	ldr	r1, [pc, #100]	@ (800ab64 <MX_LWIP_Init+0x24c>)
 800ab00:	78c9      	ldrb	r1, [r1, #3]
 800ab02:	430b      	orrs	r3, r1
 800ab04:	0e1b      	lsrs	r3, r3, #24
 800ab06:	4313      	orrs	r3, r2
 800ab08:	4a19      	ldr	r2, [pc, #100]	@ (800ab70 <MX_LWIP_Init+0x258>)
 800ab0a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800ab0c:	4b19      	ldr	r3, [pc, #100]	@ (800ab74 <MX_LWIP_Init+0x25c>)
 800ab0e:	9302      	str	r3, [sp, #8]
 800ab10:	4b19      	ldr	r3, [pc, #100]	@ (800ab78 <MX_LWIP_Init+0x260>)
 800ab12:	9301      	str	r3, [sp, #4]
 800ab14:	2300      	movs	r3, #0
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	4b15      	ldr	r3, [pc, #84]	@ (800ab70 <MX_LWIP_Init+0x258>)
 800ab1a:	4a14      	ldr	r2, [pc, #80]	@ (800ab6c <MX_LWIP_Init+0x254>)
 800ab1c:	4912      	ldr	r1, [pc, #72]	@ (800ab68 <MX_LWIP_Init+0x250>)
 800ab1e:	4817      	ldr	r0, [pc, #92]	@ (800ab7c <MX_LWIP_Init+0x264>)
 800ab20:	f008 f916 	bl	8012d50 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ab24:	4815      	ldr	r0, [pc, #84]	@ (800ab7c <MX_LWIP_Init+0x264>)
 800ab26:	f008 fac5 	bl	80130b4 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800ab2a:	4814      	ldr	r0, [pc, #80]	@ (800ab7c <MX_LWIP_Init+0x264>)
 800ab2c:	f008 fad2 	bl	80130d4 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800ab30:	4913      	ldr	r1, [pc, #76]	@ (800ab80 <MX_LWIP_Init+0x268>)
 800ab32:	4812      	ldr	r0, [pc, #72]	@ (800ab7c <MX_LWIP_Init+0x264>)
 800ab34:	f008 fbd0 	bl	80132d8 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800ab38:	4b12      	ldr	r3, [pc, #72]	@ (800ab84 <MX_LWIP_Init+0x26c>)
 800ab3a:	1d3c      	adds	r4, r7, #4
 800ab3c:	461d      	mov	r5, r3
 800ab3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ab40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ab42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ab46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800ab4a:	1d3b      	adds	r3, r7, #4
 800ab4c:	490b      	ldr	r1, [pc, #44]	@ (800ab7c <MX_LWIP_Init+0x264>)
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 fdcb 	bl	800b6ea <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ab54:	bf00      	nop
 800ab56:	3720      	adds	r7, #32
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bdb0      	pop	{r4, r5, r7, pc}
 800ab5c:	20001e4c 	.word	0x20001e4c
 800ab60:	20001e50 	.word	0x20001e50
 800ab64:	20001e54 	.word	0x20001e54
 800ab68:	20001e40 	.word	0x20001e40
 800ab6c:	20001e44 	.word	0x20001e44
 800ab70:	20001e48 	.word	0x20001e48
 800ab74:	080110fd 	.word	0x080110fd
 800ab78:	0800b121 	.word	0x0800b121
 800ab7c:	20001e0c 	.word	0x20001e0c
 800ab80:	0800ab89 	.word	0x0800ab89
 800ab84:	08023e30 	.word	0x08023e30

0800ab88 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800ab90:	bf00      	nop
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b087      	sub	sp, #28
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800abae:	2320      	movs	r3, #32
 800abb0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800abb2:	f3bf 8f4f 	dsb	sy
}
 800abb6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800abb8:	e00b      	b.n	800abd2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800abba:	4a0d      	ldr	r2, [pc, #52]	@ (800abf0 <SCB_InvalidateDCache_by_Addr+0x54>)
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	693a      	ldr	r2, [r7, #16]
 800abc6:	4413      	add	r3, r2
 800abc8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800abca:	697a      	ldr	r2, [r7, #20]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	1ad3      	subs	r3, r2, r3
 800abd0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	dcf0      	bgt.n	800abba <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800abd8:	f3bf 8f4f 	dsb	sy
}
 800abdc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800abde:	f3bf 8f6f 	isb	sy
}
 800abe2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800abe4:	bf00      	nop
 800abe6:	371c      	adds	r7, #28
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr
 800abf0:	e000ed00 	.word	0xe000ed00

0800abf4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800abfc:	4b04      	ldr	r3, [pc, #16]	@ (800ac10 <HAL_ETH_RxCpltCallback+0x1c>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	4618      	mov	r0, r3
 800ac02:	f000 fefb 	bl	800b9fc <osSemaphoreRelease>
}
 800ac06:	bf00      	nop
 800ac08:	3708      	adds	r7, #8
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	200067e4 	.word	0x200067e4

0800ac14 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b082      	sub	sp, #8
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800ac1c:	4b04      	ldr	r3, [pc, #16]	@ (800ac30 <HAL_ETH_TxCpltCallback+0x1c>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4618      	mov	r0, r3
 800ac22:	f000 feeb 	bl	800b9fc <osSemaphoreRelease>
}
 800ac26:	bf00      	nop
 800ac28:	3708      	adds	r7, #8
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	200067e8 	.word	0x200067e8

0800ac34 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f7fa fc1a 	bl	8005476 <HAL_ETH_GetDMAError>
 800ac42:	4603      	mov	r3, r0
 800ac44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac48:	2b80      	cmp	r3, #128	@ 0x80
 800ac4a:	d104      	bne.n	800ac56 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800ac4c:	4b04      	ldr	r3, [pc, #16]	@ (800ac60 <HAL_ETH_ErrorCallback+0x2c>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4618      	mov	r0, r3
 800ac52:	f000 fed3 	bl	800b9fc <osSemaphoreRelease>
  }
}
 800ac56:	bf00      	nop
 800ac58:	3708      	adds	r7, #8
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}
 800ac5e:	bf00      	nop
 800ac60:	200067e4 	.word	0x200067e4

0800ac64 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ac64:	b5b0      	push	{r4, r5, r7, lr}
 800ac66:	b0b4      	sub	sp, #208	@ 0xd0
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 800ac72:	2300      	movs	r3, #0
 800ac74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800ac7e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800ac82:	2264      	movs	r2, #100	@ 0x64
 800ac84:	2100      	movs	r1, #0
 800ac86:	4618      	mov	r0, r3
 800ac88:	f014 fcac 	bl	801f5e4 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ac8c:	4b9f      	ldr	r3, [pc, #636]	@ (800af0c <low_level_init+0x2a8>)
 800ac8e:	4aa0      	ldr	r2, [pc, #640]	@ (800af10 <low_level_init+0x2ac>)
 800ac90:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ac92:	2300      	movs	r3, #0
 800ac94:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 800ac98:	2380      	movs	r3, #128	@ 0x80
 800ac9a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800ac9e:	23e1      	movs	r3, #225	@ 0xe1
 800aca0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 800aca4:	2300      	movs	r3, #0
 800aca6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800acaa:	2300      	movs	r3, #0
 800acac:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x80;
 800acb0:	2380      	movs	r3, #128	@ 0x80
 800acb2:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 800acb6:	4a95      	ldr	r2, [pc, #596]	@ (800af0c <low_level_init+0x2a8>)
 800acb8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800acbc:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800acbe:	4b93      	ldr	r3, [pc, #588]	@ (800af0c <low_level_init+0x2a8>)
 800acc0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800acc4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800acc6:	4b91      	ldr	r3, [pc, #580]	@ (800af0c <low_level_init+0x2a8>)
 800acc8:	4a92      	ldr	r2, [pc, #584]	@ (800af14 <low_level_init+0x2b0>)
 800acca:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800accc:	4b8f      	ldr	r3, [pc, #572]	@ (800af0c <low_level_init+0x2a8>)
 800acce:	4a92      	ldr	r2, [pc, #584]	@ (800af18 <low_level_init+0x2b4>)
 800acd0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800acd2:	4b8e      	ldr	r3, [pc, #568]	@ (800af0c <low_level_init+0x2a8>)
 800acd4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800acd8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800acda:	488c      	ldr	r0, [pc, #560]	@ (800af0c <low_level_init+0x2a8>)
 800acdc:	f7f9 fd82 	bl	80047e4 <HAL_ETH_Init>
 800ace0:	4603      	mov	r3, r0
 800ace2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800ace6:	2238      	movs	r2, #56	@ 0x38
 800ace8:	2100      	movs	r1, #0
 800acea:	488c      	ldr	r0, [pc, #560]	@ (800af1c <low_level_init+0x2b8>)
 800acec:	f014 fc7a 	bl	801f5e4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800acf0:	4b8a      	ldr	r3, [pc, #552]	@ (800af1c <low_level_init+0x2b8>)
 800acf2:	2221      	movs	r2, #33	@ 0x21
 800acf4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800acf6:	4b89      	ldr	r3, [pc, #548]	@ (800af1c <low_level_init+0x2b8>)
 800acf8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800acfc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800acfe:	4b87      	ldr	r3, [pc, #540]	@ (800af1c <low_level_init+0x2b8>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ad04:	4886      	ldr	r0, [pc, #536]	@ (800af20 <low_level_init+0x2bc>)
 800ad06:	f007 fedd 	bl	8012ac4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2206      	movs	r2, #6
 800ad0e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ad12:	4b7e      	ldr	r3, [pc, #504]	@ (800af0c <low_level_init+0x2a8>)
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	781a      	ldrb	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ad1e:	4b7b      	ldr	r3, [pc, #492]	@ (800af0c <low_level_init+0x2a8>)
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	785a      	ldrb	r2, [r3, #1]
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ad2a:	4b78      	ldr	r3, [pc, #480]	@ (800af0c <low_level_init+0x2a8>)
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	789a      	ldrb	r2, [r3, #2]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ad36:	4b75      	ldr	r3, [pc, #468]	@ (800af0c <low_level_init+0x2a8>)
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	78da      	ldrb	r2, [r3, #3]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ad42:	4b72      	ldr	r3, [pc, #456]	@ (800af0c <low_level_init+0x2a8>)
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	791a      	ldrb	r2, [r3, #4]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ad4e:	4b6f      	ldr	r3, [pc, #444]	@ (800af0c <low_level_init+0x2a8>)
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	795a      	ldrb	r2, [r3, #5]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ad60:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ad68:	f043 030a 	orr.w	r3, r3, #10
 800ad6c:	b2da      	uxtb	r2, r3
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800ad74:	2300      	movs	r3, #0
 800ad76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad78:	2300      	movs	r3, #0
 800ad7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800ad7c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800ad80:	2101      	movs	r1, #1
 800ad82:	4618      	mov	r0, r3
 800ad84:	f000 fdba 	bl	800b8fc <osSemaphoreCreate>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	4a66      	ldr	r2, [pc, #408]	@ (800af24 <low_level_init+0x2c0>)
 800ad8c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800ad8e:	2300      	movs	r3, #0
 800ad90:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad92:	2300      	movs	r3, #0
 800ad94:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800ad96:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800ad9a:	2101      	movs	r1, #1
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f000 fdad 	bl	800b8fc <osSemaphoreCreate>
 800ada2:	4603      	mov	r3, r0
 800ada4:	4a60      	ldr	r2, [pc, #384]	@ (800af28 <low_level_init+0x2c4>)
 800ada6:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800ada8:	4b5e      	ldr	r3, [pc, #376]	@ (800af24 <low_level_init+0x2c0>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2100      	movs	r1, #0
 800adae:	4618      	mov	r0, r3
 800adb0:	f000 fdd6 	bl	800b960 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800adb4:	4b5c      	ldr	r3, [pc, #368]	@ (800af28 <low_level_init+0x2c4>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	2100      	movs	r1, #0
 800adba:	4618      	mov	r0, r3
 800adbc:	f000 fdd0 	bl	800b960 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800adc0:	4b5a      	ldr	r3, [pc, #360]	@ (800af2c <low_level_init+0x2c8>)
 800adc2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800adc6:	461d      	mov	r5, r3
 800adc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800adca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800adcc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800add0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800add4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800add8:	6879      	ldr	r1, [r7, #4]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 fc85 	bl	800b6ea <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800ade0:	4953      	ldr	r1, [pc, #332]	@ (800af30 <low_level_init+0x2cc>)
 800ade2:	4854      	ldr	r0, [pc, #336]	@ (800af34 <low_level_init+0x2d0>)
 800ade4:	f7f8 fb0b 	bl	80033fe <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800ade8:	4852      	ldr	r0, [pc, #328]	@ (800af34 <low_level_init+0x2d0>)
 800adea:	f7f8 fb3a 	bl	8003462 <LAN8742_Init>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d006      	beq.n	800ae02 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f008 fa3f 	bl	8013278 <netif_set_link_down>
    netif_set_down(netif);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f008 f9d6 	bl	80131ac <netif_set_down>
 800ae00:	e081      	b.n	800af06 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800ae02:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d165      	bne.n	800aed6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ae0a:	484a      	ldr	r0, [pc, #296]	@ (800af34 <low_level_init+0x2d0>)
 800ae0c:	f7f8 fb76 	bl	80034fc <LAN8742_GetLinkState>
 800ae10:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800ae14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	dc06      	bgt.n	800ae2a <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f008 fa2b 	bl	8013278 <netif_set_link_down>
      netif_set_down(netif);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f008 f9c2 	bl	80131ac <netif_set_down>
 800ae28:	e057      	b.n	800aeda <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800ae2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae2e:	3b02      	subs	r3, #2
 800ae30:	2b03      	cmp	r3, #3
 800ae32:	d82b      	bhi.n	800ae8c <low_level_init+0x228>
 800ae34:	a201      	add	r2, pc, #4	@ (adr r2, 800ae3c <low_level_init+0x1d8>)
 800ae36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3a:	bf00      	nop
 800ae3c:	0800ae4d 	.word	0x0800ae4d
 800ae40:	0800ae5f 	.word	0x0800ae5f
 800ae44:	0800ae6f 	.word	0x0800ae6f
 800ae48:	0800ae7f 	.word	0x0800ae7f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae5c:	e01f      	b.n	800ae9e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae6c:	e017      	b.n	800ae9e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae6e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae72:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800ae76:	2300      	movs	r3, #0
 800ae78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae7c:	e00f      	b.n	800ae9e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800ae84:	2300      	movs	r3, #0
 800ae86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae8a:	e008      	b.n	800ae9e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae9c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ae9e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800aea2:	4619      	mov	r1, r3
 800aea4:	4819      	ldr	r0, [pc, #100]	@ (800af0c <low_level_init+0x2a8>)
 800aea6:	f7fa f985 	bl	80051b4 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800aeaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800aeae:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800aeb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800aeb4:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800aeb6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800aeba:	4619      	mov	r1, r3
 800aebc:	4813      	ldr	r0, [pc, #76]	@ (800af0c <low_level_init+0x2a8>)
 800aebe:	f7fa fa70 	bl	80053a2 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800aec2:	4812      	ldr	r0, [pc, #72]	@ (800af0c <low_level_init+0x2a8>)
 800aec4:	f7f9 fd28 	bl	8004918 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f008 f903 	bl	80130d4 <netif_set_up>
    netif_set_link_up(netif);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f008 f99e 	bl	8013210 <netif_set_link_up>
 800aed4:	e001      	b.n	800aeda <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 800aed6:	f7f7 fed1 	bl	8002c7c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 800aeda:	f7f8 fbf1 	bl	80036c0 <HAL_GetREVID>
 800aede:	4603      	mov	r3, r0
 800aee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aee4:	d10f      	bne.n	800af06 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 800aee6:	4b14      	ldr	r3, [pc, #80]	@ (800af38 <low_level_init+0x2d4>)
 800aee8:	f107 040c 	add.w	r4, r7, #12
 800aeec:	461d      	mov	r5, r3
 800aeee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aef0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aef2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800aef6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800aefa:	f107 030c 	add.w	r3, r7, #12
 800aefe:	2100      	movs	r1, #0
 800af00:	4618      	mov	r0, r3
 800af02:	f000 fbf2 	bl	800b6ea <osThreadCreate>
  }
}
 800af06:	37d0      	adds	r7, #208	@ 0xd0
 800af08:	46bd      	mov	sp, r7
 800af0a:	bdb0      	pop	{r4, r5, r7, pc}
 800af0c:	200067ec 	.word	0x200067ec
 800af10:	40028000 	.word	0x40028000
 800af14:	200002a8 	.word	0x200002a8
 800af18:	20000208 	.word	0x20000208
 800af1c:	2000689c 	.word	0x2000689c
 800af20:	08027580 	.word	0x08027580
 800af24:	200067e4 	.word	0x200067e4
 800af28:	200067e8 	.word	0x200067e8
 800af2c:	08023e54 	.word	0x08023e54
 800af30:	2000001c 	.word	0x2000001c
 800af34:	200068d4 	.word	0x200068d4
 800af38:	08023e80 	.word	0x08023e80

0800af3c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b092      	sub	sp, #72	@ 0x48
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800af46:	2300      	movs	r3, #0
 800af48:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800af4a:	2300      	movs	r3, #0
 800af4c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800af4e:	2300      	movs	r3, #0
 800af50:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800af54:	f107 030c 	add.w	r3, r7, #12
 800af58:	2230      	movs	r2, #48	@ 0x30
 800af5a:	2100      	movs	r1, #0
 800af5c:	4618      	mov	r0, r3
 800af5e:	f014 fb41 	bl	801f5e4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800af62:	f107 030c 	add.w	r3, r7, #12
 800af66:	2230      	movs	r2, #48	@ 0x30
 800af68:	2100      	movs	r1, #0
 800af6a:	4618      	mov	r0, r3
 800af6c:	f014 fb3a 	bl	801f5e4 <memset>

  for(q = p; q != NULL; q = q->next)
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	643b      	str	r3, [r7, #64]	@ 0x40
 800af74:	e045      	b.n	800b002 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800af76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af78:	2b03      	cmp	r3, #3
 800af7a:	d902      	bls.n	800af82 <low_level_output+0x46>
      return ERR_IF;
 800af7c:	f06f 030b 	mvn.w	r3, #11
 800af80:	e07f      	b.n	800b082 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800af82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af84:	6859      	ldr	r1, [r3, #4]
 800af86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af88:	4613      	mov	r3, r2
 800af8a:	005b      	lsls	r3, r3, #1
 800af8c:	4413      	add	r3, r2
 800af8e:	009b      	lsls	r3, r3, #2
 800af90:	3348      	adds	r3, #72	@ 0x48
 800af92:	443b      	add	r3, r7
 800af94:	3b3c      	subs	r3, #60	@ 0x3c
 800af96:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800af98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af9a:	895b      	ldrh	r3, [r3, #10]
 800af9c:	4619      	mov	r1, r3
 800af9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afa0:	4613      	mov	r3, r2
 800afa2:	005b      	lsls	r3, r3, #1
 800afa4:	4413      	add	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	3348      	adds	r3, #72	@ 0x48
 800afaa:	443b      	add	r3, r7
 800afac:	3b38      	subs	r3, #56	@ 0x38
 800afae:	6019      	str	r1, [r3, #0]

    if(i>0)
 800afb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d011      	beq.n	800afda <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800afb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afb8:	1e5a      	subs	r2, r3, #1
 800afba:	f107 000c 	add.w	r0, r7, #12
 800afbe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800afc0:	460b      	mov	r3, r1
 800afc2:	005b      	lsls	r3, r3, #1
 800afc4:	440b      	add	r3, r1
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	18c1      	adds	r1, r0, r3
 800afca:	4613      	mov	r3, r2
 800afcc:	005b      	lsls	r3, r3, #1
 800afce:	4413      	add	r3, r2
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	3348      	adds	r3, #72	@ 0x48
 800afd4:	443b      	add	r3, r7
 800afd6:	3b34      	subs	r3, #52	@ 0x34
 800afd8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800afda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d109      	bne.n	800aff6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800afe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afe4:	4613      	mov	r3, r2
 800afe6:	005b      	lsls	r3, r3, #1
 800afe8:	4413      	add	r3, r2
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	3348      	adds	r3, #72	@ 0x48
 800afee:	443b      	add	r3, r7
 800aff0:	3b34      	subs	r3, #52	@ 0x34
 800aff2:	2200      	movs	r2, #0
 800aff4:	601a      	str	r2, [r3, #0]
    }

    i++;
 800aff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aff8:	3301      	adds	r3, #1
 800affa:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800affc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	643b      	str	r3, [r7, #64]	@ 0x40
 800b002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b004:	2b00      	cmp	r3, #0
 800b006:	d1b6      	bne.n	800af76 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	891b      	ldrh	r3, [r3, #8]
 800b00c:	461a      	mov	r2, r3
 800b00e:	4b1f      	ldr	r3, [pc, #124]	@ (800b08c <low_level_output+0x150>)
 800b010:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b012:	4a1e      	ldr	r2, [pc, #120]	@ (800b08c <low_level_output+0x150>)
 800b014:	f107 030c 	add.w	r3, r7, #12
 800b018:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b01a:	4a1c      	ldr	r2, [pc, #112]	@ (800b08c <low_level_output+0x150>)
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b020:	6838      	ldr	r0, [r7, #0]
 800b022:	f008 fdad 	bl	8013b80 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b026:	4919      	ldr	r1, [pc, #100]	@ (800b08c <low_level_output+0x150>)
 800b028:	4819      	ldr	r0, [pc, #100]	@ (800b090 <low_level_output+0x154>)
 800b02a:	f7f9 fd65 	bl	8004af8 <HAL_ETH_Transmit_IT>
 800b02e:	4603      	mov	r3, r0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d103      	bne.n	800b03c <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b03a:	e01b      	b.n	800b074 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b03c:	4814      	ldr	r0, [pc, #80]	@ (800b090 <low_level_output+0x154>)
 800b03e:	f7fa fa0d 	bl	800545c <HAL_ETH_GetError>
 800b042:	4603      	mov	r3, r0
 800b044:	f003 0302 	and.w	r3, r3, #2
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00d      	beq.n	800b068 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b04c:	4b11      	ldr	r3, [pc, #68]	@ (800b094 <low_level_output+0x158>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b054:	4618      	mov	r0, r3
 800b056:	f000 fc83 	bl	800b960 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b05a:	480d      	ldr	r0, [pc, #52]	@ (800b090 <low_level_output+0x154>)
 800b05c:	f7f9 feec 	bl	8004e38 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b060:	23fe      	movs	r3, #254	@ 0xfe
 800b062:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b066:	e005      	b.n	800b074 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b068:	6838      	ldr	r0, [r7, #0]
 800b06a:	f008 fce3 	bl	8013a34 <pbuf_free>
        errval =  ERR_IF;
 800b06e:	23f4      	movs	r3, #244	@ 0xf4
 800b070:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b074:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b078:	f113 0f02 	cmn.w	r3, #2
 800b07c:	d0d3      	beq.n	800b026 <low_level_output+0xea>

  return errval;
 800b07e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b082:	4618      	mov	r0, r3
 800b084:	3748      	adds	r7, #72	@ 0x48
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	2000689c 	.word	0x2000689c
 800b090:	200067ec 	.word	0x200067ec
 800b094:	200067e8 	.word	0x200067e8

0800b098 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b0a4:	4b07      	ldr	r3, [pc, #28]	@ (800b0c4 <low_level_input+0x2c>)
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d105      	bne.n	800b0b8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b0ac:	f107 030c 	add.w	r3, r7, #12
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	4805      	ldr	r0, [pc, #20]	@ (800b0c8 <low_level_input+0x30>)
 800b0b4:	f7f9 fd7c 	bl	8004bb0 <HAL_ETH_ReadData>
  }

  return p;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	200067e0 	.word	0x200067e0
 800b0c8:	200067ec 	.word	0x200067ec

0800b0cc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b0dc:	4b0f      	ldr	r3, [pc, #60]	@ (800b11c <ethernetif_input+0x50>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f04f 31ff 	mov.w	r1, #4294967295
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f000 fc3b 	bl	800b960 <osSemaphoreWait>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1f5      	bne.n	800b0dc <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b0f0:	68b8      	ldr	r0, [r7, #8]
 800b0f2:	f7ff ffd1 	bl	800b098 <low_level_input>
 800b0f6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00a      	beq.n	800b114 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	691b      	ldr	r3, [r3, #16]
 800b102:	68b9      	ldr	r1, [r7, #8]
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	4798      	blx	r3
 800b108:	4603      	mov	r3, r0
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d002      	beq.n	800b114 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b10e:	68f8      	ldr	r0, [r7, #12]
 800b110:	f008 fc90 	bl	8013a34 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d1ea      	bne.n	800b0f0 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b11a:	e7df      	b.n	800b0dc <ethernetif_input+0x10>
 800b11c:	200067e4 	.word	0x200067e4

0800b120 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b082      	sub	sp, #8
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d106      	bne.n	800b13c <ethernetif_init+0x1c>
 800b12e:	4b0e      	ldr	r3, [pc, #56]	@ (800b168 <ethernetif_init+0x48>)
 800b130:	f240 2217 	movw	r2, #535	@ 0x217
 800b134:	490d      	ldr	r1, [pc, #52]	@ (800b16c <ethernetif_init+0x4c>)
 800b136:	480e      	ldr	r0, [pc, #56]	@ (800b170 <ethernetif_init+0x50>)
 800b138:	f014 f820 	bl	801f17c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2273      	movs	r2, #115	@ 0x73
 800b140:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2274      	movs	r2, #116	@ 0x74
 800b148:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	4a09      	ldr	r2, [pc, #36]	@ (800b174 <ethernetif_init+0x54>)
 800b150:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	4a08      	ldr	r2, [pc, #32]	@ (800b178 <ethernetif_init+0x58>)
 800b156:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f7ff fd83 	bl	800ac64 <low_level_init>

  return ERR_OK;
 800b15e:	2300      	movs	r3, #0
}
 800b160:	4618      	mov	r0, r3
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	08023e9c 	.word	0x08023e9c
 800b16c:	08023eb8 	.word	0x08023eb8
 800b170:	08023ec8 	.word	0x08023ec8
 800b174:	0801bc61 	.word	0x0801bc61
 800b178:	0800af3d 	.word	0x0800af3d

0800b17c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b188:	68f9      	ldr	r1, [r7, #12]
 800b18a:	4809      	ldr	r0, [pc, #36]	@ (800b1b0 <pbuf_free_custom+0x34>)
 800b18c:	f007 fd8a 	bl	8012ca4 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b190:	4b08      	ldr	r3, [pc, #32]	@ (800b1b4 <pbuf_free_custom+0x38>)
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d107      	bne.n	800b1a8 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b198:	4b06      	ldr	r3, [pc, #24]	@ (800b1b4 <pbuf_free_custom+0x38>)
 800b19a:	2200      	movs	r2, #0
 800b19c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b19e:	4b06      	ldr	r3, [pc, #24]	@ (800b1b8 <pbuf_free_custom+0x3c>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f000 fc2a 	bl	800b9fc <osSemaphoreRelease>
  }
}
 800b1a8:	bf00      	nop
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	08027580 	.word	0x08027580
 800b1b4:	200067e0 	.word	0x200067e0
 800b1b8:	200067e4 	.word	0x200067e4

0800b1bc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b1c0:	f7f8 fa4e 	bl	8003660 <HAL_GetTick>
 800b1c4:	4603      	mov	r3, r0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	bd80      	pop	{r7, pc}
	...

0800b1cc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b08e      	sub	sp, #56	@ 0x38
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1d8:	2200      	movs	r2, #0
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	605a      	str	r2, [r3, #4]
 800b1de:	609a      	str	r2, [r3, #8]
 800b1e0:	60da      	str	r2, [r3, #12]
 800b1e2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	4a52      	ldr	r2, [pc, #328]	@ (800b334 <HAL_ETH_MspInit+0x168>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	f040 809e 	bne.w	800b32c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b1f0:	4b51      	ldr	r3, [pc, #324]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b1f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1f4:	4a50      	ldr	r2, [pc, #320]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b1f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b1fa:	6313      	str	r3, [r2, #48]	@ 0x30
 800b1fc:	4b4e      	ldr	r3, [pc, #312]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b1fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b204:	623b      	str	r3, [r7, #32]
 800b206:	6a3b      	ldr	r3, [r7, #32]
 800b208:	4b4b      	ldr	r3, [pc, #300]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b20a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b20c:	4a4a      	ldr	r2, [pc, #296]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b20e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b212:	6313      	str	r3, [r2, #48]	@ 0x30
 800b214:	4b48      	ldr	r3, [pc, #288]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b218:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b21c:	61fb      	str	r3, [r7, #28]
 800b21e:	69fb      	ldr	r3, [r7, #28]
 800b220:	4b45      	ldr	r3, [pc, #276]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b224:	4a44      	ldr	r2, [pc, #272]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b226:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b22a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b22c:	4b42      	ldr	r3, [pc, #264]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b22e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b234:	61bb      	str	r3, [r7, #24]
 800b236:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b238:	4b3f      	ldr	r3, [pc, #252]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b23a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b23c:	4a3e      	ldr	r2, [pc, #248]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b23e:	f043 0304 	orr.w	r3, r3, #4
 800b242:	6313      	str	r3, [r2, #48]	@ 0x30
 800b244:	4b3c      	ldr	r3, [pc, #240]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b248:	f003 0304 	and.w	r3, r3, #4
 800b24c:	617b      	str	r3, [r7, #20]
 800b24e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b250:	4b39      	ldr	r3, [pc, #228]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b254:	4a38      	ldr	r2, [pc, #224]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b256:	f043 0301 	orr.w	r3, r3, #1
 800b25a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b25c:	4b36      	ldr	r3, [pc, #216]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b25e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b260:	f003 0301 	and.w	r3, r3, #1
 800b264:	613b      	str	r3, [r7, #16]
 800b266:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b268:	4b33      	ldr	r3, [pc, #204]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b26a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b26c:	4a32      	ldr	r2, [pc, #200]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b26e:	f043 0302 	orr.w	r3, r3, #2
 800b272:	6313      	str	r3, [r2, #48]	@ 0x30
 800b274:	4b30      	ldr	r3, [pc, #192]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b278:	f003 0302 	and.w	r3, r3, #2
 800b27c:	60fb      	str	r3, [r7, #12]
 800b27e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b280:	4b2d      	ldr	r3, [pc, #180]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b284:	4a2c      	ldr	r2, [pc, #176]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b28a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b28c:	4b2a      	ldr	r3, [pc, #168]	@ (800b338 <HAL_ETH_MspInit+0x16c>)
 800b28e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b294:	60bb      	str	r3, [r7, #8]
 800b296:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800b298:	2332      	movs	r3, #50	@ 0x32
 800b29a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b29c:	2302      	movs	r3, #2
 800b29e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2a4:	2303      	movs	r3, #3
 800b2a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2a8:	230b      	movs	r3, #11
 800b2aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b2ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	4822      	ldr	r0, [pc, #136]	@ (800b33c <HAL_ETH_MspInit+0x170>)
 800b2b4:	f7fa fd0c 	bl	8005cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800b2b8:	2386      	movs	r3, #134	@ 0x86
 800b2ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2bc:	2302      	movs	r3, #2
 800b2be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2c8:	230b      	movs	r3, #11
 800b2ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	481b      	ldr	r0, [pc, #108]	@ (800b340 <HAL_ETH_MspInit+0x174>)
 800b2d4:	f7fa fcfc 	bl	8005cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800b2d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b2dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2de:	2302      	movs	r3, #2
 800b2e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2e6:	2303      	movs	r3, #3
 800b2e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2ea:	230b      	movs	r3, #11
 800b2ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800b2ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	4813      	ldr	r0, [pc, #76]	@ (800b344 <HAL_ETH_MspInit+0x178>)
 800b2f6:	f7fa fceb 	bl	8005cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800b2fa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b2fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b300:	2302      	movs	r3, #2
 800b302:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b304:	2300      	movs	r3, #0
 800b306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b308:	2303      	movs	r3, #3
 800b30a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b30c:	230b      	movs	r3, #11
 800b30e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b314:	4619      	mov	r1, r3
 800b316:	480c      	ldr	r0, [pc, #48]	@ (800b348 <HAL_ETH_MspInit+0x17c>)
 800b318:	f7fa fcda 	bl	8005cd0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800b31c:	2200      	movs	r2, #0
 800b31e:	2105      	movs	r1, #5
 800b320:	203d      	movs	r0, #61	@ 0x3d
 800b322:	f7f8 febd 	bl	80040a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b326:	203d      	movs	r0, #61	@ 0x3d
 800b328:	f7f8 fed6 	bl	80040d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b32c:	bf00      	nop
 800b32e:	3738      	adds	r7, #56	@ 0x38
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}
 800b334:	40028000 	.word	0x40028000
 800b338:	40023800 	.word	0x40023800
 800b33c:	40020800 	.word	0x40020800
 800b340:	40020000 	.word	0x40020000
 800b344:	40020400 	.word	0x40020400
 800b348:	40021800 	.word	0x40021800

0800b34c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b350:	4802      	ldr	r0, [pc, #8]	@ (800b35c <ETH_PHY_IO_Init+0x10>)
 800b352:	f7fa f841 	bl	80053d8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b356:	2300      	movs	r3, #0
}
 800b358:	4618      	mov	r0, r3
 800b35a:	bd80      	pop	{r7, pc}
 800b35c:	200067ec 	.word	0x200067ec

0800b360 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b360:	b480      	push	{r7}
 800b362:	af00      	add	r7, sp, #0
  return 0;
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	68ba      	ldr	r2, [r7, #8]
 800b380:	68f9      	ldr	r1, [r7, #12]
 800b382:	4807      	ldr	r0, [pc, #28]	@ (800b3a0 <ETH_PHY_IO_ReadReg+0x30>)
 800b384:	f7f9 fe82 	bl	800508c <HAL_ETH_ReadPHYRegister>
 800b388:	4603      	mov	r3, r0
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d002      	beq.n	800b394 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b38e:	f04f 33ff 	mov.w	r3, #4294967295
 800b392:	e000      	b.n	800b396 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b394:	2300      	movs	r3, #0
}
 800b396:	4618      	mov	r0, r3
 800b398:	3710      	adds	r7, #16
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	200067ec 	.word	0x200067ec

0800b3a4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	60f8      	str	r0, [r7, #12]
 800b3ac:	60b9      	str	r1, [r7, #8]
 800b3ae:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	68ba      	ldr	r2, [r7, #8]
 800b3b4:	68f9      	ldr	r1, [r7, #12]
 800b3b6:	4807      	ldr	r0, [pc, #28]	@ (800b3d4 <ETH_PHY_IO_WriteReg+0x30>)
 800b3b8:	f7f9 feb3 	bl	8005122 <HAL_ETH_WritePHYRegister>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d002      	beq.n	800b3c8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b3c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c6:	e000      	b.n	800b3ca <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b3c8:	2300      	movs	r3, #0
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3710      	adds	r7, #16
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	200067ec 	.word	0x200067ec

0800b3d8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b3dc:	f7f8 f940 	bl	8003660 <HAL_GetTick>
 800b3e0:	4603      	mov	r3, r0
}
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	bd80      	pop	{r7, pc}
	...

0800b3e8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b0a0      	sub	sp, #128	@ 0x80
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b3f0:	f107 0308 	add.w	r3, r7, #8
 800b3f4:	2264      	movs	r2, #100	@ 0x64
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f014 f8f3 	bl	801f5e4 <memset>
  int32_t PHYLinkState = 0;
 800b3fe:	2300      	movs	r3, #0
 800b400:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b402:	2300      	movs	r3, #0
 800b404:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b406:	2300      	movs	r3, #0
 800b408:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b40a:	2300      	movs	r3, #0
 800b40c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b412:	483a      	ldr	r0, [pc, #232]	@ (800b4fc <ethernet_link_thread+0x114>)
 800b414:	f7f8 f872 	bl	80034fc <LAN8742_GetLinkState>
 800b418:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b41a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b41c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b420:	089b      	lsrs	r3, r3, #2
 800b422:	f003 0301 	and.w	r3, r3, #1
 800b426:	b2db      	uxtb	r3, r3
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d00c      	beq.n	800b446 <ethernet_link_thread+0x5e>
 800b42c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b42e:	2b01      	cmp	r3, #1
 800b430:	dc09      	bgt.n	800b446 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b432:	4833      	ldr	r0, [pc, #204]	@ (800b500 <ethernet_link_thread+0x118>)
 800b434:	f7f9 fae0 	bl	80049f8 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b438:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b43a:	f007 feb7 	bl	80131ac <netif_set_down>
    netif_set_link_down(netif);
 800b43e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b440:	f007 ff1a 	bl	8013278 <netif_set_link_down>
 800b444:	e055      	b.n	800b4f2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b448:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b44c:	f003 0304 	and.w	r3, r3, #4
 800b450:	2b00      	cmp	r3, #0
 800b452:	d14e      	bne.n	800b4f2 <ethernet_link_thread+0x10a>
 800b454:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b456:	2b01      	cmp	r3, #1
 800b458:	dd4b      	ble.n	800b4f2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b45a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b45c:	3b02      	subs	r3, #2
 800b45e:	2b03      	cmp	r3, #3
 800b460:	d82a      	bhi.n	800b4b8 <ethernet_link_thread+0xd0>
 800b462:	a201      	add	r2, pc, #4	@ (adr r2, 800b468 <ethernet_link_thread+0x80>)
 800b464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b468:	0800b479 	.word	0x0800b479
 800b46c:	0800b48b 	.word	0x0800b48b
 800b470:	0800b49b 	.word	0x0800b49b
 800b474:	0800b4ab 	.word	0x0800b4ab
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b478:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b47c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b47e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b482:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b484:	2301      	movs	r3, #1
 800b486:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b488:	e017      	b.n	800b4ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b48a:	2300      	movs	r3, #0
 800b48c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b48e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b492:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b494:	2301      	movs	r3, #1
 800b496:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b498:	e00f      	b.n	800b4ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b49a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b49e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4a8:	e007      	b.n	800b4ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4b6:	e000      	b.n	800b4ba <ethernet_link_thread+0xd2>
    default:
      break;
 800b4b8:	bf00      	nop
    }

    if(linkchanged)
 800b4ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d018      	beq.n	800b4f2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b4c0:	f107 0308 	add.w	r3, r7, #8
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	480e      	ldr	r0, [pc, #56]	@ (800b500 <ethernet_link_thread+0x118>)
 800b4c8:	f7f9 fe74 	bl	80051b4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b4cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4ce:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800b4d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b4d2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b4d4:	f107 0308 	add.w	r3, r7, #8
 800b4d8:	4619      	mov	r1, r3
 800b4da:	4809      	ldr	r0, [pc, #36]	@ (800b500 <ethernet_link_thread+0x118>)
 800b4dc:	f7f9 ff61 	bl	80053a2 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800b4e0:	4807      	ldr	r0, [pc, #28]	@ (800b500 <ethernet_link_thread+0x118>)
 800b4e2:	f7f9 fa19 	bl	8004918 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800b4e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b4e8:	f007 fdf4 	bl	80130d4 <netif_set_up>
      netif_set_link_up(netif);
 800b4ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b4ee:	f007 fe8f 	bl	8013210 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800b4f2:	2064      	movs	r0, #100	@ 0x64
 800b4f4:	f000 f951 	bl	800b79a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b4f8:	e78b      	b.n	800b412 <ethernet_link_thread+0x2a>
 800b4fa:	bf00      	nop
 800b4fc:	200068d4 	.word	0x200068d4
 800b500:	200067ec 	.word	0x200067ec

0800b504 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af02      	add	r7, sp, #8
 800b50a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b50c:	4812      	ldr	r0, [pc, #72]	@ (800b558 <HAL_ETH_RxAllocateCallback+0x54>)
 800b50e:	f007 fb55 	bl	8012bbc <memp_malloc_pool>
 800b512:	60f8      	str	r0, [r7, #12]
  if (p)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d014      	beq.n	800b544 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f103 0220 	add.w	r2, r3, #32
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	4a0d      	ldr	r2, [pc, #52]	@ (800b55c <HAL_ETH_RxAllocateCallback+0x58>)
 800b528:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b532:	9201      	str	r2, [sp, #4]
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	2241      	movs	r2, #65	@ 0x41
 800b53a:	2100      	movs	r1, #0
 800b53c:	2000      	movs	r0, #0
 800b53e:	f008 f8bf 	bl	80136c0 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b542:	e005      	b.n	800b550 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b544:	4b06      	ldr	r3, [pc, #24]	@ (800b560 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b546:	2201      	movs	r2, #1
 800b548:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2200      	movs	r2, #0
 800b54e:	601a      	str	r2, [r3, #0]
}
 800b550:	bf00      	nop
 800b552:	3710      	adds	r7, #16
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	08027580 	.word	0x08027580
 800b55c:	0800b17d 	.word	0x0800b17d
 800b560:	200067e0 	.word	0x200067e0

0800b564 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b088      	sub	sp, #32
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
 800b570:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b57a:	2300      	movs	r3, #0
 800b57c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	3b20      	subs	r3, #32
 800b582:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b584:	69fb      	ldr	r3, [r7, #28]
 800b586:	2200      	movs	r2, #0
 800b588:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b58a:	69fb      	ldr	r3, [r7, #28]
 800b58c:	2200      	movs	r2, #0
 800b58e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	887a      	ldrh	r2, [r7, #2]
 800b594:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b596:	69bb      	ldr	r3, [r7, #24]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d103      	bne.n	800b5a6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	69fa      	ldr	r2, [r7, #28]
 800b5a2:	601a      	str	r2, [r3, #0]
 800b5a4:	e003      	b.n	800b5ae <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	69fa      	ldr	r2, [r7, #28]
 800b5ac:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	69fa      	ldr	r2, [r7, #28]
 800b5b2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	61fb      	str	r3, [r7, #28]
 800b5ba:	e009      	b.n	800b5d0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	891a      	ldrh	r2, [r3, #8]
 800b5c0:	887b      	ldrh	r3, [r7, #2]
 800b5c2:	4413      	add	r3, r2
 800b5c4:	b29a      	uxth	r2, r3
 800b5c6:	69fb      	ldr	r3, [r7, #28]
 800b5c8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b5ca:	69fb      	ldr	r3, [r7, #28]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	61fb      	str	r3, [r7, #28]
 800b5d0:	69fb      	ldr	r3, [r7, #28]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1f2      	bne.n	800b5bc <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b5d6:	887b      	ldrh	r3, [r7, #2]
 800b5d8:	4619      	mov	r1, r3
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f7ff fade 	bl	800ab9c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b5e0:	bf00      	nop
 800b5e2:	3720      	adds	r7, #32
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f008 fa1f 	bl	8013a34 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800b5f6:	bf00      	nop
 800b5f8:	3708      	adds	r7, #8
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}
	...

0800b600 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b082      	sub	sp, #8
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800b608:	4b15      	ldr	r3, [pc, #84]	@ (800b660 <RMII_Thread+0x60>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800b610:	2b00      	cmp	r3, #0
 800b612:	d003      	beq.n	800b61c <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 800b614:	2000      	movs	r0, #0
 800b616:	f000 f8b4 	bl	800b782 <osThreadTerminate>
 800b61a:	e7f5      	b.n	800b608 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800b61c:	4b10      	ldr	r3, [pc, #64]	@ (800b660 <RMII_Thread+0x60>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800b624:	2b0a      	cmp	r3, #10
 800b626:	d916      	bls.n	800b656 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800b628:	4b0e      	ldr	r3, [pc, #56]	@ (800b664 <RMII_Thread+0x64>)
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	4a0d      	ldr	r2, [pc, #52]	@ (800b664 <RMII_Thread+0x64>)
 800b62e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b632:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 800b634:	4b0b      	ldr	r3, [pc, #44]	@ (800b664 <RMII_Thread+0x64>)
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	4a0a      	ldr	r2, [pc, #40]	@ (800b664 <RMII_Thread+0x64>)
 800b63a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b63e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800b640:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <RMII_Thread+0x60>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800b648:	4b05      	ldr	r3, [pc, #20]	@ (800b660 <RMII_Thread+0x60>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f042 0201 	orr.w	r2, r2, #1
 800b650:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800b654:	e7d8      	b.n	800b608 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800b656:	20c8      	movs	r0, #200	@ 0xc8
 800b658:	f000 f89f 	bl	800b79a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800b65c:	e7d4      	b.n	800b608 <RMII_Thread+0x8>
 800b65e:	bf00      	nop
 800b660:	200067ec 	.word	0x200067ec
 800b664:	40013800 	.word	0x40013800

0800b668 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b668:	b480      	push	{r7}
 800b66a:	b085      	sub	sp, #20
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	4603      	mov	r3, r0
 800b670:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b672:	2300      	movs	r3, #0
 800b674:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b676:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b67a:	2b84      	cmp	r3, #132	@ 0x84
 800b67c:	d005      	beq.n	800b68a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b67e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	4413      	add	r3, r2
 800b686:	3303      	adds	r3, #3
 800b688:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b68a:	68fb      	ldr	r3, [r7, #12]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b69e:	f3ef 8305 	mrs	r3, IPSR
 800b6a2:	607b      	str	r3, [r7, #4]
  return(result);
 800b6a4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	bf14      	ite	ne
 800b6aa:	2301      	movne	r3, #1
 800b6ac:	2300      	moveq	r3, #0
 800b6ae:	b2db      	uxtb	r3, r3
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	370c      	adds	r7, #12
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b6c0:	f001 fe4c 	bl	800d35c <vTaskStartScheduler>
  
  return osOK;
 800b6c4:	2300      	movs	r3, #0
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	bd80      	pop	{r7, pc}

0800b6ca <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800b6ca:	b580      	push	{r7, lr}
 800b6cc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800b6ce:	f7ff ffe3 	bl	800b698 <inHandlerMode>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d003      	beq.n	800b6e0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800b6d8:	f001 ff6c 	bl	800d5b4 <xTaskGetTickCountFromISR>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	e002      	b.n	800b6e6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800b6e0:	f001 ff58 	bl	800d594 <xTaskGetTickCount>
 800b6e4:	4603      	mov	r3, r0
  }
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	bd80      	pop	{r7, pc}

0800b6ea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b6ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ec:	b089      	sub	sp, #36	@ 0x24
 800b6ee:	af04      	add	r7, sp, #16
 800b6f0:	6078      	str	r0, [r7, #4]
 800b6f2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	695b      	ldr	r3, [r3, #20]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d020      	beq.n	800b73e <osThreadCreate+0x54>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	699b      	ldr	r3, [r3, #24]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d01c      	beq.n	800b73e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	685c      	ldr	r4, [r3, #4]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	691e      	ldr	r6, [r3, #16]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b716:	4618      	mov	r0, r3
 800b718:	f7ff ffa6 	bl	800b668 <makeFreeRtosPriority>
 800b71c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	695b      	ldr	r3, [r3, #20]
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b726:	9202      	str	r2, [sp, #8]
 800b728:	9301      	str	r3, [sp, #4]
 800b72a:	9100      	str	r1, [sp, #0]
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	4632      	mov	r2, r6
 800b730:	4629      	mov	r1, r5
 800b732:	4620      	mov	r0, r4
 800b734:	f001 fb90 	bl	800ce58 <xTaskCreateStatic>
 800b738:	4603      	mov	r3, r0
 800b73a:	60fb      	str	r3, [r7, #12]
 800b73c:	e01c      	b.n	800b778 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	685c      	ldr	r4, [r3, #4]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b74a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b752:	4618      	mov	r0, r3
 800b754:	f7ff ff88 	bl	800b668 <makeFreeRtosPriority>
 800b758:	4602      	mov	r2, r0
 800b75a:	f107 030c 	add.w	r3, r7, #12
 800b75e:	9301      	str	r3, [sp, #4]
 800b760:	9200      	str	r2, [sp, #0]
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	4632      	mov	r2, r6
 800b766:	4629      	mov	r1, r5
 800b768:	4620      	mov	r0, r4
 800b76a:	f001 fbdb 	bl	800cf24 <xTaskCreate>
 800b76e:	4603      	mov	r3, r0
 800b770:	2b01      	cmp	r3, #1
 800b772:	d001      	beq.n	800b778 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b774:	2300      	movs	r3, #0
 800b776:	e000      	b.n	800b77a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b778:	68fb      	ldr	r3, [r7, #12]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3714      	adds	r7, #20
 800b77e:	46bd      	mov	sp, r7
 800b780:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b782 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800b782:	b580      	push	{r7, lr}
 800b784:	b082      	sub	sp, #8
 800b786:	af00      	add	r7, sp, #0
 800b788:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f001 fd1c 	bl	800d1c8 <vTaskDelete>
  return osOK;
 800b790:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800b792:	4618      	mov	r0, r3
 800b794:	3708      	adds	r7, #8
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}

0800b79a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b79a:	b580      	push	{r7, lr}
 800b79c:	b084      	sub	sp, #16
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <osDelay+0x16>
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	e000      	b.n	800b7b2 <osDelay+0x18>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f001 fd9a 	bl	800d2ec <vTaskDelay>
  
  return osOK;
 800b7b8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3710      	adds	r7, #16
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}

0800b7c2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b7c2:	b580      	push	{r7, lr}
 800b7c4:	b082      	sub	sp, #8
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d007      	beq.n	800b7e2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	2001      	movs	r0, #1
 800b7da:	f000 fc9a 	bl	800c112 <xQueueCreateMutexStatic>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	e003      	b.n	800b7ea <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b7e2:	2001      	movs	r0, #1
 800b7e4:	f000 fc7d 	bl	800c0e2 <xQueueCreateMutex>
 800b7e8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3708      	adds	r7, #8
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
	...

0800b7f4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b084      	sub	sp, #16
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b7fe:	2300      	movs	r3, #0
 800b800:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d101      	bne.n	800b80c <osMutexWait+0x18>
    return osErrorParameter;
 800b808:	2380      	movs	r3, #128	@ 0x80
 800b80a:	e03a      	b.n	800b882 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b816:	d103      	bne.n	800b820 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800b818:	f04f 33ff 	mov.w	r3, #4294967295
 800b81c:	60fb      	str	r3, [r7, #12]
 800b81e:	e009      	b.n	800b834 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d006      	beq.n	800b834 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d101      	bne.n	800b834 <osMutexWait+0x40>
      ticks = 1;
 800b830:	2301      	movs	r3, #1
 800b832:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b834:	f7ff ff30 	bl	800b698 <inHandlerMode>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d017      	beq.n	800b86e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b83e:	f107 0308 	add.w	r3, r7, #8
 800b842:	461a      	mov	r2, r3
 800b844:	2100      	movs	r1, #0
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f001 f8c4 	bl	800c9d4 <xQueueReceiveFromISR>
 800b84c:	4603      	mov	r3, r0
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d001      	beq.n	800b856 <osMutexWait+0x62>
      return osErrorOS;
 800b852:	23ff      	movs	r3, #255	@ 0xff
 800b854:	e015      	b.n	800b882 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d011      	beq.n	800b880 <osMutexWait+0x8c>
 800b85c:	4b0b      	ldr	r3, [pc, #44]	@ (800b88c <osMutexWait+0x98>)
 800b85e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b862:	601a      	str	r2, [r3, #0]
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	f3bf 8f6f 	isb	sy
 800b86c:	e008      	b.n	800b880 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b86e:	68f9      	ldr	r1, [r7, #12]
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f000 ff97 	bl	800c7a4 <xQueueSemaphoreTake>
 800b876:	4603      	mov	r3, r0
 800b878:	2b01      	cmp	r3, #1
 800b87a:	d001      	beq.n	800b880 <osMutexWait+0x8c>
    return osErrorOS;
 800b87c:	23ff      	movs	r3, #255	@ 0xff
 800b87e:	e000      	b.n	800b882 <osMutexWait+0x8e>
  }
  
  return osOK;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	e000ed04 	.word	0xe000ed04

0800b890 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b898:	2300      	movs	r3, #0
 800b89a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b89c:	2300      	movs	r3, #0
 800b89e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b8a0:	f7ff fefa 	bl	800b698 <inHandlerMode>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d016      	beq.n	800b8d8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b8aa:	f107 0308 	add.w	r3, r7, #8
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fdf6 	bl	800c4a2 <xQueueGiveFromISR>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	2b01      	cmp	r3, #1
 800b8ba:	d001      	beq.n	800b8c0 <osMutexRelease+0x30>
      return osErrorOS;
 800b8bc:	23ff      	movs	r3, #255	@ 0xff
 800b8be:	e017      	b.n	800b8f0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d013      	beq.n	800b8ee <osMutexRelease+0x5e>
 800b8c6:	4b0c      	ldr	r3, [pc, #48]	@ (800b8f8 <osMutexRelease+0x68>)
 800b8c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8cc:	601a      	str	r2, [r3, #0]
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	e00a      	b.n	800b8ee <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b8d8:	2300      	movs	r3, #0
 800b8da:	2200      	movs	r2, #0
 800b8dc:	2100      	movs	r1, #0
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f000 fc32 	bl	800c148 <xQueueGenericSend>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d001      	beq.n	800b8ee <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b8ea:	23ff      	movs	r3, #255	@ 0xff
 800b8ec:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3710      	adds	r7, #16
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	e000ed04 	.word	0xe000ed04

0800b8fc <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b086      	sub	sp, #24
 800b900:	af02      	add	r7, sp, #8
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00f      	beq.n	800b92e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	2b01      	cmp	r3, #1
 800b912:	d10a      	bne.n	800b92a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	2203      	movs	r2, #3
 800b91a:	9200      	str	r2, [sp, #0]
 800b91c:	2200      	movs	r2, #0
 800b91e:	2100      	movs	r1, #0
 800b920:	2001      	movs	r0, #1
 800b922:	f000 fadb 	bl	800bedc <xQueueGenericCreateStatic>
 800b926:	4603      	mov	r3, r0
 800b928:	e016      	b.n	800b958 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b92a:	2300      	movs	r3, #0
 800b92c:	e014      	b.n	800b958 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d110      	bne.n	800b956 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b934:	2203      	movs	r2, #3
 800b936:	2100      	movs	r1, #0
 800b938:	2001      	movs	r0, #1
 800b93a:	f000 fb56 	bl	800bfea <xQueueGenericCreate>
 800b93e:	60f8      	str	r0, [r7, #12]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d005      	beq.n	800b952 <osSemaphoreCreate+0x56>
 800b946:	2300      	movs	r3, #0
 800b948:	2200      	movs	r2, #0
 800b94a:	2100      	movs	r1, #0
 800b94c:	68f8      	ldr	r0, [r7, #12]
 800b94e:	f000 fbfb 	bl	800c148 <xQueueGenericSend>
      return sema;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	e000      	b.n	800b958 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b956:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b958:	4618      	mov	r0, r3
 800b95a:	3710      	adds	r7, #16
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b084      	sub	sp, #16
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
 800b968:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b96a:	2300      	movs	r3, #0
 800b96c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d101      	bne.n	800b978 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b974:	2380      	movs	r3, #128	@ 0x80
 800b976:	e03a      	b.n	800b9ee <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b978:	2300      	movs	r3, #0
 800b97a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b982:	d103      	bne.n	800b98c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b984:	f04f 33ff 	mov.w	r3, #4294967295
 800b988:	60fb      	str	r3, [r7, #12]
 800b98a:	e009      	b.n	800b9a0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d006      	beq.n	800b9a0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d101      	bne.n	800b9a0 <osSemaphoreWait+0x40>
      ticks = 1;
 800b99c:	2301      	movs	r3, #1
 800b99e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b9a0:	f7ff fe7a 	bl	800b698 <inHandlerMode>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d017      	beq.n	800b9da <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b9aa:	f107 0308 	add.w	r3, r7, #8
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f001 f80e 	bl	800c9d4 <xQueueReceiveFromISR>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d001      	beq.n	800b9c2 <osSemaphoreWait+0x62>
      return osErrorOS;
 800b9be:	23ff      	movs	r3, #255	@ 0xff
 800b9c0:	e015      	b.n	800b9ee <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d011      	beq.n	800b9ec <osSemaphoreWait+0x8c>
 800b9c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b9f8 <osSemaphoreWait+0x98>)
 800b9ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9ce:	601a      	str	r2, [r3, #0]
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	f3bf 8f6f 	isb	sy
 800b9d8:	e008      	b.n	800b9ec <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b9da:	68f9      	ldr	r1, [r7, #12]
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f000 fee1 	bl	800c7a4 <xQueueSemaphoreTake>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d001      	beq.n	800b9ec <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b9e8:	23ff      	movs	r3, #255	@ 0xff
 800b9ea:	e000      	b.n	800b9ee <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3710      	adds	r7, #16
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	e000ed04 	.word	0xe000ed04

0800b9fc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b084      	sub	sp, #16
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ba04:	2300      	movs	r3, #0
 800ba06:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ba08:	2300      	movs	r3, #0
 800ba0a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ba0c:	f7ff fe44 	bl	800b698 <inHandlerMode>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d016      	beq.n	800ba44 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ba16:	f107 0308 	add.w	r3, r7, #8
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f000 fd40 	bl	800c4a2 <xQueueGiveFromISR>
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d001      	beq.n	800ba2c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ba28:	23ff      	movs	r3, #255	@ 0xff
 800ba2a:	e017      	b.n	800ba5c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d013      	beq.n	800ba5a <osSemaphoreRelease+0x5e>
 800ba32:	4b0c      	ldr	r3, [pc, #48]	@ (800ba64 <osSemaphoreRelease+0x68>)
 800ba34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba38:	601a      	str	r2, [r3, #0]
 800ba3a:	f3bf 8f4f 	dsb	sy
 800ba3e:	f3bf 8f6f 	isb	sy
 800ba42:	e00a      	b.n	800ba5a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800ba44:	2300      	movs	r3, #0
 800ba46:	2200      	movs	r2, #0
 800ba48:	2100      	movs	r1, #0
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 fb7c 	bl	800c148 <xQueueGenericSend>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b01      	cmp	r3, #1
 800ba54:	d001      	beq.n	800ba5a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800ba56:	23ff      	movs	r3, #255	@ 0xff
 800ba58:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3710      	adds	r7, #16
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}
 800ba64:	e000ed04 	.word	0xe000ed04

0800ba68 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800ba70:	f7ff fe12 	bl	800b698 <inHandlerMode>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d001      	beq.n	800ba7e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800ba7a:	2382      	movs	r3, #130	@ 0x82
 800ba7c:	e003      	b.n	800ba86 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f001 f872 	bl	800cb68 <vQueueDelete>

  return osOK; 
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800ba8e:	b590      	push	{r4, r7, lr}
 800ba90:	b085      	sub	sp, #20
 800ba92:	af02      	add	r7, sp, #8
 800ba94:	6078      	str	r0, [r7, #4]
 800ba96:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d011      	beq.n	800bac4 <osMessageCreate+0x36>
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d00d      	beq.n	800bac4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6818      	ldr	r0, [r3, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6859      	ldr	r1, [r3, #4]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	689a      	ldr	r2, [r3, #8]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	68db      	ldr	r3, [r3, #12]
 800bab8:	2400      	movs	r4, #0
 800baba:	9400      	str	r4, [sp, #0]
 800babc:	f000 fa0e 	bl	800bedc <xQueueGenericCreateStatic>
 800bac0:	4603      	mov	r3, r0
 800bac2:	e008      	b.n	800bad6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6818      	ldr	r0, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	4619      	mov	r1, r3
 800bad0:	f000 fa8b 	bl	800bfea <xQueueGenericCreate>
 800bad4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	370c      	adds	r7, #12
 800bada:	46bd      	mov	sp, r7
 800badc:	bd90      	pop	{r4, r7, pc}
	...

0800bae0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800baec:	2300      	movs	r3, #0
 800baee:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d101      	bne.n	800bafe <osMessagePut+0x1e>
    ticks = 1;
 800bafa:	2301      	movs	r3, #1
 800bafc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800bafe:	f7ff fdcb 	bl	800b698 <inHandlerMode>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d018      	beq.n	800bb3a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800bb08:	f107 0210 	add.w	r2, r7, #16
 800bb0c:	f107 0108 	add.w	r1, r7, #8
 800bb10:	2300      	movs	r3, #0
 800bb12:	68f8      	ldr	r0, [r7, #12]
 800bb14:	f000 fc22 	bl	800c35c <xQueueGenericSendFromISR>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d001      	beq.n	800bb22 <osMessagePut+0x42>
      return osErrorOS;
 800bb1e:	23ff      	movs	r3, #255	@ 0xff
 800bb20:	e018      	b.n	800bb54 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d014      	beq.n	800bb52 <osMessagePut+0x72>
 800bb28:	4b0c      	ldr	r3, [pc, #48]	@ (800bb5c <osMessagePut+0x7c>)
 800bb2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb2e:	601a      	str	r2, [r3, #0]
 800bb30:	f3bf 8f4f 	dsb	sy
 800bb34:	f3bf 8f6f 	isb	sy
 800bb38:	e00b      	b.n	800bb52 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800bb3a:	f107 0108 	add.w	r1, r7, #8
 800bb3e:	2300      	movs	r3, #0
 800bb40:	697a      	ldr	r2, [r7, #20]
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f000 fb00 	bl	800c148 <xQueueGenericSend>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	d001      	beq.n	800bb52 <osMessagePut+0x72>
      return osErrorOS;
 800bb4e:	23ff      	movs	r3, #255	@ 0xff
 800bb50:	e000      	b.n	800bb54 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800bb52:	2300      	movs	r3, #0
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3718      	adds	r7, #24
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}
 800bb5c:	e000ed04 	.word	0xe000ed04

0800bb60 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800bb60:	b590      	push	{r4, r7, lr}
 800bb62:	b08b      	sub	sp, #44	@ 0x2c
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800bb70:	2300      	movs	r3, #0
 800bb72:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d10a      	bne.n	800bb90 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800bb7a:	2380      	movs	r3, #128	@ 0x80
 800bb7c:	617b      	str	r3, [r7, #20]
    return event;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	461c      	mov	r4, r3
 800bb82:	f107 0314 	add.w	r3, r7, #20
 800bb86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bb8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb8e:	e054      	b.n	800bc3a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800bb90:	2300      	movs	r3, #0
 800bb92:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800bb94:	2300      	movs	r3, #0
 800bb96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb9e:	d103      	bne.n	800bba8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800bba0:	f04f 33ff 	mov.w	r3, #4294967295
 800bba4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bba6:	e009      	b.n	800bbbc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d006      	beq.n	800bbbc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800bbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d101      	bne.n	800bbbc <osMessageGet+0x5c>
      ticks = 1;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800bbbc:	f7ff fd6c 	bl	800b698 <inHandlerMode>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d01c      	beq.n	800bc00 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800bbc6:	f107 0220 	add.w	r2, r7, #32
 800bbca:	f107 0314 	add.w	r3, r7, #20
 800bbce:	3304      	adds	r3, #4
 800bbd0:	4619      	mov	r1, r3
 800bbd2:	68b8      	ldr	r0, [r7, #8]
 800bbd4:	f000 fefe 	bl	800c9d4 <xQueueReceiveFromISR>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d102      	bne.n	800bbe4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800bbde:	2310      	movs	r3, #16
 800bbe0:	617b      	str	r3, [r7, #20]
 800bbe2:	e001      	b.n	800bbe8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d01d      	beq.n	800bc2a <osMessageGet+0xca>
 800bbee:	4b15      	ldr	r3, [pc, #84]	@ (800bc44 <osMessageGet+0xe4>)
 800bbf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbf4:	601a      	str	r2, [r3, #0]
 800bbf6:	f3bf 8f4f 	dsb	sy
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	e014      	b.n	800bc2a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800bc00:	f107 0314 	add.w	r3, r7, #20
 800bc04:	3304      	adds	r3, #4
 800bc06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc08:	4619      	mov	r1, r3
 800bc0a:	68b8      	ldr	r0, [r7, #8]
 800bc0c:	f000 fce2 	bl	800c5d4 <xQueueReceive>
 800bc10:	4603      	mov	r3, r0
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	d102      	bne.n	800bc1c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800bc16:	2310      	movs	r3, #16
 800bc18:	617b      	str	r3, [r7, #20]
 800bc1a:	e006      	b.n	800bc2a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d101      	bne.n	800bc26 <osMessageGet+0xc6>
 800bc22:	2300      	movs	r3, #0
 800bc24:	e000      	b.n	800bc28 <osMessageGet+0xc8>
 800bc26:	2340      	movs	r3, #64	@ 0x40
 800bc28:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	461c      	mov	r4, r3
 800bc2e:	f107 0314 	add.w	r3, r7, #20
 800bc32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bc36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800bc3a:	68f8      	ldr	r0, [r7, #12]
 800bc3c:	372c      	adds	r7, #44	@ 0x2c
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd90      	pop	{r4, r7, pc}
 800bc42:	bf00      	nop
 800bc44:	e000ed04 	.word	0xe000ed04

0800bc48 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800bc50:	f7ff fd22 	bl	800b698 <inHandlerMode>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d004      	beq.n	800bc64 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 ff63 	bl	800cb26 <uxQueueMessagesWaitingFromISR>
 800bc60:	4603      	mov	r3, r0
 800bc62:	e003      	b.n	800bc6c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f000 ff3d 	bl	800cae4 <uxQueueMessagesWaiting>
 800bc6a:	4603      	mov	r3, r0
  }
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3708      	adds	r7, #8
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b082      	sub	sp, #8
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800bc7c:	f7ff fd0c 	bl	800b698 <inHandlerMode>
 800bc80:	4603      	mov	r3, r0
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d001      	beq.n	800bc8a <osMessageDelete+0x16>
    return osErrorISR;
 800bc86:	2382      	movs	r3, #130	@ 0x82
 800bc88:	e003      	b.n	800bc92 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 ff6c 	bl	800cb68 <vQueueDelete>

  return osOK; 
 800bc90:	2300      	movs	r3, #0
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3708      	adds	r7, #8
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}

0800bc9a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bc9a:	b480      	push	{r7}
 800bc9c:	b083      	sub	sp, #12
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f103 0208 	add.w	r2, r3, #8
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f103 0208 	add.w	r2, r3, #8
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f103 0208 	add.w	r2, r3, #8
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2200      	movs	r2, #0
 800bccc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bcce:	bf00      	nop
 800bcd0:	370c      	adds	r7, #12
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr

0800bcda <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bcda:	b480      	push	{r7}
 800bcdc:	b083      	sub	sp, #12
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2200      	movs	r2, #0
 800bce6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bce8:	bf00      	nop
 800bcea:	370c      	adds	r7, #12
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr

0800bcf4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b085      	sub	sp, #20
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	685b      	ldr	r3, [r3, #4]
 800bd02:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	68fa      	ldr	r2, [r7, #12]
 800bd08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	689a      	ldr	r2, [r3, #8]
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	689b      	ldr	r3, [r3, #8]
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	683a      	ldr	r2, [r7, #0]
 800bd1e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	687a      	ldr	r2, [r7, #4]
 800bd24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	1c5a      	adds	r2, r3, #1
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	601a      	str	r2, [r3, #0]
}
 800bd30:	bf00      	nop
 800bd32:	3714      	adds	r7, #20
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b085      	sub	sp, #20
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd52:	d103      	bne.n	800bd5c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	60fb      	str	r3, [r7, #12]
 800bd5a:	e00c      	b.n	800bd76 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	3308      	adds	r3, #8
 800bd60:	60fb      	str	r3, [r7, #12]
 800bd62:	e002      	b.n	800bd6a <vListInsert+0x2e>
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	60fb      	str	r3, [r7, #12]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	68ba      	ldr	r2, [r7, #8]
 800bd72:	429a      	cmp	r2, r3
 800bd74:	d2f6      	bcs.n	800bd64 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	685a      	ldr	r2, [r3, #4]
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	68fa      	ldr	r2, [r7, #12]
 800bd8a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	683a      	ldr	r2, [r7, #0]
 800bd90:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	1c5a      	adds	r2, r3, #1
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	601a      	str	r2, [r3, #0]
}
 800bda2:	bf00      	nop
 800bda4:	3714      	adds	r7, #20
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr

0800bdae <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bdae:	b480      	push	{r7}
 800bdb0:	b085      	sub	sp, #20
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	6892      	ldr	r2, [r2, #8]
 800bdc4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	6852      	ldr	r2, [r2, #4]
 800bdce:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	687a      	ldr	r2, [r7, #4]
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d103      	bne.n	800bde2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	689a      	ldr	r2, [r3, #8]
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2200      	movs	r2, #0
 800bde6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	1e5a      	subs	r2, r3, #1
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3714      	adds	r7, #20
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
	...

0800be04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10d      	bne.n	800be34 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1c:	b672      	cpsid	i
 800be1e:	f383 8811 	msr	BASEPRI, r3
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	f3bf 8f4f 	dsb	sy
 800be2a:	b662      	cpsie	i
 800be2c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800be2e:	bf00      	nop
 800be30:	bf00      	nop
 800be32:	e7fd      	b.n	800be30 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800be34:	f002 fa3a 	bl	800e2ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be40:	68f9      	ldr	r1, [r7, #12]
 800be42:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800be44:	fb01 f303 	mul.w	r3, r1, r3
 800be48:	441a      	add	r2, r3
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	2200      	movs	r2, #0
 800be52:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681a      	ldr	r2, [r3, #0]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be64:	3b01      	subs	r3, #1
 800be66:	68f9      	ldr	r1, [r7, #12]
 800be68:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800be6a:	fb01 f303 	mul.w	r3, r1, r3
 800be6e:	441a      	add	r2, r3
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	22ff      	movs	r2, #255	@ 0xff
 800be78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	22ff      	movs	r2, #255	@ 0xff
 800be80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d114      	bne.n	800beb4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	691b      	ldr	r3, [r3, #16]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d01a      	beq.n	800bec8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3310      	adds	r3, #16
 800be96:	4618      	mov	r0, r3
 800be98:	f001 fce8 	bl	800d86c <xTaskRemoveFromEventList>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d012      	beq.n	800bec8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bea2:	4b0d      	ldr	r3, [pc, #52]	@ (800bed8 <xQueueGenericReset+0xd4>)
 800bea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bea8:	601a      	str	r2, [r3, #0]
 800beaa:	f3bf 8f4f 	dsb	sy
 800beae:	f3bf 8f6f 	isb	sy
 800beb2:	e009      	b.n	800bec8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	3310      	adds	r3, #16
 800beb8:	4618      	mov	r0, r3
 800beba:	f7ff feee 	bl	800bc9a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	3324      	adds	r3, #36	@ 0x24
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7ff fee9 	bl	800bc9a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bec8:	f002 fa26 	bl	800e318 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800becc:	2301      	movs	r3, #1
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	e000ed04 	.word	0xe000ed04

0800bedc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b08e      	sub	sp, #56	@ 0x38
 800bee0:	af02      	add	r7, sp, #8
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	607a      	str	r2, [r7, #4]
 800bee8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d10d      	bne.n	800bf0c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800bef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef4:	b672      	cpsid	i
 800bef6:	f383 8811 	msr	BASEPRI, r3
 800befa:	f3bf 8f6f 	isb	sy
 800befe:	f3bf 8f4f 	dsb	sy
 800bf02:	b662      	cpsie	i
 800bf04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bf06:	bf00      	nop
 800bf08:	bf00      	nop
 800bf0a:	e7fd      	b.n	800bf08 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d10d      	bne.n	800bf2e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800bf12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf16:	b672      	cpsid	i
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	b662      	cpsie	i
 800bf26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf28:	bf00      	nop
 800bf2a:	bf00      	nop
 800bf2c:	e7fd      	b.n	800bf2a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d002      	beq.n	800bf3a <xQueueGenericCreateStatic+0x5e>
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d001      	beq.n	800bf3e <xQueueGenericCreateStatic+0x62>
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	e000      	b.n	800bf40 <xQueueGenericCreateStatic+0x64>
 800bf3e:	2300      	movs	r3, #0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d10d      	bne.n	800bf60 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800bf44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf48:	b672      	cpsid	i
 800bf4a:	f383 8811 	msr	BASEPRI, r3
 800bf4e:	f3bf 8f6f 	isb	sy
 800bf52:	f3bf 8f4f 	dsb	sy
 800bf56:	b662      	cpsie	i
 800bf58:	623b      	str	r3, [r7, #32]
}
 800bf5a:	bf00      	nop
 800bf5c:	bf00      	nop
 800bf5e:	e7fd      	b.n	800bf5c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d102      	bne.n	800bf6c <xQueueGenericCreateStatic+0x90>
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d101      	bne.n	800bf70 <xQueueGenericCreateStatic+0x94>
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	e000      	b.n	800bf72 <xQueueGenericCreateStatic+0x96>
 800bf70:	2300      	movs	r3, #0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d10d      	bne.n	800bf92 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800bf76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf7a:	b672      	cpsid	i
 800bf7c:	f383 8811 	msr	BASEPRI, r3
 800bf80:	f3bf 8f6f 	isb	sy
 800bf84:	f3bf 8f4f 	dsb	sy
 800bf88:	b662      	cpsie	i
 800bf8a:	61fb      	str	r3, [r7, #28]
}
 800bf8c:	bf00      	nop
 800bf8e:	bf00      	nop
 800bf90:	e7fd      	b.n	800bf8e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bf92:	2348      	movs	r3, #72	@ 0x48
 800bf94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	2b48      	cmp	r3, #72	@ 0x48
 800bf9a:	d00d      	beq.n	800bfb8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800bf9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa0:	b672      	cpsid	i
 800bfa2:	f383 8811 	msr	BASEPRI, r3
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	f3bf 8f4f 	dsb	sy
 800bfae:	b662      	cpsie	i
 800bfb0:	61bb      	str	r3, [r7, #24]
}
 800bfb2:	bf00      	nop
 800bfb4:	bf00      	nop
 800bfb6:	e7fd      	b.n	800bfb4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bfb8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bfbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d00d      	beq.n	800bfe0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bfc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bfcc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bfd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfd2:	9300      	str	r3, [sp, #0]
 800bfd4:	4613      	mov	r3, r2
 800bfd6:	687a      	ldr	r2, [r7, #4]
 800bfd8:	68b9      	ldr	r1, [r7, #8]
 800bfda:	68f8      	ldr	r0, [r7, #12]
 800bfdc:	f000 f848 	bl	800c070 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bfe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3730      	adds	r7, #48	@ 0x30
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b08a      	sub	sp, #40	@ 0x28
 800bfee:	af02      	add	r7, sp, #8
 800bff0:	60f8      	str	r0, [r7, #12]
 800bff2:	60b9      	str	r1, [r7, #8]
 800bff4:	4613      	mov	r3, r2
 800bff6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d10d      	bne.n	800c01a <xQueueGenericCreate+0x30>
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c002:	b672      	cpsid	i
 800c004:	f383 8811 	msr	BASEPRI, r3
 800c008:	f3bf 8f6f 	isb	sy
 800c00c:	f3bf 8f4f 	dsb	sy
 800c010:	b662      	cpsie	i
 800c012:	613b      	str	r3, [r7, #16]
}
 800c014:	bf00      	nop
 800c016:	bf00      	nop
 800c018:	e7fd      	b.n	800c016 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d102      	bne.n	800c026 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c020:	2300      	movs	r3, #0
 800c022:	61fb      	str	r3, [r7, #28]
 800c024:	e004      	b.n	800c030 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	68ba      	ldr	r2, [r7, #8]
 800c02a:	fb02 f303 	mul.w	r3, r2, r3
 800c02e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c030:	69fb      	ldr	r3, [r7, #28]
 800c032:	3348      	adds	r3, #72	@ 0x48
 800c034:	4618      	mov	r0, r3
 800c036:	f002 fa67 	bl	800e508 <pvPortMalloc>
 800c03a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c03c:	69bb      	ldr	r3, [r7, #24]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d011      	beq.n	800c066 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	3348      	adds	r3, #72	@ 0x48
 800c04a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c04c:	69bb      	ldr	r3, [r7, #24]
 800c04e:	2200      	movs	r2, #0
 800c050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c054:	79fa      	ldrb	r2, [r7, #7]
 800c056:	69bb      	ldr	r3, [r7, #24]
 800c058:	9300      	str	r3, [sp, #0]
 800c05a:	4613      	mov	r3, r2
 800c05c:	697a      	ldr	r2, [r7, #20]
 800c05e:	68b9      	ldr	r1, [r7, #8]
 800c060:	68f8      	ldr	r0, [r7, #12]
 800c062:	f000 f805 	bl	800c070 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c066:	69bb      	ldr	r3, [r7, #24]
	}
 800c068:	4618      	mov	r0, r3
 800c06a:	3720      	adds	r7, #32
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}

0800c070 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b084      	sub	sp, #16
 800c074:	af00      	add	r7, sp, #0
 800c076:	60f8      	str	r0, [r7, #12]
 800c078:	60b9      	str	r1, [r7, #8]
 800c07a:	607a      	str	r2, [r7, #4]
 800c07c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d103      	bne.n	800c08c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c084:	69bb      	ldr	r3, [r7, #24]
 800c086:	69ba      	ldr	r2, [r7, #24]
 800c088:	601a      	str	r2, [r3, #0]
 800c08a:	e002      	b.n	800c092 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c08c:	69bb      	ldr	r3, [r7, #24]
 800c08e:	687a      	ldr	r2, [r7, #4]
 800c090:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c092:	69bb      	ldr	r3, [r7, #24]
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	68ba      	ldr	r2, [r7, #8]
 800c09c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c09e:	2101      	movs	r1, #1
 800c0a0:	69b8      	ldr	r0, [r7, #24]
 800c0a2:	f7ff feaf 	bl	800be04 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c0a6:	bf00      	nop
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b082      	sub	sp, #8
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d00e      	beq.n	800c0da <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 f837 	bl	800c148 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c0da:	bf00      	nop
 800c0dc:	3708      	adds	r7, #8
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}

0800c0e2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c0e2:	b580      	push	{r7, lr}
 800c0e4:	b086      	sub	sp, #24
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	617b      	str	r3, [r7, #20]
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c0f4:	79fb      	ldrb	r3, [r7, #7]
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	6939      	ldr	r1, [r7, #16]
 800c0fa:	6978      	ldr	r0, [r7, #20]
 800c0fc:	f7ff ff75 	bl	800bfea <xQueueGenericCreate>
 800c100:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c102:	68f8      	ldr	r0, [r7, #12]
 800c104:	f7ff ffd3 	bl	800c0ae <prvInitialiseMutex>

		return xNewQueue;
 800c108:	68fb      	ldr	r3, [r7, #12]
	}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3718      	adds	r7, #24
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c112:	b580      	push	{r7, lr}
 800c114:	b088      	sub	sp, #32
 800c116:	af02      	add	r7, sp, #8
 800c118:	4603      	mov	r3, r0
 800c11a:	6039      	str	r1, [r7, #0]
 800c11c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c11e:	2301      	movs	r3, #1
 800c120:	617b      	str	r3, [r7, #20]
 800c122:	2300      	movs	r3, #0
 800c124:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c126:	79fb      	ldrb	r3, [r7, #7]
 800c128:	9300      	str	r3, [sp, #0]
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	2200      	movs	r2, #0
 800c12e:	6939      	ldr	r1, [r7, #16]
 800c130:	6978      	ldr	r0, [r7, #20]
 800c132:	f7ff fed3 	bl	800bedc <xQueueGenericCreateStatic>
 800c136:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c138:	68f8      	ldr	r0, [r7, #12]
 800c13a:	f7ff ffb8 	bl	800c0ae <prvInitialiseMutex>

		return xNewQueue;
 800c13e:	68fb      	ldr	r3, [r7, #12]
	}
 800c140:	4618      	mov	r0, r3
 800c142:	3718      	adds	r7, #24
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}

0800c148 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08e      	sub	sp, #56	@ 0x38
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c156:	2300      	movs	r3, #0
 800c158:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c160:	2b00      	cmp	r3, #0
 800c162:	d10d      	bne.n	800c180 <xQueueGenericSend+0x38>
	__asm volatile
 800c164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c168:	b672      	cpsid	i
 800c16a:	f383 8811 	msr	BASEPRI, r3
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f3bf 8f4f 	dsb	sy
 800c176:	b662      	cpsie	i
 800c178:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c17a:	bf00      	nop
 800c17c:	bf00      	nop
 800c17e:	e7fd      	b.n	800c17c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d103      	bne.n	800c18e <xQueueGenericSend+0x46>
 800c186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d101      	bne.n	800c192 <xQueueGenericSend+0x4a>
 800c18e:	2301      	movs	r3, #1
 800c190:	e000      	b.n	800c194 <xQueueGenericSend+0x4c>
 800c192:	2300      	movs	r3, #0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d10d      	bne.n	800c1b4 <xQueueGenericSend+0x6c>
	__asm volatile
 800c198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c19c:	b672      	cpsid	i
 800c19e:	f383 8811 	msr	BASEPRI, r3
 800c1a2:	f3bf 8f6f 	isb	sy
 800c1a6:	f3bf 8f4f 	dsb	sy
 800c1aa:	b662      	cpsie	i
 800c1ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c1ae:	bf00      	nop
 800c1b0:	bf00      	nop
 800c1b2:	e7fd      	b.n	800c1b0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	2b02      	cmp	r3, #2
 800c1b8:	d103      	bne.n	800c1c2 <xQueueGenericSend+0x7a>
 800c1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d101      	bne.n	800c1c6 <xQueueGenericSend+0x7e>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e000      	b.n	800c1c8 <xQueueGenericSend+0x80>
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d10d      	bne.n	800c1e8 <xQueueGenericSend+0xa0>
	__asm volatile
 800c1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1d0:	b672      	cpsid	i
 800c1d2:	f383 8811 	msr	BASEPRI, r3
 800c1d6:	f3bf 8f6f 	isb	sy
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	b662      	cpsie	i
 800c1e0:	623b      	str	r3, [r7, #32]
}
 800c1e2:	bf00      	nop
 800c1e4:	bf00      	nop
 800c1e6:	e7fd      	b.n	800c1e4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1e8:	f001 fd0e 	bl	800dc08 <xTaskGetSchedulerState>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d102      	bne.n	800c1f8 <xQueueGenericSend+0xb0>
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d101      	bne.n	800c1fc <xQueueGenericSend+0xb4>
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	e000      	b.n	800c1fe <xQueueGenericSend+0xb6>
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d10d      	bne.n	800c21e <xQueueGenericSend+0xd6>
	__asm volatile
 800c202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c206:	b672      	cpsid	i
 800c208:	f383 8811 	msr	BASEPRI, r3
 800c20c:	f3bf 8f6f 	isb	sy
 800c210:	f3bf 8f4f 	dsb	sy
 800c214:	b662      	cpsie	i
 800c216:	61fb      	str	r3, [r7, #28]
}
 800c218:	bf00      	nop
 800c21a:	bf00      	nop
 800c21c:	e7fd      	b.n	800c21a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c21e:	f002 f845 	bl	800e2ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c224:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d302      	bcc.n	800c234 <xQueueGenericSend+0xec>
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	2b02      	cmp	r3, #2
 800c232:	d129      	bne.n	800c288 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c234:	683a      	ldr	r2, [r7, #0]
 800c236:	68b9      	ldr	r1, [r7, #8]
 800c238:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c23a:	f000 fcd3 	bl	800cbe4 <prvCopyDataToQueue>
 800c23e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c244:	2b00      	cmp	r3, #0
 800c246:	d010      	beq.n	800c26a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c24a:	3324      	adds	r3, #36	@ 0x24
 800c24c:	4618      	mov	r0, r3
 800c24e:	f001 fb0d 	bl	800d86c <xTaskRemoveFromEventList>
 800c252:	4603      	mov	r3, r0
 800c254:	2b00      	cmp	r3, #0
 800c256:	d013      	beq.n	800c280 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c258:	4b3f      	ldr	r3, [pc, #252]	@ (800c358 <xQueueGenericSend+0x210>)
 800c25a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c25e:	601a      	str	r2, [r3, #0]
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	f3bf 8f6f 	isb	sy
 800c268:	e00a      	b.n	800c280 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c26a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d007      	beq.n	800c280 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c270:	4b39      	ldr	r3, [pc, #228]	@ (800c358 <xQueueGenericSend+0x210>)
 800c272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c276:	601a      	str	r2, [r3, #0]
 800c278:	f3bf 8f4f 	dsb	sy
 800c27c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c280:	f002 f84a 	bl	800e318 <vPortExitCritical>
				return pdPASS;
 800c284:	2301      	movs	r3, #1
 800c286:	e063      	b.n	800c350 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d103      	bne.n	800c296 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c28e:	f002 f843 	bl	800e318 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c292:	2300      	movs	r3, #0
 800c294:	e05c      	b.n	800c350 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d106      	bne.n	800c2aa <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c29c:	f107 0314 	add.w	r3, r7, #20
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f001 fb49 	bl	800d938 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c2aa:	f002 f835 	bl	800e318 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c2ae:	f001 f8c3 	bl	800d438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c2b2:	f001 fffb 	bl	800e2ac <vPortEnterCritical>
 800c2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c2bc:	b25b      	sxtb	r3, r3
 800c2be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2c2:	d103      	bne.n	800c2cc <xQueueGenericSend+0x184>
 800c2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c2d2:	b25b      	sxtb	r3, r3
 800c2d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2d8:	d103      	bne.n	800c2e2 <xQueueGenericSend+0x19a>
 800c2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2dc:	2200      	movs	r2, #0
 800c2de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c2e2:	f002 f819 	bl	800e318 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c2e6:	1d3a      	adds	r2, r7, #4
 800c2e8:	f107 0314 	add.w	r3, r7, #20
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f001 fb38 	bl	800d964 <xTaskCheckForTimeOut>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d124      	bne.n	800c344 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c2fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2fc:	f000 fd6a 	bl	800cdd4 <prvIsQueueFull>
 800c300:	4603      	mov	r3, r0
 800c302:	2b00      	cmp	r3, #0
 800c304:	d018      	beq.n	800c338 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c308:	3310      	adds	r3, #16
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	4611      	mov	r1, r2
 800c30e:	4618      	mov	r0, r3
 800c310:	f001 fa84 	bl	800d81c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c314:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c316:	f000 fcf5 	bl	800cd04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c31a:	f001 f89b 	bl	800d454 <xTaskResumeAll>
 800c31e:	4603      	mov	r3, r0
 800c320:	2b00      	cmp	r3, #0
 800c322:	f47f af7c 	bne.w	800c21e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800c326:	4b0c      	ldr	r3, [pc, #48]	@ (800c358 <xQueueGenericSend+0x210>)
 800c328:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c32c:	601a      	str	r2, [r3, #0]
 800c32e:	f3bf 8f4f 	dsb	sy
 800c332:	f3bf 8f6f 	isb	sy
 800c336:	e772      	b.n	800c21e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c338:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c33a:	f000 fce3 	bl	800cd04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c33e:	f001 f889 	bl	800d454 <xTaskResumeAll>
 800c342:	e76c      	b.n	800c21e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c344:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c346:	f000 fcdd 	bl	800cd04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c34a:	f001 f883 	bl	800d454 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c34e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c350:	4618      	mov	r0, r3
 800c352:	3738      	adds	r7, #56	@ 0x38
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}
 800c358:	e000ed04 	.word	0xe000ed04

0800c35c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b08e      	sub	sp, #56	@ 0x38
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	60b9      	str	r1, [r7, #8]
 800c366:	607a      	str	r2, [r7, #4]
 800c368:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c370:	2b00      	cmp	r3, #0
 800c372:	d10d      	bne.n	800c390 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800c374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c378:	b672      	cpsid	i
 800c37a:	f383 8811 	msr	BASEPRI, r3
 800c37e:	f3bf 8f6f 	isb	sy
 800c382:	f3bf 8f4f 	dsb	sy
 800c386:	b662      	cpsie	i
 800c388:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c38a:	bf00      	nop
 800c38c:	bf00      	nop
 800c38e:	e7fd      	b.n	800c38c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d103      	bne.n	800c39e <xQueueGenericSendFromISR+0x42>
 800c396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d101      	bne.n	800c3a2 <xQueueGenericSendFromISR+0x46>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e000      	b.n	800c3a4 <xQueueGenericSendFromISR+0x48>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d10d      	bne.n	800c3c4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800c3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ac:	b672      	cpsid	i
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	b662      	cpsie	i
 800c3bc:	623b      	str	r3, [r7, #32]
}
 800c3be:	bf00      	nop
 800c3c0:	bf00      	nop
 800c3c2:	e7fd      	b.n	800c3c0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	2b02      	cmp	r3, #2
 800c3c8:	d103      	bne.n	800c3d2 <xQueueGenericSendFromISR+0x76>
 800c3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3ce:	2b01      	cmp	r3, #1
 800c3d0:	d101      	bne.n	800c3d6 <xQueueGenericSendFromISR+0x7a>
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	e000      	b.n	800c3d8 <xQueueGenericSendFromISR+0x7c>
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d10d      	bne.n	800c3f8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800c3dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3e0:	b672      	cpsid	i
 800c3e2:	f383 8811 	msr	BASEPRI, r3
 800c3e6:	f3bf 8f6f 	isb	sy
 800c3ea:	f3bf 8f4f 	dsb	sy
 800c3ee:	b662      	cpsie	i
 800c3f0:	61fb      	str	r3, [r7, #28]
}
 800c3f2:	bf00      	nop
 800c3f4:	bf00      	nop
 800c3f6:	e7fd      	b.n	800c3f4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c3f8:	f002 f840 	bl	800e47c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c3fc:	f3ef 8211 	mrs	r2, BASEPRI
 800c400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c404:	b672      	cpsid	i
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	b662      	cpsie	i
 800c414:	61ba      	str	r2, [r7, #24]
 800c416:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c418:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c41a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c41e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c424:	429a      	cmp	r2, r3
 800c426:	d302      	bcc.n	800c42e <xQueueGenericSendFromISR+0xd2>
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d12c      	bne.n	800c488 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c430:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c434:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c438:	683a      	ldr	r2, [r7, #0]
 800c43a:	68b9      	ldr	r1, [r7, #8]
 800c43c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c43e:	f000 fbd1 	bl	800cbe4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c442:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800c446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c44a:	d112      	bne.n	800c472 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c44e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c450:	2b00      	cmp	r3, #0
 800c452:	d016      	beq.n	800c482 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c456:	3324      	adds	r3, #36	@ 0x24
 800c458:	4618      	mov	r0, r3
 800c45a:	f001 fa07 	bl	800d86c <xTaskRemoveFromEventList>
 800c45e:	4603      	mov	r3, r0
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00e      	beq.n	800c482 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d00b      	beq.n	800c482 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2201      	movs	r2, #1
 800c46e:	601a      	str	r2, [r3, #0]
 800c470:	e007      	b.n	800c482 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c472:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c476:	3301      	adds	r3, #1
 800c478:	b2db      	uxtb	r3, r3
 800c47a:	b25a      	sxtb	r2, r3
 800c47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c482:	2301      	movs	r3, #1
 800c484:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800c486:	e001      	b.n	800c48c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c488:	2300      	movs	r3, #0
 800c48a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c48e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c496:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	3738      	adds	r7, #56	@ 0x38
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}

0800c4a2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c4a2:	b580      	push	{r7, lr}
 800c4a4:	b08e      	sub	sp, #56	@ 0x38
 800c4a6:	af00      	add	r7, sp, #0
 800c4a8:	6078      	str	r0, [r7, #4]
 800c4aa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d10d      	bne.n	800c4d2 <xQueueGiveFromISR+0x30>
	__asm volatile
 800c4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ba:	b672      	cpsid	i
 800c4bc:	f383 8811 	msr	BASEPRI, r3
 800c4c0:	f3bf 8f6f 	isb	sy
 800c4c4:	f3bf 8f4f 	dsb	sy
 800c4c8:	b662      	cpsie	i
 800c4ca:	623b      	str	r3, [r7, #32]
}
 800c4cc:	bf00      	nop
 800c4ce:	bf00      	nop
 800c4d0:	e7fd      	b.n	800c4ce <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d00d      	beq.n	800c4f6 <xQueueGiveFromISR+0x54>
	__asm volatile
 800c4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4de:	b672      	cpsid	i
 800c4e0:	f383 8811 	msr	BASEPRI, r3
 800c4e4:	f3bf 8f6f 	isb	sy
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	b662      	cpsie	i
 800c4ee:	61fb      	str	r3, [r7, #28]
}
 800c4f0:	bf00      	nop
 800c4f2:	bf00      	nop
 800c4f4:	e7fd      	b.n	800c4f2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d103      	bne.n	800c506 <xQueueGiveFromISR+0x64>
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d101      	bne.n	800c50a <xQueueGiveFromISR+0x68>
 800c506:	2301      	movs	r3, #1
 800c508:	e000      	b.n	800c50c <xQueueGiveFromISR+0x6a>
 800c50a:	2300      	movs	r3, #0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d10d      	bne.n	800c52c <xQueueGiveFromISR+0x8a>
	__asm volatile
 800c510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c514:	b672      	cpsid	i
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	b662      	cpsie	i
 800c524:	61bb      	str	r3, [r7, #24]
}
 800c526:	bf00      	nop
 800c528:	bf00      	nop
 800c52a:	e7fd      	b.n	800c528 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c52c:	f001 ffa6 	bl	800e47c <vPortValidateInterruptPriority>
	__asm volatile
 800c530:	f3ef 8211 	mrs	r2, BASEPRI
 800c534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c538:	b672      	cpsid	i
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	b662      	cpsie	i
 800c548:	617a      	str	r2, [r7, #20]
 800c54a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c54c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c54e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c554:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c55a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d22b      	bcs.n	800c5b8 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c562:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c56c:	1c5a      	adds	r2, r3, #1
 800c56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c570:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c572:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57a:	d112      	bne.n	800c5a2 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c57e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c580:	2b00      	cmp	r3, #0
 800c582:	d016      	beq.n	800c5b2 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c586:	3324      	adds	r3, #36	@ 0x24
 800c588:	4618      	mov	r0, r3
 800c58a:	f001 f96f 	bl	800d86c <xTaskRemoveFromEventList>
 800c58e:	4603      	mov	r3, r0
 800c590:	2b00      	cmp	r3, #0
 800c592:	d00e      	beq.n	800c5b2 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d00b      	beq.n	800c5b2 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	2201      	movs	r2, #1
 800c59e:	601a      	str	r2, [r3, #0]
 800c5a0:	e007      	b.n	800c5b2 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c5a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	b25a      	sxtb	r2, r3
 800c5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5b6:	e001      	b.n	800c5bc <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5be:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	f383 8811 	msr	BASEPRI, r3
}
 800c5c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c5c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	3738      	adds	r7, #56	@ 0x38
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}
	...

0800c5d4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b08c      	sub	sp, #48	@ 0x30
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d10d      	bne.n	800c60a <xQueueReceive+0x36>
	__asm volatile
 800c5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f2:	b672      	cpsid	i
 800c5f4:	f383 8811 	msr	BASEPRI, r3
 800c5f8:	f3bf 8f6f 	isb	sy
 800c5fc:	f3bf 8f4f 	dsb	sy
 800c600:	b662      	cpsie	i
 800c602:	623b      	str	r3, [r7, #32]
}
 800c604:	bf00      	nop
 800c606:	bf00      	nop
 800c608:	e7fd      	b.n	800c606 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d103      	bne.n	800c618 <xQueueReceive+0x44>
 800c610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c614:	2b00      	cmp	r3, #0
 800c616:	d101      	bne.n	800c61c <xQueueReceive+0x48>
 800c618:	2301      	movs	r3, #1
 800c61a:	e000      	b.n	800c61e <xQueueReceive+0x4a>
 800c61c:	2300      	movs	r3, #0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10d      	bne.n	800c63e <xQueueReceive+0x6a>
	__asm volatile
 800c622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c626:	b672      	cpsid	i
 800c628:	f383 8811 	msr	BASEPRI, r3
 800c62c:	f3bf 8f6f 	isb	sy
 800c630:	f3bf 8f4f 	dsb	sy
 800c634:	b662      	cpsie	i
 800c636:	61fb      	str	r3, [r7, #28]
}
 800c638:	bf00      	nop
 800c63a:	bf00      	nop
 800c63c:	e7fd      	b.n	800c63a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c63e:	f001 fae3 	bl	800dc08 <xTaskGetSchedulerState>
 800c642:	4603      	mov	r3, r0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d102      	bne.n	800c64e <xQueueReceive+0x7a>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d101      	bne.n	800c652 <xQueueReceive+0x7e>
 800c64e:	2301      	movs	r3, #1
 800c650:	e000      	b.n	800c654 <xQueueReceive+0x80>
 800c652:	2300      	movs	r3, #0
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10d      	bne.n	800c674 <xQueueReceive+0xa0>
	__asm volatile
 800c658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c65c:	b672      	cpsid	i
 800c65e:	f383 8811 	msr	BASEPRI, r3
 800c662:	f3bf 8f6f 	isb	sy
 800c666:	f3bf 8f4f 	dsb	sy
 800c66a:	b662      	cpsie	i
 800c66c:	61bb      	str	r3, [r7, #24]
}
 800c66e:	bf00      	nop
 800c670:	bf00      	nop
 800c672:	e7fd      	b.n	800c670 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c674:	f001 fe1a 	bl	800e2ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c67c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c680:	2b00      	cmp	r3, #0
 800c682:	d01f      	beq.n	800c6c4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c684:	68b9      	ldr	r1, [r7, #8]
 800c686:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c688:	f000 fb16 	bl	800ccb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68e:	1e5a      	subs	r2, r3, #1
 800c690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c692:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c696:	691b      	ldr	r3, [r3, #16]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d00f      	beq.n	800c6bc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69e:	3310      	adds	r3, #16
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f001 f8e3 	bl	800d86c <xTaskRemoveFromEventList>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d007      	beq.n	800c6bc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c6ac:	4b3c      	ldr	r3, [pc, #240]	@ (800c7a0 <xQueueReceive+0x1cc>)
 800c6ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6b2:	601a      	str	r2, [r3, #0]
 800c6b4:	f3bf 8f4f 	dsb	sy
 800c6b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c6bc:	f001 fe2c 	bl	800e318 <vPortExitCritical>
				return pdPASS;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e069      	b.n	800c798 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d103      	bne.n	800c6d2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6ca:	f001 fe25 	bl	800e318 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	e062      	b.n	800c798 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d106      	bne.n	800c6e6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c6d8:	f107 0310 	add.w	r3, r7, #16
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f001 f92b 	bl	800d938 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c6e6:	f001 fe17 	bl	800e318 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c6ea:	f000 fea5 	bl	800d438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c6ee:	f001 fddd 	bl	800e2ac <vPortEnterCritical>
 800c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c6f8:	b25b      	sxtb	r3, r3
 800c6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6fe:	d103      	bne.n	800c708 <xQueueReceive+0x134>
 800c700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c702:	2200      	movs	r2, #0
 800c704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c70a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c70e:	b25b      	sxtb	r3, r3
 800c710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c714:	d103      	bne.n	800c71e <xQueueReceive+0x14a>
 800c716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c718:	2200      	movs	r2, #0
 800c71a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c71e:	f001 fdfb 	bl	800e318 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c722:	1d3a      	adds	r2, r7, #4
 800c724:	f107 0310 	add.w	r3, r7, #16
 800c728:	4611      	mov	r1, r2
 800c72a:	4618      	mov	r0, r3
 800c72c:	f001 f91a 	bl	800d964 <xTaskCheckForTimeOut>
 800c730:	4603      	mov	r3, r0
 800c732:	2b00      	cmp	r3, #0
 800c734:	d123      	bne.n	800c77e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c736:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c738:	f000 fb36 	bl	800cda8 <prvIsQueueEmpty>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d017      	beq.n	800c772 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c744:	3324      	adds	r3, #36	@ 0x24
 800c746:	687a      	ldr	r2, [r7, #4]
 800c748:	4611      	mov	r1, r2
 800c74a:	4618      	mov	r0, r3
 800c74c:	f001 f866 	bl	800d81c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c750:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c752:	f000 fad7 	bl	800cd04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c756:	f000 fe7d 	bl	800d454 <xTaskResumeAll>
 800c75a:	4603      	mov	r3, r0
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d189      	bne.n	800c674 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800c760:	4b0f      	ldr	r3, [pc, #60]	@ (800c7a0 <xQueueReceive+0x1cc>)
 800c762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c766:	601a      	str	r2, [r3, #0]
 800c768:	f3bf 8f4f 	dsb	sy
 800c76c:	f3bf 8f6f 	isb	sy
 800c770:	e780      	b.n	800c674 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c774:	f000 fac6 	bl	800cd04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c778:	f000 fe6c 	bl	800d454 <xTaskResumeAll>
 800c77c:	e77a      	b.n	800c674 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c77e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c780:	f000 fac0 	bl	800cd04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c784:	f000 fe66 	bl	800d454 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c788:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c78a:	f000 fb0d 	bl	800cda8 <prvIsQueueEmpty>
 800c78e:	4603      	mov	r3, r0
 800c790:	2b00      	cmp	r3, #0
 800c792:	f43f af6f 	beq.w	800c674 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c796:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c798:	4618      	mov	r0, r3
 800c79a:	3730      	adds	r7, #48	@ 0x30
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}
 800c7a0:	e000ed04 	.word	0xe000ed04

0800c7a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b08e      	sub	sp, #56	@ 0x38
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d10d      	bne.n	800c7dc <xQueueSemaphoreTake+0x38>
	__asm volatile
 800c7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c4:	b672      	cpsid	i
 800c7c6:	f383 8811 	msr	BASEPRI, r3
 800c7ca:	f3bf 8f6f 	isb	sy
 800c7ce:	f3bf 8f4f 	dsb	sy
 800c7d2:	b662      	cpsie	i
 800c7d4:	623b      	str	r3, [r7, #32]
}
 800c7d6:	bf00      	nop
 800c7d8:	bf00      	nop
 800c7da:	e7fd      	b.n	800c7d8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d00d      	beq.n	800c800 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800c7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7e8:	b672      	cpsid	i
 800c7ea:	f383 8811 	msr	BASEPRI, r3
 800c7ee:	f3bf 8f6f 	isb	sy
 800c7f2:	f3bf 8f4f 	dsb	sy
 800c7f6:	b662      	cpsie	i
 800c7f8:	61fb      	str	r3, [r7, #28]
}
 800c7fa:	bf00      	nop
 800c7fc:	bf00      	nop
 800c7fe:	e7fd      	b.n	800c7fc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c800:	f001 fa02 	bl	800dc08 <xTaskGetSchedulerState>
 800c804:	4603      	mov	r3, r0
 800c806:	2b00      	cmp	r3, #0
 800c808:	d102      	bne.n	800c810 <xQueueSemaphoreTake+0x6c>
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d101      	bne.n	800c814 <xQueueSemaphoreTake+0x70>
 800c810:	2301      	movs	r3, #1
 800c812:	e000      	b.n	800c816 <xQueueSemaphoreTake+0x72>
 800c814:	2300      	movs	r3, #0
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10d      	bne.n	800c836 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800c81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81e:	b672      	cpsid	i
 800c820:	f383 8811 	msr	BASEPRI, r3
 800c824:	f3bf 8f6f 	isb	sy
 800c828:	f3bf 8f4f 	dsb	sy
 800c82c:	b662      	cpsie	i
 800c82e:	61bb      	str	r3, [r7, #24]
}
 800c830:	bf00      	nop
 800c832:	bf00      	nop
 800c834:	e7fd      	b.n	800c832 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c836:	f001 fd39 	bl	800e2ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c83e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c842:	2b00      	cmp	r3, #0
 800c844:	d024      	beq.n	800c890 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c848:	1e5a      	subs	r2, r3, #1
 800c84a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c84c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c84e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d104      	bne.n	800c860 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c856:	f001 fba1 	bl	800df9c <pvTaskIncrementMutexHeldCount>
 800c85a:	4602      	mov	r2, r0
 800c85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c85e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c862:	691b      	ldr	r3, [r3, #16]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00f      	beq.n	800c888 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c86a:	3310      	adds	r3, #16
 800c86c:	4618      	mov	r0, r3
 800c86e:	f000 fffd 	bl	800d86c <xTaskRemoveFromEventList>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	d007      	beq.n	800c888 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c878:	4b55      	ldr	r3, [pc, #340]	@ (800c9d0 <xQueueSemaphoreTake+0x22c>)
 800c87a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c87e:	601a      	str	r2, [r3, #0]
 800c880:	f3bf 8f4f 	dsb	sy
 800c884:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c888:	f001 fd46 	bl	800e318 <vPortExitCritical>
				return pdPASS;
 800c88c:	2301      	movs	r3, #1
 800c88e:	e09a      	b.n	800c9c6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d114      	bne.n	800c8c0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d00d      	beq.n	800c8b8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800c89c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8a0:	b672      	cpsid	i
 800c8a2:	f383 8811 	msr	BASEPRI, r3
 800c8a6:	f3bf 8f6f 	isb	sy
 800c8aa:	f3bf 8f4f 	dsb	sy
 800c8ae:	b662      	cpsie	i
 800c8b0:	617b      	str	r3, [r7, #20]
}
 800c8b2:	bf00      	nop
 800c8b4:	bf00      	nop
 800c8b6:	e7fd      	b.n	800c8b4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c8b8:	f001 fd2e 	bl	800e318 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c8bc:	2300      	movs	r3, #0
 800c8be:	e082      	b.n	800c9c6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d106      	bne.n	800c8d4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c8c6:	f107 030c 	add.w	r3, r7, #12
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f001 f834 	bl	800d938 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c8d4:	f001 fd20 	bl	800e318 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c8d8:	f000 fdae 	bl	800d438 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c8dc:	f001 fce6 	bl	800e2ac <vPortEnterCritical>
 800c8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8e6:	b25b      	sxtb	r3, r3
 800c8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ec:	d103      	bne.n	800c8f6 <xQueueSemaphoreTake+0x152>
 800c8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8fc:	b25b      	sxtb	r3, r3
 800c8fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c902:	d103      	bne.n	800c90c <xQueueSemaphoreTake+0x168>
 800c904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c906:	2200      	movs	r2, #0
 800c908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c90c:	f001 fd04 	bl	800e318 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c910:	463a      	mov	r2, r7
 800c912:	f107 030c 	add.w	r3, r7, #12
 800c916:	4611      	mov	r1, r2
 800c918:	4618      	mov	r0, r3
 800c91a:	f001 f823 	bl	800d964 <xTaskCheckForTimeOut>
 800c91e:	4603      	mov	r3, r0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d132      	bne.n	800c98a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c924:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c926:	f000 fa3f 	bl	800cda8 <prvIsQueueEmpty>
 800c92a:	4603      	mov	r3, r0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d026      	beq.n	800c97e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d109      	bne.n	800c94c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c938:	f001 fcb8 	bl	800e2ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	4618      	mov	r0, r3
 800c942:	f001 f97f 	bl	800dc44 <xTaskPriorityInherit>
 800c946:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c948:	f001 fce6 	bl	800e318 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c94c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c94e:	3324      	adds	r3, #36	@ 0x24
 800c950:	683a      	ldr	r2, [r7, #0]
 800c952:	4611      	mov	r1, r2
 800c954:	4618      	mov	r0, r3
 800c956:	f000 ff61 	bl	800d81c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c95a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c95c:	f000 f9d2 	bl	800cd04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c960:	f000 fd78 	bl	800d454 <xTaskResumeAll>
 800c964:	4603      	mov	r3, r0
 800c966:	2b00      	cmp	r3, #0
 800c968:	f47f af65 	bne.w	800c836 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c96c:	4b18      	ldr	r3, [pc, #96]	@ (800c9d0 <xQueueSemaphoreTake+0x22c>)
 800c96e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	f3bf 8f6f 	isb	sy
 800c97c:	e75b      	b.n	800c836 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c97e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c980:	f000 f9c0 	bl	800cd04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c984:	f000 fd66 	bl	800d454 <xTaskResumeAll>
 800c988:	e755      	b.n	800c836 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c98a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c98c:	f000 f9ba 	bl	800cd04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c990:	f000 fd60 	bl	800d454 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c994:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c996:	f000 fa07 	bl	800cda8 <prvIsQueueEmpty>
 800c99a:	4603      	mov	r3, r0
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	f43f af4a 	beq.w	800c836 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00d      	beq.n	800c9c4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c9a8:	f001 fc80 	bl	800e2ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c9ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c9ae:	f000 f901 	bl	800cbb4 <prvGetDisinheritPriorityAfterTimeout>
 800c9b2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9b6:	689b      	ldr	r3, [r3, #8]
 800c9b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f001 fa4e 	bl	800de5c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c9c0:	f001 fcaa 	bl	800e318 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c9c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	3738      	adds	r7, #56	@ 0x38
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
 800c9ce:	bf00      	nop
 800c9d0:	e000ed04 	.word	0xe000ed04

0800c9d4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b08e      	sub	sp, #56	@ 0x38
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	60f8      	str	r0, [r7, #12]
 800c9dc:	60b9      	str	r1, [r7, #8]
 800c9de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c9e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d10d      	bne.n	800ca06 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800c9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9ee:	b672      	cpsid	i
 800c9f0:	f383 8811 	msr	BASEPRI, r3
 800c9f4:	f3bf 8f6f 	isb	sy
 800c9f8:	f3bf 8f4f 	dsb	sy
 800c9fc:	b662      	cpsie	i
 800c9fe:	623b      	str	r3, [r7, #32]
}
 800ca00:	bf00      	nop
 800ca02:	bf00      	nop
 800ca04:	e7fd      	b.n	800ca02 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d103      	bne.n	800ca14 <xQueueReceiveFromISR+0x40>
 800ca0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d101      	bne.n	800ca18 <xQueueReceiveFromISR+0x44>
 800ca14:	2301      	movs	r3, #1
 800ca16:	e000      	b.n	800ca1a <xQueueReceiveFromISR+0x46>
 800ca18:	2300      	movs	r3, #0
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d10d      	bne.n	800ca3a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800ca1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca22:	b672      	cpsid	i
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	b662      	cpsie	i
 800ca32:	61fb      	str	r3, [r7, #28]
}
 800ca34:	bf00      	nop
 800ca36:	bf00      	nop
 800ca38:	e7fd      	b.n	800ca36 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca3a:	f001 fd1f 	bl	800e47c <vPortValidateInterruptPriority>
	__asm volatile
 800ca3e:	f3ef 8211 	mrs	r2, BASEPRI
 800ca42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca46:	b672      	cpsid	i
 800ca48:	f383 8811 	msr	BASEPRI, r3
 800ca4c:	f3bf 8f6f 	isb	sy
 800ca50:	f3bf 8f4f 	dsb	sy
 800ca54:	b662      	cpsie	i
 800ca56:	61ba      	str	r2, [r7, #24]
 800ca58:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ca5a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ca64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d02f      	beq.n	800caca <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ca6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ca74:	68b9      	ldr	r1, [r7, #8]
 800ca76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ca78:	f000 f91e 	bl	800ccb8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ca7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7e:	1e5a      	subs	r2, r3, #1
 800ca80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ca84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca8c:	d112      	bne.n	800cab4 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca90:	691b      	ldr	r3, [r3, #16]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d016      	beq.n	800cac4 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca98:	3310      	adds	r3, #16
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f000 fee6 	bl	800d86c <xTaskRemoveFromEventList>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d00e      	beq.n	800cac4 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d00b      	beq.n	800cac4 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	2201      	movs	r2, #1
 800cab0:	601a      	str	r2, [r3, #0]
 800cab2:	e007      	b.n	800cac4 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800cab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cab8:	3301      	adds	r3, #1
 800caba:	b2db      	uxtb	r3, r3
 800cabc:	b25a      	sxtb	r2, r3
 800cabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800cac4:	2301      	movs	r3, #1
 800cac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cac8:	e001      	b.n	800cace <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800caca:	2300      	movs	r3, #0
 800cacc:	637b      	str	r3, [r7, #52]	@ 0x34
 800cace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cad0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	f383 8811 	msr	BASEPRI, r3
}
 800cad8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3738      	adds	r7, #56	@ 0x38
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b084      	sub	sp, #16
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d10d      	bne.n	800cb0e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800caf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caf6:	b672      	cpsid	i
 800caf8:	f383 8811 	msr	BASEPRI, r3
 800cafc:	f3bf 8f6f 	isb	sy
 800cb00:	f3bf 8f4f 	dsb	sy
 800cb04:	b662      	cpsie	i
 800cb06:	60bb      	str	r3, [r7, #8]
}
 800cb08:	bf00      	nop
 800cb0a:	bf00      	nop
 800cb0c:	e7fd      	b.n	800cb0a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800cb0e:	f001 fbcd 	bl	800e2ac <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb16:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800cb18:	f001 fbfe 	bl	800e318 <vPortExitCritical>

	return uxReturn;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cb1e:	4618      	mov	r0, r3
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}

0800cb26 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800cb26:	b480      	push	{r7}
 800cb28:	b087      	sub	sp, #28
 800cb2a:	af00      	add	r7, sp, #0
 800cb2c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d10d      	bne.n	800cb54 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800cb38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3c:	b672      	cpsid	i
 800cb3e:	f383 8811 	msr	BASEPRI, r3
 800cb42:	f3bf 8f6f 	isb	sy
 800cb46:	f3bf 8f4f 	dsb	sy
 800cb4a:	b662      	cpsie	i
 800cb4c:	60fb      	str	r3, [r7, #12]
}
 800cb4e:	bf00      	nop
 800cb50:	bf00      	nop
 800cb52:	e7fd      	b.n	800cb50 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb58:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800cb5a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	371c      	adds	r7, #28
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr

0800cb68 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b084      	sub	sp, #16
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d10d      	bne.n	800cb96 <vQueueDelete+0x2e>
	__asm volatile
 800cb7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb7e:	b672      	cpsid	i
 800cb80:	f383 8811 	msr	BASEPRI, r3
 800cb84:	f3bf 8f6f 	isb	sy
 800cb88:	f3bf 8f4f 	dsb	sy
 800cb8c:	b662      	cpsie	i
 800cb8e:	60bb      	str	r3, [r7, #8]
}
 800cb90:	bf00      	nop
 800cb92:	bf00      	nop
 800cb94:	e7fd      	b.n	800cb92 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800cb96:	68f8      	ldr	r0, [r7, #12]
 800cb98:	f000 f934 	bl	800ce04 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d102      	bne.n	800cbac <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800cba6:	68f8      	ldr	r0, [r7, #12]
 800cba8:	f001 fd7c 	bl	800e6a4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cbac:	bf00      	nop
 800cbae:	3710      	adds	r7, #16
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d006      	beq.n	800cbd2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	f1c3 0307 	rsb	r3, r3, #7
 800cbce:	60fb      	str	r3, [r7, #12]
 800cbd0:	e001      	b.n	800cbd6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
	}
 800cbd8:	4618      	mov	r0, r3
 800cbda:	3714      	adds	r7, #20
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe2:	4770      	bx	lr

0800cbe4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b086      	sub	sp, #24
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	60f8      	str	r0, [r7, #12]
 800cbec:	60b9      	str	r1, [r7, #8]
 800cbee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d10d      	bne.n	800cc1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d14d      	bne.n	800cca6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	689b      	ldr	r3, [r3, #8]
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f001 f898 	bl	800dd44 <xTaskPriorityDisinherit>
 800cc14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	2200      	movs	r2, #0
 800cc1a:	609a      	str	r2, [r3, #8]
 800cc1c:	e043      	b.n	800cca6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d119      	bne.n	800cc58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	6858      	ldr	r0, [r3, #4]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	68b9      	ldr	r1, [r7, #8]
 800cc30:	f012 feb5 	bl	801f99e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	685a      	ldr	r2, [r3, #4]
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc3c:	441a      	add	r2, r3
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	685a      	ldr	r2, [r3, #4]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	689b      	ldr	r3, [r3, #8]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d32b      	bcc.n	800cca6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	605a      	str	r2, [r3, #4]
 800cc56:	e026      	b.n	800cca6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	68d8      	ldr	r0, [r3, #12]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc60:	461a      	mov	r2, r3
 800cc62:	68b9      	ldr	r1, [r7, #8]
 800cc64:	f012 fe9b 	bl	801f99e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	68da      	ldr	r2, [r3, #12]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc70:	425b      	negs	r3, r3
 800cc72:	441a      	add	r2, r3
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	68da      	ldr	r2, [r3, #12]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	429a      	cmp	r2, r3
 800cc82:	d207      	bcs.n	800cc94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	689a      	ldr	r2, [r3, #8]
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc8c:	425b      	negs	r3, r3
 800cc8e:	441a      	add	r2, r3
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b02      	cmp	r3, #2
 800cc98:	d105      	bne.n	800cca6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc9a:	693b      	ldr	r3, [r7, #16]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d002      	beq.n	800cca6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	3b01      	subs	r3, #1
 800cca4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1c5a      	adds	r2, r3, #1
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ccae:	697b      	ldr	r3, [r7, #20]
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3718      	adds	r7, #24
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}

0800ccb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b082      	sub	sp, #8
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d018      	beq.n	800ccfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	68da      	ldr	r2, [r3, #12]
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccd2:	441a      	add	r2, r3
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	68da      	ldr	r2, [r3, #12]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	689b      	ldr	r3, [r3, #8]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d303      	bcc.n	800ccec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681a      	ldr	r2, [r3, #0]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	68d9      	ldr	r1, [r3, #12]
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	6838      	ldr	r0, [r7, #0]
 800ccf8:	f012 fe51 	bl	801f99e <memcpy>
	}
}
 800ccfc:	bf00      	nop
 800ccfe:	3708      	adds	r7, #8
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cd0c:	f001 face 	bl	800e2ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd18:	e011      	b.n	800cd3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d012      	beq.n	800cd48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	3324      	adds	r3, #36	@ 0x24
 800cd26:	4618      	mov	r0, r3
 800cd28:	f000 fda0 	bl	800d86c <xTaskRemoveFromEventList>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d001      	beq.n	800cd36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cd32:	f000 fe7f 	bl	800da34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cd36:	7bfb      	ldrb	r3, [r7, #15]
 800cd38:	3b01      	subs	r3, #1
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	dce9      	bgt.n	800cd1a <prvUnlockQueue+0x16>
 800cd46:	e000      	b.n	800cd4a <prvUnlockQueue+0x46>
					break;
 800cd48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	22ff      	movs	r2, #255	@ 0xff
 800cd4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800cd52:	f001 fae1 	bl	800e318 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cd56:	f001 faa9 	bl	800e2ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd62:	e011      	b.n	800cd88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	691b      	ldr	r3, [r3, #16]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d012      	beq.n	800cd92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	3310      	adds	r3, #16
 800cd70:	4618      	mov	r0, r3
 800cd72:	f000 fd7b 	bl	800d86c <xTaskRemoveFromEventList>
 800cd76:	4603      	mov	r3, r0
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d001      	beq.n	800cd80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cd7c:	f000 fe5a 	bl	800da34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cd80:	7bbb      	ldrb	r3, [r7, #14]
 800cd82:	3b01      	subs	r3, #1
 800cd84:	b2db      	uxtb	r3, r3
 800cd86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	dce9      	bgt.n	800cd64 <prvUnlockQueue+0x60>
 800cd90:	e000      	b.n	800cd94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cd92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	22ff      	movs	r2, #255	@ 0xff
 800cd98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cd9c:	f001 fabc 	bl	800e318 <vPortExitCritical>
}
 800cda0:	bf00      	nop
 800cda2:	3710      	adds	r7, #16
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b084      	sub	sp, #16
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cdb0:	f001 fa7c 	bl	800e2ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d102      	bne.n	800cdc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	60fb      	str	r3, [r7, #12]
 800cdc0:	e001      	b.n	800cdc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdc6:	f001 faa7 	bl	800e318 <vPortExitCritical>

	return xReturn;
 800cdca:	68fb      	ldr	r3, [r7, #12]
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3710      	adds	r7, #16
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cddc:	f001 fa66 	bl	800e2ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d102      	bne.n	800cdf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cdec:	2301      	movs	r3, #1
 800cdee:	60fb      	str	r3, [r7, #12]
 800cdf0:	e001      	b.n	800cdf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdf6:	f001 fa8f 	bl	800e318 <vPortExitCritical>

	return xReturn;
 800cdfa:	68fb      	ldr	r3, [r7, #12]
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	3710      	adds	r7, #16
 800ce00:	46bd      	mov	sp, r7
 800ce02:	bd80      	pop	{r7, pc}

0800ce04 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ce04:	b480      	push	{r7}
 800ce06:	b085      	sub	sp, #20
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	60fb      	str	r3, [r7, #12]
 800ce10:	e016      	b.n	800ce40 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ce12:	4a10      	ldr	r2, [pc, #64]	@ (800ce54 <vQueueUnregisterQueue+0x50>)
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	00db      	lsls	r3, r3, #3
 800ce18:	4413      	add	r3, r2
 800ce1a:	685b      	ldr	r3, [r3, #4]
 800ce1c:	687a      	ldr	r2, [r7, #4]
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	d10b      	bne.n	800ce3a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ce22:	4a0c      	ldr	r2, [pc, #48]	@ (800ce54 <vQueueUnregisterQueue+0x50>)
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2100      	movs	r1, #0
 800ce28:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ce2c:	4a09      	ldr	r2, [pc, #36]	@ (800ce54 <vQueueUnregisterQueue+0x50>)
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	00db      	lsls	r3, r3, #3
 800ce32:	4413      	add	r3, r2
 800ce34:	2200      	movs	r2, #0
 800ce36:	605a      	str	r2, [r3, #4]
				break;
 800ce38:	e006      	b.n	800ce48 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	3301      	adds	r3, #1
 800ce3e:	60fb      	str	r3, [r7, #12]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2b07      	cmp	r3, #7
 800ce44:	d9e5      	bls.n	800ce12 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ce46:	bf00      	nop
 800ce48:	bf00      	nop
 800ce4a:	3714      	adds	r7, #20
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce52:	4770      	bx	lr
 800ce54:	200068f4 	.word	0x200068f4

0800ce58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b08e      	sub	sp, #56	@ 0x38
 800ce5c:	af04      	add	r7, sp, #16
 800ce5e:	60f8      	str	r0, [r7, #12]
 800ce60:	60b9      	str	r1, [r7, #8]
 800ce62:	607a      	str	r2, [r7, #4]
 800ce64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ce66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d10d      	bne.n	800ce88 <xTaskCreateStatic+0x30>
	__asm volatile
 800ce6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce70:	b672      	cpsid	i
 800ce72:	f383 8811 	msr	BASEPRI, r3
 800ce76:	f3bf 8f6f 	isb	sy
 800ce7a:	f3bf 8f4f 	dsb	sy
 800ce7e:	b662      	cpsie	i
 800ce80:	623b      	str	r3, [r7, #32]
}
 800ce82:	bf00      	nop
 800ce84:	bf00      	nop
 800ce86:	e7fd      	b.n	800ce84 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800ce88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d10d      	bne.n	800ceaa <xTaskCreateStatic+0x52>
	__asm volatile
 800ce8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce92:	b672      	cpsid	i
 800ce94:	f383 8811 	msr	BASEPRI, r3
 800ce98:	f3bf 8f6f 	isb	sy
 800ce9c:	f3bf 8f4f 	dsb	sy
 800cea0:	b662      	cpsie	i
 800cea2:	61fb      	str	r3, [r7, #28]
}
 800cea4:	bf00      	nop
 800cea6:	bf00      	nop
 800cea8:	e7fd      	b.n	800cea6 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ceaa:	23b0      	movs	r3, #176	@ 0xb0
 800ceac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ceae:	693b      	ldr	r3, [r7, #16]
 800ceb0:	2bb0      	cmp	r3, #176	@ 0xb0
 800ceb2:	d00d      	beq.n	800ced0 <xTaskCreateStatic+0x78>
	__asm volatile
 800ceb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceb8:	b672      	cpsid	i
 800ceba:	f383 8811 	msr	BASEPRI, r3
 800cebe:	f3bf 8f6f 	isb	sy
 800cec2:	f3bf 8f4f 	dsb	sy
 800cec6:	b662      	cpsie	i
 800cec8:	61bb      	str	r3, [r7, #24]
}
 800ceca:	bf00      	nop
 800cecc:	bf00      	nop
 800cece:	e7fd      	b.n	800cecc <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ced0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ced2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d01e      	beq.n	800cf16 <xTaskCreateStatic+0xbe>
 800ced8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d01b      	beq.n	800cf16 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cee6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceea:	2202      	movs	r2, #2
 800ceec:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cef0:	2300      	movs	r3, #0
 800cef2:	9303      	str	r3, [sp, #12]
 800cef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef6:	9302      	str	r3, [sp, #8]
 800cef8:	f107 0314 	add.w	r3, r7, #20
 800cefc:	9301      	str	r3, [sp, #4]
 800cefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf00:	9300      	str	r3, [sp, #0]
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	687a      	ldr	r2, [r7, #4]
 800cf06:	68b9      	ldr	r1, [r7, #8]
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	f000 f851 	bl	800cfb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cf10:	f000 f8f0 	bl	800d0f4 <prvAddNewTaskToReadyList>
 800cf14:	e001      	b.n	800cf1a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800cf16:	2300      	movs	r3, #0
 800cf18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cf1a:	697b      	ldr	r3, [r7, #20]
	}
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	3728      	adds	r7, #40	@ 0x28
 800cf20:	46bd      	mov	sp, r7
 800cf22:	bd80      	pop	{r7, pc}

0800cf24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b08c      	sub	sp, #48	@ 0x30
 800cf28:	af04      	add	r7, sp, #16
 800cf2a:	60f8      	str	r0, [r7, #12]
 800cf2c:	60b9      	str	r1, [r7, #8]
 800cf2e:	603b      	str	r3, [r7, #0]
 800cf30:	4613      	mov	r3, r2
 800cf32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cf34:	88fb      	ldrh	r3, [r7, #6]
 800cf36:	009b      	lsls	r3, r3, #2
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f001 fae5 	bl	800e508 <pvPortMalloc>
 800cf3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00e      	beq.n	800cf64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cf46:	20b0      	movs	r0, #176	@ 0xb0
 800cf48:	f001 fade 	bl	800e508 <pvPortMalloc>
 800cf4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cf4e:	69fb      	ldr	r3, [r7, #28]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d003      	beq.n	800cf5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cf54:	69fb      	ldr	r3, [r7, #28]
 800cf56:	697a      	ldr	r2, [r7, #20]
 800cf58:	631a      	str	r2, [r3, #48]	@ 0x30
 800cf5a:	e005      	b.n	800cf68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cf5c:	6978      	ldr	r0, [r7, #20]
 800cf5e:	f001 fba1 	bl	800e6a4 <vPortFree>
 800cf62:	e001      	b.n	800cf68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cf64:	2300      	movs	r3, #0
 800cf66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d017      	beq.n	800cf9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cf6e:	69fb      	ldr	r3, [r7, #28]
 800cf70:	2200      	movs	r2, #0
 800cf72:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf76:	88fa      	ldrh	r2, [r7, #6]
 800cf78:	2300      	movs	r3, #0
 800cf7a:	9303      	str	r3, [sp, #12]
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	9302      	str	r3, [sp, #8]
 800cf80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf82:	9301      	str	r3, [sp, #4]
 800cf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf86:	9300      	str	r3, [sp, #0]
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	68b9      	ldr	r1, [r7, #8]
 800cf8c:	68f8      	ldr	r0, [r7, #12]
 800cf8e:	f000 f80f 	bl	800cfb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf92:	69f8      	ldr	r0, [r7, #28]
 800cf94:	f000 f8ae 	bl	800d0f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	61bb      	str	r3, [r7, #24]
 800cf9c:	e002      	b.n	800cfa4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf9e:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cfa4:	69bb      	ldr	r3, [r7, #24]
	}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3720      	adds	r7, #32
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
	...

0800cfb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b088      	sub	sp, #32
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	607a      	str	r2, [r7, #4]
 800cfbc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cfbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cfc2:	6879      	ldr	r1, [r7, #4]
 800cfc4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cfc8:	440b      	add	r3, r1
 800cfca:	009b      	lsls	r3, r3, #2
 800cfcc:	4413      	add	r3, r2
 800cfce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cfd0:	69bb      	ldr	r3, [r7, #24]
 800cfd2:	f023 0307 	bic.w	r3, r3, #7
 800cfd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cfd8:	69bb      	ldr	r3, [r7, #24]
 800cfda:	f003 0307 	and.w	r3, r3, #7
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00d      	beq.n	800cffe <prvInitialiseNewTask+0x4e>
	__asm volatile
 800cfe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfe6:	b672      	cpsid	i
 800cfe8:	f383 8811 	msr	BASEPRI, r3
 800cfec:	f3bf 8f6f 	isb	sy
 800cff0:	f3bf 8f4f 	dsb	sy
 800cff4:	b662      	cpsie	i
 800cff6:	617b      	str	r3, [r7, #20]
}
 800cff8:	bf00      	nop
 800cffa:	bf00      	nop
 800cffc:	e7fd      	b.n	800cffa <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d01f      	beq.n	800d044 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d004:	2300      	movs	r3, #0
 800d006:	61fb      	str	r3, [r7, #28]
 800d008:	e012      	b.n	800d030 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d00a:	68ba      	ldr	r2, [r7, #8]
 800d00c:	69fb      	ldr	r3, [r7, #28]
 800d00e:	4413      	add	r3, r2
 800d010:	7819      	ldrb	r1, [r3, #0]
 800d012:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	4413      	add	r3, r2
 800d018:	3334      	adds	r3, #52	@ 0x34
 800d01a:	460a      	mov	r2, r1
 800d01c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d01e:	68ba      	ldr	r2, [r7, #8]
 800d020:	69fb      	ldr	r3, [r7, #28]
 800d022:	4413      	add	r3, r2
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d006      	beq.n	800d038 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	3301      	adds	r3, #1
 800d02e:	61fb      	str	r3, [r7, #28]
 800d030:	69fb      	ldr	r3, [r7, #28]
 800d032:	2b1f      	cmp	r3, #31
 800d034:	d9e9      	bls.n	800d00a <prvInitialiseNewTask+0x5a>
 800d036:	e000      	b.n	800d03a <prvInitialiseNewTask+0x8a>
			{
				break;
 800d038:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d03c:	2200      	movs	r2, #0
 800d03e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800d042:	e003      	b.n	800d04c <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d046:	2200      	movs	r2, #0
 800d048:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d04e:	2b06      	cmp	r3, #6
 800d050:	d901      	bls.n	800d056 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d052:	2306      	movs	r3, #6
 800d054:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d058:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d05a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d060:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800d062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d064:	2200      	movs	r2, #0
 800d066:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d06a:	3304      	adds	r3, #4
 800d06c:	4618      	mov	r0, r3
 800d06e:	f7fe fe34 	bl	800bcda <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d074:	3318      	adds	r3, #24
 800d076:	4618      	mov	r0, r3
 800d078:	f7fe fe2f 	bl	800bcda <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d07e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d080:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d084:	f1c3 0207 	rsb	r2, r3, #7
 800d088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d08a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d08e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d090:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d094:	2200      	movs	r2, #0
 800d096:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d09c:	2200      	movs	r2, #0
 800d09e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a4:	335c      	adds	r3, #92	@ 0x5c
 800d0a6:	224c      	movs	r2, #76	@ 0x4c
 800d0a8:	2100      	movs	r1, #0
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f012 fa9a 	bl	801f5e4 <memset>
 800d0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b2:	4a0d      	ldr	r2, [pc, #52]	@ (800d0e8 <prvInitialiseNewTask+0x138>)
 800d0b4:	661a      	str	r2, [r3, #96]	@ 0x60
 800d0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b8:	4a0c      	ldr	r2, [pc, #48]	@ (800d0ec <prvInitialiseNewTask+0x13c>)
 800d0ba:	665a      	str	r2, [r3, #100]	@ 0x64
 800d0bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0be:	4a0c      	ldr	r2, [pc, #48]	@ (800d0f0 <prvInitialiseNewTask+0x140>)
 800d0c0:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d0c2:	683a      	ldr	r2, [r7, #0]
 800d0c4:	68f9      	ldr	r1, [r7, #12]
 800d0c6:	69b8      	ldr	r0, [r7, #24]
 800d0c8:	f000 ffe2 	bl	800e090 <pxPortInitialiseStack>
 800d0cc:	4602      	mov	r2, r0
 800d0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d0d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d002      	beq.n	800d0de <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0de:	bf00      	nop
 800d0e0:	3720      	adds	r7, #32
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	200689e0 	.word	0x200689e0
 800d0ec:	20068a48 	.word	0x20068a48
 800d0f0:	20068ab0 	.word	0x20068ab0

0800d0f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d0fc:	f001 f8d6 	bl	800e2ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d100:	4b2a      	ldr	r3, [pc, #168]	@ (800d1ac <prvAddNewTaskToReadyList+0xb8>)
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	3301      	adds	r3, #1
 800d106:	4a29      	ldr	r2, [pc, #164]	@ (800d1ac <prvAddNewTaskToReadyList+0xb8>)
 800d108:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d10a:	4b29      	ldr	r3, [pc, #164]	@ (800d1b0 <prvAddNewTaskToReadyList+0xbc>)
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d109      	bne.n	800d126 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d112:	4a27      	ldr	r2, [pc, #156]	@ (800d1b0 <prvAddNewTaskToReadyList+0xbc>)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d118:	4b24      	ldr	r3, [pc, #144]	@ (800d1ac <prvAddNewTaskToReadyList+0xb8>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2b01      	cmp	r3, #1
 800d11e:	d110      	bne.n	800d142 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d120:	f000 fcac 	bl	800da7c <prvInitialiseTaskLists>
 800d124:	e00d      	b.n	800d142 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d126:	4b23      	ldr	r3, [pc, #140]	@ (800d1b4 <prvAddNewTaskToReadyList+0xc0>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d109      	bne.n	800d142 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d12e:	4b20      	ldr	r3, [pc, #128]	@ (800d1b0 <prvAddNewTaskToReadyList+0xbc>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d138:	429a      	cmp	r2, r3
 800d13a:	d802      	bhi.n	800d142 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d13c:	4a1c      	ldr	r2, [pc, #112]	@ (800d1b0 <prvAddNewTaskToReadyList+0xbc>)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d142:	4b1d      	ldr	r3, [pc, #116]	@ (800d1b8 <prvAddNewTaskToReadyList+0xc4>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	3301      	adds	r3, #1
 800d148:	4a1b      	ldr	r2, [pc, #108]	@ (800d1b8 <prvAddNewTaskToReadyList+0xc4>)
 800d14a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d150:	2201      	movs	r2, #1
 800d152:	409a      	lsls	r2, r3
 800d154:	4b19      	ldr	r3, [pc, #100]	@ (800d1bc <prvAddNewTaskToReadyList+0xc8>)
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	4313      	orrs	r3, r2
 800d15a:	4a18      	ldr	r2, [pc, #96]	@ (800d1bc <prvAddNewTaskToReadyList+0xc8>)
 800d15c:	6013      	str	r3, [r2, #0]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d162:	4613      	mov	r3, r2
 800d164:	009b      	lsls	r3, r3, #2
 800d166:	4413      	add	r3, r2
 800d168:	009b      	lsls	r3, r3, #2
 800d16a:	4a15      	ldr	r2, [pc, #84]	@ (800d1c0 <prvAddNewTaskToReadyList+0xcc>)
 800d16c:	441a      	add	r2, r3
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	3304      	adds	r3, #4
 800d172:	4619      	mov	r1, r3
 800d174:	4610      	mov	r0, r2
 800d176:	f7fe fdbd 	bl	800bcf4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d17a:	f001 f8cd 	bl	800e318 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d17e:	4b0d      	ldr	r3, [pc, #52]	@ (800d1b4 <prvAddNewTaskToReadyList+0xc0>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d00e      	beq.n	800d1a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d186:	4b0a      	ldr	r3, [pc, #40]	@ (800d1b0 <prvAddNewTaskToReadyList+0xbc>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d190:	429a      	cmp	r2, r3
 800d192:	d207      	bcs.n	800d1a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d194:	4b0b      	ldr	r3, [pc, #44]	@ (800d1c4 <prvAddNewTaskToReadyList+0xd0>)
 800d196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d19a:	601a      	str	r2, [r3, #0]
 800d19c:	f3bf 8f4f 	dsb	sy
 800d1a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d1a4:	bf00      	nop
 800d1a6:	3708      	adds	r7, #8
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}
 800d1ac:	20006a34 	.word	0x20006a34
 800d1b0:	20006934 	.word	0x20006934
 800d1b4:	20006a40 	.word	0x20006a40
 800d1b8:	20006a50 	.word	0x20006a50
 800d1bc:	20006a3c 	.word	0x20006a3c
 800d1c0:	20006938 	.word	0x20006938
 800d1c4:	e000ed04 	.word	0xe000ed04

0800d1c8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d1d0:	f001 f86c 	bl	800e2ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d102      	bne.n	800d1e0 <vTaskDelete+0x18>
 800d1da:	4b3a      	ldr	r3, [pc, #232]	@ (800d2c4 <vTaskDelete+0xfc>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	e000      	b.n	800d1e2 <vTaskDelete+0x1a>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	3304      	adds	r3, #4
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f7fe fde0 	bl	800bdae <uxListRemove>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d115      	bne.n	800d220 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1f8:	4933      	ldr	r1, [pc, #204]	@ (800d2c8 <vTaskDelete+0x100>)
 800d1fa:	4613      	mov	r3, r2
 800d1fc:	009b      	lsls	r3, r3, #2
 800d1fe:	4413      	add	r3, r2
 800d200:	009b      	lsls	r3, r3, #2
 800d202:	440b      	add	r3, r1
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d10a      	bne.n	800d220 <vTaskDelete+0x58>
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d20e:	2201      	movs	r2, #1
 800d210:	fa02 f303 	lsl.w	r3, r2, r3
 800d214:	43da      	mvns	r2, r3
 800d216:	4b2d      	ldr	r3, [pc, #180]	@ (800d2cc <vTaskDelete+0x104>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4013      	ands	r3, r2
 800d21c:	4a2b      	ldr	r2, [pc, #172]	@ (800d2cc <vTaskDelete+0x104>)
 800d21e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d224:	2b00      	cmp	r3, #0
 800d226:	d004      	beq.n	800d232 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	3318      	adds	r3, #24
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7fe fdbe 	bl	800bdae <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800d232:	4b27      	ldr	r3, [pc, #156]	@ (800d2d0 <vTaskDelete+0x108>)
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	3301      	adds	r3, #1
 800d238:	4a25      	ldr	r2, [pc, #148]	@ (800d2d0 <vTaskDelete+0x108>)
 800d23a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800d23c:	4b21      	ldr	r3, [pc, #132]	@ (800d2c4 <vTaskDelete+0xfc>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	68fa      	ldr	r2, [r7, #12]
 800d242:	429a      	cmp	r2, r3
 800d244:	d10b      	bne.n	800d25e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	3304      	adds	r3, #4
 800d24a:	4619      	mov	r1, r3
 800d24c:	4821      	ldr	r0, [pc, #132]	@ (800d2d4 <vTaskDelete+0x10c>)
 800d24e:	f7fe fd51 	bl	800bcf4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800d252:	4b21      	ldr	r3, [pc, #132]	@ (800d2d8 <vTaskDelete+0x110>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	3301      	adds	r3, #1
 800d258:	4a1f      	ldr	r2, [pc, #124]	@ (800d2d8 <vTaskDelete+0x110>)
 800d25a:	6013      	str	r3, [r2, #0]
 800d25c:	e009      	b.n	800d272 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800d25e:	4b1f      	ldr	r3, [pc, #124]	@ (800d2dc <vTaskDelete+0x114>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3b01      	subs	r3, #1
 800d264:	4a1d      	ldr	r2, [pc, #116]	@ (800d2dc <vTaskDelete+0x114>)
 800d266:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800d268:	68f8      	ldr	r0, [r7, #12]
 800d26a:	f000 fc75 	bl	800db58 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800d26e:	f000 fcab 	bl	800dbc8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800d272:	f001 f851 	bl	800e318 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800d276:	4b1a      	ldr	r3, [pc, #104]	@ (800d2e0 <vTaskDelete+0x118>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d01e      	beq.n	800d2bc <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800d27e:	4b11      	ldr	r3, [pc, #68]	@ (800d2c4 <vTaskDelete+0xfc>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	68fa      	ldr	r2, [r7, #12]
 800d284:	429a      	cmp	r2, r3
 800d286:	d119      	bne.n	800d2bc <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800d288:	4b16      	ldr	r3, [pc, #88]	@ (800d2e4 <vTaskDelete+0x11c>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d00d      	beq.n	800d2ac <vTaskDelete+0xe4>
	__asm volatile
 800d290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d294:	b672      	cpsid	i
 800d296:	f383 8811 	msr	BASEPRI, r3
 800d29a:	f3bf 8f6f 	isb	sy
 800d29e:	f3bf 8f4f 	dsb	sy
 800d2a2:	b662      	cpsie	i
 800d2a4:	60bb      	str	r3, [r7, #8]
}
 800d2a6:	bf00      	nop
 800d2a8:	bf00      	nop
 800d2aa:	e7fd      	b.n	800d2a8 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800d2ac:	4b0e      	ldr	r3, [pc, #56]	@ (800d2e8 <vTaskDelete+0x120>)
 800d2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2b2:	601a      	str	r2, [r3, #0]
 800d2b4:	f3bf 8f4f 	dsb	sy
 800d2b8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d2bc:	bf00      	nop
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	20006934 	.word	0x20006934
 800d2c8:	20006938 	.word	0x20006938
 800d2cc:	20006a3c 	.word	0x20006a3c
 800d2d0:	20006a50 	.word	0x20006a50
 800d2d4:	20006a08 	.word	0x20006a08
 800d2d8:	20006a1c 	.word	0x20006a1c
 800d2dc:	20006a34 	.word	0x20006a34
 800d2e0:	20006a40 	.word	0x20006a40
 800d2e4:	20006a5c 	.word	0x20006a5c
 800d2e8:	e000ed04 	.word	0xe000ed04

0800d2ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b084      	sub	sp, #16
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d01a      	beq.n	800d334 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d2fe:	4b15      	ldr	r3, [pc, #84]	@ (800d354 <vTaskDelay+0x68>)
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d00d      	beq.n	800d322 <vTaskDelay+0x36>
	__asm volatile
 800d306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d30a:	b672      	cpsid	i
 800d30c:	f383 8811 	msr	BASEPRI, r3
 800d310:	f3bf 8f6f 	isb	sy
 800d314:	f3bf 8f4f 	dsb	sy
 800d318:	b662      	cpsie	i
 800d31a:	60bb      	str	r3, [r7, #8]
}
 800d31c:	bf00      	nop
 800d31e:	bf00      	nop
 800d320:	e7fd      	b.n	800d31e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800d322:	f000 f889 	bl	800d438 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d326:	2100      	movs	r1, #0
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f000 fe4b 	bl	800dfc4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d32e:	f000 f891 	bl	800d454 <xTaskResumeAll>
 800d332:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d107      	bne.n	800d34a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800d33a:	4b07      	ldr	r3, [pc, #28]	@ (800d358 <vTaskDelay+0x6c>)
 800d33c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d340:	601a      	str	r2, [r3, #0]
 800d342:	f3bf 8f4f 	dsb	sy
 800d346:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d34a:	bf00      	nop
 800d34c:	3710      	adds	r7, #16
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
 800d352:	bf00      	nop
 800d354:	20006a5c 	.word	0x20006a5c
 800d358:	e000ed04 	.word	0xe000ed04

0800d35c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b08a      	sub	sp, #40	@ 0x28
 800d360:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d362:	2300      	movs	r3, #0
 800d364:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d366:	2300      	movs	r3, #0
 800d368:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d36a:	463a      	mov	r2, r7
 800d36c:	1d39      	adds	r1, r7, #4
 800d36e:	f107 0308 	add.w	r3, r7, #8
 800d372:	4618      	mov	r0, r3
 800d374:	f7f4 fe70 	bl	8002058 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d378:	6839      	ldr	r1, [r7, #0]
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	68ba      	ldr	r2, [r7, #8]
 800d37e:	9202      	str	r2, [sp, #8]
 800d380:	9301      	str	r3, [sp, #4]
 800d382:	2300      	movs	r3, #0
 800d384:	9300      	str	r3, [sp, #0]
 800d386:	2300      	movs	r3, #0
 800d388:	460a      	mov	r2, r1
 800d38a:	4923      	ldr	r1, [pc, #140]	@ (800d418 <vTaskStartScheduler+0xbc>)
 800d38c:	4823      	ldr	r0, [pc, #140]	@ (800d41c <vTaskStartScheduler+0xc0>)
 800d38e:	f7ff fd63 	bl	800ce58 <xTaskCreateStatic>
 800d392:	4603      	mov	r3, r0
 800d394:	4a22      	ldr	r2, [pc, #136]	@ (800d420 <vTaskStartScheduler+0xc4>)
 800d396:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d398:	4b21      	ldr	r3, [pc, #132]	@ (800d420 <vTaskStartScheduler+0xc4>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	617b      	str	r3, [r7, #20]
 800d3a4:	e001      	b.n	800d3aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d11d      	bne.n	800d3ec <vTaskStartScheduler+0x90>
	__asm volatile
 800d3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b4:	b672      	cpsid	i
 800d3b6:	f383 8811 	msr	BASEPRI, r3
 800d3ba:	f3bf 8f6f 	isb	sy
 800d3be:	f3bf 8f4f 	dsb	sy
 800d3c2:	b662      	cpsie	i
 800d3c4:	613b      	str	r3, [r7, #16]
}
 800d3c6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d3c8:	4b16      	ldr	r3, [pc, #88]	@ (800d424 <vTaskStartScheduler+0xc8>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	335c      	adds	r3, #92	@ 0x5c
 800d3ce:	4a16      	ldr	r2, [pc, #88]	@ (800d428 <vTaskStartScheduler+0xcc>)
 800d3d0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d3d2:	4b16      	ldr	r3, [pc, #88]	@ (800d42c <vTaskStartScheduler+0xd0>)
 800d3d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d3da:	4b15      	ldr	r3, [pc, #84]	@ (800d430 <vTaskStartScheduler+0xd4>)
 800d3dc:	2201      	movs	r2, #1
 800d3de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d3e0:	4b14      	ldr	r3, [pc, #80]	@ (800d434 <vTaskStartScheduler+0xd8>)
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d3e6:	f000 fee3 	bl	800e1b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d3ea:	e011      	b.n	800d410 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3f2:	d10d      	bne.n	800d410 <vTaskStartScheduler+0xb4>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3f8:	b672      	cpsid	i
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	b662      	cpsie	i
 800d408:	60fb      	str	r3, [r7, #12]
}
 800d40a:	bf00      	nop
 800d40c:	bf00      	nop
 800d40e:	e7fd      	b.n	800d40c <vTaskStartScheduler+0xb0>
}
 800d410:	bf00      	nop
 800d412:	3718      	adds	r7, #24
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}
 800d418:	08023ef0 	.word	0x08023ef0
 800d41c:	0800da4d 	.word	0x0800da4d
 800d420:	20006a58 	.word	0x20006a58
 800d424:	20006934 	.word	0x20006934
 800d428:	2000004c 	.word	0x2000004c
 800d42c:	20006a54 	.word	0x20006a54
 800d430:	20006a40 	.word	0x20006a40
 800d434:	20006a38 	.word	0x20006a38

0800d438 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d438:	b480      	push	{r7}
 800d43a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d43c:	4b04      	ldr	r3, [pc, #16]	@ (800d450 <vTaskSuspendAll+0x18>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	3301      	adds	r3, #1
 800d442:	4a03      	ldr	r2, [pc, #12]	@ (800d450 <vTaskSuspendAll+0x18>)
 800d444:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d446:	bf00      	nop
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr
 800d450:	20006a5c 	.word	0x20006a5c

0800d454 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d45a:	2300      	movs	r3, #0
 800d45c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d45e:	2300      	movs	r3, #0
 800d460:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d462:	4b43      	ldr	r3, [pc, #268]	@ (800d570 <xTaskResumeAll+0x11c>)
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d10d      	bne.n	800d486 <xTaskResumeAll+0x32>
	__asm volatile
 800d46a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d46e:	b672      	cpsid	i
 800d470:	f383 8811 	msr	BASEPRI, r3
 800d474:	f3bf 8f6f 	isb	sy
 800d478:	f3bf 8f4f 	dsb	sy
 800d47c:	b662      	cpsie	i
 800d47e:	603b      	str	r3, [r7, #0]
}
 800d480:	bf00      	nop
 800d482:	bf00      	nop
 800d484:	e7fd      	b.n	800d482 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d486:	f000 ff11 	bl	800e2ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d48a:	4b39      	ldr	r3, [pc, #228]	@ (800d570 <xTaskResumeAll+0x11c>)
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	3b01      	subs	r3, #1
 800d490:	4a37      	ldr	r2, [pc, #220]	@ (800d570 <xTaskResumeAll+0x11c>)
 800d492:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d494:	4b36      	ldr	r3, [pc, #216]	@ (800d570 <xTaskResumeAll+0x11c>)
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d161      	bne.n	800d560 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d49c:	4b35      	ldr	r3, [pc, #212]	@ (800d574 <xTaskResumeAll+0x120>)
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d05d      	beq.n	800d560 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d4a4:	e02e      	b.n	800d504 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4a6:	4b34      	ldr	r3, [pc, #208]	@ (800d578 <xTaskResumeAll+0x124>)
 800d4a8:	68db      	ldr	r3, [r3, #12]
 800d4aa:	68db      	ldr	r3, [r3, #12]
 800d4ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	3318      	adds	r3, #24
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f7fe fc7b 	bl	800bdae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	3304      	adds	r3, #4
 800d4bc:	4618      	mov	r0, r3
 800d4be:	f7fe fc76 	bl	800bdae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4c6:	2201      	movs	r2, #1
 800d4c8:	409a      	lsls	r2, r3
 800d4ca:	4b2c      	ldr	r3, [pc, #176]	@ (800d57c <xTaskResumeAll+0x128>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4313      	orrs	r3, r2
 800d4d0:	4a2a      	ldr	r2, [pc, #168]	@ (800d57c <xTaskResumeAll+0x128>)
 800d4d2:	6013      	str	r3, [r2, #0]
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4d8:	4613      	mov	r3, r2
 800d4da:	009b      	lsls	r3, r3, #2
 800d4dc:	4413      	add	r3, r2
 800d4de:	009b      	lsls	r3, r3, #2
 800d4e0:	4a27      	ldr	r2, [pc, #156]	@ (800d580 <xTaskResumeAll+0x12c>)
 800d4e2:	441a      	add	r2, r3
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	3304      	adds	r3, #4
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	4610      	mov	r0, r2
 800d4ec:	f7fe fc02 	bl	800bcf4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4f4:	4b23      	ldr	r3, [pc, #140]	@ (800d584 <xTaskResumeAll+0x130>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d302      	bcc.n	800d504 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800d4fe:	4b22      	ldr	r3, [pc, #136]	@ (800d588 <xTaskResumeAll+0x134>)
 800d500:	2201      	movs	r2, #1
 800d502:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d504:	4b1c      	ldr	r3, [pc, #112]	@ (800d578 <xTaskResumeAll+0x124>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d1cc      	bne.n	800d4a6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d001      	beq.n	800d516 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d512:	f000 fb59 	bl	800dbc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d516:	4b1d      	ldr	r3, [pc, #116]	@ (800d58c <xTaskResumeAll+0x138>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d010      	beq.n	800d544 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d522:	f000 f859 	bl	800d5d8 <xTaskIncrementTick>
 800d526:	4603      	mov	r3, r0
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d002      	beq.n	800d532 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800d52c:	4b16      	ldr	r3, [pc, #88]	@ (800d588 <xTaskResumeAll+0x134>)
 800d52e:	2201      	movs	r2, #1
 800d530:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	3b01      	subs	r3, #1
 800d536:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d1f1      	bne.n	800d522 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800d53e:	4b13      	ldr	r3, [pc, #76]	@ (800d58c <xTaskResumeAll+0x138>)
 800d540:	2200      	movs	r2, #0
 800d542:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d544:	4b10      	ldr	r3, [pc, #64]	@ (800d588 <xTaskResumeAll+0x134>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d009      	beq.n	800d560 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d54c:	2301      	movs	r3, #1
 800d54e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d550:	4b0f      	ldr	r3, [pc, #60]	@ (800d590 <xTaskResumeAll+0x13c>)
 800d552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d556:	601a      	str	r2, [r3, #0]
 800d558:	f3bf 8f4f 	dsb	sy
 800d55c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d560:	f000 feda 	bl	800e318 <vPortExitCritical>

	return xAlreadyYielded;
 800d564:	68bb      	ldr	r3, [r7, #8]
}
 800d566:	4618      	mov	r0, r3
 800d568:	3710      	adds	r7, #16
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	20006a5c 	.word	0x20006a5c
 800d574:	20006a34 	.word	0x20006a34
 800d578:	200069f4 	.word	0x200069f4
 800d57c:	20006a3c 	.word	0x20006a3c
 800d580:	20006938 	.word	0x20006938
 800d584:	20006934 	.word	0x20006934
 800d588:	20006a48 	.word	0x20006a48
 800d58c:	20006a44 	.word	0x20006a44
 800d590:	e000ed04 	.word	0xe000ed04

0800d594 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d59a:	4b05      	ldr	r3, [pc, #20]	@ (800d5b0 <xTaskGetTickCount+0x1c>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d5a0:	687b      	ldr	r3, [r7, #4]
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	370c      	adds	r7, #12
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr
 800d5ae:	bf00      	nop
 800d5b0:	20006a38 	.word	0x20006a38

0800d5b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d5ba:	f000 ff5f 	bl	800e47c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d5be:	2300      	movs	r3, #0
 800d5c0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d5c2:	4b04      	ldr	r3, [pc, #16]	@ (800d5d4 <xTaskGetTickCountFromISR+0x20>)
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d5c8:	683b      	ldr	r3, [r7, #0]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3708      	adds	r7, #8
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	20006a38 	.word	0x20006a38

0800d5d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b086      	sub	sp, #24
 800d5dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d5de:	2300      	movs	r3, #0
 800d5e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d5e2:	4b50      	ldr	r3, [pc, #320]	@ (800d724 <xTaskIncrementTick+0x14c>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	f040 808b 	bne.w	800d702 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d5ec:	4b4e      	ldr	r3, [pc, #312]	@ (800d728 <xTaskIncrementTick+0x150>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	3301      	adds	r3, #1
 800d5f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d5f4:	4a4c      	ldr	r2, [pc, #304]	@ (800d728 <xTaskIncrementTick+0x150>)
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d123      	bne.n	800d648 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800d600:	4b4a      	ldr	r3, [pc, #296]	@ (800d72c <xTaskIncrementTick+0x154>)
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d00d      	beq.n	800d626 <xTaskIncrementTick+0x4e>
	__asm volatile
 800d60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d60e:	b672      	cpsid	i
 800d610:	f383 8811 	msr	BASEPRI, r3
 800d614:	f3bf 8f6f 	isb	sy
 800d618:	f3bf 8f4f 	dsb	sy
 800d61c:	b662      	cpsie	i
 800d61e:	603b      	str	r3, [r7, #0]
}
 800d620:	bf00      	nop
 800d622:	bf00      	nop
 800d624:	e7fd      	b.n	800d622 <xTaskIncrementTick+0x4a>
 800d626:	4b41      	ldr	r3, [pc, #260]	@ (800d72c <xTaskIncrementTick+0x154>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	60fb      	str	r3, [r7, #12]
 800d62c:	4b40      	ldr	r3, [pc, #256]	@ (800d730 <xTaskIncrementTick+0x158>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a3e      	ldr	r2, [pc, #248]	@ (800d72c <xTaskIncrementTick+0x154>)
 800d632:	6013      	str	r3, [r2, #0]
 800d634:	4a3e      	ldr	r2, [pc, #248]	@ (800d730 <xTaskIncrementTick+0x158>)
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6013      	str	r3, [r2, #0]
 800d63a:	4b3e      	ldr	r3, [pc, #248]	@ (800d734 <xTaskIncrementTick+0x15c>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	3301      	adds	r3, #1
 800d640:	4a3c      	ldr	r2, [pc, #240]	@ (800d734 <xTaskIncrementTick+0x15c>)
 800d642:	6013      	str	r3, [r2, #0]
 800d644:	f000 fac0 	bl	800dbc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d648:	4b3b      	ldr	r3, [pc, #236]	@ (800d738 <xTaskIncrementTick+0x160>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	693a      	ldr	r2, [r7, #16]
 800d64e:	429a      	cmp	r2, r3
 800d650:	d348      	bcc.n	800d6e4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d652:	4b36      	ldr	r3, [pc, #216]	@ (800d72c <xTaskIncrementTick+0x154>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d104      	bne.n	800d666 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d65c:	4b36      	ldr	r3, [pc, #216]	@ (800d738 <xTaskIncrementTick+0x160>)
 800d65e:	f04f 32ff 	mov.w	r2, #4294967295
 800d662:	601a      	str	r2, [r3, #0]
					break;
 800d664:	e03e      	b.n	800d6e4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d666:	4b31      	ldr	r3, [pc, #196]	@ (800d72c <xTaskIncrementTick+0x154>)
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	68db      	ldr	r3, [r3, #12]
 800d66c:	68db      	ldr	r3, [r3, #12]
 800d66e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	685b      	ldr	r3, [r3, #4]
 800d674:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d676:	693a      	ldr	r2, [r7, #16]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d203      	bcs.n	800d686 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d67e:	4a2e      	ldr	r2, [pc, #184]	@ (800d738 <xTaskIncrementTick+0x160>)
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d684:	e02e      	b.n	800d6e4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d686:	68bb      	ldr	r3, [r7, #8]
 800d688:	3304      	adds	r3, #4
 800d68a:	4618      	mov	r0, r3
 800d68c:	f7fe fb8f 	bl	800bdae <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d694:	2b00      	cmp	r3, #0
 800d696:	d004      	beq.n	800d6a2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	3318      	adds	r3, #24
 800d69c:	4618      	mov	r0, r3
 800d69e:	f7fe fb86 	bl	800bdae <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d6a2:	68bb      	ldr	r3, [r7, #8]
 800d6a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	409a      	lsls	r2, r3
 800d6aa:	4b24      	ldr	r3, [pc, #144]	@ (800d73c <xTaskIncrementTick+0x164>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	4a22      	ldr	r2, [pc, #136]	@ (800d73c <xTaskIncrementTick+0x164>)
 800d6b2:	6013      	str	r3, [r2, #0]
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6b8:	4613      	mov	r3, r2
 800d6ba:	009b      	lsls	r3, r3, #2
 800d6bc:	4413      	add	r3, r2
 800d6be:	009b      	lsls	r3, r3, #2
 800d6c0:	4a1f      	ldr	r2, [pc, #124]	@ (800d740 <xTaskIncrementTick+0x168>)
 800d6c2:	441a      	add	r2, r3
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	3304      	adds	r3, #4
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	4610      	mov	r0, r2
 800d6cc:	f7fe fb12 	bl	800bcf4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6d4:	4b1b      	ldr	r3, [pc, #108]	@ (800d744 <xTaskIncrementTick+0x16c>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d3b9      	bcc.n	800d652 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800d6de:	2301      	movs	r3, #1
 800d6e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6e2:	e7b6      	b.n	800d652 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d6e4:	4b17      	ldr	r3, [pc, #92]	@ (800d744 <xTaskIncrementTick+0x16c>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6ea:	4915      	ldr	r1, [pc, #84]	@ (800d740 <xTaskIncrementTick+0x168>)
 800d6ec:	4613      	mov	r3, r2
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	4413      	add	r3, r2
 800d6f2:	009b      	lsls	r3, r3, #2
 800d6f4:	440b      	add	r3, r1
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d907      	bls.n	800d70c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	617b      	str	r3, [r7, #20]
 800d700:	e004      	b.n	800d70c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d702:	4b11      	ldr	r3, [pc, #68]	@ (800d748 <xTaskIncrementTick+0x170>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	3301      	adds	r3, #1
 800d708:	4a0f      	ldr	r2, [pc, #60]	@ (800d748 <xTaskIncrementTick+0x170>)
 800d70a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d70c:	4b0f      	ldr	r3, [pc, #60]	@ (800d74c <xTaskIncrementTick+0x174>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d001      	beq.n	800d718 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800d714:	2301      	movs	r3, #1
 800d716:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d718:	697b      	ldr	r3, [r7, #20]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	3718      	adds	r7, #24
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}
 800d722:	bf00      	nop
 800d724:	20006a5c 	.word	0x20006a5c
 800d728:	20006a38 	.word	0x20006a38
 800d72c:	200069ec 	.word	0x200069ec
 800d730:	200069f0 	.word	0x200069f0
 800d734:	20006a4c 	.word	0x20006a4c
 800d738:	20006a54 	.word	0x20006a54
 800d73c:	20006a3c 	.word	0x20006a3c
 800d740:	20006938 	.word	0x20006938
 800d744:	20006934 	.word	0x20006934
 800d748:	20006a44 	.word	0x20006a44
 800d74c:	20006a48 	.word	0x20006a48

0800d750 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d750:	b480      	push	{r7}
 800d752:	b087      	sub	sp, #28
 800d754:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d756:	4b2b      	ldr	r3, [pc, #172]	@ (800d804 <vTaskSwitchContext+0xb4>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d003      	beq.n	800d766 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d75e:	4b2a      	ldr	r3, [pc, #168]	@ (800d808 <vTaskSwitchContext+0xb8>)
 800d760:	2201      	movs	r2, #1
 800d762:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d764:	e047      	b.n	800d7f6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d766:	4b28      	ldr	r3, [pc, #160]	@ (800d808 <vTaskSwitchContext+0xb8>)
 800d768:	2200      	movs	r2, #0
 800d76a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d76c:	4b27      	ldr	r3, [pc, #156]	@ (800d80c <vTaskSwitchContext+0xbc>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	fab3 f383 	clz	r3, r3
 800d778:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d77a:	7afb      	ldrb	r3, [r7, #11]
 800d77c:	f1c3 031f 	rsb	r3, r3, #31
 800d780:	617b      	str	r3, [r7, #20]
 800d782:	4923      	ldr	r1, [pc, #140]	@ (800d810 <vTaskSwitchContext+0xc0>)
 800d784:	697a      	ldr	r2, [r7, #20]
 800d786:	4613      	mov	r3, r2
 800d788:	009b      	lsls	r3, r3, #2
 800d78a:	4413      	add	r3, r2
 800d78c:	009b      	lsls	r3, r3, #2
 800d78e:	440b      	add	r3, r1
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d10d      	bne.n	800d7b2 <vTaskSwitchContext+0x62>
	__asm volatile
 800d796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d79a:	b672      	cpsid	i
 800d79c:	f383 8811 	msr	BASEPRI, r3
 800d7a0:	f3bf 8f6f 	isb	sy
 800d7a4:	f3bf 8f4f 	dsb	sy
 800d7a8:	b662      	cpsie	i
 800d7aa:	607b      	str	r3, [r7, #4]
}
 800d7ac:	bf00      	nop
 800d7ae:	bf00      	nop
 800d7b0:	e7fd      	b.n	800d7ae <vTaskSwitchContext+0x5e>
 800d7b2:	697a      	ldr	r2, [r7, #20]
 800d7b4:	4613      	mov	r3, r2
 800d7b6:	009b      	lsls	r3, r3, #2
 800d7b8:	4413      	add	r3, r2
 800d7ba:	009b      	lsls	r3, r3, #2
 800d7bc:	4a14      	ldr	r2, [pc, #80]	@ (800d810 <vTaskSwitchContext+0xc0>)
 800d7be:	4413      	add	r3, r2
 800d7c0:	613b      	str	r3, [r7, #16]
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	685b      	ldr	r3, [r3, #4]
 800d7c6:	685a      	ldr	r2, [r3, #4]
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	605a      	str	r2, [r3, #4]
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	685a      	ldr	r2, [r3, #4]
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	3308      	adds	r3, #8
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d104      	bne.n	800d7e2 <vTaskSwitchContext+0x92>
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	685a      	ldr	r2, [r3, #4]
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	605a      	str	r2, [r3, #4]
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	685b      	ldr	r3, [r3, #4]
 800d7e6:	68db      	ldr	r3, [r3, #12]
 800d7e8:	4a0a      	ldr	r2, [pc, #40]	@ (800d814 <vTaskSwitchContext+0xc4>)
 800d7ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d7ec:	4b09      	ldr	r3, [pc, #36]	@ (800d814 <vTaskSwitchContext+0xc4>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	335c      	adds	r3, #92	@ 0x5c
 800d7f2:	4a09      	ldr	r2, [pc, #36]	@ (800d818 <vTaskSwitchContext+0xc8>)
 800d7f4:	6013      	str	r3, [r2, #0]
}
 800d7f6:	bf00      	nop
 800d7f8:	371c      	adds	r7, #28
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d800:	4770      	bx	lr
 800d802:	bf00      	nop
 800d804:	20006a5c 	.word	0x20006a5c
 800d808:	20006a48 	.word	0x20006a48
 800d80c:	20006a3c 	.word	0x20006a3c
 800d810:	20006938 	.word	0x20006938
 800d814:	20006934 	.word	0x20006934
 800d818:	2000004c 	.word	0x2000004c

0800d81c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10d      	bne.n	800d848 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800d82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d830:	b672      	cpsid	i
 800d832:	f383 8811 	msr	BASEPRI, r3
 800d836:	f3bf 8f6f 	isb	sy
 800d83a:	f3bf 8f4f 	dsb	sy
 800d83e:	b662      	cpsie	i
 800d840:	60fb      	str	r3, [r7, #12]
}
 800d842:	bf00      	nop
 800d844:	bf00      	nop
 800d846:	e7fd      	b.n	800d844 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d848:	4b07      	ldr	r3, [pc, #28]	@ (800d868 <vTaskPlaceOnEventList+0x4c>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	3318      	adds	r3, #24
 800d84e:	4619      	mov	r1, r3
 800d850:	6878      	ldr	r0, [r7, #4]
 800d852:	f7fe fa73 	bl	800bd3c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d856:	2101      	movs	r1, #1
 800d858:	6838      	ldr	r0, [r7, #0]
 800d85a:	f000 fbb3 	bl	800dfc4 <prvAddCurrentTaskToDelayedList>
}
 800d85e:	bf00      	nop
 800d860:	3710      	adds	r7, #16
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	20006934 	.word	0x20006934

0800d86c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b086      	sub	sp, #24
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	68db      	ldr	r3, [r3, #12]
 800d878:	68db      	ldr	r3, [r3, #12]
 800d87a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d10d      	bne.n	800d89e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800d882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d886:	b672      	cpsid	i
 800d888:	f383 8811 	msr	BASEPRI, r3
 800d88c:	f3bf 8f6f 	isb	sy
 800d890:	f3bf 8f4f 	dsb	sy
 800d894:	b662      	cpsie	i
 800d896:	60fb      	str	r3, [r7, #12]
}
 800d898:	bf00      	nop
 800d89a:	bf00      	nop
 800d89c:	e7fd      	b.n	800d89a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d89e:	693b      	ldr	r3, [r7, #16]
 800d8a0:	3318      	adds	r3, #24
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fe fa83 	bl	800bdae <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d8a8:	4b1d      	ldr	r3, [pc, #116]	@ (800d920 <xTaskRemoveFromEventList+0xb4>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d11c      	bne.n	800d8ea <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d8b0:	693b      	ldr	r3, [r7, #16]
 800d8b2:	3304      	adds	r3, #4
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7fe fa7a 	bl	800bdae <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d8ba:	693b      	ldr	r3, [r7, #16]
 800d8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8be:	2201      	movs	r2, #1
 800d8c0:	409a      	lsls	r2, r3
 800d8c2:	4b18      	ldr	r3, [pc, #96]	@ (800d924 <xTaskRemoveFromEventList+0xb8>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	4313      	orrs	r3, r2
 800d8c8:	4a16      	ldr	r2, [pc, #88]	@ (800d924 <xTaskRemoveFromEventList+0xb8>)
 800d8ca:	6013      	str	r3, [r2, #0]
 800d8cc:	693b      	ldr	r3, [r7, #16]
 800d8ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8d0:	4613      	mov	r3, r2
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	4413      	add	r3, r2
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	4a13      	ldr	r2, [pc, #76]	@ (800d928 <xTaskRemoveFromEventList+0xbc>)
 800d8da:	441a      	add	r2, r3
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	3304      	adds	r3, #4
 800d8e0:	4619      	mov	r1, r3
 800d8e2:	4610      	mov	r0, r2
 800d8e4:	f7fe fa06 	bl	800bcf4 <vListInsertEnd>
 800d8e8:	e005      	b.n	800d8f6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	3318      	adds	r3, #24
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	480e      	ldr	r0, [pc, #56]	@ (800d92c <xTaskRemoveFromEventList+0xc0>)
 800d8f2:	f7fe f9ff 	bl	800bcf4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d930 <xTaskRemoveFromEventList+0xc4>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d900:	429a      	cmp	r2, r3
 800d902:	d905      	bls.n	800d910 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d904:	2301      	movs	r3, #1
 800d906:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d908:	4b0a      	ldr	r3, [pc, #40]	@ (800d934 <xTaskRemoveFromEventList+0xc8>)
 800d90a:	2201      	movs	r2, #1
 800d90c:	601a      	str	r2, [r3, #0]
 800d90e:	e001      	b.n	800d914 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d910:	2300      	movs	r3, #0
 800d912:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d914:	697b      	ldr	r3, [r7, #20]
}
 800d916:	4618      	mov	r0, r3
 800d918:	3718      	adds	r7, #24
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	20006a5c 	.word	0x20006a5c
 800d924:	20006a3c 	.word	0x20006a3c
 800d928:	20006938 	.word	0x20006938
 800d92c:	200069f4 	.word	0x200069f4
 800d930:	20006934 	.word	0x20006934
 800d934:	20006a48 	.word	0x20006a48

0800d938 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d938:	b480      	push	{r7}
 800d93a:	b083      	sub	sp, #12
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d940:	4b06      	ldr	r3, [pc, #24]	@ (800d95c <vTaskInternalSetTimeOutState+0x24>)
 800d942:	681a      	ldr	r2, [r3, #0]
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d948:	4b05      	ldr	r3, [pc, #20]	@ (800d960 <vTaskInternalSetTimeOutState+0x28>)
 800d94a:	681a      	ldr	r2, [r3, #0]
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	605a      	str	r2, [r3, #4]
}
 800d950:	bf00      	nop
 800d952:	370c      	adds	r7, #12
 800d954:	46bd      	mov	sp, r7
 800d956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95a:	4770      	bx	lr
 800d95c:	20006a4c 	.word	0x20006a4c
 800d960:	20006a38 	.word	0x20006a38

0800d964 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b088      	sub	sp, #32
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
 800d96c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d10d      	bne.n	800d990 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d978:	b672      	cpsid	i
 800d97a:	f383 8811 	msr	BASEPRI, r3
 800d97e:	f3bf 8f6f 	isb	sy
 800d982:	f3bf 8f4f 	dsb	sy
 800d986:	b662      	cpsie	i
 800d988:	613b      	str	r3, [r7, #16]
}
 800d98a:	bf00      	nop
 800d98c:	bf00      	nop
 800d98e:	e7fd      	b.n	800d98c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d10d      	bne.n	800d9b2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d99a:	b672      	cpsid	i
 800d99c:	f383 8811 	msr	BASEPRI, r3
 800d9a0:	f3bf 8f6f 	isb	sy
 800d9a4:	f3bf 8f4f 	dsb	sy
 800d9a8:	b662      	cpsie	i
 800d9aa:	60fb      	str	r3, [r7, #12]
}
 800d9ac:	bf00      	nop
 800d9ae:	bf00      	nop
 800d9b0:	e7fd      	b.n	800d9ae <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d9b2:	f000 fc7b 	bl	800e2ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d9b6:	4b1d      	ldr	r3, [pc, #116]	@ (800da2c <xTaskCheckForTimeOut+0xc8>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	685b      	ldr	r3, [r3, #4]
 800d9c0:	69ba      	ldr	r2, [r7, #24]
 800d9c2:	1ad3      	subs	r3, r2, r3
 800d9c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ce:	d102      	bne.n	800d9d6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	61fb      	str	r3, [r7, #28]
 800d9d4:	e023      	b.n	800da1e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681a      	ldr	r2, [r3, #0]
 800d9da:	4b15      	ldr	r3, [pc, #84]	@ (800da30 <xTaskCheckForTimeOut+0xcc>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	429a      	cmp	r2, r3
 800d9e0:	d007      	beq.n	800d9f2 <xTaskCheckForTimeOut+0x8e>
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	685b      	ldr	r3, [r3, #4]
 800d9e6:	69ba      	ldr	r2, [r7, #24]
 800d9e8:	429a      	cmp	r2, r3
 800d9ea:	d302      	bcc.n	800d9f2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	61fb      	str	r3, [r7, #28]
 800d9f0:	e015      	b.n	800da1e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	697a      	ldr	r2, [r7, #20]
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d20b      	bcs.n	800da14 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	681a      	ldr	r2, [r3, #0]
 800da00:	697b      	ldr	r3, [r7, #20]
 800da02:	1ad2      	subs	r2, r2, r3
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f7ff ff95 	bl	800d938 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800da0e:	2300      	movs	r3, #0
 800da10:	61fb      	str	r3, [r7, #28]
 800da12:	e004      	b.n	800da1e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	2200      	movs	r2, #0
 800da18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800da1a:	2301      	movs	r3, #1
 800da1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800da1e:	f000 fc7b 	bl	800e318 <vPortExitCritical>

	return xReturn;
 800da22:	69fb      	ldr	r3, [r7, #28]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3720      	adds	r7, #32
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	20006a38 	.word	0x20006a38
 800da30:	20006a4c 	.word	0x20006a4c

0800da34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800da34:	b480      	push	{r7}
 800da36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800da38:	4b03      	ldr	r3, [pc, #12]	@ (800da48 <vTaskMissedYield+0x14>)
 800da3a:	2201      	movs	r2, #1
 800da3c:	601a      	str	r2, [r3, #0]
}
 800da3e:	bf00      	nop
 800da40:	46bd      	mov	sp, r7
 800da42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da46:	4770      	bx	lr
 800da48:	20006a48 	.word	0x20006a48

0800da4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800da54:	f000 f852 	bl	800dafc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800da58:	4b06      	ldr	r3, [pc, #24]	@ (800da74 <prvIdleTask+0x28>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d9f9      	bls.n	800da54 <prvIdleTask+0x8>
			{
				taskYIELD();
 800da60:	4b05      	ldr	r3, [pc, #20]	@ (800da78 <prvIdleTask+0x2c>)
 800da62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da66:	601a      	str	r2, [r3, #0]
 800da68:	f3bf 8f4f 	dsb	sy
 800da6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800da70:	e7f0      	b.n	800da54 <prvIdleTask+0x8>
 800da72:	bf00      	nop
 800da74:	20006938 	.word	0x20006938
 800da78:	e000ed04 	.word	0xe000ed04

0800da7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b082      	sub	sp, #8
 800da80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da82:	2300      	movs	r3, #0
 800da84:	607b      	str	r3, [r7, #4]
 800da86:	e00c      	b.n	800daa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	4613      	mov	r3, r2
 800da8c:	009b      	lsls	r3, r3, #2
 800da8e:	4413      	add	r3, r2
 800da90:	009b      	lsls	r3, r3, #2
 800da92:	4a12      	ldr	r2, [pc, #72]	@ (800dadc <prvInitialiseTaskLists+0x60>)
 800da94:	4413      	add	r3, r2
 800da96:	4618      	mov	r0, r3
 800da98:	f7fe f8ff 	bl	800bc9a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	3301      	adds	r3, #1
 800daa0:	607b      	str	r3, [r7, #4]
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2b06      	cmp	r3, #6
 800daa6:	d9ef      	bls.n	800da88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800daa8:	480d      	ldr	r0, [pc, #52]	@ (800dae0 <prvInitialiseTaskLists+0x64>)
 800daaa:	f7fe f8f6 	bl	800bc9a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800daae:	480d      	ldr	r0, [pc, #52]	@ (800dae4 <prvInitialiseTaskLists+0x68>)
 800dab0:	f7fe f8f3 	bl	800bc9a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dab4:	480c      	ldr	r0, [pc, #48]	@ (800dae8 <prvInitialiseTaskLists+0x6c>)
 800dab6:	f7fe f8f0 	bl	800bc9a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800daba:	480c      	ldr	r0, [pc, #48]	@ (800daec <prvInitialiseTaskLists+0x70>)
 800dabc:	f7fe f8ed 	bl	800bc9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dac0:	480b      	ldr	r0, [pc, #44]	@ (800daf0 <prvInitialiseTaskLists+0x74>)
 800dac2:	f7fe f8ea 	bl	800bc9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dac6:	4b0b      	ldr	r3, [pc, #44]	@ (800daf4 <prvInitialiseTaskLists+0x78>)
 800dac8:	4a05      	ldr	r2, [pc, #20]	@ (800dae0 <prvInitialiseTaskLists+0x64>)
 800daca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dacc:	4b0a      	ldr	r3, [pc, #40]	@ (800daf8 <prvInitialiseTaskLists+0x7c>)
 800dace:	4a05      	ldr	r2, [pc, #20]	@ (800dae4 <prvInitialiseTaskLists+0x68>)
 800dad0:	601a      	str	r2, [r3, #0]
}
 800dad2:	bf00      	nop
 800dad4:	3708      	adds	r7, #8
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
 800dada:	bf00      	nop
 800dadc:	20006938 	.word	0x20006938
 800dae0:	200069c4 	.word	0x200069c4
 800dae4:	200069d8 	.word	0x200069d8
 800dae8:	200069f4 	.word	0x200069f4
 800daec:	20006a08 	.word	0x20006a08
 800daf0:	20006a20 	.word	0x20006a20
 800daf4:	200069ec 	.word	0x200069ec
 800daf8:	200069f0 	.word	0x200069f0

0800dafc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b082      	sub	sp, #8
 800db00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db02:	e019      	b.n	800db38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800db04:	f000 fbd2 	bl	800e2ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db08:	4b10      	ldr	r3, [pc, #64]	@ (800db4c <prvCheckTasksWaitingTermination+0x50>)
 800db0a:	68db      	ldr	r3, [r3, #12]
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	3304      	adds	r3, #4
 800db14:	4618      	mov	r0, r3
 800db16:	f7fe f94a 	bl	800bdae <uxListRemove>
				--uxCurrentNumberOfTasks;
 800db1a:	4b0d      	ldr	r3, [pc, #52]	@ (800db50 <prvCheckTasksWaitingTermination+0x54>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	3b01      	subs	r3, #1
 800db20:	4a0b      	ldr	r2, [pc, #44]	@ (800db50 <prvCheckTasksWaitingTermination+0x54>)
 800db22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800db24:	4b0b      	ldr	r3, [pc, #44]	@ (800db54 <prvCheckTasksWaitingTermination+0x58>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	3b01      	subs	r3, #1
 800db2a:	4a0a      	ldr	r2, [pc, #40]	@ (800db54 <prvCheckTasksWaitingTermination+0x58>)
 800db2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800db2e:	f000 fbf3 	bl	800e318 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f000 f810 	bl	800db58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db38:	4b06      	ldr	r3, [pc, #24]	@ (800db54 <prvCheckTasksWaitingTermination+0x58>)
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d1e1      	bne.n	800db04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800db40:	bf00      	nop
 800db42:	bf00      	nop
 800db44:	3708      	adds	r7, #8
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}
 800db4a:	bf00      	nop
 800db4c:	20006a08 	.word	0x20006a08
 800db50:	20006a34 	.word	0x20006a34
 800db54:	20006a1c 	.word	0x20006a1c

0800db58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b084      	sub	sp, #16
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	335c      	adds	r3, #92	@ 0x5c
 800db64:	4618      	mov	r0, r3
 800db66:	f011 fe59 	bl	801f81c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db70:	2b00      	cmp	r3, #0
 800db72:	d108      	bne.n	800db86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db78:	4618      	mov	r0, r3
 800db7a:	f000 fd93 	bl	800e6a4 <vPortFree>
				vPortFree( pxTCB );
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 fd90 	bl	800e6a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800db84:	e01b      	b.n	800dbbe <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d103      	bne.n	800db98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f000 fd87 	bl	800e6a4 <vPortFree>
	}
 800db96:	e012      	b.n	800dbbe <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	d00d      	beq.n	800dbbe <prvDeleteTCB+0x66>
	__asm volatile
 800dba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dba6:	b672      	cpsid	i
 800dba8:	f383 8811 	msr	BASEPRI, r3
 800dbac:	f3bf 8f6f 	isb	sy
 800dbb0:	f3bf 8f4f 	dsb	sy
 800dbb4:	b662      	cpsie	i
 800dbb6:	60fb      	str	r3, [r7, #12]
}
 800dbb8:	bf00      	nop
 800dbba:	bf00      	nop
 800dbbc:	e7fd      	b.n	800dbba <prvDeleteTCB+0x62>
	}
 800dbbe:	bf00      	nop
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
	...

0800dbc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b083      	sub	sp, #12
 800dbcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbce:	4b0c      	ldr	r3, [pc, #48]	@ (800dc00 <prvResetNextTaskUnblockTime+0x38>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d104      	bne.n	800dbe2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dbd8:	4b0a      	ldr	r3, [pc, #40]	@ (800dc04 <prvResetNextTaskUnblockTime+0x3c>)
 800dbda:	f04f 32ff 	mov.w	r2, #4294967295
 800dbde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dbe0:	e008      	b.n	800dbf4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbe2:	4b07      	ldr	r3, [pc, #28]	@ (800dc00 <prvResetNextTaskUnblockTime+0x38>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	68db      	ldr	r3, [r3, #12]
 800dbe8:	68db      	ldr	r3, [r3, #12]
 800dbea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	685b      	ldr	r3, [r3, #4]
 800dbf0:	4a04      	ldr	r2, [pc, #16]	@ (800dc04 <prvResetNextTaskUnblockTime+0x3c>)
 800dbf2:	6013      	str	r3, [r2, #0]
}
 800dbf4:	bf00      	nop
 800dbf6:	370c      	adds	r7, #12
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr
 800dc00:	200069ec 	.word	0x200069ec
 800dc04:	20006a54 	.word	0x20006a54

0800dc08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dc08:	b480      	push	{r7}
 800dc0a:	b083      	sub	sp, #12
 800dc0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dc0e:	4b0b      	ldr	r3, [pc, #44]	@ (800dc3c <xTaskGetSchedulerState+0x34>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d102      	bne.n	800dc1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dc16:	2301      	movs	r3, #1
 800dc18:	607b      	str	r3, [r7, #4]
 800dc1a:	e008      	b.n	800dc2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc1c:	4b08      	ldr	r3, [pc, #32]	@ (800dc40 <xTaskGetSchedulerState+0x38>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d102      	bne.n	800dc2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dc24:	2302      	movs	r3, #2
 800dc26:	607b      	str	r3, [r7, #4]
 800dc28:	e001      	b.n	800dc2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dc2e:	687b      	ldr	r3, [r7, #4]
	}
 800dc30:	4618      	mov	r0, r3
 800dc32:	370c      	adds	r7, #12
 800dc34:	46bd      	mov	sp, r7
 800dc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3a:	4770      	bx	lr
 800dc3c:	20006a40 	.word	0x20006a40
 800dc40:	20006a5c 	.word	0x20006a5c

0800dc44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b084      	sub	sp, #16
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dc50:	2300      	movs	r3, #0
 800dc52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d069      	beq.n	800dd2e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc5e:	4b36      	ldr	r3, [pc, #216]	@ (800dd38 <xTaskPriorityInherit+0xf4>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d259      	bcs.n	800dd1c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	699b      	ldr	r3, [r3, #24]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	db06      	blt.n	800dc7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc70:	4b31      	ldr	r3, [pc, #196]	@ (800dd38 <xTaskPriorityInherit+0xf4>)
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc76:	f1c3 0207 	rsb	r2, r3, #7
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	6959      	ldr	r1, [r3, #20]
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc86:	4613      	mov	r3, r2
 800dc88:	009b      	lsls	r3, r3, #2
 800dc8a:	4413      	add	r3, r2
 800dc8c:	009b      	lsls	r3, r3, #2
 800dc8e:	4a2b      	ldr	r2, [pc, #172]	@ (800dd3c <xTaskPriorityInherit+0xf8>)
 800dc90:	4413      	add	r3, r2
 800dc92:	4299      	cmp	r1, r3
 800dc94:	d13a      	bne.n	800dd0c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	3304      	adds	r3, #4
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f7fe f887 	bl	800bdae <uxListRemove>
 800dca0:	4603      	mov	r3, r0
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d115      	bne.n	800dcd2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcaa:	4924      	ldr	r1, [pc, #144]	@ (800dd3c <xTaskPriorityInherit+0xf8>)
 800dcac:	4613      	mov	r3, r2
 800dcae:	009b      	lsls	r3, r3, #2
 800dcb0:	4413      	add	r3, r2
 800dcb2:	009b      	lsls	r3, r3, #2
 800dcb4:	440b      	add	r3, r1
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d10a      	bne.n	800dcd2 <xTaskPriorityInherit+0x8e>
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	fa02 f303 	lsl.w	r3, r2, r3
 800dcc6:	43da      	mvns	r2, r3
 800dcc8:	4b1d      	ldr	r3, [pc, #116]	@ (800dd40 <xTaskPriorityInherit+0xfc>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4013      	ands	r3, r2
 800dcce:	4a1c      	ldr	r2, [pc, #112]	@ (800dd40 <xTaskPriorityInherit+0xfc>)
 800dcd0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dcd2:	4b19      	ldr	r3, [pc, #100]	@ (800dd38 <xTaskPriorityInherit+0xf4>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dce0:	2201      	movs	r2, #1
 800dce2:	409a      	lsls	r2, r3
 800dce4:	4b16      	ldr	r3, [pc, #88]	@ (800dd40 <xTaskPriorityInherit+0xfc>)
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4313      	orrs	r3, r2
 800dcea:	4a15      	ldr	r2, [pc, #84]	@ (800dd40 <xTaskPriorityInherit+0xfc>)
 800dcec:	6013      	str	r3, [r2, #0]
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcf2:	4613      	mov	r3, r2
 800dcf4:	009b      	lsls	r3, r3, #2
 800dcf6:	4413      	add	r3, r2
 800dcf8:	009b      	lsls	r3, r3, #2
 800dcfa:	4a10      	ldr	r2, [pc, #64]	@ (800dd3c <xTaskPriorityInherit+0xf8>)
 800dcfc:	441a      	add	r2, r3
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	3304      	adds	r3, #4
 800dd02:	4619      	mov	r1, r3
 800dd04:	4610      	mov	r0, r2
 800dd06:	f7fd fff5 	bl	800bcf4 <vListInsertEnd>
 800dd0a:	e004      	b.n	800dd16 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dd0c:	4b0a      	ldr	r3, [pc, #40]	@ (800dd38 <xTaskPriorityInherit+0xf4>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dd16:	2301      	movs	r3, #1
 800dd18:	60fb      	str	r3, [r7, #12]
 800dd1a:	e008      	b.n	800dd2e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd20:	4b05      	ldr	r3, [pc, #20]	@ (800dd38 <xTaskPriorityInherit+0xf4>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d201      	bcs.n	800dd2e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
	}
 800dd30:	4618      	mov	r0, r3
 800dd32:	3710      	adds	r7, #16
 800dd34:	46bd      	mov	sp, r7
 800dd36:	bd80      	pop	{r7, pc}
 800dd38:	20006934 	.word	0x20006934
 800dd3c:	20006938 	.word	0x20006938
 800dd40:	20006a3c 	.word	0x20006a3c

0800dd44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b086      	sub	sp, #24
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800dd50:	2300      	movs	r3, #0
 800dd52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d074      	beq.n	800de44 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dd5a:	4b3d      	ldr	r3, [pc, #244]	@ (800de50 <xTaskPriorityDisinherit+0x10c>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	693a      	ldr	r2, [r7, #16]
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d00d      	beq.n	800dd80 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800dd64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd68:	b672      	cpsid	i
 800dd6a:	f383 8811 	msr	BASEPRI, r3
 800dd6e:	f3bf 8f6f 	isb	sy
 800dd72:	f3bf 8f4f 	dsb	sy
 800dd76:	b662      	cpsie	i
 800dd78:	60fb      	str	r3, [r7, #12]
}
 800dd7a:	bf00      	nop
 800dd7c:	bf00      	nop
 800dd7e:	e7fd      	b.n	800dd7c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10d      	bne.n	800dda4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800dd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd8c:	b672      	cpsid	i
 800dd8e:	f383 8811 	msr	BASEPRI, r3
 800dd92:	f3bf 8f6f 	isb	sy
 800dd96:	f3bf 8f4f 	dsb	sy
 800dd9a:	b662      	cpsie	i
 800dd9c:	60bb      	str	r3, [r7, #8]
}
 800dd9e:	bf00      	nop
 800dda0:	bf00      	nop
 800dda2:	e7fd      	b.n	800dda0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dda8:	1e5a      	subs	r2, r3, #1
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ddb6:	429a      	cmp	r2, r3
 800ddb8:	d044      	beq.n	800de44 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d140      	bne.n	800de44 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	3304      	adds	r3, #4
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f7fd fff1 	bl	800bdae <uxListRemove>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d115      	bne.n	800ddfe <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddd6:	491f      	ldr	r1, [pc, #124]	@ (800de54 <xTaskPriorityDisinherit+0x110>)
 800ddd8:	4613      	mov	r3, r2
 800ddda:	009b      	lsls	r3, r3, #2
 800dddc:	4413      	add	r3, r2
 800ddde:	009b      	lsls	r3, r3, #2
 800dde0:	440b      	add	r3, r1
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d10a      	bne.n	800ddfe <xTaskPriorityDisinherit+0xba>
 800dde8:	693b      	ldr	r3, [r7, #16]
 800ddea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddec:	2201      	movs	r2, #1
 800ddee:	fa02 f303 	lsl.w	r3, r2, r3
 800ddf2:	43da      	mvns	r2, r3
 800ddf4:	4b18      	ldr	r3, [pc, #96]	@ (800de58 <xTaskPriorityDisinherit+0x114>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	4013      	ands	r3, r2
 800ddfa:	4a17      	ldr	r2, [pc, #92]	@ (800de58 <xTaskPriorityDisinherit+0x114>)
 800ddfc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ddfe:	693b      	ldr	r3, [r7, #16]
 800de00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de0a:	f1c3 0207 	rsb	r2, r3, #7
 800de0e:	693b      	ldr	r3, [r7, #16]
 800de10:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de16:	2201      	movs	r2, #1
 800de18:	409a      	lsls	r2, r3
 800de1a:	4b0f      	ldr	r3, [pc, #60]	@ (800de58 <xTaskPriorityDisinherit+0x114>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	4313      	orrs	r3, r2
 800de20:	4a0d      	ldr	r2, [pc, #52]	@ (800de58 <xTaskPriorityDisinherit+0x114>)
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de28:	4613      	mov	r3, r2
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	4413      	add	r3, r2
 800de2e:	009b      	lsls	r3, r3, #2
 800de30:	4a08      	ldr	r2, [pc, #32]	@ (800de54 <xTaskPriorityDisinherit+0x110>)
 800de32:	441a      	add	r2, r3
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	3304      	adds	r3, #4
 800de38:	4619      	mov	r1, r3
 800de3a:	4610      	mov	r0, r2
 800de3c:	f7fd ff5a 	bl	800bcf4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800de40:	2301      	movs	r3, #1
 800de42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800de44:	697b      	ldr	r3, [r7, #20]
	}
 800de46:	4618      	mov	r0, r3
 800de48:	3718      	adds	r7, #24
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bd80      	pop	{r7, pc}
 800de4e:	bf00      	nop
 800de50:	20006934 	.word	0x20006934
 800de54:	20006938 	.word	0x20006938
 800de58:	20006a3c 	.word	0x20006a3c

0800de5c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b088      	sub	sp, #32
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
 800de64:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800de6a:	2301      	movs	r3, #1
 800de6c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	2b00      	cmp	r3, #0
 800de72:	f000 8089 	beq.w	800df88 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800de76:	69bb      	ldr	r3, [r7, #24]
 800de78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d10d      	bne.n	800de9a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800de7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de82:	b672      	cpsid	i
 800de84:	f383 8811 	msr	BASEPRI, r3
 800de88:	f3bf 8f6f 	isb	sy
 800de8c:	f3bf 8f4f 	dsb	sy
 800de90:	b662      	cpsie	i
 800de92:	60fb      	str	r3, [r7, #12]
}
 800de94:	bf00      	nop
 800de96:	bf00      	nop
 800de98:	e7fd      	b.n	800de96 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800de9a:	69bb      	ldr	r3, [r7, #24]
 800de9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de9e:	683a      	ldr	r2, [r7, #0]
 800dea0:	429a      	cmp	r2, r3
 800dea2:	d902      	bls.n	800deaa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	61fb      	str	r3, [r7, #28]
 800dea8:	e002      	b.n	800deb0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800deaa:	69bb      	ldr	r3, [r7, #24]
 800deac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800deae:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800deb0:	69bb      	ldr	r3, [r7, #24]
 800deb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deb4:	69fa      	ldr	r2, [r7, #28]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d066      	beq.n	800df88 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800deba:	69bb      	ldr	r3, [r7, #24]
 800debc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800debe:	697a      	ldr	r2, [r7, #20]
 800dec0:	429a      	cmp	r2, r3
 800dec2:	d161      	bne.n	800df88 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dec4:	4b32      	ldr	r3, [pc, #200]	@ (800df90 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	69ba      	ldr	r2, [r7, #24]
 800deca:	429a      	cmp	r2, r3
 800decc:	d10d      	bne.n	800deea <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800dece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ded2:	b672      	cpsid	i
 800ded4:	f383 8811 	msr	BASEPRI, r3
 800ded8:	f3bf 8f6f 	isb	sy
 800dedc:	f3bf 8f4f 	dsb	sy
 800dee0:	b662      	cpsie	i
 800dee2:	60bb      	str	r3, [r7, #8]
}
 800dee4:	bf00      	nop
 800dee6:	bf00      	nop
 800dee8:	e7fd      	b.n	800dee6 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800deea:	69bb      	ldr	r3, [r7, #24]
 800deec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deee:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800def0:	69bb      	ldr	r3, [r7, #24]
 800def2:	69fa      	ldr	r2, [r7, #28]
 800def4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800def6:	69bb      	ldr	r3, [r7, #24]
 800def8:	699b      	ldr	r3, [r3, #24]
 800defa:	2b00      	cmp	r3, #0
 800defc:	db04      	blt.n	800df08 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800defe:	69fb      	ldr	r3, [r7, #28]
 800df00:	f1c3 0207 	rsb	r2, r3, #7
 800df04:	69bb      	ldr	r3, [r7, #24]
 800df06:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800df08:	69bb      	ldr	r3, [r7, #24]
 800df0a:	6959      	ldr	r1, [r3, #20]
 800df0c:	693a      	ldr	r2, [r7, #16]
 800df0e:	4613      	mov	r3, r2
 800df10:	009b      	lsls	r3, r3, #2
 800df12:	4413      	add	r3, r2
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	4a1f      	ldr	r2, [pc, #124]	@ (800df94 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df18:	4413      	add	r3, r2
 800df1a:	4299      	cmp	r1, r3
 800df1c:	d134      	bne.n	800df88 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df1e:	69bb      	ldr	r3, [r7, #24]
 800df20:	3304      	adds	r3, #4
 800df22:	4618      	mov	r0, r3
 800df24:	f7fd ff43 	bl	800bdae <uxListRemove>
 800df28:	4603      	mov	r3, r0
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d115      	bne.n	800df5a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800df2e:	69bb      	ldr	r3, [r7, #24]
 800df30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df32:	4918      	ldr	r1, [pc, #96]	@ (800df94 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df34:	4613      	mov	r3, r2
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	4413      	add	r3, r2
 800df3a:	009b      	lsls	r3, r3, #2
 800df3c:	440b      	add	r3, r1
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d10a      	bne.n	800df5a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800df44:	69bb      	ldr	r3, [r7, #24]
 800df46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df48:	2201      	movs	r2, #1
 800df4a:	fa02 f303 	lsl.w	r3, r2, r3
 800df4e:	43da      	mvns	r2, r3
 800df50:	4b11      	ldr	r3, [pc, #68]	@ (800df98 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4013      	ands	r3, r2
 800df56:	4a10      	ldr	r2, [pc, #64]	@ (800df98 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df58:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800df5a:	69bb      	ldr	r3, [r7, #24]
 800df5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df5e:	2201      	movs	r2, #1
 800df60:	409a      	lsls	r2, r3
 800df62:	4b0d      	ldr	r3, [pc, #52]	@ (800df98 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	4313      	orrs	r3, r2
 800df68:	4a0b      	ldr	r2, [pc, #44]	@ (800df98 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df6a:	6013      	str	r3, [r2, #0]
 800df6c:	69bb      	ldr	r3, [r7, #24]
 800df6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df70:	4613      	mov	r3, r2
 800df72:	009b      	lsls	r3, r3, #2
 800df74:	4413      	add	r3, r2
 800df76:	009b      	lsls	r3, r3, #2
 800df78:	4a06      	ldr	r2, [pc, #24]	@ (800df94 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df7a:	441a      	add	r2, r3
 800df7c:	69bb      	ldr	r3, [r7, #24]
 800df7e:	3304      	adds	r3, #4
 800df80:	4619      	mov	r1, r3
 800df82:	4610      	mov	r0, r2
 800df84:	f7fd feb6 	bl	800bcf4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800df88:	bf00      	nop
 800df8a:	3720      	adds	r7, #32
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	20006934 	.word	0x20006934
 800df94:	20006938 	.word	0x20006938
 800df98:	20006a3c 	.word	0x20006a3c

0800df9c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800df9c:	b480      	push	{r7}
 800df9e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dfa0:	4b07      	ldr	r3, [pc, #28]	@ (800dfc0 <pvTaskIncrementMutexHeldCount+0x24>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d004      	beq.n	800dfb2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dfa8:	4b05      	ldr	r3, [pc, #20]	@ (800dfc0 <pvTaskIncrementMutexHeldCount+0x24>)
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dfae:	3201      	adds	r2, #1
 800dfb0:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 800dfb2:	4b03      	ldr	r3, [pc, #12]	@ (800dfc0 <pvTaskIncrementMutexHeldCount+0x24>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
	}
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbe:	4770      	bx	lr
 800dfc0:	20006934 	.word	0x20006934

0800dfc4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b084      	sub	sp, #16
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
 800dfcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dfce:	4b29      	ldr	r3, [pc, #164]	@ (800e074 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dfd4:	4b28      	ldr	r3, [pc, #160]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	3304      	adds	r3, #4
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f7fd fee7 	bl	800bdae <uxListRemove>
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d10b      	bne.n	800dffe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dfe6:	4b24      	ldr	r3, [pc, #144]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfec:	2201      	movs	r2, #1
 800dfee:	fa02 f303 	lsl.w	r3, r2, r3
 800dff2:	43da      	mvns	r2, r3
 800dff4:	4b21      	ldr	r3, [pc, #132]	@ (800e07c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4013      	ands	r3, r2
 800dffa:	4a20      	ldr	r2, [pc, #128]	@ (800e07c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dffc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e004:	d10a      	bne.n	800e01c <prvAddCurrentTaskToDelayedList+0x58>
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d007      	beq.n	800e01c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e00c:	4b1a      	ldr	r3, [pc, #104]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	3304      	adds	r3, #4
 800e012:	4619      	mov	r1, r3
 800e014:	481a      	ldr	r0, [pc, #104]	@ (800e080 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e016:	f7fd fe6d 	bl	800bcf4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e01a:	e026      	b.n	800e06a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e01c:	68fa      	ldr	r2, [r7, #12]
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	4413      	add	r3, r2
 800e022:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e024:	4b14      	ldr	r3, [pc, #80]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	68ba      	ldr	r2, [r7, #8]
 800e02a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e02c:	68ba      	ldr	r2, [r7, #8]
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	429a      	cmp	r2, r3
 800e032:	d209      	bcs.n	800e048 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e034:	4b13      	ldr	r3, [pc, #76]	@ (800e084 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e036:	681a      	ldr	r2, [r3, #0]
 800e038:	4b0f      	ldr	r3, [pc, #60]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	3304      	adds	r3, #4
 800e03e:	4619      	mov	r1, r3
 800e040:	4610      	mov	r0, r2
 800e042:	f7fd fe7b 	bl	800bd3c <vListInsert>
}
 800e046:	e010      	b.n	800e06a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e048:	4b0f      	ldr	r3, [pc, #60]	@ (800e088 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e04a:	681a      	ldr	r2, [r3, #0]
 800e04c:	4b0a      	ldr	r3, [pc, #40]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	3304      	adds	r3, #4
 800e052:	4619      	mov	r1, r3
 800e054:	4610      	mov	r0, r2
 800e056:	f7fd fe71 	bl	800bd3c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e05a:	4b0c      	ldr	r3, [pc, #48]	@ (800e08c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	68ba      	ldr	r2, [r7, #8]
 800e060:	429a      	cmp	r2, r3
 800e062:	d202      	bcs.n	800e06a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e064:	4a09      	ldr	r2, [pc, #36]	@ (800e08c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	6013      	str	r3, [r2, #0]
}
 800e06a:	bf00      	nop
 800e06c:	3710      	adds	r7, #16
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	20006a38 	.word	0x20006a38
 800e078:	20006934 	.word	0x20006934
 800e07c:	20006a3c 	.word	0x20006a3c
 800e080:	20006a20 	.word	0x20006a20
 800e084:	200069f0 	.word	0x200069f0
 800e088:	200069ec 	.word	0x200069ec
 800e08c:	20006a54 	.word	0x20006a54

0800e090 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e090:	b480      	push	{r7}
 800e092:	b085      	sub	sp, #20
 800e094:	af00      	add	r7, sp, #0
 800e096:	60f8      	str	r0, [r7, #12]
 800e098:	60b9      	str	r1, [r7, #8]
 800e09a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	3b04      	subs	r3, #4
 800e0a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e0a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	3b04      	subs	r3, #4
 800e0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	f023 0201 	bic.w	r2, r3, #1
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	3b04      	subs	r3, #4
 800e0be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e0c0:	4a0c      	ldr	r2, [pc, #48]	@ (800e0f4 <pxPortInitialiseStack+0x64>)
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	3b14      	subs	r3, #20
 800e0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e0cc:	687a      	ldr	r2, [r7, #4]
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	3b04      	subs	r3, #4
 800e0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f06f 0202 	mvn.w	r2, #2
 800e0de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	3b20      	subs	r3, #32
 800e0e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3714      	adds	r7, #20
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f2:	4770      	bx	lr
 800e0f4:	0800e0f9 	.word	0x0800e0f9

0800e0f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b085      	sub	sp, #20
 800e0fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e0fe:	2300      	movs	r3, #0
 800e100:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e102:	4b15      	ldr	r3, [pc, #84]	@ (800e158 <prvTaskExitError+0x60>)
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e10a:	d00d      	beq.n	800e128 <prvTaskExitError+0x30>
	__asm volatile
 800e10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e110:	b672      	cpsid	i
 800e112:	f383 8811 	msr	BASEPRI, r3
 800e116:	f3bf 8f6f 	isb	sy
 800e11a:	f3bf 8f4f 	dsb	sy
 800e11e:	b662      	cpsie	i
 800e120:	60fb      	str	r3, [r7, #12]
}
 800e122:	bf00      	nop
 800e124:	bf00      	nop
 800e126:	e7fd      	b.n	800e124 <prvTaskExitError+0x2c>
	__asm volatile
 800e128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e12c:	b672      	cpsid	i
 800e12e:	f383 8811 	msr	BASEPRI, r3
 800e132:	f3bf 8f6f 	isb	sy
 800e136:	f3bf 8f4f 	dsb	sy
 800e13a:	b662      	cpsie	i
 800e13c:	60bb      	str	r3, [r7, #8]
}
 800e13e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e140:	bf00      	nop
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d0fc      	beq.n	800e142 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e148:	bf00      	nop
 800e14a:	bf00      	nop
 800e14c:	3714      	adds	r7, #20
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr
 800e156:	bf00      	nop
 800e158:	20000030 	.word	0x20000030
 800e15c:	00000000 	.word	0x00000000

0800e160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e160:	4b07      	ldr	r3, [pc, #28]	@ (800e180 <pxCurrentTCBConst2>)
 800e162:	6819      	ldr	r1, [r3, #0]
 800e164:	6808      	ldr	r0, [r1, #0]
 800e166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e16a:	f380 8809 	msr	PSP, r0
 800e16e:	f3bf 8f6f 	isb	sy
 800e172:	f04f 0000 	mov.w	r0, #0
 800e176:	f380 8811 	msr	BASEPRI, r0
 800e17a:	4770      	bx	lr
 800e17c:	f3af 8000 	nop.w

0800e180 <pxCurrentTCBConst2>:
 800e180:	20006934 	.word	0x20006934
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e184:	bf00      	nop
 800e186:	bf00      	nop

0800e188 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e188:	4808      	ldr	r0, [pc, #32]	@ (800e1ac <prvPortStartFirstTask+0x24>)
 800e18a:	6800      	ldr	r0, [r0, #0]
 800e18c:	6800      	ldr	r0, [r0, #0]
 800e18e:	f380 8808 	msr	MSP, r0
 800e192:	f04f 0000 	mov.w	r0, #0
 800e196:	f380 8814 	msr	CONTROL, r0
 800e19a:	b662      	cpsie	i
 800e19c:	b661      	cpsie	f
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	f3bf 8f6f 	isb	sy
 800e1a6:	df00      	svc	0
 800e1a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e1aa:	bf00      	nop
 800e1ac:	e000ed08 	.word	0xe000ed08

0800e1b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e1b6:	4b37      	ldr	r3, [pc, #220]	@ (800e294 <xPortStartScheduler+0xe4>)
 800e1b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	781b      	ldrb	r3, [r3, #0]
 800e1be:	b2db      	uxtb	r3, r3
 800e1c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	22ff      	movs	r2, #255	@ 0xff
 800e1c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	b2db      	uxtb	r3, r3
 800e1ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e1d0:	78fb      	ldrb	r3, [r7, #3]
 800e1d2:	b2db      	uxtb	r3, r3
 800e1d4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e1d8:	b2da      	uxtb	r2, r3
 800e1da:	4b2f      	ldr	r3, [pc, #188]	@ (800e298 <xPortStartScheduler+0xe8>)
 800e1dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e1de:	4b2f      	ldr	r3, [pc, #188]	@ (800e29c <xPortStartScheduler+0xec>)
 800e1e0:	2207      	movs	r2, #7
 800e1e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e1e4:	e009      	b.n	800e1fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e1e6:	4b2d      	ldr	r3, [pc, #180]	@ (800e29c <xPortStartScheduler+0xec>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	3b01      	subs	r3, #1
 800e1ec:	4a2b      	ldr	r2, [pc, #172]	@ (800e29c <xPortStartScheduler+0xec>)
 800e1ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e1f0:	78fb      	ldrb	r3, [r7, #3]
 800e1f2:	b2db      	uxtb	r3, r3
 800e1f4:	005b      	lsls	r3, r3, #1
 800e1f6:	b2db      	uxtb	r3, r3
 800e1f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e1fa:	78fb      	ldrb	r3, [r7, #3]
 800e1fc:	b2db      	uxtb	r3, r3
 800e1fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e202:	2b80      	cmp	r3, #128	@ 0x80
 800e204:	d0ef      	beq.n	800e1e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e206:	4b25      	ldr	r3, [pc, #148]	@ (800e29c <xPortStartScheduler+0xec>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f1c3 0307 	rsb	r3, r3, #7
 800e20e:	2b04      	cmp	r3, #4
 800e210:	d00d      	beq.n	800e22e <xPortStartScheduler+0x7e>
	__asm volatile
 800e212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e216:	b672      	cpsid	i
 800e218:	f383 8811 	msr	BASEPRI, r3
 800e21c:	f3bf 8f6f 	isb	sy
 800e220:	f3bf 8f4f 	dsb	sy
 800e224:	b662      	cpsie	i
 800e226:	60bb      	str	r3, [r7, #8]
}
 800e228:	bf00      	nop
 800e22a:	bf00      	nop
 800e22c:	e7fd      	b.n	800e22a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e22e:	4b1b      	ldr	r3, [pc, #108]	@ (800e29c <xPortStartScheduler+0xec>)
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	021b      	lsls	r3, r3, #8
 800e234:	4a19      	ldr	r2, [pc, #100]	@ (800e29c <xPortStartScheduler+0xec>)
 800e236:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e238:	4b18      	ldr	r3, [pc, #96]	@ (800e29c <xPortStartScheduler+0xec>)
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e240:	4a16      	ldr	r2, [pc, #88]	@ (800e29c <xPortStartScheduler+0xec>)
 800e242:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	b2da      	uxtb	r2, r3
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e24c:	4b14      	ldr	r3, [pc, #80]	@ (800e2a0 <xPortStartScheduler+0xf0>)
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	4a13      	ldr	r2, [pc, #76]	@ (800e2a0 <xPortStartScheduler+0xf0>)
 800e252:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e258:	4b11      	ldr	r3, [pc, #68]	@ (800e2a0 <xPortStartScheduler+0xf0>)
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4a10      	ldr	r2, [pc, #64]	@ (800e2a0 <xPortStartScheduler+0xf0>)
 800e25e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e262:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e264:	f000 f8dc 	bl	800e420 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e268:	4b0e      	ldr	r3, [pc, #56]	@ (800e2a4 <xPortStartScheduler+0xf4>)
 800e26a:	2200      	movs	r2, #0
 800e26c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e26e:	f000 f8fb 	bl	800e468 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e272:	4b0d      	ldr	r3, [pc, #52]	@ (800e2a8 <xPortStartScheduler+0xf8>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	4a0c      	ldr	r2, [pc, #48]	@ (800e2a8 <xPortStartScheduler+0xf8>)
 800e278:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e27c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e27e:	f7ff ff83 	bl	800e188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e282:	f7ff fa65 	bl	800d750 <vTaskSwitchContext>
	prvTaskExitError();
 800e286:	f7ff ff37 	bl	800e0f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e28a:	2300      	movs	r3, #0
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3710      	adds	r7, #16
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}
 800e294:	e000e400 	.word	0xe000e400
 800e298:	20006a60 	.word	0x20006a60
 800e29c:	20006a64 	.word	0x20006a64
 800e2a0:	e000ed20 	.word	0xe000ed20
 800e2a4:	20000030 	.word	0x20000030
 800e2a8:	e000ef34 	.word	0xe000ef34

0800e2ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b083      	sub	sp, #12
 800e2b0:	af00      	add	r7, sp, #0
	__asm volatile
 800e2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b6:	b672      	cpsid	i
 800e2b8:	f383 8811 	msr	BASEPRI, r3
 800e2bc:	f3bf 8f6f 	isb	sy
 800e2c0:	f3bf 8f4f 	dsb	sy
 800e2c4:	b662      	cpsie	i
 800e2c6:	607b      	str	r3, [r7, #4]
}
 800e2c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e2ca:	4b11      	ldr	r3, [pc, #68]	@ (800e310 <vPortEnterCritical+0x64>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	4a0f      	ldr	r2, [pc, #60]	@ (800e310 <vPortEnterCritical+0x64>)
 800e2d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e2d4:	4b0e      	ldr	r3, [pc, #56]	@ (800e310 <vPortEnterCritical+0x64>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d112      	bne.n	800e302 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e2dc:	4b0d      	ldr	r3, [pc, #52]	@ (800e314 <vPortEnterCritical+0x68>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	b2db      	uxtb	r3, r3
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00d      	beq.n	800e302 <vPortEnterCritical+0x56>
	__asm volatile
 800e2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2ea:	b672      	cpsid	i
 800e2ec:	f383 8811 	msr	BASEPRI, r3
 800e2f0:	f3bf 8f6f 	isb	sy
 800e2f4:	f3bf 8f4f 	dsb	sy
 800e2f8:	b662      	cpsie	i
 800e2fa:	603b      	str	r3, [r7, #0]
}
 800e2fc:	bf00      	nop
 800e2fe:	bf00      	nop
 800e300:	e7fd      	b.n	800e2fe <vPortEnterCritical+0x52>
	}
}
 800e302:	bf00      	nop
 800e304:	370c      	adds	r7, #12
 800e306:	46bd      	mov	sp, r7
 800e308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30c:	4770      	bx	lr
 800e30e:	bf00      	nop
 800e310:	20000030 	.word	0x20000030
 800e314:	e000ed04 	.word	0xe000ed04

0800e318 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e318:	b480      	push	{r7}
 800e31a:	b083      	sub	sp, #12
 800e31c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e31e:	4b13      	ldr	r3, [pc, #76]	@ (800e36c <vPortExitCritical+0x54>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d10d      	bne.n	800e342 <vPortExitCritical+0x2a>
	__asm volatile
 800e326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e32a:	b672      	cpsid	i
 800e32c:	f383 8811 	msr	BASEPRI, r3
 800e330:	f3bf 8f6f 	isb	sy
 800e334:	f3bf 8f4f 	dsb	sy
 800e338:	b662      	cpsie	i
 800e33a:	607b      	str	r3, [r7, #4]
}
 800e33c:	bf00      	nop
 800e33e:	bf00      	nop
 800e340:	e7fd      	b.n	800e33e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e342:	4b0a      	ldr	r3, [pc, #40]	@ (800e36c <vPortExitCritical+0x54>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	3b01      	subs	r3, #1
 800e348:	4a08      	ldr	r2, [pc, #32]	@ (800e36c <vPortExitCritical+0x54>)
 800e34a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e34c:	4b07      	ldr	r3, [pc, #28]	@ (800e36c <vPortExitCritical+0x54>)
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d105      	bne.n	800e360 <vPortExitCritical+0x48>
 800e354:	2300      	movs	r3, #0
 800e356:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	f383 8811 	msr	BASEPRI, r3
}
 800e35e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e360:	bf00      	nop
 800e362:	370c      	adds	r7, #12
 800e364:	46bd      	mov	sp, r7
 800e366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36a:	4770      	bx	lr
 800e36c:	20000030 	.word	0x20000030

0800e370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e370:	f3ef 8009 	mrs	r0, PSP
 800e374:	f3bf 8f6f 	isb	sy
 800e378:	4b15      	ldr	r3, [pc, #84]	@ (800e3d0 <pxCurrentTCBConst>)
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	f01e 0f10 	tst.w	lr, #16
 800e380:	bf08      	it	eq
 800e382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e38a:	6010      	str	r0, [r2, #0]
 800e38c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e390:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e394:	b672      	cpsid	i
 800e396:	f380 8811 	msr	BASEPRI, r0
 800e39a:	f3bf 8f4f 	dsb	sy
 800e39e:	f3bf 8f6f 	isb	sy
 800e3a2:	b662      	cpsie	i
 800e3a4:	f7ff f9d4 	bl	800d750 <vTaskSwitchContext>
 800e3a8:	f04f 0000 	mov.w	r0, #0
 800e3ac:	f380 8811 	msr	BASEPRI, r0
 800e3b0:	bc09      	pop	{r0, r3}
 800e3b2:	6819      	ldr	r1, [r3, #0]
 800e3b4:	6808      	ldr	r0, [r1, #0]
 800e3b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3ba:	f01e 0f10 	tst.w	lr, #16
 800e3be:	bf08      	it	eq
 800e3c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e3c4:	f380 8809 	msr	PSP, r0
 800e3c8:	f3bf 8f6f 	isb	sy
 800e3cc:	4770      	bx	lr
 800e3ce:	bf00      	nop

0800e3d0 <pxCurrentTCBConst>:
 800e3d0:	20006934 	.word	0x20006934
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e3d4:	bf00      	nop
 800e3d6:	bf00      	nop

0800e3d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b082      	sub	sp, #8
 800e3dc:	af00      	add	r7, sp, #0
	__asm volatile
 800e3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3e2:	b672      	cpsid	i
 800e3e4:	f383 8811 	msr	BASEPRI, r3
 800e3e8:	f3bf 8f6f 	isb	sy
 800e3ec:	f3bf 8f4f 	dsb	sy
 800e3f0:	b662      	cpsie	i
 800e3f2:	607b      	str	r3, [r7, #4]
}
 800e3f4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e3f6:	f7ff f8ef 	bl	800d5d8 <xTaskIncrementTick>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d003      	beq.n	800e408 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e400:	4b06      	ldr	r3, [pc, #24]	@ (800e41c <SysTick_Handler+0x44>)
 800e402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e406:	601a      	str	r2, [r3, #0]
 800e408:	2300      	movs	r3, #0
 800e40a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	f383 8811 	msr	BASEPRI, r3
}
 800e412:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e414:	bf00      	nop
 800e416:	3708      	adds	r7, #8
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}
 800e41c:	e000ed04 	.word	0xe000ed04

0800e420 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e420:	b480      	push	{r7}
 800e422:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e424:	4b0b      	ldr	r3, [pc, #44]	@ (800e454 <vPortSetupTimerInterrupt+0x34>)
 800e426:	2200      	movs	r2, #0
 800e428:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e42a:	4b0b      	ldr	r3, [pc, #44]	@ (800e458 <vPortSetupTimerInterrupt+0x38>)
 800e42c:	2200      	movs	r2, #0
 800e42e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e430:	4b0a      	ldr	r3, [pc, #40]	@ (800e45c <vPortSetupTimerInterrupt+0x3c>)
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	4a0a      	ldr	r2, [pc, #40]	@ (800e460 <vPortSetupTimerInterrupt+0x40>)
 800e436:	fba2 2303 	umull	r2, r3, r2, r3
 800e43a:	099b      	lsrs	r3, r3, #6
 800e43c:	4a09      	ldr	r2, [pc, #36]	@ (800e464 <vPortSetupTimerInterrupt+0x44>)
 800e43e:	3b01      	subs	r3, #1
 800e440:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e442:	4b04      	ldr	r3, [pc, #16]	@ (800e454 <vPortSetupTimerInterrupt+0x34>)
 800e444:	2207      	movs	r2, #7
 800e446:	601a      	str	r2, [r3, #0]
}
 800e448:	bf00      	nop
 800e44a:	46bd      	mov	sp, r7
 800e44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e450:	4770      	bx	lr
 800e452:	bf00      	nop
 800e454:	e000e010 	.word	0xe000e010
 800e458:	e000e018 	.word	0xe000e018
 800e45c:	20000010 	.word	0x20000010
 800e460:	10624dd3 	.word	0x10624dd3
 800e464:	e000e014 	.word	0xe000e014

0800e468 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e468:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e478 <vPortEnableVFP+0x10>
 800e46c:	6801      	ldr	r1, [r0, #0]
 800e46e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e472:	6001      	str	r1, [r0, #0]
 800e474:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e476:	bf00      	nop
 800e478:	e000ed88 	.word	0xe000ed88

0800e47c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e47c:	b480      	push	{r7}
 800e47e:	b085      	sub	sp, #20
 800e480:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e482:	f3ef 8305 	mrs	r3, IPSR
 800e486:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2b0f      	cmp	r3, #15
 800e48c:	d917      	bls.n	800e4be <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e48e:	4a1a      	ldr	r2, [pc, #104]	@ (800e4f8 <vPortValidateInterruptPriority+0x7c>)
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	4413      	add	r3, r2
 800e494:	781b      	ldrb	r3, [r3, #0]
 800e496:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e498:	4b18      	ldr	r3, [pc, #96]	@ (800e4fc <vPortValidateInterruptPriority+0x80>)
 800e49a:	781b      	ldrb	r3, [r3, #0]
 800e49c:	7afa      	ldrb	r2, [r7, #11]
 800e49e:	429a      	cmp	r2, r3
 800e4a0:	d20d      	bcs.n	800e4be <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800e4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4a6:	b672      	cpsid	i
 800e4a8:	f383 8811 	msr	BASEPRI, r3
 800e4ac:	f3bf 8f6f 	isb	sy
 800e4b0:	f3bf 8f4f 	dsb	sy
 800e4b4:	b662      	cpsie	i
 800e4b6:	607b      	str	r3, [r7, #4]
}
 800e4b8:	bf00      	nop
 800e4ba:	bf00      	nop
 800e4bc:	e7fd      	b.n	800e4ba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e4be:	4b10      	ldr	r3, [pc, #64]	@ (800e500 <vPortValidateInterruptPriority+0x84>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e4c6:	4b0f      	ldr	r3, [pc, #60]	@ (800e504 <vPortValidateInterruptPriority+0x88>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	429a      	cmp	r2, r3
 800e4cc:	d90d      	bls.n	800e4ea <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800e4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4d2:	b672      	cpsid	i
 800e4d4:	f383 8811 	msr	BASEPRI, r3
 800e4d8:	f3bf 8f6f 	isb	sy
 800e4dc:	f3bf 8f4f 	dsb	sy
 800e4e0:	b662      	cpsie	i
 800e4e2:	603b      	str	r3, [r7, #0]
}
 800e4e4:	bf00      	nop
 800e4e6:	bf00      	nop
 800e4e8:	e7fd      	b.n	800e4e6 <vPortValidateInterruptPriority+0x6a>
	}
 800e4ea:	bf00      	nop
 800e4ec:	3714      	adds	r7, #20
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f4:	4770      	bx	lr
 800e4f6:	bf00      	nop
 800e4f8:	e000e3f0 	.word	0xe000e3f0
 800e4fc:	20006a60 	.word	0x20006a60
 800e500:	e000ed0c 	.word	0xe000ed0c
 800e504:	20006a64 	.word	0x20006a64

0800e508 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b08a      	sub	sp, #40	@ 0x28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e510:	2300      	movs	r3, #0
 800e512:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e514:	f7fe ff90 	bl	800d438 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e518:	4b5d      	ldr	r3, [pc, #372]	@ (800e690 <pvPortMalloc+0x188>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d101      	bne.n	800e524 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e520:	f000 f920 	bl	800e764 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e524:	4b5b      	ldr	r3, [pc, #364]	@ (800e694 <pvPortMalloc+0x18c>)
 800e526:	681a      	ldr	r2, [r3, #0]
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	4013      	ands	r3, r2
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	f040 8094 	bne.w	800e65a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d020      	beq.n	800e57a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800e538:	2208      	movs	r2, #8
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	4413      	add	r3, r2
 800e53e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f003 0307 	and.w	r3, r3, #7
 800e546:	2b00      	cmp	r3, #0
 800e548:	d017      	beq.n	800e57a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f023 0307 	bic.w	r3, r3, #7
 800e550:	3308      	adds	r3, #8
 800e552:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f003 0307 	and.w	r3, r3, #7
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d00d      	beq.n	800e57a <pvPortMalloc+0x72>
	__asm volatile
 800e55e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e562:	b672      	cpsid	i
 800e564:	f383 8811 	msr	BASEPRI, r3
 800e568:	f3bf 8f6f 	isb	sy
 800e56c:	f3bf 8f4f 	dsb	sy
 800e570:	b662      	cpsie	i
 800e572:	617b      	str	r3, [r7, #20]
}
 800e574:	bf00      	nop
 800e576:	bf00      	nop
 800e578:	e7fd      	b.n	800e576 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d06c      	beq.n	800e65a <pvPortMalloc+0x152>
 800e580:	4b45      	ldr	r3, [pc, #276]	@ (800e698 <pvPortMalloc+0x190>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	687a      	ldr	r2, [r7, #4]
 800e586:	429a      	cmp	r2, r3
 800e588:	d867      	bhi.n	800e65a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e58a:	4b44      	ldr	r3, [pc, #272]	@ (800e69c <pvPortMalloc+0x194>)
 800e58c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e58e:	4b43      	ldr	r3, [pc, #268]	@ (800e69c <pvPortMalloc+0x194>)
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e594:	e004      	b.n	800e5a0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800e596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5a2:	685b      	ldr	r3, [r3, #4]
 800e5a4:	687a      	ldr	r2, [r7, #4]
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	d903      	bls.n	800e5b2 <pvPortMalloc+0xaa>
 800e5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d1f1      	bne.n	800e596 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e5b2:	4b37      	ldr	r3, [pc, #220]	@ (800e690 <pvPortMalloc+0x188>)
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	d04e      	beq.n	800e65a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e5bc:	6a3b      	ldr	r3, [r7, #32]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	2208      	movs	r2, #8
 800e5c2:	4413      	add	r3, r2
 800e5c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5c8:	681a      	ldr	r2, [r3, #0]
 800e5ca:	6a3b      	ldr	r3, [r7, #32]
 800e5cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d0:	685a      	ldr	r2, [r3, #4]
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	1ad2      	subs	r2, r2, r3
 800e5d6:	2308      	movs	r3, #8
 800e5d8:	005b      	lsls	r3, r3, #1
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d922      	bls.n	800e624 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e5de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	4413      	add	r3, r2
 800e5e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e5e6:	69bb      	ldr	r3, [r7, #24]
 800e5e8:	f003 0307 	and.w	r3, r3, #7
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d00d      	beq.n	800e60c <pvPortMalloc+0x104>
	__asm volatile
 800e5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5f4:	b672      	cpsid	i
 800e5f6:	f383 8811 	msr	BASEPRI, r3
 800e5fa:	f3bf 8f6f 	isb	sy
 800e5fe:	f3bf 8f4f 	dsb	sy
 800e602:	b662      	cpsie	i
 800e604:	613b      	str	r3, [r7, #16]
}
 800e606:	bf00      	nop
 800e608:	bf00      	nop
 800e60a:	e7fd      	b.n	800e608 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e60e:	685a      	ldr	r2, [r3, #4]
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	1ad2      	subs	r2, r2, r3
 800e614:	69bb      	ldr	r3, [r7, #24]
 800e616:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e61a:	687a      	ldr	r2, [r7, #4]
 800e61c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e61e:	69b8      	ldr	r0, [r7, #24]
 800e620:	f000 f904 	bl	800e82c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e624:	4b1c      	ldr	r3, [pc, #112]	@ (800e698 <pvPortMalloc+0x190>)
 800e626:	681a      	ldr	r2, [r3, #0]
 800e628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e62a:	685b      	ldr	r3, [r3, #4]
 800e62c:	1ad3      	subs	r3, r2, r3
 800e62e:	4a1a      	ldr	r2, [pc, #104]	@ (800e698 <pvPortMalloc+0x190>)
 800e630:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e632:	4b19      	ldr	r3, [pc, #100]	@ (800e698 <pvPortMalloc+0x190>)
 800e634:	681a      	ldr	r2, [r3, #0]
 800e636:	4b1a      	ldr	r3, [pc, #104]	@ (800e6a0 <pvPortMalloc+0x198>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	429a      	cmp	r2, r3
 800e63c:	d203      	bcs.n	800e646 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e63e:	4b16      	ldr	r3, [pc, #88]	@ (800e698 <pvPortMalloc+0x190>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a17      	ldr	r2, [pc, #92]	@ (800e6a0 <pvPortMalloc+0x198>)
 800e644:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e648:	685a      	ldr	r2, [r3, #4]
 800e64a:	4b12      	ldr	r3, [pc, #72]	@ (800e694 <pvPortMalloc+0x18c>)
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	431a      	orrs	r2, r3
 800e650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e652:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e656:	2200      	movs	r2, #0
 800e658:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e65a:	f7fe fefb 	bl	800d454 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e65e:	69fb      	ldr	r3, [r7, #28]
 800e660:	f003 0307 	and.w	r3, r3, #7
 800e664:	2b00      	cmp	r3, #0
 800e666:	d00d      	beq.n	800e684 <pvPortMalloc+0x17c>
	__asm volatile
 800e668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e66c:	b672      	cpsid	i
 800e66e:	f383 8811 	msr	BASEPRI, r3
 800e672:	f3bf 8f6f 	isb	sy
 800e676:	f3bf 8f4f 	dsb	sy
 800e67a:	b662      	cpsie	i
 800e67c:	60fb      	str	r3, [r7, #12]
}
 800e67e:	bf00      	nop
 800e680:	bf00      	nop
 800e682:	e7fd      	b.n	800e680 <pvPortMalloc+0x178>
	return pvReturn;
 800e684:	69fb      	ldr	r3, [r7, #28]
}
 800e686:	4618      	mov	r0, r3
 800e688:	3728      	adds	r7, #40	@ 0x28
 800e68a:	46bd      	mov	sp, r7
 800e68c:	bd80      	pop	{r7, pc}
 800e68e:	bf00      	nop
 800e690:	20064670 	.word	0x20064670
 800e694:	2006467c 	.word	0x2006467c
 800e698:	20064674 	.word	0x20064674
 800e69c:	20064668 	.word	0x20064668
 800e6a0:	20064678 	.word	0x20064678

0800e6a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b086      	sub	sp, #24
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d04e      	beq.n	800e754 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e6b6:	2308      	movs	r3, #8
 800e6b8:	425b      	negs	r3, r3
 800e6ba:	697a      	ldr	r2, [r7, #20]
 800e6bc:	4413      	add	r3, r2
 800e6be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e6c4:	693b      	ldr	r3, [r7, #16]
 800e6c6:	685a      	ldr	r2, [r3, #4]
 800e6c8:	4b24      	ldr	r3, [pc, #144]	@ (800e75c <vPortFree+0xb8>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4013      	ands	r3, r2
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d10d      	bne.n	800e6ee <vPortFree+0x4a>
	__asm volatile
 800e6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6d6:	b672      	cpsid	i
 800e6d8:	f383 8811 	msr	BASEPRI, r3
 800e6dc:	f3bf 8f6f 	isb	sy
 800e6e0:	f3bf 8f4f 	dsb	sy
 800e6e4:	b662      	cpsie	i
 800e6e6:	60fb      	str	r3, [r7, #12]
}
 800e6e8:	bf00      	nop
 800e6ea:	bf00      	nop
 800e6ec:	e7fd      	b.n	800e6ea <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e6ee:	693b      	ldr	r3, [r7, #16]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d00d      	beq.n	800e712 <vPortFree+0x6e>
	__asm volatile
 800e6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6fa:	b672      	cpsid	i
 800e6fc:	f383 8811 	msr	BASEPRI, r3
 800e700:	f3bf 8f6f 	isb	sy
 800e704:	f3bf 8f4f 	dsb	sy
 800e708:	b662      	cpsie	i
 800e70a:	60bb      	str	r3, [r7, #8]
}
 800e70c:	bf00      	nop
 800e70e:	bf00      	nop
 800e710:	e7fd      	b.n	800e70e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	685a      	ldr	r2, [r3, #4]
 800e716:	4b11      	ldr	r3, [pc, #68]	@ (800e75c <vPortFree+0xb8>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4013      	ands	r3, r2
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d019      	beq.n	800e754 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d115      	bne.n	800e754 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e728:	693b      	ldr	r3, [r7, #16]
 800e72a:	685a      	ldr	r2, [r3, #4]
 800e72c:	4b0b      	ldr	r3, [pc, #44]	@ (800e75c <vPortFree+0xb8>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	43db      	mvns	r3, r3
 800e732:	401a      	ands	r2, r3
 800e734:	693b      	ldr	r3, [r7, #16]
 800e736:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e738:	f7fe fe7e 	bl	800d438 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	685a      	ldr	r2, [r3, #4]
 800e740:	4b07      	ldr	r3, [pc, #28]	@ (800e760 <vPortFree+0xbc>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4413      	add	r3, r2
 800e746:	4a06      	ldr	r2, [pc, #24]	@ (800e760 <vPortFree+0xbc>)
 800e748:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e74a:	6938      	ldr	r0, [r7, #16]
 800e74c:	f000 f86e 	bl	800e82c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e750:	f7fe fe80 	bl	800d454 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e754:	bf00      	nop
 800e756:	3718      	adds	r7, #24
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}
 800e75c:	2006467c 	.word	0x2006467c
 800e760:	20064674 	.word	0x20064674

0800e764 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e764:	b480      	push	{r7}
 800e766:	b085      	sub	sp, #20
 800e768:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e76a:	4b29      	ldr	r3, [pc, #164]	@ (800e810 <prvHeapInit+0xac>)
 800e76c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e76e:	4b29      	ldr	r3, [pc, #164]	@ (800e814 <prvHeapInit+0xb0>)
 800e770:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f003 0307 	and.w	r3, r3, #7
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d00c      	beq.n	800e796 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	3307      	adds	r3, #7
 800e780:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	f023 0307 	bic.w	r3, r3, #7
 800e788:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e78a:	68ba      	ldr	r2, [r7, #8]
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	1ad3      	subs	r3, r2, r3
 800e790:	4a20      	ldr	r2, [pc, #128]	@ (800e814 <prvHeapInit+0xb0>)
 800e792:	4413      	add	r3, r2
 800e794:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e79a:	4a1f      	ldr	r2, [pc, #124]	@ (800e818 <prvHeapInit+0xb4>)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e7a0:	4b1d      	ldr	r3, [pc, #116]	@ (800e818 <prvHeapInit+0xb4>)
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	68ba      	ldr	r2, [r7, #8]
 800e7aa:	4413      	add	r3, r2
 800e7ac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e7ae:	2208      	movs	r2, #8
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	1a9b      	subs	r3, r3, r2
 800e7b4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	f023 0307 	bic.w	r3, r3, #7
 800e7bc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	4a16      	ldr	r2, [pc, #88]	@ (800e81c <prvHeapInit+0xb8>)
 800e7c2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e7c4:	4b15      	ldr	r3, [pc, #84]	@ (800e81c <prvHeapInit+0xb8>)
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e7cc:	4b13      	ldr	r3, [pc, #76]	@ (800e81c <prvHeapInit+0xb8>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	68fa      	ldr	r2, [r7, #12]
 800e7dc:	1ad2      	subs	r2, r2, r3
 800e7de:	683b      	ldr	r3, [r7, #0]
 800e7e0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800e81c <prvHeapInit+0xb8>)
 800e7e4:	681a      	ldr	r2, [r3, #0]
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	685b      	ldr	r3, [r3, #4]
 800e7ee:	4a0c      	ldr	r2, [pc, #48]	@ (800e820 <prvHeapInit+0xbc>)
 800e7f0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	685b      	ldr	r3, [r3, #4]
 800e7f6:	4a0b      	ldr	r2, [pc, #44]	@ (800e824 <prvHeapInit+0xc0>)
 800e7f8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e7fa:	4b0b      	ldr	r3, [pc, #44]	@ (800e828 <prvHeapInit+0xc4>)
 800e7fc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e800:	601a      	str	r2, [r3, #0]
}
 800e802:	bf00      	nop
 800e804:	3714      	adds	r7, #20
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr
 800e80e:	bf00      	nop
 800e810:	0005dc00 	.word	0x0005dc00
 800e814:	20006a68 	.word	0x20006a68
 800e818:	20064668 	.word	0x20064668
 800e81c:	20064670 	.word	0x20064670
 800e820:	20064678 	.word	0x20064678
 800e824:	20064674 	.word	0x20064674
 800e828:	2006467c 	.word	0x2006467c

0800e82c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e82c:	b480      	push	{r7}
 800e82e:	b085      	sub	sp, #20
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e834:	4b28      	ldr	r3, [pc, #160]	@ (800e8d8 <prvInsertBlockIntoFreeList+0xac>)
 800e836:	60fb      	str	r3, [r7, #12]
 800e838:	e002      	b.n	800e840 <prvInsertBlockIntoFreeList+0x14>
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	60fb      	str	r3, [r7, #12]
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	687a      	ldr	r2, [r7, #4]
 800e846:	429a      	cmp	r2, r3
 800e848:	d8f7      	bhi.n	800e83a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	68ba      	ldr	r2, [r7, #8]
 800e854:	4413      	add	r3, r2
 800e856:	687a      	ldr	r2, [r7, #4]
 800e858:	429a      	cmp	r2, r3
 800e85a:	d108      	bne.n	800e86e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	685a      	ldr	r2, [r3, #4]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	685b      	ldr	r3, [r3, #4]
 800e864:	441a      	add	r2, r3
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	68ba      	ldr	r2, [r7, #8]
 800e878:	441a      	add	r2, r3
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	429a      	cmp	r2, r3
 800e880:	d118      	bne.n	800e8b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681a      	ldr	r2, [r3, #0]
 800e886:	4b15      	ldr	r3, [pc, #84]	@ (800e8dc <prvInsertBlockIntoFreeList+0xb0>)
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	429a      	cmp	r2, r3
 800e88c:	d00d      	beq.n	800e8aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	685a      	ldr	r2, [r3, #4]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	441a      	add	r2, r3
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	681a      	ldr	r2, [r3, #0]
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	601a      	str	r2, [r3, #0]
 800e8a8:	e008      	b.n	800e8bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e8aa:	4b0c      	ldr	r3, [pc, #48]	@ (800e8dc <prvInsertBlockIntoFreeList+0xb0>)
 800e8ac:	681a      	ldr	r2, [r3, #0]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	601a      	str	r2, [r3, #0]
 800e8b2:	e003      	b.n	800e8bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	681a      	ldr	r2, [r3, #0]
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d002      	beq.n	800e8ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e8ca:	bf00      	nop
 800e8cc:	3714      	adds	r7, #20
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d4:	4770      	bx	lr
 800e8d6:	bf00      	nop
 800e8d8:	20064668 	.word	0x20064668
 800e8dc:	20064670 	.word	0x20064670

0800e8e0 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	330c      	adds	r3, #12
 800e8f0:	461a      	mov	r2, r3
 800e8f2:	6839      	ldr	r1, [r7, #0]
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f002 fc63 	bl	80111c0 <tcpip_send_msg_wait_sem>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e8fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d103      	bne.n	800e90e <netconn_apimsg+0x2e>
    return apimsg->err;
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e90c:	e001      	b.n	800e912 <netconn_apimsg+0x32>
  }
  return err;
 800e90e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e912:	4618      	mov	r0, r3
 800e914:	3710      	adds	r7, #16
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
	...

0800e91c <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b08c      	sub	sp, #48	@ 0x30
 800e920:	af00      	add	r7, sp, #0
 800e922:	4603      	mov	r3, r0
 800e924:	603a      	str	r2, [r7, #0]
 800e926:	71fb      	strb	r3, [r7, #7]
 800e928:	460b      	mov	r3, r1
 800e92a:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e92c:	79fb      	ldrb	r3, [r7, #7]
 800e92e:	6839      	ldr	r1, [r7, #0]
 800e930:	4618      	mov	r0, r3
 800e932:	f001 f981 	bl	800fc38 <netconn_alloc>
 800e936:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800e938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d054      	beq.n	800e9e8 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e93e:	79bb      	ldrb	r3, [r7, #6]
 800e940:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e944:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e946:	f107 0308 	add.w	r3, r7, #8
 800e94a:	4619      	mov	r1, r3
 800e94c:	4829      	ldr	r0, [pc, #164]	@ (800e9f4 <netconn_new_with_proto_and_callback+0xd8>)
 800e94e:	f7ff ffc7 	bl	800e8e0 <netconn_apimsg>
 800e952:	4603      	mov	r3, r0
 800e954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800e958:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d043      	beq.n	800e9e8 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e962:	685b      	ldr	r3, [r3, #4]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d005      	beq.n	800e974 <netconn_new_with_proto_and_callback+0x58>
 800e968:	4b23      	ldr	r3, [pc, #140]	@ (800e9f8 <netconn_new_with_proto_and_callback+0xdc>)
 800e96a:	22a3      	movs	r2, #163	@ 0xa3
 800e96c:	4923      	ldr	r1, [pc, #140]	@ (800e9fc <netconn_new_with_proto_and_callback+0xe0>)
 800e96e:	4824      	ldr	r0, [pc, #144]	@ (800ea00 <netconn_new_with_proto_and_callback+0xe4>)
 800e970:	f010 fc04 	bl	801f17c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e976:	3310      	adds	r3, #16
 800e978:	4618      	mov	r0, r3
 800e97a:	f00f fb10 	bl	801df9e <sys_mbox_valid>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b00      	cmp	r3, #0
 800e982:	d105      	bne.n	800e990 <netconn_new_with_proto_and_callback+0x74>
 800e984:	4b1c      	ldr	r3, [pc, #112]	@ (800e9f8 <netconn_new_with_proto_and_callback+0xdc>)
 800e986:	22a4      	movs	r2, #164	@ 0xa4
 800e988:	491e      	ldr	r1, [pc, #120]	@ (800ea04 <netconn_new_with_proto_and_callback+0xe8>)
 800e98a:	481d      	ldr	r0, [pc, #116]	@ (800ea00 <netconn_new_with_proto_and_callback+0xe4>)
 800e98c:	f010 fbf6 	bl	801f17c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e992:	3314      	adds	r3, #20
 800e994:	4618      	mov	r0, r3
 800e996:	f00f fb02 	bl	801df9e <sys_mbox_valid>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d005      	beq.n	800e9ac <netconn_new_with_proto_and_callback+0x90>
 800e9a0:	4b15      	ldr	r3, [pc, #84]	@ (800e9f8 <netconn_new_with_proto_and_callback+0xdc>)
 800e9a2:	22a6      	movs	r2, #166	@ 0xa6
 800e9a4:	4918      	ldr	r1, [pc, #96]	@ (800ea08 <netconn_new_with_proto_and_callback+0xec>)
 800e9a6:	4816      	ldr	r0, [pc, #88]	@ (800ea00 <netconn_new_with_proto_and_callback+0xe4>)
 800e9a8:	f010 fbe8 	bl	801f17c <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ae:	330c      	adds	r3, #12
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f00f fb85 	bl	801e0c0 <sys_sem_valid>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d105      	bne.n	800e9c8 <netconn_new_with_proto_and_callback+0xac>
 800e9bc:	4b0e      	ldr	r3, [pc, #56]	@ (800e9f8 <netconn_new_with_proto_and_callback+0xdc>)
 800e9be:	22a9      	movs	r2, #169	@ 0xa9
 800e9c0:	4912      	ldr	r1, [pc, #72]	@ (800ea0c <netconn_new_with_proto_and_callback+0xf0>)
 800e9c2:	480f      	ldr	r0, [pc, #60]	@ (800ea00 <netconn_new_with_proto_and_callback+0xe4>)
 800e9c4:	f010 fbda 	bl	801f17c <iprintf>
      sys_sem_free(&conn->op_completed);
 800e9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ca:	330c      	adds	r3, #12
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	f00f fb6a 	bl	801e0a6 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9d4:	3310      	adds	r3, #16
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f00f fa5a 	bl	801de90 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e9dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e9de:	2007      	movs	r0, #7
 800e9e0:	f004 f984 	bl	8012cec <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	e000      	b.n	800e9ea <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	3730      	adds	r7, #48	@ 0x30
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
 800e9f2:	bf00      	nop
 800e9f4:	0800fc0d 	.word	0x0800fc0d
 800e9f8:	08023ef8 	.word	0x08023ef8
 800e9fc:	08023f2c 	.word	0x08023f2c
 800ea00:	08023f50 	.word	0x08023f50
 800ea04:	08023f78 	.word	0x08023f78
 800ea08:	08023f90 	.word	0x08023f90
 800ea0c:	08023fb4 	.word	0x08023fb4

0800ea10 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b08c      	sub	sp, #48	@ 0x30
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d101      	bne.n	800ea22 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800ea1e:	2300      	movs	r3, #0
 800ea20:	e014      	b.n	800ea4c <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ea26:	2329      	movs	r3, #41	@ 0x29
 800ea28:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800ea2a:	f107 030c 	add.w	r3, r7, #12
 800ea2e:	4619      	mov	r1, r3
 800ea30:	4808      	ldr	r0, [pc, #32]	@ (800ea54 <netconn_prepare_delete+0x44>)
 800ea32:	f7ff ff55 	bl	800e8e0 <netconn_apimsg>
 800ea36:	4603      	mov	r3, r0
 800ea38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800ea3c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d002      	beq.n	800ea4a <netconn_prepare_delete+0x3a>
    return err;
 800ea44:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ea48:	e000      	b.n	800ea4c <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800ea4a:	2300      	movs	r3, #0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3730      	adds	r7, #48	@ 0x30
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	08010181 	.word	0x08010181

0800ea58 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b084      	sub	sp, #16
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d101      	bne.n	800ea6a <netconn_delete+0x12>
    return ERR_OK;
 800ea66:	2300      	movs	r3, #0
 800ea68:	e00d      	b.n	800ea86 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f7ff ffd0 	bl	800ea10 <netconn_prepare_delete>
 800ea70:	4603      	mov	r3, r0
 800ea72:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800ea74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d102      	bne.n	800ea82 <netconn_delete+0x2a>
    netconn_free(conn);
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f001 f94d 	bl	800fd1c <netconn_free>
  }
  return err;
 800ea82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ea86:	4618      	mov	r0, r3
 800ea88:	3710      	adds	r7, #16
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}
	...

0800ea90 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b08e      	sub	sp, #56	@ 0x38
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	60f8      	str	r0, [r7, #12]
 800ea98:	60b9      	str	r1, [r7, #8]
 800ea9a:	4613      	mov	r3, r2
 800ea9c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d109      	bne.n	800eab8 <netconn_bind+0x28>
 800eaa4:	4b11      	ldr	r3, [pc, #68]	@ (800eaec <netconn_bind+0x5c>)
 800eaa6:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800eaaa:	4911      	ldr	r1, [pc, #68]	@ (800eaf0 <netconn_bind+0x60>)
 800eaac:	4811      	ldr	r0, [pc, #68]	@ (800eaf4 <netconn_bind+0x64>)
 800eaae:	f010 fb65 	bl	801f17c <iprintf>
 800eab2:	f06f 030f 	mvn.w	r3, #15
 800eab6:	e015      	b.n	800eae4 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d101      	bne.n	800eac2 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800eabe:	4b0e      	ldr	r3, [pc, #56]	@ (800eaf8 <netconn_bind+0x68>)
 800eac0:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800eac6:	68bb      	ldr	r3, [r7, #8]
 800eac8:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800eaca:	88fb      	ldrh	r3, [r7, #6]
 800eacc:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800eace:	f107 0314 	add.w	r3, r7, #20
 800ead2:	4619      	mov	r1, r3
 800ead4:	4809      	ldr	r0, [pc, #36]	@ (800eafc <netconn_bind+0x6c>)
 800ead6:	f7ff ff03 	bl	800e8e0 <netconn_apimsg>
 800eada:	4603      	mov	r3, r0
 800eadc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800eae0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3738      	adds	r7, #56	@ 0x38
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}
 800eaec:	08023ef8 	.word	0x08023ef8
 800eaf0:	08024030 	.word	0x08024030
 800eaf4:	08023f50 	.word	0x08023f50
 800eaf8:	080276b8 	.word	0x080276b8
 800eafc:	0801034d 	.word	0x0801034d

0800eb00 <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b08e      	sub	sp, #56	@ 0x38
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	60f8      	str	r0, [r7, #12]
 800eb08:	60b9      	str	r1, [r7, #8]
 800eb0a:	4613      	mov	r3, r2
 800eb0c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d109      	bne.n	800eb28 <netconn_connect+0x28>
 800eb14:	4b11      	ldr	r3, [pc, #68]	@ (800eb5c <netconn_connect+0x5c>)
 800eb16:	f44f 72bf 	mov.w	r2, #382	@ 0x17e
 800eb1a:	4911      	ldr	r1, [pc, #68]	@ (800eb60 <netconn_connect+0x60>)
 800eb1c:	4811      	ldr	r0, [pc, #68]	@ (800eb64 <netconn_connect+0x64>)
 800eb1e:	f010 fb2d 	bl	801f17c <iprintf>
 800eb22:	f06f 030f 	mvn.w	r3, #15
 800eb26:	e015      	b.n	800eb54 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800eb28:	68bb      	ldr	r3, [r7, #8]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d101      	bne.n	800eb32 <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800eb2e:	4b0e      	ldr	r3, [pc, #56]	@ (800eb68 <netconn_connect+0x68>)
 800eb30:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800eb3a:	88fb      	ldrh	r3, [r7, #6]
 800eb3c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800eb3e:	f107 0314 	add.w	r3, r7, #20
 800eb42:	4619      	mov	r1, r3
 800eb44:	4809      	ldr	r0, [pc, #36]	@ (800eb6c <netconn_connect+0x6c>)
 800eb46:	f7ff fecb 	bl	800e8e0 <netconn_apimsg>
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800eb50:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	3738      	adds	r7, #56	@ 0x38
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	bd80      	pop	{r7, pc}
 800eb5c:	08023ef8 	.word	0x08023ef8
 800eb60:	0802406c 	.word	0x0802406c
 800eb64:	08023f50 	.word	0x08023f50
 800eb68:	080276b8 	.word	0x080276b8
 800eb6c:	080104e9 	.word	0x080104e9

0800eb70 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b08c      	sub	sp, #48	@ 0x30
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
 800eb78:	460b      	mov	r3, r1
 800eb7a:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d109      	bne.n	800eb96 <netconn_listen_with_backlog+0x26>
 800eb82:	4b0d      	ldr	r3, [pc, #52]	@ (800ebb8 <netconn_listen_with_backlog+0x48>)
 800eb84:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800eb88:	490c      	ldr	r1, [pc, #48]	@ (800ebbc <netconn_listen_with_backlog+0x4c>)
 800eb8a:	480d      	ldr	r0, [pc, #52]	@ (800ebc0 <netconn_listen_with_backlog+0x50>)
 800eb8c:	f010 faf6 	bl	801f17c <iprintf>
 800eb90:	f06f 030f 	mvn.w	r3, #15
 800eb94:	e00c      	b.n	800ebb0 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800eb9a:	f107 030c 	add.w	r3, r7, #12
 800eb9e:	4619      	mov	r1, r3
 800eba0:	4808      	ldr	r0, [pc, #32]	@ (800ebc4 <netconn_listen_with_backlog+0x54>)
 800eba2:	f7ff fe9d 	bl	800e8e0 <netconn_apimsg>
 800eba6:	4603      	mov	r3, r0
 800eba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ebac:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3730      	adds	r7, #48	@ 0x30
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}
 800ebb8:	08023ef8 	.word	0x08023ef8
 800ebbc:	080240b0 	.word	0x080240b0
 800ebc0:	08023f50 	.word	0x08023f50
 800ebc4:	08010671 	.word	0x08010671

0800ebc8 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b086      	sub	sp, #24
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
 800ebd0:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d109      	bne.n	800ebec <netconn_accept+0x24>
 800ebd8:	4b42      	ldr	r3, [pc, #264]	@ (800ece4 <netconn_accept+0x11c>)
 800ebda:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800ebde:	4942      	ldr	r1, [pc, #264]	@ (800ece8 <netconn_accept+0x120>)
 800ebe0:	4842      	ldr	r0, [pc, #264]	@ (800ecec <netconn_accept+0x124>)
 800ebe2:	f010 facb 	bl	801f17c <iprintf>
 800ebe6:	f06f 030f 	mvn.w	r3, #15
 800ebea:	e077      	b.n	800ecdc <netconn_accept+0x114>
  *new_conn = NULL;
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d109      	bne.n	800ec0c <netconn_accept+0x44>
 800ebf8:	4b3a      	ldr	r3, [pc, #232]	@ (800ece4 <netconn_accept+0x11c>)
 800ebfa:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800ebfe:	493c      	ldr	r1, [pc, #240]	@ (800ecf0 <netconn_accept+0x128>)
 800ec00:	483a      	ldr	r0, [pc, #232]	@ (800ecec <netconn_accept+0x124>)
 800ec02:	f010 fabb 	bl	801f17c <iprintf>
 800ec06:	f06f 030f 	mvn.w	r3, #15
 800ec0a:	e067      	b.n	800ecdc <netconn_accept+0x114>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800ec0c:	6878      	ldr	r0, [r7, #4]
 800ec0e:	f000 fb88 	bl	800f322 <netconn_err>
 800ec12:	4603      	mov	r3, r0
 800ec14:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800ec16:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d002      	beq.n	800ec24 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800ec1e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ec22:	e05b      	b.n	800ecdc <netconn_accept+0x114>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	3314      	adds	r3, #20
 800ec28:	4618      	mov	r0, r3
 800ec2a:	f00f f9b8 	bl	801df9e <sys_mbox_valid>
 800ec2e:	4603      	mov	r3, r0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d006      	beq.n	800ec42 <netconn_accept+0x7a>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec3a:	f003 0301 	and.w	r3, r3, #1
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d002      	beq.n	800ec48 <netconn_accept+0x80>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800ec42:	f06f 030e 	mvn.w	r3, #14
 800ec46:	e049      	b.n	800ecdc <netconn_accept+0x114>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec4e:	f003 0302 	and.w	r3, r3, #2
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d00e      	beq.n	800ec74 <netconn_accept+0xac>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	3314      	adds	r3, #20
 800ec5a:	f107 020c 	add.w	r2, r7, #12
 800ec5e:	4611      	mov	r1, r2
 800ec60:	4618      	mov	r0, r3
 800ec62:	f00f f980 	bl	801df66 <sys_arch_mbox_tryfetch>
 800ec66:	4603      	mov	r3, r0
 800ec68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec6c:	d113      	bne.n	800ec96 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800ec6e:	f06f 0306 	mvn.w	r3, #6
 800ec72:	e033      	b.n	800ecdc <netconn_accept+0x114>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f103 0014 	add.w	r0, r3, #20
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	69da      	ldr	r2, [r3, #28]
 800ec7e:	f107 030c 	add.w	r3, r7, #12
 800ec82:	4619      	mov	r1, r3
 800ec84:	f00f f930 	bl	801dee8 <sys_arch_mbox_fetch>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec8e:	d102      	bne.n	800ec96 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800ec90:	f06f 0302 	mvn.w	r3, #2
 800ec94:	e022      	b.n	800ecdc <netconn_accept+0x114>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d005      	beq.n	800ecaa <netconn_accept+0xe2>
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eca2:	2200      	movs	r2, #0
 800eca4:	2101      	movs	r1, #1
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f107 0213 	add.w	r2, r7, #19
 800ecb0:	4611      	mov	r1, r2
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	f000 fb86 	bl	800f3c4 <lwip_netconn_is_err_msg>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d002      	beq.n	800ecc4 <netconn_accept+0xfc>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800ecbe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ecc2:	e00b      	b.n	800ecdc <netconn_accept+0x114>
  }
  if (accept_ptr == NULL) {
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d102      	bne.n	800ecd0 <netconn_accept+0x108>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800ecca:	f06f 030e 	mvn.w	r3, #14
 800ecce:	e005      	b.n	800ecdc <netconn_accept+0x114>
  }
  newconn = (struct netconn *)accept_ptr;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	697a      	ldr	r2, [r7, #20]
 800ecd8:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ecda:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3718      	adds	r7, #24
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	08023ef8 	.word	0x08023ef8
 800ece8:	080240d0 	.word	0x080240d0
 800ecec:	08023f50 	.word	0x08023f50
 800ecf0:	080240f0 	.word	0x080240f0

0800ecf4 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b088      	sub	sp, #32
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	60f8      	str	r0, [r7, #12]
 800ecfc:	60b9      	str	r1, [r7, #8]
 800ecfe:	4613      	mov	r3, r2
 800ed00:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800ed02:	2300      	movs	r3, #0
 800ed04:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800ed06:	68bb      	ldr	r3, [r7, #8]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d109      	bne.n	800ed20 <netconn_recv_data+0x2c>
 800ed0c:	4b5e      	ldr	r3, [pc, #376]	@ (800ee88 <netconn_recv_data+0x194>)
 800ed0e:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800ed12:	495e      	ldr	r1, [pc, #376]	@ (800ee8c <netconn_recv_data+0x198>)
 800ed14:	485e      	ldr	r0, [pc, #376]	@ (800ee90 <netconn_recv_data+0x19c>)
 800ed16:	f010 fa31 	bl	801f17c <iprintf>
 800ed1a:	f06f 030f 	mvn.w	r3, #15
 800ed1e:	e0ae      	b.n	800ee7e <netconn_recv_data+0x18a>
  *new_buf = NULL;
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	2200      	movs	r2, #0
 800ed24:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d109      	bne.n	800ed40 <netconn_recv_data+0x4c>
 800ed2c:	4b56      	ldr	r3, [pc, #344]	@ (800ee88 <netconn_recv_data+0x194>)
 800ed2e:	f240 224a 	movw	r2, #586	@ 0x24a
 800ed32:	4958      	ldr	r1, [pc, #352]	@ (800ee94 <netconn_recv_data+0x1a0>)
 800ed34:	4856      	ldr	r0, [pc, #344]	@ (800ee90 <netconn_recv_data+0x19c>)
 800ed36:	f010 fa21 	bl	801f17c <iprintf>
 800ed3a:	f06f 030f 	mvn.w	r3, #15
 800ed3e:	e09e      	b.n	800ee7e <netconn_recv_data+0x18a>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	3310      	adds	r3, #16
 800ed44:	4618      	mov	r0, r3
 800ed46:	f00f f92a 	bl	801df9e <sys_mbox_valid>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d10e      	bne.n	800ed6e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800ed50:	68f8      	ldr	r0, [r7, #12]
 800ed52:	f000 fae6 	bl	800f322 <netconn_err>
 800ed56:	4603      	mov	r3, r0
 800ed58:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800ed5a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d002      	beq.n	800ed68 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800ed62:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ed66:	e08a      	b.n	800ee7e <netconn_recv_data+0x18a>
    }
    return ERR_CONN;
 800ed68:	f06f 030a 	mvn.w	r3, #10
 800ed6c:	e087      	b.n	800ee7e <netconn_recv_data+0x18a>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed74:	f003 0302 	and.w	r3, r3, #2
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d110      	bne.n	800ed9e <netconn_recv_data+0xaa>
 800ed7c:	79fb      	ldrb	r3, [r7, #7]
 800ed7e:	f003 0304 	and.w	r3, r3, #4
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d10b      	bne.n	800ed9e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed8c:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d104      	bne.n	800ed9e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d024      	beq.n	800ede8 <netconn_recv_data+0xf4>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	3310      	adds	r3, #16
 800eda2:	f107 0218 	add.w	r2, r7, #24
 800eda6:	4611      	mov	r1, r2
 800eda8:	4618      	mov	r0, r3
 800edaa:	f00f f8dc 	bl	801df66 <sys_arch_mbox_tryfetch>
 800edae:	4603      	mov	r3, r0
 800edb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edb4:	d129      	bne.n	800ee0a <netconn_recv_data+0x116>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800edb6:	68f8      	ldr	r0, [r7, #12]
 800edb8:	f000 fab3 	bl	800f322 <netconn_err>
 800edbc:	4603      	mov	r3, r0
 800edbe:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800edc0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <netconn_recv_data+0xda>
        /* return pending error */
        return err;
 800edc8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800edcc:	e057      	b.n	800ee7e <netconn_recv_data+0x18a>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800edd4:	f003 0301 	and.w	r3, r3, #1
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d002      	beq.n	800ede2 <netconn_recv_data+0xee>
        return ERR_CONN;
 800eddc:	f06f 030a 	mvn.w	r3, #10
 800ede0:	e04d      	b.n	800ee7e <netconn_recv_data+0x18a>
      }
      return ERR_WOULDBLOCK;
 800ede2:	f06f 0306 	mvn.w	r3, #6
 800ede6:	e04a      	b.n	800ee7e <netconn_recv_data+0x18a>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f103 0010 	add.w	r0, r3, #16
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	69da      	ldr	r2, [r3, #28]
 800edf2:	f107 0318 	add.w	r3, r7, #24
 800edf6:	4619      	mov	r1, r3
 800edf8:	f00f f876 	bl	801dee8 <sys_arch_mbox_fetch>
 800edfc:	4603      	mov	r3, r0
 800edfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee02:	d102      	bne.n	800ee0a <netconn_recv_data+0x116>
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800ee04:	f06f 0302 	mvn.w	r3, #2
 800ee08:	e039      	b.n	800ee7e <netconn_recv_data+0x18a>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	781b      	ldrb	r3, [r3, #0]
 800ee0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ee12:	2b10      	cmp	r3, #16
 800ee14:	d117      	bne.n	800ee46 <netconn_recv_data+0x152>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800ee16:	69bb      	ldr	r3, [r7, #24]
 800ee18:	f107 0217 	add.w	r2, r7, #23
 800ee1c:	4611      	mov	r1, r2
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f000 fad0 	bl	800f3c4 <lwip_netconn_is_err_msg>
 800ee24:	4603      	mov	r3, r0
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d009      	beq.n	800ee3e <netconn_recv_data+0x14a>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800ee2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ee2e:	f113 0f0f 	cmn.w	r3, #15
 800ee32:	d101      	bne.n	800ee38 <netconn_recv_data+0x144>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800ee34:	2300      	movs	r3, #0
 800ee36:	e022      	b.n	800ee7e <netconn_recv_data+0x18a>
      }
      return err;
 800ee38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ee3c:	e01f      	b.n	800ee7e <netconn_recv_data+0x18a>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800ee3e:	69bb      	ldr	r3, [r7, #24]
 800ee40:	891b      	ldrh	r3, [r3, #8]
 800ee42:	83fb      	strh	r3, [r7, #30]
 800ee44:	e00d      	b.n	800ee62 <netconn_recv_data+0x16e>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ee46:	69bb      	ldr	r3, [r7, #24]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d106      	bne.n	800ee5a <netconn_recv_data+0x166>
 800ee4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ee88 <netconn_recv_data+0x194>)
 800ee4e:	f240 2291 	movw	r2, #657	@ 0x291
 800ee52:	4911      	ldr	r1, [pc, #68]	@ (800ee98 <netconn_recv_data+0x1a4>)
 800ee54:	480e      	ldr	r0, [pc, #56]	@ (800ee90 <netconn_recv_data+0x19c>)
 800ee56:	f010 f991 	bl	801f17c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800ee5a:	69bb      	ldr	r3, [r7, #24]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	891b      	ldrh	r3, [r3, #8]
 800ee60:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d005      	beq.n	800ee76 <netconn_recv_data+0x182>
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee6e:	8bfa      	ldrh	r2, [r7, #30]
 800ee70:	2101      	movs	r1, #1
 800ee72:	68f8      	ldr	r0, [r7, #12]
 800ee74:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800ee76:	69ba      	ldr	r2, [r7, #24]
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ee7c:	2300      	movs	r3, #0
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3720      	adds	r7, #32
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	08023ef8 	.word	0x08023ef8
 800ee8c:	08024110 	.word	0x08024110
 800ee90:	08023f50 	.word	0x08023f50
 800ee94:	08024130 	.word	0x08024130
 800ee98:	0802414c 	.word	0x0802414c

0800ee9c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b084      	sub	sp, #16
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	60f8      	str	r0, [r7, #12]
 800eea4:	60b9      	str	r1, [r7, #8]
 800eea6:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d005      	beq.n	800eeba <netconn_tcp_recvd_msg+0x1e>
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	781b      	ldrb	r3, [r3, #0]
 800eeb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800eeb6:	2b10      	cmp	r3, #16
 800eeb8:	d009      	beq.n	800eece <netconn_tcp_recvd_msg+0x32>
 800eeba:	4b0c      	ldr	r3, [pc, #48]	@ (800eeec <netconn_tcp_recvd_msg+0x50>)
 800eebc:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800eec0:	490b      	ldr	r1, [pc, #44]	@ (800eef0 <netconn_tcp_recvd_msg+0x54>)
 800eec2:	480c      	ldr	r0, [pc, #48]	@ (800eef4 <netconn_tcp_recvd_msg+0x58>)
 800eec4:	f010 f95a 	bl	801f17c <iprintf>
 800eec8:	f06f 030f 	mvn.w	r3, #15
 800eecc:	e00a      	b.n	800eee4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	68fa      	ldr	r2, [r7, #12]
 800eed2:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	68ba      	ldr	r2, [r7, #8]
 800eed8:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800eeda:	6879      	ldr	r1, [r7, #4]
 800eedc:	4806      	ldr	r0, [pc, #24]	@ (800eef8 <netconn_tcp_recvd_msg+0x5c>)
 800eede:	f7ff fcff 	bl	800e8e0 <netconn_apimsg>
 800eee2:	4603      	mov	r3, r0
}
 800eee4:	4618      	mov	r0, r3
 800eee6:	3710      	adds	r7, #16
 800eee8:	46bd      	mov	sp, r7
 800eeea:	bd80      	pop	{r7, pc}
 800eeec:	08023ef8 	.word	0x08023ef8
 800eef0:	08024158 	.word	0x08024158
 800eef4:	08023f50 	.word	0x08023f50
 800eef8:	080107a1 	.word	0x080107a1

0800eefc <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b090      	sub	sp, #64	@ 0x40
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	4613      	mov	r3, r2
 800ef08:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	3310      	adds	r3, #16
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f00f f845 	bl	801df9e <sys_mbox_valid>
 800ef14:	4603      	mov	r3, r0
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d102      	bne.n	800ef20 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800ef1a:	f06f 030a 	mvn.w	r3, #10
 800ef1e:	e072      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef26:	b25b      	sxtb	r3, r3
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	da09      	bge.n	800ef40 <netconn_recv_data_tcp+0x44>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef36:	b2da      	uxtb	r2, r3
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f883 2020 	strb.w	r2, [r3, #32]
    goto handle_fin;
 800ef3e:	e03b      	b.n	800efb8 <netconn_recv_data_tcp+0xbc>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800ef40:	79fb      	ldrb	r3, [r7, #7]
 800ef42:	461a      	mov	r2, r3
 800ef44:	68b9      	ldr	r1, [r7, #8]
 800ef46:	68f8      	ldr	r0, [r7, #12]
 800ef48:	f7ff fed4 	bl	800ecf4 <netconn_recv_data>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800ef52:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d002      	beq.n	800ef60 <netconn_recv_data_tcp+0x64>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800ef5a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ef5e:	e052      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
  }
  buf = *new_buf;
 800ef60:	68bb      	ldr	r3, [r7, #8]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800ef66:	79fb      	ldrb	r3, [r7, #7]
 800ef68:	f003 0308 	and.w	r3, r3, #8
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d10e      	bne.n	800ef8e <netconn_recv_data_tcp+0x92>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800ef70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d002      	beq.n	800ef7c <netconn_recv_data_tcp+0x80>
 800ef76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef78:	891b      	ldrh	r3, [r3, #8]
 800ef7a:	e000      	b.n	800ef7e <netconn_recv_data_tcp+0x82>
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800ef80:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef82:	f107 0214 	add.w	r2, r7, #20
 800ef86:	4619      	mov	r1, r3
 800ef88:	68f8      	ldr	r0, [r7, #12]
 800ef8a:	f7ff ff87 	bl	800ee9c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800ef8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d136      	bne.n	800f002 <netconn_recv_data_tcp+0x106>
    if (apiflags & NETCONN_NOFIN) {
 800ef94:	79fb      	ldrb	r3, [r7, #7]
 800ef96:	f003 0310 	and.w	r3, r3, #16
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d00b      	beq.n	800efb6 <netconn_recv_data_tcp+0xba>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800efa4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800efa8:	b2da      	uxtb	r2, r3
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	f883 2020 	strb.w	r2, [r3, #32]
      return ERR_WOULDBLOCK;
 800efb0:	f06f 0306 	mvn.w	r3, #6
 800efb4:	e027      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
    } else {
handle_fin:
 800efb6:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d005      	beq.n	800efcc <netconn_recv_data_tcp+0xd0>
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efc4:	2200      	movs	r2, #0
 800efc6:	2101      	movs	r1, #1
 800efc8:	68f8      	ldr	r0, [r7, #12]
 800efca:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d10f      	bne.n	800eff4 <netconn_recv_data_tcp+0xf8>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800efd4:	68f8      	ldr	r0, [r7, #12]
 800efd6:	f000 f9a4 	bl	800f322 <netconn_err>
 800efda:	4603      	mov	r3, r0
 800efdc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800efe0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d002      	beq.n	800efee <netconn_recv_data_tcp+0xf2>
          return err;
 800efe8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800efec:	e00b      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
        }
        return ERR_RST;
 800efee:	f06f 030d 	mvn.w	r3, #13
 800eff2:	e008      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800eff4:	2101      	movs	r1, #1
 800eff6:	68f8      	ldr	r0, [r7, #12]
 800eff8:	f000 f956 	bl	800f2a8 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800effc:	f06f 030e 	mvn.w	r3, #14
 800f000:	e001      	b.n	800f006 <netconn_recv_data_tcp+0x10a>
    }
  }
  return err;
 800f002:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800f006:	4618      	mov	r0, r3
 800f008:	3740      	adds	r7, #64	@ 0x40
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
	...

0800f010 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b086      	sub	sp, #24
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800f01a:	2300      	movs	r3, #0
 800f01c:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800f01e:	683b      	ldr	r3, [r7, #0]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d109      	bne.n	800f038 <netconn_recv+0x28>
 800f024:	4b32      	ldr	r3, [pc, #200]	@ (800f0f0 <netconn_recv+0xe0>)
 800f026:	f240 3263 	movw	r2, #867	@ 0x363
 800f02a:	4932      	ldr	r1, [pc, #200]	@ (800f0f4 <netconn_recv+0xe4>)
 800f02c:	4832      	ldr	r0, [pc, #200]	@ (800f0f8 <netconn_recv+0xe8>)
 800f02e:	f010 f8a5 	bl	801f17c <iprintf>
 800f032:	f06f 030f 	mvn.w	r3, #15
 800f036:	e056      	b.n	800f0e6 <netconn_recv+0xd6>
  *new_buf = NULL;
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	2200      	movs	r2, #0
 800f03c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d109      	bne.n	800f058 <netconn_recv+0x48>
 800f044:	4b2a      	ldr	r3, [pc, #168]	@ (800f0f0 <netconn_recv+0xe0>)
 800f046:	f240 3265 	movw	r2, #869	@ 0x365
 800f04a:	492c      	ldr	r1, [pc, #176]	@ (800f0fc <netconn_recv+0xec>)
 800f04c:	482a      	ldr	r0, [pc, #168]	@ (800f0f8 <netconn_recv+0xe8>)
 800f04e:	f010 f895 	bl	801f17c <iprintf>
 800f052:	f06f 030f 	mvn.w	r3, #15
 800f056:	e046      	b.n	800f0e6 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f060:	2b10      	cmp	r3, #16
 800f062:	d13a      	bne.n	800f0da <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800f064:	2300      	movs	r3, #0
 800f066:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800f068:	2006      	movs	r0, #6
 800f06a:	f003 fdc9 	bl	8012c00 <memp_malloc>
 800f06e:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d102      	bne.n	800f07c <netconn_recv+0x6c>
      return ERR_MEM;
 800f076:	f04f 33ff 	mov.w	r3, #4294967295
 800f07a:	e034      	b.n	800f0e6 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800f07c:	f107 030c 	add.w	r3, r7, #12
 800f080:	2200      	movs	r2, #0
 800f082:	4619      	mov	r1, r3
 800f084:	6878      	ldr	r0, [r7, #4]
 800f086:	f7ff ff39 	bl	800eefc <netconn_recv_data_tcp>
 800f08a:	4603      	mov	r3, r0
 800f08c:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800f08e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d006      	beq.n	800f0a4 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800f096:	6979      	ldr	r1, [r7, #20]
 800f098:	2006      	movs	r0, #6
 800f09a:	f003 fe27 	bl	8012cec <memp_free>
      return err;
 800f09e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f0a2:	e020      	b.n	800f0e6 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d106      	bne.n	800f0b8 <netconn_recv+0xa8>
 800f0aa:	4b11      	ldr	r3, [pc, #68]	@ (800f0f0 <netconn_recv+0xe0>)
 800f0ac:	f240 3279 	movw	r2, #889	@ 0x379
 800f0b0:	4913      	ldr	r1, [pc, #76]	@ (800f100 <netconn_recv+0xf0>)
 800f0b2:	4811      	ldr	r0, [pc, #68]	@ (800f0f8 <netconn_recv+0xe8>)
 800f0b4:	f010 f862 	bl	801f17c <iprintf>

    buf->p = p;
 800f0b8:	68fa      	ldr	r2, [r7, #12]
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800f0be:	68fa      	ldr	r2, [r7, #12]
 800f0c0:	697b      	ldr	r3, [r7, #20]
 800f0c2:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800f0c4:	697b      	ldr	r3, [r7, #20]
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	697a      	ldr	r2, [r7, #20]
 800f0d4:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	e005      	b.n	800f0e6 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800f0da:	2200      	movs	r2, #0
 800f0dc:	6839      	ldr	r1, [r7, #0]
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f7ff fe08 	bl	800ecf4 <netconn_recv_data>
 800f0e4:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	3718      	adds	r7, #24
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	bd80      	pop	{r7, pc}
 800f0ee:	bf00      	nop
 800f0f0:	08023ef8 	.word	0x08023ef8
 800f0f4:	08024110 	.word	0x08024110
 800f0f8:	08023f50 	.word	0x08023f50
 800f0fc:	08024130 	.word	0x08024130
 800f100:	080241a8 	.word	0x080241a8

0800f104 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b088      	sub	sp, #32
 800f108:	af02      	add	r7, sp, #8
 800f10a:	60f8      	str	r0, [r7, #12]
 800f10c:	60b9      	str	r1, [r7, #8]
 800f10e:	607a      	str	r2, [r7, #4]
 800f110:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800f11a:	78fa      	ldrb	r2, [r7, #3]
 800f11c:	f107 0110 	add.w	r1, r7, #16
 800f120:	6a3b      	ldr	r3, [r7, #32]
 800f122:	9300      	str	r3, [sp, #0]
 800f124:	4613      	mov	r3, r2
 800f126:	2201      	movs	r2, #1
 800f128:	68f8      	ldr	r0, [r7, #12]
 800f12a:	f000 f805 	bl	800f138 <netconn_write_vectors_partly>
 800f12e:	4603      	mov	r3, r0
}
 800f130:	4618      	mov	r0, r3
 800f132:	3718      	adds	r7, #24
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}

0800f138 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b092      	sub	sp, #72	@ 0x48
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	60f8      	str	r0, [r7, #12]
 800f140:	60b9      	str	r1, [r7, #8]
 800f142:	4611      	mov	r1, r2
 800f144:	461a      	mov	r2, r3
 800f146:	460b      	mov	r3, r1
 800f148:	80fb      	strh	r3, [r7, #6]
 800f14a:	4613      	mov	r3, r2
 800f14c:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d109      	bne.n	800f168 <netconn_write_vectors_partly+0x30>
 800f154:	4b4e      	ldr	r3, [pc, #312]	@ (800f290 <netconn_write_vectors_partly+0x158>)
 800f156:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800f15a:	494e      	ldr	r1, [pc, #312]	@ (800f294 <netconn_write_vectors_partly+0x15c>)
 800f15c:	484e      	ldr	r0, [pc, #312]	@ (800f298 <netconn_write_vectors_partly+0x160>)
 800f15e:	f010 f80d 	bl	801f17c <iprintf>
 800f162:	f06f 030f 	mvn.w	r3, #15
 800f166:	e08f      	b.n	800f288 <netconn_write_vectors_partly+0x150>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	781b      	ldrb	r3, [r3, #0]
 800f16c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f170:	2b10      	cmp	r3, #16
 800f172:	d009      	beq.n	800f188 <netconn_write_vectors_partly+0x50>
 800f174:	4b46      	ldr	r3, [pc, #280]	@ (800f290 <netconn_write_vectors_partly+0x158>)
 800f176:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800f17a:	4948      	ldr	r1, [pc, #288]	@ (800f29c <netconn_write_vectors_partly+0x164>)
 800f17c:	4846      	ldr	r0, [pc, #280]	@ (800f298 <netconn_write_vectors_partly+0x160>)
 800f17e:	f00f fffd 	bl	801f17c <iprintf>
 800f182:	f06f 0305 	mvn.w	r3, #5
 800f186:	e07f      	b.n	800f288 <netconn_write_vectors_partly+0x150>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f18e:	f003 0302 	and.w	r3, r3, #2
 800f192:	2b00      	cmp	r3, #0
 800f194:	d104      	bne.n	800f1a0 <netconn_write_vectors_partly+0x68>
 800f196:	797b      	ldrb	r3, [r7, #5]
 800f198:	f003 0304 	and.w	r3, r3, #4
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d001      	beq.n	800f1a4 <netconn_write_vectors_partly+0x6c>
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	e000      	b.n	800f1a6 <netconn_write_vectors_partly+0x6e>
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800f1aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d005      	beq.n	800f1be <netconn_write_vectors_partly+0x86>
 800f1b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d102      	bne.n	800f1be <netconn_write_vectors_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800f1b8:	f06f 0305 	mvn.w	r3, #5
 800f1bc:	e064      	b.n	800f288 <netconn_write_vectors_partly+0x150>
  }

  /* sum up the total size */
  size = 0;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1c6:	e015      	b.n	800f1f4 <netconn_write_vectors_partly+0xbc>
    size += vectors[i].len;
 800f1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1ca:	00db      	lsls	r3, r3, #3
 800f1cc:	68ba      	ldr	r2, [r7, #8]
 800f1ce:	4413      	add	r3, r2
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1d4:	4413      	add	r3, r2
 800f1d6:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800f1d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1da:	00db      	lsls	r3, r3, #3
 800f1dc:	68ba      	ldr	r2, [r7, #8]
 800f1de:	4413      	add	r3, r2
 800f1e0:	685b      	ldr	r3, [r3, #4]
 800f1e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1e4:	429a      	cmp	r2, r3
 800f1e6:	d202      	bcs.n	800f1ee <netconn_write_vectors_partly+0xb6>
      /* overflow */
      return ERR_VAL;
 800f1e8:	f06f 0305 	mvn.w	r3, #5
 800f1ec:	e04c      	b.n	800f288 <netconn_write_vectors_partly+0x150>
  for (i = 0; i < vectorcnt; i++) {
 800f1ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1f0:	3301      	adds	r3, #1
 800f1f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1f4:	88fb      	ldrh	r3, [r7, #6]
 800f1f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f1f8:	429a      	cmp	r2, r3
 800f1fa:	dbe5      	blt.n	800f1c8 <netconn_write_vectors_partly+0x90>
    }
  }
  if (size == 0) {
 800f1fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d101      	bne.n	800f206 <netconn_write_vectors_partly+0xce>
    return ERR_OK;
 800f202:	2300      	movs	r3, #0
 800f204:	e040      	b.n	800f288 <netconn_write_vectors_partly+0x150>
  } else if (size > SSIZE_MAX) {
 800f206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f208:	2b00      	cmp	r3, #0
 800f20a:	da0a      	bge.n	800f222 <netconn_write_vectors_partly+0xea>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800f20c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d102      	bne.n	800f218 <netconn_write_vectors_partly+0xe0>
      return ERR_VAL;
 800f212:	f06f 0305 	mvn.w	r3, #5
 800f216:	e037      	b.n	800f288 <netconn_write_vectors_partly+0x150>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800f218:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f21c:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800f21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f220:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800f22a:	88fb      	ldrh	r3, [r7, #6]
 800f22c:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800f22e:	2300      	movs	r3, #0
 800f230:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800f232:	797b      	ldrb	r3, [r7, #5]
 800f234:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800f238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f23a:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800f23c:	2300      	movs	r3, #0
 800f23e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800f240:	f107 0314 	add.w	r3, r7, #20
 800f244:	4619      	mov	r1, r3
 800f246:	4816      	ldr	r0, [pc, #88]	@ (800f2a0 <netconn_write_vectors_partly+0x168>)
 800f248:	f7ff fb4a 	bl	800e8e0 <netconn_apimsg>
 800f24c:	4603      	mov	r3, r0
 800f24e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800f252:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800f256:	2b00      	cmp	r3, #0
 800f258:	d114      	bne.n	800f284 <netconn_write_vectors_partly+0x14c>
    if (bytes_written != NULL) {
 800f25a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d002      	beq.n	800f266 <netconn_write_vectors_partly+0x12e>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800f260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f262:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f264:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800f266:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d10a      	bne.n	800f284 <netconn_write_vectors_partly+0x14c>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800f26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f270:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f272:	429a      	cmp	r2, r3
 800f274:	d006      	beq.n	800f284 <netconn_write_vectors_partly+0x14c>
 800f276:	4b06      	ldr	r3, [pc, #24]	@ (800f290 <netconn_write_vectors_partly+0x158>)
 800f278:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800f27c:	4909      	ldr	r1, [pc, #36]	@ (800f2a4 <netconn_write_vectors_partly+0x16c>)
 800f27e:	4806      	ldr	r0, [pc, #24]	@ (800f298 <netconn_write_vectors_partly+0x160>)
 800f280:	f00f ff7c 	bl	801f17c <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800f284:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3748      	adds	r7, #72	@ 0x48
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}
 800f290:	08023ef8 	.word	0x08023ef8
 800f294:	080241d0 	.word	0x080241d0
 800f298:	08023f50 	.word	0x08023f50
 800f29c:	080241ec 	.word	0x080241ec
 800f2a0:	08010bad 	.word	0x08010bad
 800f2a4:	08024210 	.word	0x08024210

0800f2a8 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b08c      	sub	sp, #48	@ 0x30
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
 800f2b0:	460b      	mov	r3, r1
 800f2b2:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d109      	bne.n	800f2ce <netconn_close_shutdown+0x26>
 800f2ba:	4b0f      	ldr	r3, [pc, #60]	@ (800f2f8 <netconn_close_shutdown+0x50>)
 800f2bc:	f240 4247 	movw	r2, #1095	@ 0x447
 800f2c0:	490e      	ldr	r1, [pc, #56]	@ (800f2fc <netconn_close_shutdown+0x54>)
 800f2c2:	480f      	ldr	r0, [pc, #60]	@ (800f300 <netconn_close_shutdown+0x58>)
 800f2c4:	f00f ff5a 	bl	801f17c <iprintf>
 800f2c8:	f06f 030f 	mvn.w	r3, #15
 800f2cc:	e010      	b.n	800f2f0 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800f2d2:	78fb      	ldrb	r3, [r7, #3]
 800f2d4:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800f2d6:	2329      	movs	r3, #41	@ 0x29
 800f2d8:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800f2da:	f107 030c 	add.w	r3, r7, #12
 800f2de:	4619      	mov	r1, r3
 800f2e0:	4808      	ldr	r0, [pc, #32]	@ (800f304 <netconn_close_shutdown+0x5c>)
 800f2e2:	f7ff fafd 	bl	800e8e0 <netconn_apimsg>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800f2ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3730      	adds	r7, #48	@ 0x30
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}
 800f2f8:	08023ef8 	.word	0x08023ef8
 800f2fc:	08024234 	.word	0x08024234
 800f300:	08023f50 	.word	0x08023f50
 800f304:	08010cc5 	.word	0x08010cc5

0800f308 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800f310:	2103      	movs	r1, #3
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f7ff ffc8 	bl	800f2a8 <netconn_close_shutdown>
 800f318:	4603      	mov	r3, r0
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3708      	adds	r7, #8
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800f322:	b580      	push	{r7, lr}
 800f324:	b084      	sub	sp, #16
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d101      	bne.n	800f334 <netconn_err+0x12>
    return ERR_OK;
 800f330:	2300      	movs	r3, #0
 800f332:	e00d      	b.n	800f350 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800f334:	f00e ff4e 	bl	801e1d4 <sys_arch_protect>
 800f338:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	7a1b      	ldrb	r3, [r3, #8]
 800f33e:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	2200      	movs	r2, #0
 800f344:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800f346:	68f8      	ldr	r0, [r7, #12]
 800f348:	f00e ff52 	bl	801e1f0 <sys_arch_unprotect>
  return err;
 800f34c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800f350:	4618      	mov	r0, r3
 800f352:	3710      	adds	r7, #16
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}

0800f358 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b082      	sub	sp, #8
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	4603      	mov	r3, r0
 800f360:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800f362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f366:	f113 0f0d 	cmn.w	r3, #13
 800f36a:	d009      	beq.n	800f380 <lwip_netconn_err_to_msg+0x28>
 800f36c:	f113 0f0d 	cmn.w	r3, #13
 800f370:	dc0c      	bgt.n	800f38c <lwip_netconn_err_to_msg+0x34>
 800f372:	f113 0f0f 	cmn.w	r3, #15
 800f376:	d007      	beq.n	800f388 <lwip_netconn_err_to_msg+0x30>
 800f378:	f113 0f0e 	cmn.w	r3, #14
 800f37c:	d002      	beq.n	800f384 <lwip_netconn_err_to_msg+0x2c>
 800f37e:	e005      	b.n	800f38c <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800f380:	4b0a      	ldr	r3, [pc, #40]	@ (800f3ac <lwip_netconn_err_to_msg+0x54>)
 800f382:	e00e      	b.n	800f3a2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800f384:	4b0a      	ldr	r3, [pc, #40]	@ (800f3b0 <lwip_netconn_err_to_msg+0x58>)
 800f386:	e00c      	b.n	800f3a2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800f388:	4b0a      	ldr	r3, [pc, #40]	@ (800f3b4 <lwip_netconn_err_to_msg+0x5c>)
 800f38a:	e00a      	b.n	800f3a2 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800f38c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d005      	beq.n	800f3a0 <lwip_netconn_err_to_msg+0x48>
 800f394:	4b08      	ldr	r3, [pc, #32]	@ (800f3b8 <lwip_netconn_err_to_msg+0x60>)
 800f396:	227d      	movs	r2, #125	@ 0x7d
 800f398:	4908      	ldr	r1, [pc, #32]	@ (800f3bc <lwip_netconn_err_to_msg+0x64>)
 800f39a:	4809      	ldr	r0, [pc, #36]	@ (800f3c0 <lwip_netconn_err_to_msg+0x68>)
 800f39c:	f00f feee 	bl	801f17c <iprintf>
      return NULL;
 800f3a0:	2300      	movs	r3, #0
  }
}
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	3708      	adds	r7, #8
 800f3a6:	46bd      	mov	sp, r7
 800f3a8:	bd80      	pop	{r7, pc}
 800f3aa:	bf00      	nop
 800f3ac:	0802758c 	.word	0x0802758c
 800f3b0:	0802758d 	.word	0x0802758d
 800f3b4:	0802758e 	.word	0x0802758e
 800f3b8:	08024298 	.word	0x08024298
 800f3bc:	080242cc 	.word	0x080242cc
 800f3c0:	080242dc 	.word	0x080242dc

0800f3c4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b082      	sub	sp, #8
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d105      	bne.n	800f3e0 <lwip_netconn_is_err_msg+0x1c>
 800f3d4:	4b12      	ldr	r3, [pc, #72]	@ (800f420 <lwip_netconn_is_err_msg+0x5c>)
 800f3d6:	2285      	movs	r2, #133	@ 0x85
 800f3d8:	4912      	ldr	r1, [pc, #72]	@ (800f424 <lwip_netconn_is_err_msg+0x60>)
 800f3da:	4813      	ldr	r0, [pc, #76]	@ (800f428 <lwip_netconn_is_err_msg+0x64>)
 800f3dc:	f00f fece 	bl	801f17c <iprintf>

  if (msg == &netconn_aborted) {
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	4a12      	ldr	r2, [pc, #72]	@ (800f42c <lwip_netconn_is_err_msg+0x68>)
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	d104      	bne.n	800f3f2 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	22f3      	movs	r2, #243	@ 0xf3
 800f3ec:	701a      	strb	r2, [r3, #0]
    return 1;
 800f3ee:	2301      	movs	r3, #1
 800f3f0:	e012      	b.n	800f418 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	4a0e      	ldr	r2, [pc, #56]	@ (800f430 <lwip_netconn_is_err_msg+0x6c>)
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	d104      	bne.n	800f404 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	22f2      	movs	r2, #242	@ 0xf2
 800f3fe:	701a      	strb	r2, [r3, #0]
    return 1;
 800f400:	2301      	movs	r3, #1
 800f402:	e009      	b.n	800f418 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	4a0b      	ldr	r2, [pc, #44]	@ (800f434 <lwip_netconn_is_err_msg+0x70>)
 800f408:	4293      	cmp	r3, r2
 800f40a:	d104      	bne.n	800f416 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	22f1      	movs	r2, #241	@ 0xf1
 800f410:	701a      	strb	r2, [r3, #0]
    return 1;
 800f412:	2301      	movs	r3, #1
 800f414:	e000      	b.n	800f418 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800f416:	2300      	movs	r3, #0
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3708      	adds	r7, #8
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	08024298 	.word	0x08024298
 800f424:	08024304 	.word	0x08024304
 800f428:	080242dc 	.word	0x080242dc
 800f42c:	0802758c 	.word	0x0802758c
 800f430:	0802758d 	.word	0x0802758d
 800f434:	0802758e 	.word	0x0802758e

0800f438 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b088      	sub	sp, #32
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	60f8      	str	r0, [r7, #12]
 800f440:	60b9      	str	r1, [r7, #8]
 800f442:	607a      	str	r2, [r7, #4]
 800f444:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d105      	bne.n	800f458 <recv_udp+0x20>
 800f44c:	4b34      	ldr	r3, [pc, #208]	@ (800f520 <recv_udp+0xe8>)
 800f44e:	22e5      	movs	r2, #229	@ 0xe5
 800f450:	4934      	ldr	r1, [pc, #208]	@ (800f524 <recv_udp+0xec>)
 800f452:	4835      	ldr	r0, [pc, #212]	@ (800f528 <recv_udp+0xf0>)
 800f454:	f00f fe92 	bl	801f17c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d105      	bne.n	800f46a <recv_udp+0x32>
 800f45e:	4b30      	ldr	r3, [pc, #192]	@ (800f520 <recv_udp+0xe8>)
 800f460:	22e6      	movs	r2, #230	@ 0xe6
 800f462:	4932      	ldr	r1, [pc, #200]	@ (800f52c <recv_udp+0xf4>)
 800f464:	4830      	ldr	r0, [pc, #192]	@ (800f528 <recv_udp+0xf0>)
 800f466:	f00f fe89 	bl	801f17c <iprintf>
  conn = (struct netconn *)arg;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f46e:	69fb      	ldr	r3, [r7, #28]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d103      	bne.n	800f47c <recv_udp+0x44>
    pbuf_free(p);
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f004 fadd 	bl	8013a34 <pbuf_free>
    return;
 800f47a:	e04d      	b.n	800f518 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800f47c:	69fb      	ldr	r3, [r7, #28]
 800f47e:	685b      	ldr	r3, [r3, #4]
 800f480:	68ba      	ldr	r2, [r7, #8]
 800f482:	429a      	cmp	r2, r3
 800f484:	d005      	beq.n	800f492 <recv_udp+0x5a>
 800f486:	4b26      	ldr	r3, [pc, #152]	@ (800f520 <recv_udp+0xe8>)
 800f488:	22ee      	movs	r2, #238	@ 0xee
 800f48a:	4929      	ldr	r1, [pc, #164]	@ (800f530 <recv_udp+0xf8>)
 800f48c:	4826      	ldr	r0, [pc, #152]	@ (800f528 <recv_udp+0xf0>)
 800f48e:	f00f fe75 	bl	801f17c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f492:	69fb      	ldr	r3, [r7, #28]
 800f494:	3310      	adds	r3, #16
 800f496:	4618      	mov	r0, r3
 800f498:	f00e fd81 	bl	801df9e <sys_mbox_valid>
 800f49c:	4603      	mov	r3, r0
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d103      	bne.n	800f4aa <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f004 fac6 	bl	8013a34 <pbuf_free>
    return;
 800f4a8:	e036      	b.n	800f518 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800f4aa:	2006      	movs	r0, #6
 800f4ac:	f003 fba8 	bl	8012c00 <memp_malloc>
 800f4b0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800f4b2:	69bb      	ldr	r3, [r7, #24]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d103      	bne.n	800f4c0 <recv_udp+0x88>
    pbuf_free(p);
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f004 fabb 	bl	8013a34 <pbuf_free>
    return;
 800f4be:	e02b      	b.n	800f518 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800f4c0:	69bb      	ldr	r3, [r7, #24]
 800f4c2:	687a      	ldr	r2, [r7, #4]
 800f4c4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800f4c6:	69bb      	ldr	r3, [r7, #24]
 800f4c8:	687a      	ldr	r2, [r7, #4]
 800f4ca:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d002      	beq.n	800f4d8 <recv_udp+0xa0>
 800f4d2:	683b      	ldr	r3, [r7, #0]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	e000      	b.n	800f4da <recv_udp+0xa2>
 800f4d8:	2300      	movs	r3, #0
 800f4da:	69ba      	ldr	r2, [r7, #24]
 800f4dc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800f4de:	69bb      	ldr	r3, [r7, #24]
 800f4e0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f4e2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	891b      	ldrh	r3, [r3, #8]
 800f4e8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800f4ea:	69fb      	ldr	r3, [r7, #28]
 800f4ec:	3310      	adds	r3, #16
 800f4ee:	69b9      	ldr	r1, [r7, #24]
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f00e fcdf 	bl	801deb4 <sys_mbox_trypost>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d003      	beq.n	800f504 <recv_udp+0xcc>
    netbuf_delete(buf);
 800f4fc:	69b8      	ldr	r0, [r7, #24]
 800f4fe:	f001 fc6d 	bl	8010ddc <netbuf_delete>
    return;
 800f502:	e009      	b.n	800f518 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d005      	beq.n	800f518 <recv_udp+0xe0>
 800f50c:	69fb      	ldr	r3, [r7, #28]
 800f50e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f510:	8afa      	ldrh	r2, [r7, #22]
 800f512:	2100      	movs	r1, #0
 800f514:	69f8      	ldr	r0, [r7, #28]
 800f516:	4798      	blx	r3
  }
}
 800f518:	3720      	adds	r7, #32
 800f51a:	46bd      	mov	sp, r7
 800f51c:	bd80      	pop	{r7, pc}
 800f51e:	bf00      	nop
 800f520:	08024298 	.word	0x08024298
 800f524:	08024310 	.word	0x08024310
 800f528:	080242dc 	.word	0x080242dc
 800f52c:	08024334 	.word	0x08024334
 800f530:	08024354 	.word	0x08024354

0800f534 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b088      	sub	sp, #32
 800f538:	af00      	add	r7, sp, #0
 800f53a:	60f8      	str	r0, [r7, #12]
 800f53c:	60b9      	str	r1, [r7, #8]
 800f53e:	607a      	str	r2, [r7, #4]
 800f540:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d106      	bne.n	800f556 <recv_tcp+0x22>
 800f548:	4b36      	ldr	r3, [pc, #216]	@ (800f624 <recv_tcp+0xf0>)
 800f54a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800f54e:	4936      	ldr	r1, [pc, #216]	@ (800f628 <recv_tcp+0xf4>)
 800f550:	4836      	ldr	r0, [pc, #216]	@ (800f62c <recv_tcp+0xf8>)
 800f552:	f00f fe13 	bl	801f17c <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d106      	bne.n	800f56a <recv_tcp+0x36>
 800f55c:	4b31      	ldr	r3, [pc, #196]	@ (800f624 <recv_tcp+0xf0>)
 800f55e:	f240 122d 	movw	r2, #301	@ 0x12d
 800f562:	4933      	ldr	r1, [pc, #204]	@ (800f630 <recv_tcp+0xfc>)
 800f564:	4831      	ldr	r0, [pc, #196]	@ (800f62c <recv_tcp+0xf8>)
 800f566:	f00f fe09 	bl	801f17c <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800f56a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d006      	beq.n	800f580 <recv_tcp+0x4c>
 800f572:	4b2c      	ldr	r3, [pc, #176]	@ (800f624 <recv_tcp+0xf0>)
 800f574:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800f578:	492e      	ldr	r1, [pc, #184]	@ (800f634 <recv_tcp+0x100>)
 800f57a:	482c      	ldr	r0, [pc, #176]	@ (800f62c <recv_tcp+0xf8>)
 800f57c:	f00f fdfe 	bl	801f17c <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800f584:	697b      	ldr	r3, [r7, #20]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d102      	bne.n	800f590 <recv_tcp+0x5c>
    return ERR_VAL;
 800f58a:	f06f 0305 	mvn.w	r3, #5
 800f58e:	e045      	b.n	800f61c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800f590:	697b      	ldr	r3, [r7, #20]
 800f592:	685b      	ldr	r3, [r3, #4]
 800f594:	68ba      	ldr	r2, [r7, #8]
 800f596:	429a      	cmp	r2, r3
 800f598:	d006      	beq.n	800f5a8 <recv_tcp+0x74>
 800f59a:	4b22      	ldr	r3, [pc, #136]	@ (800f624 <recv_tcp+0xf0>)
 800f59c:	f240 1235 	movw	r2, #309	@ 0x135
 800f5a0:	4925      	ldr	r1, [pc, #148]	@ (800f638 <recv_tcp+0x104>)
 800f5a2:	4822      	ldr	r0, [pc, #136]	@ (800f62c <recv_tcp+0xf8>)
 800f5a4:	f00f fdea 	bl	801f17c <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	3310      	adds	r3, #16
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	f00e fcf6 	bl	801df9e <sys_mbox_valid>
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d10d      	bne.n	800f5d4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d008      	beq.n	800f5d0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	891b      	ldrh	r3, [r3, #8]
 800f5c2:	4619      	mov	r1, r3
 800f5c4:	68b8      	ldr	r0, [r7, #8]
 800f5c6:	f005 fb79 	bl	8014cbc <tcp_recved>
      pbuf_free(p);
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f004 fa32 	bl	8013a34 <pbuf_free>
    }
    return ERR_OK;
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	e023      	b.n	800f61c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d005      	beq.n	800f5e6 <recv_tcp+0xb2>
    msg = p;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	891b      	ldrh	r3, [r3, #8]
 800f5e2:	83fb      	strh	r3, [r7, #30]
 800f5e4:	e003      	b.n	800f5ee <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800f5e6:	4b15      	ldr	r3, [pc, #84]	@ (800f63c <recv_tcp+0x108>)
 800f5e8:	61bb      	str	r3, [r7, #24]
    len = 0;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800f5ee:	697b      	ldr	r3, [r7, #20]
 800f5f0:	3310      	adds	r3, #16
 800f5f2:	69b9      	ldr	r1, [r7, #24]
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	f00e fc5d 	bl	801deb4 <sys_mbox_trypost>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d002      	beq.n	800f606 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800f600:	f04f 33ff 	mov.w	r3, #4294967295
 800f604:	e00a      	b.n	800f61c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d005      	beq.n	800f61a <recv_tcp+0xe6>
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f612:	8bfa      	ldrh	r2, [r7, #30]
 800f614:	2100      	movs	r1, #0
 800f616:	6978      	ldr	r0, [r7, #20]
 800f618:	4798      	blx	r3
  }

  return ERR_OK;
 800f61a:	2300      	movs	r3, #0
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3720      	adds	r7, #32
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}
 800f624:	08024298 	.word	0x08024298
 800f628:	08024374 	.word	0x08024374
 800f62c:	080242dc 	.word	0x080242dc
 800f630:	08024398 	.word	0x08024398
 800f634:	080243b8 	.word	0x080243b8
 800f638:	080243d0 	.word	0x080243d0
 800f63c:	0802758e 	.word	0x0802758e

0800f640 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b084      	sub	sp, #16
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
 800f648:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d106      	bne.n	800f662 <poll_tcp+0x22>
 800f654:	4b2b      	ldr	r3, [pc, #172]	@ (800f704 <poll_tcp+0xc4>)
 800f656:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800f65a:	492b      	ldr	r1, [pc, #172]	@ (800f708 <poll_tcp+0xc8>)
 800f65c:	482b      	ldr	r0, [pc, #172]	@ (800f70c <poll_tcp+0xcc>)
 800f65e:	f00f fd8d 	bl	801f17c <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	785b      	ldrb	r3, [r3, #1]
 800f666:	2b01      	cmp	r3, #1
 800f668:	d104      	bne.n	800f674 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f66a:	2101      	movs	r1, #1
 800f66c:	68f8      	ldr	r0, [r7, #12]
 800f66e:	f001 f8cd 	bl	801080c <lwip_netconn_do_writemore>
 800f672:	e016      	b.n	800f6a2 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	785b      	ldrb	r3, [r3, #1]
 800f678:	2b04      	cmp	r3, #4
 800f67a:	d112      	bne.n	800f6a2 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f680:	2b00      	cmp	r3, #0
 800f682:	d00a      	beq.n	800f69a <poll_tcp+0x5a>
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f688:	7a5b      	ldrb	r3, [r3, #9]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d005      	beq.n	800f69a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f692:	7a5a      	ldrb	r2, [r3, #9]
 800f694:	3a01      	subs	r2, #1
 800f696:	b2d2      	uxtb	r2, r2
 800f698:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f69a:	2101      	movs	r1, #1
 800f69c:	68f8      	ldr	r0, [r7, #12]
 800f69e:	f000 fc05 	bl	800feac <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f6a8:	f003 0310 	and.w	r3, r3, #16
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d023      	beq.n	800f6f8 <poll_tcp+0xb8>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	685b      	ldr	r3, [r3, #4]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d01f      	beq.n	800f6f8 <poll_tcp+0xb8>
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	685b      	ldr	r3, [r3, #4]
 800f6bc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f6c0:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f6c4:	d318      	bcc.n	800f6f8 <poll_tcp+0xb8>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	685b      	ldr	r3, [r3, #4]
 800f6ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f6ce:	2b04      	cmp	r3, #4
 800f6d0:	d812      	bhi.n	800f6f8 <poll_tcp+0xb8>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f6d8:	f023 0310 	bic.w	r3, r3, #16
 800f6dc:	b2da      	uxtb	r2, r3
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d005      	beq.n	800f6f8 <poll_tcp+0xb8>
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	2102      	movs	r1, #2
 800f6f4:	68f8      	ldr	r0, [r7, #12]
 800f6f6:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f6f8:	2300      	movs	r3, #0
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3710      	adds	r7, #16
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}
 800f702:	bf00      	nop
 800f704:	08024298 	.word	0x08024298
 800f708:	080243f0 	.word	0x080243f0
 800f70c:	080242dc 	.word	0x080242dc

0800f710 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b086      	sub	sp, #24
 800f714:	af00      	add	r7, sp, #0
 800f716:	60f8      	str	r0, [r7, #12]
 800f718:	60b9      	str	r1, [r7, #8]
 800f71a:	4613      	mov	r3, r2
 800f71c:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f722:	697b      	ldr	r3, [r7, #20]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d106      	bne.n	800f736 <sent_tcp+0x26>
 800f728:	4b21      	ldr	r3, [pc, #132]	@ (800f7b0 <sent_tcp+0xa0>)
 800f72a:	f240 1293 	movw	r2, #403	@ 0x193
 800f72e:	4921      	ldr	r1, [pc, #132]	@ (800f7b4 <sent_tcp+0xa4>)
 800f730:	4821      	ldr	r0, [pc, #132]	@ (800f7b8 <sent_tcp+0xa8>)
 800f732:	f00f fd23 	bl	801f17c <iprintf>

  if (conn) {
 800f736:	697b      	ldr	r3, [r7, #20]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d034      	beq.n	800f7a6 <sent_tcp+0x96>
    if (conn->state == NETCONN_WRITE) {
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	785b      	ldrb	r3, [r3, #1]
 800f740:	2b01      	cmp	r3, #1
 800f742:	d104      	bne.n	800f74e <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f744:	2101      	movs	r1, #1
 800f746:	6978      	ldr	r0, [r7, #20]
 800f748:	f001 f860 	bl	801080c <lwip_netconn_do_writemore>
 800f74c:	e007      	b.n	800f75e <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	785b      	ldrb	r3, [r3, #1]
 800f752:	2b04      	cmp	r3, #4
 800f754:	d103      	bne.n	800f75e <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f756:	2101      	movs	r1, #1
 800f758:	6978      	ldr	r0, [r7, #20]
 800f75a:	f000 fba7 	bl	800feac <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d01f      	beq.n	800f7a6 <sent_tcp+0x96>
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	685b      	ldr	r3, [r3, #4]
 800f76a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f76e:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f772:	d318      	bcc.n	800f7a6 <sent_tcp+0x96>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	685b      	ldr	r3, [r3, #4]
 800f778:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f77c:	2b04      	cmp	r3, #4
 800f77e:	d812      	bhi.n	800f7a6 <sent_tcp+0x96>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f780:	697b      	ldr	r3, [r7, #20]
 800f782:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f786:	f023 0310 	bic.w	r3, r3, #16
 800f78a:	b2da      	uxtb	r2, r3
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f796:	2b00      	cmp	r3, #0
 800f798:	d005      	beq.n	800f7a6 <sent_tcp+0x96>
 800f79a:	697b      	ldr	r3, [r7, #20]
 800f79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f79e:	88fa      	ldrh	r2, [r7, #6]
 800f7a0:	2102      	movs	r1, #2
 800f7a2:	6978      	ldr	r0, [r7, #20]
 800f7a4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f7a6:	2300      	movs	r3, #0
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	3718      	adds	r7, #24
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}
 800f7b0:	08024298 	.word	0x08024298
 800f7b4:	080243f0 	.word	0x080243f0
 800f7b8:	080242dc 	.word	0x080242dc

0800f7bc <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800f7bc:	b580      	push	{r7, lr}
 800f7be:	b088      	sub	sp, #32
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	6078      	str	r0, [r7, #4]
 800f7c4:	460b      	mov	r3, r1
 800f7c6:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f7cc:	69fb      	ldr	r3, [r7, #28]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d106      	bne.n	800f7e0 <err_tcp+0x24>
 800f7d2:	4b61      	ldr	r3, [pc, #388]	@ (800f958 <err_tcp+0x19c>)
 800f7d4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800f7d8:	4960      	ldr	r1, [pc, #384]	@ (800f95c <err_tcp+0x1a0>)
 800f7da:	4861      	ldr	r0, [pc, #388]	@ (800f960 <err_tcp+0x1a4>)
 800f7dc:	f00f fcce 	bl	801f17c <iprintf>

  SYS_ARCH_PROTECT(lev);
 800f7e0:	f00e fcf8 	bl	801e1d4 <sys_arch_protect>
 800f7e4:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800f7e6:	69fb      	ldr	r3, [r7, #28]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800f7ec:	69fb      	ldr	r3, [r7, #28]
 800f7ee:	78fa      	ldrb	r2, [r7, #3]
 800f7f0:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800f7f2:	69fb      	ldr	r3, [r7, #28]
 800f7f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f7f8:	f043 0301 	orr.w	r3, r3, #1
 800f7fc:	b2da      	uxtb	r2, r3
 800f7fe:	69fb      	ldr	r3, [r7, #28]
 800f800:	f883 2020 	strb.w	r2, [r3, #32]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800f804:	69fb      	ldr	r3, [r7, #28]
 800f806:	785b      	ldrb	r3, [r3, #1]
 800f808:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800f80a:	69fb      	ldr	r3, [r7, #28]
 800f80c:	2200      	movs	r2, #0
 800f80e:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800f810:	69b8      	ldr	r0, [r7, #24]
 800f812:	f00e fced 	bl	801e1f0 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f816:	69fb      	ldr	r3, [r7, #28]
 800f818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d005      	beq.n	800f82a <err_tcp+0x6e>
 800f81e:	69fb      	ldr	r3, [r7, #28]
 800f820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f822:	2200      	movs	r2, #0
 800f824:	2104      	movs	r1, #4
 800f826:	69f8      	ldr	r0, [r7, #28]
 800f828:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f82a:	69fb      	ldr	r3, [r7, #28]
 800f82c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d005      	beq.n	800f83e <err_tcp+0x82>
 800f832:	69fb      	ldr	r3, [r7, #28]
 800f834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f836:	2200      	movs	r2, #0
 800f838:	2100      	movs	r1, #0
 800f83a:	69f8      	ldr	r0, [r7, #28]
 800f83c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f842:	2b00      	cmp	r3, #0
 800f844:	d005      	beq.n	800f852 <err_tcp+0x96>
 800f846:	69fb      	ldr	r3, [r7, #28]
 800f848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f84a:	2200      	movs	r2, #0
 800f84c:	2102      	movs	r1, #2
 800f84e:	69f8      	ldr	r0, [r7, #28]
 800f850:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800f852:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f856:	4618      	mov	r0, r3
 800f858:	f7ff fd7e 	bl	800f358 <lwip_netconn_err_to_msg>
 800f85c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f85e:	69fb      	ldr	r3, [r7, #28]
 800f860:	3310      	adds	r3, #16
 800f862:	4618      	mov	r0, r3
 800f864:	f00e fb9b 	bl	801df9e <sys_mbox_valid>
 800f868:	4603      	mov	r3, r0
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d005      	beq.n	800f87a <err_tcp+0xbe>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800f86e:	69fb      	ldr	r3, [r7, #28]
 800f870:	3310      	adds	r3, #16
 800f872:	6939      	ldr	r1, [r7, #16]
 800f874:	4618      	mov	r0, r3
 800f876:	f00e fb1d 	bl	801deb4 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f87a:	69fb      	ldr	r3, [r7, #28]
 800f87c:	3314      	adds	r3, #20
 800f87e:	4618      	mov	r0, r3
 800f880:	f00e fb8d 	bl	801df9e <sys_mbox_valid>
 800f884:	4603      	mov	r3, r0
 800f886:	2b00      	cmp	r3, #0
 800f888:	d005      	beq.n	800f896 <err_tcp+0xda>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800f88a:	69fb      	ldr	r3, [r7, #28]
 800f88c:	3314      	adds	r3, #20
 800f88e:	6939      	ldr	r1, [r7, #16]
 800f890:	4618      	mov	r0, r3
 800f892:	f00e fb0f 	bl	801deb4 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800f896:	7dfb      	ldrb	r3, [r7, #23]
 800f898:	2b01      	cmp	r3, #1
 800f89a:	d005      	beq.n	800f8a8 <err_tcp+0xec>
 800f89c:	7dfb      	ldrb	r3, [r7, #23]
 800f89e:	2b04      	cmp	r3, #4
 800f8a0:	d002      	beq.n	800f8a8 <err_tcp+0xec>
 800f8a2:	7dfb      	ldrb	r3, [r7, #23]
 800f8a4:	2b03      	cmp	r3, #3
 800f8a6:	d146      	bne.n	800f936 <err_tcp+0x17a>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800f8a8:	69fb      	ldr	r3, [r7, #28]
 800f8aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f8ae:	f003 0304 	and.w	r3, r3, #4
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	bf14      	ite	ne
 800f8b6:	2301      	movne	r3, #1
 800f8b8:	2300      	moveq	r3, #0
 800f8ba:	b2db      	uxtb	r3, r3
 800f8bc:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800f8be:	69fb      	ldr	r3, [r7, #28]
 800f8c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f8c4:	f023 0304 	bic.w	r3, r3, #4
 800f8c8:	b2da      	uxtb	r2, r3
 800f8ca:	69fb      	ldr	r3, [r7, #28]
 800f8cc:	f883 2020 	strb.w	r2, [r3, #32]

    if (!was_nonblocking_connect) {
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d13b      	bne.n	800f94e <err_tcp+0x192>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d106      	bne.n	800f8ec <err_tcp+0x130>
 800f8de:	4b1e      	ldr	r3, [pc, #120]	@ (800f958 <err_tcp+0x19c>)
 800f8e0:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f8e4:	491f      	ldr	r1, [pc, #124]	@ (800f964 <err_tcp+0x1a8>)
 800f8e6:	481e      	ldr	r0, [pc, #120]	@ (800f960 <err_tcp+0x1a4>)
 800f8e8:	f00f fc48 	bl	801f17c <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f8ec:	7dfb      	ldrb	r3, [r7, #23]
 800f8ee:	2b04      	cmp	r3, #4
 800f8f0:	d104      	bne.n	800f8fc <err_tcp+0x140>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f8f2:	69fb      	ldr	r3, [r7, #28]
 800f8f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	711a      	strb	r2, [r3, #4]
 800f8fa:	e003      	b.n	800f904 <err_tcp+0x148>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f8fc:	69fb      	ldr	r3, [r7, #28]
 800f8fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f900:	78fa      	ldrb	r2, [r7, #3]
 800f902:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f904:	69fb      	ldr	r3, [r7, #28]
 800f906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	330c      	adds	r3, #12
 800f90c:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f90e:	68b8      	ldr	r0, [r7, #8]
 800f910:	f00e fbd6 	bl	801e0c0 <sys_sem_valid>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d106      	bne.n	800f928 <err_tcp+0x16c>
 800f91a:	4b0f      	ldr	r3, [pc, #60]	@ (800f958 <err_tcp+0x19c>)
 800f91c:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800f920:	4911      	ldr	r1, [pc, #68]	@ (800f968 <err_tcp+0x1ac>)
 800f922:	480f      	ldr	r0, [pc, #60]	@ (800f960 <err_tcp+0x1a4>)
 800f924:	f00f fc2a 	bl	801f17c <iprintf>
      conn->current_msg = NULL;
 800f928:	69fb      	ldr	r3, [r7, #28]
 800f92a:	2200      	movs	r2, #0
 800f92c:	625a      	str	r2, [r3, #36]	@ 0x24
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f92e:	68b8      	ldr	r0, [r7, #8]
 800f930:	f00e fbac 	bl	801e08c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f934:	e00b      	b.n	800f94e <err_tcp+0x192>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f936:	69fb      	ldr	r3, [r7, #28]
 800f938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d008      	beq.n	800f950 <err_tcp+0x194>
 800f93e:	4b06      	ldr	r3, [pc, #24]	@ (800f958 <err_tcp+0x19c>)
 800f940:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800f944:	4909      	ldr	r1, [pc, #36]	@ (800f96c <err_tcp+0x1b0>)
 800f946:	4806      	ldr	r0, [pc, #24]	@ (800f960 <err_tcp+0x1a4>)
 800f948:	f00f fc18 	bl	801f17c <iprintf>
  }
}
 800f94c:	e000      	b.n	800f950 <err_tcp+0x194>
      (old_state == NETCONN_CONNECT)) {
 800f94e:	bf00      	nop
}
 800f950:	bf00      	nop
 800f952:	3720      	adds	r7, #32
 800f954:	46bd      	mov	sp, r7
 800f956:	bd80      	pop	{r7, pc}
 800f958:	08024298 	.word	0x08024298
 800f95c:	080243f0 	.word	0x080243f0
 800f960:	080242dc 	.word	0x080242dc
 800f964:	08024400 	.word	0x08024400
 800f968:	0802441c 	.word	0x0802441c
 800f96c:	08024438 	.word	0x08024438

0800f970 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	685b      	ldr	r3, [r3, #4]
 800f97c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f97e:	6879      	ldr	r1, [r7, #4]
 800f980:	68f8      	ldr	r0, [r7, #12]
 800f982:	f006 f97b 	bl	8015c7c <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f986:	490a      	ldr	r1, [pc, #40]	@ (800f9b0 <setup_tcp+0x40>)
 800f988:	68f8      	ldr	r0, [r7, #12]
 800f98a:	f006 f989 	bl	8015ca0 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f98e:	4909      	ldr	r1, [pc, #36]	@ (800f9b4 <setup_tcp+0x44>)
 800f990:	68f8      	ldr	r0, [r7, #12]
 800f992:	f006 f9a7 	bl	8015ce4 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f996:	2202      	movs	r2, #2
 800f998:	4907      	ldr	r1, [pc, #28]	@ (800f9b8 <setup_tcp+0x48>)
 800f99a:	68f8      	ldr	r0, [r7, #12]
 800f99c:	f006 f9fe 	bl	8015d9c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f9a0:	4906      	ldr	r1, [pc, #24]	@ (800f9bc <setup_tcp+0x4c>)
 800f9a2:	68f8      	ldr	r0, [r7, #12]
 800f9a4:	f006 f9c0 	bl	8015d28 <tcp_err>
}
 800f9a8:	bf00      	nop
 800f9aa:	3710      	adds	r7, #16
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}
 800f9b0:	0800f535 	.word	0x0800f535
 800f9b4:	0800f711 	.word	0x0800f711
 800f9b8:	0800f641 	.word	0x0800f641
 800f9bc:	0800f7bd 	.word	0x0800f7bd

0800f9c0 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800f9c0:	b590      	push	{r4, r7, lr}
 800f9c2:	b089      	sub	sp, #36	@ 0x24
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	4613      	mov	r3, r2
 800f9cc:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f9d2:	69fb      	ldr	r3, [r7, #28]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d102      	bne.n	800f9de <accept_function+0x1e>
    return ERR_VAL;
 800f9d8:	f06f 0305 	mvn.w	r3, #5
 800f9dc:	e0a1      	b.n	800fb22 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f9de:	69fb      	ldr	r3, [r7, #28]
 800f9e0:	3314      	adds	r3, #20
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	f00e fadb 	bl	801df9e <sys_mbox_valid>
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d102      	bne.n	800f9f4 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800f9ee:	f06f 0305 	mvn.w	r3, #5
 800f9f2:	e096      	b.n	800fb22 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d11b      	bne.n	800fa32 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	f103 0414 	add.w	r4, r3, #20
 800fa00:	f06f 000c 	mvn.w	r0, #12
 800fa04:	f7ff fca8 	bl	800f358 <lwip_netconn_err_to_msg>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	4619      	mov	r1, r3
 800fa0c:	4620      	mov	r0, r4
 800fa0e:	f00e fa51 	bl	801deb4 <sys_mbox_trypost>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d109      	bne.n	800fa2c <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fa18:	69fb      	ldr	r3, [r7, #28]
 800fa1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d005      	beq.n	800fa2c <accept_function+0x6c>
 800fa20:	69fb      	ldr	r3, [r7, #28]
 800fa22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa24:	2200      	movs	r2, #0
 800fa26:	2100      	movs	r1, #0
 800fa28:	69f8      	ldr	r0, [r7, #28]
 800fa2a:	4798      	blx	r3
    }
    return ERR_VAL;
 800fa2c:	f06f 0305 	mvn.w	r3, #5
 800fa30:	e077      	b.n	800fb22 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800fa32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d006      	beq.n	800fa48 <accept_function+0x88>
 800fa3a:	4b3c      	ldr	r3, [pc, #240]	@ (800fb2c <accept_function+0x16c>)
 800fa3c:	f240 222a 	movw	r2, #554	@ 0x22a
 800fa40:	493b      	ldr	r1, [pc, #236]	@ (800fb30 <accept_function+0x170>)
 800fa42:	483c      	ldr	r0, [pc, #240]	@ (800fb34 <accept_function+0x174>)
 800fa44:	f00f fb9a 	bl	801f17c <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800fa48:	69fb      	ldr	r3, [r7, #28]
 800fa4a:	781a      	ldrb	r2, [r3, #0]
 800fa4c:	69fb      	ldr	r3, [r7, #28]
 800fa4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa50:	4619      	mov	r1, r3
 800fa52:	4610      	mov	r0, r2
 800fa54:	f000 f8f0 	bl	800fc38 <netconn_alloc>
 800fa58:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800fa5a:	69bb      	ldr	r3, [r7, #24]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d11b      	bne.n	800fa98 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800fa60:	69fb      	ldr	r3, [r7, #28]
 800fa62:	f103 0414 	add.w	r4, r3, #20
 800fa66:	f06f 000c 	mvn.w	r0, #12
 800fa6a:	f7ff fc75 	bl	800f358 <lwip_netconn_err_to_msg>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	4619      	mov	r1, r3
 800fa72:	4620      	mov	r0, r4
 800fa74:	f00e fa1e 	bl	801deb4 <sys_mbox_trypost>
 800fa78:	4603      	mov	r3, r0
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d109      	bne.n	800fa92 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fa7e:	69fb      	ldr	r3, [r7, #28]
 800fa80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d005      	beq.n	800fa92 <accept_function+0xd2>
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	2100      	movs	r1, #0
 800fa8e:	69f8      	ldr	r0, [r7, #28]
 800fa90:	4798      	blx	r3
    }
    return ERR_MEM;
 800fa92:	f04f 33ff 	mov.w	r3, #4294967295
 800fa96:	e044      	b.n	800fb22 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800fa98:	69bb      	ldr	r3, [r7, #24]
 800fa9a:	68ba      	ldr	r2, [r7, #8]
 800fa9c:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800fa9e:	69b8      	ldr	r0, [r7, #24]
 800faa0:	f7ff ff66 	bl	800f970 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800faa4:	69fb      	ldr	r3, [r7, #28]
 800faa6:	3314      	adds	r3, #20
 800faa8:	69b9      	ldr	r1, [r7, #24]
 800faaa:	4618      	mov	r0, r3
 800faac:	f00e fa02 	bl	801deb4 <sys_mbox_trypost>
 800fab0:	4603      	mov	r3, r0
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d02a      	beq.n	800fb0c <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800fab6:	69bb      	ldr	r3, [r7, #24]
 800fab8:	685b      	ldr	r3, [r3, #4]
 800faba:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800fabc:	2100      	movs	r1, #0
 800fabe:	6978      	ldr	r0, [r7, #20]
 800fac0:	f006 f8dc 	bl	8015c7c <tcp_arg>
    tcp_recv(pcb, NULL);
 800fac4:	2100      	movs	r1, #0
 800fac6:	6978      	ldr	r0, [r7, #20]
 800fac8:	f006 f8ea 	bl	8015ca0 <tcp_recv>
    tcp_sent(pcb, NULL);
 800facc:	2100      	movs	r1, #0
 800face:	6978      	ldr	r0, [r7, #20]
 800fad0:	f006 f908 	bl	8015ce4 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800fad4:	2200      	movs	r2, #0
 800fad6:	2100      	movs	r1, #0
 800fad8:	6978      	ldr	r0, [r7, #20]
 800fada:	f006 f95f 	bl	8015d9c <tcp_poll>
    tcp_err(pcb, NULL);
 800fade:	2100      	movs	r1, #0
 800fae0:	6978      	ldr	r0, [r7, #20]
 800fae2:	f006 f921 	bl	8015d28 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800fae6:	69bb      	ldr	r3, [r7, #24]
 800fae8:	2200      	movs	r2, #0
 800faea:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800faec:	69bb      	ldr	r3, [r7, #24]
 800faee:	3310      	adds	r3, #16
 800faf0:	4618      	mov	r0, r3
 800faf2:	f00e f9cd 	bl	801de90 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800faf6:	69bb      	ldr	r3, [r7, #24]
 800faf8:	3310      	adds	r3, #16
 800fafa:	4618      	mov	r0, r3
 800fafc:	f00e fa60 	bl	801dfc0 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800fb00:	69b8      	ldr	r0, [r7, #24]
 800fb02:	f000 f90b 	bl	800fd1c <netconn_free>
    return ERR_MEM;
 800fb06:	f04f 33ff 	mov.w	r3, #4294967295
 800fb0a:	e00a      	b.n	800fb22 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fb0c:	69fb      	ldr	r3, [r7, #28]
 800fb0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d005      	beq.n	800fb20 <accept_function+0x160>
 800fb14:	69fb      	ldr	r3, [r7, #28]
 800fb16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb18:	2200      	movs	r2, #0
 800fb1a:	2100      	movs	r1, #0
 800fb1c:	69f8      	ldr	r0, [r7, #28]
 800fb1e:	4798      	blx	r3
  }

  return ERR_OK;
 800fb20:	2300      	movs	r3, #0
}
 800fb22:	4618      	mov	r0, r3
 800fb24:	3724      	adds	r7, #36	@ 0x24
 800fb26:	46bd      	mov	sp, r7
 800fb28:	bd90      	pop	{r4, r7, pc}
 800fb2a:	bf00      	nop
 800fb2c:	08024298 	.word	0x08024298
 800fb30:	08024454 	.word	0x08024454
 800fb34:	080242dc 	.word	0x080242dc

0800fb38 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800fb38:	b590      	push	{r4, r7, lr}
 800fb3a:	b085      	sub	sp, #20
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800fb40:	2300      	movs	r3, #0
 800fb42:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	685b      	ldr	r3, [r3, #4]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d006      	beq.n	800fb5c <pcb_new+0x24>
 800fb4e:	4b2b      	ldr	r3, [pc, #172]	@ (800fbfc <pcb_new+0xc4>)
 800fb50:	f240 2265 	movw	r2, #613	@ 0x265
 800fb54:	492a      	ldr	r1, [pc, #168]	@ (800fc00 <pcb_new+0xc8>)
 800fb56:	482b      	ldr	r0, [pc, #172]	@ (800fc04 <pcb_new+0xcc>)
 800fb58:	f00f fb10 	bl	801f17c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	781b      	ldrb	r3, [r3, #0]
 800fb62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fb66:	2b10      	cmp	r3, #16
 800fb68:	d022      	beq.n	800fbb0 <pcb_new+0x78>
 800fb6a:	2b20      	cmp	r3, #32
 800fb6c:	d133      	bne.n	800fbd6 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681c      	ldr	r4, [r3, #0]
 800fb72:	7bfb      	ldrb	r3, [r7, #15]
 800fb74:	4618      	mov	r0, r3
 800fb76:	f00b fbc4 	bl	801b302 <udp_new_ip_type>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	685b      	ldr	r3, [r3, #4]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d02a      	beq.n	800fbde <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	781b      	ldrb	r3, [r3, #0]
 800fb8e:	2b22      	cmp	r3, #34	@ 0x22
 800fb90:	d104      	bne.n	800fb9c <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	685b      	ldr	r3, [r3, #4]
 800fb98:	2201      	movs	r2, #1
 800fb9a:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	6858      	ldr	r0, [r3, #4]
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	461a      	mov	r2, r3
 800fba8:	4917      	ldr	r1, [pc, #92]	@ (800fc08 <pcb_new+0xd0>)
 800fbaa:	f00b fb31 	bl	801b210 <udp_recv>
      }
      break;
 800fbae:	e016      	b.n	800fbde <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681c      	ldr	r4, [r3, #0]
 800fbb4:	7bfb      	ldrb	r3, [r7, #15]
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f006 f852 	bl	8015c60 <tcp_new_ip_type>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	685b      	ldr	r3, [r3, #4]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d00b      	beq.n	800fbe2 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7ff fece 	bl	800f970 <setup_tcp>
      }
      break;
 800fbd4:	e005      	b.n	800fbe2 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	22fa      	movs	r2, #250	@ 0xfa
 800fbda:	711a      	strb	r2, [r3, #4]
      return;
 800fbdc:	e00a      	b.n	800fbf4 <pcb_new+0xbc>
      break;
 800fbde:	bf00      	nop
 800fbe0:	e000      	b.n	800fbe4 <pcb_new+0xac>
      break;
 800fbe2:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	685b      	ldr	r3, [r3, #4]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d102      	bne.n	800fbf4 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	22ff      	movs	r2, #255	@ 0xff
 800fbf2:	711a      	strb	r2, [r3, #4]
  }
}
 800fbf4:	3714      	adds	r7, #20
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	bd90      	pop	{r4, r7, pc}
 800fbfa:	bf00      	nop
 800fbfc:	08024298 	.word	0x08024298
 800fc00:	0802447c 	.word	0x0802447c
 800fc04:	080242dc 	.word	0x080242dc
 800fc08:	0800f439 	.word	0x0800f439

0800fc0c <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b084      	sub	sp, #16
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	685b      	ldr	r3, [r3, #4]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d102      	bne.n	800fc2e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800fc28:	68f8      	ldr	r0, [r7, #12]
 800fc2a:	f7ff ff85 	bl	800fb38 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800fc2e:	bf00      	nop
 800fc30:	3710      	adds	r7, #16
 800fc32:	46bd      	mov	sp, r7
 800fc34:	bd80      	pop	{r7, pc}
	...

0800fc38 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b086      	sub	sp, #24
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	4603      	mov	r3, r0
 800fc40:	6039      	str	r1, [r7, #0]
 800fc42:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800fc44:	2300      	movs	r3, #0
 800fc46:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800fc48:	2007      	movs	r0, #7
 800fc4a:	f002 ffd9 	bl	8012c00 <memp_malloc>
 800fc4e:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d101      	bne.n	800fc5a <netconn_alloc+0x22>
    return NULL;
 800fc56:	2300      	movs	r3, #0
 800fc58:	e056      	b.n	800fd08 <netconn_alloc+0xd0>
  }

  conn->pending_err = ERR_OK;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	79fa      	ldrb	r2, [r7, #7]
 800fc64:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800fc6c:	79fb      	ldrb	r3, [r7, #7]
 800fc6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc72:	2b10      	cmp	r3, #16
 800fc74:	d004      	beq.n	800fc80 <netconn_alloc+0x48>
 800fc76:	2b20      	cmp	r3, #32
 800fc78:	d105      	bne.n	800fc86 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800fc7a:	2306      	movs	r3, #6
 800fc7c:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800fc7e:	e00a      	b.n	800fc96 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800fc80:	2306      	movs	r3, #6
 800fc82:	617b      	str	r3, [r7, #20]
      break;
 800fc84:	e007      	b.n	800fc96 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800fc86:	4b22      	ldr	r3, [pc, #136]	@ (800fd10 <netconn_alloc+0xd8>)
 800fc88:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800fc8c:	4921      	ldr	r1, [pc, #132]	@ (800fd14 <netconn_alloc+0xdc>)
 800fc8e:	4822      	ldr	r0, [pc, #136]	@ (800fd18 <netconn_alloc+0xe0>)
 800fc90:	f00f fa74 	bl	801f17c <iprintf>
      goto free_and_return;
 800fc94:	e033      	b.n	800fcfe <netconn_alloc+0xc6>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	3310      	adds	r3, #16
 800fc9a:	6979      	ldr	r1, [r7, #20]
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	f00e f8d5 	bl	801de4c <sys_mbox_new>
 800fca2:	4603      	mov	r3, r0
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d129      	bne.n	800fcfc <netconn_alloc+0xc4>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	330c      	adds	r3, #12
 800fcac:	2100      	movs	r1, #0
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f00e f993 	bl	801dfda <sys_sem_new>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d005      	beq.n	800fcc6 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	3310      	adds	r3, #16
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f00e f8e6 	bl	801de90 <sys_mbox_free>
    goto free_and_return;
 800fcc4:	e01b      	b.n	800fcfe <netconn_alloc+0xc6>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	3314      	adds	r3, #20
 800fcca:	4618      	mov	r0, r3
 800fccc:	f00e f978 	bl	801dfc0 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	f04f 32ff 	mov.w	r2, #4294967295
 800fcdc:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	683a      	ldr	r2, [r7, #0]
 800fce2:	629a      	str	r2, [r3, #40]	@ 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	2200      	movs	r2, #0
 800fce8:	625a      	str	r2, [r3, #36]	@ 0x24
#endif /* LWIP_TCP */
#if LWIP_SO_SNDTIMEO
  conn->send_timeout = 0;
#endif /* LWIP_SO_SNDTIMEO */
#if LWIP_SO_RCVTIMEO
  conn->recv_timeout = 0;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	2200      	movs	r2, #0
 800fcee:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	7cfa      	ldrb	r2, [r7, #19]
 800fcf4:	f883 2020 	strb.w	r2, [r3, #32]
  return conn;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	e005      	b.n	800fd08 <netconn_alloc+0xd0>
    goto free_and_return;
 800fcfc:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800fcfe:	68f9      	ldr	r1, [r7, #12]
 800fd00:	2007      	movs	r0, #7
 800fd02:	f002 fff3 	bl	8012cec <memp_free>
  return NULL;
 800fd06:	2300      	movs	r3, #0
}
 800fd08:	4618      	mov	r0, r3
 800fd0a:	3718      	adds	r7, #24
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd80      	pop	{r7, pc}
 800fd10:	08024298 	.word	0x08024298
 800fd14:	0802449c 	.word	0x0802449c
 800fd18:	080242dc 	.word	0x080242dc

0800fd1c <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d006      	beq.n	800fd3a <netconn_free+0x1e>
 800fd2c:	4b1b      	ldr	r3, [pc, #108]	@ (800fd9c <netconn_free+0x80>)
 800fd2e:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800fd32:	491b      	ldr	r1, [pc, #108]	@ (800fda0 <netconn_free+0x84>)
 800fd34:	481b      	ldr	r0, [pc, #108]	@ (800fda4 <netconn_free+0x88>)
 800fd36:	f00f fa21 	bl	801f17c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	3310      	adds	r3, #16
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f00e f92d 	bl	801df9e <sys_mbox_valid>
 800fd44:	4603      	mov	r3, r0
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d006      	beq.n	800fd58 <netconn_free+0x3c>
 800fd4a:	4b14      	ldr	r3, [pc, #80]	@ (800fd9c <netconn_free+0x80>)
 800fd4c:	f240 3223 	movw	r2, #803	@ 0x323
 800fd50:	4915      	ldr	r1, [pc, #84]	@ (800fda8 <netconn_free+0x8c>)
 800fd52:	4814      	ldr	r0, [pc, #80]	@ (800fda4 <netconn_free+0x88>)
 800fd54:	f00f fa12 	bl	801f17c <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	3314      	adds	r3, #20
 800fd5c:	4618      	mov	r0, r3
 800fd5e:	f00e f91e 	bl	801df9e <sys_mbox_valid>
 800fd62:	4603      	mov	r3, r0
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d006      	beq.n	800fd76 <netconn_free+0x5a>
 800fd68:	4b0c      	ldr	r3, [pc, #48]	@ (800fd9c <netconn_free+0x80>)
 800fd6a:	f240 3226 	movw	r2, #806	@ 0x326
 800fd6e:	490f      	ldr	r1, [pc, #60]	@ (800fdac <netconn_free+0x90>)
 800fd70:	480c      	ldr	r0, [pc, #48]	@ (800fda4 <netconn_free+0x88>)
 800fd72:	f00f fa03 	bl	801f17c <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	330c      	adds	r3, #12
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	f00e f993 	bl	801e0a6 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	330c      	adds	r3, #12
 800fd84:	4618      	mov	r0, r3
 800fd86:	f00e f9ac 	bl	801e0e2 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800fd8a:	6879      	ldr	r1, [r7, #4]
 800fd8c:	2007      	movs	r0, #7
 800fd8e:	f002 ffad 	bl	8012cec <memp_free>
}
 800fd92:	bf00      	nop
 800fd94:	3708      	adds	r7, #8
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
 800fd9a:	bf00      	nop
 800fd9c:	08024298 	.word	0x08024298
 800fda0:	080244c4 	.word	0x080244c4
 800fda4:	080242dc 	.word	0x080242dc
 800fda8:	080244f4 	.word	0x080244f4
 800fdac:	08024530 	.word	0x08024530

0800fdb0 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b086      	sub	sp, #24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	3310      	adds	r3, #16
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f00e f8ee 	bl	801df9e <sys_mbox_valid>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d02f      	beq.n	800fe28 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800fdc8:	e018      	b.n	800fdfc <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	781b      	ldrb	r3, [r3, #0]
 800fdce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fdd2:	2b10      	cmp	r3, #16
 800fdd4:	d10e      	bne.n	800fdf4 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800fdd6:	693b      	ldr	r3, [r7, #16]
 800fdd8:	f107 020f 	add.w	r2, r7, #15
 800fddc:	4611      	mov	r1, r2
 800fdde:	4618      	mov	r0, r3
 800fde0:	f7ff faf0 	bl	800f3c4 <lwip_netconn_is_err_msg>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d108      	bne.n	800fdfc <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800fdea:	693b      	ldr	r3, [r7, #16]
 800fdec:	4618      	mov	r0, r3
 800fdee:	f003 fe21 	bl	8013a34 <pbuf_free>
 800fdf2:	e003      	b.n	800fdfc <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800fdf4:	693b      	ldr	r3, [r7, #16]
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f000 fff0 	bl	8010ddc <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	3310      	adds	r3, #16
 800fe00:	f107 0210 	add.w	r2, r7, #16
 800fe04:	4611      	mov	r1, r2
 800fe06:	4618      	mov	r0, r3
 800fe08:	f00e f8ad 	bl	801df66 <sys_arch_mbox_tryfetch>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe12:	d1da      	bne.n	800fdca <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	3310      	adds	r3, #16
 800fe18:	4618      	mov	r0, r3
 800fe1a:	f00e f839 	bl	801de90 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	3310      	adds	r3, #16
 800fe22:	4618      	mov	r0, r3
 800fe24:	f00e f8cc 	bl	801dfc0 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	3314      	adds	r3, #20
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f00e f8b6 	bl	801df9e <sys_mbox_valid>
 800fe32:	4603      	mov	r3, r0
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d034      	beq.n	800fea2 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800fe38:	e01d      	b.n	800fe76 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800fe3a:	693b      	ldr	r3, [r7, #16]
 800fe3c:	f107 020e 	add.w	r2, r7, #14
 800fe40:	4611      	mov	r1, r2
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7ff fabe 	bl	800f3c4 <lwip_netconn_is_err_msg>
 800fe48:	4603      	mov	r3, r0
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d113      	bne.n	800fe76 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800fe4e:	693b      	ldr	r3, [r7, #16]
 800fe50:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800fe52:	6978      	ldr	r0, [r7, #20]
 800fe54:	f7ff ffac 	bl	800fdb0 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800fe58:	697b      	ldr	r3, [r7, #20]
 800fe5a:	685b      	ldr	r3, [r3, #4]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d007      	beq.n	800fe70 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	685b      	ldr	r3, [r3, #4]
 800fe64:	4618      	mov	r0, r3
 800fe66:	f004 fd61 	bl	801492c <tcp_abort>
            newconn->pcb.tcp = NULL;
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800fe70:	6978      	ldr	r0, [r7, #20]
 800fe72:	f7ff ff53 	bl	800fd1c <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	3314      	adds	r3, #20
 800fe7a:	f107 0210 	add.w	r2, r7, #16
 800fe7e:	4611      	mov	r1, r2
 800fe80:	4618      	mov	r0, r3
 800fe82:	f00e f870 	bl	801df66 <sys_arch_mbox_tryfetch>
 800fe86:	4603      	mov	r3, r0
 800fe88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe8c:	d1d5      	bne.n	800fe3a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	3314      	adds	r3, #20
 800fe92:	4618      	mov	r0, r3
 800fe94:	f00d fffc 	bl	801de90 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	3314      	adds	r3, #20
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	f00e f88f 	bl	801dfc0 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800fea2:	bf00      	nop
 800fea4:	3718      	adds	r7, #24
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
	...

0800feac <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800feac:	b580      	push	{r7, lr}
 800feae:	b086      	sub	sp, #24
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	6078      	str	r0, [r7, #4]
 800feb4:	460b      	mov	r3, r1
 800feb6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800feb8:	2300      	movs	r3, #0
 800feba:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d106      	bne.n	800fed0 <lwip_netconn_do_close_internal+0x24>
 800fec2:	4b87      	ldr	r3, [pc, #540]	@ (80100e0 <lwip_netconn_do_close_internal+0x234>)
 800fec4:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800fec8:	4986      	ldr	r1, [pc, #536]	@ (80100e4 <lwip_netconn_do_close_internal+0x238>)
 800feca:	4887      	ldr	r0, [pc, #540]	@ (80100e8 <lwip_netconn_do_close_internal+0x23c>)
 800fecc:	f00f f956 	bl	801f17c <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	781b      	ldrb	r3, [r3, #0]
 800fed4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fed8:	2b10      	cmp	r3, #16
 800feda:	d006      	beq.n	800feea <lwip_netconn_do_close_internal+0x3e>
 800fedc:	4b80      	ldr	r3, [pc, #512]	@ (80100e0 <lwip_netconn_do_close_internal+0x234>)
 800fede:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800fee2:	4982      	ldr	r1, [pc, #520]	@ (80100ec <lwip_netconn_do_close_internal+0x240>)
 800fee4:	4880      	ldr	r0, [pc, #512]	@ (80100e8 <lwip_netconn_do_close_internal+0x23c>)
 800fee6:	f00f f949 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	785b      	ldrb	r3, [r3, #1]
 800feee:	2b04      	cmp	r3, #4
 800fef0:	d006      	beq.n	800ff00 <lwip_netconn_do_close_internal+0x54>
 800fef2:	4b7b      	ldr	r3, [pc, #492]	@ (80100e0 <lwip_netconn_do_close_internal+0x234>)
 800fef4:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800fef8:	497d      	ldr	r1, [pc, #500]	@ (80100f0 <lwip_netconn_do_close_internal+0x244>)
 800fefa:	487b      	ldr	r0, [pc, #492]	@ (80100e8 <lwip_netconn_do_close_internal+0x23c>)
 800fefc:	f00f f93e 	bl	801f17c <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	685b      	ldr	r3, [r3, #4]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d106      	bne.n	800ff16 <lwip_netconn_do_close_internal+0x6a>
 800ff08:	4b75      	ldr	r3, [pc, #468]	@ (80100e0 <lwip_netconn_do_close_internal+0x234>)
 800ff0a:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800ff0e:	4979      	ldr	r1, [pc, #484]	@ (80100f4 <lwip_netconn_do_close_internal+0x248>)
 800ff10:	4875      	ldr	r0, [pc, #468]	@ (80100e8 <lwip_netconn_do_close_internal+0x23c>)
 800ff12:	f00f f933 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d106      	bne.n	800ff2c <lwip_netconn_do_close_internal+0x80>
 800ff1e:	4b70      	ldr	r3, [pc, #448]	@ (80100e0 <lwip_netconn_do_close_internal+0x234>)
 800ff20:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800ff24:	4974      	ldr	r1, [pc, #464]	@ (80100f8 <lwip_netconn_do_close_internal+0x24c>)
 800ff26:	4870      	ldr	r0, [pc, #448]	@ (80100e8 <lwip_netconn_do_close_internal+0x23c>)
 800ff28:	f00f f928 	bl	801f17c <iprintf>

  tpcb = conn->pcb.tcp;
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	685b      	ldr	r3, [r3, #4]
 800ff30:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff36:	7a1b      	ldrb	r3, [r3, #8]
 800ff38:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800ff3a:	7bfb      	ldrb	r3, [r7, #15]
 800ff3c:	f003 0301 	and.w	r3, r3, #1
 800ff40:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800ff42:	7bfb      	ldrb	r3, [r7, #15]
 800ff44:	f003 0302 	and.w	r3, r3, #2
 800ff48:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800ff4a:	7bfb      	ldrb	r3, [r7, #15]
 800ff4c:	2b03      	cmp	r3, #3
 800ff4e:	d102      	bne.n	800ff56 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800ff50:	2301      	movs	r3, #1
 800ff52:	75bb      	strb	r3, [r7, #22]
 800ff54:	e01f      	b.n	800ff96 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800ff56:	7bbb      	ldrb	r3, [r7, #14]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d00e      	beq.n	800ff7a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800ff5c:	693b      	ldr	r3, [r7, #16]
 800ff5e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800ff60:	2b05      	cmp	r3, #5
 800ff62:	d007      	beq.n	800ff74 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800ff64:	693b      	ldr	r3, [r7, #16]
 800ff66:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800ff68:	2b06      	cmp	r3, #6
 800ff6a:	d003      	beq.n	800ff74 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800ff6c:	693b      	ldr	r3, [r7, #16]
 800ff6e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800ff70:	2b08      	cmp	r3, #8
 800ff72:	d102      	bne.n	800ff7a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800ff74:	2301      	movs	r3, #1
 800ff76:	75bb      	strb	r3, [r7, #22]
 800ff78:	e00d      	b.n	800ff96 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800ff7a:	7b7b      	ldrb	r3, [r7, #13]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d008      	beq.n	800ff92 <lwip_netconn_do_close_internal+0xe6>
 800ff80:	693b      	ldr	r3, [r7, #16]
 800ff82:	8b5b      	ldrh	r3, [r3, #26]
 800ff84:	f003 0310 	and.w	r3, r3, #16
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d002      	beq.n	800ff92 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	75bb      	strb	r3, [r7, #22]
 800ff90:	e001      	b.n	800ff96 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800ff92:	2300      	movs	r3, #0
 800ff94:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800ff96:	7dbb      	ldrb	r3, [r7, #22]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d003      	beq.n	800ffa4 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800ff9c:	2100      	movs	r1, #0
 800ff9e:	6938      	ldr	r0, [r7, #16]
 800ffa0:	f005 fe6c 	bl	8015c7c <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	7d1b      	ldrb	r3, [r3, #20]
 800ffa8:	2b01      	cmp	r3, #1
 800ffaa:	d104      	bne.n	800ffb6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800ffac:	2100      	movs	r1, #0
 800ffae:	6938      	ldr	r0, [r7, #16]
 800ffb0:	f005 fedc 	bl	8015d6c <tcp_accept>
 800ffb4:	e01d      	b.n	800fff2 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800ffb6:	7bbb      	ldrb	r3, [r7, #14]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d007      	beq.n	800ffcc <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800ffbc:	2100      	movs	r1, #0
 800ffbe:	6938      	ldr	r0, [r7, #16]
 800ffc0:	f005 fe6e 	bl	8015ca0 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800ffc4:	2100      	movs	r1, #0
 800ffc6:	6938      	ldr	r0, [r7, #16]
 800ffc8:	f005 fed0 	bl	8015d6c <tcp_accept>
    }
    if (shut_tx) {
 800ffcc:	7b7b      	ldrb	r3, [r7, #13]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d003      	beq.n	800ffda <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800ffd2:	2100      	movs	r1, #0
 800ffd4:	6938      	ldr	r0, [r7, #16]
 800ffd6:	f005 fe85 	bl	8015ce4 <tcp_sent>
    }
    if (shut_close) {
 800ffda:	7dbb      	ldrb	r3, [r7, #22]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d008      	beq.n	800fff2 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	2100      	movs	r1, #0
 800ffe4:	6938      	ldr	r0, [r7, #16]
 800ffe6:	f005 fed9 	bl	8015d9c <tcp_poll>
      tcp_err(tpcb, NULL);
 800ffea:	2100      	movs	r1, #0
 800ffec:	6938      	ldr	r0, [r7, #16]
 800ffee:	f005 fe9b 	bl	8015d28 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800fff2:	7dbb      	ldrb	r3, [r7, #22]
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d005      	beq.n	8010004 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800fff8:	6938      	ldr	r0, [r7, #16]
 800fffa:	f004 fb51 	bl	80146a0 <tcp_close>
 800fffe:	4603      	mov	r3, r0
 8010000:	75fb      	strb	r3, [r7, #23]
 8010002:	e007      	b.n	8010014 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8010004:	7bbb      	ldrb	r3, [r7, #14]
 8010006:	7b7a      	ldrb	r2, [r7, #13]
 8010008:	4619      	mov	r1, r3
 801000a:	6938      	ldr	r0, [r7, #16]
 801000c:	f004 fb74 	bl	80146f8 <tcp_shutdown>
 8010010:	4603      	mov	r3, r0
 8010012:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 8010014:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d102      	bne.n	8010022 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 801001c:	2301      	movs	r3, #1
 801001e:	757b      	strb	r3, [r7, #21]
 8010020:	e016      	b.n	8010050 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 8010022:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010026:	f1b3 3fff 	cmp.w	r3, #4294967295
 801002a:	d10f      	bne.n	801004c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010030:	7a5b      	ldrb	r3, [r3, #9]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d10c      	bne.n	8010050 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 8010036:	2301      	movs	r3, #1
 8010038:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 801003a:	7dbb      	ldrb	r3, [r7, #22]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d007      	beq.n	8010050 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 8010040:	6938      	ldr	r0, [r7, #16]
 8010042:	f004 fc73 	bl	801492c <tcp_abort>
          err = ERR_OK;
 8010046:	2300      	movs	r3, #0
 8010048:	75fb      	strb	r3, [r7, #23]
 801004a:	e001      	b.n	8010050 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 801004c:	2301      	movs	r3, #1
 801004e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 8010050:	7d7b      	ldrb	r3, [r7, #21]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d052      	beq.n	80100fc <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	330c      	adds	r3, #12
 801005e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010064:	7dfa      	ldrb	r2, [r7, #23]
 8010066:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	2200      	movs	r2, #0
 801006c:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2200      	movs	r2, #0
 8010072:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8010074:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d129      	bne.n	80100d0 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 801007c:	7dbb      	ldrb	r3, [r7, #22]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d00c      	beq.n	801009c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	2200      	movs	r2, #0
 8010086:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801008c:	2b00      	cmp	r3, #0
 801008e:	d005      	beq.n	801009c <lwip_netconn_do_close_internal+0x1f0>
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010094:	2200      	movs	r2, #0
 8010096:	2104      	movs	r1, #4
 8010098:	6878      	ldr	r0, [r7, #4]
 801009a:	4798      	blx	r3
      }
      if (shut_rx) {
 801009c:	7bbb      	ldrb	r3, [r7, #14]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d009      	beq.n	80100b6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d005      	beq.n	80100b6 <lwip_netconn_do_close_internal+0x20a>
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100ae:	2200      	movs	r2, #0
 80100b0:	2100      	movs	r1, #0
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	4798      	blx	r3
      }
      if (shut_tx) {
 80100b6:	7b7b      	ldrb	r3, [r7, #13]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d009      	beq.n	80100d0 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d005      	beq.n	80100d0 <lwip_netconn_do_close_internal+0x224>
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100c8:	2200      	movs	r2, #0
 80100ca:	2102      	movs	r1, #2
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 80100d0:	78fb      	ldrb	r3, [r7, #3]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d002      	beq.n	80100dc <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 80100d6:	68b8      	ldr	r0, [r7, #8]
 80100d8:	f00d ffd8 	bl	801e08c <sys_sem_signal>
    }
    return ERR_OK;
 80100dc:	2300      	movs	r3, #0
 80100de:	e03c      	b.n	801015a <lwip_netconn_do_close_internal+0x2ae>
 80100e0:	08024298 	.word	0x08024298
 80100e4:	0802456c 	.word	0x0802456c
 80100e8:	080242dc 	.word	0x080242dc
 80100ec:	0802457c 	.word	0x0802457c
 80100f0:	0802459c 	.word	0x0802459c
 80100f4:	080245c0 	.word	0x080245c0
 80100f8:	08024400 	.word	0x08024400
  }
  if (!close_finished) {
 80100fc:	7d7b      	ldrb	r3, [r7, #21]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d11e      	bne.n	8010140 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 8010102:	693b      	ldr	r3, [r7, #16]
 8010104:	7d1b      	ldrb	r3, [r3, #20]
 8010106:	2b01      	cmp	r3, #1
 8010108:	d106      	bne.n	8010118 <lwip_netconn_do_close_internal+0x26c>
 801010a:	4b16      	ldr	r3, [pc, #88]	@ (8010164 <lwip_netconn_do_close_internal+0x2b8>)
 801010c:	f240 4241 	movw	r2, #1089	@ 0x441
 8010110:	4915      	ldr	r1, [pc, #84]	@ (8010168 <lwip_netconn_do_close_internal+0x2bc>)
 8010112:	4816      	ldr	r0, [pc, #88]	@ (801016c <lwip_netconn_do_close_internal+0x2c0>)
 8010114:	f00f f832 	bl	801f17c <iprintf>
    if (shut_tx) {
 8010118:	7b7b      	ldrb	r3, [r7, #13]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d003      	beq.n	8010126 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 801011e:	4914      	ldr	r1, [pc, #80]	@ (8010170 <lwip_netconn_do_close_internal+0x2c4>)
 8010120:	6938      	ldr	r0, [r7, #16]
 8010122:	f005 fddf 	bl	8015ce4 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 8010126:	2201      	movs	r2, #1
 8010128:	4912      	ldr	r1, [pc, #72]	@ (8010174 <lwip_netconn_do_close_internal+0x2c8>)
 801012a:	6938      	ldr	r0, [r7, #16]
 801012c:	f005 fe36 	bl	8015d9c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 8010130:	4911      	ldr	r1, [pc, #68]	@ (8010178 <lwip_netconn_do_close_internal+0x2cc>)
 8010132:	6938      	ldr	r0, [r7, #16]
 8010134:	f005 fdf8 	bl	8015d28 <tcp_err>
    tcp_arg(tpcb, conn);
 8010138:	6879      	ldr	r1, [r7, #4]
 801013a:	6938      	ldr	r0, [r7, #16]
 801013c:	f005 fd9e 	bl	8015c7c <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 8010140:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d106      	bne.n	8010156 <lwip_netconn_do_close_internal+0x2aa>
 8010148:	4b06      	ldr	r3, [pc, #24]	@ (8010164 <lwip_netconn_do_close_internal+0x2b8>)
 801014a:	f240 424d 	movw	r2, #1101	@ 0x44d
 801014e:	490b      	ldr	r1, [pc, #44]	@ (801017c <lwip_netconn_do_close_internal+0x2d0>)
 8010150:	4806      	ldr	r0, [pc, #24]	@ (801016c <lwip_netconn_do_close_internal+0x2c0>)
 8010152:	f00f f813 	bl	801f17c <iprintf>
  return err;
 8010156:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801015a:	4618      	mov	r0, r3
 801015c:	3718      	adds	r7, #24
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	08024298 	.word	0x08024298
 8010168:	080245d4 	.word	0x080245d4
 801016c:	080242dc 	.word	0x080242dc
 8010170:	0800f711 	.word	0x0800f711
 8010174:	0800f641 	.word	0x0800f641
 8010178:	0800f7bd 	.word	0x0800f7bd
 801017c:	080245f8 	.word	0x080245f8

08010180 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b084      	sub	sp, #16
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	785b      	ldrb	r3, [r3, #1]
 8010192:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8010194:	7afb      	ldrb	r3, [r7, #11]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d00d      	beq.n	80101b6 <lwip_netconn_do_delconn+0x36>
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80101a4:	2b10      	cmp	r3, #16
 80101a6:	d006      	beq.n	80101b6 <lwip_netconn_do_delconn+0x36>
 80101a8:	4b61      	ldr	r3, [pc, #388]	@ (8010330 <lwip_netconn_do_delconn+0x1b0>)
 80101aa:	f240 425e 	movw	r2, #1118	@ 0x45e
 80101ae:	4961      	ldr	r1, [pc, #388]	@ (8010334 <lwip_netconn_do_delconn+0x1b4>)
 80101b0:	4861      	ldr	r0, [pc, #388]	@ (8010338 <lwip_netconn_do_delconn+0x1b8>)
 80101b2:	f00e ffe3 	bl	801f17c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80101b6:	7afb      	ldrb	r3, [r7, #11]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d005      	beq.n	80101c8 <lwip_netconn_do_delconn+0x48>
 80101bc:	7afb      	ldrb	r3, [r7, #11]
 80101be:	2b02      	cmp	r3, #2
 80101c0:	d002      	beq.n	80101c8 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 80101c2:	7afb      	ldrb	r3, [r7, #11]
 80101c4:	2b03      	cmp	r3, #3
 80101c6:	d10a      	bne.n	80101de <lwip_netconn_do_delconn+0x5e>
       (state != NETCONN_CONNECT)) ||
 80101c8:	7afb      	ldrb	r3, [r7, #11]
 80101ca:	2b03      	cmp	r3, #3
 80101cc:	d10b      	bne.n	80101e6 <lwip_netconn_do_delconn+0x66>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80101d6:	f003 0304 	and.w	r3, r3, #4
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d103      	bne.n	80101e6 <lwip_netconn_do_delconn+0x66>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	22fb      	movs	r2, #251	@ 0xfb
 80101e2:	711a      	strb	r2, [r3, #4]
 80101e4:	e098      	b.n	8010318 <lwip_netconn_do_delconn+0x198>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 80101e6:	7afb      	ldrb	r3, [r7, #11]
 80101e8:	2b03      	cmp	r3, #3
 80101ea:	d10e      	bne.n	801020a <lwip_netconn_do_delconn+0x8a>
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80101f4:	f003 0304 	and.w	r3, r3, #4
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d106      	bne.n	801020a <lwip_netconn_do_delconn+0x8a>
 80101fc:	4b4c      	ldr	r3, [pc, #304]	@ (8010330 <lwip_netconn_do_delconn+0x1b0>)
 80101fe:	f240 427a 	movw	r2, #1146	@ 0x47a
 8010202:	494e      	ldr	r1, [pc, #312]	@ (801033c <lwip_netconn_do_delconn+0x1bc>)
 8010204:	484c      	ldr	r0, [pc, #304]	@ (8010338 <lwip_netconn_do_delconn+0x1b8>)
 8010206:	f00e ffb9 	bl	801f17c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	2200      	movs	r2, #0
 801020e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	4618      	mov	r0, r3
 8010216:	f7ff fdcb 	bl	800fdb0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	685b      	ldr	r3, [r3, #4]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d05f      	beq.n	80102e4 <lwip_netconn_do_delconn+0x164>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	781b      	ldrb	r3, [r3, #0]
 801022a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801022e:	2b10      	cmp	r3, #16
 8010230:	d00d      	beq.n	801024e <lwip_netconn_do_delconn+0xce>
 8010232:	2b20      	cmp	r3, #32
 8010234:	d151      	bne.n	80102da <lwip_netconn_do_delconn+0x15a>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	685b      	ldr	r3, [r3, #4]
 801023c:	2200      	movs	r2, #0
 801023e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	685b      	ldr	r3, [r3, #4]
 8010246:	4618      	mov	r0, r3
 8010248:	f00b f802 	bl	801b250 <udp_remove>
          break;
 801024c:	e046      	b.n	80102dc <lwip_netconn_do_delconn+0x15c>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010254:	2b00      	cmp	r3, #0
 8010256:	d006      	beq.n	8010266 <lwip_netconn_do_delconn+0xe6>
 8010258:	4b35      	ldr	r3, [pc, #212]	@ (8010330 <lwip_netconn_do_delconn+0x1b0>)
 801025a:	f240 4294 	movw	r2, #1172	@ 0x494
 801025e:	4938      	ldr	r1, [pc, #224]	@ (8010340 <lwip_netconn_do_delconn+0x1c0>)
 8010260:	4835      	ldr	r0, [pc, #212]	@ (8010338 <lwip_netconn_do_delconn+0x1b8>)
 8010262:	f00e ff8b 	bl	801f17c <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	2204      	movs	r2, #4
 801026c:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	2203      	movs	r2, #3
 8010272:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	68fa      	ldr	r2, [r7, #12]
 801027a:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	2100      	movs	r1, #0
 8010282:	4618      	mov	r0, r3
 8010284:	f7ff fe12 	bl	800feac <lwip_netconn_do_close_internal>
 8010288:	4603      	mov	r3, r0
 801028a:	2b00      	cmp	r3, #0
 801028c:	d04b      	beq.n	8010326 <lwip_netconn_do_delconn+0x1a6>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	785b      	ldrb	r3, [r3, #1]
 8010294:	2b04      	cmp	r3, #4
 8010296:	d006      	beq.n	80102a6 <lwip_netconn_do_delconn+0x126>
 8010298:	4b25      	ldr	r3, [pc, #148]	@ (8010330 <lwip_netconn_do_delconn+0x1b0>)
 801029a:	f240 429a 	movw	r2, #1178	@ 0x49a
 801029e:	4929      	ldr	r1, [pc, #164]	@ (8010344 <lwip_netconn_do_delconn+0x1c4>)
 80102a0:	4825      	ldr	r0, [pc, #148]	@ (8010338 <lwip_netconn_do_delconn+0x1b8>)
 80102a2:	f00e ff6b 	bl	801f17c <iprintf>
            UNLOCK_TCPIP_CORE();
 80102a6:	4828      	ldr	r0, [pc, #160]	@ (8010348 <lwip_netconn_do_delconn+0x1c8>)
 80102a8:	f00d ff61 	bl	801e16e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	330c      	adds	r3, #12
 80102b2:	2100      	movs	r1, #0
 80102b4:	4618      	mov	r0, r3
 80102b6:	f00d feb8 	bl	801e02a <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 80102ba:	4823      	ldr	r0, [pc, #140]	@ (8010348 <lwip_netconn_do_delconn+0x1c8>)
 80102bc:	f00d ff48 	bl	801e150 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	785b      	ldrb	r3, [r3, #1]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d02d      	beq.n	8010326 <lwip_netconn_do_delconn+0x1a6>
 80102ca:	4b19      	ldr	r3, [pc, #100]	@ (8010330 <lwip_netconn_do_delconn+0x1b0>)
 80102cc:	f240 429e 	movw	r2, #1182	@ 0x49e
 80102d0:	491c      	ldr	r1, [pc, #112]	@ (8010344 <lwip_netconn_do_delconn+0x1c4>)
 80102d2:	4819      	ldr	r0, [pc, #100]	@ (8010338 <lwip_netconn_do_delconn+0x1b8>)
 80102d4:	f00e ff52 	bl	801f17c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 80102d8:	e025      	b.n	8010326 <lwip_netconn_do_delconn+0x1a6>
#endif /* LWIP_TCP */
        default:
          break;
 80102da:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	2200      	movs	r2, #0
 80102e2:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d007      	beq.n	80102fe <lwip_netconn_do_delconn+0x17e>
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102f4:	68fa      	ldr	r2, [r7, #12]
 80102f6:	6810      	ldr	r0, [r2, #0]
 80102f8:	2200      	movs	r2, #0
 80102fa:	2100      	movs	r1, #0
 80102fc:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010304:	2b00      	cmp	r3, #0
 8010306:	d007      	beq.n	8010318 <lwip_netconn_do_delconn+0x198>
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801030e:	68fa      	ldr	r2, [r7, #12]
 8010310:	6810      	ldr	r0, [r2, #0]
 8010312:	2200      	movs	r2, #0
 8010314:	2102      	movs	r1, #2
 8010316:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	330c      	adds	r3, #12
 801031e:	4618      	mov	r0, r3
 8010320:	f00d fece 	bl	801e0c0 <sys_sem_valid>
 8010324:	e000      	b.n	8010328 <lwip_netconn_do_delconn+0x1a8>
          return;
 8010326:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 8010328:	3710      	adds	r7, #16
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}
 801032e:	bf00      	nop
 8010330:	08024298 	.word	0x08024298
 8010334:	08024608 	.word	0x08024608
 8010338:	080242dc 	.word	0x080242dc
 801033c:	0802461c 	.word	0x0802461c
 8010340:	0802463c 	.word	0x0802463c
 8010344:	08024658 	.word	0x08024658
 8010348:	2006468c 	.word	0x2006468c

0801034c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b084      	sub	sp, #16
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	685b      	ldr	r3, [r3, #4]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d025      	beq.n	80103ae <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010362:	68bb      	ldr	r3, [r7, #8]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	781b      	ldrb	r3, [r3, #0]
 8010368:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801036c:	2b10      	cmp	r3, #16
 801036e:	d00e      	beq.n	801038e <lwip_netconn_do_bind+0x42>
 8010370:	2b20      	cmp	r3, #32
 8010372:	d119      	bne.n	80103a8 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	6858      	ldr	r0, [r3, #4]
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	6899      	ldr	r1, [r3, #8]
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	899b      	ldrh	r3, [r3, #12]
 8010382:	461a      	mov	r2, r3
 8010384:	f00a fe4e 	bl	801b024 <udp_bind>
 8010388:	4603      	mov	r3, r0
 801038a:	73fb      	strb	r3, [r7, #15]
        break;
 801038c:	e011      	b.n	80103b2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 801038e:	68bb      	ldr	r3, [r7, #8]
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	6858      	ldr	r0, [r3, #4]
 8010394:	68bb      	ldr	r3, [r7, #8]
 8010396:	6899      	ldr	r1, [r3, #8]
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	899b      	ldrh	r3, [r3, #12]
 801039c:	461a      	mov	r2, r3
 801039e:	f004 fad1 	bl	8014944 <tcp_bind>
 80103a2:	4603      	mov	r3, r0
 80103a4:	73fb      	strb	r3, [r7, #15]
        break;
 80103a6:	e004      	b.n	80103b2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 80103a8:	23fa      	movs	r3, #250	@ 0xfa
 80103aa:	73fb      	strb	r3, [r7, #15]
        break;
 80103ac:	e001      	b.n	80103b2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 80103ae:	23fa      	movs	r3, #250	@ 0xfa
 80103b0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80103b2:	68bb      	ldr	r3, [r7, #8]
 80103b4:	7bfa      	ldrb	r2, [r7, #15]
 80103b6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80103b8:	bf00      	nop
 80103ba:	3710      	adds	r7, #16
 80103bc:	46bd      	mov	sp, r7
 80103be:	bd80      	pop	{r7, pc}

080103c0 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b088      	sub	sp, #32
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	60f8      	str	r0, [r7, #12]
 80103c8:	60b9      	str	r1, [r7, #8]
 80103ca:	4613      	mov	r3, r2
 80103cc:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 80103ce:	2300      	movs	r3, #0
 80103d0:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d102      	bne.n	80103e2 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 80103dc:	f06f 0305 	mvn.w	r3, #5
 80103e0:	e074      	b.n	80104cc <lwip_netconn_do_connected+0x10c>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 80103e2:	69bb      	ldr	r3, [r7, #24]
 80103e4:	785b      	ldrb	r3, [r3, #1]
 80103e6:	2b03      	cmp	r3, #3
 80103e8:	d006      	beq.n	80103f8 <lwip_netconn_do_connected+0x38>
 80103ea:	4b3a      	ldr	r3, [pc, #232]	@ (80104d4 <lwip_netconn_do_connected+0x114>)
 80103ec:	f240 5223 	movw	r2, #1315	@ 0x523
 80103f0:	4939      	ldr	r1, [pc, #228]	@ (80104d8 <lwip_netconn_do_connected+0x118>)
 80103f2:	483a      	ldr	r0, [pc, #232]	@ (80104dc <lwip_netconn_do_connected+0x11c>)
 80103f4:	f00e fec2 	bl	801f17c <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 80103f8:	69bb      	ldr	r3, [r7, #24]
 80103fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d10d      	bne.n	801041c <lwip_netconn_do_connected+0x5c>
 8010400:	69bb      	ldr	r3, [r7, #24]
 8010402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010406:	f003 0304 	and.w	r3, r3, #4
 801040a:	2b00      	cmp	r3, #0
 801040c:	d106      	bne.n	801041c <lwip_netconn_do_connected+0x5c>
 801040e:	4b31      	ldr	r3, [pc, #196]	@ (80104d4 <lwip_netconn_do_connected+0x114>)
 8010410:	f240 5224 	movw	r2, #1316	@ 0x524
 8010414:	4932      	ldr	r1, [pc, #200]	@ (80104e0 <lwip_netconn_do_connected+0x120>)
 8010416:	4831      	ldr	r0, [pc, #196]	@ (80104dc <lwip_netconn_do_connected+0x11c>)
 8010418:	f00e feb0 	bl	801f17c <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010420:	2b00      	cmp	r3, #0
 8010422:	d008      	beq.n	8010436 <lwip_netconn_do_connected+0x76>
    conn->current_msg->err = err;
 8010424:	69bb      	ldr	r3, [r7, #24]
 8010426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010428:	79fa      	ldrb	r2, [r7, #7]
 801042a:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 801042c:	69bb      	ldr	r3, [r7, #24]
 801042e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	330c      	adds	r3, #12
 8010434:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 8010436:	69bb      	ldr	r3, [r7, #24]
 8010438:	781b      	ldrb	r3, [r3, #0]
 801043a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801043e:	2b10      	cmp	r3, #16
 8010440:	d106      	bne.n	8010450 <lwip_netconn_do_connected+0x90>
 8010442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d102      	bne.n	8010450 <lwip_netconn_do_connected+0x90>
    setup_tcp(conn);
 801044a:	69b8      	ldr	r0, [r7, #24]
 801044c:	f7ff fa90 	bl	800f970 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 8010450:	69bb      	ldr	r3, [r7, #24]
 8010452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010456:	f003 0304 	and.w	r3, r3, #4
 801045a:	2b00      	cmp	r3, #0
 801045c:	bf0c      	ite	eq
 801045e:	2301      	moveq	r3, #1
 8010460:	2300      	movne	r3, #0
 8010462:	b2db      	uxtb	r3, r3
 8010464:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 8010466:	69bb      	ldr	r3, [r7, #24]
 8010468:	f893 3020 	ldrb.w	r3, [r3, #32]
 801046c:	f023 0304 	bic.w	r3, r3, #4
 8010470:	b2da      	uxtb	r2, r3
 8010472:	69bb      	ldr	r3, [r7, #24]
 8010474:	f883 2020 	strb.w	r2, [r3, #32]
  LWIP_ASSERT("blocking connect state error",
 8010478:	697b      	ldr	r3, [r7, #20]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d002      	beq.n	8010484 <lwip_netconn_do_connected+0xc4>
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d10c      	bne.n	801049e <lwip_netconn_do_connected+0xde>
 8010484:	697b      	ldr	r3, [r7, #20]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d102      	bne.n	8010490 <lwip_netconn_do_connected+0xd0>
 801048a:	69fb      	ldr	r3, [r7, #28]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d006      	beq.n	801049e <lwip_netconn_do_connected+0xde>
 8010490:	4b10      	ldr	r3, [pc, #64]	@ (80104d4 <lwip_netconn_do_connected+0x114>)
 8010492:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8010496:	4913      	ldr	r1, [pc, #76]	@ (80104e4 <lwip_netconn_do_connected+0x124>)
 8010498:	4810      	ldr	r0, [pc, #64]	@ (80104dc <lwip_netconn_do_connected+0x11c>)
 801049a:	f00e fe6f 	bl	801f17c <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 801049e:	69bb      	ldr	r3, [r7, #24]
 80104a0:	2200      	movs	r2, #0
 80104a2:	625a      	str	r2, [r3, #36]	@ 0x24
  conn->state = NETCONN_NONE;
 80104a4:	69bb      	ldr	r3, [r7, #24]
 80104a6:	2200      	movs	r2, #0
 80104a8:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80104aa:	69bb      	ldr	r3, [r7, #24]
 80104ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d005      	beq.n	80104be <lwip_netconn_do_connected+0xfe>
 80104b2:	69bb      	ldr	r3, [r7, #24]
 80104b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104b6:	2200      	movs	r2, #0
 80104b8:	2102      	movs	r1, #2
 80104ba:	69b8      	ldr	r0, [r7, #24]
 80104bc:	4798      	blx	r3

  if (was_blocking) {
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d002      	beq.n	80104ca <lwip_netconn_do_connected+0x10a>
    sys_sem_signal(op_completed_sem);
 80104c4:	69f8      	ldr	r0, [r7, #28]
 80104c6:	f00d fde1 	bl	801e08c <sys_sem_signal>
  }
  return ERR_OK;
 80104ca:	2300      	movs	r3, #0
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3720      	adds	r7, #32
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	08024298 	.word	0x08024298
 80104d8:	08024660 	.word	0x08024660
 80104dc:	080242dc 	.word	0x080242dc
 80104e0:	08024680 	.word	0x08024680
 80104e4:	080246c0 	.word	0x080246c0

080104e8 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b086      	sub	sp, #24
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	685b      	ldr	r3, [r3, #4]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d102      	bne.n	8010504 <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 80104fe:	23f1      	movs	r3, #241	@ 0xf1
 8010500:	75fb      	strb	r3, [r7, #23]
 8010502:	e0a0      	b.n	8010646 <lwip_netconn_do_connect+0x15e>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	781b      	ldrb	r3, [r3, #0]
 801050a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801050e:	2b10      	cmp	r3, #16
 8010510:	d00f      	beq.n	8010532 <lwip_netconn_do_connect+0x4a>
 8010512:	2b20      	cmp	r3, #32
 8010514:	f040 808c 	bne.w	8010630 <lwip_netconn_do_connect+0x148>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010518:	693b      	ldr	r3, [r7, #16]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	6858      	ldr	r0, [r3, #4]
 801051e:	693b      	ldr	r3, [r7, #16]
 8010520:	6899      	ldr	r1, [r3, #8]
 8010522:	693b      	ldr	r3, [r7, #16]
 8010524:	899b      	ldrh	r3, [r3, #12]
 8010526:	461a      	mov	r2, r3
 8010528:	f00a fe04 	bl	801b134 <udp_connect>
 801052c:	4603      	mov	r3, r0
 801052e:	75fb      	strb	r3, [r7, #23]
        break;
 8010530:	e089      	b.n	8010646 <lwip_netconn_do_connect+0x15e>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	785b      	ldrb	r3, [r3, #1]
 8010538:	2b03      	cmp	r3, #3
 801053a:	d102      	bne.n	8010542 <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 801053c:	23f7      	movs	r3, #247	@ 0xf7
 801053e:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 8010540:	e080      	b.n	8010644 <lwip_netconn_do_connect+0x15c>
        } else if (msg->conn->state != NETCONN_NONE) {
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	785b      	ldrb	r3, [r3, #1]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d002      	beq.n	8010552 <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 801054c:	23f6      	movs	r3, #246	@ 0xf6
 801054e:	75fb      	strb	r3, [r7, #23]
        break;
 8010550:	e078      	b.n	8010644 <lwip_netconn_do_connect+0x15c>
          setup_tcp(msg->conn);
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4618      	mov	r0, r3
 8010558:	f7ff fa0a 	bl	800f970 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 801055c:	693b      	ldr	r3, [r7, #16]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	6858      	ldr	r0, [r3, #4]
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	6899      	ldr	r1, [r3, #8]
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	899a      	ldrh	r2, [r3, #12]
 801056a:	4b3b      	ldr	r3, [pc, #236]	@ (8010658 <lwip_netconn_do_connect+0x170>)
 801056c:	f004 fc3c 	bl	8014de8 <tcp_connect>
 8010570:	4603      	mov	r3, r0
 8010572:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 8010574:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d163      	bne.n	8010644 <lwip_netconn_do_connect+0x15c>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 801057c:	693b      	ldr	r3, [r7, #16]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010584:	f003 0302 	and.w	r3, r3, #2
 8010588:	2b00      	cmp	r3, #0
 801058a:	bf14      	ite	ne
 801058c:	2301      	movne	r3, #1
 801058e:	2300      	moveq	r3, #0
 8010590:	b2db      	uxtb	r3, r3
 8010592:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	2203      	movs	r2, #3
 801059a:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 801059c:	7bfb      	ldrb	r3, [r7, #15]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d00b      	beq.n	80105ba <lwip_netconn_do_connect+0xd2>
 80105a2:	693b      	ldr	r3, [r7, #16]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	f042 0204 	orr.w	r2, r2, #4
 80105b2:	b2d2      	uxtb	r2, r2
 80105b4:	f883 2020 	strb.w	r2, [r3, #32]
 80105b8:	e00a      	b.n	80105d0 <lwip_netconn_do_connect+0xe8>
 80105ba:	693b      	ldr	r3, [r7, #16]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	f893 2020 	ldrb.w	r2, [r3, #32]
 80105c2:	693b      	ldr	r3, [r7, #16]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	f022 0204 	bic.w	r2, r2, #4
 80105ca:	b2d2      	uxtb	r2, r2
 80105cc:	f883 2020 	strb.w	r2, [r3, #32]
            if (non_blocking) {
 80105d0:	7bfb      	ldrb	r3, [r7, #15]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d002      	beq.n	80105dc <lwip_netconn_do_connect+0xf4>
              err = ERR_INPROGRESS;
 80105d6:	23fb      	movs	r3, #251	@ 0xfb
 80105d8:	75fb      	strb	r3, [r7, #23]
        break;
 80105da:	e033      	b.n	8010644 <lwip_netconn_do_connect+0x15c>
              msg->conn->current_msg = msg;
 80105dc:	693b      	ldr	r3, [r7, #16]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	693a      	ldr	r2, [r7, #16]
 80105e2:	625a      	str	r2, [r3, #36]	@ 0x24
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	785b      	ldrb	r3, [r3, #1]
 80105ea:	2b03      	cmp	r3, #3
 80105ec:	d006      	beq.n	80105fc <lwip_netconn_do_connect+0x114>
 80105ee:	4b1b      	ldr	r3, [pc, #108]	@ (801065c <lwip_netconn_do_connect+0x174>)
 80105f0:	f44f 62ae 	mov.w	r2, #1392	@ 0x570
 80105f4:	491a      	ldr	r1, [pc, #104]	@ (8010660 <lwip_netconn_do_connect+0x178>)
 80105f6:	481b      	ldr	r0, [pc, #108]	@ (8010664 <lwip_netconn_do_connect+0x17c>)
 80105f8:	f00e fdc0 	bl	801f17c <iprintf>
              UNLOCK_TCPIP_CORE();
 80105fc:	481a      	ldr	r0, [pc, #104]	@ (8010668 <lwip_netconn_do_connect+0x180>)
 80105fe:	f00d fdb6 	bl	801e16e <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	330c      	adds	r3, #12
 8010608:	2100      	movs	r1, #0
 801060a:	4618      	mov	r0, r3
 801060c:	f00d fd0d 	bl	801e02a <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 8010610:	4815      	ldr	r0, [pc, #84]	@ (8010668 <lwip_netconn_do_connect+0x180>)
 8010612:	f00d fd9d 	bl	801e150 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 8010616:	693b      	ldr	r3, [r7, #16]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	785b      	ldrb	r3, [r3, #1]
 801061c:	2b03      	cmp	r3, #3
 801061e:	d116      	bne.n	801064e <lwip_netconn_do_connect+0x166>
 8010620:	4b0e      	ldr	r3, [pc, #56]	@ (801065c <lwip_netconn_do_connect+0x174>)
 8010622:	f240 5274 	movw	r2, #1396	@ 0x574
 8010626:	490e      	ldr	r1, [pc, #56]	@ (8010660 <lwip_netconn_do_connect+0x178>)
 8010628:	480e      	ldr	r0, [pc, #56]	@ (8010664 <lwip_netconn_do_connect+0x17c>)
 801062a:	f00e fda7 	bl	801f17c <iprintf>
              return;
 801062e:	e00e      	b.n	801064e <lwip_netconn_do_connect+0x166>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 8010630:	4b0a      	ldr	r3, [pc, #40]	@ (801065c <lwip_netconn_do_connect+0x174>)
 8010632:	f240 527d 	movw	r2, #1405	@ 0x57d
 8010636:	490d      	ldr	r1, [pc, #52]	@ (801066c <lwip_netconn_do_connect+0x184>)
 8010638:	480a      	ldr	r0, [pc, #40]	@ (8010664 <lwip_netconn_do_connect+0x17c>)
 801063a:	f00e fd9f 	bl	801f17c <iprintf>
 801063e:	23fa      	movs	r3, #250	@ 0xfa
 8010640:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 8010642:	e000      	b.n	8010646 <lwip_netconn_do_connect+0x15e>
        break;
 8010644:	bf00      	nop
    }
  }
  msg->err = err;
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	7dfa      	ldrb	r2, [r7, #23]
 801064a:	711a      	strb	r2, [r3, #4]
 801064c:	e000      	b.n	8010650 <lwip_netconn_do_connect+0x168>
              return;
 801064e:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 8010650:	3718      	adds	r7, #24
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}
 8010656:	bf00      	nop
 8010658:	080103c1 	.word	0x080103c1
 801065c:	08024298 	.word	0x08024298
 8010660:	08024658 	.word	0x08024658
 8010664:	080242dc 	.word	0x080242dc
 8010668:	2006468c 	.word	0x2006468c
 801066c:	080246e0 	.word	0x080246e0

08010670 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	b086      	sub	sp, #24
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	685b      	ldr	r3, [r3, #4]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d07f      	beq.n	8010786 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	781b      	ldrb	r3, [r3, #0]
 801068c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010690:	2b10      	cmp	r3, #16
 8010692:	d175      	bne.n	8010780 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	785b      	ldrb	r3, [r3, #1]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d165      	bne.n	801076a <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 801069e:	697b      	ldr	r3, [r7, #20]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	685b      	ldr	r3, [r3, #4]
 80106a4:	7d1b      	ldrb	r3, [r3, #20]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d002      	beq.n	80106b0 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 80106aa:	23fa      	movs	r3, #250	@ 0xfa
 80106ac:	72fb      	strb	r3, [r7, #11]
 80106ae:	e06c      	b.n	801078a <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 80106b0:	23ff      	movs	r3, #255	@ 0xff
 80106b2:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 80106b4:	697b      	ldr	r3, [r7, #20]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	685b      	ldr	r3, [r3, #4]
 80106ba:	f107 020b 	add.w	r2, r7, #11
 80106be:	7cf9      	ldrb	r1, [r7, #19]
 80106c0:	4618      	mov	r0, r3
 80106c2:	f004 f9f7 	bl	8014ab4 <tcp_listen_with_backlog_and_err>
 80106c6:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d05d      	beq.n	801078a <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 80106ce:	697b      	ldr	r3, [r7, #20]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	3310      	adds	r3, #16
 80106d4:	4618      	mov	r0, r3
 80106d6:	f00d fc62 	bl	801df9e <sys_mbox_valid>
 80106da:	4603      	mov	r3, r0
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d00b      	beq.n	80106f8 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 80106e0:	697b      	ldr	r3, [r7, #20]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	3310      	adds	r3, #16
 80106e6:	4618      	mov	r0, r3
 80106e8:	f00d fbd2 	bl	801de90 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 80106ec:	697b      	ldr	r3, [r7, #20]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	3310      	adds	r3, #16
 80106f2:	4618      	mov	r0, r3
 80106f4:	f00d fc64 	bl	801dfc0 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 80106f8:	2300      	movs	r3, #0
 80106fa:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 80106fc:	697b      	ldr	r3, [r7, #20]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	3314      	adds	r3, #20
 8010702:	4618      	mov	r0, r3
 8010704:	f00d fc4b 	bl	801df9e <sys_mbox_valid>
 8010708:	4603      	mov	r3, r0
 801070a:	2b00      	cmp	r3, #0
 801070c:	d108      	bne.n	8010720 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 801070e:	697b      	ldr	r3, [r7, #20]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	3314      	adds	r3, #20
 8010714:	2106      	movs	r1, #6
 8010716:	4618      	mov	r0, r3
 8010718:	f00d fb98 	bl	801de4c <sys_mbox_new>
 801071c:	4603      	mov	r3, r0
 801071e:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 8010720:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d118      	bne.n	801075a <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	2202      	movs	r2, #2
 801072e:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 8010730:	697b      	ldr	r3, [r7, #20]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	68fa      	ldr	r2, [r7, #12]
 8010736:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8010738:	697b      	ldr	r3, [r7, #20]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	685a      	ldr	r2, [r3, #4]
 801073e:	697b      	ldr	r3, [r7, #20]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	4619      	mov	r1, r3
 8010744:	4610      	mov	r0, r2
 8010746:	f005 fa99 	bl	8015c7c <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	685b      	ldr	r3, [r3, #4]
 8010750:	4912      	ldr	r1, [pc, #72]	@ (801079c <lwip_netconn_do_listen+0x12c>)
 8010752:	4618      	mov	r0, r3
 8010754:	f005 fb0a 	bl	8015d6c <tcp_accept>
 8010758:	e017      	b.n	801078a <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 801075a:	68f8      	ldr	r0, [r7, #12]
 801075c:	f003 ffa0 	bl	80146a0 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	2200      	movs	r2, #0
 8010766:	605a      	str	r2, [r3, #4]
 8010768:	e00f      	b.n	801078a <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 801076a:	697b      	ldr	r3, [r7, #20]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	785b      	ldrb	r3, [r3, #1]
 8010770:	2b02      	cmp	r3, #2
 8010772:	d102      	bne.n	801077a <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 8010774:	2300      	movs	r3, #0
 8010776:	72fb      	strb	r3, [r7, #11]
 8010778:	e007      	b.n	801078a <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 801077a:	23f5      	movs	r3, #245	@ 0xf5
 801077c:	72fb      	strb	r3, [r7, #11]
 801077e:	e004      	b.n	801078a <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 8010780:	23f0      	movs	r3, #240	@ 0xf0
 8010782:	72fb      	strb	r3, [r7, #11]
 8010784:	e001      	b.n	801078a <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 8010786:	23f5      	movs	r3, #245	@ 0xf5
 8010788:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 801078a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8010792:	bf00      	nop
 8010794:	3718      	adds	r7, #24
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}
 801079a:	bf00      	nop
 801079c:	0800f9c1 	.word	0x0800f9c1

080107a0 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b086      	sub	sp, #24
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	2200      	movs	r2, #0
 80107b0:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 80107b2:	693b      	ldr	r3, [r7, #16]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	685b      	ldr	r3, [r3, #4]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d022      	beq.n	8010802 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80107bc:	693b      	ldr	r3, [r7, #16]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	781b      	ldrb	r3, [r3, #0]
 80107c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80107c6:	2b10      	cmp	r3, #16
 80107c8:	d11b      	bne.n	8010802 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 80107ca:	693b      	ldr	r3, [r7, #16]
 80107cc:	689b      	ldr	r3, [r3, #8]
 80107ce:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 80107d0:	697b      	ldr	r3, [r7, #20]
 80107d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80107d6:	d202      	bcs.n	80107de <lwip_netconn_do_recv+0x3e>
 80107d8:	697b      	ldr	r3, [r7, #20]
 80107da:	b29b      	uxth	r3, r3
 80107dc:	e001      	b.n	80107e2 <lwip_netconn_do_recv+0x42>
 80107de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80107e2:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 80107e4:	693b      	ldr	r3, [r7, #16]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	685b      	ldr	r3, [r3, #4]
 80107ea:	89fa      	ldrh	r2, [r7, #14]
 80107ec:	4611      	mov	r1, r2
 80107ee:	4618      	mov	r0, r3
 80107f0:	f004 fa64 	bl	8014cbc <tcp_recved>
        remaining -= recved;
 80107f4:	89fb      	ldrh	r3, [r7, #14]
 80107f6:	697a      	ldr	r2, [r7, #20]
 80107f8:	1ad3      	subs	r3, r2, r3
 80107fa:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 80107fc:	697b      	ldr	r3, [r7, #20]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d1e6      	bne.n	80107d0 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010802:	bf00      	nop
 8010804:	3718      	adds	r7, #24
 8010806:	46bd      	mov	sp, r7
 8010808:	bd80      	pop	{r7, pc}
	...

0801080c <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b088      	sub	sp, #32
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	460b      	mov	r3, r1
 8010816:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8010818:	2300      	movs	r3, #0
 801081a:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d106      	bne.n	8010830 <lwip_netconn_do_writemore+0x24>
 8010822:	4b61      	ldr	r3, [pc, #388]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 8010824:	f240 6273 	movw	r2, #1651	@ 0x673
 8010828:	4960      	ldr	r1, [pc, #384]	@ (80109ac <lwip_netconn_do_writemore+0x1a0>)
 801082a:	4861      	ldr	r0, [pc, #388]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 801082c:	f00e fca6 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	785b      	ldrb	r3, [r3, #1]
 8010834:	2b01      	cmp	r3, #1
 8010836:	d006      	beq.n	8010846 <lwip_netconn_do_writemore+0x3a>
 8010838:	4b5b      	ldr	r3, [pc, #364]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 801083a:	f240 6274 	movw	r2, #1652	@ 0x674
 801083e:	495d      	ldr	r1, [pc, #372]	@ (80109b4 <lwip_netconn_do_writemore+0x1a8>)
 8010840:	485b      	ldr	r0, [pc, #364]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 8010842:	f00e fc9b 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801084a:	2b00      	cmp	r3, #0
 801084c:	d106      	bne.n	801085c <lwip_netconn_do_writemore+0x50>
 801084e:	4b56      	ldr	r3, [pc, #344]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 8010850:	f240 6275 	movw	r2, #1653	@ 0x675
 8010854:	4958      	ldr	r1, [pc, #352]	@ (80109b8 <lwip_netconn_do_writemore+0x1ac>)
 8010856:	4856      	ldr	r0, [pc, #344]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 8010858:	f00e fc90 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d106      	bne.n	8010872 <lwip_netconn_do_writemore+0x66>
 8010864:	4b50      	ldr	r3, [pc, #320]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 8010866:	f240 6276 	movw	r2, #1654	@ 0x676
 801086a:	4954      	ldr	r1, [pc, #336]	@ (80109bc <lwip_netconn_do_writemore+0x1b0>)
 801086c:	4850      	ldr	r0, [pc, #320]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 801086e:	f00e fc85 	bl	801f17c <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010876:	699a      	ldr	r2, [r3, #24]
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801087c:	695b      	ldr	r3, [r3, #20]
 801087e:	429a      	cmp	r2, r3
 8010880:	d306      	bcc.n	8010890 <lwip_netconn_do_writemore+0x84>
 8010882:	4b49      	ldr	r3, [pc, #292]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 8010884:	f240 6277 	movw	r2, #1655	@ 0x677
 8010888:	494d      	ldr	r1, [pc, #308]	@ (80109c0 <lwip_netconn_do_writemore+0x1b4>)
 801088a:	4849      	ldr	r0, [pc, #292]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 801088c:	f00e fc76 	bl	801f17c <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010894:	899b      	ldrh	r3, [r3, #12]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d106      	bne.n	80108a8 <lwip_netconn_do_writemore+0x9c>
 801089a:	4b43      	ldr	r3, [pc, #268]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 801089c:	f240 6279 	movw	r2, #1657	@ 0x679
 80108a0:	4948      	ldr	r1, [pc, #288]	@ (80109c4 <lwip_netconn_do_writemore+0x1b8>)
 80108a2:	4843      	ldr	r0, [pc, #268]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 80108a4:	f00e fc6a 	bl	801f17c <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108ac:	7f1b      	ldrb	r3, [r3, #28]
 80108ae:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80108b6:	f003 0302 	and.w	r3, r3, #2
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d104      	bne.n	80108c8 <lwip_netconn_do_writemore+0xbc>
 80108be:	7ebb      	ldrb	r3, [r7, #26]
 80108c0:	f003 0304 	and.w	r3, r3, #4
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d001      	beq.n	80108cc <lwip_netconn_do_writemore+0xc0>
 80108c8:	2301      	movs	r3, #1
 80108ca:	e000      	b.n	80108ce <lwip_netconn_do_writemore+0xc2>
 80108cc:	2300      	movs	r3, #0
 80108ce:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d4:	689b      	ldr	r3, [r3, #8]
 80108d6:	681a      	ldr	r2, [r3, #0]
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108dc:	691b      	ldr	r3, [r3, #16]
 80108de:	4413      	add	r3, r2
 80108e0:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108e6:	689b      	ldr	r3, [r3, #8]
 80108e8:	685a      	ldr	r2, [r3, #4]
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108ee:	691b      	ldr	r3, [r3, #16]
 80108f0:	1ad3      	subs	r3, r2, r3
 80108f2:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 80108f4:	693b      	ldr	r3, [r7, #16]
 80108f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108fa:	d307      	bcc.n	801090c <lwip_netconn_do_writemore+0x100>
        len = 0xffff;
 80108fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010900:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8010902:	7ebb      	ldrb	r3, [r7, #26]
 8010904:	f043 0302 	orr.w	r3, r3, #2
 8010908:	76bb      	strb	r3, [r7, #26]
 801090a:	e001      	b.n	8010910 <lwip_netconn_do_writemore+0x104>
      } else {
        len = (u16_t)diff;
 801090c:	693b      	ldr	r3, [r7, #16]
 801090e:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	685b      	ldr	r3, [r3, #4]
 8010914:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010918:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 801091a:	89fa      	ldrh	r2, [r7, #14]
 801091c:	8bbb      	ldrh	r3, [r7, #28]
 801091e:	429a      	cmp	r2, r3
 8010920:	d216      	bcs.n	8010950 <lwip_netconn_do_writemore+0x144>
        /* don't try to write more than sendbuf */
        len = available;
 8010922:	89fb      	ldrh	r3, [r7, #14]
 8010924:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8010926:	7e3b      	ldrb	r3, [r7, #24]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d00d      	beq.n	8010948 <lwip_netconn_do_writemore+0x13c>
          if (!len) {
 801092c:	8bbb      	ldrh	r3, [r7, #28]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d10e      	bne.n	8010950 <lwip_netconn_do_writemore+0x144>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010936:	699b      	ldr	r3, [r3, #24]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d102      	bne.n	8010942 <lwip_netconn_do_writemore+0x136>
 801093c:	f06f 0306 	mvn.w	r3, #6
 8010940:	e000      	b.n	8010944 <lwip_netconn_do_writemore+0x138>
 8010942:	2300      	movs	r3, #0
 8010944:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 8010946:	e08f      	b.n	8010a68 <lwip_netconn_do_writemore+0x25c>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 8010948:	7ebb      	ldrb	r3, [r7, #26]
 801094a:	f043 0302 	orr.w	r3, r3, #2
 801094e:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010954:	691a      	ldr	r2, [r3, #16]
 8010956:	8bbb      	ldrh	r3, [r7, #28]
 8010958:	441a      	add	r2, r3
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801095e:	689b      	ldr	r3, [r3, #8]
 8010960:	685b      	ldr	r3, [r3, #4]
 8010962:	429a      	cmp	r2, r3
 8010964:	d906      	bls.n	8010974 <lwip_netconn_do_writemore+0x168>
 8010966:	4b10      	ldr	r3, [pc, #64]	@ (80109a8 <lwip_netconn_do_writemore+0x19c>)
 8010968:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 801096c:	4916      	ldr	r1, [pc, #88]	@ (80109c8 <lwip_netconn_do_writemore+0x1bc>)
 801096e:	4810      	ldr	r0, [pc, #64]	@ (80109b0 <lwip_netconn_do_writemore+0x1a4>)
 8010970:	f00e fc04 	bl	801f17c <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 8010974:	8bbb      	ldrh	r3, [r7, #28]
 8010976:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801097a:	4293      	cmp	r3, r2
 801097c:	d103      	bne.n	8010986 <lwip_netconn_do_writemore+0x17a>
 801097e:	693b      	ldr	r3, [r7, #16]
 8010980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010984:	d209      	bcs.n	801099a <lwip_netconn_do_writemore+0x18e>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010986:	693b      	ldr	r3, [r7, #16]
 8010988:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 801098a:	8bba      	ldrh	r2, [r7, #28]
 801098c:	429a      	cmp	r2, r3
 801098e:	d11d      	bne.n	80109cc <lwip_netconn_do_writemore+0x1c0>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010994:	899b      	ldrh	r3, [r3, #12]
 8010996:	2b01      	cmp	r3, #1
 8010998:	d918      	bls.n	80109cc <lwip_netconn_do_writemore+0x1c0>
        write_more = 1;
 801099a:	2301      	movs	r3, #1
 801099c:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 801099e:	7ebb      	ldrb	r3, [r7, #26]
 80109a0:	f043 0302 	orr.w	r3, r3, #2
 80109a4:	76bb      	strb	r3, [r7, #26]
 80109a6:	e013      	b.n	80109d0 <lwip_netconn_do_writemore+0x1c4>
 80109a8:	08024298 	.word	0x08024298
 80109ac:	080243f0 	.word	0x080243f0
 80109b0:	080242dc 	.word	0x080242dc
 80109b4:	080246f8 	.word	0x080246f8
 80109b8:	08024400 	.word	0x08024400
 80109bc:	08024718 	.word	0x08024718
 80109c0:	08024730 	.word	0x08024730
 80109c4:	08024770 	.word	0x08024770
 80109c8:	08024798 	.word	0x08024798
      } else {
        write_more = 0;
 80109cc:	2300      	movs	r3, #0
 80109ce:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	6858      	ldr	r0, [r3, #4]
 80109d4:	7ebb      	ldrb	r3, [r7, #26]
 80109d6:	8bba      	ldrh	r2, [r7, #28]
 80109d8:	6979      	ldr	r1, [r7, #20]
 80109da:	f008 f88b 	bl	8018af4 <tcp_write>
 80109de:	4603      	mov	r3, r0
 80109e0:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 80109e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d12c      	bne.n	8010a44 <lwip_netconn_do_writemore+0x238>
        conn->current_msg->msg.w.offset += len;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ee:	6999      	ldr	r1, [r3, #24]
 80109f0:	8bba      	ldrh	r2, [r7, #28]
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109f6:	440a      	add	r2, r1
 80109f8:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109fe:	6919      	ldr	r1, [r3, #16]
 8010a00:	8bba      	ldrh	r2, [r7, #28]
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a06:	440a      	add	r2, r1
 8010a08:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a0e:	691a      	ldr	r2, [r3, #16]
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a14:	689b      	ldr	r3, [r3, #8]
 8010a16:	685b      	ldr	r3, [r3, #4]
 8010a18:	429a      	cmp	r2, r3
 8010a1a:	d113      	bne.n	8010a44 <lwip_netconn_do_writemore+0x238>
          conn->current_msg->msg.w.vector_cnt--;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a20:	899a      	ldrh	r2, [r3, #12]
 8010a22:	3a01      	subs	r2, #1
 8010a24:	b292      	uxth	r2, r2
 8010a26:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a2c:	899b      	ldrh	r3, [r3, #12]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d008      	beq.n	8010a44 <lwip_netconn_do_writemore+0x238>
            conn->current_msg->msg.w.vector++;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a36:	689a      	ldr	r2, [r3, #8]
 8010a38:	3208      	adds	r2, #8
 8010a3a:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a40:	2200      	movs	r2, #0
 8010a42:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8010a44:	7e7b      	ldrb	r3, [r7, #25]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d004      	beq.n	8010a54 <lwip_netconn_do_writemore+0x248>
 8010a4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	f43f af3e 	beq.w	80108d0 <lwip_netconn_do_writemore+0xc4>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8010a54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d004      	beq.n	8010a66 <lwip_netconn_do_writemore+0x25a>
 8010a5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a64:	d136      	bne.n	8010ad4 <lwip_netconn_do_writemore+0x2c8>
err_mem:
 8010a66:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 8010a68:	7e3b      	ldrb	r3, [r7, #24]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d01b      	beq.n	8010aa6 <lwip_netconn_do_writemore+0x29a>
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a72:	699a      	ldr	r2, [r3, #24]
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a78:	695b      	ldr	r3, [r3, #20]
 8010a7a:	429a      	cmp	r2, r3
 8010a7c:	d213      	bcs.n	8010aa6 <lwip_netconn_do_writemore+0x29a>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d005      	beq.n	8010a92 <lwip_netconn_do_writemore+0x286>
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	2103      	movs	r1, #3
 8010a8e:	6878      	ldr	r0, [r7, #4]
 8010a90:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010a98:	f043 0310 	orr.w	r3, r3, #16
 8010a9c:	b2da      	uxtb	r2, r3
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	f883 2020 	strb.w	r2, [r3, #32]
 8010aa4:	e016      	b.n	8010ad4 <lwip_netconn_do_writemore+0x2c8>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	685b      	ldr	r3, [r3, #4]
 8010aaa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010aae:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8010ab2:	d305      	bcc.n	8010ac0 <lwip_netconn_do_writemore+0x2b4>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	685b      	ldr	r3, [r3, #4]
 8010ab8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010abc:	2b04      	cmp	r3, #4
 8010abe:	d909      	bls.n	8010ad4 <lwip_netconn_do_writemore+0x2c8>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d005      	beq.n	8010ad4 <lwip_netconn_do_writemore+0x2c8>
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010acc:	2200      	movs	r2, #0
 8010ace:	2103      	movs	r1, #3
 8010ad0:	6878      	ldr	r0, [r7, #4]
 8010ad2:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8010ad4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d11d      	bne.n	8010b18 <lwip_netconn_do_writemore+0x30c>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ae0:	699a      	ldr	r2, [r3, #24]
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ae6:	695b      	ldr	r3, [r3, #20]
 8010ae8:	429a      	cmp	r2, r3
 8010aea:	d002      	beq.n	8010af2 <lwip_netconn_do_writemore+0x2e6>
 8010aec:	7e3b      	ldrb	r3, [r7, #24]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d001      	beq.n	8010af6 <lwip_netconn_do_writemore+0x2ea>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8010af2:	2301      	movs	r3, #1
 8010af4:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	685b      	ldr	r3, [r3, #4]
 8010afa:	4618      	mov	r0, r3
 8010afc:	f008 fde4 	bl	80196c8 <tcp_output>
 8010b00:	4603      	mov	r3, r0
 8010b02:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8010b04:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8010b08:	f113 0f04 	cmn.w	r3, #4
 8010b0c:	d12c      	bne.n	8010b68 <lwip_netconn_do_writemore+0x35c>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8010b0e:	7b3b      	ldrb	r3, [r7, #12]
 8010b10:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b12:	2301      	movs	r3, #1
 8010b14:	76fb      	strb	r3, [r7, #27]
 8010b16:	e027      	b.n	8010b68 <lwip_netconn_do_writemore+0x35c>
      }
    } else if (err == ERR_MEM) {
 8010b18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b20:	d120      	bne.n	8010b64 <lwip_netconn_do_writemore+0x358>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	685b      	ldr	r3, [r3, #4]
 8010b26:	4618      	mov	r0, r3
 8010b28:	f008 fdce 	bl	80196c8 <tcp_output>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8010b30:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010b34:	f113 0f04 	cmn.w	r3, #4
 8010b38:	d104      	bne.n	8010b44 <lwip_netconn_do_writemore+0x338>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8010b3a:	7b7b      	ldrb	r3, [r7, #13]
 8010b3c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b3e:	2301      	movs	r3, #1
 8010b40:	76fb      	strb	r3, [r7, #27]
 8010b42:	e011      	b.n	8010b68 <lwip_netconn_do_writemore+0x35c>
      } else if (dontblock) {
 8010b44:	7e3b      	ldrb	r3, [r7, #24]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d00e      	beq.n	8010b68 <lwip_netconn_do_writemore+0x35c>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b4e:	699b      	ldr	r3, [r3, #24]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d102      	bne.n	8010b5a <lwip_netconn_do_writemore+0x34e>
 8010b54:	f06f 0306 	mvn.w	r3, #6
 8010b58:	e000      	b.n	8010b5c <lwip_netconn_do_writemore+0x350>
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b5e:	2301      	movs	r3, #1
 8010b60:	76fb      	strb	r3, [r7, #27]
 8010b62:	e001      	b.n	8010b68 <lwip_netconn_do_writemore+0x35c>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8010b64:	2301      	movs	r3, #1
 8010b66:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 8010b68:	7efb      	ldrb	r3, [r7, #27]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d015      	beq.n	8010b9a <lwip_netconn_do_writemore+0x38e>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	330c      	adds	r3, #12
 8010b76:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b7c:	7ffa      	ldrb	r2, [r7, #31]
 8010b7e:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	2200      	movs	r2, #0
 8010b84:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	2200      	movs	r2, #0
 8010b8a:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8010b8c:	78fb      	ldrb	r3, [r7, #3]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d006      	beq.n	8010ba0 <lwip_netconn_do_writemore+0x394>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8010b92:	68b8      	ldr	r0, [r7, #8]
 8010b94:	f00d fa7a 	bl	801e08c <sys_sem_signal>
 8010b98:	e002      	b.n	8010ba0 <lwip_netconn_do_writemore+0x394>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8010b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8010b9e:	e000      	b.n	8010ba2 <lwip_netconn_do_writemore+0x396>
  }
#endif
  return ERR_OK;
 8010ba0:	2300      	movs	r3, #0
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3720      	adds	r7, #32
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop

08010bac <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8010bb8:	68bb      	ldr	r3, [r7, #8]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	f7fe fbb0 	bl	800f322 <netconn_err>
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8010bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d166      	bne.n	8010c9c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010bce:	68bb      	ldr	r3, [r7, #8]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	781b      	ldrb	r3, [r3, #0]
 8010bd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010bd8:	2b10      	cmp	r3, #16
 8010bda:	d15d      	bne.n	8010c98 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 8010bdc:	68bb      	ldr	r3, [r7, #8]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	785b      	ldrb	r3, [r3, #1]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d002      	beq.n	8010bec <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8010be6:	23fb      	movs	r3, #251	@ 0xfb
 8010be8:	73fb      	strb	r3, [r7, #15]
 8010bea:	e057      	b.n	8010c9c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	685b      	ldr	r3, [r3, #4]
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d04d      	beq.n	8010c92 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8010bf6:	68bb      	ldr	r3, [r7, #8]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	2201      	movs	r2, #1
 8010bfc:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010bfe:	68bb      	ldr	r3, [r7, #8]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d006      	beq.n	8010c16 <lwip_netconn_do_write+0x6a>
 8010c08:	4b28      	ldr	r3, [pc, #160]	@ (8010cac <lwip_netconn_do_write+0x100>)
 8010c0a:	f240 7223 	movw	r2, #1827	@ 0x723
 8010c0e:	4928      	ldr	r1, [pc, #160]	@ (8010cb0 <lwip_netconn_do_write+0x104>)
 8010c10:	4828      	ldr	r0, [pc, #160]	@ (8010cb4 <lwip_netconn_do_write+0x108>)
 8010c12:	f00e fab3 	bl	801f17c <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8010c16:	68bb      	ldr	r3, [r7, #8]
 8010c18:	695b      	ldr	r3, [r3, #20]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d106      	bne.n	8010c2c <lwip_netconn_do_write+0x80>
 8010c1e:	4b23      	ldr	r3, [pc, #140]	@ (8010cac <lwip_netconn_do_write+0x100>)
 8010c20:	f240 7224 	movw	r2, #1828	@ 0x724
 8010c24:	4924      	ldr	r1, [pc, #144]	@ (8010cb8 <lwip_netconn_do_write+0x10c>)
 8010c26:	4823      	ldr	r0, [pc, #140]	@ (8010cb4 <lwip_netconn_do_write+0x108>)
 8010c28:	f00e faa8 	bl	801f17c <iprintf>
        msg->conn->current_msg = msg;
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	68ba      	ldr	r2, [r7, #8]
 8010c32:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	2100      	movs	r1, #0
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f7ff fde6 	bl	801080c <lwip_netconn_do_writemore>
 8010c40:	4603      	mov	r3, r0
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d02e      	beq.n	8010ca4 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8010c46:	68bb      	ldr	r3, [r7, #8]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	785b      	ldrb	r3, [r3, #1]
 8010c4c:	2b01      	cmp	r3, #1
 8010c4e:	d006      	beq.n	8010c5e <lwip_netconn_do_write+0xb2>
 8010c50:	4b16      	ldr	r3, [pc, #88]	@ (8010cac <lwip_netconn_do_write+0x100>)
 8010c52:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8010c56:	4919      	ldr	r1, [pc, #100]	@ (8010cbc <lwip_netconn_do_write+0x110>)
 8010c58:	4816      	ldr	r0, [pc, #88]	@ (8010cb4 <lwip_netconn_do_write+0x108>)
 8010c5a:	f00e fa8f 	bl	801f17c <iprintf>
          UNLOCK_TCPIP_CORE();
 8010c5e:	4818      	ldr	r0, [pc, #96]	@ (8010cc0 <lwip_netconn_do_write+0x114>)
 8010c60:	f00d fa85 	bl	801e16e <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	330c      	adds	r3, #12
 8010c6a:	2100      	movs	r1, #0
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f00d f9dc 	bl	801e02a <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8010c72:	4813      	ldr	r0, [pc, #76]	@ (8010cc0 <lwip_netconn_do_write+0x114>)
 8010c74:	f00d fa6c 	bl	801e150 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8010c78:	68bb      	ldr	r3, [r7, #8]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	785b      	ldrb	r3, [r3, #1]
 8010c7e:	2b01      	cmp	r3, #1
 8010c80:	d110      	bne.n	8010ca4 <lwip_netconn_do_write+0xf8>
 8010c82:	4b0a      	ldr	r3, [pc, #40]	@ (8010cac <lwip_netconn_do_write+0x100>)
 8010c84:	f240 722c 	movw	r2, #1836	@ 0x72c
 8010c88:	490c      	ldr	r1, [pc, #48]	@ (8010cbc <lwip_netconn_do_write+0x110>)
 8010c8a:	480a      	ldr	r0, [pc, #40]	@ (8010cb4 <lwip_netconn_do_write+0x108>)
 8010c8c:	f00e fa76 	bl	801f17c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8010c90:	e008      	b.n	8010ca4 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8010c92:	23f5      	movs	r3, #245	@ 0xf5
 8010c94:	73fb      	strb	r3, [r7, #15]
 8010c96:	e001      	b.n	8010c9c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8010c98:	23fa      	movs	r3, #250	@ 0xfa
 8010c9a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 8010c9c:	68bb      	ldr	r3, [r7, #8]
 8010c9e:	7bfa      	ldrb	r2, [r7, #15]
 8010ca0:	711a      	strb	r2, [r3, #4]
 8010ca2:	e000      	b.n	8010ca6 <lwip_netconn_do_write+0xfa>
        return;
 8010ca4:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8010ca6:	3710      	adds	r7, #16
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	08024298 	.word	0x08024298
 8010cb0:	0802463c 	.word	0x0802463c
 8010cb4:	080242dc 	.word	0x080242dc
 8010cb8:	080247c4 	.word	0x080247c4
 8010cbc:	08024658 	.word	0x08024658
 8010cc0:	2006468c 	.word	0x2006468c

08010cc4 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b084      	sub	sp, #16
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	785b      	ldrb	r3, [r3, #1]
 8010cd6:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	685b      	ldr	r3, [r3, #4]
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d069      	beq.n	8010db6 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	781b      	ldrb	r3, [r3, #0]
 8010ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 8010cec:	2b10      	cmp	r3, #16
 8010cee:	d162      	bne.n	8010db6 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010cf4:	2b03      	cmp	r3, #3
 8010cf6:	d002      	beq.n	8010cfe <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010cf8:	7afb      	ldrb	r3, [r7, #11]
 8010cfa:	2b02      	cmp	r3, #2
 8010cfc:	d05b      	beq.n	8010db6 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 8010cfe:	7afb      	ldrb	r3, [r7, #11]
 8010d00:	2b03      	cmp	r3, #3
 8010d02:	d103      	bne.n	8010d0c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	22f5      	movs	r2, #245	@ 0xf5
 8010d08:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8010d0a:	e059      	b.n	8010dc0 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 8010d0c:	7afb      	ldrb	r3, [r7, #11]
 8010d0e:	2b01      	cmp	r3, #1
 8010d10:	d103      	bne.n	8010d1a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	22fb      	movs	r2, #251	@ 0xfb
 8010d16:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8010d18:	e052      	b.n	8010dc0 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	7a1b      	ldrb	r3, [r3, #8]
 8010d1e:	f003 0301 	and.w	r3, r3, #1
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d004      	beq.n	8010d30 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	f7ff f840 	bl	800fdb0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d006      	beq.n	8010d48 <lwip_netconn_do_close+0x84>
 8010d3a:	4b23      	ldr	r3, [pc, #140]	@ (8010dc8 <lwip_netconn_do_close+0x104>)
 8010d3c:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8010d40:	4922      	ldr	r1, [pc, #136]	@ (8010dcc <lwip_netconn_do_close+0x108>)
 8010d42:	4823      	ldr	r0, [pc, #140]	@ (8010dd0 <lwip_netconn_do_close+0x10c>)
 8010d44:	f00e fa1a 	bl	801f17c <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	2204      	movs	r2, #4
 8010d4e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	68fa      	ldr	r2, [r7, #12]
 8010d56:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	2100      	movs	r1, #0
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7ff f8a4 	bl	800feac <lwip_netconn_do_close_internal>
 8010d64:	4603      	mov	r3, r0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d029      	beq.n	8010dbe <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	785b      	ldrb	r3, [r3, #1]
 8010d70:	2b04      	cmp	r3, #4
 8010d72:	d006      	beq.n	8010d82 <lwip_netconn_do_close+0xbe>
 8010d74:	4b14      	ldr	r3, [pc, #80]	@ (8010dc8 <lwip_netconn_do_close+0x104>)
 8010d76:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 8010d7a:	4916      	ldr	r1, [pc, #88]	@ (8010dd4 <lwip_netconn_do_close+0x110>)
 8010d7c:	4814      	ldr	r0, [pc, #80]	@ (8010dd0 <lwip_netconn_do_close+0x10c>)
 8010d7e:	f00e f9fd 	bl	801f17c <iprintf>
        UNLOCK_TCPIP_CORE();
 8010d82:	4815      	ldr	r0, [pc, #84]	@ (8010dd8 <lwip_netconn_do_close+0x114>)
 8010d84:	f00d f9f3 	bl	801e16e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	330c      	adds	r3, #12
 8010d8e:	2100      	movs	r1, #0
 8010d90:	4618      	mov	r0, r3
 8010d92:	f00d f94a 	bl	801e02a <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8010d96:	4810      	ldr	r0, [pc, #64]	@ (8010dd8 <lwip_netconn_do_close+0x114>)
 8010d98:	f00d f9da 	bl	801e150 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	785b      	ldrb	r3, [r3, #1]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d00b      	beq.n	8010dbe <lwip_netconn_do_close+0xfa>
 8010da6:	4b08      	ldr	r3, [pc, #32]	@ (8010dc8 <lwip_netconn_do_close+0x104>)
 8010da8:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 8010dac:	4909      	ldr	r1, [pc, #36]	@ (8010dd4 <lwip_netconn_do_close+0x110>)
 8010dae:	4808      	ldr	r0, [pc, #32]	@ (8010dd0 <lwip_netconn_do_close+0x10c>)
 8010db0:	f00e f9e4 	bl	801f17c <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8010db4:	e003      	b.n	8010dbe <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	22f5      	movs	r2, #245	@ 0xf5
 8010dba:	711a      	strb	r2, [r3, #4]
 8010dbc:	e000      	b.n	8010dc0 <lwip_netconn_do_close+0xfc>
      return;
 8010dbe:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010dc0:	3710      	adds	r7, #16
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}
 8010dc6:	bf00      	nop
 8010dc8:	08024298 	.word	0x08024298
 8010dcc:	0802463c 	.word	0x0802463c
 8010dd0:	080242dc 	.word	0x080242dc
 8010dd4:	08024658 	.word	0x08024658
 8010dd8:	2006468c 	.word	0x2006468c

08010ddc <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b082      	sub	sp, #8
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d013      	beq.n	8010e12 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d00b      	beq.n	8010e0a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	4618      	mov	r0, r3
 8010df8:	f002 fe1c 	bl	8013a34 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2200      	movs	r2, #0
 8010e00:	605a      	str	r2, [r3, #4]
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	685a      	ldr	r2, [r3, #4]
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8010e0a:	6879      	ldr	r1, [r7, #4]
 8010e0c:	2006      	movs	r0, #6
 8010e0e:	f001 ff6d 	bl	8012cec <memp_free>
  }
}
 8010e12:	bf00      	nop
 8010e14:	3708      	adds	r7, #8
 8010e16:	46bd      	mov	sp, r7
 8010e18:	bd80      	pop	{r7, pc}
	...

08010e1c <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b084      	sub	sp, #16
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	60f8      	str	r0, [r7, #12]
 8010e24:	60b9      	str	r1, [r7, #8]
 8010e26:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d108      	bne.n	8010e40 <netbuf_data+0x24>
 8010e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8010e9c <netbuf_data+0x80>)
 8010e30:	22c6      	movs	r2, #198	@ 0xc6
 8010e32:	491b      	ldr	r1, [pc, #108]	@ (8010ea0 <netbuf_data+0x84>)
 8010e34:	481b      	ldr	r0, [pc, #108]	@ (8010ea4 <netbuf_data+0x88>)
 8010e36:	f00e f9a1 	bl	801f17c <iprintf>
 8010e3a:	f06f 030f 	mvn.w	r3, #15
 8010e3e:	e029      	b.n	8010e94 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010e40:	68bb      	ldr	r3, [r7, #8]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d108      	bne.n	8010e58 <netbuf_data+0x3c>
 8010e46:	4b15      	ldr	r3, [pc, #84]	@ (8010e9c <netbuf_data+0x80>)
 8010e48:	22c7      	movs	r2, #199	@ 0xc7
 8010e4a:	4917      	ldr	r1, [pc, #92]	@ (8010ea8 <netbuf_data+0x8c>)
 8010e4c:	4815      	ldr	r0, [pc, #84]	@ (8010ea4 <netbuf_data+0x88>)
 8010e4e:	f00e f995 	bl	801f17c <iprintf>
 8010e52:	f06f 030f 	mvn.w	r3, #15
 8010e56:	e01d      	b.n	8010e94 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d108      	bne.n	8010e70 <netbuf_data+0x54>
 8010e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8010e9c <netbuf_data+0x80>)
 8010e60:	22c8      	movs	r2, #200	@ 0xc8
 8010e62:	4912      	ldr	r1, [pc, #72]	@ (8010eac <netbuf_data+0x90>)
 8010e64:	480f      	ldr	r0, [pc, #60]	@ (8010ea4 <netbuf_data+0x88>)
 8010e66:	f00e f989 	bl	801f17c <iprintf>
 8010e6a:	f06f 030f 	mvn.w	r3, #15
 8010e6e:	e011      	b.n	8010e94 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	685b      	ldr	r3, [r3, #4]
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d102      	bne.n	8010e7e <netbuf_data+0x62>
    return ERR_BUF;
 8010e78:	f06f 0301 	mvn.w	r3, #1
 8010e7c:	e00a      	b.n	8010e94 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	685b      	ldr	r3, [r3, #4]
 8010e82:	685a      	ldr	r2, [r3, #4]
 8010e84:	68bb      	ldr	r3, [r7, #8]
 8010e86:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	685b      	ldr	r3, [r3, #4]
 8010e8c:	895a      	ldrh	r2, [r3, #10]
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8010e92:	2300      	movs	r3, #0
}
 8010e94:	4618      	mov	r0, r3
 8010e96:	3710      	adds	r7, #16
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	bd80      	pop	{r7, pc}
 8010e9c:	08024818 	.word	0x08024818
 8010ea0:	08024920 	.word	0x08024920
 8010ea4:	08024868 	.word	0x08024868
 8010ea8:	0802493c 	.word	0x0802493c
 8010eac:	0802495c 	.word	0x0802495c

08010eb0 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b082      	sub	sp, #8
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d108      	bne.n	8010ed0 <netbuf_next+0x20>
 8010ebe:	4b11      	ldr	r3, [pc, #68]	@ (8010f04 <netbuf_next+0x54>)
 8010ec0:	22e0      	movs	r2, #224	@ 0xe0
 8010ec2:	4911      	ldr	r1, [pc, #68]	@ (8010f08 <netbuf_next+0x58>)
 8010ec4:	4811      	ldr	r0, [pc, #68]	@ (8010f0c <netbuf_next+0x5c>)
 8010ec6:	f00e f959 	bl	801f17c <iprintf>
 8010eca:	f04f 33ff 	mov.w	r3, #4294967295
 8010ece:	e014      	b.n	8010efa <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	685b      	ldr	r3, [r3, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d102      	bne.n	8010ee0 <netbuf_next+0x30>
    return -1;
 8010eda:	f04f 33ff 	mov.w	r3, #4294967295
 8010ede:	e00c      	b.n	8010efa <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	685b      	ldr	r3, [r3, #4]
 8010ee4:	681a      	ldr	r2, [r3, #0]
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	685b      	ldr	r3, [r3, #4]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d101      	bne.n	8010ef8 <netbuf_next+0x48>
    return 1;
 8010ef4:	2301      	movs	r3, #1
 8010ef6:	e000      	b.n	8010efa <netbuf_next+0x4a>
  }
  return 0;
 8010ef8:	2300      	movs	r3, #0
}
 8010efa:	4618      	mov	r0, r3
 8010efc:	3708      	adds	r7, #8
 8010efe:	46bd      	mov	sp, r7
 8010f00:	bd80      	pop	{r7, pc}
 8010f02:	bf00      	nop
 8010f04:	08024818 	.word	0x08024818
 8010f08:	08024978 	.word	0x08024978
 8010f0c:	08024868 	.word	0x08024868

08010f10 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b084      	sub	sp, #16
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
 8010f18:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010f1a:	f009 fc8d 	bl	801a838 <sys_timeouts_sleeptime>
 8010f1e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f26:	d10b      	bne.n	8010f40 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010f28:	4813      	ldr	r0, [pc, #76]	@ (8010f78 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f2a:	f00d f920 	bl	801e16e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010f2e:	2200      	movs	r2, #0
 8010f30:	6839      	ldr	r1, [r7, #0]
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f00c ffd8 	bl	801dee8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010f38:	480f      	ldr	r0, [pc, #60]	@ (8010f78 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f3a:	f00d f909 	bl	801e150 <sys_mutex_lock>
    return;
 8010f3e:	e018      	b.n	8010f72 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d102      	bne.n	8010f4c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8010f46:	f009 fc3d 	bl	801a7c4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010f4a:	e7e6      	b.n	8010f1a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010f4c:	480a      	ldr	r0, [pc, #40]	@ (8010f78 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f4e:	f00d f90e 	bl	801e16e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8010f52:	68fa      	ldr	r2, [r7, #12]
 8010f54:	6839      	ldr	r1, [r7, #0]
 8010f56:	6878      	ldr	r0, [r7, #4]
 8010f58:	f00c ffc6 	bl	801dee8 <sys_arch_mbox_fetch>
 8010f5c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8010f5e:	4806      	ldr	r0, [pc, #24]	@ (8010f78 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f60:	f00d f8f6 	bl	801e150 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010f64:	68bb      	ldr	r3, [r7, #8]
 8010f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f6a:	d102      	bne.n	8010f72 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8010f6c:	f009 fc2a 	bl	801a7c4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010f70:	e7d3      	b.n	8010f1a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8010f72:	3710      	adds	r7, #16
 8010f74:	46bd      	mov	sp, r7
 8010f76:	bd80      	pop	{r7, pc}
 8010f78:	2006468c 	.word	0x2006468c

08010f7c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b084      	sub	sp, #16
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8010f84:	4810      	ldr	r0, [pc, #64]	@ (8010fc8 <tcpip_thread+0x4c>)
 8010f86:	f00d f8e3 	bl	801e150 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8010f8a:	4b10      	ldr	r3, [pc, #64]	@ (8010fcc <tcpip_thread+0x50>)
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d005      	beq.n	8010f9e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8010f92:	4b0e      	ldr	r3, [pc, #56]	@ (8010fcc <tcpip_thread+0x50>)
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	4a0e      	ldr	r2, [pc, #56]	@ (8010fd0 <tcpip_thread+0x54>)
 8010f98:	6812      	ldr	r2, [r2, #0]
 8010f9a:	4610      	mov	r0, r2
 8010f9c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010f9e:	f107 030c 	add.w	r3, r7, #12
 8010fa2:	4619      	mov	r1, r3
 8010fa4:	480b      	ldr	r0, [pc, #44]	@ (8010fd4 <tcpip_thread+0x58>)
 8010fa6:	f7ff ffb3 	bl	8010f10 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d106      	bne.n	8010fbe <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010fb0:	4b09      	ldr	r3, [pc, #36]	@ (8010fd8 <tcpip_thread+0x5c>)
 8010fb2:	2291      	movs	r2, #145	@ 0x91
 8010fb4:	4909      	ldr	r1, [pc, #36]	@ (8010fdc <tcpip_thread+0x60>)
 8010fb6:	480a      	ldr	r0, [pc, #40]	@ (8010fe0 <tcpip_thread+0x64>)
 8010fb8:	f00e f8e0 	bl	801f17c <iprintf>
      continue;
 8010fbc:	e003      	b.n	8010fc6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	f000 f80f 	bl	8010fe4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010fc6:	e7ea      	b.n	8010f9e <tcpip_thread+0x22>
 8010fc8:	2006468c 	.word	0x2006468c
 8010fcc:	20064680 	.word	0x20064680
 8010fd0:	20064684 	.word	0x20064684
 8010fd4:	20064688 	.word	0x20064688
 8010fd8:	080249b0 	.word	0x080249b0
 8010fdc:	080249e0 	.word	0x080249e0
 8010fe0:	08024a00 	.word	0x08024a00

08010fe4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	781b      	ldrb	r3, [r3, #0]
 8010ff0:	2b02      	cmp	r3, #2
 8010ff2:	d026      	beq.n	8011042 <tcpip_thread_handle_msg+0x5e>
 8010ff4:	2b02      	cmp	r3, #2
 8010ff6:	dc2b      	bgt.n	8011050 <tcpip_thread_handle_msg+0x6c>
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d002      	beq.n	8011002 <tcpip_thread_handle_msg+0x1e>
 8010ffc:	2b01      	cmp	r3, #1
 8010ffe:	d015      	beq.n	801102c <tcpip_thread_handle_msg+0x48>
 8011000:	e026      	b.n	8011050 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	68db      	ldr	r3, [r3, #12]
 8011006:	687a      	ldr	r2, [r7, #4]
 8011008:	6850      	ldr	r0, [r2, #4]
 801100a:	687a      	ldr	r2, [r7, #4]
 801100c:	6892      	ldr	r2, [r2, #8]
 801100e:	4611      	mov	r1, r2
 8011010:	4798      	blx	r3
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d004      	beq.n	8011022 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	4618      	mov	r0, r3
 801101e:	f002 fd09 	bl	8013a34 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011022:	6879      	ldr	r1, [r7, #4]
 8011024:	2009      	movs	r0, #9
 8011026:	f001 fe61 	bl	8012cec <memp_free>
      break;
 801102a:	e018      	b.n	801105e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	685b      	ldr	r3, [r3, #4]
 8011030:	687a      	ldr	r2, [r7, #4]
 8011032:	6892      	ldr	r2, [r2, #8]
 8011034:	4610      	mov	r0, r2
 8011036:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8011038:	6879      	ldr	r1, [r7, #4]
 801103a:	2008      	movs	r0, #8
 801103c:	f001 fe56 	bl	8012cec <memp_free>
      break;
 8011040:	e00d      	b.n	801105e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	685b      	ldr	r3, [r3, #4]
 8011046:	687a      	ldr	r2, [r7, #4]
 8011048:	6892      	ldr	r2, [r2, #8]
 801104a:	4610      	mov	r0, r2
 801104c:	4798      	blx	r3
      break;
 801104e:	e006      	b.n	801105e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011050:	4b05      	ldr	r3, [pc, #20]	@ (8011068 <tcpip_thread_handle_msg+0x84>)
 8011052:	22cf      	movs	r2, #207	@ 0xcf
 8011054:	4905      	ldr	r1, [pc, #20]	@ (801106c <tcpip_thread_handle_msg+0x88>)
 8011056:	4806      	ldr	r0, [pc, #24]	@ (8011070 <tcpip_thread_handle_msg+0x8c>)
 8011058:	f00e f890 	bl	801f17c <iprintf>
      break;
 801105c:	bf00      	nop
  }
}
 801105e:	bf00      	nop
 8011060:	3708      	adds	r7, #8
 8011062:	46bd      	mov	sp, r7
 8011064:	bd80      	pop	{r7, pc}
 8011066:	bf00      	nop
 8011068:	080249b0 	.word	0x080249b0
 801106c:	080249e0 	.word	0x080249e0
 8011070:	08024a00 	.word	0x08024a00

08011074 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b086      	sub	sp, #24
 8011078:	af00      	add	r7, sp, #0
 801107a:	60f8      	str	r0, [r7, #12]
 801107c:	60b9      	str	r1, [r7, #8]
 801107e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8011080:	481a      	ldr	r0, [pc, #104]	@ (80110ec <tcpip_inpkt+0x78>)
 8011082:	f00c ff8c 	bl	801df9e <sys_mbox_valid>
 8011086:	4603      	mov	r3, r0
 8011088:	2b00      	cmp	r3, #0
 801108a:	d105      	bne.n	8011098 <tcpip_inpkt+0x24>
 801108c:	4b18      	ldr	r3, [pc, #96]	@ (80110f0 <tcpip_inpkt+0x7c>)
 801108e:	22fc      	movs	r2, #252	@ 0xfc
 8011090:	4918      	ldr	r1, [pc, #96]	@ (80110f4 <tcpip_inpkt+0x80>)
 8011092:	4819      	ldr	r0, [pc, #100]	@ (80110f8 <tcpip_inpkt+0x84>)
 8011094:	f00e f872 	bl	801f17c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8011098:	2009      	movs	r0, #9
 801109a:	f001 fdb1 	bl	8012c00 <memp_malloc>
 801109e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80110a0:	697b      	ldr	r3, [r7, #20]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d102      	bne.n	80110ac <tcpip_inpkt+0x38>
    return ERR_MEM;
 80110a6:	f04f 33ff 	mov.w	r3, #4294967295
 80110aa:	e01a      	b.n	80110e2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80110ac:	697b      	ldr	r3, [r7, #20]
 80110ae:	2200      	movs	r2, #0
 80110b0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80110b2:	697b      	ldr	r3, [r7, #20]
 80110b4:	68fa      	ldr	r2, [r7, #12]
 80110b6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80110b8:	697b      	ldr	r3, [r7, #20]
 80110ba:	68ba      	ldr	r2, [r7, #8]
 80110bc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80110be:	697b      	ldr	r3, [r7, #20]
 80110c0:	687a      	ldr	r2, [r7, #4]
 80110c2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80110c4:	6979      	ldr	r1, [r7, #20]
 80110c6:	4809      	ldr	r0, [pc, #36]	@ (80110ec <tcpip_inpkt+0x78>)
 80110c8:	f00c fef4 	bl	801deb4 <sys_mbox_trypost>
 80110cc:	4603      	mov	r3, r0
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d006      	beq.n	80110e0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80110d2:	6979      	ldr	r1, [r7, #20]
 80110d4:	2009      	movs	r0, #9
 80110d6:	f001 fe09 	bl	8012cec <memp_free>
    return ERR_MEM;
 80110da:	f04f 33ff 	mov.w	r3, #4294967295
 80110de:	e000      	b.n	80110e2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 80110e0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 80110e2:	4618      	mov	r0, r3
 80110e4:	3718      	adds	r7, #24
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}
 80110ea:	bf00      	nop
 80110ec:	20064688 	.word	0x20064688
 80110f0:	080249b0 	.word	0x080249b0
 80110f4:	08024a28 	.word	0x08024a28
 80110f8:	08024a00 	.word	0x08024a00

080110fc <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b082      	sub	sp, #8
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
 8011104:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801110c:	f003 0318 	and.w	r3, r3, #24
 8011110:	2b00      	cmp	r3, #0
 8011112:	d006      	beq.n	8011122 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8011114:	4a08      	ldr	r2, [pc, #32]	@ (8011138 <tcpip_input+0x3c>)
 8011116:	6839      	ldr	r1, [r7, #0]
 8011118:	6878      	ldr	r0, [r7, #4]
 801111a:	f7ff ffab 	bl	8011074 <tcpip_inpkt>
 801111e:	4603      	mov	r3, r0
 8011120:	e005      	b.n	801112e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8011122:	4a06      	ldr	r2, [pc, #24]	@ (801113c <tcpip_input+0x40>)
 8011124:	6839      	ldr	r1, [r7, #0]
 8011126:	6878      	ldr	r0, [r7, #4]
 8011128:	f7ff ffa4 	bl	8011074 <tcpip_inpkt>
 801112c:	4603      	mov	r3, r0
}
 801112e:	4618      	mov	r0, r3
 8011130:	3708      	adds	r7, #8
 8011132:	46bd      	mov	sp, r7
 8011134:	bd80      	pop	{r7, pc}
 8011136:	bf00      	nop
 8011138:	0801dca1 	.word	0x0801dca1
 801113c:	0801c815 	.word	0x0801c815

08011140 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
 8011148:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801114a:	4819      	ldr	r0, [pc, #100]	@ (80111b0 <tcpip_try_callback+0x70>)
 801114c:	f00c ff27 	bl	801df9e <sys_mbox_valid>
 8011150:	4603      	mov	r3, r0
 8011152:	2b00      	cmp	r3, #0
 8011154:	d106      	bne.n	8011164 <tcpip_try_callback+0x24>
 8011156:	4b17      	ldr	r3, [pc, #92]	@ (80111b4 <tcpip_try_callback+0x74>)
 8011158:	f240 125d 	movw	r2, #349	@ 0x15d
 801115c:	4916      	ldr	r1, [pc, #88]	@ (80111b8 <tcpip_try_callback+0x78>)
 801115e:	4817      	ldr	r0, [pc, #92]	@ (80111bc <tcpip_try_callback+0x7c>)
 8011160:	f00e f80c 	bl	801f17c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8011164:	2008      	movs	r0, #8
 8011166:	f001 fd4b 	bl	8012c00 <memp_malloc>
 801116a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d102      	bne.n	8011178 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8011172:	f04f 33ff 	mov.w	r3, #4294967295
 8011176:	e017      	b.n	80111a8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2201      	movs	r2, #1
 801117c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	687a      	ldr	r2, [r7, #4]
 8011182:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	683a      	ldr	r2, [r7, #0]
 8011188:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801118a:	68f9      	ldr	r1, [r7, #12]
 801118c:	4808      	ldr	r0, [pc, #32]	@ (80111b0 <tcpip_try_callback+0x70>)
 801118e:	f00c fe91 	bl	801deb4 <sys_mbox_trypost>
 8011192:	4603      	mov	r3, r0
 8011194:	2b00      	cmp	r3, #0
 8011196:	d006      	beq.n	80111a6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8011198:	68f9      	ldr	r1, [r7, #12]
 801119a:	2008      	movs	r0, #8
 801119c:	f001 fda6 	bl	8012cec <memp_free>
    return ERR_MEM;
 80111a0:	f04f 33ff 	mov.w	r3, #4294967295
 80111a4:	e000      	b.n	80111a8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80111a6:	2300      	movs	r3, #0
}
 80111a8:	4618      	mov	r0, r3
 80111aa:	3710      	adds	r7, #16
 80111ac:	46bd      	mov	sp, r7
 80111ae:	bd80      	pop	{r7, pc}
 80111b0:	20064688 	.word	0x20064688
 80111b4:	080249b0 	.word	0x080249b0
 80111b8:	08024a28 	.word	0x08024a28
 80111bc:	08024a00 	.word	0x08024a00

080111c0 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b084      	sub	sp, #16
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	60f8      	str	r0, [r7, #12]
 80111c8:	60b9      	str	r1, [r7, #8]
 80111ca:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80111cc:	4806      	ldr	r0, [pc, #24]	@ (80111e8 <tcpip_send_msg_wait_sem+0x28>)
 80111ce:	f00c ffbf 	bl	801e150 <sys_mutex_lock>
  fn(apimsg);
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	68b8      	ldr	r0, [r7, #8]
 80111d6:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80111d8:	4803      	ldr	r0, [pc, #12]	@ (80111e8 <tcpip_send_msg_wait_sem+0x28>)
 80111da:	f00c ffc8 	bl	801e16e <sys_mutex_unlock>
  return ERR_OK;
 80111de:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	3710      	adds	r7, #16
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bd80      	pop	{r7, pc}
 80111e8:	2006468c 	.word	0x2006468c

080111ec <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b084      	sub	sp, #16
 80111f0:	af02      	add	r7, sp, #8
 80111f2:	6078      	str	r0, [r7, #4]
 80111f4:	6039      	str	r1, [r7, #0]
  lwip_init();
 80111f6:	f001 f85b 	bl	80122b0 <lwip_init>

  tcpip_init_done = initfunc;
 80111fa:	4a17      	ldr	r2, [pc, #92]	@ (8011258 <tcpip_init+0x6c>)
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8011200:	4a16      	ldr	r2, [pc, #88]	@ (801125c <tcpip_init+0x70>)
 8011202:	683b      	ldr	r3, [r7, #0]
 8011204:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8011206:	2106      	movs	r1, #6
 8011208:	4815      	ldr	r0, [pc, #84]	@ (8011260 <tcpip_init+0x74>)
 801120a:	f00c fe1f 	bl	801de4c <sys_mbox_new>
 801120e:	4603      	mov	r3, r0
 8011210:	2b00      	cmp	r3, #0
 8011212:	d006      	beq.n	8011222 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8011214:	4b13      	ldr	r3, [pc, #76]	@ (8011264 <tcpip_init+0x78>)
 8011216:	f240 2261 	movw	r2, #609	@ 0x261
 801121a:	4913      	ldr	r1, [pc, #76]	@ (8011268 <tcpip_init+0x7c>)
 801121c:	4813      	ldr	r0, [pc, #76]	@ (801126c <tcpip_init+0x80>)
 801121e:	f00d ffad 	bl	801f17c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8011222:	4813      	ldr	r0, [pc, #76]	@ (8011270 <tcpip_init+0x84>)
 8011224:	f00c ff78 	bl	801e118 <sys_mutex_new>
 8011228:	4603      	mov	r3, r0
 801122a:	2b00      	cmp	r3, #0
 801122c:	d006      	beq.n	801123c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801122e:	4b0d      	ldr	r3, [pc, #52]	@ (8011264 <tcpip_init+0x78>)
 8011230:	f240 2265 	movw	r2, #613	@ 0x265
 8011234:	490f      	ldr	r1, [pc, #60]	@ (8011274 <tcpip_init+0x88>)
 8011236:	480d      	ldr	r0, [pc, #52]	@ (801126c <tcpip_init+0x80>)
 8011238:	f00d ffa0 	bl	801f17c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801123c:	2300      	movs	r3, #0
 801123e:	9300      	str	r3, [sp, #0]
 8011240:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011244:	2200      	movs	r2, #0
 8011246:	490c      	ldr	r1, [pc, #48]	@ (8011278 <tcpip_init+0x8c>)
 8011248:	480c      	ldr	r0, [pc, #48]	@ (801127c <tcpip_init+0x90>)
 801124a:	f00c ff9d 	bl	801e188 <sys_thread_new>
}
 801124e:	bf00      	nop
 8011250:	3708      	adds	r7, #8
 8011252:	46bd      	mov	sp, r7
 8011254:	bd80      	pop	{r7, pc}
 8011256:	bf00      	nop
 8011258:	20064680 	.word	0x20064680
 801125c:	20064684 	.word	0x20064684
 8011260:	20064688 	.word	0x20064688
 8011264:	080249b0 	.word	0x080249b0
 8011268:	08024a38 	.word	0x08024a38
 801126c:	08024a00 	.word	0x08024a00
 8011270:	2006468c 	.word	0x2006468c
 8011274:	08024a5c 	.word	0x08024a5c
 8011278:	08010f7d 	.word	0x08010f7d
 801127c:	08024a80 	.word	0x08024a80

08011280 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011280:	b480      	push	{r7}
 8011282:	b083      	sub	sp, #12
 8011284:	af00      	add	r7, sp, #0
 8011286:	4603      	mov	r3, r0
 8011288:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801128a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801128e:	021b      	lsls	r3, r3, #8
 8011290:	b21a      	sxth	r2, r3
 8011292:	88fb      	ldrh	r3, [r7, #6]
 8011294:	0a1b      	lsrs	r3, r3, #8
 8011296:	b29b      	uxth	r3, r3
 8011298:	b21b      	sxth	r3, r3
 801129a:	4313      	orrs	r3, r2
 801129c:	b21b      	sxth	r3, r3
 801129e:	b29b      	uxth	r3, r3
}
 80112a0:	4618      	mov	r0, r3
 80112a2:	370c      	adds	r7, #12
 80112a4:	46bd      	mov	sp, r7
 80112a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112aa:	4770      	bx	lr

080112ac <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80112ac:	b480      	push	{r7}
 80112ae:	b083      	sub	sp, #12
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	061a      	lsls	r2, r3, #24
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	021b      	lsls	r3, r3, #8
 80112bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80112c0:	431a      	orrs	r2, r3
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	0a1b      	lsrs	r3, r3, #8
 80112c6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80112ca:	431a      	orrs	r2, r3
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	0e1b      	lsrs	r3, r3, #24
 80112d0:	4313      	orrs	r3, r2
}
 80112d2:	4618      	mov	r0, r3
 80112d4:	370c      	adds	r7, #12
 80112d6:	46bd      	mov	sp, r7
 80112d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112dc:	4770      	bx	lr

080112de <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 80112de:	b480      	push	{r7}
 80112e0:	b087      	sub	sp, #28
 80112e2:	af00      	add	r7, sp, #0
 80112e4:	60f8      	str	r0, [r7, #12]
 80112e6:	60b9      	str	r1, [r7, #8]
 80112e8:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	1c5a      	adds	r2, r3, #1
 80112ee:	60fa      	str	r2, [r7, #12]
 80112f0:	781b      	ldrb	r3, [r3, #0]
 80112f2:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 80112f4:	68bb      	ldr	r3, [r7, #8]
 80112f6:	1c5a      	adds	r2, r3, #1
 80112f8:	60ba      	str	r2, [r7, #8]
 80112fa:	781b      	ldrb	r3, [r3, #0]
 80112fc:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 80112fe:	7dfa      	ldrb	r2, [r7, #23]
 8011300:	7dbb      	ldrb	r3, [r7, #22]
 8011302:	429a      	cmp	r2, r3
 8011304:	d016      	beq.n	8011334 <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 8011306:	7dfb      	ldrb	r3, [r7, #23]
 8011308:	f043 0320 	orr.w	r3, r3, #32
 801130c:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801130e:	7d7b      	ldrb	r3, [r7, #21]
 8011310:	2b60      	cmp	r3, #96	@ 0x60
 8011312:	d90c      	bls.n	801132e <lwip_strnicmp+0x50>
 8011314:	7d7b      	ldrb	r3, [r7, #21]
 8011316:	2b7a      	cmp	r3, #122	@ 0x7a
 8011318:	d809      	bhi.n	801132e <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 801131a:	7dbb      	ldrb	r3, [r7, #22]
 801131c:	f043 0320 	orr.w	r3, r3, #32
 8011320:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 8011322:	7d7a      	ldrb	r2, [r7, #21]
 8011324:	7d3b      	ldrb	r3, [r7, #20]
 8011326:	429a      	cmp	r2, r3
 8011328:	d003      	beq.n	8011332 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 801132a:	2301      	movs	r3, #1
 801132c:	e00c      	b.n	8011348 <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 801132e:	2301      	movs	r3, #1
 8011330:	e00a      	b.n	8011348 <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8011332:	bf00      	nop
      }
    }
    len--;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	3b01      	subs	r3, #1
 8011338:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d002      	beq.n	8011346 <lwip_strnicmp+0x68>
 8011340:	7dfb      	ldrb	r3, [r7, #23]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d1d1      	bne.n	80112ea <lwip_strnicmp+0xc>
  return 0;
 8011346:	2300      	movs	r3, #0
}
 8011348:	4618      	mov	r0, r3
 801134a:	371c      	adds	r7, #28
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr

08011354 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 8011354:	b480      	push	{r7}
 8011356:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 8011358:	bf00      	nop
 801135a:	46bd      	mov	sp, r7
 801135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011360:	4770      	bx	lr
	...

08011364 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 8011364:	b480      	push	{r7}
 8011366:	b083      	sub	sp, #12
 8011368:	af00      	add	r7, sp, #0
 801136a:	4603      	mov	r3, r0
 801136c:	6039      	str	r1, [r7, #0]
 801136e:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 8011370:	79fb      	ldrb	r3, [r7, #7]
 8011372:	2b01      	cmp	r3, #1
 8011374:	d80f      	bhi.n	8011396 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d006      	beq.n	801138a <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 801137c:	79fb      	ldrb	r3, [r7, #7]
 801137e:	4909      	ldr	r1, [pc, #36]	@ (80113a4 <dns_setserver+0x40>)
 8011380:	683a      	ldr	r2, [r7, #0]
 8011382:	6812      	ldr	r2, [r2, #0]
 8011384:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 8011388:	e005      	b.n	8011396 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 801138a:	79fb      	ldrb	r3, [r7, #7]
 801138c:	4905      	ldr	r1, [pc, #20]	@ (80113a4 <dns_setserver+0x40>)
 801138e:	4a06      	ldr	r2, [pc, #24]	@ (80113a8 <dns_setserver+0x44>)
 8011390:	6812      	ldr	r2, [r2, #0]
 8011392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8011396:	bf00      	nop
 8011398:	370c      	adds	r7, #12
 801139a:	46bd      	mov	sp, r7
 801139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a0:	4770      	bx	lr
 80113a2:	bf00      	nop
 80113a4:	20064b14 	.word	0x20064b14
 80113a8:	080276b8 	.word	0x080276b8

080113ac <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 80113b0:	f000 fc54 	bl	8011c5c <dns_check_entries>
}
 80113b4:	bf00      	nop
 80113b6:	bd80      	pop	{r7, pc}

080113b8 <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b084      	sub	sp, #16
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
 80113c0:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80113c2:	2300      	movs	r3, #0
 80113c4:	73fb      	strb	r3, [r7, #15]
 80113c6:	e02e      	b.n	8011426 <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80113c8:	7bfa      	ldrb	r2, [r7, #15]
 80113ca:	491b      	ldr	r1, [pc, #108]	@ (8011438 <dns_lookup+0x80>)
 80113cc:	4613      	mov	r3, r2
 80113ce:	011b      	lsls	r3, r3, #4
 80113d0:	4413      	add	r3, r2
 80113d2:	011b      	lsls	r3, r3, #4
 80113d4:	440b      	add	r3, r1
 80113d6:	330a      	adds	r3, #10
 80113d8:	781b      	ldrb	r3, [r3, #0]
 80113da:	2b03      	cmp	r3, #3
 80113dc:	d120      	bne.n	8011420 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 80113de:	7bfa      	ldrb	r2, [r7, #15]
 80113e0:	4613      	mov	r3, r2
 80113e2:	011b      	lsls	r3, r3, #4
 80113e4:	4413      	add	r3, r2
 80113e6:	011b      	lsls	r3, r3, #4
 80113e8:	3310      	adds	r3, #16
 80113ea:	4a13      	ldr	r2, [pc, #76]	@ (8011438 <dns_lookup+0x80>)
 80113ec:	4413      	add	r3, r2
 80113ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80113f2:	4619      	mov	r1, r3
 80113f4:	6878      	ldr	r0, [r7, #4]
 80113f6:	f7ff ff72 	bl	80112de <lwip_strnicmp>
 80113fa:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d10f      	bne.n	8011420 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 8011400:	683b      	ldr	r3, [r7, #0]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d00a      	beq.n	801141c <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8011406:	7bfa      	ldrb	r2, [r7, #15]
 8011408:	490b      	ldr	r1, [pc, #44]	@ (8011438 <dns_lookup+0x80>)
 801140a:	4613      	mov	r3, r2
 801140c:	011b      	lsls	r3, r3, #4
 801140e:	4413      	add	r3, r2
 8011410:	011b      	lsls	r3, r3, #4
 8011412:	440b      	add	r3, r1
 8011414:	3304      	adds	r3, #4
 8011416:	681a      	ldr	r2, [r3, #0]
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 801141c:	2300      	movs	r3, #0
 801141e:	e007      	b.n	8011430 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011420:	7bfb      	ldrb	r3, [r7, #15]
 8011422:	3301      	adds	r3, #1
 8011424:	73fb      	strb	r3, [r7, #15]
 8011426:	7bfb      	ldrb	r3, [r7, #15]
 8011428:	2b03      	cmp	r3, #3
 801142a:	d9cd      	bls.n	80113c8 <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 801142c:	f06f 030f 	mvn.w	r3, #15
}
 8011430:	4618      	mov	r0, r3
 8011432:	3710      	adds	r7, #16
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}
 8011438:	200646a4 	.word	0x200646a4

0801143c <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b088      	sub	sp, #32
 8011440:	af00      	add	r7, sp, #0
 8011442:	60f8      	str	r0, [r7, #12]
 8011444:	60b9      	str	r1, [r7, #8]
 8011446:	4613      	mov	r3, r2
 8011448:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 801144a:	88fb      	ldrh	r3, [r7, #6]
 801144c:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 801144e:	8b7b      	ldrh	r3, [r7, #26]
 8011450:	4619      	mov	r1, r3
 8011452:	68b8      	ldr	r0, [r7, #8]
 8011454:	f002 fed0 	bl	80141f8 <pbuf_try_get_at>
 8011458:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 801145a:	69fb      	ldr	r3, [r7, #28]
 801145c:	2b00      	cmp	r3, #0
 801145e:	db04      	blt.n	801146a <dns_compare_name+0x2e>
 8011460:	8b7b      	ldrh	r3, [r7, #26]
 8011462:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011466:	4293      	cmp	r3, r2
 8011468:	d102      	bne.n	8011470 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 801146a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801146e:	e06c      	b.n	801154a <dns_compare_name+0x10e>
    }
    response_offset++;
 8011470:	8b7b      	ldrh	r3, [r7, #26]
 8011472:	3301      	adds	r3, #1
 8011474:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8011476:	69fb      	ldr	r3, [r7, #28]
 8011478:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801147c:	2bc0      	cmp	r3, #192	@ 0xc0
 801147e:	d144      	bne.n	801150a <dns_compare_name+0xce>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 8011480:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011484:	e061      	b.n	801154a <dns_compare_name+0x10e>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 8011486:	8b7b      	ldrh	r3, [r7, #26]
 8011488:	4619      	mov	r1, r3
 801148a:	68b8      	ldr	r0, [r7, #8]
 801148c:	f002 feb4 	bl	80141f8 <pbuf_try_get_at>
 8011490:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 8011492:	697b      	ldr	r3, [r7, #20]
 8011494:	2b00      	cmp	r3, #0
 8011496:	da02      	bge.n	801149e <dns_compare_name+0x62>
          return 0xFFFF;
 8011498:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801149c:	e055      	b.n	801154a <dns_compare_name+0x10e>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	781b      	ldrb	r3, [r3, #0]
 80114a2:	74fb      	strb	r3, [r7, #19]
 80114a4:	7cfb      	ldrb	r3, [r7, #19]
 80114a6:	3301      	adds	r3, #1
 80114a8:	4a2a      	ldr	r2, [pc, #168]	@ (8011554 <dns_compare_name+0x118>)
 80114aa:	4413      	add	r3, r2
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	f003 0303 	and.w	r3, r3, #3
 80114b2:	2b01      	cmp	r3, #1
 80114b4:	d103      	bne.n	80114be <dns_compare_name+0x82>
 80114b6:	7cfb      	ldrb	r3, [r7, #19]
 80114b8:	f103 0220 	add.w	r2, r3, #32
 80114bc:	e000      	b.n	80114c0 <dns_compare_name+0x84>
 80114be:	7cfa      	ldrb	r2, [r7, #19]
 80114c0:	697b      	ldr	r3, [r7, #20]
 80114c2:	74bb      	strb	r3, [r7, #18]
 80114c4:	7cbb      	ldrb	r3, [r7, #18]
 80114c6:	3301      	adds	r3, #1
 80114c8:	4922      	ldr	r1, [pc, #136]	@ (8011554 <dns_compare_name+0x118>)
 80114ca:	440b      	add	r3, r1
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	f003 0303 	and.w	r3, r3, #3
 80114d2:	2b01      	cmp	r3, #1
 80114d4:	d102      	bne.n	80114dc <dns_compare_name+0xa0>
 80114d6:	7cbb      	ldrb	r3, [r7, #18]
 80114d8:	3320      	adds	r3, #32
 80114da:	e000      	b.n	80114de <dns_compare_name+0xa2>
 80114dc:	7cbb      	ldrb	r3, [r7, #18]
 80114de:	429a      	cmp	r2, r3
 80114e0:	d002      	beq.n	80114e8 <dns_compare_name+0xac>
          return 0xFFFF;
 80114e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80114e6:	e030      	b.n	801154a <dns_compare_name+0x10e>
        }
        if (response_offset == 0xFFFF) {
 80114e8:	8b7b      	ldrh	r3, [r7, #26]
 80114ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80114ee:	4293      	cmp	r3, r2
 80114f0:	d102      	bne.n	80114f8 <dns_compare_name+0xbc>
          /* would overflow */
          return 0xFFFF;
 80114f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80114f6:	e028      	b.n	801154a <dns_compare_name+0x10e>
        }
        response_offset++;
 80114f8:	8b7b      	ldrh	r3, [r7, #26]
 80114fa:	3301      	adds	r3, #1
 80114fc:	837b      	strh	r3, [r7, #26]
        ++query;
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	3301      	adds	r3, #1
 8011502:	60fb      	str	r3, [r7, #12]
        --n;
 8011504:	69fb      	ldr	r3, [r7, #28]
 8011506:	3b01      	subs	r3, #1
 8011508:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 801150a:	69fb      	ldr	r3, [r7, #28]
 801150c:	2b00      	cmp	r3, #0
 801150e:	dcba      	bgt.n	8011486 <dns_compare_name+0x4a>
      }
      ++query;
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	3301      	adds	r3, #1
 8011514:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 8011516:	8b7b      	ldrh	r3, [r7, #26]
 8011518:	4619      	mov	r1, r3
 801151a:	68b8      	ldr	r0, [r7, #8]
 801151c:	f002 fe6c 	bl	80141f8 <pbuf_try_get_at>
 8011520:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 8011522:	69fb      	ldr	r3, [r7, #28]
 8011524:	2b00      	cmp	r3, #0
 8011526:	da02      	bge.n	801152e <dns_compare_name+0xf2>
      return 0xFFFF;
 8011528:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801152c:	e00d      	b.n	801154a <dns_compare_name+0x10e>
    }
  } while (n != 0);
 801152e:	69fb      	ldr	r3, [r7, #28]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d18c      	bne.n	801144e <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 8011534:	8b7b      	ldrh	r3, [r7, #26]
 8011536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801153a:	4293      	cmp	r3, r2
 801153c:	d102      	bne.n	8011544 <dns_compare_name+0x108>
    /* would overflow */
    return 0xFFFF;
 801153e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011542:	e002      	b.n	801154a <dns_compare_name+0x10e>
  }
  return (u16_t)(response_offset + 1);
 8011544:	8b7b      	ldrh	r3, [r7, #26]
 8011546:	3301      	adds	r3, #1
 8011548:	b29b      	uxth	r3, r3
}
 801154a:	4618      	mov	r0, r3
 801154c:	3720      	adds	r7, #32
 801154e:	46bd      	mov	sp, r7
 8011550:	bd80      	pop	{r7, pc}
 8011552:	bf00      	nop
 8011554:	08027973 	.word	0x08027973

08011558 <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b084      	sub	sp, #16
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
 8011560:	460b      	mov	r3, r1
 8011562:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 8011564:	887b      	ldrh	r3, [r7, #2]
 8011566:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 8011568:	89fb      	ldrh	r3, [r7, #14]
 801156a:	1c5a      	adds	r2, r3, #1
 801156c:	81fa      	strh	r2, [r7, #14]
 801156e:	4619      	mov	r1, r3
 8011570:	6878      	ldr	r0, [r7, #4]
 8011572:	f002 fe41 	bl	80141f8 <pbuf_try_get_at>
 8011576:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 8011578:	68bb      	ldr	r3, [r7, #8]
 801157a:	2b00      	cmp	r3, #0
 801157c:	db02      	blt.n	8011584 <dns_skip_name+0x2c>
 801157e:	89fb      	ldrh	r3, [r7, #14]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d102      	bne.n	801158a <dns_skip_name+0x32>
      return 0xFFFF;
 8011584:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011588:	e02f      	b.n	80115ea <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 801158a:	68bb      	ldr	r3, [r7, #8]
 801158c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011590:	2bc0      	cmp	r3, #192	@ 0xc0
 8011592:	d01e      	beq.n	80115d2 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 8011594:	89fa      	ldrh	r2, [r7, #14]
 8011596:	68bb      	ldr	r3, [r7, #8]
 8011598:	4413      	add	r3, r2
 801159a:	687a      	ldr	r2, [r7, #4]
 801159c:	8912      	ldrh	r2, [r2, #8]
 801159e:	4293      	cmp	r3, r2
 80115a0:	db02      	blt.n	80115a8 <dns_skip_name+0x50>
        return 0xFFFF;
 80115a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115a6:	e020      	b.n	80115ea <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	b29a      	uxth	r2, r3
 80115ac:	89fb      	ldrh	r3, [r7, #14]
 80115ae:	4413      	add	r3, r2
 80115b0:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 80115b2:	89fb      	ldrh	r3, [r7, #14]
 80115b4:	4619      	mov	r1, r3
 80115b6:	6878      	ldr	r0, [r7, #4]
 80115b8:	f002 fe1e 	bl	80141f8 <pbuf_try_get_at>
 80115bc:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 80115be:	68bb      	ldr	r3, [r7, #8]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	da02      	bge.n	80115ca <dns_skip_name+0x72>
      return 0xFFFF;
 80115c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115c8:	e00f      	b.n	80115ea <dns_skip_name+0x92>
    }
  } while (n != 0);
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d1cb      	bne.n	8011568 <dns_skip_name+0x10>
 80115d0:	e000      	b.n	80115d4 <dns_skip_name+0x7c>
      break;
 80115d2:	bf00      	nop

  if (offset == 0xFFFF) {
 80115d4:	89fb      	ldrh	r3, [r7, #14]
 80115d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80115da:	4293      	cmp	r3, r2
 80115dc:	d102      	bne.n	80115e4 <dns_skip_name+0x8c>
    return 0xFFFF;
 80115de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115e2:	e002      	b.n	80115ea <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 80115e4:	89fb      	ldrh	r3, [r7, #14]
 80115e6:	3301      	adds	r3, #1
 80115e8:	b29b      	uxth	r3, r3
}
 80115ea:	4618      	mov	r0, r3
 80115ec:	3710      	adds	r7, #16
 80115ee:	46bd      	mov	sp, r7
 80115f0:	bd80      	pop	{r7, pc}
	...

080115f4 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b090      	sub	sp, #64	@ 0x40
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	4603      	mov	r3, r0
 80115fc:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 80115fe:	79fa      	ldrb	r2, [r7, #7]
 8011600:	4613      	mov	r3, r2
 8011602:	011b      	lsls	r3, r3, #4
 8011604:	4413      	add	r3, r2
 8011606:	011b      	lsls	r3, r3, #4
 8011608:	4a6c      	ldr	r2, [pc, #432]	@ (80117bc <dns_send+0x1c8>)
 801160a:	4413      	add	r3, r2
 801160c:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801160e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011610:	7adb      	ldrb	r3, [r3, #11]
 8011612:	2b01      	cmp	r3, #1
 8011614:	d906      	bls.n	8011624 <dns_send+0x30>
 8011616:	4b6a      	ldr	r3, [pc, #424]	@ (80117c0 <dns_send+0x1cc>)
 8011618:	f240 22fa 	movw	r2, #762	@ 0x2fa
 801161c:	4969      	ldr	r1, [pc, #420]	@ (80117c4 <dns_send+0x1d0>)
 801161e:	486a      	ldr	r0, [pc, #424]	@ (80117c8 <dns_send+0x1d4>)
 8011620:	f00d fdac 	bl	801f17c <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8011624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011626:	7adb      	ldrb	r3, [r3, #11]
 8011628:	461a      	mov	r2, r3
 801162a:	4b68      	ldr	r3, [pc, #416]	@ (80117cc <dns_send+0x1d8>)
 801162c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d109      	bne.n	8011648 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 8011634:	79fb      	ldrb	r3, [r7, #7]
 8011636:	2100      	movs	r1, #0
 8011638:	4618      	mov	r0, r3
 801163a:	f000 f959 	bl	80118f0 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 801163e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011640:	2200      	movs	r2, #0
 8011642:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 8011644:	2300      	movs	r3, #0
 8011646:	e0b4      	b.n	80117b2 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8011648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801164a:	3310      	adds	r3, #16
 801164c:	4618      	mov	r0, r3
 801164e:	f7ee fe57 	bl	8000300 <strlen>
 8011652:	4603      	mov	r3, r0
 8011654:	b29b      	uxth	r3, r3
 8011656:	3312      	adds	r3, #18
 8011658:	b29b      	uxth	r3, r3
 801165a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801165e:	4619      	mov	r1, r3
 8011660:	2036      	movs	r0, #54	@ 0x36
 8011662:	f001 ff03 	bl	801346c <pbuf_alloc>
 8011666:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 8011668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801166a:	2b00      	cmp	r3, #0
 801166c:	f000 8095 	beq.w	801179a <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8011670:	f107 0310 	add.w	r3, r7, #16
 8011674:	220c      	movs	r2, #12
 8011676:	2100      	movs	r1, #0
 8011678:	4618      	mov	r0, r3
 801167a:	f00d ffb3 	bl	801f5e4 <memset>
    hdr.id = lwip_htons(entry->txid);
 801167e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011680:	891b      	ldrh	r3, [r3, #8]
 8011682:	4618      	mov	r0, r3
 8011684:	f7ff fdfc 	bl	8011280 <lwip_htons>
 8011688:	4603      	mov	r3, r0
 801168a:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 801168c:	2301      	movs	r3, #1
 801168e:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 8011690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011694:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8011696:	f107 0310 	add.w	r3, r7, #16
 801169a:	220c      	movs	r2, #12
 801169c:	4619      	mov	r1, r3
 801169e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80116a0:	f002 fc7c 	bl	8013f9c <pbuf_take>
    hostname = entry->name;
 80116a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116a6:	3310      	adds	r3, #16
 80116a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 80116aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ac:	3b01      	subs	r3, #1
 80116ae:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 80116b0:	230c      	movs	r3, #12
 80116b2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 80116b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b6:	3301      	adds	r3, #1
 80116b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 80116ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80116be:	2300      	movs	r3, #0
 80116c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80116c4:	e007      	b.n	80116d6 <dns_send+0xe2>
        ++n;
 80116c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116ca:	3301      	adds	r3, #1
 80116cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80116d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d2:	3301      	adds	r3, #1
 80116d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d8:	781b      	ldrb	r3, [r3, #0]
 80116da:	2b2e      	cmp	r3, #46	@ 0x2e
 80116dc:	d003      	beq.n	80116e6 <dns_send+0xf2>
 80116de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116e0:	781b      	ldrb	r3, [r3, #0]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d1ef      	bne.n	80116c6 <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 80116e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80116e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116ea:	1ad3      	subs	r3, r2, r3
 80116ec:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 80116ee:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80116f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116f4:	4413      	add	r3, r2
 80116f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80116fa:	4293      	cmp	r3, r2
 80116fc:	dc53      	bgt.n	80117a6 <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 80116fe:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8011702:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011704:	4619      	mov	r1, r3
 8011706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011708:	f002 fd98 	bl	801423c <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801170c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801170e:	3301      	adds	r3, #1
 8011710:	b29b      	uxth	r3, r3
 8011712:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011716:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011718:	f002 fcd2 	bl	80140c0 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 801171c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011720:	b29a      	uxth	r2, r3
 8011722:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011724:	4413      	add	r3, r2
 8011726:	b29b      	uxth	r3, r3
 8011728:	3301      	adds	r3, #1
 801172a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 801172c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801172e:	781b      	ldrb	r3, [r3, #0]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1bf      	bne.n	80116b4 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 8011734:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011736:	2200      	movs	r2, #0
 8011738:	4619      	mov	r1, r3
 801173a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801173c:	f002 fd7e 	bl	801423c <pbuf_put_at>
    query_idx++;
 8011740:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011742:	3301      	adds	r3, #1
 8011744:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8011746:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801174a:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 801174c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011750:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8011752:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011754:	f107 010c 	add.w	r1, r7, #12
 8011758:	2204      	movs	r2, #4
 801175a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801175c:	f002 fcb0 	bl	80140c0 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 8011760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011762:	7bdb      	ldrb	r3, [r3, #15]
 8011764:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 8011768:	2335      	movs	r3, #53	@ 0x35
 801176a:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 801176c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801176e:	7adb      	ldrb	r3, [r3, #11]
 8011770:	009b      	lsls	r3, r3, #2
 8011772:	4a16      	ldr	r2, [pc, #88]	@ (80117cc <dns_send+0x1d8>)
 8011774:	4413      	add	r3, r2
 8011776:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8011778:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801177c:	4a14      	ldr	r2, [pc, #80]	@ (80117d0 <dns_send+0x1dc>)
 801177e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011782:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011784:	69fa      	ldr	r2, [r7, #28]
 8011786:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011788:	f009 fa84 	bl	801ac94 <udp_sendto>
 801178c:	4603      	mov	r3, r0
 801178e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 8011792:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011794:	f002 f94e 	bl	8013a34 <pbuf_free>
 8011798:	e002      	b.n	80117a0 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 801179a:	23ff      	movs	r3, #255	@ 0xff
 801179c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 80117a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80117a4:	e005      	b.n	80117b2 <dns_send+0x1be>
        goto overflow_return;
 80117a6:	bf00      	nop
overflow_return:
  pbuf_free(p);
 80117a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80117aa:	f002 f943 	bl	8013a34 <pbuf_free>
  return ERR_VAL;
 80117ae:	f06f 0305 	mvn.w	r3, #5
}
 80117b2:	4618      	mov	r0, r3
 80117b4:	3740      	adds	r7, #64	@ 0x40
 80117b6:	46bd      	mov	sp, r7
 80117b8:	bd80      	pop	{r7, pc}
 80117ba:	bf00      	nop
 80117bc:	200646a4 	.word	0x200646a4
 80117c0:	08024a90 	.word	0x08024a90
 80117c4:	08024ac0 	.word	0x08024ac0
 80117c8:	08024ad8 	.word	0x08024ad8
 80117cc:	20064b14 	.word	0x20064b14
 80117d0:	20064690 	.word	0x20064690

080117d4 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b084      	sub	sp, #16
 80117d8:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 80117da:	202e      	movs	r0, #46	@ 0x2e
 80117dc:	f009 fd91 	bl	801b302 <udp_new_ip_type>
 80117e0:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 80117e2:	68bb      	ldr	r3, [r7, #8]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d101      	bne.n	80117ec <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 80117e8:	2300      	movs	r3, #0
 80117ea:	e026      	b.n	801183a <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 80117ec:	f00c fd10 	bl	801e210 <rand>
 80117f0:	4603      	mov	r3, r0
 80117f2:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 80117f4:	88fb      	ldrh	r3, [r7, #6]
 80117f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80117fa:	d308      	bcc.n	801180e <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 80117fc:	88fb      	ldrh	r3, [r7, #6]
 80117fe:	461a      	mov	r2, r3
 8011800:	4910      	ldr	r1, [pc, #64]	@ (8011844 <dns_alloc_random_port+0x70>)
 8011802:	68b8      	ldr	r0, [r7, #8]
 8011804:	f009 fc0e 	bl	801b024 <udp_bind>
 8011808:	4603      	mov	r3, r0
 801180a:	73fb      	strb	r3, [r7, #15]
 801180c:	e001      	b.n	8011812 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 801180e:	23f8      	movs	r3, #248	@ 0xf8
 8011810:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 8011812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011816:	f113 0f08 	cmn.w	r3, #8
 801181a:	d0e7      	beq.n	80117ec <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 801181c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d004      	beq.n	801182e <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 8011824:	68b8      	ldr	r0, [r7, #8]
 8011826:	f009 fd13 	bl	801b250 <udp_remove>
    return NULL;
 801182a:	2300      	movs	r3, #0
 801182c:	e005      	b.n	801183a <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 801182e:	2200      	movs	r2, #0
 8011830:	4905      	ldr	r1, [pc, #20]	@ (8011848 <dns_alloc_random_port+0x74>)
 8011832:	68b8      	ldr	r0, [r7, #8]
 8011834:	f009 fcec 	bl	801b210 <udp_recv>
  return pcb;
 8011838:	68bb      	ldr	r3, [r7, #8]
}
 801183a:	4618      	mov	r0, r3
 801183c:	3710      	adds	r7, #16
 801183e:	46bd      	mov	sp, r7
 8011840:	bd80      	pop	{r7, pc}
 8011842:	bf00      	nop
 8011844:	080276b8 	.word	0x080276b8
 8011848:	08011cf5 	.word	0x08011cf5

0801184c <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 801184c:	b590      	push	{r4, r7, lr}
 801184e:	b083      	sub	sp, #12
 8011850:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8011852:	2300      	movs	r3, #0
 8011854:	71fb      	strb	r3, [r7, #7]
 8011856:	e008      	b.n	801186a <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 8011858:	79fb      	ldrb	r3, [r7, #7]
 801185a:	4a23      	ldr	r2, [pc, #140]	@ (80118e8 <dns_alloc_pcb+0x9c>)
 801185c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d006      	beq.n	8011872 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8011864:	79fb      	ldrb	r3, [r7, #7]
 8011866:	3301      	adds	r3, #1
 8011868:	71fb      	strb	r3, [r7, #7]
 801186a:	79fb      	ldrb	r3, [r7, #7]
 801186c:	2b03      	cmp	r3, #3
 801186e:	d9f3      	bls.n	8011858 <dns_alloc_pcb+0xc>
 8011870:	e000      	b.n	8011874 <dns_alloc_pcb+0x28>
      break;
 8011872:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 8011874:	79fb      	ldrb	r3, [r7, #7]
 8011876:	2b03      	cmp	r3, #3
 8011878:	d811      	bhi.n	801189e <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 801187a:	79fc      	ldrb	r4, [r7, #7]
 801187c:	f7ff ffaa 	bl	80117d4 <dns_alloc_random_port>
 8011880:	4603      	mov	r3, r0
 8011882:	4a19      	ldr	r2, [pc, #100]	@ (80118e8 <dns_alloc_pcb+0x9c>)
 8011884:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8011888:	79fb      	ldrb	r3, [r7, #7]
 801188a:	4a17      	ldr	r2, [pc, #92]	@ (80118e8 <dns_alloc_pcb+0x9c>)
 801188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d004      	beq.n	801189e <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 8011894:	4a15      	ldr	r2, [pc, #84]	@ (80118ec <dns_alloc_pcb+0xa0>)
 8011896:	79fb      	ldrb	r3, [r7, #7]
 8011898:	7013      	strb	r3, [r2, #0]
      return i;
 801189a:	79fb      	ldrb	r3, [r7, #7]
 801189c:	e020      	b.n	80118e0 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801189e:	2300      	movs	r3, #0
 80118a0:	71fb      	strb	r3, [r7, #7]
 80118a2:	4b12      	ldr	r3, [pc, #72]	@ (80118ec <dns_alloc_pcb+0xa0>)
 80118a4:	781b      	ldrb	r3, [r3, #0]
 80118a6:	3301      	adds	r3, #1
 80118a8:	71bb      	strb	r3, [r7, #6]
 80118aa:	e015      	b.n	80118d8 <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 80118ac:	79bb      	ldrb	r3, [r7, #6]
 80118ae:	2b03      	cmp	r3, #3
 80118b0:	d901      	bls.n	80118b6 <dns_alloc_pcb+0x6a>
      idx = 0;
 80118b2:	2300      	movs	r3, #0
 80118b4:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 80118b6:	79bb      	ldrb	r3, [r7, #6]
 80118b8:	4a0b      	ldr	r2, [pc, #44]	@ (80118e8 <dns_alloc_pcb+0x9c>)
 80118ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d004      	beq.n	80118cc <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 80118c2:	4a0a      	ldr	r2, [pc, #40]	@ (80118ec <dns_alloc_pcb+0xa0>)
 80118c4:	79bb      	ldrb	r3, [r7, #6]
 80118c6:	7013      	strb	r3, [r2, #0]
      return idx;
 80118c8:	79bb      	ldrb	r3, [r7, #6]
 80118ca:	e009      	b.n	80118e0 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80118cc:	79fb      	ldrb	r3, [r7, #7]
 80118ce:	3301      	adds	r3, #1
 80118d0:	71fb      	strb	r3, [r7, #7]
 80118d2:	79bb      	ldrb	r3, [r7, #6]
 80118d4:	3301      	adds	r3, #1
 80118d6:	71bb      	strb	r3, [r7, #6]
 80118d8:	79fb      	ldrb	r3, [r7, #7]
 80118da:	2b03      	cmp	r3, #3
 80118dc:	d9e6      	bls.n	80118ac <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 80118de:	2304      	movs	r3, #4
}
 80118e0:	4618      	mov	r0, r3
 80118e2:	370c      	adds	r7, #12
 80118e4:	46bd      	mov	sp, r7
 80118e6:	bd90      	pop	{r4, r7, pc}
 80118e8:	20064690 	.word	0x20064690
 80118ec:	200646a0 	.word	0x200646a0

080118f0 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 80118f0:	b590      	push	{r4, r7, lr}
 80118f2:	b085      	sub	sp, #20
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	4603      	mov	r3, r0
 80118f8:	6039      	str	r1, [r7, #0]
 80118fa:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80118fc:	2300      	movs	r3, #0
 80118fe:	73fb      	strb	r3, [r7, #15]
 8011900:	e03d      	b.n	801197e <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8011902:	7bfa      	ldrb	r2, [r7, #15]
 8011904:	4957      	ldr	r1, [pc, #348]	@ (8011a64 <dns_call_found+0x174>)
 8011906:	4613      	mov	r3, r2
 8011908:	005b      	lsls	r3, r3, #1
 801190a:	4413      	add	r3, r2
 801190c:	009b      	lsls	r3, r3, #2
 801190e:	440b      	add	r3, r1
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d030      	beq.n	8011978 <dns_call_found+0x88>
 8011916:	7bfa      	ldrb	r2, [r7, #15]
 8011918:	4952      	ldr	r1, [pc, #328]	@ (8011a64 <dns_call_found+0x174>)
 801191a:	4613      	mov	r3, r2
 801191c:	005b      	lsls	r3, r3, #1
 801191e:	4413      	add	r3, r2
 8011920:	009b      	lsls	r3, r3, #2
 8011922:	440b      	add	r3, r1
 8011924:	3308      	adds	r3, #8
 8011926:	781b      	ldrb	r3, [r3, #0]
 8011928:	79fa      	ldrb	r2, [r7, #7]
 801192a:	429a      	cmp	r2, r3
 801192c:	d124      	bne.n	8011978 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801192e:	7bfa      	ldrb	r2, [r7, #15]
 8011930:	494c      	ldr	r1, [pc, #304]	@ (8011a64 <dns_call_found+0x174>)
 8011932:	4613      	mov	r3, r2
 8011934:	005b      	lsls	r3, r3, #1
 8011936:	4413      	add	r3, r2
 8011938:	009b      	lsls	r3, r3, #2
 801193a:	440b      	add	r3, r1
 801193c:	681c      	ldr	r4, [r3, #0]
 801193e:	79fa      	ldrb	r2, [r7, #7]
 8011940:	4613      	mov	r3, r2
 8011942:	011b      	lsls	r3, r3, #4
 8011944:	4413      	add	r3, r2
 8011946:	011b      	lsls	r3, r3, #4
 8011948:	3310      	adds	r3, #16
 801194a:	4a47      	ldr	r2, [pc, #284]	@ (8011a68 <dns_call_found+0x178>)
 801194c:	1898      	adds	r0, r3, r2
 801194e:	7bfa      	ldrb	r2, [r7, #15]
 8011950:	4944      	ldr	r1, [pc, #272]	@ (8011a64 <dns_call_found+0x174>)
 8011952:	4613      	mov	r3, r2
 8011954:	005b      	lsls	r3, r3, #1
 8011956:	4413      	add	r3, r2
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	440b      	add	r3, r1
 801195c:	3304      	adds	r3, #4
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	461a      	mov	r2, r3
 8011962:	6839      	ldr	r1, [r7, #0]
 8011964:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 8011966:	7bfa      	ldrb	r2, [r7, #15]
 8011968:	493e      	ldr	r1, [pc, #248]	@ (8011a64 <dns_call_found+0x174>)
 801196a:	4613      	mov	r3, r2
 801196c:	005b      	lsls	r3, r3, #1
 801196e:	4413      	add	r3, r2
 8011970:	009b      	lsls	r3, r3, #2
 8011972:	440b      	add	r3, r1
 8011974:	2200      	movs	r2, #0
 8011976:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011978:	7bfb      	ldrb	r3, [r7, #15]
 801197a:	3301      	adds	r3, #1
 801197c:	73fb      	strb	r3, [r7, #15]
 801197e:	7bfb      	ldrb	r3, [r7, #15]
 8011980:	2b03      	cmp	r3, #3
 8011982:	d9be      	bls.n	8011902 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011984:	2300      	movs	r3, #0
 8011986:	73fb      	strb	r3, [r7, #15]
 8011988:	e031      	b.n	80119ee <dns_call_found+0xfe>
    if (i == idx) {
 801198a:	7bfa      	ldrb	r2, [r7, #15]
 801198c:	79fb      	ldrb	r3, [r7, #7]
 801198e:	429a      	cmp	r2, r3
 8011990:	d029      	beq.n	80119e6 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8011992:	7bfa      	ldrb	r2, [r7, #15]
 8011994:	4934      	ldr	r1, [pc, #208]	@ (8011a68 <dns_call_found+0x178>)
 8011996:	4613      	mov	r3, r2
 8011998:	011b      	lsls	r3, r3, #4
 801199a:	4413      	add	r3, r2
 801199c:	011b      	lsls	r3, r3, #4
 801199e:	440b      	add	r3, r1
 80119a0:	330a      	adds	r3, #10
 80119a2:	781b      	ldrb	r3, [r3, #0]
 80119a4:	2b02      	cmp	r3, #2
 80119a6:	d11f      	bne.n	80119e8 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 80119a8:	7bfa      	ldrb	r2, [r7, #15]
 80119aa:	492f      	ldr	r1, [pc, #188]	@ (8011a68 <dns_call_found+0x178>)
 80119ac:	4613      	mov	r3, r2
 80119ae:	011b      	lsls	r3, r3, #4
 80119b0:	4413      	add	r3, r2
 80119b2:	011b      	lsls	r3, r3, #4
 80119b4:	440b      	add	r3, r1
 80119b6:	330f      	adds	r3, #15
 80119b8:	7819      	ldrb	r1, [r3, #0]
 80119ba:	79fa      	ldrb	r2, [r7, #7]
 80119bc:	482a      	ldr	r0, [pc, #168]	@ (8011a68 <dns_call_found+0x178>)
 80119be:	4613      	mov	r3, r2
 80119c0:	011b      	lsls	r3, r3, #4
 80119c2:	4413      	add	r3, r2
 80119c4:	011b      	lsls	r3, r3, #4
 80119c6:	4403      	add	r3, r0
 80119c8:	330f      	adds	r3, #15
 80119ca:	781b      	ldrb	r3, [r3, #0]
 80119cc:	4299      	cmp	r1, r3
 80119ce:	d10b      	bne.n	80119e8 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80119d0:	79fa      	ldrb	r2, [r7, #7]
 80119d2:	4925      	ldr	r1, [pc, #148]	@ (8011a68 <dns_call_found+0x178>)
 80119d4:	4613      	mov	r3, r2
 80119d6:	011b      	lsls	r3, r3, #4
 80119d8:	4413      	add	r3, r2
 80119da:	011b      	lsls	r3, r3, #4
 80119dc:	440b      	add	r3, r1
 80119de:	330f      	adds	r3, #15
 80119e0:	2204      	movs	r2, #4
 80119e2:	701a      	strb	r2, [r3, #0]
        break;
 80119e4:	e006      	b.n	80119f4 <dns_call_found+0x104>
      continue; /* only check other requests */
 80119e6:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80119e8:	7bfb      	ldrb	r3, [r7, #15]
 80119ea:	3301      	adds	r3, #1
 80119ec:	73fb      	strb	r3, [r7, #15]
 80119ee:	7bfb      	ldrb	r3, [r7, #15]
 80119f0:	2b03      	cmp	r3, #3
 80119f2:	d9ca      	bls.n	801198a <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 80119f4:	79fa      	ldrb	r2, [r7, #7]
 80119f6:	491c      	ldr	r1, [pc, #112]	@ (8011a68 <dns_call_found+0x178>)
 80119f8:	4613      	mov	r3, r2
 80119fa:	011b      	lsls	r3, r3, #4
 80119fc:	4413      	add	r3, r2
 80119fe:	011b      	lsls	r3, r3, #4
 8011a00:	440b      	add	r3, r1
 8011a02:	330f      	adds	r3, #15
 8011a04:	781b      	ldrb	r3, [r3, #0]
 8011a06:	2b03      	cmp	r3, #3
 8011a08:	d827      	bhi.n	8011a5a <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8011a0a:	79fa      	ldrb	r2, [r7, #7]
 8011a0c:	4916      	ldr	r1, [pc, #88]	@ (8011a68 <dns_call_found+0x178>)
 8011a0e:	4613      	mov	r3, r2
 8011a10:	011b      	lsls	r3, r3, #4
 8011a12:	4413      	add	r3, r2
 8011a14:	011b      	lsls	r3, r3, #4
 8011a16:	440b      	add	r3, r1
 8011a18:	330f      	adds	r3, #15
 8011a1a:	781b      	ldrb	r3, [r3, #0]
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	4b13      	ldr	r3, [pc, #76]	@ (8011a6c <dns_call_found+0x17c>)
 8011a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a24:	4618      	mov	r0, r3
 8011a26:	f009 fc13 	bl	801b250 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8011a2a:	79fa      	ldrb	r2, [r7, #7]
 8011a2c:	490e      	ldr	r1, [pc, #56]	@ (8011a68 <dns_call_found+0x178>)
 8011a2e:	4613      	mov	r3, r2
 8011a30:	011b      	lsls	r3, r3, #4
 8011a32:	4413      	add	r3, r2
 8011a34:	011b      	lsls	r3, r3, #4
 8011a36:	440b      	add	r3, r1
 8011a38:	330f      	adds	r3, #15
 8011a3a:	781b      	ldrb	r3, [r3, #0]
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8011a6c <dns_call_found+0x17c>)
 8011a40:	2200      	movs	r2, #0
 8011a42:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8011a46:	79fa      	ldrb	r2, [r7, #7]
 8011a48:	4907      	ldr	r1, [pc, #28]	@ (8011a68 <dns_call_found+0x178>)
 8011a4a:	4613      	mov	r3, r2
 8011a4c:	011b      	lsls	r3, r3, #4
 8011a4e:	4413      	add	r3, r2
 8011a50:	011b      	lsls	r3, r3, #4
 8011a52:	440b      	add	r3, r1
 8011a54:	330f      	adds	r3, #15
 8011a56:	2204      	movs	r2, #4
 8011a58:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 8011a5a:	bf00      	nop
 8011a5c:	3714      	adds	r7, #20
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	bd90      	pop	{r4, r7, pc}
 8011a62:	bf00      	nop
 8011a64:	20064ae4 	.word	0x20064ae4
 8011a68:	200646a4 	.word	0x200646a4
 8011a6c:	20064690 	.word	0x20064690

08011a70 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b082      	sub	sp, #8
 8011a74:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 8011a76:	f00c fbcb 	bl	801e210 <rand>
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011a7e:	2300      	movs	r3, #0
 8011a80:	71fb      	strb	r3, [r7, #7]
 8011a82:	e01a      	b.n	8011aba <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011a84:	79fa      	ldrb	r2, [r7, #7]
 8011a86:	4911      	ldr	r1, [pc, #68]	@ (8011acc <dns_create_txid+0x5c>)
 8011a88:	4613      	mov	r3, r2
 8011a8a:	011b      	lsls	r3, r3, #4
 8011a8c:	4413      	add	r3, r2
 8011a8e:	011b      	lsls	r3, r3, #4
 8011a90:	440b      	add	r3, r1
 8011a92:	330a      	adds	r3, #10
 8011a94:	781b      	ldrb	r3, [r3, #0]
 8011a96:	2b02      	cmp	r3, #2
 8011a98:	d10c      	bne.n	8011ab4 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 8011a9a:	79fa      	ldrb	r2, [r7, #7]
 8011a9c:	490b      	ldr	r1, [pc, #44]	@ (8011acc <dns_create_txid+0x5c>)
 8011a9e:	4613      	mov	r3, r2
 8011aa0:	011b      	lsls	r3, r3, #4
 8011aa2:	4413      	add	r3, r2
 8011aa4:	011b      	lsls	r3, r3, #4
 8011aa6:	440b      	add	r3, r1
 8011aa8:	3308      	adds	r3, #8
 8011aaa:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011aac:	88ba      	ldrh	r2, [r7, #4]
 8011aae:	429a      	cmp	r2, r3
 8011ab0:	d100      	bne.n	8011ab4 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 8011ab2:	e7e0      	b.n	8011a76 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011ab4:	79fb      	ldrb	r3, [r7, #7]
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	71fb      	strb	r3, [r7, #7]
 8011aba:	79fb      	ldrb	r3, [r7, #7]
 8011abc:	2b03      	cmp	r3, #3
 8011abe:	d9e1      	bls.n	8011a84 <dns_create_txid+0x14>
    }
  }

  return txid;
 8011ac0:	88bb      	ldrh	r3, [r7, #4]
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	3708      	adds	r7, #8
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	200646a4 	.word	0x200646a4

08011ad0 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 8011ad0:	b480      	push	{r7}
 8011ad2:	b085      	sub	sp, #20
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 8011ad8:	2300      	movs	r3, #0
 8011ada:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00d      	beq.n	8011afe <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	7adb      	ldrb	r3, [r3, #11]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d109      	bne.n	8011afe <dns_backupserver_available+0x2e>
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	7adb      	ldrb	r3, [r3, #11]
 8011aee:	3301      	adds	r3, #1
 8011af0:	4a06      	ldr	r2, [pc, #24]	@ (8011b0c <dns_backupserver_available+0x3c>)
 8011af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d001      	beq.n	8011afe <dns_backupserver_available+0x2e>
      ret = 1;
 8011afa:	2301      	movs	r3, #1
 8011afc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b00:	4618      	mov	r0, r3
 8011b02:	3714      	adds	r7, #20
 8011b04:	46bd      	mov	sp, r7
 8011b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0a:	4770      	bx	lr
 8011b0c:	20064b14 	.word	0x20064b14

08011b10 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	b084      	sub	sp, #16
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	4603      	mov	r3, r0
 8011b18:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 8011b1a:	79fa      	ldrb	r2, [r7, #7]
 8011b1c:	4613      	mov	r3, r2
 8011b1e:	011b      	lsls	r3, r3, #4
 8011b20:	4413      	add	r3, r2
 8011b22:	011b      	lsls	r3, r3, #4
 8011b24:	4a48      	ldr	r2, [pc, #288]	@ (8011c48 <dns_check_entry+0x138>)
 8011b26:	4413      	add	r3, r2
 8011b28:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8011b2a:	79fb      	ldrb	r3, [r7, #7]
 8011b2c:	2b03      	cmp	r3, #3
 8011b2e:	d906      	bls.n	8011b3e <dns_check_entry+0x2e>
 8011b30:	4b46      	ldr	r3, [pc, #280]	@ (8011c4c <dns_check_entry+0x13c>)
 8011b32:	f240 421c 	movw	r2, #1052	@ 0x41c
 8011b36:	4946      	ldr	r1, [pc, #280]	@ (8011c50 <dns_check_entry+0x140>)
 8011b38:	4846      	ldr	r0, [pc, #280]	@ (8011c54 <dns_check_entry+0x144>)
 8011b3a:	f00d fb1f 	bl	801f17c <iprintf>

  switch (entry->state) {
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	7a9b      	ldrb	r3, [r3, #10]
 8011b42:	2b03      	cmp	r3, #3
 8011b44:	d86f      	bhi.n	8011c26 <dns_check_entry+0x116>
 8011b46:	a201      	add	r2, pc, #4	@ (adr r2, 8011b4c <dns_check_entry+0x3c>)
 8011b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b4c:	08011c37 	.word	0x08011c37
 8011b50:	08011b5d 	.word	0x08011b5d
 8011b54:	08011b8f 	.word	0x08011b8f
 8011b58:	08011c05 	.word	0x08011c05
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 8011b5c:	f7ff ff88 	bl	8011a70 <dns_create_txid>
 8011b60:	4603      	mov	r3, r0
 8011b62:	461a      	mov	r2, r3
 8011b64:	68fb      	ldr	r3, [r7, #12]
 8011b66:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	2202      	movs	r2, #2
 8011b6c:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	2200      	movs	r2, #0
 8011b72:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	2201      	movs	r2, #1
 8011b78:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 8011b80:	79fb      	ldrb	r3, [r7, #7]
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7ff fd36 	bl	80115f4 <dns_send>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 8011b8c:	e058      	b.n	8011c40 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	7b1b      	ldrb	r3, [r3, #12]
 8011b92:	3b01      	subs	r3, #1
 8011b94:	b2da      	uxtb	r2, r3
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	731a      	strb	r2, [r3, #12]
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	7b1b      	ldrb	r3, [r3, #12]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d14b      	bne.n	8011c3a <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	7b5b      	ldrb	r3, [r3, #13]
 8011ba6:	3301      	adds	r3, #1
 8011ba8:	b2da      	uxtb	r2, r3
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	735a      	strb	r2, [r3, #13]
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	7b5b      	ldrb	r3, [r3, #13]
 8011bb2:	2b04      	cmp	r3, #4
 8011bb4:	d11b      	bne.n	8011bee <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 8011bb6:	68f8      	ldr	r0, [r7, #12]
 8011bb8:	f7ff ff8a 	bl	8011ad0 <dns_backupserver_available>
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d00c      	beq.n	8011bdc <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	7adb      	ldrb	r3, [r3, #11]
 8011bc6:	3301      	adds	r3, #1
 8011bc8:	b2da      	uxtb	r2, r3
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	2201      	movs	r2, #1
 8011bd2:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	2200      	movs	r2, #0
 8011bd8:	735a      	strb	r2, [r3, #13]
 8011bda:	e00c      	b.n	8011bf6 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 8011bdc:	79fb      	ldrb	r3, [r7, #7]
 8011bde:	2100      	movs	r1, #0
 8011be0:	4618      	mov	r0, r3
 8011be2:	f7ff fe85 	bl	80118f0 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	2200      	movs	r2, #0
 8011bea:	729a      	strb	r2, [r3, #10]
            break;
 8011bec:	e028      	b.n	8011c40 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	7b5a      	ldrb	r2, [r3, #13]
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 8011bf6:	79fb      	ldrb	r3, [r7, #7]
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f7ff fcfb 	bl	80115f4 <dns_send>
 8011bfe:	4603      	mov	r3, r0
 8011c00:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 8011c02:	e01a      	b.n	8011c3a <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d008      	beq.n	8011c1e <dns_check_entry+0x10e>
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	1e5a      	subs	r2, r3, #1
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	601a      	str	r2, [r3, #0]
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d10f      	bne.n	8011c3e <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	2200      	movs	r2, #0
 8011c22:	729a      	strb	r2, [r3, #10]
      }
      break;
 8011c24:	e00b      	b.n	8011c3e <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8011c26:	4b09      	ldr	r3, [pc, #36]	@ (8011c4c <dns_check_entry+0x13c>)
 8011c28:	f240 425b 	movw	r2, #1115	@ 0x45b
 8011c2c:	490a      	ldr	r1, [pc, #40]	@ (8011c58 <dns_check_entry+0x148>)
 8011c2e:	4809      	ldr	r0, [pc, #36]	@ (8011c54 <dns_check_entry+0x144>)
 8011c30:	f00d faa4 	bl	801f17c <iprintf>
      break;
 8011c34:	e004      	b.n	8011c40 <dns_check_entry+0x130>
      break;
 8011c36:	bf00      	nop
 8011c38:	e002      	b.n	8011c40 <dns_check_entry+0x130>
      break;
 8011c3a:	bf00      	nop
 8011c3c:	e000      	b.n	8011c40 <dns_check_entry+0x130>
      break;
 8011c3e:	bf00      	nop
  }
}
 8011c40:	bf00      	nop
 8011c42:	3710      	adds	r7, #16
 8011c44:	46bd      	mov	sp, r7
 8011c46:	bd80      	pop	{r7, pc}
 8011c48:	200646a4 	.word	0x200646a4
 8011c4c:	08024a90 	.word	0x08024a90
 8011c50:	08024b00 	.word	0x08024b00
 8011c54:	08024ad8 	.word	0x08024ad8
 8011c58:	08024b1c 	.word	0x08024b1c

08011c5c <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b082      	sub	sp, #8
 8011c60:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011c62:	2300      	movs	r3, #0
 8011c64:	71fb      	strb	r3, [r7, #7]
 8011c66:	e006      	b.n	8011c76 <dns_check_entries+0x1a>
    dns_check_entry(i);
 8011c68:	79fb      	ldrb	r3, [r7, #7]
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f7ff ff50 	bl	8011b10 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011c70:	79fb      	ldrb	r3, [r7, #7]
 8011c72:	3301      	adds	r3, #1
 8011c74:	71fb      	strb	r3, [r7, #7]
 8011c76:	79fb      	ldrb	r3, [r7, #7]
 8011c78:	2b03      	cmp	r3, #3
 8011c7a:	d9f5      	bls.n	8011c68 <dns_check_entries+0xc>
  }
}
 8011c7c:	bf00      	nop
 8011c7e:	bf00      	nop
 8011c80:	3708      	adds	r7, #8
 8011c82:	46bd      	mov	sp, r7
 8011c84:	bd80      	pop	{r7, pc}
	...

08011c88 <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b084      	sub	sp, #16
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	4603      	mov	r3, r0
 8011c90:	6039      	str	r1, [r7, #0]
 8011c92:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 8011c94:	79fa      	ldrb	r2, [r7, #7]
 8011c96:	4613      	mov	r3, r2
 8011c98:	011b      	lsls	r3, r3, #4
 8011c9a:	4413      	add	r3, r2
 8011c9c:	011b      	lsls	r3, r3, #4
 8011c9e:	4a13      	ldr	r2, [pc, #76]	@ (8011cec <dns_correct_response+0x64>)
 8011ca0:	4413      	add	r3, r2
 8011ca2:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	2203      	movs	r2, #3
 8011ca8:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	683a      	ldr	r2, [r7, #0]
 8011cae:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	4a0e      	ldr	r2, [pc, #56]	@ (8011cf0 <dns_correct_response+0x68>)
 8011cb6:	4293      	cmp	r3, r2
 8011cb8:	d902      	bls.n	8011cc0 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8011cf0 <dns_correct_response+0x68>)
 8011cbe:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	1d1a      	adds	r2, r3, #4
 8011cc4:	79fb      	ldrb	r3, [r7, #7]
 8011cc6:	4611      	mov	r1, r2
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f7ff fe11 	bl	80118f0 <dns_call_found>

  if (entry->ttl == 0) {
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d106      	bne.n	8011ce4 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	7a9b      	ldrb	r3, [r3, #10]
 8011cda:	2b03      	cmp	r3, #3
 8011cdc:	d102      	bne.n	8011ce4 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	2200      	movs	r2, #0
 8011ce2:	729a      	strb	r2, [r3, #10]
    }
  }
}
 8011ce4:	bf00      	nop
 8011ce6:	3710      	adds	r7, #16
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	bd80      	pop	{r7, pc}
 8011cec:	200646a4 	.word	0x200646a4
 8011cf0:	00093a80 	.word	0x00093a80

08011cf4 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8011cf4:	b590      	push	{r4, r7, lr}
 8011cf6:	b091      	sub	sp, #68	@ 0x44
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	60f8      	str	r0, [r7, #12]
 8011cfc:	60b9      	str	r1, [r7, #8]
 8011cfe:	607a      	str	r2, [r7, #4]
 8011d00:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	891b      	ldrh	r3, [r3, #8]
 8011d06:	2b0f      	cmp	r3, #15
 8011d08:	f240 811e 	bls.w	8011f48 <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8011d0c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8011d10:	2300      	movs	r3, #0
 8011d12:	220c      	movs	r2, #12
 8011d14:	6878      	ldr	r0, [r7, #4]
 8011d16:	f002 f893 	bl	8013e40 <pbuf_copy_partial>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	2b0c      	cmp	r3, #12
 8011d1e:	f040 8115 	bne.w	8011f4c <dns_recv+0x258>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 8011d22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7ff faab 	bl	8011280 <lwip_htons>
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	873b      	strh	r3, [r7, #56]	@ 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011d2e:	2300      	movs	r3, #0
 8011d30:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011d34:	e102      	b.n	8011f3c <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 8011d36:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011d3a:	4613      	mov	r3, r2
 8011d3c:	011b      	lsls	r3, r3, #4
 8011d3e:	4413      	add	r3, r2
 8011d40:	011b      	lsls	r3, r3, #4
 8011d42:	4a92      	ldr	r2, [pc, #584]	@ (8011f8c <dns_recv+0x298>)
 8011d44:	4413      	add	r3, r2
 8011d46:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 8011d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d4a:	7a9b      	ldrb	r3, [r3, #10]
 8011d4c:	2b02      	cmp	r3, #2
 8011d4e:	f040 80f0 	bne.w	8011f32 <dns_recv+0x23e>
          (entry->txid == txid)) {
 8011d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d54:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 8011d56:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8011d58:	429a      	cmp	r2, r3
 8011d5a:	f040 80ea 	bne.w	8011f32 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 8011d5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011d60:	4618      	mov	r0, r3
 8011d62:	f7ff fa8d 	bl	8011280 <lwip_htons>
 8011d66:	4603      	mov	r3, r0
 8011d68:	867b      	strh	r3, [r7, #50]	@ 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 8011d6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	f7ff fa87 	bl	8011280 <lwip_htons>
 8011d72:	4603      	mov	r3, r0
 8011d74:	877b      	strh	r3, [r7, #58]	@ 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8011d76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011d7a:	b25b      	sxtb	r3, r3
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	f280 80e7 	bge.w	8011f50 <dns_recv+0x25c>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 8011d82:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011d84:	2b01      	cmp	r3, #1
 8011d86:	f040 80e5 	bne.w	8011f54 <dns_recv+0x260>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	681a      	ldr	r2, [r3, #0]
 8011d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d90:	7adb      	ldrb	r3, [r3, #11]
 8011d92:	4619      	mov	r1, r3
 8011d94:	4b7e      	ldr	r3, [pc, #504]	@ (8011f90 <dns_recv+0x29c>)
 8011d96:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011d9a:	429a      	cmp	r2, r3
 8011d9c:	f040 80dc 	bne.w	8011f58 <dns_recv+0x264>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8011da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da2:	3310      	adds	r3, #16
 8011da4:	220c      	movs	r2, #12
 8011da6:	6879      	ldr	r1, [r7, #4]
 8011da8:	4618      	mov	r0, r3
 8011daa:	f7ff fb47 	bl	801143c <dns_compare_name>
 8011dae:	4603      	mov	r3, r0
 8011db0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        if (res_idx == 0xFFFF) {
 8011db2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011db4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011db8:	4293      	cmp	r3, r2
 8011dba:	f000 80cf 	beq.w	8011f5c <dns_recv+0x268>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8011dbe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011dc0:	f107 0114 	add.w	r1, r7, #20
 8011dc4:	2204      	movs	r2, #4
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	f002 f83a 	bl	8013e40 <pbuf_copy_partial>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	2b04      	cmp	r3, #4
 8011dd0:	f040 80c6 	bne.w	8011f60 <dns_recv+0x26c>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8011dd4:	8afb      	ldrh	r3, [r7, #22]
 8011dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011dda:	f040 80c3 	bne.w	8011f64 <dns_recv+0x270>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 8011dde:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8011de0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011de4:	f040 80be 	bne.w	8011f64 <dns_recv+0x270>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8011de8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011dea:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8011dee:	4293      	cmp	r3, r2
 8011df0:	f200 80ba 	bhi.w	8011f68 <dns_recv+0x274>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8011df4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011df6:	3304      	adds	r3, #4
 8011df8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8011dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011dfe:	f003 030f 	and.w	r3, r3, #15
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d078      	beq.n	8011ef8 <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 8011e06:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011e08:	f7ff fe62 	bl	8011ad0 <dns_backupserver_available>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d07a      	beq.n	8011f08 <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 8011e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e14:	2203      	movs	r2, #3
 8011e16:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 8011e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e1a:	2201      	movs	r2, #1
 8011e1c:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 8011e1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011e22:	4618      	mov	r0, r3
 8011e24:	f7ff fe74 	bl	8011b10 <dns_check_entry>

            goto ignore_packet;
 8011e28:	e0a9      	b.n	8011f7e <dns_recv+0x28a>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 8011e2a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e2c:	4619      	mov	r1, r3
 8011e2e:	6878      	ldr	r0, [r7, #4]
 8011e30:	f7ff fb92 	bl	8011558 <dns_skip_name>
 8011e34:	4603      	mov	r3, r0
 8011e36:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            if (res_idx == 0xFFFF) {
 8011e38:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011e3e:	4293      	cmp	r3, r2
 8011e40:	f000 8094 	beq.w	8011f6c <dns_recv+0x278>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8011e44:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e46:	f107 0118 	add.w	r1, r7, #24
 8011e4a:	220a      	movs	r2, #10
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f001 fff7 	bl	8013e40 <pbuf_copy_partial>
 8011e52:	4603      	mov	r3, r0
 8011e54:	2b0a      	cmp	r3, #10
 8011e56:	f040 808b 	bne.w	8011f70 <dns_recv+0x27c>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8011e5a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e5c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8011e60:	4293      	cmp	r3, r2
 8011e62:	f200 8087 	bhi.w	8011f74 <dns_recv+0x280>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8011e66:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e68:	330a      	adds	r3, #10
 8011e6a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8011e6c:	8b7b      	ldrh	r3, [r7, #26]
 8011e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e72:	d12b      	bne.n	8011ecc <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8011e74:	8b3b      	ldrh	r3, [r7, #24]
 8011e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e7a:	d127      	bne.n	8011ecc <dns_recv+0x1d8>
 8011e7c:	8c3b      	ldrh	r3, [r7, #32]
 8011e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011e82:	d123      	bne.n	8011ecc <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8011e84:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e86:	f107 0110 	add.w	r1, r7, #16
 8011e8a:	2204      	movs	r2, #4
 8011e8c:	6878      	ldr	r0, [r7, #4]
 8011e8e:	f001 ffd7 	bl	8013e40 <pbuf_copy_partial>
 8011e92:	4603      	mov	r3, r0
 8011e94:	2b04      	cmp	r3, #4
 8011e96:	d16f      	bne.n	8011f78 <dns_recv+0x284>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8011e98:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011e9c:	6939      	ldr	r1, [r7, #16]
 8011e9e:	483b      	ldr	r0, [pc, #236]	@ (8011f8c <dns_recv+0x298>)
 8011ea0:	4613      	mov	r3, r2
 8011ea2:	011b      	lsls	r3, r3, #4
 8011ea4:	4413      	add	r3, r2
 8011ea6:	011b      	lsls	r3, r3, #4
 8011ea8:	4403      	add	r3, r0
 8011eaa:	3304      	adds	r3, #4
 8011eac:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 8011eae:	6878      	ldr	r0, [r7, #4]
 8011eb0:	f001 fdc0 	bl	8013a34 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 8011eb4:	69fb      	ldr	r3, [r7, #28]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7ff f9f8 	bl	80112ac <lwip_htonl>
 8011ebc:	4602      	mov	r2, r0
 8011ebe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011ec2:	4611      	mov	r1, r2
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f7ff fedf 	bl	8011c88 <dns_correct_response>
 8011eca:	e05c      	b.n	8011f86 <dns_recv+0x292>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8011ecc:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8011ece:	8c3b      	ldrh	r3, [r7, #32]
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	f7ff f9d5 	bl	8011280 <lwip_htons>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	4423      	add	r3, r4
 8011eda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011ede:	da4d      	bge.n	8011f7c <dns_recv+0x288>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8011ee0:	8c3b      	ldrh	r3, [r7, #32]
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	f7ff f9cc 	bl	8011280 <lwip_htons>
 8011ee8:	4603      	mov	r3, r0
 8011eea:	461a      	mov	r2, r3
 8011eec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011eee:	4413      	add	r3, r2
 8011ef0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            --nanswers;
 8011ef2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011ef4:	3b01      	subs	r3, #1
 8011ef6:	877b      	strh	r3, [r7, #58]	@ 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8011ef8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d004      	beq.n	8011f08 <dns_recv+0x214>
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	891b      	ldrh	r3, [r3, #8]
 8011f02:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d390      	bcc.n	8011e2a <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 8011f08:	6878      	ldr	r0, [r7, #4]
 8011f0a:	f001 fd93 	bl	8013a34 <pbuf_free>
        dns_call_found(i, NULL);
 8011f0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f12:	2100      	movs	r1, #0
 8011f14:	4618      	mov	r0, r3
 8011f16:	f7ff fceb 	bl	80118f0 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8011f1a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011f1e:	491b      	ldr	r1, [pc, #108]	@ (8011f8c <dns_recv+0x298>)
 8011f20:	4613      	mov	r3, r2
 8011f22:	011b      	lsls	r3, r3, #4
 8011f24:	4413      	add	r3, r2
 8011f26:	011b      	lsls	r3, r3, #4
 8011f28:	440b      	add	r3, r1
 8011f2a:	330a      	adds	r3, #10
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	701a      	strb	r2, [r3, #0]
        return;
 8011f30:	e029      	b.n	8011f86 <dns_recv+0x292>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011f32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f36:	3301      	adds	r3, #1
 8011f38:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011f3c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f40:	2b03      	cmp	r3, #3
 8011f42:	f67f aef8 	bls.w	8011d36 <dns_recv+0x42>
      }
    }
  }

ignore_packet:
 8011f46:	e001      	b.n	8011f4c <dns_recv+0x258>
    goto ignore_packet;
 8011f48:	bf00      	nop
 8011f4a:	e018      	b.n	8011f7e <dns_recv+0x28a>
ignore_packet:
 8011f4c:	bf00      	nop
 8011f4e:	e016      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f50:	bf00      	nop
 8011f52:	e014      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f54:	bf00      	nop
 8011f56:	e012      	b.n	8011f7e <dns_recv+0x28a>
            goto ignore_packet; /* ignore this packet */
 8011f58:	bf00      	nop
 8011f5a:	e010      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f5c:	bf00      	nop
 8011f5e:	e00e      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f60:	bf00      	nop
 8011f62:	e00c      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f64:	bf00      	nop
 8011f66:	e00a      	b.n	8011f7e <dns_recv+0x28a>
          goto ignore_packet;
 8011f68:	bf00      	nop
 8011f6a:	e008      	b.n	8011f7e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f6c:	bf00      	nop
 8011f6e:	e006      	b.n	8011f7e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f70:	bf00      	nop
 8011f72:	e004      	b.n	8011f7e <dns_recv+0x28a>
              goto ignore_packet;
 8011f74:	bf00      	nop
 8011f76:	e002      	b.n	8011f7e <dns_recv+0x28a>
                    goto ignore_packet; /* ignore this packet */
 8011f78:	bf00      	nop
 8011f7a:	e000      	b.n	8011f7e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f7c:	bf00      	nop
  /* deallocate memory and return */
  pbuf_free(p);
 8011f7e:	6878      	ldr	r0, [r7, #4]
 8011f80:	f001 fd58 	bl	8013a34 <pbuf_free>
  return;
 8011f84:	bf00      	nop
}
 8011f86:	3744      	adds	r7, #68	@ 0x44
 8011f88:	46bd      	mov	sp, r7
 8011f8a:	bd90      	pop	{r4, r7, pc}
 8011f8c:	200646a4 	.word	0x200646a4
 8011f90:	20064b14 	.word	0x20064b14

08011f94 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b08a      	sub	sp, #40	@ 0x28
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	60f8      	str	r0, [r7, #12]
 8011f9c:	60b9      	str	r1, [r7, #8]
 8011f9e:	607a      	str	r2, [r7, #4]
 8011fa0:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011fac:	e056      	b.n	801205c <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011fae:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011fb2:	4990      	ldr	r1, [pc, #576]	@ (80121f4 <dns_enqueue+0x260>)
 8011fb4:	4613      	mov	r3, r2
 8011fb6:	011b      	lsls	r3, r3, #4
 8011fb8:	4413      	add	r3, r2
 8011fba:	011b      	lsls	r3, r3, #4
 8011fbc:	440b      	add	r3, r1
 8011fbe:	330a      	adds	r3, #10
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	2b02      	cmp	r3, #2
 8011fc4:	d145      	bne.n	8012052 <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8011fc6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011fca:	4613      	mov	r3, r2
 8011fcc:	011b      	lsls	r3, r3, #4
 8011fce:	4413      	add	r3, r2
 8011fd0:	011b      	lsls	r3, r3, #4
 8011fd2:	3310      	adds	r3, #16
 8011fd4:	4a87      	ldr	r2, [pc, #540]	@ (80121f4 <dns_enqueue+0x260>)
 8011fd6:	4413      	add	r3, r2
 8011fd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011fdc:	4619      	mov	r1, r3
 8011fde:	68f8      	ldr	r0, [r7, #12]
 8011fe0:	f7ff f97d 	bl	80112de <lwip_strnicmp>
 8011fe4:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d133      	bne.n	8012052 <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8011fea:	2300      	movs	r3, #0
 8011fec:	76fb      	strb	r3, [r7, #27]
 8011fee:	e02d      	b.n	801204c <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 8011ff0:	7efa      	ldrb	r2, [r7, #27]
 8011ff2:	4981      	ldr	r1, [pc, #516]	@ (80121f8 <dns_enqueue+0x264>)
 8011ff4:	4613      	mov	r3, r2
 8011ff6:	005b      	lsls	r3, r3, #1
 8011ff8:	4413      	add	r3, r2
 8011ffa:	009b      	lsls	r3, r3, #2
 8011ffc:	440b      	add	r3, r1
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	2b00      	cmp	r3, #0
 8012002:	d120      	bne.n	8012046 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 8012004:	7efa      	ldrb	r2, [r7, #27]
 8012006:	497c      	ldr	r1, [pc, #496]	@ (80121f8 <dns_enqueue+0x264>)
 8012008:	4613      	mov	r3, r2
 801200a:	005b      	lsls	r3, r3, #1
 801200c:	4413      	add	r3, r2
 801200e:	009b      	lsls	r3, r3, #2
 8012010:	440b      	add	r3, r1
 8012012:	687a      	ldr	r2, [r7, #4]
 8012014:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 8012016:	7efa      	ldrb	r2, [r7, #27]
 8012018:	4977      	ldr	r1, [pc, #476]	@ (80121f8 <dns_enqueue+0x264>)
 801201a:	4613      	mov	r3, r2
 801201c:	005b      	lsls	r3, r3, #1
 801201e:	4413      	add	r3, r2
 8012020:	009b      	lsls	r3, r3, #2
 8012022:	440b      	add	r3, r1
 8012024:	3304      	adds	r3, #4
 8012026:	683a      	ldr	r2, [r7, #0]
 8012028:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 801202a:	7efa      	ldrb	r2, [r7, #27]
 801202c:	4972      	ldr	r1, [pc, #456]	@ (80121f8 <dns_enqueue+0x264>)
 801202e:	4613      	mov	r3, r2
 8012030:	005b      	lsls	r3, r3, #1
 8012032:	4413      	add	r3, r2
 8012034:	009b      	lsls	r3, r3, #2
 8012036:	440b      	add	r3, r1
 8012038:	3308      	adds	r3, #8
 801203a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801203e:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 8012040:	f06f 0304 	mvn.w	r3, #4
 8012044:	e0d1      	b.n	80121ea <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8012046:	7efb      	ldrb	r3, [r7, #27]
 8012048:	3301      	adds	r3, #1
 801204a:	76fb      	strb	r3, [r7, #27]
 801204c:	7efb      	ldrb	r3, [r7, #27]
 801204e:	2b03      	cmp	r3, #3
 8012050:	d9ce      	bls.n	8011ff0 <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8012052:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012056:	3301      	adds	r3, #1
 8012058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801205c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012060:	2b03      	cmp	r3, #3
 8012062:	d9a4      	bls.n	8011fae <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 8012064:	2300      	movs	r3, #0
 8012066:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  lseqi = DNS_TABLE_SIZE;
 801206a:	2304      	movs	r3, #4
 801206c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8012070:	2300      	movs	r3, #0
 8012072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012076:	e027      	b.n	80120c8 <dns_enqueue+0x134>
    entry = &dns_table[i];
 8012078:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801207c:	4613      	mov	r3, r2
 801207e:	011b      	lsls	r3, r3, #4
 8012080:	4413      	add	r3, r2
 8012082:	011b      	lsls	r3, r3, #4
 8012084:	4a5b      	ldr	r2, [pc, #364]	@ (80121f4 <dns_enqueue+0x260>)
 8012086:	4413      	add	r3, r2
 8012088:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 801208a:	6a3b      	ldr	r3, [r7, #32]
 801208c:	7a9b      	ldrb	r3, [r3, #10]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d01f      	beq.n	80120d2 <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 8012092:	6a3b      	ldr	r3, [r7, #32]
 8012094:	7a9b      	ldrb	r3, [r3, #10]
 8012096:	2b03      	cmp	r3, #3
 8012098:	d111      	bne.n	80120be <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801209a:	4b58      	ldr	r3, [pc, #352]	@ (80121fc <dns_enqueue+0x268>)
 801209c:	781a      	ldrb	r2, [r3, #0]
 801209e:	6a3b      	ldr	r3, [r7, #32]
 80120a0:	7b9b      	ldrb	r3, [r3, #14]
 80120a2:	1ad3      	subs	r3, r2, r3
 80120a4:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 80120a6:	7eba      	ldrb	r2, [r7, #26]
 80120a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80120ac:	429a      	cmp	r2, r3
 80120ae:	d906      	bls.n	80120be <dns_enqueue+0x12a>
        lseq = age;
 80120b0:	7ebb      	ldrb	r3, [r7, #26]
 80120b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        lseqi = i;
 80120b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80120be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120c2:	3301      	adds	r3, #1
 80120c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80120c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120cc:	2b03      	cmp	r3, #3
 80120ce:	d9d3      	bls.n	8012078 <dns_enqueue+0xe4>
 80120d0:	e000      	b.n	80120d4 <dns_enqueue+0x140>
      break;
 80120d2:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 80120d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120d8:	2b04      	cmp	r3, #4
 80120da:	d11f      	bne.n	801211c <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 80120dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80120e0:	2b03      	cmp	r3, #3
 80120e2:	d80b      	bhi.n	80120fc <dns_enqueue+0x168>
 80120e4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80120e8:	4942      	ldr	r1, [pc, #264]	@ (80121f4 <dns_enqueue+0x260>)
 80120ea:	4613      	mov	r3, r2
 80120ec:	011b      	lsls	r3, r3, #4
 80120ee:	4413      	add	r3, r2
 80120f0:	011b      	lsls	r3, r3, #4
 80120f2:	440b      	add	r3, r1
 80120f4:	330a      	adds	r3, #10
 80120f6:	781b      	ldrb	r3, [r3, #0]
 80120f8:	2b03      	cmp	r3, #3
 80120fa:	d002      	beq.n	8012102 <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 80120fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012100:	e073      	b.n	80121ea <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 8012102:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      entry = &dns_table[i];
 801210a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801210e:	4613      	mov	r3, r2
 8012110:	011b      	lsls	r3, r3, #4
 8012112:	4413      	add	r3, r2
 8012114:	011b      	lsls	r3, r3, #4
 8012116:	4a37      	ldr	r2, [pc, #220]	@ (80121f4 <dns_enqueue+0x260>)
 8012118:	4413      	add	r3, r2
 801211a:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 801211c:	2300      	movs	r3, #0
 801211e:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8012120:	2300      	movs	r3, #0
 8012122:	76fb      	strb	r3, [r7, #27]
 8012124:	e015      	b.n	8012152 <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 8012126:	7efa      	ldrb	r2, [r7, #27]
 8012128:	4933      	ldr	r1, [pc, #204]	@ (80121f8 <dns_enqueue+0x264>)
 801212a:	4613      	mov	r3, r2
 801212c:	005b      	lsls	r3, r3, #1
 801212e:	4413      	add	r3, r2
 8012130:	009b      	lsls	r3, r3, #2
 8012132:	440b      	add	r3, r1
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d108      	bne.n	801214c <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 801213a:	7efa      	ldrb	r2, [r7, #27]
 801213c:	4613      	mov	r3, r2
 801213e:	005b      	lsls	r3, r3, #1
 8012140:	4413      	add	r3, r2
 8012142:	009b      	lsls	r3, r3, #2
 8012144:	4a2c      	ldr	r2, [pc, #176]	@ (80121f8 <dns_enqueue+0x264>)
 8012146:	4413      	add	r3, r2
 8012148:	61fb      	str	r3, [r7, #28]
      break;
 801214a:	e005      	b.n	8012158 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801214c:	7efb      	ldrb	r3, [r7, #27]
 801214e:	3301      	adds	r3, #1
 8012150:	76fb      	strb	r3, [r7, #27]
 8012152:	7efb      	ldrb	r3, [r7, #27]
 8012154:	2b03      	cmp	r3, #3
 8012156:	d9e6      	bls.n	8012126 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 8012158:	69fb      	ldr	r3, [r7, #28]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d102      	bne.n	8012164 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 801215e:	f04f 33ff 	mov.w	r3, #4294967295
 8012162:	e042      	b.n	80121ea <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 8012164:	69fb      	ldr	r3, [r7, #28]
 8012166:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801216a:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 801216c:	6a3b      	ldr	r3, [r7, #32]
 801216e:	2201      	movs	r2, #1
 8012170:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 8012172:	4b22      	ldr	r3, [pc, #136]	@ (80121fc <dns_enqueue+0x268>)
 8012174:	781a      	ldrb	r2, [r3, #0]
 8012176:	6a3b      	ldr	r3, [r7, #32]
 8012178:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 801217a:	69fb      	ldr	r3, [r7, #28]
 801217c:	687a      	ldr	r2, [r7, #4]
 801217e:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 8012180:	69fb      	ldr	r3, [r7, #28]
 8012182:	683a      	ldr	r2, [r7, #0]
 8012184:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 8012186:	68bb      	ldr	r3, [r7, #8]
 8012188:	2bff      	cmp	r3, #255	@ 0xff
 801218a:	bf28      	it	cs
 801218c:	23ff      	movcs	r3, #255	@ 0xff
 801218e:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 8012190:	6a3b      	ldr	r3, [r7, #32]
 8012192:	3310      	adds	r3, #16
 8012194:	697a      	ldr	r2, [r7, #20]
 8012196:	68f9      	ldr	r1, [r7, #12]
 8012198:	4618      	mov	r0, r3
 801219a:	f00d fc00 	bl	801f99e <memcpy>
  entry->name[namelen] = 0;
 801219e:	6a3a      	ldr	r2, [r7, #32]
 80121a0:	697b      	ldr	r3, [r7, #20]
 80121a2:	4413      	add	r3, r2
 80121a4:	3310      	adds	r3, #16
 80121a6:	2200      	movs	r2, #0
 80121a8:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 80121aa:	f7ff fb4f 	bl	801184c <dns_alloc_pcb>
 80121ae:	4603      	mov	r3, r0
 80121b0:	461a      	mov	r2, r3
 80121b2:	6a3b      	ldr	r3, [r7, #32]
 80121b4:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 80121b6:	6a3b      	ldr	r3, [r7, #32]
 80121b8:	7bdb      	ldrb	r3, [r3, #15]
 80121ba:	2b03      	cmp	r3, #3
 80121bc:	d908      	bls.n	80121d0 <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 80121be:	6a3b      	ldr	r3, [r7, #32]
 80121c0:	2200      	movs	r2, #0
 80121c2:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 80121c4:	69fb      	ldr	r3, [r7, #28]
 80121c6:	2200      	movs	r2, #0
 80121c8:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 80121ca:	f04f 33ff 	mov.w	r3, #4294967295
 80121ce:	e00c      	b.n	80121ea <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 80121d0:	4b0a      	ldr	r3, [pc, #40]	@ (80121fc <dns_enqueue+0x268>)
 80121d2:	781b      	ldrb	r3, [r3, #0]
 80121d4:	3301      	adds	r3, #1
 80121d6:	b2da      	uxtb	r2, r3
 80121d8:	4b08      	ldr	r3, [pc, #32]	@ (80121fc <dns_enqueue+0x268>)
 80121da:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 80121dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80121e0:	4618      	mov	r0, r3
 80121e2:	f7ff fc95 	bl	8011b10 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 80121e6:	f06f 0304 	mvn.w	r3, #4
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3728      	adds	r7, #40	@ 0x28
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	200646a4 	.word	0x200646a4
 80121f8:	20064ae4 	.word	0x20064ae4
 80121fc:	200646a1 	.word	0x200646a1

08012200 <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b086      	sub	sp, #24
 8012204:	af02      	add	r7, sp, #8
 8012206:	60f8      	str	r0, [r7, #12]
 8012208:	60b9      	str	r1, [r7, #8]
 801220a:	607a      	str	r2, [r7, #4]
 801220c:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 801220e:	2300      	movs	r3, #0
 8012210:	9300      	str	r3, [sp, #0]
 8012212:	683b      	ldr	r3, [r7, #0]
 8012214:	687a      	ldr	r2, [r7, #4]
 8012216:	68b9      	ldr	r1, [r7, #8]
 8012218:	68f8      	ldr	r0, [r7, #12]
 801221a:	f000 f805 	bl	8012228 <dns_gethostbyname_addrtype>
 801221e:	4603      	mov	r3, r0
}
 8012220:	4618      	mov	r0, r3
 8012222:	3710      	adds	r7, #16
 8012224:	46bd      	mov	sp, r7
 8012226:	bd80      	pop	{r7, pc}

08012228 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b086      	sub	sp, #24
 801222c:	af00      	add	r7, sp, #0
 801222e:	60f8      	str	r0, [r7, #12]
 8012230:	60b9      	str	r1, [r7, #8]
 8012232:	607a      	str	r2, [r7, #4]
 8012234:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8012236:	68bb      	ldr	r3, [r7, #8]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d006      	beq.n	801224a <dns_gethostbyname_addrtype+0x22>
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d003      	beq.n	801224a <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	781b      	ldrb	r3, [r3, #0]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d102      	bne.n	8012250 <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 801224a:	f06f 030f 	mvn.w	r3, #15
 801224e:	e029      	b.n	80122a4 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8012250:	68f8      	ldr	r0, [r7, #12]
 8012252:	f7ee f855 	bl	8000300 <strlen>
 8012256:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8012258:	697b      	ldr	r3, [r7, #20]
 801225a:	2bff      	cmp	r3, #255	@ 0xff
 801225c:	d902      	bls.n	8012264 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 801225e:	f06f 030f 	mvn.w	r3, #15
 8012262:	e01f      	b.n	80122a4 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8012264:	68b9      	ldr	r1, [r7, #8]
 8012266:	68f8      	ldr	r0, [r7, #12]
 8012268:	f00a fd22 	bl	801ccb0 <ip4addr_aton>
 801226c:	4603      	mov	r3, r0
 801226e:	2b00      	cmp	r3, #0
 8012270:	d001      	beq.n	8012276 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 8012272:	2300      	movs	r3, #0
 8012274:	e016      	b.n	80122a4 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 8012276:	68b9      	ldr	r1, [r7, #8]
 8012278:	68f8      	ldr	r0, [r7, #12]
 801227a:	f7ff f89d 	bl	80113b8 <dns_lookup>
 801227e:	4603      	mov	r3, r0
 8012280:	2b00      	cmp	r3, #0
 8012282:	d101      	bne.n	8012288 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 8012284:	2300      	movs	r3, #0
 8012286:	e00d      	b.n	80122a4 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 8012288:	4b08      	ldr	r3, [pc, #32]	@ (80122ac <dns_gethostbyname_addrtype+0x84>)
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d102      	bne.n	8012296 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 8012290:	f06f 0305 	mvn.w	r3, #5
 8012294:	e006      	b.n	80122a4 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 8012296:	683b      	ldr	r3, [r7, #0]
 8012298:	687a      	ldr	r2, [r7, #4]
 801229a:	6979      	ldr	r1, [r7, #20]
 801229c:	68f8      	ldr	r0, [r7, #12]
 801229e:	f7ff fe79 	bl	8011f94 <dns_enqueue>
 80122a2:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 80122a4:	4618      	mov	r0, r3
 80122a6:	3718      	adds	r7, #24
 80122a8:	46bd      	mov	sp, r7
 80122aa:	bd80      	pop	{r7, pc}
 80122ac:	20064b14 	.word	0x20064b14

080122b0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80122b0:	b580      	push	{r7, lr}
 80122b2:	b082      	sub	sp, #8
 80122b4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80122b6:	2300      	movs	r3, #0
 80122b8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80122ba:	f00b ff1f 	bl	801e0fc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80122be:	f000 f8d7 	bl	8012470 <mem_init>
  memp_init();
 80122c2:	f000 fc2f 	bl	8012b24 <memp_init>
  pbuf_init();
  netif_init();
 80122c6:	f000 fd3b 	bl	8012d40 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80122ca:	f008 faed 	bl	801a8a8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80122ce:	f001 ffd7 	bl	8014280 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 80122d2:	f7ff f83f 	bl	8011354 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80122d6:	f008 fa2d 	bl	801a734 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80122da:	bf00      	nop
 80122dc:	3708      	adds	r7, #8
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}
	...

080122e4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80122e4:	b480      	push	{r7}
 80122e6:	b083      	sub	sp, #12
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	4603      	mov	r3, r0
 80122ec:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80122ee:	4b05      	ldr	r3, [pc, #20]	@ (8012304 <ptr_to_mem+0x20>)
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	88fb      	ldrh	r3, [r7, #6]
 80122f4:	4413      	add	r3, r2
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	370c      	adds	r7, #12
 80122fa:	46bd      	mov	sp, r7
 80122fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012300:	4770      	bx	lr
 8012302:	bf00      	nop
 8012304:	20064b34 	.word	0x20064b34

08012308 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8012308:	b480      	push	{r7}
 801230a:	b083      	sub	sp, #12
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8012310:	4b05      	ldr	r3, [pc, #20]	@ (8012328 <mem_to_ptr+0x20>)
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	687a      	ldr	r2, [r7, #4]
 8012316:	1ad3      	subs	r3, r2, r3
 8012318:	b29b      	uxth	r3, r3
}
 801231a:	4618      	mov	r0, r3
 801231c:	370c      	adds	r7, #12
 801231e:	46bd      	mov	sp, r7
 8012320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012324:	4770      	bx	lr
 8012326:	bf00      	nop
 8012328:	20064b34 	.word	0x20064b34

0801232c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801232c:	b590      	push	{r4, r7, lr}
 801232e:	b085      	sub	sp, #20
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8012334:	4b45      	ldr	r3, [pc, #276]	@ (801244c <plug_holes+0x120>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	687a      	ldr	r2, [r7, #4]
 801233a:	429a      	cmp	r2, r3
 801233c:	d206      	bcs.n	801234c <plug_holes+0x20>
 801233e:	4b44      	ldr	r3, [pc, #272]	@ (8012450 <plug_holes+0x124>)
 8012340:	f240 12df 	movw	r2, #479	@ 0x1df
 8012344:	4943      	ldr	r1, [pc, #268]	@ (8012454 <plug_holes+0x128>)
 8012346:	4844      	ldr	r0, [pc, #272]	@ (8012458 <plug_holes+0x12c>)
 8012348:	f00c ff18 	bl	801f17c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801234c:	4b43      	ldr	r3, [pc, #268]	@ (801245c <plug_holes+0x130>)
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	687a      	ldr	r2, [r7, #4]
 8012352:	429a      	cmp	r2, r3
 8012354:	d306      	bcc.n	8012364 <plug_holes+0x38>
 8012356:	4b3e      	ldr	r3, [pc, #248]	@ (8012450 <plug_holes+0x124>)
 8012358:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801235c:	4940      	ldr	r1, [pc, #256]	@ (8012460 <plug_holes+0x134>)
 801235e:	483e      	ldr	r0, [pc, #248]	@ (8012458 <plug_holes+0x12c>)
 8012360:	f00c ff0c 	bl	801f17c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	791b      	ldrb	r3, [r3, #4]
 8012368:	2b00      	cmp	r3, #0
 801236a:	d006      	beq.n	801237a <plug_holes+0x4e>
 801236c:	4b38      	ldr	r3, [pc, #224]	@ (8012450 <plug_holes+0x124>)
 801236e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8012372:	493c      	ldr	r1, [pc, #240]	@ (8012464 <plug_holes+0x138>)
 8012374:	4838      	ldr	r0, [pc, #224]	@ (8012458 <plug_holes+0x12c>)
 8012376:	f00c ff01 	bl	801f17c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	881b      	ldrh	r3, [r3, #0]
 801237e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012382:	d906      	bls.n	8012392 <plug_holes+0x66>
 8012384:	4b32      	ldr	r3, [pc, #200]	@ (8012450 <plug_holes+0x124>)
 8012386:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801238a:	4937      	ldr	r1, [pc, #220]	@ (8012468 <plug_holes+0x13c>)
 801238c:	4832      	ldr	r0, [pc, #200]	@ (8012458 <plug_holes+0x12c>)
 801238e:	f00c fef5 	bl	801f17c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	881b      	ldrh	r3, [r3, #0]
 8012396:	4618      	mov	r0, r3
 8012398:	f7ff ffa4 	bl	80122e4 <ptr_to_mem>
 801239c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d024      	beq.n	80123f0 <plug_holes+0xc4>
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	791b      	ldrb	r3, [r3, #4]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d120      	bne.n	80123f0 <plug_holes+0xc4>
 80123ae:	4b2b      	ldr	r3, [pc, #172]	@ (801245c <plug_holes+0x130>)
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	68fa      	ldr	r2, [r7, #12]
 80123b4:	429a      	cmp	r2, r3
 80123b6:	d01b      	beq.n	80123f0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80123b8:	4b2c      	ldr	r3, [pc, #176]	@ (801246c <plug_holes+0x140>)
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	68fa      	ldr	r2, [r7, #12]
 80123be:	429a      	cmp	r2, r3
 80123c0:	d102      	bne.n	80123c8 <plug_holes+0x9c>
      lfree = mem;
 80123c2:	4a2a      	ldr	r2, [pc, #168]	@ (801246c <plug_holes+0x140>)
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	881a      	ldrh	r2, [r3, #0]
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	881b      	ldrh	r3, [r3, #0]
 80123d4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80123d8:	d00a      	beq.n	80123f0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	881b      	ldrh	r3, [r3, #0]
 80123de:	4618      	mov	r0, r3
 80123e0:	f7ff ff80 	bl	80122e4 <ptr_to_mem>
 80123e4:	4604      	mov	r4, r0
 80123e6:	6878      	ldr	r0, [r7, #4]
 80123e8:	f7ff ff8e 	bl	8012308 <mem_to_ptr>
 80123ec:	4603      	mov	r3, r0
 80123ee:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	885b      	ldrh	r3, [r3, #2]
 80123f4:	4618      	mov	r0, r3
 80123f6:	f7ff ff75 	bl	80122e4 <ptr_to_mem>
 80123fa:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80123fc:	68ba      	ldr	r2, [r7, #8]
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	429a      	cmp	r2, r3
 8012402:	d01f      	beq.n	8012444 <plug_holes+0x118>
 8012404:	68bb      	ldr	r3, [r7, #8]
 8012406:	791b      	ldrb	r3, [r3, #4]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d11b      	bne.n	8012444 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 801240c:	4b17      	ldr	r3, [pc, #92]	@ (801246c <plug_holes+0x140>)
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	687a      	ldr	r2, [r7, #4]
 8012412:	429a      	cmp	r2, r3
 8012414:	d102      	bne.n	801241c <plug_holes+0xf0>
      lfree = pmem;
 8012416:	4a15      	ldr	r2, [pc, #84]	@ (801246c <plug_holes+0x140>)
 8012418:	68bb      	ldr	r3, [r7, #8]
 801241a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	881a      	ldrh	r2, [r3, #0]
 8012420:	68bb      	ldr	r3, [r7, #8]
 8012422:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	881b      	ldrh	r3, [r3, #0]
 8012428:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801242c:	d00a      	beq.n	8012444 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	881b      	ldrh	r3, [r3, #0]
 8012432:	4618      	mov	r0, r3
 8012434:	f7ff ff56 	bl	80122e4 <ptr_to_mem>
 8012438:	4604      	mov	r4, r0
 801243a:	68b8      	ldr	r0, [r7, #8]
 801243c:	f7ff ff64 	bl	8012308 <mem_to_ptr>
 8012440:	4603      	mov	r3, r0
 8012442:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8012444:	bf00      	nop
 8012446:	3714      	adds	r7, #20
 8012448:	46bd      	mov	sp, r7
 801244a:	bd90      	pop	{r4, r7, pc}
 801244c:	20064b34 	.word	0x20064b34
 8012450:	08024b3c 	.word	0x08024b3c
 8012454:	08024b6c 	.word	0x08024b6c
 8012458:	08024b84 	.word	0x08024b84
 801245c:	20064b38 	.word	0x20064b38
 8012460:	08024bac 	.word	0x08024bac
 8012464:	08024bc8 	.word	0x08024bc8
 8012468:	08024be4 	.word	0x08024be4
 801246c:	20064b40 	.word	0x20064b40

08012470 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8012470:	b580      	push	{r7, lr}
 8012472:	b082      	sub	sp, #8
 8012474:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8012476:	4b1d      	ldr	r3, [pc, #116]	@ (80124ec <mem_init+0x7c>)
 8012478:	4a1d      	ldr	r2, [pc, #116]	@ (80124f0 <mem_init+0x80>)
 801247a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801247c:	4b1b      	ldr	r3, [pc, #108]	@ (80124ec <mem_init+0x7c>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8012488:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2200      	movs	r2, #0
 801248e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2200      	movs	r2, #0
 8012494:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8012496:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 801249a:	f7ff ff23 	bl	80122e4 <ptr_to_mem>
 801249e:	4603      	mov	r3, r0
 80124a0:	4a14      	ldr	r2, [pc, #80]	@ (80124f4 <mem_init+0x84>)
 80124a2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80124a4:	4b13      	ldr	r3, [pc, #76]	@ (80124f4 <mem_init+0x84>)
 80124a6:	681b      	ldr	r3, [r3, #0]
 80124a8:	2201      	movs	r2, #1
 80124aa:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80124ac:	4b11      	ldr	r3, [pc, #68]	@ (80124f4 <mem_init+0x84>)
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80124b4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80124b6:	4b0f      	ldr	r3, [pc, #60]	@ (80124f4 <mem_init+0x84>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80124be:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80124c0:	4b0a      	ldr	r3, [pc, #40]	@ (80124ec <mem_init+0x7c>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	4a0c      	ldr	r2, [pc, #48]	@ (80124f8 <mem_init+0x88>)
 80124c6:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80124c8:	480c      	ldr	r0, [pc, #48]	@ (80124fc <mem_init+0x8c>)
 80124ca:	f00b fe25 	bl	801e118 <sys_mutex_new>
 80124ce:	4603      	mov	r3, r0
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d006      	beq.n	80124e2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80124d4:	4b0a      	ldr	r3, [pc, #40]	@ (8012500 <mem_init+0x90>)
 80124d6:	f240 221f 	movw	r2, #543	@ 0x21f
 80124da:	490a      	ldr	r1, [pc, #40]	@ (8012504 <mem_init+0x94>)
 80124dc:	480a      	ldr	r0, [pc, #40]	@ (8012508 <mem_init+0x98>)
 80124de:	f00c fe4d 	bl	801f17c <iprintf>
  }
}
 80124e2:	bf00      	nop
 80124e4:	3708      	adds	r7, #8
 80124e6:	46bd      	mov	sp, r7
 80124e8:	bd80      	pop	{r7, pc}
 80124ea:	bf00      	nop
 80124ec:	20064b34 	.word	0x20064b34
 80124f0:	20048000 	.word	0x20048000
 80124f4:	20064b38 	.word	0x20064b38
 80124f8:	20064b40 	.word	0x20064b40
 80124fc:	20064b3c 	.word	0x20064b3c
 8012500:	08024b3c 	.word	0x08024b3c
 8012504:	08024c10 	.word	0x08024c10
 8012508:	08024b84 	.word	0x08024b84

0801250c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b086      	sub	sp, #24
 8012510:	af00      	add	r7, sp, #0
 8012512:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f7ff fef7 	bl	8012308 <mem_to_ptr>
 801251a:	4603      	mov	r3, r0
 801251c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	881b      	ldrh	r3, [r3, #0]
 8012522:	4618      	mov	r0, r3
 8012524:	f7ff fede 	bl	80122e4 <ptr_to_mem>
 8012528:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	885b      	ldrh	r3, [r3, #2]
 801252e:	4618      	mov	r0, r3
 8012530:	f7ff fed8 	bl	80122e4 <ptr_to_mem>
 8012534:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	881b      	ldrh	r3, [r3, #0]
 801253a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801253e:	d818      	bhi.n	8012572 <mem_link_valid+0x66>
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	885b      	ldrh	r3, [r3, #2]
 8012544:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012548:	d813      	bhi.n	8012572 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801254e:	8afa      	ldrh	r2, [r7, #22]
 8012550:	429a      	cmp	r2, r3
 8012552:	d004      	beq.n	801255e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	881b      	ldrh	r3, [r3, #0]
 8012558:	8afa      	ldrh	r2, [r7, #22]
 801255a:	429a      	cmp	r2, r3
 801255c:	d109      	bne.n	8012572 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801255e:	4b08      	ldr	r3, [pc, #32]	@ (8012580 <mem_link_valid+0x74>)
 8012560:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012562:	693a      	ldr	r2, [r7, #16]
 8012564:	429a      	cmp	r2, r3
 8012566:	d006      	beq.n	8012576 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	885b      	ldrh	r3, [r3, #2]
 801256c:	8afa      	ldrh	r2, [r7, #22]
 801256e:	429a      	cmp	r2, r3
 8012570:	d001      	beq.n	8012576 <mem_link_valid+0x6a>
    return 0;
 8012572:	2300      	movs	r3, #0
 8012574:	e000      	b.n	8012578 <mem_link_valid+0x6c>
  }
  return 1;
 8012576:	2301      	movs	r3, #1
}
 8012578:	4618      	mov	r0, r3
 801257a:	3718      	adds	r7, #24
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}
 8012580:	20064b38 	.word	0x20064b38

08012584 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8012584:	b580      	push	{r7, lr}
 8012586:	b088      	sub	sp, #32
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d070      	beq.n	8012674 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	f003 0303 	and.w	r3, r3, #3
 8012598:	2b00      	cmp	r3, #0
 801259a:	d00d      	beq.n	80125b8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801259c:	4b37      	ldr	r3, [pc, #220]	@ (801267c <mem_free+0xf8>)
 801259e:	f240 2273 	movw	r2, #627	@ 0x273
 80125a2:	4937      	ldr	r1, [pc, #220]	@ (8012680 <mem_free+0xfc>)
 80125a4:	4837      	ldr	r0, [pc, #220]	@ (8012684 <mem_free+0x100>)
 80125a6:	f00c fde9 	bl	801f17c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80125aa:	f00b fe13 	bl	801e1d4 <sys_arch_protect>
 80125ae:	60f8      	str	r0, [r7, #12]
 80125b0:	68f8      	ldr	r0, [r7, #12]
 80125b2:	f00b fe1d 	bl	801e1f0 <sys_arch_unprotect>
    return;
 80125b6:	e05e      	b.n	8012676 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	3b08      	subs	r3, #8
 80125bc:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80125be:	4b32      	ldr	r3, [pc, #200]	@ (8012688 <mem_free+0x104>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	69fa      	ldr	r2, [r7, #28]
 80125c4:	429a      	cmp	r2, r3
 80125c6:	d306      	bcc.n	80125d6 <mem_free+0x52>
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	f103 020c 	add.w	r2, r3, #12
 80125ce:	4b2f      	ldr	r3, [pc, #188]	@ (801268c <mem_free+0x108>)
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	429a      	cmp	r2, r3
 80125d4:	d90d      	bls.n	80125f2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80125d6:	4b29      	ldr	r3, [pc, #164]	@ (801267c <mem_free+0xf8>)
 80125d8:	f240 227f 	movw	r2, #639	@ 0x27f
 80125dc:	492c      	ldr	r1, [pc, #176]	@ (8012690 <mem_free+0x10c>)
 80125de:	4829      	ldr	r0, [pc, #164]	@ (8012684 <mem_free+0x100>)
 80125e0:	f00c fdcc 	bl	801f17c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80125e4:	f00b fdf6 	bl	801e1d4 <sys_arch_protect>
 80125e8:	6138      	str	r0, [r7, #16]
 80125ea:	6938      	ldr	r0, [r7, #16]
 80125ec:	f00b fe00 	bl	801e1f0 <sys_arch_unprotect>
    return;
 80125f0:	e041      	b.n	8012676 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80125f2:	4828      	ldr	r0, [pc, #160]	@ (8012694 <mem_free+0x110>)
 80125f4:	f00b fdac 	bl	801e150 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80125f8:	69fb      	ldr	r3, [r7, #28]
 80125fa:	791b      	ldrb	r3, [r3, #4]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d110      	bne.n	8012622 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8012600:	4b1e      	ldr	r3, [pc, #120]	@ (801267c <mem_free+0xf8>)
 8012602:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8012606:	4924      	ldr	r1, [pc, #144]	@ (8012698 <mem_free+0x114>)
 8012608:	481e      	ldr	r0, [pc, #120]	@ (8012684 <mem_free+0x100>)
 801260a:	f00c fdb7 	bl	801f17c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801260e:	4821      	ldr	r0, [pc, #132]	@ (8012694 <mem_free+0x110>)
 8012610:	f00b fdad 	bl	801e16e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012614:	f00b fdde 	bl	801e1d4 <sys_arch_protect>
 8012618:	6178      	str	r0, [r7, #20]
 801261a:	6978      	ldr	r0, [r7, #20]
 801261c:	f00b fde8 	bl	801e1f0 <sys_arch_unprotect>
    return;
 8012620:	e029      	b.n	8012676 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8012622:	69f8      	ldr	r0, [r7, #28]
 8012624:	f7ff ff72 	bl	801250c <mem_link_valid>
 8012628:	4603      	mov	r3, r0
 801262a:	2b00      	cmp	r3, #0
 801262c:	d110      	bne.n	8012650 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801262e:	4b13      	ldr	r3, [pc, #76]	@ (801267c <mem_free+0xf8>)
 8012630:	f240 2295 	movw	r2, #661	@ 0x295
 8012634:	4919      	ldr	r1, [pc, #100]	@ (801269c <mem_free+0x118>)
 8012636:	4813      	ldr	r0, [pc, #76]	@ (8012684 <mem_free+0x100>)
 8012638:	f00c fda0 	bl	801f17c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801263c:	4815      	ldr	r0, [pc, #84]	@ (8012694 <mem_free+0x110>)
 801263e:	f00b fd96 	bl	801e16e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012642:	f00b fdc7 	bl	801e1d4 <sys_arch_protect>
 8012646:	61b8      	str	r0, [r7, #24]
 8012648:	69b8      	ldr	r0, [r7, #24]
 801264a:	f00b fdd1 	bl	801e1f0 <sys_arch_unprotect>
    return;
 801264e:	e012      	b.n	8012676 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012650:	69fb      	ldr	r3, [r7, #28]
 8012652:	2200      	movs	r2, #0
 8012654:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8012656:	4b12      	ldr	r3, [pc, #72]	@ (80126a0 <mem_free+0x11c>)
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	69fa      	ldr	r2, [r7, #28]
 801265c:	429a      	cmp	r2, r3
 801265e:	d202      	bcs.n	8012666 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012660:	4a0f      	ldr	r2, [pc, #60]	@ (80126a0 <mem_free+0x11c>)
 8012662:	69fb      	ldr	r3, [r7, #28]
 8012664:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8012666:	69f8      	ldr	r0, [r7, #28]
 8012668:	f7ff fe60 	bl	801232c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801266c:	4809      	ldr	r0, [pc, #36]	@ (8012694 <mem_free+0x110>)
 801266e:	f00b fd7e 	bl	801e16e <sys_mutex_unlock>
 8012672:	e000      	b.n	8012676 <mem_free+0xf2>
    return;
 8012674:	bf00      	nop
}
 8012676:	3720      	adds	r7, #32
 8012678:	46bd      	mov	sp, r7
 801267a:	bd80      	pop	{r7, pc}
 801267c:	08024b3c 	.word	0x08024b3c
 8012680:	08024c2c 	.word	0x08024c2c
 8012684:	08024b84 	.word	0x08024b84
 8012688:	20064b34 	.word	0x20064b34
 801268c:	20064b38 	.word	0x20064b38
 8012690:	08024c50 	.word	0x08024c50
 8012694:	20064b3c 	.word	0x20064b3c
 8012698:	08024c6c 	.word	0x08024c6c
 801269c:	08024c94 	.word	0x08024c94
 80126a0:	20064b40 	.word	0x20064b40

080126a4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b088      	sub	sp, #32
 80126a8:	af00      	add	r7, sp, #0
 80126aa:	6078      	str	r0, [r7, #4]
 80126ac:	460b      	mov	r3, r1
 80126ae:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80126b0:	887b      	ldrh	r3, [r7, #2]
 80126b2:	3303      	adds	r3, #3
 80126b4:	b29b      	uxth	r3, r3
 80126b6:	f023 0303 	bic.w	r3, r3, #3
 80126ba:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80126bc:	8bfb      	ldrh	r3, [r7, #30]
 80126be:	2b0b      	cmp	r3, #11
 80126c0:	d801      	bhi.n	80126c6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80126c2:	230c      	movs	r3, #12
 80126c4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80126c6:	8bfb      	ldrh	r3, [r7, #30]
 80126c8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80126cc:	d803      	bhi.n	80126d6 <mem_trim+0x32>
 80126ce:	8bfa      	ldrh	r2, [r7, #30]
 80126d0:	887b      	ldrh	r3, [r7, #2]
 80126d2:	429a      	cmp	r2, r3
 80126d4:	d201      	bcs.n	80126da <mem_trim+0x36>
    return NULL;
 80126d6:	2300      	movs	r3, #0
 80126d8:	e0d8      	b.n	801288c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80126da:	4b6e      	ldr	r3, [pc, #440]	@ (8012894 <mem_trim+0x1f0>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	687a      	ldr	r2, [r7, #4]
 80126e0:	429a      	cmp	r2, r3
 80126e2:	d304      	bcc.n	80126ee <mem_trim+0x4a>
 80126e4:	4b6c      	ldr	r3, [pc, #432]	@ (8012898 <mem_trim+0x1f4>)
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	687a      	ldr	r2, [r7, #4]
 80126ea:	429a      	cmp	r2, r3
 80126ec:	d306      	bcc.n	80126fc <mem_trim+0x58>
 80126ee:	4b6b      	ldr	r3, [pc, #428]	@ (801289c <mem_trim+0x1f8>)
 80126f0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80126f4:	496a      	ldr	r1, [pc, #424]	@ (80128a0 <mem_trim+0x1fc>)
 80126f6:	486b      	ldr	r0, [pc, #428]	@ (80128a4 <mem_trim+0x200>)
 80126f8:	f00c fd40 	bl	801f17c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80126fc:	4b65      	ldr	r3, [pc, #404]	@ (8012894 <mem_trim+0x1f0>)
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	687a      	ldr	r2, [r7, #4]
 8012702:	429a      	cmp	r2, r3
 8012704:	d304      	bcc.n	8012710 <mem_trim+0x6c>
 8012706:	4b64      	ldr	r3, [pc, #400]	@ (8012898 <mem_trim+0x1f4>)
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	687a      	ldr	r2, [r7, #4]
 801270c:	429a      	cmp	r2, r3
 801270e:	d307      	bcc.n	8012720 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012710:	f00b fd60 	bl	801e1d4 <sys_arch_protect>
 8012714:	60b8      	str	r0, [r7, #8]
 8012716:	68b8      	ldr	r0, [r7, #8]
 8012718:	f00b fd6a 	bl	801e1f0 <sys_arch_unprotect>
    return rmem;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	e0b5      	b.n	801288c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	3b08      	subs	r3, #8
 8012724:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8012726:	69b8      	ldr	r0, [r7, #24]
 8012728:	f7ff fdee 	bl	8012308 <mem_to_ptr>
 801272c:	4603      	mov	r3, r0
 801272e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8012730:	69bb      	ldr	r3, [r7, #24]
 8012732:	881a      	ldrh	r2, [r3, #0]
 8012734:	8afb      	ldrh	r3, [r7, #22]
 8012736:	1ad3      	subs	r3, r2, r3
 8012738:	b29b      	uxth	r3, r3
 801273a:	3b08      	subs	r3, #8
 801273c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801273e:	8bfa      	ldrh	r2, [r7, #30]
 8012740:	8abb      	ldrh	r3, [r7, #20]
 8012742:	429a      	cmp	r2, r3
 8012744:	d906      	bls.n	8012754 <mem_trim+0xb0>
 8012746:	4b55      	ldr	r3, [pc, #340]	@ (801289c <mem_trim+0x1f8>)
 8012748:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 801274c:	4956      	ldr	r1, [pc, #344]	@ (80128a8 <mem_trim+0x204>)
 801274e:	4855      	ldr	r0, [pc, #340]	@ (80128a4 <mem_trim+0x200>)
 8012750:	f00c fd14 	bl	801f17c <iprintf>
  if (newsize > size) {
 8012754:	8bfa      	ldrh	r2, [r7, #30]
 8012756:	8abb      	ldrh	r3, [r7, #20]
 8012758:	429a      	cmp	r2, r3
 801275a:	d901      	bls.n	8012760 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801275c:	2300      	movs	r3, #0
 801275e:	e095      	b.n	801288c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8012760:	8bfa      	ldrh	r2, [r7, #30]
 8012762:	8abb      	ldrh	r3, [r7, #20]
 8012764:	429a      	cmp	r2, r3
 8012766:	d101      	bne.n	801276c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	e08f      	b.n	801288c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801276c:	484f      	ldr	r0, [pc, #316]	@ (80128ac <mem_trim+0x208>)
 801276e:	f00b fcef 	bl	801e150 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8012772:	69bb      	ldr	r3, [r7, #24]
 8012774:	881b      	ldrh	r3, [r3, #0]
 8012776:	4618      	mov	r0, r3
 8012778:	f7ff fdb4 	bl	80122e4 <ptr_to_mem>
 801277c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801277e:	693b      	ldr	r3, [r7, #16]
 8012780:	791b      	ldrb	r3, [r3, #4]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d13f      	bne.n	8012806 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012786:	69bb      	ldr	r3, [r7, #24]
 8012788:	881b      	ldrh	r3, [r3, #0]
 801278a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801278e:	d106      	bne.n	801279e <mem_trim+0xfa>
 8012790:	4b42      	ldr	r3, [pc, #264]	@ (801289c <mem_trim+0x1f8>)
 8012792:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8012796:	4946      	ldr	r1, [pc, #280]	@ (80128b0 <mem_trim+0x20c>)
 8012798:	4842      	ldr	r0, [pc, #264]	@ (80128a4 <mem_trim+0x200>)
 801279a:	f00c fcef 	bl	801f17c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801279e:	693b      	ldr	r3, [r7, #16]
 80127a0:	881b      	ldrh	r3, [r3, #0]
 80127a2:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80127a4:	8afa      	ldrh	r2, [r7, #22]
 80127a6:	8bfb      	ldrh	r3, [r7, #30]
 80127a8:	4413      	add	r3, r2
 80127aa:	b29b      	uxth	r3, r3
 80127ac:	3308      	adds	r3, #8
 80127ae:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80127b0:	4b40      	ldr	r3, [pc, #256]	@ (80128b4 <mem_trim+0x210>)
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	693a      	ldr	r2, [r7, #16]
 80127b6:	429a      	cmp	r2, r3
 80127b8:	d106      	bne.n	80127c8 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 80127ba:	89fb      	ldrh	r3, [r7, #14]
 80127bc:	4618      	mov	r0, r3
 80127be:	f7ff fd91 	bl	80122e4 <ptr_to_mem>
 80127c2:	4603      	mov	r3, r0
 80127c4:	4a3b      	ldr	r2, [pc, #236]	@ (80128b4 <mem_trim+0x210>)
 80127c6:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80127c8:	89fb      	ldrh	r3, [r7, #14]
 80127ca:	4618      	mov	r0, r3
 80127cc:	f7ff fd8a 	bl	80122e4 <ptr_to_mem>
 80127d0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80127d2:	693b      	ldr	r3, [r7, #16]
 80127d4:	2200      	movs	r2, #0
 80127d6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80127d8:	693b      	ldr	r3, [r7, #16]
 80127da:	89ba      	ldrh	r2, [r7, #12]
 80127dc:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80127de:	693b      	ldr	r3, [r7, #16]
 80127e0:	8afa      	ldrh	r2, [r7, #22]
 80127e2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80127e4:	69bb      	ldr	r3, [r7, #24]
 80127e6:	89fa      	ldrh	r2, [r7, #14]
 80127e8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80127ea:	693b      	ldr	r3, [r7, #16]
 80127ec:	881b      	ldrh	r3, [r3, #0]
 80127ee:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80127f2:	d047      	beq.n	8012884 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80127f4:	693b      	ldr	r3, [r7, #16]
 80127f6:	881b      	ldrh	r3, [r3, #0]
 80127f8:	4618      	mov	r0, r3
 80127fa:	f7ff fd73 	bl	80122e4 <ptr_to_mem>
 80127fe:	4602      	mov	r2, r0
 8012800:	89fb      	ldrh	r3, [r7, #14]
 8012802:	8053      	strh	r3, [r2, #2]
 8012804:	e03e      	b.n	8012884 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8012806:	8bfb      	ldrh	r3, [r7, #30]
 8012808:	f103 0214 	add.w	r2, r3, #20
 801280c:	8abb      	ldrh	r3, [r7, #20]
 801280e:	429a      	cmp	r2, r3
 8012810:	d838      	bhi.n	8012884 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012812:	8afa      	ldrh	r2, [r7, #22]
 8012814:	8bfb      	ldrh	r3, [r7, #30]
 8012816:	4413      	add	r3, r2
 8012818:	b29b      	uxth	r3, r3
 801281a:	3308      	adds	r3, #8
 801281c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801281e:	69bb      	ldr	r3, [r7, #24]
 8012820:	881b      	ldrh	r3, [r3, #0]
 8012822:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012826:	d106      	bne.n	8012836 <mem_trim+0x192>
 8012828:	4b1c      	ldr	r3, [pc, #112]	@ (801289c <mem_trim+0x1f8>)
 801282a:	f240 3216 	movw	r2, #790	@ 0x316
 801282e:	4920      	ldr	r1, [pc, #128]	@ (80128b0 <mem_trim+0x20c>)
 8012830:	481c      	ldr	r0, [pc, #112]	@ (80128a4 <mem_trim+0x200>)
 8012832:	f00c fca3 	bl	801f17c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012836:	89fb      	ldrh	r3, [r7, #14]
 8012838:	4618      	mov	r0, r3
 801283a:	f7ff fd53 	bl	80122e4 <ptr_to_mem>
 801283e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8012840:	4b1c      	ldr	r3, [pc, #112]	@ (80128b4 <mem_trim+0x210>)
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	693a      	ldr	r2, [r7, #16]
 8012846:	429a      	cmp	r2, r3
 8012848:	d202      	bcs.n	8012850 <mem_trim+0x1ac>
      lfree = mem2;
 801284a:	4a1a      	ldr	r2, [pc, #104]	@ (80128b4 <mem_trim+0x210>)
 801284c:	693b      	ldr	r3, [r7, #16]
 801284e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012850:	693b      	ldr	r3, [r7, #16]
 8012852:	2200      	movs	r2, #0
 8012854:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012856:	69bb      	ldr	r3, [r7, #24]
 8012858:	881a      	ldrh	r2, [r3, #0]
 801285a:	693b      	ldr	r3, [r7, #16]
 801285c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801285e:	693b      	ldr	r3, [r7, #16]
 8012860:	8afa      	ldrh	r2, [r7, #22]
 8012862:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012864:	69bb      	ldr	r3, [r7, #24]
 8012866:	89fa      	ldrh	r2, [r7, #14]
 8012868:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801286a:	693b      	ldr	r3, [r7, #16]
 801286c:	881b      	ldrh	r3, [r3, #0]
 801286e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012872:	d007      	beq.n	8012884 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012874:	693b      	ldr	r3, [r7, #16]
 8012876:	881b      	ldrh	r3, [r3, #0]
 8012878:	4618      	mov	r0, r3
 801287a:	f7ff fd33 	bl	80122e4 <ptr_to_mem>
 801287e:	4602      	mov	r2, r0
 8012880:	89fb      	ldrh	r3, [r7, #14]
 8012882:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012884:	4809      	ldr	r0, [pc, #36]	@ (80128ac <mem_trim+0x208>)
 8012886:	f00b fc72 	bl	801e16e <sys_mutex_unlock>
  return rmem;
 801288a:	687b      	ldr	r3, [r7, #4]
}
 801288c:	4618      	mov	r0, r3
 801288e:	3720      	adds	r7, #32
 8012890:	46bd      	mov	sp, r7
 8012892:	bd80      	pop	{r7, pc}
 8012894:	20064b34 	.word	0x20064b34
 8012898:	20064b38 	.word	0x20064b38
 801289c:	08024b3c 	.word	0x08024b3c
 80128a0:	08024cc8 	.word	0x08024cc8
 80128a4:	08024b84 	.word	0x08024b84
 80128a8:	08024ce0 	.word	0x08024ce0
 80128ac:	20064b3c 	.word	0x20064b3c
 80128b0:	08024d00 	.word	0x08024d00
 80128b4:	20064b40 	.word	0x20064b40

080128b8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b088      	sub	sp, #32
 80128bc:	af00      	add	r7, sp, #0
 80128be:	4603      	mov	r3, r0
 80128c0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80128c2:	88fb      	ldrh	r3, [r7, #6]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d101      	bne.n	80128cc <mem_malloc+0x14>
    return NULL;
 80128c8:	2300      	movs	r3, #0
 80128ca:	e0e2      	b.n	8012a92 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80128cc:	88fb      	ldrh	r3, [r7, #6]
 80128ce:	3303      	adds	r3, #3
 80128d0:	b29b      	uxth	r3, r3
 80128d2:	f023 0303 	bic.w	r3, r3, #3
 80128d6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80128d8:	8bbb      	ldrh	r3, [r7, #28]
 80128da:	2b0b      	cmp	r3, #11
 80128dc:	d801      	bhi.n	80128e2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80128de:	230c      	movs	r3, #12
 80128e0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80128e2:	8bbb      	ldrh	r3, [r7, #28]
 80128e4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80128e8:	d803      	bhi.n	80128f2 <mem_malloc+0x3a>
 80128ea:	8bba      	ldrh	r2, [r7, #28]
 80128ec:	88fb      	ldrh	r3, [r7, #6]
 80128ee:	429a      	cmp	r2, r3
 80128f0:	d201      	bcs.n	80128f6 <mem_malloc+0x3e>
    return NULL;
 80128f2:	2300      	movs	r3, #0
 80128f4:	e0cd      	b.n	8012a92 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80128f6:	4869      	ldr	r0, [pc, #420]	@ (8012a9c <mem_malloc+0x1e4>)
 80128f8:	f00b fc2a 	bl	801e150 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80128fc:	4b68      	ldr	r3, [pc, #416]	@ (8012aa0 <mem_malloc+0x1e8>)
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	4618      	mov	r0, r3
 8012902:	f7ff fd01 	bl	8012308 <mem_to_ptr>
 8012906:	4603      	mov	r3, r0
 8012908:	83fb      	strh	r3, [r7, #30]
 801290a:	e0b7      	b.n	8012a7c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801290c:	8bfb      	ldrh	r3, [r7, #30]
 801290e:	4618      	mov	r0, r3
 8012910:	f7ff fce8 	bl	80122e4 <ptr_to_mem>
 8012914:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012916:	697b      	ldr	r3, [r7, #20]
 8012918:	791b      	ldrb	r3, [r3, #4]
 801291a:	2b00      	cmp	r3, #0
 801291c:	f040 80a7 	bne.w	8012a6e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012920:	697b      	ldr	r3, [r7, #20]
 8012922:	881b      	ldrh	r3, [r3, #0]
 8012924:	461a      	mov	r2, r3
 8012926:	8bfb      	ldrh	r3, [r7, #30]
 8012928:	1ad3      	subs	r3, r2, r3
 801292a:	f1a3 0208 	sub.w	r2, r3, #8
 801292e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012930:	429a      	cmp	r2, r3
 8012932:	f0c0 809c 	bcc.w	8012a6e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012936:	697b      	ldr	r3, [r7, #20]
 8012938:	881b      	ldrh	r3, [r3, #0]
 801293a:	461a      	mov	r2, r3
 801293c:	8bfb      	ldrh	r3, [r7, #30]
 801293e:	1ad3      	subs	r3, r2, r3
 8012940:	f1a3 0208 	sub.w	r2, r3, #8
 8012944:	8bbb      	ldrh	r3, [r7, #28]
 8012946:	3314      	adds	r3, #20
 8012948:	429a      	cmp	r2, r3
 801294a:	d333      	bcc.n	80129b4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801294c:	8bfa      	ldrh	r2, [r7, #30]
 801294e:	8bbb      	ldrh	r3, [r7, #28]
 8012950:	4413      	add	r3, r2
 8012952:	b29b      	uxth	r3, r3
 8012954:	3308      	adds	r3, #8
 8012956:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012958:	8a7b      	ldrh	r3, [r7, #18]
 801295a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801295e:	d106      	bne.n	801296e <mem_malloc+0xb6>
 8012960:	4b50      	ldr	r3, [pc, #320]	@ (8012aa4 <mem_malloc+0x1ec>)
 8012962:	f240 3287 	movw	r2, #903	@ 0x387
 8012966:	4950      	ldr	r1, [pc, #320]	@ (8012aa8 <mem_malloc+0x1f0>)
 8012968:	4850      	ldr	r0, [pc, #320]	@ (8012aac <mem_malloc+0x1f4>)
 801296a:	f00c fc07 	bl	801f17c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801296e:	8a7b      	ldrh	r3, [r7, #18]
 8012970:	4618      	mov	r0, r3
 8012972:	f7ff fcb7 	bl	80122e4 <ptr_to_mem>
 8012976:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	2200      	movs	r2, #0
 801297c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801297e:	697b      	ldr	r3, [r7, #20]
 8012980:	881a      	ldrh	r2, [r3, #0]
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	8bfa      	ldrh	r2, [r7, #30]
 801298a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801298c:	697b      	ldr	r3, [r7, #20]
 801298e:	8a7a      	ldrh	r2, [r7, #18]
 8012990:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012992:	697b      	ldr	r3, [r7, #20]
 8012994:	2201      	movs	r2, #1
 8012996:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	881b      	ldrh	r3, [r3, #0]
 801299c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80129a0:	d00b      	beq.n	80129ba <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	881b      	ldrh	r3, [r3, #0]
 80129a6:	4618      	mov	r0, r3
 80129a8:	f7ff fc9c 	bl	80122e4 <ptr_to_mem>
 80129ac:	4602      	mov	r2, r0
 80129ae:	8a7b      	ldrh	r3, [r7, #18]
 80129b0:	8053      	strh	r3, [r2, #2]
 80129b2:	e002      	b.n	80129ba <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80129b4:	697b      	ldr	r3, [r7, #20]
 80129b6:	2201      	movs	r2, #1
 80129b8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80129ba:	4b39      	ldr	r3, [pc, #228]	@ (8012aa0 <mem_malloc+0x1e8>)
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	697a      	ldr	r2, [r7, #20]
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d127      	bne.n	8012a14 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80129c4:	4b36      	ldr	r3, [pc, #216]	@ (8012aa0 <mem_malloc+0x1e8>)
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80129ca:	e005      	b.n	80129d8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80129cc:	69bb      	ldr	r3, [r7, #24]
 80129ce:	881b      	ldrh	r3, [r3, #0]
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7ff fc87 	bl	80122e4 <ptr_to_mem>
 80129d6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80129d8:	69bb      	ldr	r3, [r7, #24]
 80129da:	791b      	ldrb	r3, [r3, #4]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d004      	beq.n	80129ea <mem_malloc+0x132>
 80129e0:	4b33      	ldr	r3, [pc, #204]	@ (8012ab0 <mem_malloc+0x1f8>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	69ba      	ldr	r2, [r7, #24]
 80129e6:	429a      	cmp	r2, r3
 80129e8:	d1f0      	bne.n	80129cc <mem_malloc+0x114>
          }
          lfree = cur;
 80129ea:	4a2d      	ldr	r2, [pc, #180]	@ (8012aa0 <mem_malloc+0x1e8>)
 80129ec:	69bb      	ldr	r3, [r7, #24]
 80129ee:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80129f0:	4b2b      	ldr	r3, [pc, #172]	@ (8012aa0 <mem_malloc+0x1e8>)
 80129f2:	681a      	ldr	r2, [r3, #0]
 80129f4:	4b2e      	ldr	r3, [pc, #184]	@ (8012ab0 <mem_malloc+0x1f8>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d00b      	beq.n	8012a14 <mem_malloc+0x15c>
 80129fc:	4b28      	ldr	r3, [pc, #160]	@ (8012aa0 <mem_malloc+0x1e8>)
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	791b      	ldrb	r3, [r3, #4]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d006      	beq.n	8012a14 <mem_malloc+0x15c>
 8012a06:	4b27      	ldr	r3, [pc, #156]	@ (8012aa4 <mem_malloc+0x1ec>)
 8012a08:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8012a0c:	4929      	ldr	r1, [pc, #164]	@ (8012ab4 <mem_malloc+0x1fc>)
 8012a0e:	4827      	ldr	r0, [pc, #156]	@ (8012aac <mem_malloc+0x1f4>)
 8012a10:	f00c fbb4 	bl	801f17c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012a14:	4821      	ldr	r0, [pc, #132]	@ (8012a9c <mem_malloc+0x1e4>)
 8012a16:	f00b fbaa 	bl	801e16e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012a1a:	8bba      	ldrh	r2, [r7, #28]
 8012a1c:	697b      	ldr	r3, [r7, #20]
 8012a1e:	4413      	add	r3, r2
 8012a20:	3308      	adds	r3, #8
 8012a22:	4a23      	ldr	r2, [pc, #140]	@ (8012ab0 <mem_malloc+0x1f8>)
 8012a24:	6812      	ldr	r2, [r2, #0]
 8012a26:	4293      	cmp	r3, r2
 8012a28:	d906      	bls.n	8012a38 <mem_malloc+0x180>
 8012a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8012aa4 <mem_malloc+0x1ec>)
 8012a2c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8012a30:	4921      	ldr	r1, [pc, #132]	@ (8012ab8 <mem_malloc+0x200>)
 8012a32:	481e      	ldr	r0, [pc, #120]	@ (8012aac <mem_malloc+0x1f4>)
 8012a34:	f00c fba2 	bl	801f17c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012a38:	697b      	ldr	r3, [r7, #20]
 8012a3a:	f003 0303 	and.w	r3, r3, #3
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d006      	beq.n	8012a50 <mem_malloc+0x198>
 8012a42:	4b18      	ldr	r3, [pc, #96]	@ (8012aa4 <mem_malloc+0x1ec>)
 8012a44:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8012a48:	491c      	ldr	r1, [pc, #112]	@ (8012abc <mem_malloc+0x204>)
 8012a4a:	4818      	ldr	r0, [pc, #96]	@ (8012aac <mem_malloc+0x1f4>)
 8012a4c:	f00c fb96 	bl	801f17c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	f003 0303 	and.w	r3, r3, #3
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d006      	beq.n	8012a68 <mem_malloc+0x1b0>
 8012a5a:	4b12      	ldr	r3, [pc, #72]	@ (8012aa4 <mem_malloc+0x1ec>)
 8012a5c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8012a60:	4917      	ldr	r1, [pc, #92]	@ (8012ac0 <mem_malloc+0x208>)
 8012a62:	4812      	ldr	r0, [pc, #72]	@ (8012aac <mem_malloc+0x1f4>)
 8012a64:	f00c fb8a 	bl	801f17c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012a68:	697b      	ldr	r3, [r7, #20]
 8012a6a:	3308      	adds	r3, #8
 8012a6c:	e011      	b.n	8012a92 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8012a6e:	8bfb      	ldrh	r3, [r7, #30]
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7ff fc37 	bl	80122e4 <ptr_to_mem>
 8012a76:	4603      	mov	r3, r0
 8012a78:	881b      	ldrh	r3, [r3, #0]
 8012a7a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012a7c:	8bfa      	ldrh	r2, [r7, #30]
 8012a7e:	8bbb      	ldrh	r3, [r7, #28]
 8012a80:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 8012a84:	429a      	cmp	r2, r3
 8012a86:	f4ff af41 	bcc.w	801290c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8012a8a:	4804      	ldr	r0, [pc, #16]	@ (8012a9c <mem_malloc+0x1e4>)
 8012a8c:	f00b fb6f 	bl	801e16e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012a90:	2300      	movs	r3, #0
}
 8012a92:	4618      	mov	r0, r3
 8012a94:	3720      	adds	r7, #32
 8012a96:	46bd      	mov	sp, r7
 8012a98:	bd80      	pop	{r7, pc}
 8012a9a:	bf00      	nop
 8012a9c:	20064b3c 	.word	0x20064b3c
 8012aa0:	20064b40 	.word	0x20064b40
 8012aa4:	08024b3c 	.word	0x08024b3c
 8012aa8:	08024d00 	.word	0x08024d00
 8012aac:	08024b84 	.word	0x08024b84
 8012ab0:	20064b38 	.word	0x20064b38
 8012ab4:	08024d14 	.word	0x08024d14
 8012ab8:	08024d30 	.word	0x08024d30
 8012abc:	08024d60 	.word	0x08024d60
 8012ac0:	08024d90 	.word	0x08024d90

08012ac4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012ac4:	b480      	push	{r7}
 8012ac6:	b085      	sub	sp, #20
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	689b      	ldr	r3, [r3, #8]
 8012ad0:	2200      	movs	r2, #0
 8012ad2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	685b      	ldr	r3, [r3, #4]
 8012ad8:	3303      	adds	r3, #3
 8012ada:	f023 0303 	bic.w	r3, r3, #3
 8012ade:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	60fb      	str	r3, [r7, #12]
 8012ae4:	e011      	b.n	8012b0a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	689b      	ldr	r3, [r3, #8]
 8012aea:	681a      	ldr	r2, [r3, #0]
 8012aec:	68bb      	ldr	r3, [r7, #8]
 8012aee:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	689b      	ldr	r3, [r3, #8]
 8012af4:	68ba      	ldr	r2, [r7, #8]
 8012af6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	881b      	ldrh	r3, [r3, #0]
 8012afc:	461a      	mov	r2, r3
 8012afe:	68bb      	ldr	r3, [r7, #8]
 8012b00:	4413      	add	r3, r2
 8012b02:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	3301      	adds	r3, #1
 8012b08:	60fb      	str	r3, [r7, #12]
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	885b      	ldrh	r3, [r3, #2]
 8012b0e:	461a      	mov	r2, r3
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	4293      	cmp	r3, r2
 8012b14:	dbe7      	blt.n	8012ae6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012b16:	bf00      	nop
 8012b18:	bf00      	nop
 8012b1a:	3714      	adds	r7, #20
 8012b1c:	46bd      	mov	sp, r7
 8012b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b22:	4770      	bx	lr

08012b24 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012b24:	b580      	push	{r7, lr}
 8012b26:	b082      	sub	sp, #8
 8012b28:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	80fb      	strh	r3, [r7, #6]
 8012b2e:	e009      	b.n	8012b44 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012b30:	88fb      	ldrh	r3, [r7, #6]
 8012b32:	4a08      	ldr	r2, [pc, #32]	@ (8012b54 <memp_init+0x30>)
 8012b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f7ff ffc3 	bl	8012ac4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012b3e:	88fb      	ldrh	r3, [r7, #6]
 8012b40:	3301      	adds	r3, #1
 8012b42:	80fb      	strh	r3, [r7, #6]
 8012b44:	88fb      	ldrh	r3, [r7, #6]
 8012b46:	2b0d      	cmp	r3, #13
 8012b48:	d9f2      	bls.n	8012b30 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8012b4a:	bf00      	nop
 8012b4c:	bf00      	nop
 8012b4e:	3708      	adds	r7, #8
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}
 8012b54:	08027638 	.word	0x08027638

08012b58 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012b58:	b580      	push	{r7, lr}
 8012b5a:	b084      	sub	sp, #16
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012b60:	f00b fb38 	bl	801e1d4 <sys_arch_protect>
 8012b64:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	689b      	ldr	r3, [r3, #8]
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d015      	beq.n	8012ba0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	689b      	ldr	r3, [r3, #8]
 8012b78:	68ba      	ldr	r2, [r7, #8]
 8012b7a:	6812      	ldr	r2, [r2, #0]
 8012b7c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012b7e:	68bb      	ldr	r3, [r7, #8]
 8012b80:	f003 0303 	and.w	r3, r3, #3
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d006      	beq.n	8012b96 <do_memp_malloc_pool+0x3e>
 8012b88:	4b09      	ldr	r3, [pc, #36]	@ (8012bb0 <do_memp_malloc_pool+0x58>)
 8012b8a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8012b8e:	4909      	ldr	r1, [pc, #36]	@ (8012bb4 <do_memp_malloc_pool+0x5c>)
 8012b90:	4809      	ldr	r0, [pc, #36]	@ (8012bb8 <do_memp_malloc_pool+0x60>)
 8012b92:	f00c faf3 	bl	801f17c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012b96:	68f8      	ldr	r0, [r7, #12]
 8012b98:	f00b fb2a 	bl	801e1f0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	e003      	b.n	8012ba8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012ba0:	68f8      	ldr	r0, [r7, #12]
 8012ba2:	f00b fb25 	bl	801e1f0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3710      	adds	r7, #16
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}
 8012bb0:	08024db4 	.word	0x08024db4
 8012bb4:	08024de4 	.word	0x08024de4
 8012bb8:	08024e08 	.word	0x08024e08

08012bbc <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b082      	sub	sp, #8
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d106      	bne.n	8012bd8 <memp_malloc_pool+0x1c>
 8012bca:	4b0a      	ldr	r3, [pc, #40]	@ (8012bf4 <memp_malloc_pool+0x38>)
 8012bcc:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012bd0:	4909      	ldr	r1, [pc, #36]	@ (8012bf8 <memp_malloc_pool+0x3c>)
 8012bd2:	480a      	ldr	r0, [pc, #40]	@ (8012bfc <memp_malloc_pool+0x40>)
 8012bd4:	f00c fad2 	bl	801f17c <iprintf>
  if (desc == NULL) {
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d101      	bne.n	8012be2 <memp_malloc_pool+0x26>
    return NULL;
 8012bde:	2300      	movs	r3, #0
 8012be0:	e003      	b.n	8012bea <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012be2:	6878      	ldr	r0, [r7, #4]
 8012be4:	f7ff ffb8 	bl	8012b58 <do_memp_malloc_pool>
 8012be8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	3708      	adds	r7, #8
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bd80      	pop	{r7, pc}
 8012bf2:	bf00      	nop
 8012bf4:	08024db4 	.word	0x08024db4
 8012bf8:	08024e30 	.word	0x08024e30
 8012bfc:	08024e08 	.word	0x08024e08

08012c00 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b084      	sub	sp, #16
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	4603      	mov	r3, r0
 8012c08:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8012c0a:	79fb      	ldrb	r3, [r7, #7]
 8012c0c:	2b0d      	cmp	r3, #13
 8012c0e:	d908      	bls.n	8012c22 <memp_malloc+0x22>
 8012c10:	4b0a      	ldr	r3, [pc, #40]	@ (8012c3c <memp_malloc+0x3c>)
 8012c12:	f240 1257 	movw	r2, #343	@ 0x157
 8012c16:	490a      	ldr	r1, [pc, #40]	@ (8012c40 <memp_malloc+0x40>)
 8012c18:	480a      	ldr	r0, [pc, #40]	@ (8012c44 <memp_malloc+0x44>)
 8012c1a:	f00c faaf 	bl	801f17c <iprintf>
 8012c1e:	2300      	movs	r3, #0
 8012c20:	e008      	b.n	8012c34 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012c22:	79fb      	ldrb	r3, [r7, #7]
 8012c24:	4a08      	ldr	r2, [pc, #32]	@ (8012c48 <memp_malloc+0x48>)
 8012c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	f7ff ff94 	bl	8012b58 <do_memp_malloc_pool>
 8012c30:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012c32:	68fb      	ldr	r3, [r7, #12]
}
 8012c34:	4618      	mov	r0, r3
 8012c36:	3710      	adds	r7, #16
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bd80      	pop	{r7, pc}
 8012c3c:	08024db4 	.word	0x08024db4
 8012c40:	08024e44 	.word	0x08024e44
 8012c44:	08024e08 	.word	0x08024e08
 8012c48:	08027638 	.word	0x08027638

08012c4c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012c4c:	b580      	push	{r7, lr}
 8012c4e:	b084      	sub	sp, #16
 8012c50:	af00      	add	r7, sp, #0
 8012c52:	6078      	str	r0, [r7, #4]
 8012c54:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012c56:	683b      	ldr	r3, [r7, #0]
 8012c58:	f003 0303 	and.w	r3, r3, #3
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d006      	beq.n	8012c6e <do_memp_free_pool+0x22>
 8012c60:	4b0d      	ldr	r3, [pc, #52]	@ (8012c98 <do_memp_free_pool+0x4c>)
 8012c62:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012c66:	490d      	ldr	r1, [pc, #52]	@ (8012c9c <do_memp_free_pool+0x50>)
 8012c68:	480d      	ldr	r0, [pc, #52]	@ (8012ca0 <do_memp_free_pool+0x54>)
 8012c6a:	f00c fa87 	bl	801f17c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012c72:	f00b faaf 	bl	801e1d4 <sys_arch_protect>
 8012c76:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	689b      	ldr	r3, [r3, #8]
 8012c7c:	681a      	ldr	r2, [r3, #0]
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	689b      	ldr	r3, [r3, #8]
 8012c86:	68fa      	ldr	r2, [r7, #12]
 8012c88:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8012c8a:	68b8      	ldr	r0, [r7, #8]
 8012c8c:	f00b fab0 	bl	801e1f0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012c90:	bf00      	nop
 8012c92:	3710      	adds	r7, #16
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}
 8012c98:	08024db4 	.word	0x08024db4
 8012c9c:	08024e64 	.word	0x08024e64
 8012ca0:	08024e08 	.word	0x08024e08

08012ca4 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	b082      	sub	sp, #8
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	6078      	str	r0, [r7, #4]
 8012cac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d106      	bne.n	8012cc2 <memp_free_pool+0x1e>
 8012cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8012ce0 <memp_free_pool+0x3c>)
 8012cb6:	f240 1295 	movw	r2, #405	@ 0x195
 8012cba:	490a      	ldr	r1, [pc, #40]	@ (8012ce4 <memp_free_pool+0x40>)
 8012cbc:	480a      	ldr	r0, [pc, #40]	@ (8012ce8 <memp_free_pool+0x44>)
 8012cbe:	f00c fa5d 	bl	801f17c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d007      	beq.n	8012cd8 <memp_free_pool+0x34>
 8012cc8:	683b      	ldr	r3, [r7, #0]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d004      	beq.n	8012cd8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012cce:	6839      	ldr	r1, [r7, #0]
 8012cd0:	6878      	ldr	r0, [r7, #4]
 8012cd2:	f7ff ffbb 	bl	8012c4c <do_memp_free_pool>
 8012cd6:	e000      	b.n	8012cda <memp_free_pool+0x36>
    return;
 8012cd8:	bf00      	nop
}
 8012cda:	3708      	adds	r7, #8
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd80      	pop	{r7, pc}
 8012ce0:	08024db4 	.word	0x08024db4
 8012ce4:	08024e30 	.word	0x08024e30
 8012ce8:	08024e08 	.word	0x08024e08

08012cec <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b082      	sub	sp, #8
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	6039      	str	r1, [r7, #0]
 8012cf6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012cf8:	79fb      	ldrb	r3, [r7, #7]
 8012cfa:	2b0d      	cmp	r3, #13
 8012cfc:	d907      	bls.n	8012d0e <memp_free+0x22>
 8012cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8012d30 <memp_free+0x44>)
 8012d00:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8012d04:	490b      	ldr	r1, [pc, #44]	@ (8012d34 <memp_free+0x48>)
 8012d06:	480c      	ldr	r0, [pc, #48]	@ (8012d38 <memp_free+0x4c>)
 8012d08:	f00c fa38 	bl	801f17c <iprintf>
 8012d0c:	e00c      	b.n	8012d28 <memp_free+0x3c>

  if (mem == NULL) {
 8012d0e:	683b      	ldr	r3, [r7, #0]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d008      	beq.n	8012d26 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012d14:	79fb      	ldrb	r3, [r7, #7]
 8012d16:	4a09      	ldr	r2, [pc, #36]	@ (8012d3c <memp_free+0x50>)
 8012d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d1c:	6839      	ldr	r1, [r7, #0]
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f7ff ff94 	bl	8012c4c <do_memp_free_pool>
 8012d24:	e000      	b.n	8012d28 <memp_free+0x3c>
    return;
 8012d26:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012d28:	3708      	adds	r7, #8
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	bd80      	pop	{r7, pc}
 8012d2e:	bf00      	nop
 8012d30:	08024db4 	.word	0x08024db4
 8012d34:	08024e84 	.word	0x08024e84
 8012d38:	08024e08 	.word	0x08024e08
 8012d3c:	08027638 	.word	0x08027638

08012d40 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012d40:	b480      	push	{r7}
 8012d42:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012d44:	bf00      	nop
 8012d46:	46bd      	mov	sp, r7
 8012d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4c:	4770      	bx	lr
	...

08012d50 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b086      	sub	sp, #24
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	60f8      	str	r0, [r7, #12]
 8012d58:	60b9      	str	r1, [r7, #8]
 8012d5a:	607a      	str	r2, [r7, #4]
 8012d5c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d108      	bne.n	8012d76 <netif_add+0x26>
 8012d64:	4b57      	ldr	r3, [pc, #348]	@ (8012ec4 <netif_add+0x174>)
 8012d66:	f240 1227 	movw	r2, #295	@ 0x127
 8012d6a:	4957      	ldr	r1, [pc, #348]	@ (8012ec8 <netif_add+0x178>)
 8012d6c:	4857      	ldr	r0, [pc, #348]	@ (8012ecc <netif_add+0x17c>)
 8012d6e:	f00c fa05 	bl	801f17c <iprintf>
 8012d72:	2300      	movs	r3, #0
 8012d74:	e0a2      	b.n	8012ebc <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d108      	bne.n	8012d8e <netif_add+0x3e>
 8012d7c:	4b51      	ldr	r3, [pc, #324]	@ (8012ec4 <netif_add+0x174>)
 8012d7e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012d82:	4953      	ldr	r1, [pc, #332]	@ (8012ed0 <netif_add+0x180>)
 8012d84:	4851      	ldr	r0, [pc, #324]	@ (8012ecc <netif_add+0x17c>)
 8012d86:	f00c f9f9 	bl	801f17c <iprintf>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	e096      	b.n	8012ebc <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012d8e:	68bb      	ldr	r3, [r7, #8]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d101      	bne.n	8012d98 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012d94:	4b4f      	ldr	r3, [pc, #316]	@ (8012ed4 <netif_add+0x184>)
 8012d96:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d101      	bne.n	8012da2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012d9e:	4b4d      	ldr	r3, [pc, #308]	@ (8012ed4 <netif_add+0x184>)
 8012da0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012da2:	683b      	ldr	r3, [r7, #0]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d101      	bne.n	8012dac <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012da8:	4b4a      	ldr	r3, [pc, #296]	@ (8012ed4 <netif_add+0x184>)
 8012daa:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2200      	movs	r2, #0
 8012db0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	2200      	movs	r2, #0
 8012db6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2200      	movs	r2, #0
 8012dbc:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	4a45      	ldr	r2, [pc, #276]	@ (8012ed8 <netif_add+0x188>)
 8012dc2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	2200      	movs	r2, #0
 8012dc8:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	2200      	movs	r2, #0
 8012dce:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	2200      	movs	r2, #0
 8012dd6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	6a3a      	ldr	r2, [r7, #32]
 8012ddc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012dde:	4b3f      	ldr	r3, [pc, #252]	@ (8012edc <netif_add+0x18c>)
 8012de0:	781a      	ldrb	r2, [r3, #0]
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012dec:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012dee:	683b      	ldr	r3, [r7, #0]
 8012df0:	687a      	ldr	r2, [r7, #4]
 8012df2:	68b9      	ldr	r1, [r7, #8]
 8012df4:	68f8      	ldr	r0, [r7, #12]
 8012df6:	f000 f913 	bl	8013020 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dfc:	68f8      	ldr	r0, [r7, #12]
 8012dfe:	4798      	blx	r3
 8012e00:	4603      	mov	r3, r0
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d001      	beq.n	8012e0a <netif_add+0xba>
    return NULL;
 8012e06:	2300      	movs	r3, #0
 8012e08:	e058      	b.n	8012ebc <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e10:	2bff      	cmp	r3, #255	@ 0xff
 8012e12:	d103      	bne.n	8012e1c <netif_add+0xcc>
        netif->num = 0;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	2200      	movs	r2, #0
 8012e18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e20:	4b2f      	ldr	r3, [pc, #188]	@ (8012ee0 <netif_add+0x190>)
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	617b      	str	r3, [r7, #20]
 8012e26:	e02b      	b.n	8012e80 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012e28:	697a      	ldr	r2, [r7, #20]
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	429a      	cmp	r2, r3
 8012e2e:	d106      	bne.n	8012e3e <netif_add+0xee>
 8012e30:	4b24      	ldr	r3, [pc, #144]	@ (8012ec4 <netif_add+0x174>)
 8012e32:	f240 128b 	movw	r2, #395	@ 0x18b
 8012e36:	492b      	ldr	r1, [pc, #172]	@ (8012ee4 <netif_add+0x194>)
 8012e38:	4824      	ldr	r0, [pc, #144]	@ (8012ecc <netif_add+0x17c>)
 8012e3a:	f00c f99f 	bl	801f17c <iprintf>
        num_netifs++;
 8012e3e:	693b      	ldr	r3, [r7, #16]
 8012e40:	3301      	adds	r3, #1
 8012e42:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012e44:	693b      	ldr	r3, [r7, #16]
 8012e46:	2bff      	cmp	r3, #255	@ 0xff
 8012e48:	dd06      	ble.n	8012e58 <netif_add+0x108>
 8012e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8012ec4 <netif_add+0x174>)
 8012e4c:	f240 128d 	movw	r2, #397	@ 0x18d
 8012e50:	4925      	ldr	r1, [pc, #148]	@ (8012ee8 <netif_add+0x198>)
 8012e52:	481e      	ldr	r0, [pc, #120]	@ (8012ecc <netif_add+0x17c>)
 8012e54:	f00c f992 	bl	801f17c <iprintf>
        if (netif2->num == netif->num) {
 8012e58:	697b      	ldr	r3, [r7, #20]
 8012e5a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d108      	bne.n	8012e7a <netif_add+0x12a>
          netif->num++;
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e6e:	3301      	adds	r3, #1
 8012e70:	b2da      	uxtb	r2, r3
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8012e78:	e005      	b.n	8012e86 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e7a:	697b      	ldr	r3, [r7, #20]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	617b      	str	r3, [r7, #20]
 8012e80:	697b      	ldr	r3, [r7, #20]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d1d0      	bne.n	8012e28 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d1be      	bne.n	8012e0a <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e92:	2bfe      	cmp	r3, #254	@ 0xfe
 8012e94:	d103      	bne.n	8012e9e <netif_add+0x14e>
    netif_num = 0;
 8012e96:	4b11      	ldr	r3, [pc, #68]	@ (8012edc <netif_add+0x18c>)
 8012e98:	2200      	movs	r2, #0
 8012e9a:	701a      	strb	r2, [r3, #0]
 8012e9c:	e006      	b.n	8012eac <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012ea4:	3301      	adds	r3, #1
 8012ea6:	b2da      	uxtb	r2, r3
 8012ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8012edc <netif_add+0x18c>)
 8012eaa:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012eac:	4b0c      	ldr	r3, [pc, #48]	@ (8012ee0 <netif_add+0x190>)
 8012eae:	681a      	ldr	r2, [r3, #0]
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8012ee0 <netif_add+0x190>)
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012eba:	68fb      	ldr	r3, [r7, #12]
}
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	3718      	adds	r7, #24
 8012ec0:	46bd      	mov	sp, r7
 8012ec2:	bd80      	pop	{r7, pc}
 8012ec4:	08024ea0 	.word	0x08024ea0
 8012ec8:	08024f34 	.word	0x08024f34
 8012ecc:	08024ef0 	.word	0x08024ef0
 8012ed0:	08024f50 	.word	0x08024f50
 8012ed4:	080276b8 	.word	0x080276b8
 8012ed8:	080132fb 	.word	0x080132fb
 8012edc:	20067d74 	.word	0x20067d74
 8012ee0:	20067d6c 	.word	0x20067d6c
 8012ee4:	08024f74 	.word	0x08024f74
 8012ee8:	08024f88 	.word	0x08024f88

08012eec <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012eec:	b580      	push	{r7, lr}
 8012eee:	b082      	sub	sp, #8
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	6078      	str	r0, [r7, #4]
 8012ef4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012ef6:	6839      	ldr	r1, [r7, #0]
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f003 f8f5 	bl	80160e8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012efe:	6839      	ldr	r1, [r7, #0]
 8012f00:	6878      	ldr	r0, [r7, #4]
 8012f02:	f008 fa0b 	bl	801b31c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012f06:	bf00      	nop
 8012f08:	3708      	adds	r7, #8
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}
	...

08012f10 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b086      	sub	sp, #24
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	60f8      	str	r0, [r7, #12]
 8012f18:	60b9      	str	r1, [r7, #8]
 8012f1a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012f1c:	68bb      	ldr	r3, [r7, #8]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d106      	bne.n	8012f30 <netif_do_set_ipaddr+0x20>
 8012f22:	4b1d      	ldr	r3, [pc, #116]	@ (8012f98 <netif_do_set_ipaddr+0x88>)
 8012f24:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8012f28:	491c      	ldr	r1, [pc, #112]	@ (8012f9c <netif_do_set_ipaddr+0x8c>)
 8012f2a:	481d      	ldr	r0, [pc, #116]	@ (8012fa0 <netif_do_set_ipaddr+0x90>)
 8012f2c:	f00c f926 	bl	801f17c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d106      	bne.n	8012f44 <netif_do_set_ipaddr+0x34>
 8012f36:	4b18      	ldr	r3, [pc, #96]	@ (8012f98 <netif_do_set_ipaddr+0x88>)
 8012f38:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8012f3c:	4917      	ldr	r1, [pc, #92]	@ (8012f9c <netif_do_set_ipaddr+0x8c>)
 8012f3e:	4818      	ldr	r0, [pc, #96]	@ (8012fa0 <netif_do_set_ipaddr+0x90>)
 8012f40:	f00c f91c 	bl	801f17c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012f44:	68bb      	ldr	r3, [r7, #8]
 8012f46:	681a      	ldr	r2, [r3, #0]
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	3304      	adds	r3, #4
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	429a      	cmp	r2, r3
 8012f50:	d01c      	beq.n	8012f8c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012f52:	68bb      	ldr	r3, [r7, #8]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	3304      	adds	r3, #4
 8012f5c:	681a      	ldr	r2, [r3, #0]
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012f62:	f107 0314 	add.w	r3, r7, #20
 8012f66:	4619      	mov	r1, r3
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f7ff ffbf 	bl	8012eec <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d002      	beq.n	8012f7a <netif_do_set_ipaddr+0x6a>
 8012f74:	68bb      	ldr	r3, [r7, #8]
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	e000      	b.n	8012f7c <netif_do_set_ipaddr+0x6c>
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	68fa      	ldr	r2, [r7, #12]
 8012f7e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012f80:	2101      	movs	r1, #1
 8012f82:	68f8      	ldr	r0, [r7, #12]
 8012f84:	f000 f8d2 	bl	801312c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012f88:	2301      	movs	r3, #1
 8012f8a:	e000      	b.n	8012f8e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012f8c:	2300      	movs	r3, #0
}
 8012f8e:	4618      	mov	r0, r3
 8012f90:	3718      	adds	r7, #24
 8012f92:	46bd      	mov	sp, r7
 8012f94:	bd80      	pop	{r7, pc}
 8012f96:	bf00      	nop
 8012f98:	08024ea0 	.word	0x08024ea0
 8012f9c:	08024fb8 	.word	0x08024fb8
 8012fa0:	08024ef0 	.word	0x08024ef0

08012fa4 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012fa4:	b480      	push	{r7}
 8012fa6:	b085      	sub	sp, #20
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	60f8      	str	r0, [r7, #12]
 8012fac:	60b9      	str	r1, [r7, #8]
 8012fae:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012fb0:	68bb      	ldr	r3, [r7, #8]
 8012fb2:	681a      	ldr	r2, [r3, #0]
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	3308      	adds	r3, #8
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	429a      	cmp	r2, r3
 8012fbc:	d00a      	beq.n	8012fd4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012fbe:	68bb      	ldr	r3, [r7, #8]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d002      	beq.n	8012fca <netif_do_set_netmask+0x26>
 8012fc4:	68bb      	ldr	r3, [r7, #8]
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	e000      	b.n	8012fcc <netif_do_set_netmask+0x28>
 8012fca:	2300      	movs	r3, #0
 8012fcc:	68fa      	ldr	r2, [r7, #12]
 8012fce:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012fd0:	2301      	movs	r3, #1
 8012fd2:	e000      	b.n	8012fd6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012fd4:	2300      	movs	r3, #0
}
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	3714      	adds	r7, #20
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe0:	4770      	bx	lr

08012fe2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012fe2:	b480      	push	{r7}
 8012fe4:	b085      	sub	sp, #20
 8012fe6:	af00      	add	r7, sp, #0
 8012fe8:	60f8      	str	r0, [r7, #12]
 8012fea:	60b9      	str	r1, [r7, #8]
 8012fec:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012fee:	68bb      	ldr	r3, [r7, #8]
 8012ff0:	681a      	ldr	r2, [r3, #0]
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	330c      	adds	r3, #12
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	429a      	cmp	r2, r3
 8012ffa:	d00a      	beq.n	8013012 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012ffc:	68bb      	ldr	r3, [r7, #8]
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d002      	beq.n	8013008 <netif_do_set_gw+0x26>
 8013002:	68bb      	ldr	r3, [r7, #8]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	e000      	b.n	801300a <netif_do_set_gw+0x28>
 8013008:	2300      	movs	r3, #0
 801300a:	68fa      	ldr	r2, [r7, #12]
 801300c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801300e:	2301      	movs	r3, #1
 8013010:	e000      	b.n	8013014 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013012:	2300      	movs	r3, #0
}
 8013014:	4618      	mov	r0, r3
 8013016:	3714      	adds	r7, #20
 8013018:	46bd      	mov	sp, r7
 801301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301e:	4770      	bx	lr

08013020 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	b088      	sub	sp, #32
 8013024:	af00      	add	r7, sp, #0
 8013026:	60f8      	str	r0, [r7, #12]
 8013028:	60b9      	str	r1, [r7, #8]
 801302a:	607a      	str	r2, [r7, #4]
 801302c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801302e:	2300      	movs	r3, #0
 8013030:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013032:	2300      	movs	r3, #0
 8013034:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013036:	68bb      	ldr	r3, [r7, #8]
 8013038:	2b00      	cmp	r3, #0
 801303a:	d101      	bne.n	8013040 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801303c:	4b1c      	ldr	r3, [pc, #112]	@ (80130b0 <netif_set_addr+0x90>)
 801303e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d101      	bne.n	801304a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013046:	4b1a      	ldr	r3, [pc, #104]	@ (80130b0 <netif_set_addr+0x90>)
 8013048:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d101      	bne.n	8013054 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013050:	4b17      	ldr	r3, [pc, #92]	@ (80130b0 <netif_set_addr+0x90>)
 8013052:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013054:	68bb      	ldr	r3, [r7, #8]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d003      	beq.n	8013062 <netif_set_addr+0x42>
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d101      	bne.n	8013066 <netif_set_addr+0x46>
 8013062:	2301      	movs	r3, #1
 8013064:	e000      	b.n	8013068 <netif_set_addr+0x48>
 8013066:	2300      	movs	r3, #0
 8013068:	617b      	str	r3, [r7, #20]
  if (remove) {
 801306a:	697b      	ldr	r3, [r7, #20]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d006      	beq.n	801307e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013070:	f107 0310 	add.w	r3, r7, #16
 8013074:	461a      	mov	r2, r3
 8013076:	68b9      	ldr	r1, [r7, #8]
 8013078:	68f8      	ldr	r0, [r7, #12]
 801307a:	f7ff ff49 	bl	8012f10 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801307e:	69fa      	ldr	r2, [r7, #28]
 8013080:	6879      	ldr	r1, [r7, #4]
 8013082:	68f8      	ldr	r0, [r7, #12]
 8013084:	f7ff ff8e 	bl	8012fa4 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013088:	69ba      	ldr	r2, [r7, #24]
 801308a:	6839      	ldr	r1, [r7, #0]
 801308c:	68f8      	ldr	r0, [r7, #12]
 801308e:	f7ff ffa8 	bl	8012fe2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013092:	697b      	ldr	r3, [r7, #20]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d106      	bne.n	80130a6 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013098:	f107 0310 	add.w	r3, r7, #16
 801309c:	461a      	mov	r2, r3
 801309e:	68b9      	ldr	r1, [r7, #8]
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f7ff ff35 	bl	8012f10 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80130a6:	bf00      	nop
 80130a8:	3720      	adds	r7, #32
 80130aa:	46bd      	mov	sp, r7
 80130ac:	bd80      	pop	{r7, pc}
 80130ae:	bf00      	nop
 80130b0:	080276b8 	.word	0x080276b8

080130b4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80130b4:	b480      	push	{r7}
 80130b6:	b083      	sub	sp, #12
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80130bc:	4a04      	ldr	r2, [pc, #16]	@ (80130d0 <netif_set_default+0x1c>)
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80130c2:	bf00      	nop
 80130c4:	370c      	adds	r7, #12
 80130c6:	46bd      	mov	sp, r7
 80130c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130cc:	4770      	bx	lr
 80130ce:	bf00      	nop
 80130d0:	20067d70 	.word	0x20067d70

080130d4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b082      	sub	sp, #8
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d107      	bne.n	80130f2 <netif_set_up+0x1e>
 80130e2:	4b0f      	ldr	r3, [pc, #60]	@ (8013120 <netif_set_up+0x4c>)
 80130e4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80130e8:	490e      	ldr	r1, [pc, #56]	@ (8013124 <netif_set_up+0x50>)
 80130ea:	480f      	ldr	r0, [pc, #60]	@ (8013128 <netif_set_up+0x54>)
 80130ec:	f00c f846 	bl	801f17c <iprintf>
 80130f0:	e013      	b.n	801311a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80130f8:	f003 0301 	and.w	r3, r3, #1
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d10c      	bne.n	801311a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013106:	f043 0301 	orr.w	r3, r3, #1
 801310a:	b2da      	uxtb	r2, r3
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013112:	2103      	movs	r1, #3
 8013114:	6878      	ldr	r0, [r7, #4]
 8013116:	f000 f809 	bl	801312c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801311a:	3708      	adds	r7, #8
 801311c:	46bd      	mov	sp, r7
 801311e:	bd80      	pop	{r7, pc}
 8013120:	08024ea0 	.word	0x08024ea0
 8013124:	08025028 	.word	0x08025028
 8013128:	08024ef0 	.word	0x08024ef0

0801312c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
 8013132:	6078      	str	r0, [r7, #4]
 8013134:	460b      	mov	r3, r1
 8013136:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d106      	bne.n	801314c <netif_issue_reports+0x20>
 801313e:	4b18      	ldr	r3, [pc, #96]	@ (80131a0 <netif_issue_reports+0x74>)
 8013140:	f240 326d 	movw	r2, #877	@ 0x36d
 8013144:	4917      	ldr	r1, [pc, #92]	@ (80131a4 <netif_issue_reports+0x78>)
 8013146:	4818      	ldr	r0, [pc, #96]	@ (80131a8 <netif_issue_reports+0x7c>)
 8013148:	f00c f818 	bl	801f17c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013152:	f003 0304 	and.w	r3, r3, #4
 8013156:	2b00      	cmp	r3, #0
 8013158:	d01e      	beq.n	8013198 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013160:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013164:	2b00      	cmp	r3, #0
 8013166:	d017      	beq.n	8013198 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013168:	78fb      	ldrb	r3, [r7, #3]
 801316a:	f003 0301 	and.w	r3, r3, #1
 801316e:	2b00      	cmp	r3, #0
 8013170:	d013      	beq.n	801319a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	3304      	adds	r3, #4
 8013176:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013178:	2b00      	cmp	r3, #0
 801317a:	d00e      	beq.n	801319a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013182:	f003 0308 	and.w	r3, r3, #8
 8013186:	2b00      	cmp	r3, #0
 8013188:	d007      	beq.n	801319a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	3304      	adds	r3, #4
 801318e:	4619      	mov	r1, r3
 8013190:	6878      	ldr	r0, [r7, #4]
 8013192:	f009 f853 	bl	801c23c <etharp_request>
 8013196:	e000      	b.n	801319a <netif_issue_reports+0x6e>
    return;
 8013198:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801319a:	3708      	adds	r7, #8
 801319c:	46bd      	mov	sp, r7
 801319e:	bd80      	pop	{r7, pc}
 80131a0:	08024ea0 	.word	0x08024ea0
 80131a4:	08025044 	.word	0x08025044
 80131a8:	08024ef0 	.word	0x08024ef0

080131ac <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b082      	sub	sp, #8
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d107      	bne.n	80131ca <netif_set_down+0x1e>
 80131ba:	4b12      	ldr	r3, [pc, #72]	@ (8013204 <netif_set_down+0x58>)
 80131bc:	f240 329b 	movw	r2, #923	@ 0x39b
 80131c0:	4911      	ldr	r1, [pc, #68]	@ (8013208 <netif_set_down+0x5c>)
 80131c2:	4812      	ldr	r0, [pc, #72]	@ (801320c <netif_set_down+0x60>)
 80131c4:	f00b ffda 	bl	801f17c <iprintf>
 80131c8:	e019      	b.n	80131fe <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131d0:	f003 0301 	and.w	r3, r3, #1
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d012      	beq.n	80131fe <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131de:	f023 0301 	bic.w	r3, r3, #1
 80131e2:	b2da      	uxtb	r2, r3
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131f0:	f003 0308 	and.w	r3, r3, #8
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d002      	beq.n	80131fe <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80131f8:	6878      	ldr	r0, [r7, #4]
 80131fa:	f008 fbdd 	bl	801b9b8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80131fe:	3708      	adds	r7, #8
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}
 8013204:	08024ea0 	.word	0x08024ea0
 8013208:	08025068 	.word	0x08025068
 801320c:	08024ef0 	.word	0x08024ef0

08013210 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b082      	sub	sp, #8
 8013214:	af00      	add	r7, sp, #0
 8013216:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d107      	bne.n	801322e <netif_set_link_up+0x1e>
 801321e:	4b13      	ldr	r3, [pc, #76]	@ (801326c <netif_set_link_up+0x5c>)
 8013220:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8013224:	4912      	ldr	r1, [pc, #72]	@ (8013270 <netif_set_link_up+0x60>)
 8013226:	4813      	ldr	r0, [pc, #76]	@ (8013274 <netif_set_link_up+0x64>)
 8013228:	f00b ffa8 	bl	801f17c <iprintf>
 801322c:	e01b      	b.n	8013266 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013234:	f003 0304 	and.w	r3, r3, #4
 8013238:	2b00      	cmp	r3, #0
 801323a:	d114      	bne.n	8013266 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013242:	f043 0304 	orr.w	r3, r3, #4
 8013246:	b2da      	uxtb	r2, r3
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801324e:	2103      	movs	r1, #3
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f7ff ff6b 	bl	801312c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	69db      	ldr	r3, [r3, #28]
 801325a:	2b00      	cmp	r3, #0
 801325c:	d003      	beq.n	8013266 <netif_set_link_up+0x56>
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	69db      	ldr	r3, [r3, #28]
 8013262:	6878      	ldr	r0, [r7, #4]
 8013264:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013266:	3708      	adds	r7, #8
 8013268:	46bd      	mov	sp, r7
 801326a:	bd80      	pop	{r7, pc}
 801326c:	08024ea0 	.word	0x08024ea0
 8013270:	08025088 	.word	0x08025088
 8013274:	08024ef0 	.word	0x08024ef0

08013278 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b082      	sub	sp, #8
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d107      	bne.n	8013296 <netif_set_link_down+0x1e>
 8013286:	4b11      	ldr	r3, [pc, #68]	@ (80132cc <netif_set_link_down+0x54>)
 8013288:	f240 4206 	movw	r2, #1030	@ 0x406
 801328c:	4910      	ldr	r1, [pc, #64]	@ (80132d0 <netif_set_link_down+0x58>)
 801328e:	4811      	ldr	r0, [pc, #68]	@ (80132d4 <netif_set_link_down+0x5c>)
 8013290:	f00b ff74 	bl	801f17c <iprintf>
 8013294:	e017      	b.n	80132c6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801329c:	f003 0304 	and.w	r3, r3, #4
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d010      	beq.n	80132c6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80132aa:	f023 0304 	bic.w	r3, r3, #4
 80132ae:	b2da      	uxtb	r2, r3
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	69db      	ldr	r3, [r3, #28]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d003      	beq.n	80132c6 <netif_set_link_down+0x4e>
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	69db      	ldr	r3, [r3, #28]
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80132c6:	3708      	adds	r7, #8
 80132c8:	46bd      	mov	sp, r7
 80132ca:	bd80      	pop	{r7, pc}
 80132cc:	08024ea0 	.word	0x08024ea0
 80132d0:	080250ac 	.word	0x080250ac
 80132d4:	08024ef0 	.word	0x08024ef0

080132d8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80132d8:	b480      	push	{r7}
 80132da:	b083      	sub	sp, #12
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
 80132e0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d002      	beq.n	80132ee <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	683a      	ldr	r2, [r7, #0]
 80132ec:	61da      	str	r2, [r3, #28]
  }
}
 80132ee:	bf00      	nop
 80132f0:	370c      	adds	r7, #12
 80132f2:	46bd      	mov	sp, r7
 80132f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f8:	4770      	bx	lr

080132fa <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80132fa:	b480      	push	{r7}
 80132fc:	b085      	sub	sp, #20
 80132fe:	af00      	add	r7, sp, #0
 8013300:	60f8      	str	r0, [r7, #12]
 8013302:	60b9      	str	r1, [r7, #8]
 8013304:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8013306:	f06f 030b 	mvn.w	r3, #11
}
 801330a:	4618      	mov	r0, r3
 801330c:	3714      	adds	r7, #20
 801330e:	46bd      	mov	sp, r7
 8013310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013314:	4770      	bx	lr
	...

08013318 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8013318:	b480      	push	{r7}
 801331a:	b085      	sub	sp, #20
 801331c:	af00      	add	r7, sp, #0
 801331e:	4603      	mov	r3, r0
 8013320:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8013322:	79fb      	ldrb	r3, [r7, #7]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d013      	beq.n	8013350 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013328:	4b0d      	ldr	r3, [pc, #52]	@ (8013360 <netif_get_by_index+0x48>)
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	60fb      	str	r3, [r7, #12]
 801332e:	e00c      	b.n	801334a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013336:	3301      	adds	r3, #1
 8013338:	b2db      	uxtb	r3, r3
 801333a:	79fa      	ldrb	r2, [r7, #7]
 801333c:	429a      	cmp	r2, r3
 801333e:	d101      	bne.n	8013344 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	e006      	b.n	8013352 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	60fb      	str	r3, [r7, #12]
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d1ef      	bne.n	8013330 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013350:	2300      	movs	r3, #0
}
 8013352:	4618      	mov	r0, r3
 8013354:	3714      	adds	r7, #20
 8013356:	46bd      	mov	sp, r7
 8013358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801335c:	4770      	bx	lr
 801335e:	bf00      	nop
 8013360:	20067d6c 	.word	0x20067d6c

08013364 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801336a:	f00a ff33 	bl	801e1d4 <sys_arch_protect>
 801336e:	6038      	str	r0, [r7, #0]
 8013370:	4b0d      	ldr	r3, [pc, #52]	@ (80133a8 <pbuf_free_ooseq+0x44>)
 8013372:	2200      	movs	r2, #0
 8013374:	701a      	strb	r2, [r3, #0]
 8013376:	6838      	ldr	r0, [r7, #0]
 8013378:	f00a ff3a 	bl	801e1f0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801337c:	4b0b      	ldr	r3, [pc, #44]	@ (80133ac <pbuf_free_ooseq+0x48>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	607b      	str	r3, [r7, #4]
 8013382:	e00a      	b.n	801339a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013388:	2b00      	cmp	r3, #0
 801338a:	d003      	beq.n	8013394 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801338c:	6878      	ldr	r0, [r7, #4]
 801338e:	f002 fee9 	bl	8016164 <tcp_free_ooseq>
      return;
 8013392:	e005      	b.n	80133a0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	68db      	ldr	r3, [r3, #12]
 8013398:	607b      	str	r3, [r7, #4]
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d1f1      	bne.n	8013384 <pbuf_free_ooseq+0x20>
    }
  }
}
 80133a0:	3708      	adds	r7, #8
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}
 80133a6:	bf00      	nop
 80133a8:	20067d75 	.word	0x20067d75
 80133ac:	20067d84 	.word	0x20067d84

080133b0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b082      	sub	sp, #8
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80133b8:	f7ff ffd4 	bl	8013364 <pbuf_free_ooseq>
}
 80133bc:	bf00      	nop
 80133be:	3708      	adds	r7, #8
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd80      	pop	{r7, pc}

080133c4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b082      	sub	sp, #8
 80133c8:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80133ca:	f00a ff03 	bl	801e1d4 <sys_arch_protect>
 80133ce:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80133d0:	4b0f      	ldr	r3, [pc, #60]	@ (8013410 <pbuf_pool_is_empty+0x4c>)
 80133d2:	781b      	ldrb	r3, [r3, #0]
 80133d4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80133d6:	4b0e      	ldr	r3, [pc, #56]	@ (8013410 <pbuf_pool_is_empty+0x4c>)
 80133d8:	2201      	movs	r2, #1
 80133da:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80133dc:	6878      	ldr	r0, [r7, #4]
 80133de:	f00a ff07 	bl	801e1f0 <sys_arch_unprotect>

  if (!queued) {
 80133e2:	78fb      	ldrb	r3, [r7, #3]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d10f      	bne.n	8013408 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80133e8:	2100      	movs	r1, #0
 80133ea:	480a      	ldr	r0, [pc, #40]	@ (8013414 <pbuf_pool_is_empty+0x50>)
 80133ec:	f7fd fea8 	bl	8011140 <tcpip_try_callback>
 80133f0:	4603      	mov	r3, r0
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d008      	beq.n	8013408 <pbuf_pool_is_empty+0x44>
 80133f6:	f00a feed 	bl	801e1d4 <sys_arch_protect>
 80133fa:	6078      	str	r0, [r7, #4]
 80133fc:	4b04      	ldr	r3, [pc, #16]	@ (8013410 <pbuf_pool_is_empty+0x4c>)
 80133fe:	2200      	movs	r2, #0
 8013400:	701a      	strb	r2, [r3, #0]
 8013402:	6878      	ldr	r0, [r7, #4]
 8013404:	f00a fef4 	bl	801e1f0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8013408:	bf00      	nop
 801340a:	3708      	adds	r7, #8
 801340c:	46bd      	mov	sp, r7
 801340e:	bd80      	pop	{r7, pc}
 8013410:	20067d75 	.word	0x20067d75
 8013414:	080133b1 	.word	0x080133b1

08013418 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8013418:	b480      	push	{r7}
 801341a:	b085      	sub	sp, #20
 801341c:	af00      	add	r7, sp, #0
 801341e:	60f8      	str	r0, [r7, #12]
 8013420:	60b9      	str	r1, [r7, #8]
 8013422:	4611      	mov	r1, r2
 8013424:	461a      	mov	r2, r3
 8013426:	460b      	mov	r3, r1
 8013428:	80fb      	strh	r3, [r7, #6]
 801342a:	4613      	mov	r3, r2
 801342c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	2200      	movs	r2, #0
 8013432:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	68ba      	ldr	r2, [r7, #8]
 8013438:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	88fa      	ldrh	r2, [r7, #6]
 801343e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	88ba      	ldrh	r2, [r7, #4]
 8013444:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8013446:	8b3b      	ldrh	r3, [r7, #24]
 8013448:	b2da      	uxtb	r2, r3
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	7f3a      	ldrb	r2, [r7, #28]
 8013452:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	2201      	movs	r2, #1
 8013458:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	2200      	movs	r2, #0
 801345e:	73da      	strb	r2, [r3, #15]
}
 8013460:	bf00      	nop
 8013462:	3714      	adds	r7, #20
 8013464:	46bd      	mov	sp, r7
 8013466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346a:	4770      	bx	lr

0801346c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801346c:	b580      	push	{r7, lr}
 801346e:	b08c      	sub	sp, #48	@ 0x30
 8013470:	af02      	add	r7, sp, #8
 8013472:	4603      	mov	r3, r0
 8013474:	71fb      	strb	r3, [r7, #7]
 8013476:	460b      	mov	r3, r1
 8013478:	80bb      	strh	r3, [r7, #4]
 801347a:	4613      	mov	r3, r2
 801347c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801347e:	79fb      	ldrb	r3, [r7, #7]
 8013480:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8013482:	887b      	ldrh	r3, [r7, #2]
 8013484:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8013488:	d07f      	beq.n	801358a <pbuf_alloc+0x11e>
 801348a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801348e:	f300 80c8 	bgt.w	8013622 <pbuf_alloc+0x1b6>
 8013492:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8013496:	d010      	beq.n	80134ba <pbuf_alloc+0x4e>
 8013498:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801349c:	f300 80c1 	bgt.w	8013622 <pbuf_alloc+0x1b6>
 80134a0:	2b01      	cmp	r3, #1
 80134a2:	d002      	beq.n	80134aa <pbuf_alloc+0x3e>
 80134a4:	2b41      	cmp	r3, #65	@ 0x41
 80134a6:	f040 80bc 	bne.w	8013622 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80134aa:	887a      	ldrh	r2, [r7, #2]
 80134ac:	88bb      	ldrh	r3, [r7, #4]
 80134ae:	4619      	mov	r1, r3
 80134b0:	2000      	movs	r0, #0
 80134b2:	f000 f8d1 	bl	8013658 <pbuf_alloc_reference>
 80134b6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 80134b8:	e0bd      	b.n	8013636 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80134ba:	2300      	movs	r3, #0
 80134bc:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 80134be:	2300      	movs	r3, #0
 80134c0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80134c2:	88bb      	ldrh	r3, [r7, #4]
 80134c4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80134c6:	200d      	movs	r0, #13
 80134c8:	f7ff fb9a 	bl	8012c00 <memp_malloc>
 80134cc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80134ce:	693b      	ldr	r3, [r7, #16]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d109      	bne.n	80134e8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80134d4:	f7ff ff76 	bl	80133c4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80134d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d002      	beq.n	80134e4 <pbuf_alloc+0x78>
            pbuf_free(p);
 80134de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80134e0:	f000 faa8 	bl	8013a34 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80134e4:	2300      	movs	r3, #0
 80134e6:	e0a7      	b.n	8013638 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80134e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134ea:	3303      	adds	r3, #3
 80134ec:	b29b      	uxth	r3, r3
 80134ee:	f023 0303 	bic.w	r3, r3, #3
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 80134f8:	b29b      	uxth	r3, r3
 80134fa:	8b7a      	ldrh	r2, [r7, #26]
 80134fc:	4293      	cmp	r3, r2
 80134fe:	bf28      	it	cs
 8013500:	4613      	movcs	r3, r2
 8013502:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8013504:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013506:	3310      	adds	r3, #16
 8013508:	693a      	ldr	r2, [r7, #16]
 801350a:	4413      	add	r3, r2
 801350c:	3303      	adds	r3, #3
 801350e:	f023 0303 	bic.w	r3, r3, #3
 8013512:	4618      	mov	r0, r3
 8013514:	89f9      	ldrh	r1, [r7, #14]
 8013516:	8b7a      	ldrh	r2, [r7, #26]
 8013518:	2300      	movs	r3, #0
 801351a:	9301      	str	r3, [sp, #4]
 801351c:	887b      	ldrh	r3, [r7, #2]
 801351e:	9300      	str	r3, [sp, #0]
 8013520:	460b      	mov	r3, r1
 8013522:	4601      	mov	r1, r0
 8013524:	6938      	ldr	r0, [r7, #16]
 8013526:	f7ff ff77 	bl	8013418 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801352a:	693b      	ldr	r3, [r7, #16]
 801352c:	685b      	ldr	r3, [r3, #4]
 801352e:	f003 0303 	and.w	r3, r3, #3
 8013532:	2b00      	cmp	r3, #0
 8013534:	d006      	beq.n	8013544 <pbuf_alloc+0xd8>
 8013536:	4b42      	ldr	r3, [pc, #264]	@ (8013640 <pbuf_alloc+0x1d4>)
 8013538:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801353c:	4941      	ldr	r1, [pc, #260]	@ (8013644 <pbuf_alloc+0x1d8>)
 801353e:	4842      	ldr	r0, [pc, #264]	@ (8013648 <pbuf_alloc+0x1dc>)
 8013540:	f00b fe1c 	bl	801f17c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8013544:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013546:	3303      	adds	r3, #3
 8013548:	f023 0303 	bic.w	r3, r3, #3
 801354c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8013550:	d106      	bne.n	8013560 <pbuf_alloc+0xf4>
 8013552:	4b3b      	ldr	r3, [pc, #236]	@ (8013640 <pbuf_alloc+0x1d4>)
 8013554:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013558:	493c      	ldr	r1, [pc, #240]	@ (801364c <pbuf_alloc+0x1e0>)
 801355a:	483b      	ldr	r0, [pc, #236]	@ (8013648 <pbuf_alloc+0x1dc>)
 801355c:	f00b fe0e 	bl	801f17c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8013560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013562:	2b00      	cmp	r3, #0
 8013564:	d102      	bne.n	801356c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8013566:	693b      	ldr	r3, [r7, #16]
 8013568:	627b      	str	r3, [r7, #36]	@ 0x24
 801356a:	e002      	b.n	8013572 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801356c:	69fb      	ldr	r3, [r7, #28]
 801356e:	693a      	ldr	r2, [r7, #16]
 8013570:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8013572:	693b      	ldr	r3, [r7, #16]
 8013574:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8013576:	8b7a      	ldrh	r2, [r7, #26]
 8013578:	89fb      	ldrh	r3, [r7, #14]
 801357a:	1ad3      	subs	r3, r2, r3
 801357c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801357e:	2300      	movs	r3, #0
 8013580:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8013582:	8b7b      	ldrh	r3, [r7, #26]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d19e      	bne.n	80134c6 <pbuf_alloc+0x5a>
      break;
 8013588:	e055      	b.n	8013636 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801358a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801358c:	3303      	adds	r3, #3
 801358e:	b29b      	uxth	r3, r3
 8013590:	f023 0303 	bic.w	r3, r3, #3
 8013594:	b29a      	uxth	r2, r3
 8013596:	88bb      	ldrh	r3, [r7, #4]
 8013598:	3303      	adds	r3, #3
 801359a:	b29b      	uxth	r3, r3
 801359c:	f023 0303 	bic.w	r3, r3, #3
 80135a0:	b29b      	uxth	r3, r3
 80135a2:	4413      	add	r3, r2
 80135a4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80135a6:	8b3b      	ldrh	r3, [r7, #24]
 80135a8:	3310      	adds	r3, #16
 80135aa:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80135ac:	8b3a      	ldrh	r2, [r7, #24]
 80135ae:	88bb      	ldrh	r3, [r7, #4]
 80135b0:	3303      	adds	r3, #3
 80135b2:	f023 0303 	bic.w	r3, r3, #3
 80135b6:	429a      	cmp	r2, r3
 80135b8:	d306      	bcc.n	80135c8 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80135ba:	8afa      	ldrh	r2, [r7, #22]
 80135bc:	88bb      	ldrh	r3, [r7, #4]
 80135be:	3303      	adds	r3, #3
 80135c0:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d201      	bcs.n	80135cc <pbuf_alloc+0x160>
        return NULL;
 80135c8:	2300      	movs	r3, #0
 80135ca:	e035      	b.n	8013638 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80135cc:	8afb      	ldrh	r3, [r7, #22]
 80135ce:	4618      	mov	r0, r3
 80135d0:	f7ff f972 	bl	80128b8 <mem_malloc>
 80135d4:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80135d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d101      	bne.n	80135e0 <pbuf_alloc+0x174>
        return NULL;
 80135dc:	2300      	movs	r3, #0
 80135de:	e02b      	b.n	8013638 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80135e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80135e2:	3310      	adds	r3, #16
 80135e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135e6:	4413      	add	r3, r2
 80135e8:	3303      	adds	r3, #3
 80135ea:	f023 0303 	bic.w	r3, r3, #3
 80135ee:	4618      	mov	r0, r3
 80135f0:	88b9      	ldrh	r1, [r7, #4]
 80135f2:	88ba      	ldrh	r2, [r7, #4]
 80135f4:	2300      	movs	r3, #0
 80135f6:	9301      	str	r3, [sp, #4]
 80135f8:	887b      	ldrh	r3, [r7, #2]
 80135fa:	9300      	str	r3, [sp, #0]
 80135fc:	460b      	mov	r3, r1
 80135fe:	4601      	mov	r1, r0
 8013600:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013602:	f7ff ff09 	bl	8013418 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8013606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013608:	685b      	ldr	r3, [r3, #4]
 801360a:	f003 0303 	and.w	r3, r3, #3
 801360e:	2b00      	cmp	r3, #0
 8013610:	d010      	beq.n	8013634 <pbuf_alloc+0x1c8>
 8013612:	4b0b      	ldr	r3, [pc, #44]	@ (8013640 <pbuf_alloc+0x1d4>)
 8013614:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8013618:	490d      	ldr	r1, [pc, #52]	@ (8013650 <pbuf_alloc+0x1e4>)
 801361a:	480b      	ldr	r0, [pc, #44]	@ (8013648 <pbuf_alloc+0x1dc>)
 801361c:	f00b fdae 	bl	801f17c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8013620:	e008      	b.n	8013634 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8013622:	4b07      	ldr	r3, [pc, #28]	@ (8013640 <pbuf_alloc+0x1d4>)
 8013624:	f240 1227 	movw	r2, #295	@ 0x127
 8013628:	490a      	ldr	r1, [pc, #40]	@ (8013654 <pbuf_alloc+0x1e8>)
 801362a:	4807      	ldr	r0, [pc, #28]	@ (8013648 <pbuf_alloc+0x1dc>)
 801362c:	f00b fda6 	bl	801f17c <iprintf>
      return NULL;
 8013630:	2300      	movs	r3, #0
 8013632:	e001      	b.n	8013638 <pbuf_alloc+0x1cc>
      break;
 8013634:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8013636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013638:	4618      	mov	r0, r3
 801363a:	3728      	adds	r7, #40	@ 0x28
 801363c:	46bd      	mov	sp, r7
 801363e:	bd80      	pop	{r7, pc}
 8013640:	080250d0 	.word	0x080250d0
 8013644:	08025100 	.word	0x08025100
 8013648:	08025130 	.word	0x08025130
 801364c:	08025158 	.word	0x08025158
 8013650:	0802518c 	.word	0x0802518c
 8013654:	080251b8 	.word	0x080251b8

08013658 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b086      	sub	sp, #24
 801365c:	af02      	add	r7, sp, #8
 801365e:	6078      	str	r0, [r7, #4]
 8013660:	460b      	mov	r3, r1
 8013662:	807b      	strh	r3, [r7, #2]
 8013664:	4613      	mov	r3, r2
 8013666:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8013668:	883b      	ldrh	r3, [r7, #0]
 801366a:	2b41      	cmp	r3, #65	@ 0x41
 801366c:	d009      	beq.n	8013682 <pbuf_alloc_reference+0x2a>
 801366e:	883b      	ldrh	r3, [r7, #0]
 8013670:	2b01      	cmp	r3, #1
 8013672:	d006      	beq.n	8013682 <pbuf_alloc_reference+0x2a>
 8013674:	4b0f      	ldr	r3, [pc, #60]	@ (80136b4 <pbuf_alloc_reference+0x5c>)
 8013676:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801367a:	490f      	ldr	r1, [pc, #60]	@ (80136b8 <pbuf_alloc_reference+0x60>)
 801367c:	480f      	ldr	r0, [pc, #60]	@ (80136bc <pbuf_alloc_reference+0x64>)
 801367e:	f00b fd7d 	bl	801f17c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8013682:	200c      	movs	r0, #12
 8013684:	f7ff fabc 	bl	8012c00 <memp_malloc>
 8013688:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	2b00      	cmp	r3, #0
 801368e:	d101      	bne.n	8013694 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8013690:	2300      	movs	r3, #0
 8013692:	e00b      	b.n	80136ac <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8013694:	8879      	ldrh	r1, [r7, #2]
 8013696:	887a      	ldrh	r2, [r7, #2]
 8013698:	2300      	movs	r3, #0
 801369a:	9301      	str	r3, [sp, #4]
 801369c:	883b      	ldrh	r3, [r7, #0]
 801369e:	9300      	str	r3, [sp, #0]
 80136a0:	460b      	mov	r3, r1
 80136a2:	6879      	ldr	r1, [r7, #4]
 80136a4:	68f8      	ldr	r0, [r7, #12]
 80136a6:	f7ff feb7 	bl	8013418 <pbuf_init_alloced_pbuf>
  return p;
 80136aa:	68fb      	ldr	r3, [r7, #12]
}
 80136ac:	4618      	mov	r0, r3
 80136ae:	3710      	adds	r7, #16
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bd80      	pop	{r7, pc}
 80136b4:	080250d0 	.word	0x080250d0
 80136b8:	080251d4 	.word	0x080251d4
 80136bc:	08025130 	.word	0x08025130

080136c0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b088      	sub	sp, #32
 80136c4:	af02      	add	r7, sp, #8
 80136c6:	607b      	str	r3, [r7, #4]
 80136c8:	4603      	mov	r3, r0
 80136ca:	73fb      	strb	r3, [r7, #15]
 80136cc:	460b      	mov	r3, r1
 80136ce:	81bb      	strh	r3, [r7, #12]
 80136d0:	4613      	mov	r3, r2
 80136d2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80136d4:	7bfb      	ldrb	r3, [r7, #15]
 80136d6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80136d8:	8a7b      	ldrh	r3, [r7, #18]
 80136da:	3303      	adds	r3, #3
 80136dc:	f023 0203 	bic.w	r2, r3, #3
 80136e0:	89bb      	ldrh	r3, [r7, #12]
 80136e2:	441a      	add	r2, r3
 80136e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80136e6:	429a      	cmp	r2, r3
 80136e8:	d901      	bls.n	80136ee <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80136ea:	2300      	movs	r3, #0
 80136ec:	e018      	b.n	8013720 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80136ee:	6a3b      	ldr	r3, [r7, #32]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d007      	beq.n	8013704 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80136f4:	8a7b      	ldrh	r3, [r7, #18]
 80136f6:	3303      	adds	r3, #3
 80136f8:	f023 0303 	bic.w	r3, r3, #3
 80136fc:	6a3a      	ldr	r2, [r7, #32]
 80136fe:	4413      	add	r3, r2
 8013700:	617b      	str	r3, [r7, #20]
 8013702:	e001      	b.n	8013708 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8013704:	2300      	movs	r3, #0
 8013706:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8013708:	6878      	ldr	r0, [r7, #4]
 801370a:	89b9      	ldrh	r1, [r7, #12]
 801370c:	89ba      	ldrh	r2, [r7, #12]
 801370e:	2302      	movs	r3, #2
 8013710:	9301      	str	r3, [sp, #4]
 8013712:	897b      	ldrh	r3, [r7, #10]
 8013714:	9300      	str	r3, [sp, #0]
 8013716:	460b      	mov	r3, r1
 8013718:	6979      	ldr	r1, [r7, #20]
 801371a:	f7ff fe7d 	bl	8013418 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801371e:	687b      	ldr	r3, [r7, #4]
}
 8013720:	4618      	mov	r0, r3
 8013722:	3718      	adds	r7, #24
 8013724:	46bd      	mov	sp, r7
 8013726:	bd80      	pop	{r7, pc}

08013728 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b084      	sub	sp, #16
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
 8013730:	460b      	mov	r3, r1
 8013732:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d106      	bne.n	8013748 <pbuf_realloc+0x20>
 801373a:	4b3a      	ldr	r3, [pc, #232]	@ (8013824 <pbuf_realloc+0xfc>)
 801373c:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8013740:	4939      	ldr	r1, [pc, #228]	@ (8013828 <pbuf_realloc+0x100>)
 8013742:	483a      	ldr	r0, [pc, #232]	@ (801382c <pbuf_realloc+0x104>)
 8013744:	f00b fd1a 	bl	801f17c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	891b      	ldrh	r3, [r3, #8]
 801374c:	887a      	ldrh	r2, [r7, #2]
 801374e:	429a      	cmp	r2, r3
 8013750:	d263      	bcs.n	801381a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	891a      	ldrh	r2, [r3, #8]
 8013756:	887b      	ldrh	r3, [r7, #2]
 8013758:	1ad3      	subs	r3, r2, r3
 801375a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801375c:	887b      	ldrh	r3, [r7, #2]
 801375e:	817b      	strh	r3, [r7, #10]
  q = p;
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8013764:	e018      	b.n	8013798 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	895b      	ldrh	r3, [r3, #10]
 801376a:	897a      	ldrh	r2, [r7, #10]
 801376c:	1ad3      	subs	r3, r2, r3
 801376e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	891a      	ldrh	r2, [r3, #8]
 8013774:	893b      	ldrh	r3, [r7, #8]
 8013776:	1ad3      	subs	r3, r2, r3
 8013778:	b29a      	uxth	r2, r3
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d106      	bne.n	8013798 <pbuf_realloc+0x70>
 801378a:	4b26      	ldr	r3, [pc, #152]	@ (8013824 <pbuf_realloc+0xfc>)
 801378c:	f240 12af 	movw	r2, #431	@ 0x1af
 8013790:	4927      	ldr	r1, [pc, #156]	@ (8013830 <pbuf_realloc+0x108>)
 8013792:	4826      	ldr	r0, [pc, #152]	@ (801382c <pbuf_realloc+0x104>)
 8013794:	f00b fcf2 	bl	801f17c <iprintf>
  while (rem_len > q->len) {
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	895b      	ldrh	r3, [r3, #10]
 801379c:	897a      	ldrh	r2, [r7, #10]
 801379e:	429a      	cmp	r2, r3
 80137a0:	d8e1      	bhi.n	8013766 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	7b1b      	ldrb	r3, [r3, #12]
 80137a6:	f003 030f 	and.w	r3, r3, #15
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	d121      	bne.n	80137f2 <pbuf_realloc+0xca>
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	895b      	ldrh	r3, [r3, #10]
 80137b2:	897a      	ldrh	r2, [r7, #10]
 80137b4:	429a      	cmp	r2, r3
 80137b6:	d01c      	beq.n	80137f2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	7b5b      	ldrb	r3, [r3, #13]
 80137bc:	f003 0302 	and.w	r3, r3, #2
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d116      	bne.n	80137f2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	685a      	ldr	r2, [r3, #4]
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	1ad3      	subs	r3, r2, r3
 80137cc:	b29a      	uxth	r2, r3
 80137ce:	897b      	ldrh	r3, [r7, #10]
 80137d0:	4413      	add	r3, r2
 80137d2:	b29b      	uxth	r3, r3
 80137d4:	4619      	mov	r1, r3
 80137d6:	68f8      	ldr	r0, [r7, #12]
 80137d8:	f7fe ff64 	bl	80126a4 <mem_trim>
 80137dc:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d106      	bne.n	80137f2 <pbuf_realloc+0xca>
 80137e4:	4b0f      	ldr	r3, [pc, #60]	@ (8013824 <pbuf_realloc+0xfc>)
 80137e6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80137ea:	4912      	ldr	r1, [pc, #72]	@ (8013834 <pbuf_realloc+0x10c>)
 80137ec:	480f      	ldr	r0, [pc, #60]	@ (801382c <pbuf_realloc+0x104>)
 80137ee:	f00b fcc5 	bl	801f17c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	897a      	ldrh	r2, [r7, #10]
 80137f6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	895a      	ldrh	r2, [r3, #10]
 80137fc:	68fb      	ldr	r3, [r7, #12]
 80137fe:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	2b00      	cmp	r3, #0
 8013806:	d004      	beq.n	8013812 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	4618      	mov	r0, r3
 801380e:	f000 f911 	bl	8013a34 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	2200      	movs	r2, #0
 8013816:	601a      	str	r2, [r3, #0]
 8013818:	e000      	b.n	801381c <pbuf_realloc+0xf4>
    return;
 801381a:	bf00      	nop

}
 801381c:	3710      	adds	r7, #16
 801381e:	46bd      	mov	sp, r7
 8013820:	bd80      	pop	{r7, pc}
 8013822:	bf00      	nop
 8013824:	080250d0 	.word	0x080250d0
 8013828:	080251e8 	.word	0x080251e8
 801382c:	08025130 	.word	0x08025130
 8013830:	08025200 	.word	0x08025200
 8013834:	08025218 	.word	0x08025218

08013838 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8013838:	b580      	push	{r7, lr}
 801383a:	b086      	sub	sp, #24
 801383c:	af00      	add	r7, sp, #0
 801383e:	60f8      	str	r0, [r7, #12]
 8013840:	60b9      	str	r1, [r7, #8]
 8013842:	4613      	mov	r3, r2
 8013844:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d106      	bne.n	801385a <pbuf_add_header_impl+0x22>
 801384c:	4b2b      	ldr	r3, [pc, #172]	@ (80138fc <pbuf_add_header_impl+0xc4>)
 801384e:	f240 12df 	movw	r2, #479	@ 0x1df
 8013852:	492b      	ldr	r1, [pc, #172]	@ (8013900 <pbuf_add_header_impl+0xc8>)
 8013854:	482b      	ldr	r0, [pc, #172]	@ (8013904 <pbuf_add_header_impl+0xcc>)
 8013856:	f00b fc91 	bl	801f17c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d003      	beq.n	8013868 <pbuf_add_header_impl+0x30>
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013866:	d301      	bcc.n	801386c <pbuf_add_header_impl+0x34>
    return 1;
 8013868:	2301      	movs	r3, #1
 801386a:	e043      	b.n	80138f4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d101      	bne.n	8013876 <pbuf_add_header_impl+0x3e>
    return 0;
 8013872:	2300      	movs	r3, #0
 8013874:	e03e      	b.n	80138f4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8013876:	68bb      	ldr	r3, [r7, #8]
 8013878:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	891a      	ldrh	r2, [r3, #8]
 801387e:	8a7b      	ldrh	r3, [r7, #18]
 8013880:	4413      	add	r3, r2
 8013882:	b29b      	uxth	r3, r3
 8013884:	8a7a      	ldrh	r2, [r7, #18]
 8013886:	429a      	cmp	r2, r3
 8013888:	d901      	bls.n	801388e <pbuf_add_header_impl+0x56>
    return 1;
 801388a:	2301      	movs	r3, #1
 801388c:	e032      	b.n	80138f4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	7b1b      	ldrb	r3, [r3, #12]
 8013892:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013894:	8a3b      	ldrh	r3, [r7, #16]
 8013896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801389a:	2b00      	cmp	r3, #0
 801389c:	d00c      	beq.n	80138b8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	685a      	ldr	r2, [r3, #4]
 80138a2:	68bb      	ldr	r3, [r7, #8]
 80138a4:	425b      	negs	r3, r3
 80138a6:	4413      	add	r3, r2
 80138a8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	3310      	adds	r3, #16
 80138ae:	697a      	ldr	r2, [r7, #20]
 80138b0:	429a      	cmp	r2, r3
 80138b2:	d20d      	bcs.n	80138d0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80138b4:	2301      	movs	r3, #1
 80138b6:	e01d      	b.n	80138f4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80138b8:	79fb      	ldrb	r3, [r7, #7]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d006      	beq.n	80138cc <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	685a      	ldr	r2, [r3, #4]
 80138c2:	68bb      	ldr	r3, [r7, #8]
 80138c4:	425b      	negs	r3, r3
 80138c6:	4413      	add	r3, r2
 80138c8:	617b      	str	r3, [r7, #20]
 80138ca:	e001      	b.n	80138d0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80138cc:	2301      	movs	r3, #1
 80138ce:	e011      	b.n	80138f4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	697a      	ldr	r2, [r7, #20]
 80138d4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	895a      	ldrh	r2, [r3, #10]
 80138da:	8a7b      	ldrh	r3, [r7, #18]
 80138dc:	4413      	add	r3, r2
 80138de:	b29a      	uxth	r2, r3
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	891a      	ldrh	r2, [r3, #8]
 80138e8:	8a7b      	ldrh	r3, [r7, #18]
 80138ea:	4413      	add	r3, r2
 80138ec:	b29a      	uxth	r2, r3
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	811a      	strh	r2, [r3, #8]


  return 0;
 80138f2:	2300      	movs	r3, #0
}
 80138f4:	4618      	mov	r0, r3
 80138f6:	3718      	adds	r7, #24
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}
 80138fc:	080250d0 	.word	0x080250d0
 8013900:	08025234 	.word	0x08025234
 8013904:	08025130 	.word	0x08025130

08013908 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013908:	b580      	push	{r7, lr}
 801390a:	b082      	sub	sp, #8
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
 8013910:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013912:	2200      	movs	r2, #0
 8013914:	6839      	ldr	r1, [r7, #0]
 8013916:	6878      	ldr	r0, [r7, #4]
 8013918:	f7ff ff8e 	bl	8013838 <pbuf_add_header_impl>
 801391c:	4603      	mov	r3, r0
}
 801391e:	4618      	mov	r0, r3
 8013920:	3708      	adds	r7, #8
 8013922:	46bd      	mov	sp, r7
 8013924:	bd80      	pop	{r7, pc}
	...

08013928 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b084      	sub	sp, #16
 801392c:	af00      	add	r7, sp, #0
 801392e:	6078      	str	r0, [r7, #4]
 8013930:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d106      	bne.n	8013946 <pbuf_remove_header+0x1e>
 8013938:	4b20      	ldr	r3, [pc, #128]	@ (80139bc <pbuf_remove_header+0x94>)
 801393a:	f240 224b 	movw	r2, #587	@ 0x24b
 801393e:	4920      	ldr	r1, [pc, #128]	@ (80139c0 <pbuf_remove_header+0x98>)
 8013940:	4820      	ldr	r0, [pc, #128]	@ (80139c4 <pbuf_remove_header+0x9c>)
 8013942:	f00b fc1b 	bl	801f17c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d003      	beq.n	8013954 <pbuf_remove_header+0x2c>
 801394c:	683b      	ldr	r3, [r7, #0]
 801394e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013952:	d301      	bcc.n	8013958 <pbuf_remove_header+0x30>
    return 1;
 8013954:	2301      	movs	r3, #1
 8013956:	e02c      	b.n	80139b2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8013958:	683b      	ldr	r3, [r7, #0]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d101      	bne.n	8013962 <pbuf_remove_header+0x3a>
    return 0;
 801395e:	2300      	movs	r3, #0
 8013960:	e027      	b.n	80139b2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013962:	683b      	ldr	r3, [r7, #0]
 8013964:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	895b      	ldrh	r3, [r3, #10]
 801396a:	89fa      	ldrh	r2, [r7, #14]
 801396c:	429a      	cmp	r2, r3
 801396e:	d908      	bls.n	8013982 <pbuf_remove_header+0x5a>
 8013970:	4b12      	ldr	r3, [pc, #72]	@ (80139bc <pbuf_remove_header+0x94>)
 8013972:	f240 2255 	movw	r2, #597	@ 0x255
 8013976:	4914      	ldr	r1, [pc, #80]	@ (80139c8 <pbuf_remove_header+0xa0>)
 8013978:	4812      	ldr	r0, [pc, #72]	@ (80139c4 <pbuf_remove_header+0x9c>)
 801397a:	f00b fbff 	bl	801f17c <iprintf>
 801397e:	2301      	movs	r3, #1
 8013980:	e017      	b.n	80139b2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	685b      	ldr	r3, [r3, #4]
 8013986:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	685a      	ldr	r2, [r3, #4]
 801398c:	683b      	ldr	r3, [r7, #0]
 801398e:	441a      	add	r2, r3
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	895a      	ldrh	r2, [r3, #10]
 8013998:	89fb      	ldrh	r3, [r7, #14]
 801399a:	1ad3      	subs	r3, r2, r3
 801399c:	b29a      	uxth	r2, r3
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	891a      	ldrh	r2, [r3, #8]
 80139a6:	89fb      	ldrh	r3, [r7, #14]
 80139a8:	1ad3      	subs	r3, r2, r3
 80139aa:	b29a      	uxth	r2, r3
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80139b0:	2300      	movs	r3, #0
}
 80139b2:	4618      	mov	r0, r3
 80139b4:	3710      	adds	r7, #16
 80139b6:	46bd      	mov	sp, r7
 80139b8:	bd80      	pop	{r7, pc}
 80139ba:	bf00      	nop
 80139bc:	080250d0 	.word	0x080250d0
 80139c0:	08025234 	.word	0x08025234
 80139c4:	08025130 	.word	0x08025130
 80139c8:	08025240 	.word	0x08025240

080139cc <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b082      	sub	sp, #8
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
 80139d4:	460b      	mov	r3, r1
 80139d6:	807b      	strh	r3, [r7, #2]
 80139d8:	4613      	mov	r3, r2
 80139da:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80139dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	da08      	bge.n	80139f6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80139e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139e8:	425b      	negs	r3, r3
 80139ea:	4619      	mov	r1, r3
 80139ec:	6878      	ldr	r0, [r7, #4]
 80139ee:	f7ff ff9b 	bl	8013928 <pbuf_remove_header>
 80139f2:	4603      	mov	r3, r0
 80139f4:	e007      	b.n	8013a06 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80139f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139fa:	787a      	ldrb	r2, [r7, #1]
 80139fc:	4619      	mov	r1, r3
 80139fe:	6878      	ldr	r0, [r7, #4]
 8013a00:	f7ff ff1a 	bl	8013838 <pbuf_add_header_impl>
 8013a04:	4603      	mov	r3, r0
  }
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	3708      	adds	r7, #8
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	bd80      	pop	{r7, pc}

08013a0e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8013a0e:	b580      	push	{r7, lr}
 8013a10:	b082      	sub	sp, #8
 8013a12:	af00      	add	r7, sp, #0
 8013a14:	6078      	str	r0, [r7, #4]
 8013a16:	460b      	mov	r3, r1
 8013a18:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8013a1a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013a1e:	2201      	movs	r2, #1
 8013a20:	4619      	mov	r1, r3
 8013a22:	6878      	ldr	r0, [r7, #4]
 8013a24:	f7ff ffd2 	bl	80139cc <pbuf_header_impl>
 8013a28:	4603      	mov	r3, r0
}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3708      	adds	r7, #8
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}
	...

08013a34 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8013a34:	b580      	push	{r7, lr}
 8013a36:	b088      	sub	sp, #32
 8013a38:	af00      	add	r7, sp, #0
 8013a3a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d10b      	bne.n	8013a5a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d106      	bne.n	8013a56 <pbuf_free+0x22>
 8013a48:	4b3b      	ldr	r3, [pc, #236]	@ (8013b38 <pbuf_free+0x104>)
 8013a4a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8013a4e:	493b      	ldr	r1, [pc, #236]	@ (8013b3c <pbuf_free+0x108>)
 8013a50:	483b      	ldr	r0, [pc, #236]	@ (8013b40 <pbuf_free+0x10c>)
 8013a52:	f00b fb93 	bl	801f17c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8013a56:	2300      	movs	r3, #0
 8013a58:	e069      	b.n	8013b2e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013a5e:	e062      	b.n	8013b26 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013a60:	f00a fbb8 	bl	801e1d4 <sys_arch_protect>
 8013a64:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	7b9b      	ldrb	r3, [r3, #14]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d106      	bne.n	8013a7c <pbuf_free+0x48>
 8013a6e:	4b32      	ldr	r3, [pc, #200]	@ (8013b38 <pbuf_free+0x104>)
 8013a70:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8013a74:	4933      	ldr	r1, [pc, #204]	@ (8013b44 <pbuf_free+0x110>)
 8013a76:	4832      	ldr	r0, [pc, #200]	@ (8013b40 <pbuf_free+0x10c>)
 8013a78:	f00b fb80 	bl	801f17c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	7b9b      	ldrb	r3, [r3, #14]
 8013a80:	3b01      	subs	r3, #1
 8013a82:	b2da      	uxtb	r2, r3
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	739a      	strb	r2, [r3, #14]
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	7b9b      	ldrb	r3, [r3, #14]
 8013a8c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8013a8e:	69b8      	ldr	r0, [r7, #24]
 8013a90:	f00a fbae 	bl	801e1f0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013a94:	7dfb      	ldrb	r3, [r7, #23]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d143      	bne.n	8013b22 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	7b1b      	ldrb	r3, [r3, #12]
 8013aa4:	f003 030f 	and.w	r3, r3, #15
 8013aa8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	7b5b      	ldrb	r3, [r3, #13]
 8013aae:	f003 0302 	and.w	r3, r3, #2
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d011      	beq.n	8013ada <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8013aba:	68bb      	ldr	r3, [r7, #8]
 8013abc:	691b      	ldr	r3, [r3, #16]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d106      	bne.n	8013ad0 <pbuf_free+0x9c>
 8013ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8013b38 <pbuf_free+0x104>)
 8013ac4:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8013ac8:	491f      	ldr	r1, [pc, #124]	@ (8013b48 <pbuf_free+0x114>)
 8013aca:	481d      	ldr	r0, [pc, #116]	@ (8013b40 <pbuf_free+0x10c>)
 8013acc:	f00b fb56 	bl	801f17c <iprintf>
        pc->custom_free_function(p);
 8013ad0:	68bb      	ldr	r3, [r7, #8]
 8013ad2:	691b      	ldr	r3, [r3, #16]
 8013ad4:	6878      	ldr	r0, [r7, #4]
 8013ad6:	4798      	blx	r3
 8013ad8:	e01d      	b.n	8013b16 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8013ada:	7bfb      	ldrb	r3, [r7, #15]
 8013adc:	2b02      	cmp	r3, #2
 8013ade:	d104      	bne.n	8013aea <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013ae0:	6879      	ldr	r1, [r7, #4]
 8013ae2:	200d      	movs	r0, #13
 8013ae4:	f7ff f902 	bl	8012cec <memp_free>
 8013ae8:	e015      	b.n	8013b16 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8013aea:	7bfb      	ldrb	r3, [r7, #15]
 8013aec:	2b01      	cmp	r3, #1
 8013aee:	d104      	bne.n	8013afa <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013af0:	6879      	ldr	r1, [r7, #4]
 8013af2:	200c      	movs	r0, #12
 8013af4:	f7ff f8fa 	bl	8012cec <memp_free>
 8013af8:	e00d      	b.n	8013b16 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013afa:	7bfb      	ldrb	r3, [r7, #15]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d103      	bne.n	8013b08 <pbuf_free+0xd4>
          mem_free(p);
 8013b00:	6878      	ldr	r0, [r7, #4]
 8013b02:	f7fe fd3f 	bl	8012584 <mem_free>
 8013b06:	e006      	b.n	8013b16 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013b08:	4b0b      	ldr	r3, [pc, #44]	@ (8013b38 <pbuf_free+0x104>)
 8013b0a:	f240 320f 	movw	r2, #783	@ 0x30f
 8013b0e:	490f      	ldr	r1, [pc, #60]	@ (8013b4c <pbuf_free+0x118>)
 8013b10:	480b      	ldr	r0, [pc, #44]	@ (8013b40 <pbuf_free+0x10c>)
 8013b12:	f00b fb33 	bl	801f17c <iprintf>
        }
      }
      count++;
 8013b16:	7ffb      	ldrb	r3, [r7, #31]
 8013b18:	3301      	adds	r3, #1
 8013b1a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8013b1c:	693b      	ldr	r3, [r7, #16]
 8013b1e:	607b      	str	r3, [r7, #4]
 8013b20:	e001      	b.n	8013b26 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013b22:	2300      	movs	r3, #0
 8013b24:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d199      	bne.n	8013a60 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013b2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b2e:	4618      	mov	r0, r3
 8013b30:	3720      	adds	r7, #32
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
 8013b36:	bf00      	nop
 8013b38:	080250d0 	.word	0x080250d0
 8013b3c:	08025234 	.word	0x08025234
 8013b40:	08025130 	.word	0x08025130
 8013b44:	08025260 	.word	0x08025260
 8013b48:	08025278 	.word	0x08025278
 8013b4c:	0802529c 	.word	0x0802529c

08013b50 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013b50:	b480      	push	{r7}
 8013b52:	b085      	sub	sp, #20
 8013b54:	af00      	add	r7, sp, #0
 8013b56:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013b5c:	e005      	b.n	8013b6a <pbuf_clen+0x1a>
    ++len;
 8013b5e:	89fb      	ldrh	r3, [r7, #14]
 8013b60:	3301      	adds	r3, #1
 8013b62:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d1f6      	bne.n	8013b5e <pbuf_clen+0xe>
  }
  return len;
 8013b70:	89fb      	ldrh	r3, [r7, #14]
}
 8013b72:	4618      	mov	r0, r3
 8013b74:	3714      	adds	r7, #20
 8013b76:	46bd      	mov	sp, r7
 8013b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7c:	4770      	bx	lr
	...

08013b80 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b084      	sub	sp, #16
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d016      	beq.n	8013bbc <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013b8e:	f00a fb21 	bl	801e1d4 <sys_arch_protect>
 8013b92:	60f8      	str	r0, [r7, #12]
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	7b9b      	ldrb	r3, [r3, #14]
 8013b98:	3301      	adds	r3, #1
 8013b9a:	b2da      	uxtb	r2, r3
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	739a      	strb	r2, [r3, #14]
 8013ba0:	68f8      	ldr	r0, [r7, #12]
 8013ba2:	f00a fb25 	bl	801e1f0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	7b9b      	ldrb	r3, [r3, #14]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d106      	bne.n	8013bbc <pbuf_ref+0x3c>
 8013bae:	4b05      	ldr	r3, [pc, #20]	@ (8013bc4 <pbuf_ref+0x44>)
 8013bb0:	f240 3242 	movw	r2, #834	@ 0x342
 8013bb4:	4904      	ldr	r1, [pc, #16]	@ (8013bc8 <pbuf_ref+0x48>)
 8013bb6:	4805      	ldr	r0, [pc, #20]	@ (8013bcc <pbuf_ref+0x4c>)
 8013bb8:	f00b fae0 	bl	801f17c <iprintf>
  }
}
 8013bbc:	bf00      	nop
 8013bbe:	3710      	adds	r7, #16
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	bd80      	pop	{r7, pc}
 8013bc4:	080250d0 	.word	0x080250d0
 8013bc8:	080252b0 	.word	0x080252b0
 8013bcc:	08025130 	.word	0x08025130

08013bd0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013bd0:	b580      	push	{r7, lr}
 8013bd2:	b084      	sub	sp, #16
 8013bd4:	af00      	add	r7, sp, #0
 8013bd6:	6078      	str	r0, [r7, #4]
 8013bd8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d002      	beq.n	8013be6 <pbuf_cat+0x16>
 8013be0:	683b      	ldr	r3, [r7, #0]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d107      	bne.n	8013bf6 <pbuf_cat+0x26>
 8013be6:	4b20      	ldr	r3, [pc, #128]	@ (8013c68 <pbuf_cat+0x98>)
 8013be8:	f240 3259 	movw	r2, #857	@ 0x359
 8013bec:	491f      	ldr	r1, [pc, #124]	@ (8013c6c <pbuf_cat+0x9c>)
 8013bee:	4820      	ldr	r0, [pc, #128]	@ (8013c70 <pbuf_cat+0xa0>)
 8013bf0:	f00b fac4 	bl	801f17c <iprintf>
 8013bf4:	e034      	b.n	8013c60 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	60fb      	str	r3, [r7, #12]
 8013bfa:	e00a      	b.n	8013c12 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	891a      	ldrh	r2, [r3, #8]
 8013c00:	683b      	ldr	r3, [r7, #0]
 8013c02:	891b      	ldrh	r3, [r3, #8]
 8013c04:	4413      	add	r3, r2
 8013c06:	b29a      	uxth	r2, r3
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	60fb      	str	r3, [r7, #12]
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d1f0      	bne.n	8013bfc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	891a      	ldrh	r2, [r3, #8]
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	895b      	ldrh	r3, [r3, #10]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	d006      	beq.n	8013c34 <pbuf_cat+0x64>
 8013c26:	4b10      	ldr	r3, [pc, #64]	@ (8013c68 <pbuf_cat+0x98>)
 8013c28:	f240 3262 	movw	r2, #866	@ 0x362
 8013c2c:	4911      	ldr	r1, [pc, #68]	@ (8013c74 <pbuf_cat+0xa4>)
 8013c2e:	4810      	ldr	r0, [pc, #64]	@ (8013c70 <pbuf_cat+0xa0>)
 8013c30:	f00b faa4 	bl	801f17c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d006      	beq.n	8013c4a <pbuf_cat+0x7a>
 8013c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8013c68 <pbuf_cat+0x98>)
 8013c3e:	f240 3263 	movw	r2, #867	@ 0x363
 8013c42:	490d      	ldr	r1, [pc, #52]	@ (8013c78 <pbuf_cat+0xa8>)
 8013c44:	480a      	ldr	r0, [pc, #40]	@ (8013c70 <pbuf_cat+0xa0>)
 8013c46:	f00b fa99 	bl	801f17c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	891a      	ldrh	r2, [r3, #8]
 8013c4e:	683b      	ldr	r3, [r7, #0]
 8013c50:	891b      	ldrh	r3, [r3, #8]
 8013c52:	4413      	add	r3, r2
 8013c54:	b29a      	uxth	r2, r3
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	683a      	ldr	r2, [r7, #0]
 8013c5e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013c60:	3710      	adds	r7, #16
 8013c62:	46bd      	mov	sp, r7
 8013c64:	bd80      	pop	{r7, pc}
 8013c66:	bf00      	nop
 8013c68:	080250d0 	.word	0x080250d0
 8013c6c:	080252c4 	.word	0x080252c4
 8013c70:	08025130 	.word	0x08025130
 8013c74:	080252fc 	.word	0x080252fc
 8013c78:	0802532c 	.word	0x0802532c

08013c7c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b082      	sub	sp, #8
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
 8013c84:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8013c86:	6839      	ldr	r1, [r7, #0]
 8013c88:	6878      	ldr	r0, [r7, #4]
 8013c8a:	f7ff ffa1 	bl	8013bd0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8013c8e:	6838      	ldr	r0, [r7, #0]
 8013c90:	f7ff ff76 	bl	8013b80 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013c94:	bf00      	nop
 8013c96:	3708      	adds	r7, #8
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b086      	sub	sp, #24
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	617b      	str	r3, [r7, #20]
 8013caa:	2300      	movs	r3, #0
 8013cac:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d008      	beq.n	8013cc6 <pbuf_copy+0x2a>
 8013cb4:	683b      	ldr	r3, [r7, #0]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d005      	beq.n	8013cc6 <pbuf_copy+0x2a>
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	891a      	ldrh	r2, [r3, #8]
 8013cbe:	683b      	ldr	r3, [r7, #0]
 8013cc0:	891b      	ldrh	r3, [r3, #8]
 8013cc2:	429a      	cmp	r2, r3
 8013cc4:	d209      	bcs.n	8013cda <pbuf_copy+0x3e>
 8013cc6:	4b57      	ldr	r3, [pc, #348]	@ (8013e24 <pbuf_copy+0x188>)
 8013cc8:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8013ccc:	4956      	ldr	r1, [pc, #344]	@ (8013e28 <pbuf_copy+0x18c>)
 8013cce:	4857      	ldr	r0, [pc, #348]	@ (8013e2c <pbuf_copy+0x190>)
 8013cd0:	f00b fa54 	bl	801f17c <iprintf>
 8013cd4:	f06f 030f 	mvn.w	r3, #15
 8013cd8:	e09f      	b.n	8013e1a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	895b      	ldrh	r3, [r3, #10]
 8013cde:	461a      	mov	r2, r3
 8013ce0:	697b      	ldr	r3, [r7, #20]
 8013ce2:	1ad2      	subs	r2, r2, r3
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	895b      	ldrh	r3, [r3, #10]
 8013ce8:	4619      	mov	r1, r3
 8013cea:	693b      	ldr	r3, [r7, #16]
 8013cec:	1acb      	subs	r3, r1, r3
 8013cee:	429a      	cmp	r2, r3
 8013cf0:	d306      	bcc.n	8013d00 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013cf2:	683b      	ldr	r3, [r7, #0]
 8013cf4:	895b      	ldrh	r3, [r3, #10]
 8013cf6:	461a      	mov	r2, r3
 8013cf8:	693b      	ldr	r3, [r7, #16]
 8013cfa:	1ad3      	subs	r3, r2, r3
 8013cfc:	60fb      	str	r3, [r7, #12]
 8013cfe:	e005      	b.n	8013d0c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	895b      	ldrh	r3, [r3, #10]
 8013d04:	461a      	mov	r2, r3
 8013d06:	697b      	ldr	r3, [r7, #20]
 8013d08:	1ad3      	subs	r3, r2, r3
 8013d0a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	685a      	ldr	r2, [r3, #4]
 8013d10:	697b      	ldr	r3, [r7, #20]
 8013d12:	18d0      	adds	r0, r2, r3
 8013d14:	683b      	ldr	r3, [r7, #0]
 8013d16:	685a      	ldr	r2, [r3, #4]
 8013d18:	693b      	ldr	r3, [r7, #16]
 8013d1a:	4413      	add	r3, r2
 8013d1c:	68fa      	ldr	r2, [r7, #12]
 8013d1e:	4619      	mov	r1, r3
 8013d20:	f00b fe3d 	bl	801f99e <memcpy>
    offset_to += len;
 8013d24:	697a      	ldr	r2, [r7, #20]
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	4413      	add	r3, r2
 8013d2a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013d2c:	693a      	ldr	r2, [r7, #16]
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	4413      	add	r3, r2
 8013d32:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	895b      	ldrh	r3, [r3, #10]
 8013d38:	461a      	mov	r2, r3
 8013d3a:	697b      	ldr	r3, [r7, #20]
 8013d3c:	4293      	cmp	r3, r2
 8013d3e:	d906      	bls.n	8013d4e <pbuf_copy+0xb2>
 8013d40:	4b38      	ldr	r3, [pc, #224]	@ (8013e24 <pbuf_copy+0x188>)
 8013d42:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8013d46:	493a      	ldr	r1, [pc, #232]	@ (8013e30 <pbuf_copy+0x194>)
 8013d48:	4838      	ldr	r0, [pc, #224]	@ (8013e2c <pbuf_copy+0x190>)
 8013d4a:	f00b fa17 	bl	801f17c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013d4e:	683b      	ldr	r3, [r7, #0]
 8013d50:	895b      	ldrh	r3, [r3, #10]
 8013d52:	461a      	mov	r2, r3
 8013d54:	693b      	ldr	r3, [r7, #16]
 8013d56:	4293      	cmp	r3, r2
 8013d58:	d906      	bls.n	8013d68 <pbuf_copy+0xcc>
 8013d5a:	4b32      	ldr	r3, [pc, #200]	@ (8013e24 <pbuf_copy+0x188>)
 8013d5c:	f240 32da 	movw	r2, #986	@ 0x3da
 8013d60:	4934      	ldr	r1, [pc, #208]	@ (8013e34 <pbuf_copy+0x198>)
 8013d62:	4832      	ldr	r0, [pc, #200]	@ (8013e2c <pbuf_copy+0x190>)
 8013d64:	f00b fa0a 	bl	801f17c <iprintf>
    if (offset_from >= p_from->len) {
 8013d68:	683b      	ldr	r3, [r7, #0]
 8013d6a:	895b      	ldrh	r3, [r3, #10]
 8013d6c:	461a      	mov	r2, r3
 8013d6e:	693b      	ldr	r3, [r7, #16]
 8013d70:	4293      	cmp	r3, r2
 8013d72:	d304      	bcc.n	8013d7e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013d74:	2300      	movs	r3, #0
 8013d76:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013d78:	683b      	ldr	r3, [r7, #0]
 8013d7a:	681b      	ldr	r3, [r3, #0]
 8013d7c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	895b      	ldrh	r3, [r3, #10]
 8013d82:	461a      	mov	r2, r3
 8013d84:	697b      	ldr	r3, [r7, #20]
 8013d86:	4293      	cmp	r3, r2
 8013d88:	d114      	bne.n	8013db4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8013d8a:	2300      	movs	r3, #0
 8013d8c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d10c      	bne.n	8013db4 <pbuf_copy+0x118>
 8013d9a:	683b      	ldr	r3, [r7, #0]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d009      	beq.n	8013db4 <pbuf_copy+0x118>
 8013da0:	4b20      	ldr	r3, [pc, #128]	@ (8013e24 <pbuf_copy+0x188>)
 8013da2:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8013da6:	4924      	ldr	r1, [pc, #144]	@ (8013e38 <pbuf_copy+0x19c>)
 8013da8:	4820      	ldr	r0, [pc, #128]	@ (8013e2c <pbuf_copy+0x190>)
 8013daa:	f00b f9e7 	bl	801f17c <iprintf>
 8013dae:	f06f 030f 	mvn.w	r3, #15
 8013db2:	e032      	b.n	8013e1a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d013      	beq.n	8013de2 <pbuf_copy+0x146>
 8013dba:	683b      	ldr	r3, [r7, #0]
 8013dbc:	895a      	ldrh	r2, [r3, #10]
 8013dbe:	683b      	ldr	r3, [r7, #0]
 8013dc0:	891b      	ldrh	r3, [r3, #8]
 8013dc2:	429a      	cmp	r2, r3
 8013dc4:	d10d      	bne.n	8013de2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d009      	beq.n	8013de2 <pbuf_copy+0x146>
 8013dce:	4b15      	ldr	r3, [pc, #84]	@ (8013e24 <pbuf_copy+0x188>)
 8013dd0:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013dd4:	4919      	ldr	r1, [pc, #100]	@ (8013e3c <pbuf_copy+0x1a0>)
 8013dd6:	4815      	ldr	r0, [pc, #84]	@ (8013e2c <pbuf_copy+0x190>)
 8013dd8:	f00b f9d0 	bl	801f17c <iprintf>
 8013ddc:	f06f 0305 	mvn.w	r3, #5
 8013de0:	e01b      	b.n	8013e1a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d013      	beq.n	8013e10 <pbuf_copy+0x174>
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	895a      	ldrh	r2, [r3, #10]
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	891b      	ldrh	r3, [r3, #8]
 8013df0:	429a      	cmp	r2, r3
 8013df2:	d10d      	bne.n	8013e10 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d009      	beq.n	8013e10 <pbuf_copy+0x174>
 8013dfc:	4b09      	ldr	r3, [pc, #36]	@ (8013e24 <pbuf_copy+0x188>)
 8013dfe:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8013e02:	490e      	ldr	r1, [pc, #56]	@ (8013e3c <pbuf_copy+0x1a0>)
 8013e04:	4809      	ldr	r0, [pc, #36]	@ (8013e2c <pbuf_copy+0x190>)
 8013e06:	f00b f9b9 	bl	801f17c <iprintf>
 8013e0a:	f06f 0305 	mvn.w	r3, #5
 8013e0e:	e004      	b.n	8013e1a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	f47f af61 	bne.w	8013cda <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013e18:	2300      	movs	r3, #0
}
 8013e1a:	4618      	mov	r0, r3
 8013e1c:	3718      	adds	r7, #24
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	bd80      	pop	{r7, pc}
 8013e22:	bf00      	nop
 8013e24:	080250d0 	.word	0x080250d0
 8013e28:	08025378 	.word	0x08025378
 8013e2c:	08025130 	.word	0x08025130
 8013e30:	080253a8 	.word	0x080253a8
 8013e34:	080253c0 	.word	0x080253c0
 8013e38:	080253dc 	.word	0x080253dc
 8013e3c:	080253ec 	.word	0x080253ec

08013e40 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b088      	sub	sp, #32
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	60f8      	str	r0, [r7, #12]
 8013e48:	60b9      	str	r1, [r7, #8]
 8013e4a:	4611      	mov	r1, r2
 8013e4c:	461a      	mov	r2, r3
 8013e4e:	460b      	mov	r3, r1
 8013e50:	80fb      	strh	r3, [r7, #6]
 8013e52:	4613      	mov	r3, r2
 8013e54:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013e56:	2300      	movs	r3, #0
 8013e58:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d108      	bne.n	8013e76 <pbuf_copy_partial+0x36>
 8013e64:	4b2b      	ldr	r3, [pc, #172]	@ (8013f14 <pbuf_copy_partial+0xd4>)
 8013e66:	f240 420a 	movw	r2, #1034	@ 0x40a
 8013e6a:	492b      	ldr	r1, [pc, #172]	@ (8013f18 <pbuf_copy_partial+0xd8>)
 8013e6c:	482b      	ldr	r0, [pc, #172]	@ (8013f1c <pbuf_copy_partial+0xdc>)
 8013e6e:	f00b f985 	bl	801f17c <iprintf>
 8013e72:	2300      	movs	r3, #0
 8013e74:	e04a      	b.n	8013f0c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d108      	bne.n	8013e8e <pbuf_copy_partial+0x4e>
 8013e7c:	4b25      	ldr	r3, [pc, #148]	@ (8013f14 <pbuf_copy_partial+0xd4>)
 8013e7e:	f240 420b 	movw	r2, #1035	@ 0x40b
 8013e82:	4927      	ldr	r1, [pc, #156]	@ (8013f20 <pbuf_copy_partial+0xe0>)
 8013e84:	4825      	ldr	r0, [pc, #148]	@ (8013f1c <pbuf_copy_partial+0xdc>)
 8013e86:	f00b f979 	bl	801f17c <iprintf>
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	e03e      	b.n	8013f0c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	61fb      	str	r3, [r7, #28]
 8013e92:	e034      	b.n	8013efe <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013e94:	88bb      	ldrh	r3, [r7, #4]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d00a      	beq.n	8013eb0 <pbuf_copy_partial+0x70>
 8013e9a:	69fb      	ldr	r3, [r7, #28]
 8013e9c:	895b      	ldrh	r3, [r3, #10]
 8013e9e:	88ba      	ldrh	r2, [r7, #4]
 8013ea0:	429a      	cmp	r2, r3
 8013ea2:	d305      	bcc.n	8013eb0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013ea4:	69fb      	ldr	r3, [r7, #28]
 8013ea6:	895b      	ldrh	r3, [r3, #10]
 8013ea8:	88ba      	ldrh	r2, [r7, #4]
 8013eaa:	1ad3      	subs	r3, r2, r3
 8013eac:	80bb      	strh	r3, [r7, #4]
 8013eae:	e023      	b.n	8013ef8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013eb0:	69fb      	ldr	r3, [r7, #28]
 8013eb2:	895a      	ldrh	r2, [r3, #10]
 8013eb4:	88bb      	ldrh	r3, [r7, #4]
 8013eb6:	1ad3      	subs	r3, r2, r3
 8013eb8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8013eba:	8b3a      	ldrh	r2, [r7, #24]
 8013ebc:	88fb      	ldrh	r3, [r7, #6]
 8013ebe:	429a      	cmp	r2, r3
 8013ec0:	d901      	bls.n	8013ec6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013ec2:	88fb      	ldrh	r3, [r7, #6]
 8013ec4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013ec6:	8b7b      	ldrh	r3, [r7, #26]
 8013ec8:	68ba      	ldr	r2, [r7, #8]
 8013eca:	18d0      	adds	r0, r2, r3
 8013ecc:	69fb      	ldr	r3, [r7, #28]
 8013ece:	685a      	ldr	r2, [r3, #4]
 8013ed0:	88bb      	ldrh	r3, [r7, #4]
 8013ed2:	4413      	add	r3, r2
 8013ed4:	8b3a      	ldrh	r2, [r7, #24]
 8013ed6:	4619      	mov	r1, r3
 8013ed8:	f00b fd61 	bl	801f99e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013edc:	8afa      	ldrh	r2, [r7, #22]
 8013ede:	8b3b      	ldrh	r3, [r7, #24]
 8013ee0:	4413      	add	r3, r2
 8013ee2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013ee4:	8b7a      	ldrh	r2, [r7, #26]
 8013ee6:	8b3b      	ldrh	r3, [r7, #24]
 8013ee8:	4413      	add	r3, r2
 8013eea:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013eec:	88fa      	ldrh	r2, [r7, #6]
 8013eee:	8b3b      	ldrh	r3, [r7, #24]
 8013ef0:	1ad3      	subs	r3, r2, r3
 8013ef2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013ef8:	69fb      	ldr	r3, [r7, #28]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	61fb      	str	r3, [r7, #28]
 8013efe:	88fb      	ldrh	r3, [r7, #6]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d002      	beq.n	8013f0a <pbuf_copy_partial+0xca>
 8013f04:	69fb      	ldr	r3, [r7, #28]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d1c4      	bne.n	8013e94 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8013f0a:	8afb      	ldrh	r3, [r7, #22]
}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	3720      	adds	r7, #32
 8013f10:	46bd      	mov	sp, r7
 8013f12:	bd80      	pop	{r7, pc}
 8013f14:	080250d0 	.word	0x080250d0
 8013f18:	08025418 	.word	0x08025418
 8013f1c:	08025130 	.word	0x08025130
 8013f20:	08025438 	.word	0x08025438

08013f24 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013f24:	b480      	push	{r7}
 8013f26:	b087      	sub	sp, #28
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	60f8      	str	r0, [r7, #12]
 8013f2c:	460b      	mov	r3, r1
 8013f2e:	607a      	str	r2, [r7, #4]
 8013f30:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 8013f32:	897b      	ldrh	r3, [r7, #10]
 8013f34:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 8013f3a:	e007      	b.n	8013f4c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8013f3c:	693b      	ldr	r3, [r7, #16]
 8013f3e:	895b      	ldrh	r3, [r3, #10]
 8013f40:	8afa      	ldrh	r2, [r7, #22]
 8013f42:	1ad3      	subs	r3, r2, r3
 8013f44:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 8013f46:	693b      	ldr	r3, [r7, #16]
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 8013f4c:	693b      	ldr	r3, [r7, #16]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d004      	beq.n	8013f5c <pbuf_skip_const+0x38>
 8013f52:	693b      	ldr	r3, [r7, #16]
 8013f54:	895b      	ldrh	r3, [r3, #10]
 8013f56:	8afa      	ldrh	r2, [r7, #22]
 8013f58:	429a      	cmp	r2, r3
 8013f5a:	d2ef      	bcs.n	8013f3c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d002      	beq.n	8013f68 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	8afa      	ldrh	r2, [r7, #22]
 8013f66:	801a      	strh	r2, [r3, #0]
  }
  return q;
 8013f68:	693b      	ldr	r3, [r7, #16]
}
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	371c      	adds	r7, #28
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f74:	4770      	bx	lr

08013f76 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013f76:	b580      	push	{r7, lr}
 8013f78:	b086      	sub	sp, #24
 8013f7a:	af00      	add	r7, sp, #0
 8013f7c:	60f8      	str	r0, [r7, #12]
 8013f7e:	460b      	mov	r3, r1
 8013f80:	607a      	str	r2, [r7, #4]
 8013f82:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 8013f84:	897b      	ldrh	r3, [r7, #10]
 8013f86:	687a      	ldr	r2, [r7, #4]
 8013f88:	4619      	mov	r1, r3
 8013f8a:	68f8      	ldr	r0, [r7, #12]
 8013f8c:	f7ff ffca 	bl	8013f24 <pbuf_skip_const>
 8013f90:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 8013f92:	697b      	ldr	r3, [r7, #20]
}
 8013f94:	4618      	mov	r0, r3
 8013f96:	3718      	adds	r7, #24
 8013f98:	46bd      	mov	sp, r7
 8013f9a:	bd80      	pop	{r7, pc}

08013f9c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8013f9c:	b580      	push	{r7, lr}
 8013f9e:	b088      	sub	sp, #32
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	60f8      	str	r0, [r7, #12]
 8013fa4:	60b9      	str	r1, [r7, #8]
 8013fa6:	4613      	mov	r3, r2
 8013fa8:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8013faa:	88fb      	ldrh	r3, [r7, #6]
 8013fac:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8013fae:	2300      	movs	r3, #0
 8013fb0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d109      	bne.n	8013fcc <pbuf_take+0x30>
 8013fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80140a4 <pbuf_take+0x108>)
 8013fba:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 8013fbe:	493a      	ldr	r1, [pc, #232]	@ (80140a8 <pbuf_take+0x10c>)
 8013fc0:	483a      	ldr	r0, [pc, #232]	@ (80140ac <pbuf_take+0x110>)
 8013fc2:	f00b f8db 	bl	801f17c <iprintf>
 8013fc6:	f06f 030f 	mvn.w	r3, #15
 8013fca:	e067      	b.n	801409c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8013fcc:	68bb      	ldr	r3, [r7, #8]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d109      	bne.n	8013fe6 <pbuf_take+0x4a>
 8013fd2:	4b34      	ldr	r3, [pc, #208]	@ (80140a4 <pbuf_take+0x108>)
 8013fd4:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 8013fd8:	4935      	ldr	r1, [pc, #212]	@ (80140b0 <pbuf_take+0x114>)
 8013fda:	4834      	ldr	r0, [pc, #208]	@ (80140ac <pbuf_take+0x110>)
 8013fdc:	f00b f8ce 	bl	801f17c <iprintf>
 8013fe0:	f06f 030f 	mvn.w	r3, #15
 8013fe4:	e05a      	b.n	801409c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	891b      	ldrh	r3, [r3, #8]
 8013fea:	88fa      	ldrh	r2, [r7, #6]
 8013fec:	429a      	cmp	r2, r3
 8013fee:	d909      	bls.n	8014004 <pbuf_take+0x68>
 8013ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80140a4 <pbuf_take+0x108>)
 8013ff2:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 8013ff6:	492f      	ldr	r1, [pc, #188]	@ (80140b4 <pbuf_take+0x118>)
 8013ff8:	482c      	ldr	r0, [pc, #176]	@ (80140ac <pbuf_take+0x110>)
 8013ffa:	f00b f8bf 	bl	801f17c <iprintf>
 8013ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8014002:	e04b      	b.n	801409c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8014004:	68fb      	ldr	r3, [r7, #12]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d007      	beq.n	801401a <pbuf_take+0x7e>
 801400a:	68bb      	ldr	r3, [r7, #8]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d004      	beq.n	801401a <pbuf_take+0x7e>
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	891b      	ldrh	r3, [r3, #8]
 8014014:	88fa      	ldrh	r2, [r7, #6]
 8014016:	429a      	cmp	r2, r3
 8014018:	d902      	bls.n	8014020 <pbuf_take+0x84>
    return ERR_ARG;
 801401a:	f06f 030f 	mvn.w	r3, #15
 801401e:	e03d      	b.n	801409c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	61fb      	str	r3, [r7, #28]
 8014024:	e028      	b.n	8014078 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8014026:	69fb      	ldr	r3, [r7, #28]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d106      	bne.n	801403a <pbuf_take+0x9e>
 801402c:	4b1d      	ldr	r3, [pc, #116]	@ (80140a4 <pbuf_take+0x108>)
 801402e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8014032:	4921      	ldr	r1, [pc, #132]	@ (80140b8 <pbuf_take+0x11c>)
 8014034:	481d      	ldr	r0, [pc, #116]	@ (80140ac <pbuf_take+0x110>)
 8014036:	f00b f8a1 	bl	801f17c <iprintf>
    buf_copy_len = total_copy_len;
 801403a:	697b      	ldr	r3, [r7, #20]
 801403c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 801403e:	69fb      	ldr	r3, [r7, #28]
 8014040:	895b      	ldrh	r3, [r3, #10]
 8014042:	461a      	mov	r2, r3
 8014044:	69bb      	ldr	r3, [r7, #24]
 8014046:	4293      	cmp	r3, r2
 8014048:	d902      	bls.n	8014050 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801404a:	69fb      	ldr	r3, [r7, #28]
 801404c:	895b      	ldrh	r3, [r3, #10]
 801404e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8014050:	69fb      	ldr	r3, [r7, #28]
 8014052:	6858      	ldr	r0, [r3, #4]
 8014054:	68ba      	ldr	r2, [r7, #8]
 8014056:	693b      	ldr	r3, [r7, #16]
 8014058:	4413      	add	r3, r2
 801405a:	69ba      	ldr	r2, [r7, #24]
 801405c:	4619      	mov	r1, r3
 801405e:	f00b fc9e 	bl	801f99e <memcpy>
    total_copy_len -= buf_copy_len;
 8014062:	697a      	ldr	r2, [r7, #20]
 8014064:	69bb      	ldr	r3, [r7, #24]
 8014066:	1ad3      	subs	r3, r2, r3
 8014068:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801406a:	693a      	ldr	r2, [r7, #16]
 801406c:	69bb      	ldr	r3, [r7, #24]
 801406e:	4413      	add	r3, r2
 8014070:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8014072:	69fb      	ldr	r3, [r7, #28]
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	61fb      	str	r3, [r7, #28]
 8014078:	697b      	ldr	r3, [r7, #20]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d1d3      	bne.n	8014026 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	2b00      	cmp	r3, #0
 8014082:	d103      	bne.n	801408c <pbuf_take+0xf0>
 8014084:	88fb      	ldrh	r3, [r7, #6]
 8014086:	693a      	ldr	r2, [r7, #16]
 8014088:	429a      	cmp	r2, r3
 801408a:	d006      	beq.n	801409a <pbuf_take+0xfe>
 801408c:	4b05      	ldr	r3, [pc, #20]	@ (80140a4 <pbuf_take+0x108>)
 801408e:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 8014092:	490a      	ldr	r1, [pc, #40]	@ (80140bc <pbuf_take+0x120>)
 8014094:	4805      	ldr	r0, [pc, #20]	@ (80140ac <pbuf_take+0x110>)
 8014096:	f00b f871 	bl	801f17c <iprintf>
  return ERR_OK;
 801409a:	2300      	movs	r3, #0
}
 801409c:	4618      	mov	r0, r3
 801409e:	3720      	adds	r7, #32
 80140a0:	46bd      	mov	sp, r7
 80140a2:	bd80      	pop	{r7, pc}
 80140a4:	080250d0 	.word	0x080250d0
 80140a8:	080254a8 	.word	0x080254a8
 80140ac:	08025130 	.word	0x08025130
 80140b0:	080254c0 	.word	0x080254c0
 80140b4:	080254dc 	.word	0x080254dc
 80140b8:	080254fc 	.word	0x080254fc
 80140bc:	08025514 	.word	0x08025514

080140c0 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 80140c0:	b580      	push	{r7, lr}
 80140c2:	b088      	sub	sp, #32
 80140c4:	af00      	add	r7, sp, #0
 80140c6:	60f8      	str	r0, [r7, #12]
 80140c8:	60b9      	str	r1, [r7, #8]
 80140ca:	4611      	mov	r1, r2
 80140cc:	461a      	mov	r2, r3
 80140ce:	460b      	mov	r3, r1
 80140d0:	80fb      	strh	r3, [r7, #6]
 80140d2:	4613      	mov	r3, r2
 80140d4:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 80140d6:	f107 0210 	add.w	r2, r7, #16
 80140da:	88bb      	ldrh	r3, [r7, #4]
 80140dc:	4619      	mov	r1, r3
 80140de:	68f8      	ldr	r0, [r7, #12]
 80140e0:	f7ff ff49 	bl	8013f76 <pbuf_skip>
 80140e4:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 80140e6:	69fb      	ldr	r3, [r7, #28]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d047      	beq.n	801417c <pbuf_take_at+0xbc>
 80140ec:	69fb      	ldr	r3, [r7, #28]
 80140ee:	891b      	ldrh	r3, [r3, #8]
 80140f0:	461a      	mov	r2, r3
 80140f2:	8a3b      	ldrh	r3, [r7, #16]
 80140f4:	4619      	mov	r1, r3
 80140f6:	88fb      	ldrh	r3, [r7, #6]
 80140f8:	440b      	add	r3, r1
 80140fa:	429a      	cmp	r2, r3
 80140fc:	db3e      	blt.n	801417c <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 80140fe:	88fb      	ldrh	r3, [r7, #6]
 8014100:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 8014102:	68bb      	ldr	r3, [r7, #8]
 8014104:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 8014106:	69fb      	ldr	r3, [r7, #28]
 8014108:	895a      	ldrh	r2, [r3, #10]
 801410a:	8a3b      	ldrh	r3, [r7, #16]
 801410c:	429a      	cmp	r2, r3
 801410e:	d806      	bhi.n	801411e <pbuf_take_at+0x5e>
 8014110:	4b1d      	ldr	r3, [pc, #116]	@ (8014188 <pbuf_take_at+0xc8>)
 8014112:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8014116:	491d      	ldr	r1, [pc, #116]	@ (801418c <pbuf_take_at+0xcc>)
 8014118:	481d      	ldr	r0, [pc, #116]	@ (8014190 <pbuf_take_at+0xd0>)
 801411a:	f00b f82f 	bl	801f17c <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801411e:	69fb      	ldr	r3, [r7, #28]
 8014120:	895b      	ldrh	r3, [r3, #10]
 8014122:	461a      	mov	r2, r3
 8014124:	8a3b      	ldrh	r3, [r7, #16]
 8014126:	1ad2      	subs	r2, r2, r3
 8014128:	88fb      	ldrh	r3, [r7, #6]
 801412a:	429a      	cmp	r2, r3
 801412c:	da05      	bge.n	801413a <pbuf_take_at+0x7a>
 801412e:	69fb      	ldr	r3, [r7, #28]
 8014130:	895a      	ldrh	r2, [r3, #10]
 8014132:	8a3b      	ldrh	r3, [r7, #16]
 8014134:	1ad3      	subs	r3, r2, r3
 8014136:	b29b      	uxth	r3, r3
 8014138:	e000      	b.n	801413c <pbuf_take_at+0x7c>
 801413a:	88fb      	ldrh	r3, [r7, #6]
 801413c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801413e:	69fb      	ldr	r3, [r7, #28]
 8014140:	685b      	ldr	r3, [r3, #4]
 8014142:	8a3a      	ldrh	r2, [r7, #16]
 8014144:	4413      	add	r3, r2
 8014146:	8a7a      	ldrh	r2, [r7, #18]
 8014148:	68b9      	ldr	r1, [r7, #8]
 801414a:	4618      	mov	r0, r3
 801414c:	f00b fc27 	bl	801f99e <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8014150:	8b7a      	ldrh	r2, [r7, #26]
 8014152:	8a7b      	ldrh	r3, [r7, #18]
 8014154:	1ad3      	subs	r3, r2, r3
 8014156:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 8014158:	8a7b      	ldrh	r3, [r7, #18]
 801415a:	697a      	ldr	r2, [r7, #20]
 801415c:	4413      	add	r3, r2
 801415e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 8014160:	8b7b      	ldrh	r3, [r7, #26]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d008      	beq.n	8014178 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8014166:	69fb      	ldr	r3, [r7, #28]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	8b7a      	ldrh	r2, [r7, #26]
 801416c:	6979      	ldr	r1, [r7, #20]
 801416e:	4618      	mov	r0, r3
 8014170:	f7ff ff14 	bl	8013f9c <pbuf_take>
 8014174:	4603      	mov	r3, r0
 8014176:	e003      	b.n	8014180 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 8014178:	2300      	movs	r3, #0
 801417a:	e001      	b.n	8014180 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 801417c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014180:	4618      	mov	r0, r3
 8014182:	3720      	adds	r7, #32
 8014184:	46bd      	mov	sp, r7
 8014186:	bd80      	pop	{r7, pc}
 8014188:	080250d0 	.word	0x080250d0
 801418c:	0802552c 	.word	0x0802552c
 8014190:	08025130 	.word	0x08025130

08014194 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014194:	b580      	push	{r7, lr}
 8014196:	b084      	sub	sp, #16
 8014198:	af00      	add	r7, sp, #0
 801419a:	4603      	mov	r3, r0
 801419c:	603a      	str	r2, [r7, #0]
 801419e:	71fb      	strb	r3, [r7, #7]
 80141a0:	460b      	mov	r3, r1
 80141a2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80141a4:	683b      	ldr	r3, [r7, #0]
 80141a6:	8919      	ldrh	r1, [r3, #8]
 80141a8:	88ba      	ldrh	r2, [r7, #4]
 80141aa:	79fb      	ldrb	r3, [r7, #7]
 80141ac:	4618      	mov	r0, r3
 80141ae:	f7ff f95d 	bl	801346c <pbuf_alloc>
 80141b2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d101      	bne.n	80141be <pbuf_clone+0x2a>
    return NULL;
 80141ba:	2300      	movs	r3, #0
 80141bc:	e011      	b.n	80141e2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80141be:	6839      	ldr	r1, [r7, #0]
 80141c0:	68f8      	ldr	r0, [r7, #12]
 80141c2:	f7ff fd6b 	bl	8013c9c <pbuf_copy>
 80141c6:	4603      	mov	r3, r0
 80141c8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80141ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d006      	beq.n	80141e0 <pbuf_clone+0x4c>
 80141d2:	4b06      	ldr	r3, [pc, #24]	@ (80141ec <pbuf_clone+0x58>)
 80141d4:	f240 5224 	movw	r2, #1316	@ 0x524
 80141d8:	4905      	ldr	r1, [pc, #20]	@ (80141f0 <pbuf_clone+0x5c>)
 80141da:	4806      	ldr	r0, [pc, #24]	@ (80141f4 <pbuf_clone+0x60>)
 80141dc:	f00a ffce 	bl	801f17c <iprintf>
  return q;
 80141e0:	68fb      	ldr	r3, [r7, #12]
}
 80141e2:	4618      	mov	r0, r3
 80141e4:	3710      	adds	r7, #16
 80141e6:	46bd      	mov	sp, r7
 80141e8:	bd80      	pop	{r7, pc}
 80141ea:	bf00      	nop
 80141ec:	080250d0 	.word	0x080250d0
 80141f0:	08025544 	.word	0x08025544
 80141f4:	08025130 	.word	0x08025130

080141f8 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b084      	sub	sp, #16
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
 8014200:	460b      	mov	r3, r1
 8014202:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 8014204:	f107 020a 	add.w	r2, r7, #10
 8014208:	887b      	ldrh	r3, [r7, #2]
 801420a:	4619      	mov	r1, r3
 801420c:	6878      	ldr	r0, [r7, #4]
 801420e:	f7ff fe89 	bl	8013f24 <pbuf_skip_const>
 8014212:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	2b00      	cmp	r3, #0
 8014218:	d00a      	beq.n	8014230 <pbuf_try_get_at+0x38>
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	895a      	ldrh	r2, [r3, #10]
 801421e:	897b      	ldrh	r3, [r7, #10]
 8014220:	429a      	cmp	r2, r3
 8014222:	d905      	bls.n	8014230 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	685b      	ldr	r3, [r3, #4]
 8014228:	897a      	ldrh	r2, [r7, #10]
 801422a:	4413      	add	r3, r2
 801422c:	781b      	ldrb	r3, [r3, #0]
 801422e:	e001      	b.n	8014234 <pbuf_try_get_at+0x3c>
  }
  return -1;
 8014230:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014234:	4618      	mov	r0, r3
 8014236:	3710      	adds	r7, #16
 8014238:	46bd      	mov	sp, r7
 801423a:	bd80      	pop	{r7, pc}

0801423c <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b084      	sub	sp, #16
 8014240:	af00      	add	r7, sp, #0
 8014242:	6078      	str	r0, [r7, #4]
 8014244:	460b      	mov	r3, r1
 8014246:	807b      	strh	r3, [r7, #2]
 8014248:	4613      	mov	r3, r2
 801424a:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 801424c:	f107 020a 	add.w	r2, r7, #10
 8014250:	887b      	ldrh	r3, [r7, #2]
 8014252:	4619      	mov	r1, r3
 8014254:	6878      	ldr	r0, [r7, #4]
 8014256:	f7ff fe8e 	bl	8013f76 <pbuf_skip>
 801425a:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	2b00      	cmp	r3, #0
 8014260:	d00a      	beq.n	8014278 <pbuf_put_at+0x3c>
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	895a      	ldrh	r2, [r3, #10]
 8014266:	897b      	ldrh	r3, [r7, #10]
 8014268:	429a      	cmp	r2, r3
 801426a:	d905      	bls.n	8014278 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	685b      	ldr	r3, [r3, #4]
 8014270:	897a      	ldrh	r2, [r7, #10]
 8014272:	4413      	add	r3, r2
 8014274:	787a      	ldrb	r2, [r7, #1]
 8014276:	701a      	strb	r2, [r3, #0]
  }
}
 8014278:	bf00      	nop
 801427a:	3710      	adds	r7, #16
 801427c:	46bd      	mov	sp, r7
 801427e:	bd80      	pop	{r7, pc}

08014280 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014280:	b580      	push	{r7, lr}
 8014282:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014284:	f009 ffc4 	bl	801e210 <rand>
 8014288:	4603      	mov	r3, r0
 801428a:	b29b      	uxth	r3, r3
 801428c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014290:	b29b      	uxth	r3, r3
 8014292:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8014296:	b29a      	uxth	r2, r3
 8014298:	4b01      	ldr	r3, [pc, #4]	@ (80142a0 <tcp_init+0x20>)
 801429a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801429c:	bf00      	nop
 801429e:	bd80      	pop	{r7, pc}
 80142a0:	20000034 	.word	0x20000034

080142a4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b082      	sub	sp, #8
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	7d1b      	ldrb	r3, [r3, #20]
 80142b0:	2b01      	cmp	r3, #1
 80142b2:	d105      	bne.n	80142c0 <tcp_free+0x1c>
 80142b4:	4b06      	ldr	r3, [pc, #24]	@ (80142d0 <tcp_free+0x2c>)
 80142b6:	22d4      	movs	r2, #212	@ 0xd4
 80142b8:	4906      	ldr	r1, [pc, #24]	@ (80142d4 <tcp_free+0x30>)
 80142ba:	4807      	ldr	r0, [pc, #28]	@ (80142d8 <tcp_free+0x34>)
 80142bc:	f00a ff5e 	bl	801f17c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80142c0:	6879      	ldr	r1, [r7, #4]
 80142c2:	2001      	movs	r0, #1
 80142c4:	f7fe fd12 	bl	8012cec <memp_free>
}
 80142c8:	bf00      	nop
 80142ca:	3708      	adds	r7, #8
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	080255d0 	.word	0x080255d0
 80142d4:	08025600 	.word	0x08025600
 80142d8:	08025614 	.word	0x08025614

080142dc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80142dc:	b580      	push	{r7, lr}
 80142de:	b082      	sub	sp, #8
 80142e0:	af00      	add	r7, sp, #0
 80142e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	7d1b      	ldrb	r3, [r3, #20]
 80142e8:	2b01      	cmp	r3, #1
 80142ea:	d105      	bne.n	80142f8 <tcp_free_listen+0x1c>
 80142ec:	4b06      	ldr	r3, [pc, #24]	@ (8014308 <tcp_free_listen+0x2c>)
 80142ee:	22df      	movs	r2, #223	@ 0xdf
 80142f0:	4906      	ldr	r1, [pc, #24]	@ (801430c <tcp_free_listen+0x30>)
 80142f2:	4807      	ldr	r0, [pc, #28]	@ (8014310 <tcp_free_listen+0x34>)
 80142f4:	f00a ff42 	bl	801f17c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80142f8:	6879      	ldr	r1, [r7, #4]
 80142fa:	2002      	movs	r0, #2
 80142fc:	f7fe fcf6 	bl	8012cec <memp_free>
}
 8014300:	bf00      	nop
 8014302:	3708      	adds	r7, #8
 8014304:	46bd      	mov	sp, r7
 8014306:	bd80      	pop	{r7, pc}
 8014308:	080255d0 	.word	0x080255d0
 801430c:	0802563c 	.word	0x0802563c
 8014310:	08025614 	.word	0x08025614

08014314 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014314:	b580      	push	{r7, lr}
 8014316:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014318:	f001 f9c0 	bl	801569c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801431c:	4b07      	ldr	r3, [pc, #28]	@ (801433c <tcp_tmr+0x28>)
 801431e:	781b      	ldrb	r3, [r3, #0]
 8014320:	3301      	adds	r3, #1
 8014322:	b2da      	uxtb	r2, r3
 8014324:	4b05      	ldr	r3, [pc, #20]	@ (801433c <tcp_tmr+0x28>)
 8014326:	701a      	strb	r2, [r3, #0]
 8014328:	4b04      	ldr	r3, [pc, #16]	@ (801433c <tcp_tmr+0x28>)
 801432a:	781b      	ldrb	r3, [r3, #0]
 801432c:	f003 0301 	and.w	r3, r3, #1
 8014330:	2b00      	cmp	r3, #0
 8014332:	d001      	beq.n	8014338 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014334:	f000 fe70 	bl	8015018 <tcp_slowtmr>
  }
}
 8014338:	bf00      	nop
 801433a:	bd80      	pop	{r7, pc}
 801433c:	20067d8d 	.word	0x20067d8d

08014340 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b084      	sub	sp, #16
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
 8014348:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801434a:	683b      	ldr	r3, [r7, #0]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d105      	bne.n	801435c <tcp_remove_listener+0x1c>
 8014350:	4b0d      	ldr	r3, [pc, #52]	@ (8014388 <tcp_remove_listener+0x48>)
 8014352:	22ff      	movs	r2, #255	@ 0xff
 8014354:	490d      	ldr	r1, [pc, #52]	@ (801438c <tcp_remove_listener+0x4c>)
 8014356:	480e      	ldr	r0, [pc, #56]	@ (8014390 <tcp_remove_listener+0x50>)
 8014358:	f00a ff10 	bl	801f17c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	60fb      	str	r3, [r7, #12]
 8014360:	e00a      	b.n	8014378 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014366:	683a      	ldr	r2, [r7, #0]
 8014368:	429a      	cmp	r2, r3
 801436a:	d102      	bne.n	8014372 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	2200      	movs	r2, #0
 8014370:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	68db      	ldr	r3, [r3, #12]
 8014376:	60fb      	str	r3, [r7, #12]
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d1f1      	bne.n	8014362 <tcp_remove_listener+0x22>
    }
  }
}
 801437e:	bf00      	nop
 8014380:	bf00      	nop
 8014382:	3710      	adds	r7, #16
 8014384:	46bd      	mov	sp, r7
 8014386:	bd80      	pop	{r7, pc}
 8014388:	080255d0 	.word	0x080255d0
 801438c:	08025658 	.word	0x08025658
 8014390:	08025614 	.word	0x08025614

08014394 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b084      	sub	sp, #16
 8014398:	af00      	add	r7, sp, #0
 801439a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d106      	bne.n	80143b0 <tcp_listen_closed+0x1c>
 80143a2:	4b14      	ldr	r3, [pc, #80]	@ (80143f4 <tcp_listen_closed+0x60>)
 80143a4:	f240 1211 	movw	r2, #273	@ 0x111
 80143a8:	4913      	ldr	r1, [pc, #76]	@ (80143f8 <tcp_listen_closed+0x64>)
 80143aa:	4814      	ldr	r0, [pc, #80]	@ (80143fc <tcp_listen_closed+0x68>)
 80143ac:	f00a fee6 	bl	801f17c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	7d1b      	ldrb	r3, [r3, #20]
 80143b4:	2b01      	cmp	r3, #1
 80143b6:	d006      	beq.n	80143c6 <tcp_listen_closed+0x32>
 80143b8:	4b0e      	ldr	r3, [pc, #56]	@ (80143f4 <tcp_listen_closed+0x60>)
 80143ba:	f44f 7289 	mov.w	r2, #274	@ 0x112
 80143be:	4910      	ldr	r1, [pc, #64]	@ (8014400 <tcp_listen_closed+0x6c>)
 80143c0:	480e      	ldr	r0, [pc, #56]	@ (80143fc <tcp_listen_closed+0x68>)
 80143c2:	f00a fedb 	bl	801f17c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80143c6:	2301      	movs	r3, #1
 80143c8:	60fb      	str	r3, [r7, #12]
 80143ca:	e00b      	b.n	80143e4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80143cc:	4a0d      	ldr	r2, [pc, #52]	@ (8014404 <tcp_listen_closed+0x70>)
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	6879      	ldr	r1, [r7, #4]
 80143d8:	4618      	mov	r0, r3
 80143da:	f7ff ffb1 	bl	8014340 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	3301      	adds	r3, #1
 80143e2:	60fb      	str	r3, [r7, #12]
 80143e4:	68fb      	ldr	r3, [r7, #12]
 80143e6:	2b03      	cmp	r3, #3
 80143e8:	d9f0      	bls.n	80143cc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80143ea:	bf00      	nop
 80143ec:	bf00      	nop
 80143ee:	3710      	adds	r7, #16
 80143f0:	46bd      	mov	sp, r7
 80143f2:	bd80      	pop	{r7, pc}
 80143f4:	080255d0 	.word	0x080255d0
 80143f8:	08025680 	.word	0x08025680
 80143fc:	08025614 	.word	0x08025614
 8014400:	0802568c 	.word	0x0802568c
 8014404:	08027688 	.word	0x08027688

08014408 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8014408:	b5b0      	push	{r4, r5, r7, lr}
 801440a:	b088      	sub	sp, #32
 801440c:	af04      	add	r7, sp, #16
 801440e:	6078      	str	r0, [r7, #4]
 8014410:	460b      	mov	r3, r1
 8014412:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d106      	bne.n	8014428 <tcp_close_shutdown+0x20>
 801441a:	4b63      	ldr	r3, [pc, #396]	@ (80145a8 <tcp_close_shutdown+0x1a0>)
 801441c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8014420:	4962      	ldr	r1, [pc, #392]	@ (80145ac <tcp_close_shutdown+0x1a4>)
 8014422:	4863      	ldr	r0, [pc, #396]	@ (80145b0 <tcp_close_shutdown+0x1a8>)
 8014424:	f00a feaa 	bl	801f17c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014428:	78fb      	ldrb	r3, [r7, #3]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d066      	beq.n	80144fc <tcp_close_shutdown+0xf4>
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	7d1b      	ldrb	r3, [r3, #20]
 8014432:	2b04      	cmp	r3, #4
 8014434:	d003      	beq.n	801443e <tcp_close_shutdown+0x36>
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	7d1b      	ldrb	r3, [r3, #20]
 801443a:	2b07      	cmp	r3, #7
 801443c:	d15e      	bne.n	80144fc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014442:	2b00      	cmp	r3, #0
 8014444:	d104      	bne.n	8014450 <tcp_close_shutdown+0x48>
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801444a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801444e:	d055      	beq.n	80144fc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	8b5b      	ldrh	r3, [r3, #26]
 8014454:	f003 0310 	and.w	r3, r3, #16
 8014458:	2b00      	cmp	r3, #0
 801445a:	d106      	bne.n	801446a <tcp_close_shutdown+0x62>
 801445c:	4b52      	ldr	r3, [pc, #328]	@ (80145a8 <tcp_close_shutdown+0x1a0>)
 801445e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8014462:	4954      	ldr	r1, [pc, #336]	@ (80145b4 <tcp_close_shutdown+0x1ac>)
 8014464:	4852      	ldr	r0, [pc, #328]	@ (80145b0 <tcp_close_shutdown+0x1a8>)
 8014466:	f00a fe89 	bl	801f17c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014472:	687d      	ldr	r5, [r7, #4]
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	3304      	adds	r3, #4
 8014478:	687a      	ldr	r2, [r7, #4]
 801447a:	8ad2      	ldrh	r2, [r2, #22]
 801447c:	6879      	ldr	r1, [r7, #4]
 801447e:	8b09      	ldrh	r1, [r1, #24]
 8014480:	9102      	str	r1, [sp, #8]
 8014482:	9201      	str	r2, [sp, #4]
 8014484:	9300      	str	r3, [sp, #0]
 8014486:	462b      	mov	r3, r5
 8014488:	4622      	mov	r2, r4
 801448a:	4601      	mov	r1, r0
 801448c:	6878      	ldr	r0, [r7, #4]
 801448e:	f005 fecf 	bl	801a230 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8014492:	6878      	ldr	r0, [r7, #4]
 8014494:	f001 fcb2 	bl	8015dfc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014498:	4b47      	ldr	r3, [pc, #284]	@ (80145b8 <tcp_close_shutdown+0x1b0>)
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	687a      	ldr	r2, [r7, #4]
 801449e:	429a      	cmp	r2, r3
 80144a0:	d105      	bne.n	80144ae <tcp_close_shutdown+0xa6>
 80144a2:	4b45      	ldr	r3, [pc, #276]	@ (80145b8 <tcp_close_shutdown+0x1b0>)
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	68db      	ldr	r3, [r3, #12]
 80144a8:	4a43      	ldr	r2, [pc, #268]	@ (80145b8 <tcp_close_shutdown+0x1b0>)
 80144aa:	6013      	str	r3, [r2, #0]
 80144ac:	e013      	b.n	80144d6 <tcp_close_shutdown+0xce>
 80144ae:	4b42      	ldr	r3, [pc, #264]	@ (80145b8 <tcp_close_shutdown+0x1b0>)
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	60fb      	str	r3, [r7, #12]
 80144b4:	e00c      	b.n	80144d0 <tcp_close_shutdown+0xc8>
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	68db      	ldr	r3, [r3, #12]
 80144ba:	687a      	ldr	r2, [r7, #4]
 80144bc:	429a      	cmp	r2, r3
 80144be:	d104      	bne.n	80144ca <tcp_close_shutdown+0xc2>
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	68da      	ldr	r2, [r3, #12]
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	60da      	str	r2, [r3, #12]
 80144c8:	e005      	b.n	80144d6 <tcp_close_shutdown+0xce>
 80144ca:	68fb      	ldr	r3, [r7, #12]
 80144cc:	68db      	ldr	r3, [r3, #12]
 80144ce:	60fb      	str	r3, [r7, #12]
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d1ef      	bne.n	80144b6 <tcp_close_shutdown+0xae>
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	2200      	movs	r2, #0
 80144da:	60da      	str	r2, [r3, #12]
 80144dc:	4b37      	ldr	r3, [pc, #220]	@ (80145bc <tcp_close_shutdown+0x1b4>)
 80144de:	2201      	movs	r2, #1
 80144e0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80144e2:	4b37      	ldr	r3, [pc, #220]	@ (80145c0 <tcp_close_shutdown+0x1b8>)
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	687a      	ldr	r2, [r7, #4]
 80144e8:	429a      	cmp	r2, r3
 80144ea:	d102      	bne.n	80144f2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80144ec:	f004 f946 	bl	801877c <tcp_trigger_input_pcb_close>
 80144f0:	e002      	b.n	80144f8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80144f2:	6878      	ldr	r0, [r7, #4]
 80144f4:	f7ff fed6 	bl	80142a4 <tcp_free>
      }
      return ERR_OK;
 80144f8:	2300      	movs	r3, #0
 80144fa:	e050      	b.n	801459e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	7d1b      	ldrb	r3, [r3, #20]
 8014500:	2b02      	cmp	r3, #2
 8014502:	d03b      	beq.n	801457c <tcp_close_shutdown+0x174>
 8014504:	2b02      	cmp	r3, #2
 8014506:	dc44      	bgt.n	8014592 <tcp_close_shutdown+0x18a>
 8014508:	2b00      	cmp	r3, #0
 801450a:	d002      	beq.n	8014512 <tcp_close_shutdown+0x10a>
 801450c:	2b01      	cmp	r3, #1
 801450e:	d02a      	beq.n	8014566 <tcp_close_shutdown+0x15e>
 8014510:	e03f      	b.n	8014592 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	8adb      	ldrh	r3, [r3, #22]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d021      	beq.n	801455e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801451a:	4b2a      	ldr	r3, [pc, #168]	@ (80145c4 <tcp_close_shutdown+0x1bc>)
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	687a      	ldr	r2, [r7, #4]
 8014520:	429a      	cmp	r2, r3
 8014522:	d105      	bne.n	8014530 <tcp_close_shutdown+0x128>
 8014524:	4b27      	ldr	r3, [pc, #156]	@ (80145c4 <tcp_close_shutdown+0x1bc>)
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	68db      	ldr	r3, [r3, #12]
 801452a:	4a26      	ldr	r2, [pc, #152]	@ (80145c4 <tcp_close_shutdown+0x1bc>)
 801452c:	6013      	str	r3, [r2, #0]
 801452e:	e013      	b.n	8014558 <tcp_close_shutdown+0x150>
 8014530:	4b24      	ldr	r3, [pc, #144]	@ (80145c4 <tcp_close_shutdown+0x1bc>)
 8014532:	681b      	ldr	r3, [r3, #0]
 8014534:	60bb      	str	r3, [r7, #8]
 8014536:	e00c      	b.n	8014552 <tcp_close_shutdown+0x14a>
 8014538:	68bb      	ldr	r3, [r7, #8]
 801453a:	68db      	ldr	r3, [r3, #12]
 801453c:	687a      	ldr	r2, [r7, #4]
 801453e:	429a      	cmp	r2, r3
 8014540:	d104      	bne.n	801454c <tcp_close_shutdown+0x144>
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	68da      	ldr	r2, [r3, #12]
 8014546:	68bb      	ldr	r3, [r7, #8]
 8014548:	60da      	str	r2, [r3, #12]
 801454a:	e005      	b.n	8014558 <tcp_close_shutdown+0x150>
 801454c:	68bb      	ldr	r3, [r7, #8]
 801454e:	68db      	ldr	r3, [r3, #12]
 8014550:	60bb      	str	r3, [r7, #8]
 8014552:	68bb      	ldr	r3, [r7, #8]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d1ef      	bne.n	8014538 <tcp_close_shutdown+0x130>
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	2200      	movs	r2, #0
 801455c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801455e:	6878      	ldr	r0, [r7, #4]
 8014560:	f7ff fea0 	bl	80142a4 <tcp_free>
      break;
 8014564:	e01a      	b.n	801459c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8014566:	6878      	ldr	r0, [r7, #4]
 8014568:	f7ff ff14 	bl	8014394 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801456c:	6879      	ldr	r1, [r7, #4]
 801456e:	4816      	ldr	r0, [pc, #88]	@ (80145c8 <tcp_close_shutdown+0x1c0>)
 8014570:	f001 fc94 	bl	8015e9c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8014574:	6878      	ldr	r0, [r7, #4]
 8014576:	f7ff feb1 	bl	80142dc <tcp_free_listen>
      break;
 801457a:	e00f      	b.n	801459c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801457c:	6879      	ldr	r1, [r7, #4]
 801457e:	480e      	ldr	r0, [pc, #56]	@ (80145b8 <tcp_close_shutdown+0x1b0>)
 8014580:	f001 fc8c 	bl	8015e9c <tcp_pcb_remove>
 8014584:	4b0d      	ldr	r3, [pc, #52]	@ (80145bc <tcp_close_shutdown+0x1b4>)
 8014586:	2201      	movs	r2, #1
 8014588:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801458a:	6878      	ldr	r0, [r7, #4]
 801458c:	f7ff fe8a 	bl	80142a4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8014590:	e004      	b.n	801459c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8014592:	6878      	ldr	r0, [r7, #4]
 8014594:	f000 f81a 	bl	80145cc <tcp_close_shutdown_fin>
 8014598:	4603      	mov	r3, r0
 801459a:	e000      	b.n	801459e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801459c:	2300      	movs	r3, #0
}
 801459e:	4618      	mov	r0, r3
 80145a0:	3710      	adds	r7, #16
 80145a2:	46bd      	mov	sp, r7
 80145a4:	bdb0      	pop	{r4, r5, r7, pc}
 80145a6:	bf00      	nop
 80145a8:	080255d0 	.word	0x080255d0
 80145ac:	080256a4 	.word	0x080256a4
 80145b0:	08025614 	.word	0x08025614
 80145b4:	080256c4 	.word	0x080256c4
 80145b8:	20067d84 	.word	0x20067d84
 80145bc:	20067d8c 	.word	0x20067d8c
 80145c0:	20067dc4 	.word	0x20067dc4
 80145c4:	20067d7c 	.word	0x20067d7c
 80145c8:	20067d80 	.word	0x20067d80

080145cc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80145cc:	b580      	push	{r7, lr}
 80145ce:	b084      	sub	sp, #16
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d106      	bne.n	80145e8 <tcp_close_shutdown_fin+0x1c>
 80145da:	4b2e      	ldr	r3, [pc, #184]	@ (8014694 <tcp_close_shutdown_fin+0xc8>)
 80145dc:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 80145e0:	492d      	ldr	r1, [pc, #180]	@ (8014698 <tcp_close_shutdown_fin+0xcc>)
 80145e2:	482e      	ldr	r0, [pc, #184]	@ (801469c <tcp_close_shutdown_fin+0xd0>)
 80145e4:	f00a fdca 	bl	801f17c <iprintf>

  switch (pcb->state) {
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	7d1b      	ldrb	r3, [r3, #20]
 80145ec:	2b07      	cmp	r3, #7
 80145ee:	d020      	beq.n	8014632 <tcp_close_shutdown_fin+0x66>
 80145f0:	2b07      	cmp	r3, #7
 80145f2:	dc2b      	bgt.n	801464c <tcp_close_shutdown_fin+0x80>
 80145f4:	2b03      	cmp	r3, #3
 80145f6:	d002      	beq.n	80145fe <tcp_close_shutdown_fin+0x32>
 80145f8:	2b04      	cmp	r3, #4
 80145fa:	d00d      	beq.n	8014618 <tcp_close_shutdown_fin+0x4c>
 80145fc:	e026      	b.n	801464c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80145fe:	6878      	ldr	r0, [r7, #4]
 8014600:	f004 ff24 	bl	801944c <tcp_send_fin>
 8014604:	4603      	mov	r3, r0
 8014606:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801460c:	2b00      	cmp	r3, #0
 801460e:	d11f      	bne.n	8014650 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	2205      	movs	r2, #5
 8014614:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014616:	e01b      	b.n	8014650 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f004 ff17 	bl	801944c <tcp_send_fin>
 801461e:	4603      	mov	r3, r0
 8014620:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d114      	bne.n	8014654 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	2205      	movs	r2, #5
 801462e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014630:	e010      	b.n	8014654 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8014632:	6878      	ldr	r0, [r7, #4]
 8014634:	f004 ff0a 	bl	801944c <tcp_send_fin>
 8014638:	4603      	mov	r3, r0
 801463a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801463c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d109      	bne.n	8014658 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2209      	movs	r2, #9
 8014648:	751a      	strb	r2, [r3, #20]
      }
      break;
 801464a:	e005      	b.n	8014658 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801464c:	2300      	movs	r3, #0
 801464e:	e01c      	b.n	801468a <tcp_close_shutdown_fin+0xbe>
      break;
 8014650:	bf00      	nop
 8014652:	e002      	b.n	801465a <tcp_close_shutdown_fin+0x8e>
      break;
 8014654:	bf00      	nop
 8014656:	e000      	b.n	801465a <tcp_close_shutdown_fin+0x8e>
      break;
 8014658:	bf00      	nop
  }

  if (err == ERR_OK) {
 801465a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d103      	bne.n	801466a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8014662:	6878      	ldr	r0, [r7, #4]
 8014664:	f005 f830 	bl	80196c8 <tcp_output>
 8014668:	e00d      	b.n	8014686 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801466a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801466e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014672:	d108      	bne.n	8014686 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	8b5b      	ldrh	r3, [r3, #26]
 8014678:	f043 0308 	orr.w	r3, r3, #8
 801467c:	b29a      	uxth	r2, r3
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8014682:	2300      	movs	r3, #0
 8014684:	e001      	b.n	801468a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8014686:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801468a:	4618      	mov	r0, r3
 801468c:	3710      	adds	r7, #16
 801468e:	46bd      	mov	sp, r7
 8014690:	bd80      	pop	{r7, pc}
 8014692:	bf00      	nop
 8014694:	080255d0 	.word	0x080255d0
 8014698:	08025680 	.word	0x08025680
 801469c:	08025614 	.word	0x08025614

080146a0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80146a0:	b580      	push	{r7, lr}
 80146a2:	b082      	sub	sp, #8
 80146a4:	af00      	add	r7, sp, #0
 80146a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d109      	bne.n	80146c2 <tcp_close+0x22>
 80146ae:	4b0f      	ldr	r3, [pc, #60]	@ (80146ec <tcp_close+0x4c>)
 80146b0:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 80146b4:	490e      	ldr	r1, [pc, #56]	@ (80146f0 <tcp_close+0x50>)
 80146b6:	480f      	ldr	r0, [pc, #60]	@ (80146f4 <tcp_close+0x54>)
 80146b8:	f00a fd60 	bl	801f17c <iprintf>
 80146bc:	f06f 030f 	mvn.w	r3, #15
 80146c0:	e00f      	b.n	80146e2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	7d1b      	ldrb	r3, [r3, #20]
 80146c6:	2b01      	cmp	r3, #1
 80146c8:	d006      	beq.n	80146d8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	8b5b      	ldrh	r3, [r3, #26]
 80146ce:	f043 0310 	orr.w	r3, r3, #16
 80146d2:	b29a      	uxth	r2, r3
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80146d8:	2101      	movs	r1, #1
 80146da:	6878      	ldr	r0, [r7, #4]
 80146dc:	f7ff fe94 	bl	8014408 <tcp_close_shutdown>
 80146e0:	4603      	mov	r3, r0
}
 80146e2:	4618      	mov	r0, r3
 80146e4:	3708      	adds	r7, #8
 80146e6:	46bd      	mov	sp, r7
 80146e8:	bd80      	pop	{r7, pc}
 80146ea:	bf00      	nop
 80146ec:	080255d0 	.word	0x080255d0
 80146f0:	080256e0 	.word	0x080256e0
 80146f4:	08025614 	.word	0x08025614

080146f8 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80146f8:	b580      	push	{r7, lr}
 80146fa:	b084      	sub	sp, #16
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	60f8      	str	r0, [r7, #12]
 8014700:	60b9      	str	r1, [r7, #8]
 8014702:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d109      	bne.n	801471e <tcp_shutdown+0x26>
 801470a:	4b26      	ldr	r3, [pc, #152]	@ (80147a4 <tcp_shutdown+0xac>)
 801470c:	f240 2207 	movw	r2, #519	@ 0x207
 8014710:	4925      	ldr	r1, [pc, #148]	@ (80147a8 <tcp_shutdown+0xb0>)
 8014712:	4826      	ldr	r0, [pc, #152]	@ (80147ac <tcp_shutdown+0xb4>)
 8014714:	f00a fd32 	bl	801f17c <iprintf>
 8014718:	f06f 030f 	mvn.w	r3, #15
 801471c:	e03d      	b.n	801479a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	7d1b      	ldrb	r3, [r3, #20]
 8014722:	2b01      	cmp	r3, #1
 8014724:	d102      	bne.n	801472c <tcp_shutdown+0x34>
    return ERR_CONN;
 8014726:	f06f 030a 	mvn.w	r3, #10
 801472a:	e036      	b.n	801479a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 801472c:	68bb      	ldr	r3, [r7, #8]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d01b      	beq.n	801476a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	8b5b      	ldrh	r3, [r3, #26]
 8014736:	f043 0310 	orr.w	r3, r3, #16
 801473a:	b29a      	uxth	r2, r3
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d005      	beq.n	8014752 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8014746:	2101      	movs	r1, #1
 8014748:	68f8      	ldr	r0, [r7, #12]
 801474a:	f7ff fe5d 	bl	8014408 <tcp_close_shutdown>
 801474e:	4603      	mov	r3, r0
 8014750:	e023      	b.n	801479a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014756:	2b00      	cmp	r3, #0
 8014758:	d007      	beq.n	801476a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801475e:	4618      	mov	r0, r3
 8014760:	f7ff f968 	bl	8013a34 <pbuf_free>
      pcb->refused_data = NULL;
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	2200      	movs	r2, #0
 8014768:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	2b00      	cmp	r3, #0
 801476e:	d013      	beq.n	8014798 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	7d1b      	ldrb	r3, [r3, #20]
 8014774:	2b04      	cmp	r3, #4
 8014776:	dc02      	bgt.n	801477e <tcp_shutdown+0x86>
 8014778:	2b03      	cmp	r3, #3
 801477a:	da02      	bge.n	8014782 <tcp_shutdown+0x8a>
 801477c:	e009      	b.n	8014792 <tcp_shutdown+0x9a>
 801477e:	2b07      	cmp	r3, #7
 8014780:	d107      	bne.n	8014792 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8014782:	68bb      	ldr	r3, [r7, #8]
 8014784:	b2db      	uxtb	r3, r3
 8014786:	4619      	mov	r1, r3
 8014788:	68f8      	ldr	r0, [r7, #12]
 801478a:	f7ff fe3d 	bl	8014408 <tcp_close_shutdown>
 801478e:	4603      	mov	r3, r0
 8014790:	e003      	b.n	801479a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8014792:	f06f 030a 	mvn.w	r3, #10
 8014796:	e000      	b.n	801479a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8014798:	2300      	movs	r3, #0
}
 801479a:	4618      	mov	r0, r3
 801479c:	3710      	adds	r7, #16
 801479e:	46bd      	mov	sp, r7
 80147a0:	bd80      	pop	{r7, pc}
 80147a2:	bf00      	nop
 80147a4:	080255d0 	.word	0x080255d0
 80147a8:	080256f8 	.word	0x080256f8
 80147ac:	08025614 	.word	0x08025614

080147b0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80147b0:	b580      	push	{r7, lr}
 80147b2:	b08e      	sub	sp, #56	@ 0x38
 80147b4:	af04      	add	r7, sp, #16
 80147b6:	6078      	str	r0, [r7, #4]
 80147b8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d107      	bne.n	80147d0 <tcp_abandon+0x20>
 80147c0:	4b52      	ldr	r3, [pc, #328]	@ (801490c <tcp_abandon+0x15c>)
 80147c2:	f240 223d 	movw	r2, #573	@ 0x23d
 80147c6:	4952      	ldr	r1, [pc, #328]	@ (8014910 <tcp_abandon+0x160>)
 80147c8:	4852      	ldr	r0, [pc, #328]	@ (8014914 <tcp_abandon+0x164>)
 80147ca:	f00a fcd7 	bl	801f17c <iprintf>
 80147ce:	e099      	b.n	8014904 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	7d1b      	ldrb	r3, [r3, #20]
 80147d4:	2b01      	cmp	r3, #1
 80147d6:	d106      	bne.n	80147e6 <tcp_abandon+0x36>
 80147d8:	4b4c      	ldr	r3, [pc, #304]	@ (801490c <tcp_abandon+0x15c>)
 80147da:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80147de:	494e      	ldr	r1, [pc, #312]	@ (8014918 <tcp_abandon+0x168>)
 80147e0:	484c      	ldr	r0, [pc, #304]	@ (8014914 <tcp_abandon+0x164>)
 80147e2:	f00a fccb 	bl	801f17c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	7d1b      	ldrb	r3, [r3, #20]
 80147ea:	2b0a      	cmp	r3, #10
 80147ec:	d107      	bne.n	80147fe <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80147ee:	6879      	ldr	r1, [r7, #4]
 80147f0:	484a      	ldr	r0, [pc, #296]	@ (801491c <tcp_abandon+0x16c>)
 80147f2:	f001 fb53 	bl	8015e9c <tcp_pcb_remove>
    tcp_free(pcb);
 80147f6:	6878      	ldr	r0, [r7, #4]
 80147f8:	f7ff fd54 	bl	80142a4 <tcp_free>
 80147fc:	e082      	b.n	8014904 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80147fe:	2300      	movs	r3, #0
 8014800:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8014802:	2300      	movs	r3, #0
 8014804:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801480a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014810:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014818:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	691b      	ldr	r3, [r3, #16]
 801481e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	7d1b      	ldrb	r3, [r3, #20]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d126      	bne.n	8014876 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	8adb      	ldrh	r3, [r3, #22]
 801482c:	2b00      	cmp	r3, #0
 801482e:	d02e      	beq.n	801488e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8014830:	4b3b      	ldr	r3, [pc, #236]	@ (8014920 <tcp_abandon+0x170>)
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	687a      	ldr	r2, [r7, #4]
 8014836:	429a      	cmp	r2, r3
 8014838:	d105      	bne.n	8014846 <tcp_abandon+0x96>
 801483a:	4b39      	ldr	r3, [pc, #228]	@ (8014920 <tcp_abandon+0x170>)
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	4a37      	ldr	r2, [pc, #220]	@ (8014920 <tcp_abandon+0x170>)
 8014842:	6013      	str	r3, [r2, #0]
 8014844:	e013      	b.n	801486e <tcp_abandon+0xbe>
 8014846:	4b36      	ldr	r3, [pc, #216]	@ (8014920 <tcp_abandon+0x170>)
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	61fb      	str	r3, [r7, #28]
 801484c:	e00c      	b.n	8014868 <tcp_abandon+0xb8>
 801484e:	69fb      	ldr	r3, [r7, #28]
 8014850:	68db      	ldr	r3, [r3, #12]
 8014852:	687a      	ldr	r2, [r7, #4]
 8014854:	429a      	cmp	r2, r3
 8014856:	d104      	bne.n	8014862 <tcp_abandon+0xb2>
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	68da      	ldr	r2, [r3, #12]
 801485c:	69fb      	ldr	r3, [r7, #28]
 801485e:	60da      	str	r2, [r3, #12]
 8014860:	e005      	b.n	801486e <tcp_abandon+0xbe>
 8014862:	69fb      	ldr	r3, [r7, #28]
 8014864:	68db      	ldr	r3, [r3, #12]
 8014866:	61fb      	str	r3, [r7, #28]
 8014868:	69fb      	ldr	r3, [r7, #28]
 801486a:	2b00      	cmp	r3, #0
 801486c:	d1ef      	bne.n	801484e <tcp_abandon+0x9e>
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	2200      	movs	r2, #0
 8014872:	60da      	str	r2, [r3, #12]
 8014874:	e00b      	b.n	801488e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8014876:	683b      	ldr	r3, [r7, #0]
 8014878:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	8adb      	ldrh	r3, [r3, #22]
 801487e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014880:	6879      	ldr	r1, [r7, #4]
 8014882:	4828      	ldr	r0, [pc, #160]	@ (8014924 <tcp_abandon+0x174>)
 8014884:	f001 fb0a 	bl	8015e9c <tcp_pcb_remove>
 8014888:	4b27      	ldr	r3, [pc, #156]	@ (8014928 <tcp_abandon+0x178>)
 801488a:	2201      	movs	r2, #1
 801488c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014892:	2b00      	cmp	r3, #0
 8014894:	d004      	beq.n	80148a0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801489a:	4618      	mov	r0, r3
 801489c:	f000 ffde 	bl	801585c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d004      	beq.n	80148b2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80148ac:	4618      	mov	r0, r3
 80148ae:	f000 ffd5 	bl	801585c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d004      	beq.n	80148c4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148be:	4618      	mov	r0, r3
 80148c0:	f000 ffcc 	bl	801585c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80148c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d00e      	beq.n	80148e8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80148ca:	6879      	ldr	r1, [r7, #4]
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	3304      	adds	r3, #4
 80148d0:	687a      	ldr	r2, [r7, #4]
 80148d2:	8b12      	ldrh	r2, [r2, #24]
 80148d4:	9202      	str	r2, [sp, #8]
 80148d6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80148d8:	9201      	str	r2, [sp, #4]
 80148da:	9300      	str	r3, [sp, #0]
 80148dc:	460b      	mov	r3, r1
 80148de:	697a      	ldr	r2, [r7, #20]
 80148e0:	69b9      	ldr	r1, [r7, #24]
 80148e2:	6878      	ldr	r0, [r7, #4]
 80148e4:	f005 fca4 	bl	801a230 <tcp_rst>
    }
    last_state = pcb->state;
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	7d1b      	ldrb	r3, [r3, #20]
 80148ec:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80148ee:	6878      	ldr	r0, [r7, #4]
 80148f0:	f7ff fcd8 	bl	80142a4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80148f4:	693b      	ldr	r3, [r7, #16]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d004      	beq.n	8014904 <tcp_abandon+0x154>
 80148fa:	693b      	ldr	r3, [r7, #16]
 80148fc:	f06f 010c 	mvn.w	r1, #12
 8014900:	68f8      	ldr	r0, [r7, #12]
 8014902:	4798      	blx	r3
  }
}
 8014904:	3728      	adds	r7, #40	@ 0x28
 8014906:	46bd      	mov	sp, r7
 8014908:	bd80      	pop	{r7, pc}
 801490a:	bf00      	nop
 801490c:	080255d0 	.word	0x080255d0
 8014910:	08025714 	.word	0x08025714
 8014914:	08025614 	.word	0x08025614
 8014918:	08025730 	.word	0x08025730
 801491c:	20067d88 	.word	0x20067d88
 8014920:	20067d7c 	.word	0x20067d7c
 8014924:	20067d84 	.word	0x20067d84
 8014928:	20067d8c 	.word	0x20067d8c

0801492c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801492c:	b580      	push	{r7, lr}
 801492e:	b082      	sub	sp, #8
 8014930:	af00      	add	r7, sp, #0
 8014932:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8014934:	2101      	movs	r1, #1
 8014936:	6878      	ldr	r0, [r7, #4]
 8014938:	f7ff ff3a 	bl	80147b0 <tcp_abandon>
}
 801493c:	bf00      	nop
 801493e:	3708      	adds	r7, #8
 8014940:	46bd      	mov	sp, r7
 8014942:	bd80      	pop	{r7, pc}

08014944 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b088      	sub	sp, #32
 8014948:	af00      	add	r7, sp, #0
 801494a:	60f8      	str	r0, [r7, #12]
 801494c:	60b9      	str	r1, [r7, #8]
 801494e:	4613      	mov	r3, r2
 8014950:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8014952:	2304      	movs	r3, #4
 8014954:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8014956:	68bb      	ldr	r3, [r7, #8]
 8014958:	2b00      	cmp	r3, #0
 801495a:	d101      	bne.n	8014960 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801495c:	4b3e      	ldr	r3, [pc, #248]	@ (8014a58 <tcp_bind+0x114>)
 801495e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	2b00      	cmp	r3, #0
 8014964:	d109      	bne.n	801497a <tcp_bind+0x36>
 8014966:	4b3d      	ldr	r3, [pc, #244]	@ (8014a5c <tcp_bind+0x118>)
 8014968:	f240 22a9 	movw	r2, #681	@ 0x2a9
 801496c:	493c      	ldr	r1, [pc, #240]	@ (8014a60 <tcp_bind+0x11c>)
 801496e:	483d      	ldr	r0, [pc, #244]	@ (8014a64 <tcp_bind+0x120>)
 8014970:	f00a fc04 	bl	801f17c <iprintf>
 8014974:	f06f 030f 	mvn.w	r3, #15
 8014978:	e06a      	b.n	8014a50 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	7d1b      	ldrb	r3, [r3, #20]
 801497e:	2b00      	cmp	r3, #0
 8014980:	d009      	beq.n	8014996 <tcp_bind+0x52>
 8014982:	4b36      	ldr	r3, [pc, #216]	@ (8014a5c <tcp_bind+0x118>)
 8014984:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8014988:	4937      	ldr	r1, [pc, #220]	@ (8014a68 <tcp_bind+0x124>)
 801498a:	4836      	ldr	r0, [pc, #216]	@ (8014a64 <tcp_bind+0x120>)
 801498c:	f00a fbf6 	bl	801f17c <iprintf>
 8014990:	f06f 0305 	mvn.w	r3, #5
 8014994:	e05c      	b.n	8014a50 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8014996:	88fb      	ldrh	r3, [r7, #6]
 8014998:	2b00      	cmp	r3, #0
 801499a:	d109      	bne.n	80149b0 <tcp_bind+0x6c>
    port = tcp_new_port();
 801499c:	f000 f9de 	bl	8014d5c <tcp_new_port>
 80149a0:	4603      	mov	r3, r0
 80149a2:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80149a4:	88fb      	ldrh	r3, [r7, #6]
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d135      	bne.n	8014a16 <tcp_bind+0xd2>
      return ERR_BUF;
 80149aa:	f06f 0301 	mvn.w	r3, #1
 80149ae:	e04f      	b.n	8014a50 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80149b0:	2300      	movs	r3, #0
 80149b2:	61fb      	str	r3, [r7, #28]
 80149b4:	e02b      	b.n	8014a0e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80149b6:	4a2d      	ldr	r2, [pc, #180]	@ (8014a6c <tcp_bind+0x128>)
 80149b8:	69fb      	ldr	r3, [r7, #28]
 80149ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	61bb      	str	r3, [r7, #24]
 80149c2:	e01e      	b.n	8014a02 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 80149c4:	69bb      	ldr	r3, [r7, #24]
 80149c6:	8adb      	ldrh	r3, [r3, #22]
 80149c8:	88fa      	ldrh	r2, [r7, #6]
 80149ca:	429a      	cmp	r2, r3
 80149cc:	d116      	bne.n	80149fc <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80149ce:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d010      	beq.n	80149f6 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 80149d4:	69bb      	ldr	r3, [r7, #24]
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d00c      	beq.n	80149f6 <tcp_bind+0xb2>
 80149dc:	68bb      	ldr	r3, [r7, #8]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d009      	beq.n	80149f6 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 80149e2:	68bb      	ldr	r3, [r7, #8]
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d005      	beq.n	80149f6 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 80149ea:	69bb      	ldr	r3, [r7, #24]
 80149ec:	681a      	ldr	r2, [r3, #0]
 80149ee:	68bb      	ldr	r3, [r7, #8]
 80149f0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80149f2:	429a      	cmp	r2, r3
 80149f4:	d102      	bne.n	80149fc <tcp_bind+0xb8>
              return ERR_USE;
 80149f6:	f06f 0307 	mvn.w	r3, #7
 80149fa:	e029      	b.n	8014a50 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80149fc:	69bb      	ldr	r3, [r7, #24]
 80149fe:	68db      	ldr	r3, [r3, #12]
 8014a00:	61bb      	str	r3, [r7, #24]
 8014a02:	69bb      	ldr	r3, [r7, #24]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d1dd      	bne.n	80149c4 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8014a08:	69fb      	ldr	r3, [r7, #28]
 8014a0a:	3301      	adds	r3, #1
 8014a0c:	61fb      	str	r3, [r7, #28]
 8014a0e:	69fa      	ldr	r2, [r7, #28]
 8014a10:	697b      	ldr	r3, [r7, #20]
 8014a12:	429a      	cmp	r2, r3
 8014a14:	dbcf      	blt.n	80149b6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8014a16:	68bb      	ldr	r3, [r7, #8]
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d00c      	beq.n	8014a36 <tcp_bind+0xf2>
 8014a1c:	68bb      	ldr	r3, [r7, #8]
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d008      	beq.n	8014a36 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8014a24:	68bb      	ldr	r3, [r7, #8]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d002      	beq.n	8014a30 <tcp_bind+0xec>
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	681b      	ldr	r3, [r3, #0]
 8014a2e:	e000      	b.n	8014a32 <tcp_bind+0xee>
 8014a30:	2300      	movs	r3, #0
 8014a32:	68fa      	ldr	r2, [r7, #12]
 8014a34:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	88fa      	ldrh	r2, [r7, #6]
 8014a3a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8014a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8014a70 <tcp_bind+0x12c>)
 8014a3e:	681a      	ldr	r2, [r3, #0]
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	60da      	str	r2, [r3, #12]
 8014a44:	4a0a      	ldr	r2, [pc, #40]	@ (8014a70 <tcp_bind+0x12c>)
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	6013      	str	r3, [r2, #0]
 8014a4a:	f005 fdb3 	bl	801a5b4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8014a4e:	2300      	movs	r3, #0
}
 8014a50:	4618      	mov	r0, r3
 8014a52:	3720      	adds	r7, #32
 8014a54:	46bd      	mov	sp, r7
 8014a56:	bd80      	pop	{r7, pc}
 8014a58:	080276b8 	.word	0x080276b8
 8014a5c:	080255d0 	.word	0x080255d0
 8014a60:	08025764 	.word	0x08025764
 8014a64:	08025614 	.word	0x08025614
 8014a68:	0802577c 	.word	0x0802577c
 8014a6c:	08027688 	.word	0x08027688
 8014a70:	20067d7c 	.word	0x20067d7c

08014a74 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8014a74:	b580      	push	{r7, lr}
 8014a76:	b084      	sub	sp, #16
 8014a78:	af00      	add	r7, sp, #0
 8014a7a:	60f8      	str	r0, [r7, #12]
 8014a7c:	60b9      	str	r1, [r7, #8]
 8014a7e:	4613      	mov	r3, r2
 8014a80:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8014a82:	68bb      	ldr	r3, [r7, #8]
 8014a84:	2b00      	cmp	r3, #0
 8014a86:	d106      	bne.n	8014a96 <tcp_accept_null+0x22>
 8014a88:	4b07      	ldr	r3, [pc, #28]	@ (8014aa8 <tcp_accept_null+0x34>)
 8014a8a:	f240 320f 	movw	r2, #783	@ 0x30f
 8014a8e:	4907      	ldr	r1, [pc, #28]	@ (8014aac <tcp_accept_null+0x38>)
 8014a90:	4807      	ldr	r0, [pc, #28]	@ (8014ab0 <tcp_accept_null+0x3c>)
 8014a92:	f00a fb73 	bl	801f17c <iprintf>

  tcp_abort(pcb);
 8014a96:	68b8      	ldr	r0, [r7, #8]
 8014a98:	f7ff ff48 	bl	801492c <tcp_abort>

  return ERR_ABRT;
 8014a9c:	f06f 030c 	mvn.w	r3, #12
}
 8014aa0:	4618      	mov	r0, r3
 8014aa2:	3710      	adds	r7, #16
 8014aa4:	46bd      	mov	sp, r7
 8014aa6:	bd80      	pop	{r7, pc}
 8014aa8:	080255d0 	.word	0x080255d0
 8014aac:	080257a4 	.word	0x080257a4
 8014ab0:	08025614 	.word	0x08025614

08014ab4 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8014ab4:	b580      	push	{r7, lr}
 8014ab6:	b088      	sub	sp, #32
 8014ab8:	af00      	add	r7, sp, #0
 8014aba:	60f8      	str	r0, [r7, #12]
 8014abc:	460b      	mov	r3, r1
 8014abe:	607a      	str	r2, [r7, #4]
 8014ac0:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d109      	bne.n	8014ae0 <tcp_listen_with_backlog_and_err+0x2c>
 8014acc:	4b47      	ldr	r3, [pc, #284]	@ (8014bec <tcp_listen_with_backlog_and_err+0x138>)
 8014ace:	f240 3259 	movw	r2, #857	@ 0x359
 8014ad2:	4947      	ldr	r1, [pc, #284]	@ (8014bf0 <tcp_listen_with_backlog_and_err+0x13c>)
 8014ad4:	4847      	ldr	r0, [pc, #284]	@ (8014bf4 <tcp_listen_with_backlog_and_err+0x140>)
 8014ad6:	f00a fb51 	bl	801f17c <iprintf>
 8014ada:	23f0      	movs	r3, #240	@ 0xf0
 8014adc:	76fb      	strb	r3, [r7, #27]
 8014ade:	e079      	b.n	8014bd4 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	7d1b      	ldrb	r3, [r3, #20]
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d009      	beq.n	8014afc <tcp_listen_with_backlog_and_err+0x48>
 8014ae8:	4b40      	ldr	r3, [pc, #256]	@ (8014bec <tcp_listen_with_backlog_and_err+0x138>)
 8014aea:	f240 325a 	movw	r2, #858	@ 0x35a
 8014aee:	4942      	ldr	r1, [pc, #264]	@ (8014bf8 <tcp_listen_with_backlog_and_err+0x144>)
 8014af0:	4840      	ldr	r0, [pc, #256]	@ (8014bf4 <tcp_listen_with_backlog_and_err+0x140>)
 8014af2:	f00a fb43 	bl	801f17c <iprintf>
 8014af6:	23f1      	movs	r3, #241	@ 0xf1
 8014af8:	76fb      	strb	r3, [r7, #27]
 8014afa:	e06b      	b.n	8014bd4 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8014afc:	68fb      	ldr	r3, [r7, #12]
 8014afe:	7d1b      	ldrb	r3, [r3, #20]
 8014b00:	2b01      	cmp	r3, #1
 8014b02:	d104      	bne.n	8014b0e <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8014b08:	23f7      	movs	r3, #247	@ 0xf7
 8014b0a:	76fb      	strb	r3, [r7, #27]
    goto done;
 8014b0c:	e062      	b.n	8014bd4 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8014b0e:	2002      	movs	r0, #2
 8014b10:	f7fe f876 	bl	8012c00 <memp_malloc>
 8014b14:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8014b16:	69fb      	ldr	r3, [r7, #28]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d102      	bne.n	8014b22 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8014b1c:	23ff      	movs	r3, #255	@ 0xff
 8014b1e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8014b20:	e058      	b.n	8014bd4 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	691a      	ldr	r2, [r3, #16]
 8014b26:	69fb      	ldr	r3, [r7, #28]
 8014b28:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	8ada      	ldrh	r2, [r3, #22]
 8014b2e:	69fb      	ldr	r3, [r7, #28]
 8014b30:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8014b32:	69fb      	ldr	r3, [r7, #28]
 8014b34:	2201      	movs	r2, #1
 8014b36:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	7d5a      	ldrb	r2, [r3, #21]
 8014b3c:	69fb      	ldr	r3, [r7, #28]
 8014b3e:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	7a5a      	ldrb	r2, [r3, #9]
 8014b44:	69fb      	ldr	r3, [r7, #28]
 8014b46:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8014b48:	69fb      	ldr	r3, [r7, #28]
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	7ada      	ldrb	r2, [r3, #11]
 8014b52:	69fb      	ldr	r3, [r7, #28]
 8014b54:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	7a9a      	ldrb	r2, [r3, #10]
 8014b5a:	69fb      	ldr	r3, [r7, #28]
 8014b5c:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	681a      	ldr	r2, [r3, #0]
 8014b62:	69fb      	ldr	r3, [r7, #28]
 8014b64:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	8adb      	ldrh	r3, [r3, #22]
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	d021      	beq.n	8014bb2 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8014b6e:	4b23      	ldr	r3, [pc, #140]	@ (8014bfc <tcp_listen_with_backlog_and_err+0x148>)
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	68fa      	ldr	r2, [r7, #12]
 8014b74:	429a      	cmp	r2, r3
 8014b76:	d105      	bne.n	8014b84 <tcp_listen_with_backlog_and_err+0xd0>
 8014b78:	4b20      	ldr	r3, [pc, #128]	@ (8014bfc <tcp_listen_with_backlog_and_err+0x148>)
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	68db      	ldr	r3, [r3, #12]
 8014b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8014bfc <tcp_listen_with_backlog_and_err+0x148>)
 8014b80:	6013      	str	r3, [r2, #0]
 8014b82:	e013      	b.n	8014bac <tcp_listen_with_backlog_and_err+0xf8>
 8014b84:	4b1d      	ldr	r3, [pc, #116]	@ (8014bfc <tcp_listen_with_backlog_and_err+0x148>)
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	617b      	str	r3, [r7, #20]
 8014b8a:	e00c      	b.n	8014ba6 <tcp_listen_with_backlog_and_err+0xf2>
 8014b8c:	697b      	ldr	r3, [r7, #20]
 8014b8e:	68db      	ldr	r3, [r3, #12]
 8014b90:	68fa      	ldr	r2, [r7, #12]
 8014b92:	429a      	cmp	r2, r3
 8014b94:	d104      	bne.n	8014ba0 <tcp_listen_with_backlog_and_err+0xec>
 8014b96:	68fb      	ldr	r3, [r7, #12]
 8014b98:	68da      	ldr	r2, [r3, #12]
 8014b9a:	697b      	ldr	r3, [r7, #20]
 8014b9c:	60da      	str	r2, [r3, #12]
 8014b9e:	e005      	b.n	8014bac <tcp_listen_with_backlog_and_err+0xf8>
 8014ba0:	697b      	ldr	r3, [r7, #20]
 8014ba2:	68db      	ldr	r3, [r3, #12]
 8014ba4:	617b      	str	r3, [r7, #20]
 8014ba6:	697b      	ldr	r3, [r7, #20]
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d1ef      	bne.n	8014b8c <tcp_listen_with_backlog_and_err+0xd8>
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	2200      	movs	r2, #0
 8014bb0:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8014bb2:	68f8      	ldr	r0, [r7, #12]
 8014bb4:	f7ff fb76 	bl	80142a4 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014bb8:	69fb      	ldr	r3, [r7, #28]
 8014bba:	4a11      	ldr	r2, [pc, #68]	@ (8014c00 <tcp_listen_with_backlog_and_err+0x14c>)
 8014bbc:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8014bbe:	4b11      	ldr	r3, [pc, #68]	@ (8014c04 <tcp_listen_with_backlog_and_err+0x150>)
 8014bc0:	681a      	ldr	r2, [r3, #0]
 8014bc2:	69fb      	ldr	r3, [r7, #28]
 8014bc4:	60da      	str	r2, [r3, #12]
 8014bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8014c04 <tcp_listen_with_backlog_and_err+0x150>)
 8014bc8:	69fb      	ldr	r3, [r7, #28]
 8014bca:	6013      	str	r3, [r2, #0]
 8014bcc:	f005 fcf2 	bl	801a5b4 <tcp_timer_needed>
  res = ERR_OK;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d002      	beq.n	8014be0 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	7efa      	ldrb	r2, [r7, #27]
 8014bde:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8014be0:	69fb      	ldr	r3, [r7, #28]
}
 8014be2:	4618      	mov	r0, r3
 8014be4:	3720      	adds	r7, #32
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bd80      	pop	{r7, pc}
 8014bea:	bf00      	nop
 8014bec:	080255d0 	.word	0x080255d0
 8014bf0:	080257c4 	.word	0x080257c4
 8014bf4:	08025614 	.word	0x08025614
 8014bf8:	080257f4 	.word	0x080257f4
 8014bfc:	20067d7c 	.word	0x20067d7c
 8014c00:	08014a75 	.word	0x08014a75
 8014c04:	20067d80 	.word	0x20067d80

08014c08 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b084      	sub	sp, #16
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d106      	bne.n	8014c24 <tcp_update_rcv_ann_wnd+0x1c>
 8014c16:	4b25      	ldr	r3, [pc, #148]	@ (8014cac <tcp_update_rcv_ann_wnd+0xa4>)
 8014c18:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8014c1c:	4924      	ldr	r1, [pc, #144]	@ (8014cb0 <tcp_update_rcv_ann_wnd+0xa8>)
 8014c1e:	4825      	ldr	r0, [pc, #148]	@ (8014cb4 <tcp_update_rcv_ann_wnd+0xac>)
 8014c20:	f00a faac 	bl	801f17c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c28:	687a      	ldr	r2, [r7, #4]
 8014c2a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8014c2c:	4413      	add	r3, r2
 8014c2e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c34:	687a      	ldr	r2, [r7, #4]
 8014c36:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8014c38:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8014c3c:	bf28      	it	cs
 8014c3e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8014c42:	b292      	uxth	r2, r2
 8014c44:	4413      	add	r3, r2
 8014c46:	68fa      	ldr	r2, [r7, #12]
 8014c48:	1ad3      	subs	r3, r2, r3
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	db08      	blt.n	8014c60 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c5a:	68fa      	ldr	r2, [r7, #12]
 8014c5c:	1ad3      	subs	r3, r2, r3
 8014c5e:	e020      	b.n	8014ca2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c68:	1ad3      	subs	r3, r2, r3
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	dd03      	ble.n	8014c76 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	2200      	movs	r2, #0
 8014c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014c74:	e014      	b.n	8014ca0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c7e:	1ad3      	subs	r3, r2, r3
 8014c80:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014c88:	d306      	bcc.n	8014c98 <tcp_update_rcv_ann_wnd+0x90>
 8014c8a:	4b08      	ldr	r3, [pc, #32]	@ (8014cac <tcp_update_rcv_ann_wnd+0xa4>)
 8014c8c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8014c90:	4909      	ldr	r1, [pc, #36]	@ (8014cb8 <tcp_update_rcv_ann_wnd+0xb0>)
 8014c92:	4808      	ldr	r0, [pc, #32]	@ (8014cb4 <tcp_update_rcv_ann_wnd+0xac>)
 8014c94:	f00a fa72 	bl	801f17c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	b29a      	uxth	r2, r3
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8014ca0:	2300      	movs	r3, #0
  }
}
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	3710      	adds	r7, #16
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd80      	pop	{r7, pc}
 8014caa:	bf00      	nop
 8014cac:	080255d0 	.word	0x080255d0
 8014cb0:	0802582c 	.word	0x0802582c
 8014cb4:	08025614 	.word	0x08025614
 8014cb8:	08025850 	.word	0x08025850

08014cbc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b084      	sub	sp, #16
 8014cc0:	af00      	add	r7, sp, #0
 8014cc2:	6078      	str	r0, [r7, #4]
 8014cc4:	460b      	mov	r3, r1
 8014cc6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d107      	bne.n	8014cde <tcp_recved+0x22>
 8014cce:	4b1f      	ldr	r3, [pc, #124]	@ (8014d4c <tcp_recved+0x90>)
 8014cd0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8014cd4:	491e      	ldr	r1, [pc, #120]	@ (8014d50 <tcp_recved+0x94>)
 8014cd6:	481f      	ldr	r0, [pc, #124]	@ (8014d54 <tcp_recved+0x98>)
 8014cd8:	f00a fa50 	bl	801f17c <iprintf>
 8014cdc:	e032      	b.n	8014d44 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	7d1b      	ldrb	r3, [r3, #20]
 8014ce2:	2b01      	cmp	r3, #1
 8014ce4:	d106      	bne.n	8014cf4 <tcp_recved+0x38>
 8014ce6:	4b19      	ldr	r3, [pc, #100]	@ (8014d4c <tcp_recved+0x90>)
 8014ce8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8014cec:	491a      	ldr	r1, [pc, #104]	@ (8014d58 <tcp_recved+0x9c>)
 8014cee:	4819      	ldr	r0, [pc, #100]	@ (8014d54 <tcp_recved+0x98>)
 8014cf0:	f00a fa44 	bl	801f17c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014cf8:	887b      	ldrh	r3, [r7, #2]
 8014cfa:	4413      	add	r3, r2
 8014cfc:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8014cfe:	89fb      	ldrh	r3, [r7, #14]
 8014d00:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014d04:	d804      	bhi.n	8014d10 <tcp_recved+0x54>
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014d0a:	89fa      	ldrh	r2, [r7, #14]
 8014d0c:	429a      	cmp	r2, r3
 8014d0e:	d204      	bcs.n	8014d1a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014d16:	851a      	strh	r2, [r3, #40]	@ 0x28
 8014d18:	e002      	b.n	8014d20 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	89fa      	ldrh	r2, [r7, #14]
 8014d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8014d20:	6878      	ldr	r0, [r7, #4]
 8014d22:	f7ff ff71 	bl	8014c08 <tcp_update_rcv_ann_wnd>
 8014d26:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8014d28:	68bb      	ldr	r3, [r7, #8]
 8014d2a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8014d2e:	d309      	bcc.n	8014d44 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	8b5b      	ldrh	r3, [r3, #26]
 8014d34:	f043 0302 	orr.w	r3, r3, #2
 8014d38:	b29a      	uxth	r2, r3
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014d3e:	6878      	ldr	r0, [r7, #4]
 8014d40:	f004 fcc2 	bl	80196c8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8014d44:	3710      	adds	r7, #16
 8014d46:	46bd      	mov	sp, r7
 8014d48:	bd80      	pop	{r7, pc}
 8014d4a:	bf00      	nop
 8014d4c:	080255d0 	.word	0x080255d0
 8014d50:	0802586c 	.word	0x0802586c
 8014d54:	08025614 	.word	0x08025614
 8014d58:	08025884 	.word	0x08025884

08014d5c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	b083      	sub	sp, #12
 8014d60:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8014d62:	2300      	movs	r3, #0
 8014d64:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8014d66:	4b1e      	ldr	r3, [pc, #120]	@ (8014de0 <tcp_new_port+0x84>)
 8014d68:	881b      	ldrh	r3, [r3, #0]
 8014d6a:	3301      	adds	r3, #1
 8014d6c:	b29a      	uxth	r2, r3
 8014d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8014de0 <tcp_new_port+0x84>)
 8014d70:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014d72:	4b1b      	ldr	r3, [pc, #108]	@ (8014de0 <tcp_new_port+0x84>)
 8014d74:	881b      	ldrh	r3, [r3, #0]
 8014d76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014d7a:	4293      	cmp	r3, r2
 8014d7c:	d103      	bne.n	8014d86 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014d7e:	4b18      	ldr	r3, [pc, #96]	@ (8014de0 <tcp_new_port+0x84>)
 8014d80:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8014d84:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014d86:	2300      	movs	r3, #0
 8014d88:	71fb      	strb	r3, [r7, #7]
 8014d8a:	e01e      	b.n	8014dca <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014d8c:	79fb      	ldrb	r3, [r7, #7]
 8014d8e:	4a15      	ldr	r2, [pc, #84]	@ (8014de4 <tcp_new_port+0x88>)
 8014d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	603b      	str	r3, [r7, #0]
 8014d98:	e011      	b.n	8014dbe <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8014d9a:	683b      	ldr	r3, [r7, #0]
 8014d9c:	8ada      	ldrh	r2, [r3, #22]
 8014d9e:	4b10      	ldr	r3, [pc, #64]	@ (8014de0 <tcp_new_port+0x84>)
 8014da0:	881b      	ldrh	r3, [r3, #0]
 8014da2:	429a      	cmp	r2, r3
 8014da4:	d108      	bne.n	8014db8 <tcp_new_port+0x5c>
        n++;
 8014da6:	88bb      	ldrh	r3, [r7, #4]
 8014da8:	3301      	adds	r3, #1
 8014daa:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014dac:	88bb      	ldrh	r3, [r7, #4]
 8014dae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014db2:	d3d8      	bcc.n	8014d66 <tcp_new_port+0xa>
          return 0;
 8014db4:	2300      	movs	r3, #0
 8014db6:	e00d      	b.n	8014dd4 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014db8:	683b      	ldr	r3, [r7, #0]
 8014dba:	68db      	ldr	r3, [r3, #12]
 8014dbc:	603b      	str	r3, [r7, #0]
 8014dbe:	683b      	ldr	r3, [r7, #0]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d1ea      	bne.n	8014d9a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014dc4:	79fb      	ldrb	r3, [r7, #7]
 8014dc6:	3301      	adds	r3, #1
 8014dc8:	71fb      	strb	r3, [r7, #7]
 8014dca:	79fb      	ldrb	r3, [r7, #7]
 8014dcc:	2b03      	cmp	r3, #3
 8014dce:	d9dd      	bls.n	8014d8c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014dd0:	4b03      	ldr	r3, [pc, #12]	@ (8014de0 <tcp_new_port+0x84>)
 8014dd2:	881b      	ldrh	r3, [r3, #0]
}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	370c      	adds	r7, #12
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dde:	4770      	bx	lr
 8014de0:	20000034 	.word	0x20000034
 8014de4:	08027688 	.word	0x08027688

08014de8 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8014de8:	b580      	push	{r7, lr}
 8014dea:	b08a      	sub	sp, #40	@ 0x28
 8014dec:	af00      	add	r7, sp, #0
 8014dee:	60f8      	str	r0, [r7, #12]
 8014df0:	60b9      	str	r1, [r7, #8]
 8014df2:	603b      	str	r3, [r7, #0]
 8014df4:	4613      	mov	r3, r2
 8014df6:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8014df8:	2300      	movs	r3, #0
 8014dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d109      	bne.n	8014e16 <tcp_connect+0x2e>
 8014e02:	4b7d      	ldr	r3, [pc, #500]	@ (8014ff8 <tcp_connect+0x210>)
 8014e04:	f240 4235 	movw	r2, #1077	@ 0x435
 8014e08:	497c      	ldr	r1, [pc, #496]	@ (8014ffc <tcp_connect+0x214>)
 8014e0a:	487d      	ldr	r0, [pc, #500]	@ (8015000 <tcp_connect+0x218>)
 8014e0c:	f00a f9b6 	bl	801f17c <iprintf>
 8014e10:	f06f 030f 	mvn.w	r3, #15
 8014e14:	e0ec      	b.n	8014ff0 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8014e16:	68bb      	ldr	r3, [r7, #8]
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d109      	bne.n	8014e30 <tcp_connect+0x48>
 8014e1c:	4b76      	ldr	r3, [pc, #472]	@ (8014ff8 <tcp_connect+0x210>)
 8014e1e:	f240 4236 	movw	r2, #1078	@ 0x436
 8014e22:	4978      	ldr	r1, [pc, #480]	@ (8015004 <tcp_connect+0x21c>)
 8014e24:	4876      	ldr	r0, [pc, #472]	@ (8015000 <tcp_connect+0x218>)
 8014e26:	f00a f9a9 	bl	801f17c <iprintf>
 8014e2a:	f06f 030f 	mvn.w	r3, #15
 8014e2e:	e0df      	b.n	8014ff0 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8014e30:	68fb      	ldr	r3, [r7, #12]
 8014e32:	7d1b      	ldrb	r3, [r3, #20]
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d009      	beq.n	8014e4c <tcp_connect+0x64>
 8014e38:	4b6f      	ldr	r3, [pc, #444]	@ (8014ff8 <tcp_connect+0x210>)
 8014e3a:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 8014e3e:	4972      	ldr	r1, [pc, #456]	@ (8015008 <tcp_connect+0x220>)
 8014e40:	486f      	ldr	r0, [pc, #444]	@ (8015000 <tcp_connect+0x218>)
 8014e42:	f00a f99b 	bl	801f17c <iprintf>
 8014e46:	f06f 0309 	mvn.w	r3, #9
 8014e4a:	e0d1      	b.n	8014ff0 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8014e4c:	68bb      	ldr	r3, [r7, #8]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d002      	beq.n	8014e58 <tcp_connect+0x70>
 8014e52:	68bb      	ldr	r3, [r7, #8]
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	e000      	b.n	8014e5a <tcp_connect+0x72>
 8014e58:	2300      	movs	r3, #0
 8014e5a:	68fa      	ldr	r2, [r7, #12]
 8014e5c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8014e5e:	68fb      	ldr	r3, [r7, #12]
 8014e60:	88fa      	ldrh	r2, [r7, #6]
 8014e62:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014e64:	68fb      	ldr	r3, [r7, #12]
 8014e66:	7a1b      	ldrb	r3, [r3, #8]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d006      	beq.n	8014e7a <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	7a1b      	ldrb	r3, [r3, #8]
 8014e70:	4618      	mov	r0, r3
 8014e72:	f7fe fa51 	bl	8013318 <netif_get_by_index>
 8014e76:	6278      	str	r0, [r7, #36]	@ 0x24
 8014e78:	e005      	b.n	8014e86 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	3304      	adds	r3, #4
 8014e7e:	4618      	mov	r0, r3
 8014e80:	f007 fb7a 	bl	801c578 <ip4_route>
 8014e84:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 8014e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d102      	bne.n	8014e92 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8014e8c:	f06f 0303 	mvn.w	r3, #3
 8014e90:	e0ae      	b.n	8014ff0 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d003      	beq.n	8014ea0 <tcp_connect+0xb8>
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d111      	bne.n	8014ec4 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8014ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d002      	beq.n	8014eac <tcp_connect+0xc4>
 8014ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ea8:	3304      	adds	r3, #4
 8014eaa:	e000      	b.n	8014eae <tcp_connect+0xc6>
 8014eac:	2300      	movs	r3, #0
 8014eae:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8014eb0:	69fb      	ldr	r3, [r7, #28]
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d102      	bne.n	8014ebc <tcp_connect+0xd4>
      return ERR_RTE;
 8014eb6:	f06f 0303 	mvn.w	r3, #3
 8014eba:	e099      	b.n	8014ff0 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8014ebc:	69fb      	ldr	r3, [r7, #28]
 8014ebe:	681a      	ldr	r2, [r3, #0]
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	8adb      	ldrh	r3, [r3, #22]
 8014ec8:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	8adb      	ldrh	r3, [r3, #22]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d10c      	bne.n	8014eec <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8014ed2:	f7ff ff43 	bl	8014d5c <tcp_new_port>
 8014ed6:	4603      	mov	r3, r0
 8014ed8:	461a      	mov	r2, r3
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	8adb      	ldrh	r3, [r3, #22]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d102      	bne.n	8014eec <tcp_connect+0x104>
      return ERR_BUF;
 8014ee6:	f06f 0301 	mvn.w	r3, #1
 8014eea:	e081      	b.n	8014ff0 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8014eec:	68f8      	ldr	r0, [r7, #12]
 8014eee:	f001 f869 	bl	8015fc4 <tcp_next_iss>
 8014ef2:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	697a      	ldr	r2, [r7, #20]
 8014efe:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 8014f00:	697b      	ldr	r3, [r7, #20]
 8014f02:	1e5a      	subs	r2, r3, #1
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 8014f08:	697b      	ldr	r3, [r7, #20]
 8014f0a:	1e5a      	subs	r2, r3, #1
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 8014f10:	697b      	ldr	r3, [r7, #20]
 8014f12:	1e5a      	subs	r2, r3, #1
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014f1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f2c:	68fb      	ldr	r3, [r7, #12]
 8014f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 8014f30:	68fb      	ldr	r3, [r7, #12]
 8014f32:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014f36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8014f40:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	3304      	adds	r3, #4
 8014f4a:	461a      	mov	r2, r3
 8014f4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014f4e:	f001 f85f 	bl	8016010 <tcp_eff_send_mss_netif>
 8014f52:	4603      	mov	r3, r0
 8014f54:	461a      	mov	r2, r3
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8014f5a:	68fb      	ldr	r3, [r7, #12]
 8014f5c:	2201      	movs	r2, #1
 8014f5e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	683a      	ldr	r2, [r7, #0]
 8014f66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8014f6a:	2102      	movs	r1, #2
 8014f6c:	68f8      	ldr	r0, [r7, #12]
 8014f6e:	f004 fabd 	bl	80194ec <tcp_enqueue_flags>
 8014f72:	4603      	mov	r3, r0
 8014f74:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8014f76:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d136      	bne.n	8014fec <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	2202      	movs	r2, #2
 8014f82:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8014f84:	8b7b      	ldrh	r3, [r7, #26]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d021      	beq.n	8014fce <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8014f8a:	4b20      	ldr	r3, [pc, #128]	@ (801500c <tcp_connect+0x224>)
 8014f8c:	681b      	ldr	r3, [r3, #0]
 8014f8e:	68fa      	ldr	r2, [r7, #12]
 8014f90:	429a      	cmp	r2, r3
 8014f92:	d105      	bne.n	8014fa0 <tcp_connect+0x1b8>
 8014f94:	4b1d      	ldr	r3, [pc, #116]	@ (801500c <tcp_connect+0x224>)
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	68db      	ldr	r3, [r3, #12]
 8014f9a:	4a1c      	ldr	r2, [pc, #112]	@ (801500c <tcp_connect+0x224>)
 8014f9c:	6013      	str	r3, [r2, #0]
 8014f9e:	e013      	b.n	8014fc8 <tcp_connect+0x1e0>
 8014fa0:	4b1a      	ldr	r3, [pc, #104]	@ (801500c <tcp_connect+0x224>)
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	623b      	str	r3, [r7, #32]
 8014fa6:	e00c      	b.n	8014fc2 <tcp_connect+0x1da>
 8014fa8:	6a3b      	ldr	r3, [r7, #32]
 8014faa:	68db      	ldr	r3, [r3, #12]
 8014fac:	68fa      	ldr	r2, [r7, #12]
 8014fae:	429a      	cmp	r2, r3
 8014fb0:	d104      	bne.n	8014fbc <tcp_connect+0x1d4>
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	68da      	ldr	r2, [r3, #12]
 8014fb6:	6a3b      	ldr	r3, [r7, #32]
 8014fb8:	60da      	str	r2, [r3, #12]
 8014fba:	e005      	b.n	8014fc8 <tcp_connect+0x1e0>
 8014fbc:	6a3b      	ldr	r3, [r7, #32]
 8014fbe:	68db      	ldr	r3, [r3, #12]
 8014fc0:	623b      	str	r3, [r7, #32]
 8014fc2:	6a3b      	ldr	r3, [r7, #32]
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d1ef      	bne.n	8014fa8 <tcp_connect+0x1c0>
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	2200      	movs	r2, #0
 8014fcc:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8014fce:	4b10      	ldr	r3, [pc, #64]	@ (8015010 <tcp_connect+0x228>)
 8014fd0:	681a      	ldr	r2, [r3, #0]
 8014fd2:	68fb      	ldr	r3, [r7, #12]
 8014fd4:	60da      	str	r2, [r3, #12]
 8014fd6:	4a0e      	ldr	r2, [pc, #56]	@ (8015010 <tcp_connect+0x228>)
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	6013      	str	r3, [r2, #0]
 8014fdc:	f005 faea 	bl	801a5b4 <tcp_timer_needed>
 8014fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8015014 <tcp_connect+0x22c>)
 8014fe2:	2201      	movs	r2, #1
 8014fe4:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8014fe6:	68f8      	ldr	r0, [r7, #12]
 8014fe8:	f004 fb6e 	bl	80196c8 <tcp_output>
  }
  return ret;
 8014fec:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014ff0:	4618      	mov	r0, r3
 8014ff2:	3728      	adds	r7, #40	@ 0x28
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	bd80      	pop	{r7, pc}
 8014ff8:	080255d0 	.word	0x080255d0
 8014ffc:	080258ac 	.word	0x080258ac
 8015000:	08025614 	.word	0x08025614
 8015004:	080258c8 	.word	0x080258c8
 8015008:	080258e4 	.word	0x080258e4
 801500c:	20067d7c 	.word	0x20067d7c
 8015010:	20067d84 	.word	0x20067d84
 8015014:	20067d8c 	.word	0x20067d8c

08015018 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015018:	b5b0      	push	{r4, r5, r7, lr}
 801501a:	b090      	sub	sp, #64	@ 0x40
 801501c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801501e:	2300      	movs	r3, #0
 8015020:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8015024:	4b95      	ldr	r3, [pc, #596]	@ (801527c <tcp_slowtmr+0x264>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	3301      	adds	r3, #1
 801502a:	4a94      	ldr	r2, [pc, #592]	@ (801527c <tcp_slowtmr+0x264>)
 801502c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801502e:	4b94      	ldr	r3, [pc, #592]	@ (8015280 <tcp_slowtmr+0x268>)
 8015030:	781b      	ldrb	r3, [r3, #0]
 8015032:	3301      	adds	r3, #1
 8015034:	b2da      	uxtb	r2, r3
 8015036:	4b92      	ldr	r3, [pc, #584]	@ (8015280 <tcp_slowtmr+0x268>)
 8015038:	701a      	strb	r2, [r3, #0]
 801503a:	e000      	b.n	801503e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 801503c:	bf00      	nop
  prev = NULL;
 801503e:	2300      	movs	r3, #0
 8015040:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8015042:	4b90      	ldr	r3, [pc, #576]	@ (8015284 <tcp_slowtmr+0x26c>)
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015048:	e29d      	b.n	8015586 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801504a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801504c:	7d1b      	ldrb	r3, [r3, #20]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d106      	bne.n	8015060 <tcp_slowtmr+0x48>
 8015052:	4b8d      	ldr	r3, [pc, #564]	@ (8015288 <tcp_slowtmr+0x270>)
 8015054:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015058:	498c      	ldr	r1, [pc, #560]	@ (801528c <tcp_slowtmr+0x274>)
 801505a:	488d      	ldr	r0, [pc, #564]	@ (8015290 <tcp_slowtmr+0x278>)
 801505c:	f00a f88e 	bl	801f17c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015062:	7d1b      	ldrb	r3, [r3, #20]
 8015064:	2b01      	cmp	r3, #1
 8015066:	d106      	bne.n	8015076 <tcp_slowtmr+0x5e>
 8015068:	4b87      	ldr	r3, [pc, #540]	@ (8015288 <tcp_slowtmr+0x270>)
 801506a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 801506e:	4989      	ldr	r1, [pc, #548]	@ (8015294 <tcp_slowtmr+0x27c>)
 8015070:	4887      	ldr	r0, [pc, #540]	@ (8015290 <tcp_slowtmr+0x278>)
 8015072:	f00a f883 	bl	801f17c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8015076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015078:	7d1b      	ldrb	r3, [r3, #20]
 801507a:	2b0a      	cmp	r3, #10
 801507c:	d106      	bne.n	801508c <tcp_slowtmr+0x74>
 801507e:	4b82      	ldr	r3, [pc, #520]	@ (8015288 <tcp_slowtmr+0x270>)
 8015080:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8015084:	4984      	ldr	r1, [pc, #528]	@ (8015298 <tcp_slowtmr+0x280>)
 8015086:	4882      	ldr	r0, [pc, #520]	@ (8015290 <tcp_slowtmr+0x278>)
 8015088:	f00a f878 	bl	801f17c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801508c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801508e:	7f9a      	ldrb	r2, [r3, #30]
 8015090:	4b7b      	ldr	r3, [pc, #492]	@ (8015280 <tcp_slowtmr+0x268>)
 8015092:	781b      	ldrb	r3, [r3, #0]
 8015094:	429a      	cmp	r2, r3
 8015096:	d105      	bne.n	80150a4 <tcp_slowtmr+0x8c>
      prev = pcb;
 8015098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801509a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801509c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801509e:	68db      	ldr	r3, [r3, #12]
 80150a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80150a2:	e270      	b.n	8015586 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80150a4:	4b76      	ldr	r3, [pc, #472]	@ (8015280 <tcp_slowtmr+0x268>)
 80150a6:	781a      	ldrb	r2, [r3, #0]
 80150a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150aa:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80150ac:	2300      	movs	r3, #0
 80150ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80150b2:	2300      	movs	r3, #0
 80150b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80150b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150ba:	7d1b      	ldrb	r3, [r3, #20]
 80150bc:	2b02      	cmp	r3, #2
 80150be:	d10a      	bne.n	80150d6 <tcp_slowtmr+0xbe>
 80150c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80150c6:	2b05      	cmp	r3, #5
 80150c8:	d905      	bls.n	80150d6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80150ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80150ce:	3301      	adds	r3, #1
 80150d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80150d4:	e11e      	b.n	8015314 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80150d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80150dc:	2b0b      	cmp	r3, #11
 80150de:	d905      	bls.n	80150ec <tcp_slowtmr+0xd4>
      ++pcb_remove;
 80150e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80150e4:	3301      	adds	r3, #1
 80150e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80150ea:	e113      	b.n	8015314 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 80150ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150ee:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d075      	beq.n	80151e2 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80150f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d006      	beq.n	801510c <tcp_slowtmr+0xf4>
 80150fe:	4b62      	ldr	r3, [pc, #392]	@ (8015288 <tcp_slowtmr+0x270>)
 8015100:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8015104:	4965      	ldr	r1, [pc, #404]	@ (801529c <tcp_slowtmr+0x284>)
 8015106:	4862      	ldr	r0, [pc, #392]	@ (8015290 <tcp_slowtmr+0x278>)
 8015108:	f00a f838 	bl	801f17c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801510c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801510e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015110:	2b00      	cmp	r3, #0
 8015112:	d106      	bne.n	8015122 <tcp_slowtmr+0x10a>
 8015114:	4b5c      	ldr	r3, [pc, #368]	@ (8015288 <tcp_slowtmr+0x270>)
 8015116:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801511a:	4961      	ldr	r1, [pc, #388]	@ (80152a0 <tcp_slowtmr+0x288>)
 801511c:	485c      	ldr	r0, [pc, #368]	@ (8015290 <tcp_slowtmr+0x278>)
 801511e:	f00a f82d 	bl	801f17c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8015122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015124:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8015128:	2b0b      	cmp	r3, #11
 801512a:	d905      	bls.n	8015138 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 801512c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015130:	3301      	adds	r3, #1
 8015132:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015136:	e0ed      	b.n	8015314 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8015138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801513a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801513e:	3b01      	subs	r3, #1
 8015140:	4a58      	ldr	r2, [pc, #352]	@ (80152a4 <tcp_slowtmr+0x28c>)
 8015142:	5cd3      	ldrb	r3, [r2, r3]
 8015144:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8015146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015148:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801514c:	7c7a      	ldrb	r2, [r7, #17]
 801514e:	429a      	cmp	r2, r3
 8015150:	d907      	bls.n	8015162 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8015152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015154:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015158:	3301      	adds	r3, #1
 801515a:	b2da      	uxtb	r2, r3
 801515c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801515e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8015162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015164:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015168:	7c7a      	ldrb	r2, [r7, #17]
 801516a:	429a      	cmp	r2, r3
 801516c:	f200 80d2 	bhi.w	8015314 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8015170:	2301      	movs	r3, #1
 8015172:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8015174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015176:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801517a:	2b00      	cmp	r3, #0
 801517c:	d108      	bne.n	8015190 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801517e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015180:	f005 f94a 	bl	801a418 <tcp_zero_window_probe>
 8015184:	4603      	mov	r3, r0
 8015186:	2b00      	cmp	r3, #0
 8015188:	d014      	beq.n	80151b4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801518a:	2300      	movs	r3, #0
 801518c:	623b      	str	r3, [r7, #32]
 801518e:	e011      	b.n	80151b4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015192:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015196:	4619      	mov	r1, r3
 8015198:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801519a:	f004 f80f 	bl	80191bc <tcp_split_unsent_seg>
 801519e:	4603      	mov	r3, r0
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d107      	bne.n	80151b4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80151a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80151a6:	f004 fa8f 	bl	80196c8 <tcp_output>
 80151aa:	4603      	mov	r3, r0
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d101      	bne.n	80151b4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80151b0:	2300      	movs	r3, #0
 80151b2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80151b4:	6a3b      	ldr	r3, [r7, #32]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	f000 80ac 	beq.w	8015314 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80151bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151be:	2200      	movs	r2, #0
 80151c0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80151c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151c6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80151ca:	2b06      	cmp	r3, #6
 80151cc:	f200 80a2 	bhi.w	8015314 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80151d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151d2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80151d6:	3301      	adds	r3, #1
 80151d8:	b2da      	uxtb	r2, r3
 80151da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151dc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 80151e0:	e098      	b.n	8015314 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80151e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151e4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	db0f      	blt.n	801520c <tcp_slowtmr+0x1f4>
 80151ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151ee:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80151f2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80151f6:	4293      	cmp	r3, r2
 80151f8:	d008      	beq.n	801520c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 80151fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151fc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8015200:	b29b      	uxth	r3, r3
 8015202:	3301      	adds	r3, #1
 8015204:	b29b      	uxth	r3, r3
 8015206:	b21a      	sxth	r2, r3
 8015208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801520a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 801520c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801520e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8015212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015214:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8015218:	429a      	cmp	r2, r3
 801521a:	db7b      	blt.n	8015314 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801521c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801521e:	f004 fd47 	bl	8019cb0 <tcp_rexmit_rto_prepare>
 8015222:	4603      	mov	r3, r0
 8015224:	2b00      	cmp	r3, #0
 8015226:	d007      	beq.n	8015238 <tcp_slowtmr+0x220>
 8015228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801522a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801522c:	2b00      	cmp	r3, #0
 801522e:	d171      	bne.n	8015314 <tcp_slowtmr+0x2fc>
 8015230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015234:	2b00      	cmp	r3, #0
 8015236:	d06d      	beq.n	8015314 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8015238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801523a:	7d1b      	ldrb	r3, [r3, #20]
 801523c:	2b02      	cmp	r3, #2
 801523e:	d03a      	beq.n	80152b6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8015240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015246:	2b0c      	cmp	r3, #12
 8015248:	bf28      	it	cs
 801524a:	230c      	movcs	r3, #12
 801524c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801524e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015250:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015254:	10db      	asrs	r3, r3, #3
 8015256:	b21b      	sxth	r3, r3
 8015258:	461a      	mov	r2, r3
 801525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801525c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015260:	4413      	add	r3, r2
 8015262:	7efa      	ldrb	r2, [r7, #27]
 8015264:	4910      	ldr	r1, [pc, #64]	@ (80152a8 <tcp_slowtmr+0x290>)
 8015266:	5c8a      	ldrb	r2, [r1, r2]
 8015268:	4093      	lsls	r3, r2
 801526a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801526c:	697b      	ldr	r3, [r7, #20]
 801526e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8015272:	4293      	cmp	r3, r2
 8015274:	dc1a      	bgt.n	80152ac <tcp_slowtmr+0x294>
 8015276:	697b      	ldr	r3, [r7, #20]
 8015278:	b21a      	sxth	r2, r3
 801527a:	e019      	b.n	80152b0 <tcp_slowtmr+0x298>
 801527c:	20067d78 	.word	0x20067d78
 8015280:	20067d8e 	.word	0x20067d8e
 8015284:	20067d84 	.word	0x20067d84
 8015288:	080255d0 	.word	0x080255d0
 801528c:	08025914 	.word	0x08025914
 8015290:	08025614 	.word	0x08025614
 8015294:	08025940 	.word	0x08025940
 8015298:	0802596c 	.word	0x0802596c
 801529c:	0802599c 	.word	0x0802599c
 80152a0:	080259d0 	.word	0x080259d0
 80152a4:	08027680 	.word	0x08027680
 80152a8:	08027670 	.word	0x08027670
 80152ac:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80152b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80152b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152b8:	2200      	movs	r2, #0
 80152ba:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80152bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152be:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80152c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152c4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80152c8:	4293      	cmp	r3, r2
 80152ca:	bf28      	it	cs
 80152cc:	4613      	movcs	r3, r2
 80152ce:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80152d0:	8a7b      	ldrh	r3, [r7, #18]
 80152d2:	085b      	lsrs	r3, r3, #1
 80152d4:	b29a      	uxth	r2, r3
 80152d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152d8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80152dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152de:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80152e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80152e6:	005b      	lsls	r3, r3, #1
 80152e8:	b29b      	uxth	r3, r3
 80152ea:	429a      	cmp	r2, r3
 80152ec:	d206      	bcs.n	80152fc <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80152ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80152f2:	005b      	lsls	r3, r3, #1
 80152f4:	b29a      	uxth	r2, r3
 80152f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 80152fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152fe:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8015300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015302:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8015306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015308:	2200      	movs	r2, #0
 801530a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 801530e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015310:	f004 fd3e 	bl	8019d90 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8015314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015316:	7d1b      	ldrb	r3, [r3, #20]
 8015318:	2b06      	cmp	r3, #6
 801531a:	d111      	bne.n	8015340 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 801531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801531e:	8b5b      	ldrh	r3, [r3, #26]
 8015320:	f003 0310 	and.w	r3, r3, #16
 8015324:	2b00      	cmp	r3, #0
 8015326:	d00b      	beq.n	8015340 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015328:	4b9c      	ldr	r3, [pc, #624]	@ (801559c <tcp_slowtmr+0x584>)
 801532a:	681a      	ldr	r2, [r3, #0]
 801532c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801532e:	6a1b      	ldr	r3, [r3, #32]
 8015330:	1ad3      	subs	r3, r2, r3
 8015332:	2b28      	cmp	r3, #40	@ 0x28
 8015334:	d904      	bls.n	8015340 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8015336:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801533a:	3301      	adds	r3, #1
 801533c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015342:	7a5b      	ldrb	r3, [r3, #9]
 8015344:	f003 0308 	and.w	r3, r3, #8
 8015348:	2b00      	cmp	r3, #0
 801534a:	d04a      	beq.n	80153e2 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801534c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801534e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015350:	2b04      	cmp	r3, #4
 8015352:	d003      	beq.n	801535c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8015354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015356:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015358:	2b07      	cmp	r3, #7
 801535a:	d142      	bne.n	80153e2 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801535c:	4b8f      	ldr	r3, [pc, #572]	@ (801559c <tcp_slowtmr+0x584>)
 801535e:	681a      	ldr	r2, [r3, #0]
 8015360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015362:	6a1b      	ldr	r3, [r3, #32]
 8015364:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8015366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015368:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801536c:	4b8c      	ldr	r3, [pc, #560]	@ (80155a0 <tcp_slowtmr+0x588>)
 801536e:	440b      	add	r3, r1
 8015370:	498c      	ldr	r1, [pc, #560]	@ (80155a4 <tcp_slowtmr+0x58c>)
 8015372:	fba1 1303 	umull	r1, r3, r1, r3
 8015376:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015378:	429a      	cmp	r2, r3
 801537a:	d90a      	bls.n	8015392 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 801537c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015380:	3301      	adds	r3, #1
 8015382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8015386:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801538a:	3301      	adds	r3, #1
 801538c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015390:	e027      	b.n	80153e2 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015392:	4b82      	ldr	r3, [pc, #520]	@ (801559c <tcp_slowtmr+0x584>)
 8015394:	681a      	ldr	r2, [r3, #0]
 8015396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015398:	6a1b      	ldr	r3, [r3, #32]
 801539a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801539c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801539e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80153a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153a4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80153a8:	4618      	mov	r0, r3
 80153aa:	4b7f      	ldr	r3, [pc, #508]	@ (80155a8 <tcp_slowtmr+0x590>)
 80153ac:	fb00 f303 	mul.w	r3, r0, r3
 80153b0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80153b2:	497c      	ldr	r1, [pc, #496]	@ (80155a4 <tcp_slowtmr+0x58c>)
 80153b4:	fba1 1303 	umull	r1, r3, r1, r3
 80153b8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d911      	bls.n	80153e2 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80153be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80153c0:	f004 ffea 	bl	801a398 <tcp_keepalive>
 80153c4:	4603      	mov	r3, r0
 80153c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80153ca:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d107      	bne.n	80153e2 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80153d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153d4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80153d8:	3301      	adds	r3, #1
 80153da:	b2da      	uxtb	r2, r3
 80153dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153de:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 80153e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	d011      	beq.n	801540e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80153ea:	4b6c      	ldr	r3, [pc, #432]	@ (801559c <tcp_slowtmr+0x584>)
 80153ec:	681a      	ldr	r2, [r3, #0]
 80153ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f0:	6a1b      	ldr	r3, [r3, #32]
 80153f2:	1ad2      	subs	r2, r2, r3
 80153f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80153fa:	4619      	mov	r1, r3
 80153fc:	460b      	mov	r3, r1
 80153fe:	005b      	lsls	r3, r3, #1
 8015400:	440b      	add	r3, r1
 8015402:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8015404:	429a      	cmp	r2, r3
 8015406:	d302      	bcc.n	801540e <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8015408:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801540a:	f000 feab 	bl	8016164 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 801540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015410:	7d1b      	ldrb	r3, [r3, #20]
 8015412:	2b03      	cmp	r3, #3
 8015414:	d10b      	bne.n	801542e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015416:	4b61      	ldr	r3, [pc, #388]	@ (801559c <tcp_slowtmr+0x584>)
 8015418:	681a      	ldr	r2, [r3, #0]
 801541a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801541c:	6a1b      	ldr	r3, [r3, #32]
 801541e:	1ad3      	subs	r3, r2, r3
 8015420:	2b28      	cmp	r3, #40	@ 0x28
 8015422:	d904      	bls.n	801542e <tcp_slowtmr+0x416>
        ++pcb_remove;
 8015424:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015428:	3301      	adds	r3, #1
 801542a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 801542e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015430:	7d1b      	ldrb	r3, [r3, #20]
 8015432:	2b09      	cmp	r3, #9
 8015434:	d10b      	bne.n	801544e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015436:	4b59      	ldr	r3, [pc, #356]	@ (801559c <tcp_slowtmr+0x584>)
 8015438:	681a      	ldr	r2, [r3, #0]
 801543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543c:	6a1b      	ldr	r3, [r3, #32]
 801543e:	1ad3      	subs	r3, r2, r3
 8015440:	2bf0      	cmp	r3, #240	@ 0xf0
 8015442:	d904      	bls.n	801544e <tcp_slowtmr+0x436>
        ++pcb_remove;
 8015444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015448:	3301      	adds	r3, #1
 801544a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 801544e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015452:	2b00      	cmp	r3, #0
 8015454:	d060      	beq.n	8015518 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8015456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801545c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 801545e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015460:	f000 fccc 	bl	8015dfc <tcp_pcb_purge>
      if (prev != NULL) {
 8015464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015466:	2b00      	cmp	r3, #0
 8015468:	d010      	beq.n	801548c <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801546a:	4b50      	ldr	r3, [pc, #320]	@ (80155ac <tcp_slowtmr+0x594>)
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015470:	429a      	cmp	r2, r3
 8015472:	d106      	bne.n	8015482 <tcp_slowtmr+0x46a>
 8015474:	4b4e      	ldr	r3, [pc, #312]	@ (80155b0 <tcp_slowtmr+0x598>)
 8015476:	f240 526d 	movw	r2, #1389	@ 0x56d
 801547a:	494e      	ldr	r1, [pc, #312]	@ (80155b4 <tcp_slowtmr+0x59c>)
 801547c:	484e      	ldr	r0, [pc, #312]	@ (80155b8 <tcp_slowtmr+0x5a0>)
 801547e:	f009 fe7d 	bl	801f17c <iprintf>
        prev->next = pcb->next;
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	68da      	ldr	r2, [r3, #12]
 8015486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015488:	60da      	str	r2, [r3, #12]
 801548a:	e00f      	b.n	80154ac <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801548c:	4b47      	ldr	r3, [pc, #284]	@ (80155ac <tcp_slowtmr+0x594>)
 801548e:	681b      	ldr	r3, [r3, #0]
 8015490:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015492:	429a      	cmp	r2, r3
 8015494:	d006      	beq.n	80154a4 <tcp_slowtmr+0x48c>
 8015496:	4b46      	ldr	r3, [pc, #280]	@ (80155b0 <tcp_slowtmr+0x598>)
 8015498:	f240 5271 	movw	r2, #1393	@ 0x571
 801549c:	4947      	ldr	r1, [pc, #284]	@ (80155bc <tcp_slowtmr+0x5a4>)
 801549e:	4846      	ldr	r0, [pc, #280]	@ (80155b8 <tcp_slowtmr+0x5a0>)
 80154a0:	f009 fe6c 	bl	801f17c <iprintf>
        tcp_active_pcbs = pcb->next;
 80154a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a6:	68db      	ldr	r3, [r3, #12]
 80154a8:	4a40      	ldr	r2, [pc, #256]	@ (80155ac <tcp_slowtmr+0x594>)
 80154aa:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80154ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d013      	beq.n	80154dc <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80154b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80154b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ba:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80154bc:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80154be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154c0:	3304      	adds	r3, #4
 80154c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80154c4:	8ad2      	ldrh	r2, [r2, #22]
 80154c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80154c8:	8b09      	ldrh	r1, [r1, #24]
 80154ca:	9102      	str	r1, [sp, #8]
 80154cc:	9201      	str	r2, [sp, #4]
 80154ce:	9300      	str	r3, [sp, #0]
 80154d0:	462b      	mov	r3, r5
 80154d2:	4622      	mov	r2, r4
 80154d4:	4601      	mov	r1, r0
 80154d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154d8:	f004 feaa 	bl	801a230 <tcp_rst>
      err_arg = pcb->callback_arg;
 80154dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154de:	691b      	ldr	r3, [r3, #16]
 80154e0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80154e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e4:	7d1b      	ldrb	r3, [r3, #20]
 80154e6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80154e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ea:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80154ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ee:	68db      	ldr	r3, [r3, #12]
 80154f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80154f2:	6838      	ldr	r0, [r7, #0]
 80154f4:	f7fe fed6 	bl	80142a4 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80154f8:	4b31      	ldr	r3, [pc, #196]	@ (80155c0 <tcp_slowtmr+0x5a8>)
 80154fa:	2200      	movs	r2, #0
 80154fc:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	2b00      	cmp	r3, #0
 8015502:	d004      	beq.n	801550e <tcp_slowtmr+0x4f6>
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	f06f 010c 	mvn.w	r1, #12
 801550a:	68b8      	ldr	r0, [r7, #8]
 801550c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801550e:	4b2c      	ldr	r3, [pc, #176]	@ (80155c0 <tcp_slowtmr+0x5a8>)
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	2b00      	cmp	r3, #0
 8015514:	d037      	beq.n	8015586 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8015516:	e592      	b.n	801503e <tcp_slowtmr+0x26>
      prev = pcb;
 8015518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801551a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801551c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801551e:	68db      	ldr	r3, [r3, #12]
 8015520:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8015522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015524:	7f1b      	ldrb	r3, [r3, #28]
 8015526:	3301      	adds	r3, #1
 8015528:	b2da      	uxtb	r2, r3
 801552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801552c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801552e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015530:	7f1a      	ldrb	r2, [r3, #28]
 8015532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015534:	7f5b      	ldrb	r3, [r3, #29]
 8015536:	429a      	cmp	r2, r3
 8015538:	d325      	bcc.n	8015586 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801553a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801553c:	2200      	movs	r2, #0
 801553e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8015540:	4b1f      	ldr	r3, [pc, #124]	@ (80155c0 <tcp_slowtmr+0x5a8>)
 8015542:	2200      	movs	r2, #0
 8015544:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8015546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801554c:	2b00      	cmp	r3, #0
 801554e:	d00b      	beq.n	8015568 <tcp_slowtmr+0x550>
 8015550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015558:	6912      	ldr	r2, [r2, #16]
 801555a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801555c:	4610      	mov	r0, r2
 801555e:	4798      	blx	r3
 8015560:	4603      	mov	r3, r0
 8015562:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8015566:	e002      	b.n	801556e <tcp_slowtmr+0x556>
 8015568:	2300      	movs	r3, #0
 801556a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 801556e:	4b14      	ldr	r3, [pc, #80]	@ (80155c0 <tcp_slowtmr+0x5a8>)
 8015570:	781b      	ldrb	r3, [r3, #0]
 8015572:	2b00      	cmp	r3, #0
 8015574:	f47f ad62 	bne.w	801503c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015578:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 801557c:	2b00      	cmp	r3, #0
 801557e:	d102      	bne.n	8015586 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015580:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015582:	f004 f8a1 	bl	80196c8 <tcp_output>
  while (pcb != NULL) {
 8015586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015588:	2b00      	cmp	r3, #0
 801558a:	f47f ad5e 	bne.w	801504a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801558e:	2300      	movs	r3, #0
 8015590:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8015592:	4b0c      	ldr	r3, [pc, #48]	@ (80155c4 <tcp_slowtmr+0x5ac>)
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015598:	e069      	b.n	801566e <tcp_slowtmr+0x656>
 801559a:	bf00      	nop
 801559c:	20067d78 	.word	0x20067d78
 80155a0:	000a4cb8 	.word	0x000a4cb8
 80155a4:	10624dd3 	.word	0x10624dd3
 80155a8:	000124f8 	.word	0x000124f8
 80155ac:	20067d84 	.word	0x20067d84
 80155b0:	080255d0 	.word	0x080255d0
 80155b4:	08025a08 	.word	0x08025a08
 80155b8:	08025614 	.word	0x08025614
 80155bc:	08025a34 	.word	0x08025a34
 80155c0:	20067d8c 	.word	0x20067d8c
 80155c4:	20067d88 	.word	0x20067d88
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80155c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ca:	7d1b      	ldrb	r3, [r3, #20]
 80155cc:	2b0a      	cmp	r3, #10
 80155ce:	d006      	beq.n	80155de <tcp_slowtmr+0x5c6>
 80155d0:	4b2b      	ldr	r3, [pc, #172]	@ (8015680 <tcp_slowtmr+0x668>)
 80155d2:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 80155d6:	492b      	ldr	r1, [pc, #172]	@ (8015684 <tcp_slowtmr+0x66c>)
 80155d8:	482b      	ldr	r0, [pc, #172]	@ (8015688 <tcp_slowtmr+0x670>)
 80155da:	f009 fdcf 	bl	801f17c <iprintf>
    pcb_remove = 0;
 80155de:	2300      	movs	r3, #0
 80155e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80155e4:	4b29      	ldr	r3, [pc, #164]	@ (801568c <tcp_slowtmr+0x674>)
 80155e6:	681a      	ldr	r2, [r3, #0]
 80155e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ea:	6a1b      	ldr	r3, [r3, #32]
 80155ec:	1ad3      	subs	r3, r2, r3
 80155ee:	2bf0      	cmp	r3, #240	@ 0xf0
 80155f0:	d904      	bls.n	80155fc <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 80155f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80155f6:	3301      	adds	r3, #1
 80155f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80155fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015600:	2b00      	cmp	r3, #0
 8015602:	d02f      	beq.n	8015664 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015604:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015606:	f000 fbf9 	bl	8015dfc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801560a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801560c:	2b00      	cmp	r3, #0
 801560e:	d010      	beq.n	8015632 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015610:	4b1f      	ldr	r3, [pc, #124]	@ (8015690 <tcp_slowtmr+0x678>)
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015616:	429a      	cmp	r2, r3
 8015618:	d106      	bne.n	8015628 <tcp_slowtmr+0x610>
 801561a:	4b19      	ldr	r3, [pc, #100]	@ (8015680 <tcp_slowtmr+0x668>)
 801561c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8015620:	491c      	ldr	r1, [pc, #112]	@ (8015694 <tcp_slowtmr+0x67c>)
 8015622:	4819      	ldr	r0, [pc, #100]	@ (8015688 <tcp_slowtmr+0x670>)
 8015624:	f009 fdaa 	bl	801f17c <iprintf>
        prev->next = pcb->next;
 8015628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801562a:	68da      	ldr	r2, [r3, #12]
 801562c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801562e:	60da      	str	r2, [r3, #12]
 8015630:	e00f      	b.n	8015652 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015632:	4b17      	ldr	r3, [pc, #92]	@ (8015690 <tcp_slowtmr+0x678>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015638:	429a      	cmp	r2, r3
 801563a:	d006      	beq.n	801564a <tcp_slowtmr+0x632>
 801563c:	4b10      	ldr	r3, [pc, #64]	@ (8015680 <tcp_slowtmr+0x668>)
 801563e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8015642:	4915      	ldr	r1, [pc, #84]	@ (8015698 <tcp_slowtmr+0x680>)
 8015644:	4810      	ldr	r0, [pc, #64]	@ (8015688 <tcp_slowtmr+0x670>)
 8015646:	f009 fd99 	bl	801f17c <iprintf>
        tcp_tw_pcbs = pcb->next;
 801564a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801564c:	68db      	ldr	r3, [r3, #12]
 801564e:	4a10      	ldr	r2, [pc, #64]	@ (8015690 <tcp_slowtmr+0x678>)
 8015650:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015654:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8015656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015658:	68db      	ldr	r3, [r3, #12]
 801565a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801565c:	69f8      	ldr	r0, [r7, #28]
 801565e:	f7fe fe21 	bl	80142a4 <tcp_free>
 8015662:	e004      	b.n	801566e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8015664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015666:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801566a:	68db      	ldr	r3, [r3, #12]
 801566c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801566e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015670:	2b00      	cmp	r3, #0
 8015672:	d1a9      	bne.n	80155c8 <tcp_slowtmr+0x5b0>
    }
  }
}
 8015674:	bf00      	nop
 8015676:	bf00      	nop
 8015678:	3730      	adds	r7, #48	@ 0x30
 801567a:	46bd      	mov	sp, r7
 801567c:	bdb0      	pop	{r4, r5, r7, pc}
 801567e:	bf00      	nop
 8015680:	080255d0 	.word	0x080255d0
 8015684:	08025a60 	.word	0x08025a60
 8015688:	08025614 	.word	0x08025614
 801568c:	20067d78 	.word	0x20067d78
 8015690:	20067d88 	.word	0x20067d88
 8015694:	08025a90 	.word	0x08025a90
 8015698:	08025ab8 	.word	0x08025ab8

0801569c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801569c:	b580      	push	{r7, lr}
 801569e:	b082      	sub	sp, #8
 80156a0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80156a2:	4b2d      	ldr	r3, [pc, #180]	@ (8015758 <tcp_fasttmr+0xbc>)
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	3301      	adds	r3, #1
 80156a8:	b2da      	uxtb	r2, r3
 80156aa:	4b2b      	ldr	r3, [pc, #172]	@ (8015758 <tcp_fasttmr+0xbc>)
 80156ac:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80156ae:	4b2b      	ldr	r3, [pc, #172]	@ (801575c <tcp_fasttmr+0xc0>)
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80156b4:	e048      	b.n	8015748 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	7f9a      	ldrb	r2, [r3, #30]
 80156ba:	4b27      	ldr	r3, [pc, #156]	@ (8015758 <tcp_fasttmr+0xbc>)
 80156bc:	781b      	ldrb	r3, [r3, #0]
 80156be:	429a      	cmp	r2, r3
 80156c0:	d03f      	beq.n	8015742 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80156c2:	4b25      	ldr	r3, [pc, #148]	@ (8015758 <tcp_fasttmr+0xbc>)
 80156c4:	781a      	ldrb	r2, [r3, #0]
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	8b5b      	ldrh	r3, [r3, #26]
 80156ce:	f003 0301 	and.w	r3, r3, #1
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d010      	beq.n	80156f8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	8b5b      	ldrh	r3, [r3, #26]
 80156da:	f043 0302 	orr.w	r3, r3, #2
 80156de:	b29a      	uxth	r2, r3
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80156e4:	6878      	ldr	r0, [r7, #4]
 80156e6:	f003 ffef 	bl	80196c8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	8b5b      	ldrh	r3, [r3, #26]
 80156ee:	f023 0303 	bic.w	r3, r3, #3
 80156f2:	b29a      	uxth	r2, r3
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	8b5b      	ldrh	r3, [r3, #26]
 80156fc:	f003 0308 	and.w	r3, r3, #8
 8015700:	2b00      	cmp	r3, #0
 8015702:	d009      	beq.n	8015718 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	8b5b      	ldrh	r3, [r3, #26]
 8015708:	f023 0308 	bic.w	r3, r3, #8
 801570c:	b29a      	uxth	r2, r3
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8015712:	6878      	ldr	r0, [r7, #4]
 8015714:	f7fe ff5a 	bl	80145cc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	68db      	ldr	r3, [r3, #12]
 801571c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015722:	2b00      	cmp	r3, #0
 8015724:	d00a      	beq.n	801573c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015726:	4b0e      	ldr	r3, [pc, #56]	@ (8015760 <tcp_fasttmr+0xc4>)
 8015728:	2200      	movs	r2, #0
 801572a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801572c:	6878      	ldr	r0, [r7, #4]
 801572e:	f000 f819 	bl	8015764 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8015732:	4b0b      	ldr	r3, [pc, #44]	@ (8015760 <tcp_fasttmr+0xc4>)
 8015734:	781b      	ldrb	r3, [r3, #0]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d000      	beq.n	801573c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801573a:	e7b8      	b.n	80156ae <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	607b      	str	r3, [r7, #4]
 8015740:	e002      	b.n	8015748 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	68db      	ldr	r3, [r3, #12]
 8015746:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d1b3      	bne.n	80156b6 <tcp_fasttmr+0x1a>
    }
  }
}
 801574e:	bf00      	nop
 8015750:	bf00      	nop
 8015752:	3708      	adds	r7, #8
 8015754:	46bd      	mov	sp, r7
 8015756:	bd80      	pop	{r7, pc}
 8015758:	20067d8e 	.word	0x20067d8e
 801575c:	20067d84 	.word	0x20067d84
 8015760:	20067d8c 	.word	0x20067d8c

08015764 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015764:	b590      	push	{r4, r7, lr}
 8015766:	b085      	sub	sp, #20
 8015768:	af00      	add	r7, sp, #0
 801576a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	2b00      	cmp	r3, #0
 8015770:	d109      	bne.n	8015786 <tcp_process_refused_data+0x22>
 8015772:	4b37      	ldr	r3, [pc, #220]	@ (8015850 <tcp_process_refused_data+0xec>)
 8015774:	f240 6209 	movw	r2, #1545	@ 0x609
 8015778:	4936      	ldr	r1, [pc, #216]	@ (8015854 <tcp_process_refused_data+0xf0>)
 801577a:	4837      	ldr	r0, [pc, #220]	@ (8015858 <tcp_process_refused_data+0xf4>)
 801577c:	f009 fcfe 	bl	801f17c <iprintf>
 8015780:	f06f 030f 	mvn.w	r3, #15
 8015784:	e060      	b.n	8015848 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801578a:	7b5b      	ldrb	r3, [r3, #13]
 801578c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801578e:	687b      	ldr	r3, [r7, #4]
 8015790:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015792:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	2200      	movs	r2, #0
 8015798:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d00b      	beq.n	80157bc <tcp_process_refused_data+0x58>
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	6918      	ldr	r0, [r3, #16]
 80157ae:	2300      	movs	r3, #0
 80157b0:	68ba      	ldr	r2, [r7, #8]
 80157b2:	6879      	ldr	r1, [r7, #4]
 80157b4:	47a0      	blx	r4
 80157b6:	4603      	mov	r3, r0
 80157b8:	73fb      	strb	r3, [r7, #15]
 80157ba:	e007      	b.n	80157cc <tcp_process_refused_data+0x68>
 80157bc:	2300      	movs	r3, #0
 80157be:	68ba      	ldr	r2, [r7, #8]
 80157c0:	6879      	ldr	r1, [r7, #4]
 80157c2:	2000      	movs	r0, #0
 80157c4:	f000 f8a4 	bl	8015910 <tcp_recv_null>
 80157c8:	4603      	mov	r3, r0
 80157ca:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80157cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157d0:	2b00      	cmp	r3, #0
 80157d2:	d12a      	bne.n	801582a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80157d4:	7bbb      	ldrb	r3, [r7, #14]
 80157d6:	f003 0320 	and.w	r3, r3, #32
 80157da:	2b00      	cmp	r3, #0
 80157dc:	d033      	beq.n	8015846 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80157e2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80157e6:	d005      	beq.n	80157f4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80157ec:	3301      	adds	r3, #1
 80157ee:	b29a      	uxth	r2, r3
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d00b      	beq.n	8015816 <tcp_process_refused_data+0xb2>
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	6918      	ldr	r0, [r3, #16]
 8015808:	2300      	movs	r3, #0
 801580a:	2200      	movs	r2, #0
 801580c:	6879      	ldr	r1, [r7, #4]
 801580e:	47a0      	blx	r4
 8015810:	4603      	mov	r3, r0
 8015812:	73fb      	strb	r3, [r7, #15]
 8015814:	e001      	b.n	801581a <tcp_process_refused_data+0xb6>
 8015816:	2300      	movs	r3, #0
 8015818:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801581a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801581e:	f113 0f0d 	cmn.w	r3, #13
 8015822:	d110      	bne.n	8015846 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015824:	f06f 030c 	mvn.w	r3, #12
 8015828:	e00e      	b.n	8015848 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801582a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801582e:	f113 0f0d 	cmn.w	r3, #13
 8015832:	d102      	bne.n	801583a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015834:	f06f 030c 	mvn.w	r3, #12
 8015838:	e006      	b.n	8015848 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	68ba      	ldr	r2, [r7, #8]
 801583e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8015840:	f06f 0304 	mvn.w	r3, #4
 8015844:	e000      	b.n	8015848 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015846:	2300      	movs	r3, #0
}
 8015848:	4618      	mov	r0, r3
 801584a:	3714      	adds	r7, #20
 801584c:	46bd      	mov	sp, r7
 801584e:	bd90      	pop	{r4, r7, pc}
 8015850:	080255d0 	.word	0x080255d0
 8015854:	08025ae0 	.word	0x08025ae0
 8015858:	08025614 	.word	0x08025614

0801585c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801585c:	b580      	push	{r7, lr}
 801585e:	b084      	sub	sp, #16
 8015860:	af00      	add	r7, sp, #0
 8015862:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015864:	e007      	b.n	8015876 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	681b      	ldr	r3, [r3, #0]
 801586a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801586c:	6878      	ldr	r0, [r7, #4]
 801586e:	f000 f80a 	bl	8015886 <tcp_seg_free>
    seg = next;
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	2b00      	cmp	r3, #0
 801587a:	d1f4      	bne.n	8015866 <tcp_segs_free+0xa>
  }
}
 801587c:	bf00      	nop
 801587e:	bf00      	nop
 8015880:	3710      	adds	r7, #16
 8015882:	46bd      	mov	sp, r7
 8015884:	bd80      	pop	{r7, pc}

08015886 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015886:	b580      	push	{r7, lr}
 8015888:	b082      	sub	sp, #8
 801588a:	af00      	add	r7, sp, #0
 801588c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	2b00      	cmp	r3, #0
 8015892:	d00c      	beq.n	80158ae <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	685b      	ldr	r3, [r3, #4]
 8015898:	2b00      	cmp	r3, #0
 801589a:	d004      	beq.n	80158a6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	685b      	ldr	r3, [r3, #4]
 80158a0:	4618      	mov	r0, r3
 80158a2:	f7fe f8c7 	bl	8013a34 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80158a6:	6879      	ldr	r1, [r7, #4]
 80158a8:	2003      	movs	r0, #3
 80158aa:	f7fd fa1f 	bl	8012cec <memp_free>
  }
}
 80158ae:	bf00      	nop
 80158b0:	3708      	adds	r7, #8
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
	...

080158b8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80158b8:	b580      	push	{r7, lr}
 80158ba:	b084      	sub	sp, #16
 80158bc:	af00      	add	r7, sp, #0
 80158be:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d106      	bne.n	80158d4 <tcp_seg_copy+0x1c>
 80158c6:	4b0f      	ldr	r3, [pc, #60]	@ (8015904 <tcp_seg_copy+0x4c>)
 80158c8:	f240 6282 	movw	r2, #1666	@ 0x682
 80158cc:	490e      	ldr	r1, [pc, #56]	@ (8015908 <tcp_seg_copy+0x50>)
 80158ce:	480f      	ldr	r0, [pc, #60]	@ (801590c <tcp_seg_copy+0x54>)
 80158d0:	f009 fc54 	bl	801f17c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80158d4:	2003      	movs	r0, #3
 80158d6:	f7fd f993 	bl	8012c00 <memp_malloc>
 80158da:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d101      	bne.n	80158e6 <tcp_seg_copy+0x2e>
    return NULL;
 80158e2:	2300      	movs	r3, #0
 80158e4:	e00a      	b.n	80158fc <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80158e6:	2210      	movs	r2, #16
 80158e8:	6879      	ldr	r1, [r7, #4]
 80158ea:	68f8      	ldr	r0, [r7, #12]
 80158ec:	f00a f857 	bl	801f99e <memcpy>
  pbuf_ref(cseg->p);
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	685b      	ldr	r3, [r3, #4]
 80158f4:	4618      	mov	r0, r3
 80158f6:	f7fe f943 	bl	8013b80 <pbuf_ref>
  return cseg;
 80158fa:	68fb      	ldr	r3, [r7, #12]
}
 80158fc:	4618      	mov	r0, r3
 80158fe:	3710      	adds	r7, #16
 8015900:	46bd      	mov	sp, r7
 8015902:	bd80      	pop	{r7, pc}
 8015904:	080255d0 	.word	0x080255d0
 8015908:	08025b24 	.word	0x08025b24
 801590c:	08025614 	.word	0x08025614

08015910 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015910:	b580      	push	{r7, lr}
 8015912:	b084      	sub	sp, #16
 8015914:	af00      	add	r7, sp, #0
 8015916:	60f8      	str	r0, [r7, #12]
 8015918:	60b9      	str	r1, [r7, #8]
 801591a:	607a      	str	r2, [r7, #4]
 801591c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	2b00      	cmp	r3, #0
 8015922:	d109      	bne.n	8015938 <tcp_recv_null+0x28>
 8015924:	4b12      	ldr	r3, [pc, #72]	@ (8015970 <tcp_recv_null+0x60>)
 8015926:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801592a:	4912      	ldr	r1, [pc, #72]	@ (8015974 <tcp_recv_null+0x64>)
 801592c:	4812      	ldr	r0, [pc, #72]	@ (8015978 <tcp_recv_null+0x68>)
 801592e:	f009 fc25 	bl	801f17c <iprintf>
 8015932:	f06f 030f 	mvn.w	r3, #15
 8015936:	e016      	b.n	8015966 <tcp_recv_null+0x56>

  if (p != NULL) {
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	2b00      	cmp	r3, #0
 801593c:	d009      	beq.n	8015952 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	891b      	ldrh	r3, [r3, #8]
 8015942:	4619      	mov	r1, r3
 8015944:	68b8      	ldr	r0, [r7, #8]
 8015946:	f7ff f9b9 	bl	8014cbc <tcp_recved>
    pbuf_free(p);
 801594a:	6878      	ldr	r0, [r7, #4]
 801594c:	f7fe f872 	bl	8013a34 <pbuf_free>
 8015950:	e008      	b.n	8015964 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015952:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015956:	2b00      	cmp	r3, #0
 8015958:	d104      	bne.n	8015964 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801595a:	68b8      	ldr	r0, [r7, #8]
 801595c:	f7fe fea0 	bl	80146a0 <tcp_close>
 8015960:	4603      	mov	r3, r0
 8015962:	e000      	b.n	8015966 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015964:	2300      	movs	r3, #0
}
 8015966:	4618      	mov	r0, r3
 8015968:	3710      	adds	r7, #16
 801596a:	46bd      	mov	sp, r7
 801596c:	bd80      	pop	{r7, pc}
 801596e:	bf00      	nop
 8015970:	080255d0 	.word	0x080255d0
 8015974:	08025b40 	.word	0x08025b40
 8015978:	08025614 	.word	0x08025614

0801597c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801597c:	b580      	push	{r7, lr}
 801597e:	b086      	sub	sp, #24
 8015980:	af00      	add	r7, sp, #0
 8015982:	4603      	mov	r3, r0
 8015984:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801598a:	2b00      	cmp	r3, #0
 801598c:	db01      	blt.n	8015992 <tcp_kill_prio+0x16>
 801598e:	79fb      	ldrb	r3, [r7, #7]
 8015990:	e000      	b.n	8015994 <tcp_kill_prio+0x18>
 8015992:	237f      	movs	r3, #127	@ 0x7f
 8015994:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015996:	7afb      	ldrb	r3, [r7, #11]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d034      	beq.n	8015a06 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801599c:	7afb      	ldrb	r3, [r7, #11]
 801599e:	3b01      	subs	r3, #1
 80159a0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80159a2:	2300      	movs	r3, #0
 80159a4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80159a6:	2300      	movs	r3, #0
 80159a8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80159aa:	4b19      	ldr	r3, [pc, #100]	@ (8015a10 <tcp_kill_prio+0x94>)
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	617b      	str	r3, [r7, #20]
 80159b0:	e01f      	b.n	80159f2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80159b2:	697b      	ldr	r3, [r7, #20]
 80159b4:	7d5b      	ldrb	r3, [r3, #21]
 80159b6:	7afa      	ldrb	r2, [r7, #11]
 80159b8:	429a      	cmp	r2, r3
 80159ba:	d80c      	bhi.n	80159d6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80159bc:	697b      	ldr	r3, [r7, #20]
 80159be:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80159c0:	7afa      	ldrb	r2, [r7, #11]
 80159c2:	429a      	cmp	r2, r3
 80159c4:	d112      	bne.n	80159ec <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80159c6:	4b13      	ldr	r3, [pc, #76]	@ (8015a14 <tcp_kill_prio+0x98>)
 80159c8:	681a      	ldr	r2, [r3, #0]
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	6a1b      	ldr	r3, [r3, #32]
 80159ce:	1ad3      	subs	r3, r2, r3
 80159d0:	68fa      	ldr	r2, [r7, #12]
 80159d2:	429a      	cmp	r2, r3
 80159d4:	d80a      	bhi.n	80159ec <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80159d6:	4b0f      	ldr	r3, [pc, #60]	@ (8015a14 <tcp_kill_prio+0x98>)
 80159d8:	681a      	ldr	r2, [r3, #0]
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	6a1b      	ldr	r3, [r3, #32]
 80159de:	1ad3      	subs	r3, r2, r3
 80159e0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80159e2:	697b      	ldr	r3, [r7, #20]
 80159e4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80159e6:	697b      	ldr	r3, [r7, #20]
 80159e8:	7d5b      	ldrb	r3, [r3, #21]
 80159ea:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80159ec:	697b      	ldr	r3, [r7, #20]
 80159ee:	68db      	ldr	r3, [r3, #12]
 80159f0:	617b      	str	r3, [r7, #20]
 80159f2:	697b      	ldr	r3, [r7, #20]
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	d1dc      	bne.n	80159b2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80159f8:	693b      	ldr	r3, [r7, #16]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d004      	beq.n	8015a08 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80159fe:	6938      	ldr	r0, [r7, #16]
 8015a00:	f7fe ff94 	bl	801492c <tcp_abort>
 8015a04:	e000      	b.n	8015a08 <tcp_kill_prio+0x8c>
    return;
 8015a06:	bf00      	nop
  }
}
 8015a08:	3718      	adds	r7, #24
 8015a0a:	46bd      	mov	sp, r7
 8015a0c:	bd80      	pop	{r7, pc}
 8015a0e:	bf00      	nop
 8015a10:	20067d84 	.word	0x20067d84
 8015a14:	20067d78 	.word	0x20067d78

08015a18 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015a18:	b580      	push	{r7, lr}
 8015a1a:	b086      	sub	sp, #24
 8015a1c:	af00      	add	r7, sp, #0
 8015a1e:	4603      	mov	r3, r0
 8015a20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015a22:	79fb      	ldrb	r3, [r7, #7]
 8015a24:	2b08      	cmp	r3, #8
 8015a26:	d009      	beq.n	8015a3c <tcp_kill_state+0x24>
 8015a28:	79fb      	ldrb	r3, [r7, #7]
 8015a2a:	2b09      	cmp	r3, #9
 8015a2c:	d006      	beq.n	8015a3c <tcp_kill_state+0x24>
 8015a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8015a98 <tcp_kill_state+0x80>)
 8015a30:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8015a34:	4919      	ldr	r1, [pc, #100]	@ (8015a9c <tcp_kill_state+0x84>)
 8015a36:	481a      	ldr	r0, [pc, #104]	@ (8015aa0 <tcp_kill_state+0x88>)
 8015a38:	f009 fba0 	bl	801f17c <iprintf>

  inactivity = 0;
 8015a3c:	2300      	movs	r3, #0
 8015a3e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015a40:	2300      	movs	r3, #0
 8015a42:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015a44:	4b17      	ldr	r3, [pc, #92]	@ (8015aa4 <tcp_kill_state+0x8c>)
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	617b      	str	r3, [r7, #20]
 8015a4a:	e017      	b.n	8015a7c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015a4c:	697b      	ldr	r3, [r7, #20]
 8015a4e:	7d1b      	ldrb	r3, [r3, #20]
 8015a50:	79fa      	ldrb	r2, [r7, #7]
 8015a52:	429a      	cmp	r2, r3
 8015a54:	d10f      	bne.n	8015a76 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015a56:	4b14      	ldr	r3, [pc, #80]	@ (8015aa8 <tcp_kill_state+0x90>)
 8015a58:	681a      	ldr	r2, [r3, #0]
 8015a5a:	697b      	ldr	r3, [r7, #20]
 8015a5c:	6a1b      	ldr	r3, [r3, #32]
 8015a5e:	1ad3      	subs	r3, r2, r3
 8015a60:	68fa      	ldr	r2, [r7, #12]
 8015a62:	429a      	cmp	r2, r3
 8015a64:	d807      	bhi.n	8015a76 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015a66:	4b10      	ldr	r3, [pc, #64]	@ (8015aa8 <tcp_kill_state+0x90>)
 8015a68:	681a      	ldr	r2, [r3, #0]
 8015a6a:	697b      	ldr	r3, [r7, #20]
 8015a6c:	6a1b      	ldr	r3, [r3, #32]
 8015a6e:	1ad3      	subs	r3, r2, r3
 8015a70:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015a72:	697b      	ldr	r3, [r7, #20]
 8015a74:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015a76:	697b      	ldr	r3, [r7, #20]
 8015a78:	68db      	ldr	r3, [r3, #12]
 8015a7a:	617b      	str	r3, [r7, #20]
 8015a7c:	697b      	ldr	r3, [r7, #20]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d1e4      	bne.n	8015a4c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015a82:	693b      	ldr	r3, [r7, #16]
 8015a84:	2b00      	cmp	r3, #0
 8015a86:	d003      	beq.n	8015a90 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015a88:	2100      	movs	r1, #0
 8015a8a:	6938      	ldr	r0, [r7, #16]
 8015a8c:	f7fe fe90 	bl	80147b0 <tcp_abandon>
  }
}
 8015a90:	bf00      	nop
 8015a92:	3718      	adds	r7, #24
 8015a94:	46bd      	mov	sp, r7
 8015a96:	bd80      	pop	{r7, pc}
 8015a98:	080255d0 	.word	0x080255d0
 8015a9c:	08025b5c 	.word	0x08025b5c
 8015aa0:	08025614 	.word	0x08025614
 8015aa4:	20067d84 	.word	0x20067d84
 8015aa8:	20067d78 	.word	0x20067d78

08015aac <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015aac:	b580      	push	{r7, lr}
 8015aae:	b084      	sub	sp, #16
 8015ab0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015ab2:	2300      	movs	r3, #0
 8015ab4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015aba:	4b12      	ldr	r3, [pc, #72]	@ (8015b04 <tcp_kill_timewait+0x58>)
 8015abc:	681b      	ldr	r3, [r3, #0]
 8015abe:	60fb      	str	r3, [r7, #12]
 8015ac0:	e012      	b.n	8015ae8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015ac2:	4b11      	ldr	r3, [pc, #68]	@ (8015b08 <tcp_kill_timewait+0x5c>)
 8015ac4:	681a      	ldr	r2, [r3, #0]
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	6a1b      	ldr	r3, [r3, #32]
 8015aca:	1ad3      	subs	r3, r2, r3
 8015acc:	687a      	ldr	r2, [r7, #4]
 8015ace:	429a      	cmp	r2, r3
 8015ad0:	d807      	bhi.n	8015ae2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8015b08 <tcp_kill_timewait+0x5c>)
 8015ad4:	681a      	ldr	r2, [r3, #0]
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	6a1b      	ldr	r3, [r3, #32]
 8015ada:	1ad3      	subs	r3, r2, r3
 8015adc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8015ade:	68fb      	ldr	r3, [r7, #12]
 8015ae0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	68db      	ldr	r3, [r3, #12]
 8015ae6:	60fb      	str	r3, [r7, #12]
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d1e9      	bne.n	8015ac2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8015aee:	68bb      	ldr	r3, [r7, #8]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d002      	beq.n	8015afa <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015af4:	68b8      	ldr	r0, [r7, #8]
 8015af6:	f7fe ff19 	bl	801492c <tcp_abort>
  }
}
 8015afa:	bf00      	nop
 8015afc:	3710      	adds	r7, #16
 8015afe:	46bd      	mov	sp, r7
 8015b00:	bd80      	pop	{r7, pc}
 8015b02:	bf00      	nop
 8015b04:	20067d88 	.word	0x20067d88
 8015b08:	20067d78 	.word	0x20067d78

08015b0c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b082      	sub	sp, #8
 8015b10:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8015b12:	4b10      	ldr	r3, [pc, #64]	@ (8015b54 <tcp_handle_closepend+0x48>)
 8015b14:	681b      	ldr	r3, [r3, #0]
 8015b16:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015b18:	e014      	b.n	8015b44 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	68db      	ldr	r3, [r3, #12]
 8015b1e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	8b5b      	ldrh	r3, [r3, #26]
 8015b24:	f003 0308 	and.w	r3, r3, #8
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d009      	beq.n	8015b40 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	8b5b      	ldrh	r3, [r3, #26]
 8015b30:	f023 0308 	bic.w	r3, r3, #8
 8015b34:	b29a      	uxth	r2, r3
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015b3a:	6878      	ldr	r0, [r7, #4]
 8015b3c:	f7fe fd46 	bl	80145cc <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015b40:	683b      	ldr	r3, [r7, #0]
 8015b42:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d1e7      	bne.n	8015b1a <tcp_handle_closepend+0xe>
  }
}
 8015b4a:	bf00      	nop
 8015b4c:	bf00      	nop
 8015b4e:	3708      	adds	r7, #8
 8015b50:	46bd      	mov	sp, r7
 8015b52:	bd80      	pop	{r7, pc}
 8015b54:	20067d84 	.word	0x20067d84

08015b58 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015b58:	b580      	push	{r7, lr}
 8015b5a:	b084      	sub	sp, #16
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	4603      	mov	r3, r0
 8015b60:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b62:	2001      	movs	r0, #1
 8015b64:	f7fd f84c 	bl	8012c00 <memp_malloc>
 8015b68:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8015b6a:	68fb      	ldr	r3, [r7, #12]
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d126      	bne.n	8015bbe <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015b70:	f7ff ffcc 	bl	8015b0c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8015b74:	f7ff ff9a 	bl	8015aac <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b78:	2001      	movs	r0, #1
 8015b7a:	f7fd f841 	bl	8012c00 <memp_malloc>
 8015b7e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015b80:	68fb      	ldr	r3, [r7, #12]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d11b      	bne.n	8015bbe <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8015b86:	2009      	movs	r0, #9
 8015b88:	f7ff ff46 	bl	8015a18 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b8c:	2001      	movs	r0, #1
 8015b8e:	f7fd f837 	bl	8012c00 <memp_malloc>
 8015b92:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015b94:	68fb      	ldr	r3, [r7, #12]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d111      	bne.n	8015bbe <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015b9a:	2008      	movs	r0, #8
 8015b9c:	f7ff ff3c 	bl	8015a18 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015ba0:	2001      	movs	r0, #1
 8015ba2:	f7fd f82d 	bl	8012c00 <memp_malloc>
 8015ba6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015ba8:	68fb      	ldr	r3, [r7, #12]
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d107      	bne.n	8015bbe <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8015bae:	79fb      	ldrb	r3, [r7, #7]
 8015bb0:	4618      	mov	r0, r3
 8015bb2:	f7ff fee3 	bl	801597c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015bb6:	2001      	movs	r0, #1
 8015bb8:	f7fd f822 	bl	8012c00 <memp_malloc>
 8015bbc:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d03f      	beq.n	8015c44 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015bc4:	229c      	movs	r2, #156	@ 0x9c
 8015bc6:	2100      	movs	r1, #0
 8015bc8:	68f8      	ldr	r0, [r7, #12]
 8015bca:	f009 fd0b 	bl	801f5e4 <memset>
    pcb->prio = prio;
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	79fa      	ldrb	r2, [r7, #7]
 8015bd2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015bd4:	68fb      	ldr	r3, [r7, #12]
 8015bd6:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015bda:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015be4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015be6:	68fb      	ldr	r3, [r7, #12]
 8015be8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	22ff      	movs	r2, #255	@ 0xff
 8015bf2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8015bfa:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8015bfc:	68fb      	ldr	r3, [r7, #12]
 8015bfe:	2206      	movs	r2, #6
 8015c00:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	2206      	movs	r2, #6
 8015c08:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8015c0a:	68fb      	ldr	r3, [r7, #12]
 8015c0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015c10:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	2201      	movs	r2, #1
 8015c16:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8015c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8015c50 <tcp_alloc+0xf8>)
 8015c1c:	681a      	ldr	r2, [r3, #0]
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8015c22:	4b0c      	ldr	r3, [pc, #48]	@ (8015c54 <tcp_alloc+0xfc>)
 8015c24:	781a      	ldrb	r2, [r3, #0]
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015c30:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	4a08      	ldr	r2, [pc, #32]	@ (8015c58 <tcp_alloc+0x100>)
 8015c38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8015c3c:	68fb      	ldr	r3, [r7, #12]
 8015c3e:	4a07      	ldr	r2, [pc, #28]	@ (8015c5c <tcp_alloc+0x104>)
 8015c40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8015c44:	68fb      	ldr	r3, [r7, #12]
}
 8015c46:	4618      	mov	r0, r3
 8015c48:	3710      	adds	r7, #16
 8015c4a:	46bd      	mov	sp, r7
 8015c4c:	bd80      	pop	{r7, pc}
 8015c4e:	bf00      	nop
 8015c50:	20067d78 	.word	0x20067d78
 8015c54:	20067d8e 	.word	0x20067d8e
 8015c58:	08015911 	.word	0x08015911
 8015c5c:	006ddd00 	.word	0x006ddd00

08015c60 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b084      	sub	sp, #16
 8015c64:	af00      	add	r7, sp, #0
 8015c66:	4603      	mov	r3, r0
 8015c68:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8015c6a:	2040      	movs	r0, #64	@ 0x40
 8015c6c:	f7ff ff74 	bl	8015b58 <tcp_alloc>
 8015c70:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8015c72:	68fb      	ldr	r3, [r7, #12]
}
 8015c74:	4618      	mov	r0, r3
 8015c76:	3710      	adds	r7, #16
 8015c78:	46bd      	mov	sp, r7
 8015c7a:	bd80      	pop	{r7, pc}

08015c7c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8015c7c:	b480      	push	{r7}
 8015c7e:	b083      	sub	sp, #12
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	6078      	str	r0, [r7, #4]
 8015c84:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d002      	beq.n	8015c92 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	683a      	ldr	r2, [r7, #0]
 8015c90:	611a      	str	r2, [r3, #16]
  }
}
 8015c92:	bf00      	nop
 8015c94:	370c      	adds	r7, #12
 8015c96:	46bd      	mov	sp, r7
 8015c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c9c:	4770      	bx	lr
	...

08015ca0 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8015ca0:	b580      	push	{r7, lr}
 8015ca2:	b082      	sub	sp, #8
 8015ca4:	af00      	add	r7, sp, #0
 8015ca6:	6078      	str	r0, [r7, #4]
 8015ca8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d00e      	beq.n	8015cce <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	7d1b      	ldrb	r3, [r3, #20]
 8015cb4:	2b01      	cmp	r3, #1
 8015cb6:	d106      	bne.n	8015cc6 <tcp_recv+0x26>
 8015cb8:	4b07      	ldr	r3, [pc, #28]	@ (8015cd8 <tcp_recv+0x38>)
 8015cba:	f240 72df 	movw	r2, #2015	@ 0x7df
 8015cbe:	4907      	ldr	r1, [pc, #28]	@ (8015cdc <tcp_recv+0x3c>)
 8015cc0:	4807      	ldr	r0, [pc, #28]	@ (8015ce0 <tcp_recv+0x40>)
 8015cc2:	f009 fa5b 	bl	801f17c <iprintf>
    pcb->recv = recv;
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	683a      	ldr	r2, [r7, #0]
 8015cca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8015cce:	bf00      	nop
 8015cd0:	3708      	adds	r7, #8
 8015cd2:	46bd      	mov	sp, r7
 8015cd4:	bd80      	pop	{r7, pc}
 8015cd6:	bf00      	nop
 8015cd8:	080255d0 	.word	0x080255d0
 8015cdc:	08025b6c 	.word	0x08025b6c
 8015ce0:	08025614 	.word	0x08025614

08015ce4 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8015ce4:	b580      	push	{r7, lr}
 8015ce6:	b082      	sub	sp, #8
 8015ce8:	af00      	add	r7, sp, #0
 8015cea:	6078      	str	r0, [r7, #4]
 8015cec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d00e      	beq.n	8015d12 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	7d1b      	ldrb	r3, [r3, #20]
 8015cf8:	2b01      	cmp	r3, #1
 8015cfa:	d106      	bne.n	8015d0a <tcp_sent+0x26>
 8015cfc:	4b07      	ldr	r3, [pc, #28]	@ (8015d1c <tcp_sent+0x38>)
 8015cfe:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8015d02:	4907      	ldr	r1, [pc, #28]	@ (8015d20 <tcp_sent+0x3c>)
 8015d04:	4807      	ldr	r0, [pc, #28]	@ (8015d24 <tcp_sent+0x40>)
 8015d06:	f009 fa39 	bl	801f17c <iprintf>
    pcb->sent = sent;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	683a      	ldr	r2, [r7, #0]
 8015d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8015d12:	bf00      	nop
 8015d14:	3708      	adds	r7, #8
 8015d16:	46bd      	mov	sp, r7
 8015d18:	bd80      	pop	{r7, pc}
 8015d1a:	bf00      	nop
 8015d1c:	080255d0 	.word	0x080255d0
 8015d20:	08025b94 	.word	0x08025b94
 8015d24:	08025614 	.word	0x08025614

08015d28 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015d28:	b580      	push	{r7, lr}
 8015d2a:	b082      	sub	sp, #8
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	6078      	str	r0, [r7, #4]
 8015d30:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d00e      	beq.n	8015d56 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	7d1b      	ldrb	r3, [r3, #20]
 8015d3c:	2b01      	cmp	r3, #1
 8015d3e:	d106      	bne.n	8015d4e <tcp_err+0x26>
 8015d40:	4b07      	ldr	r3, [pc, #28]	@ (8015d60 <tcp_err+0x38>)
 8015d42:	f640 020d 	movw	r2, #2061	@ 0x80d
 8015d46:	4907      	ldr	r1, [pc, #28]	@ (8015d64 <tcp_err+0x3c>)
 8015d48:	4807      	ldr	r0, [pc, #28]	@ (8015d68 <tcp_err+0x40>)
 8015d4a:	f009 fa17 	bl	801f17c <iprintf>
    pcb->errf = err;
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	683a      	ldr	r2, [r7, #0]
 8015d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8015d56:	bf00      	nop
 8015d58:	3708      	adds	r7, #8
 8015d5a:	46bd      	mov	sp, r7
 8015d5c:	bd80      	pop	{r7, pc}
 8015d5e:	bf00      	nop
 8015d60:	080255d0 	.word	0x080255d0
 8015d64:	08025bbc 	.word	0x08025bbc
 8015d68:	08025614 	.word	0x08025614

08015d6c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8015d6c:	b480      	push	{r7}
 8015d6e:	b085      	sub	sp, #20
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]
 8015d74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d008      	beq.n	8015d8e <tcp_accept+0x22>
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	7d1b      	ldrb	r3, [r3, #20]
 8015d80:	2b01      	cmp	r3, #1
 8015d82:	d104      	bne.n	8015d8e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	683a      	ldr	r2, [r7, #0]
 8015d8c:	619a      	str	r2, [r3, #24]
  }
}
 8015d8e:	bf00      	nop
 8015d90:	3714      	adds	r7, #20
 8015d92:	46bd      	mov	sp, r7
 8015d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d98:	4770      	bx	lr
	...

08015d9c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	b084      	sub	sp, #16
 8015da0:	af00      	add	r7, sp, #0
 8015da2:	60f8      	str	r0, [r7, #12]
 8015da4:	60b9      	str	r1, [r7, #8]
 8015da6:	4613      	mov	r3, r2
 8015da8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d107      	bne.n	8015dc0 <tcp_poll+0x24>
 8015db0:	4b0e      	ldr	r3, [pc, #56]	@ (8015dec <tcp_poll+0x50>)
 8015db2:	f640 023d 	movw	r2, #2109	@ 0x83d
 8015db6:	490e      	ldr	r1, [pc, #56]	@ (8015df0 <tcp_poll+0x54>)
 8015db8:	480e      	ldr	r0, [pc, #56]	@ (8015df4 <tcp_poll+0x58>)
 8015dba:	f009 f9df 	bl	801f17c <iprintf>
 8015dbe:	e011      	b.n	8015de4 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015dc0:	68fb      	ldr	r3, [r7, #12]
 8015dc2:	7d1b      	ldrb	r3, [r3, #20]
 8015dc4:	2b01      	cmp	r3, #1
 8015dc6:	d106      	bne.n	8015dd6 <tcp_poll+0x3a>
 8015dc8:	4b08      	ldr	r3, [pc, #32]	@ (8015dec <tcp_poll+0x50>)
 8015dca:	f640 023e 	movw	r2, #2110	@ 0x83e
 8015dce:	490a      	ldr	r1, [pc, #40]	@ (8015df8 <tcp_poll+0x5c>)
 8015dd0:	4808      	ldr	r0, [pc, #32]	@ (8015df4 <tcp_poll+0x58>)
 8015dd2:	f009 f9d3 	bl	801f17c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015dd6:	68fb      	ldr	r3, [r7, #12]
 8015dd8:	68ba      	ldr	r2, [r7, #8]
 8015dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8015dde:	68fb      	ldr	r3, [r7, #12]
 8015de0:	79fa      	ldrb	r2, [r7, #7]
 8015de2:	775a      	strb	r2, [r3, #29]
}
 8015de4:	3710      	adds	r7, #16
 8015de6:	46bd      	mov	sp, r7
 8015de8:	bd80      	pop	{r7, pc}
 8015dea:	bf00      	nop
 8015dec:	080255d0 	.word	0x080255d0
 8015df0:	08025be4 	.word	0x08025be4
 8015df4:	08025614 	.word	0x08025614
 8015df8:	08025bfc 	.word	0x08025bfc

08015dfc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015dfc:	b580      	push	{r7, lr}
 8015dfe:	b082      	sub	sp, #8
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d107      	bne.n	8015e1a <tcp_pcb_purge+0x1e>
 8015e0a:	4b21      	ldr	r3, [pc, #132]	@ (8015e90 <tcp_pcb_purge+0x94>)
 8015e0c:	f640 0251 	movw	r2, #2129	@ 0x851
 8015e10:	4920      	ldr	r1, [pc, #128]	@ (8015e94 <tcp_pcb_purge+0x98>)
 8015e12:	4821      	ldr	r0, [pc, #132]	@ (8015e98 <tcp_pcb_purge+0x9c>)
 8015e14:	f009 f9b2 	bl	801f17c <iprintf>
 8015e18:	e037      	b.n	8015e8a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	7d1b      	ldrb	r3, [r3, #20]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d033      	beq.n	8015e8a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015e26:	2b0a      	cmp	r3, #10
 8015e28:	d02f      	beq.n	8015e8a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8015e2e:	2b01      	cmp	r3, #1
 8015e30:	d02b      	beq.n	8015e8a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d007      	beq.n	8015e4a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015e3e:	4618      	mov	r0, r3
 8015e40:	f7fd fdf8 	bl	8013a34 <pbuf_free>
      pcb->refused_data = NULL;
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	2200      	movs	r2, #0
 8015e48:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d002      	beq.n	8015e58 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015e52:	6878      	ldr	r0, [r7, #4]
 8015e54:	f000 f986 	bl	8016164 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015e5e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e64:	4618      	mov	r0, r3
 8015e66:	f7ff fcf9 	bl	801585c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015e6e:	4618      	mov	r0, r3
 8015e70:	f7ff fcf4 	bl	801585c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	2200      	movs	r2, #0
 8015e78:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	2200      	movs	r2, #0
 8015e86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8015e8a:	3708      	adds	r7, #8
 8015e8c:	46bd      	mov	sp, r7
 8015e8e:	bd80      	pop	{r7, pc}
 8015e90:	080255d0 	.word	0x080255d0
 8015e94:	08025c1c 	.word	0x08025c1c
 8015e98:	08025614 	.word	0x08025614

08015e9c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015e9c:	b580      	push	{r7, lr}
 8015e9e:	b084      	sub	sp, #16
 8015ea0:	af00      	add	r7, sp, #0
 8015ea2:	6078      	str	r0, [r7, #4]
 8015ea4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015ea6:	683b      	ldr	r3, [r7, #0]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d106      	bne.n	8015eba <tcp_pcb_remove+0x1e>
 8015eac:	4b3e      	ldr	r3, [pc, #248]	@ (8015fa8 <tcp_pcb_remove+0x10c>)
 8015eae:	f640 0283 	movw	r2, #2179	@ 0x883
 8015eb2:	493e      	ldr	r1, [pc, #248]	@ (8015fac <tcp_pcb_remove+0x110>)
 8015eb4:	483e      	ldr	r0, [pc, #248]	@ (8015fb0 <tcp_pcb_remove+0x114>)
 8015eb6:	f009 f961 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d106      	bne.n	8015ece <tcp_pcb_remove+0x32>
 8015ec0:	4b39      	ldr	r3, [pc, #228]	@ (8015fa8 <tcp_pcb_remove+0x10c>)
 8015ec2:	f640 0284 	movw	r2, #2180	@ 0x884
 8015ec6:	493b      	ldr	r1, [pc, #236]	@ (8015fb4 <tcp_pcb_remove+0x118>)
 8015ec8:	4839      	ldr	r0, [pc, #228]	@ (8015fb0 <tcp_pcb_remove+0x114>)
 8015eca:	f009 f957 	bl	801f17c <iprintf>

  TCP_RMV(pcblist, pcb);
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	683a      	ldr	r2, [r7, #0]
 8015ed4:	429a      	cmp	r2, r3
 8015ed6:	d105      	bne.n	8015ee4 <tcp_pcb_remove+0x48>
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	681b      	ldr	r3, [r3, #0]
 8015edc:	68da      	ldr	r2, [r3, #12]
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	601a      	str	r2, [r3, #0]
 8015ee2:	e013      	b.n	8015f0c <tcp_pcb_remove+0x70>
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	60fb      	str	r3, [r7, #12]
 8015eea:	e00c      	b.n	8015f06 <tcp_pcb_remove+0x6a>
 8015eec:	68fb      	ldr	r3, [r7, #12]
 8015eee:	68db      	ldr	r3, [r3, #12]
 8015ef0:	683a      	ldr	r2, [r7, #0]
 8015ef2:	429a      	cmp	r2, r3
 8015ef4:	d104      	bne.n	8015f00 <tcp_pcb_remove+0x64>
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	68da      	ldr	r2, [r3, #12]
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	60da      	str	r2, [r3, #12]
 8015efe:	e005      	b.n	8015f0c <tcp_pcb_remove+0x70>
 8015f00:	68fb      	ldr	r3, [r7, #12]
 8015f02:	68db      	ldr	r3, [r3, #12]
 8015f04:	60fb      	str	r3, [r7, #12]
 8015f06:	68fb      	ldr	r3, [r7, #12]
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d1ef      	bne.n	8015eec <tcp_pcb_remove+0x50>
 8015f0c:	683b      	ldr	r3, [r7, #0]
 8015f0e:	2200      	movs	r2, #0
 8015f10:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8015f12:	6838      	ldr	r0, [r7, #0]
 8015f14:	f7ff ff72 	bl	8015dfc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015f18:	683b      	ldr	r3, [r7, #0]
 8015f1a:	7d1b      	ldrb	r3, [r3, #20]
 8015f1c:	2b0a      	cmp	r3, #10
 8015f1e:	d013      	beq.n	8015f48 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015f20:	683b      	ldr	r3, [r7, #0]
 8015f22:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015f24:	2b01      	cmp	r3, #1
 8015f26:	d00f      	beq.n	8015f48 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015f28:	683b      	ldr	r3, [r7, #0]
 8015f2a:	8b5b      	ldrh	r3, [r3, #26]
 8015f2c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d009      	beq.n	8015f48 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015f34:	683b      	ldr	r3, [r7, #0]
 8015f36:	8b5b      	ldrh	r3, [r3, #26]
 8015f38:	f043 0302 	orr.w	r3, r3, #2
 8015f3c:	b29a      	uxth	r2, r3
 8015f3e:	683b      	ldr	r3, [r7, #0]
 8015f40:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015f42:	6838      	ldr	r0, [r7, #0]
 8015f44:	f003 fbc0 	bl	80196c8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8015f48:	683b      	ldr	r3, [r7, #0]
 8015f4a:	7d1b      	ldrb	r3, [r3, #20]
 8015f4c:	2b01      	cmp	r3, #1
 8015f4e:	d020      	beq.n	8015f92 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8015f50:	683b      	ldr	r3, [r7, #0]
 8015f52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	d006      	beq.n	8015f66 <tcp_pcb_remove+0xca>
 8015f58:	4b13      	ldr	r3, [pc, #76]	@ (8015fa8 <tcp_pcb_remove+0x10c>)
 8015f5a:	f640 0293 	movw	r2, #2195	@ 0x893
 8015f5e:	4916      	ldr	r1, [pc, #88]	@ (8015fb8 <tcp_pcb_remove+0x11c>)
 8015f60:	4813      	ldr	r0, [pc, #76]	@ (8015fb0 <tcp_pcb_remove+0x114>)
 8015f62:	f009 f90b 	bl	801f17c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8015f66:	683b      	ldr	r3, [r7, #0]
 8015f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d006      	beq.n	8015f7c <tcp_pcb_remove+0xe0>
 8015f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8015fa8 <tcp_pcb_remove+0x10c>)
 8015f70:	f640 0294 	movw	r2, #2196	@ 0x894
 8015f74:	4911      	ldr	r1, [pc, #68]	@ (8015fbc <tcp_pcb_remove+0x120>)
 8015f76:	480e      	ldr	r0, [pc, #56]	@ (8015fb0 <tcp_pcb_remove+0x114>)
 8015f78:	f009 f900 	bl	801f17c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8015f7c:	683b      	ldr	r3, [r7, #0]
 8015f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d006      	beq.n	8015f92 <tcp_pcb_remove+0xf6>
 8015f84:	4b08      	ldr	r3, [pc, #32]	@ (8015fa8 <tcp_pcb_remove+0x10c>)
 8015f86:	f640 0296 	movw	r2, #2198	@ 0x896
 8015f8a:	490d      	ldr	r1, [pc, #52]	@ (8015fc0 <tcp_pcb_remove+0x124>)
 8015f8c:	4808      	ldr	r0, [pc, #32]	@ (8015fb0 <tcp_pcb_remove+0x114>)
 8015f8e:	f009 f8f5 	bl	801f17c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8015f92:	683b      	ldr	r3, [r7, #0]
 8015f94:	2200      	movs	r2, #0
 8015f96:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015f98:	683b      	ldr	r3, [r7, #0]
 8015f9a:	2200      	movs	r2, #0
 8015f9c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8015f9e:	bf00      	nop
 8015fa0:	3710      	adds	r7, #16
 8015fa2:	46bd      	mov	sp, r7
 8015fa4:	bd80      	pop	{r7, pc}
 8015fa6:	bf00      	nop
 8015fa8:	080255d0 	.word	0x080255d0
 8015fac:	08025c38 	.word	0x08025c38
 8015fb0:	08025614 	.word	0x08025614
 8015fb4:	08025c54 	.word	0x08025c54
 8015fb8:	08025c74 	.word	0x08025c74
 8015fbc:	08025c8c 	.word	0x08025c8c
 8015fc0:	08025ca8 	.word	0x08025ca8

08015fc4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015fc4:	b580      	push	{r7, lr}
 8015fc6:	b082      	sub	sp, #8
 8015fc8:	af00      	add	r7, sp, #0
 8015fca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d106      	bne.n	8015fe0 <tcp_next_iss+0x1c>
 8015fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8015ffc <tcp_next_iss+0x38>)
 8015fd4:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015fd8:	4909      	ldr	r1, [pc, #36]	@ (8016000 <tcp_next_iss+0x3c>)
 8015fda:	480a      	ldr	r0, [pc, #40]	@ (8016004 <tcp_next_iss+0x40>)
 8015fdc:	f009 f8ce 	bl	801f17c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015fe0:	4b09      	ldr	r3, [pc, #36]	@ (8016008 <tcp_next_iss+0x44>)
 8015fe2:	681a      	ldr	r2, [r3, #0]
 8015fe4:	4b09      	ldr	r3, [pc, #36]	@ (801600c <tcp_next_iss+0x48>)
 8015fe6:	681b      	ldr	r3, [r3, #0]
 8015fe8:	4413      	add	r3, r2
 8015fea:	4a07      	ldr	r2, [pc, #28]	@ (8016008 <tcp_next_iss+0x44>)
 8015fec:	6013      	str	r3, [r2, #0]
  return iss;
 8015fee:	4b06      	ldr	r3, [pc, #24]	@ (8016008 <tcp_next_iss+0x44>)
 8015ff0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015ff2:	4618      	mov	r0, r3
 8015ff4:	3708      	adds	r7, #8
 8015ff6:	46bd      	mov	sp, r7
 8015ff8:	bd80      	pop	{r7, pc}
 8015ffa:	bf00      	nop
 8015ffc:	080255d0 	.word	0x080255d0
 8016000:	08025cc0 	.word	0x08025cc0
 8016004:	08025614 	.word	0x08025614
 8016008:	20000038 	.word	0x20000038
 801600c:	20067d78 	.word	0x20067d78

08016010 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016010:	b580      	push	{r7, lr}
 8016012:	b086      	sub	sp, #24
 8016014:	af00      	add	r7, sp, #0
 8016016:	4603      	mov	r3, r0
 8016018:	60b9      	str	r1, [r7, #8]
 801601a:	607a      	str	r2, [r7, #4]
 801601c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d106      	bne.n	8016032 <tcp_eff_send_mss_netif+0x22>
 8016024:	4b14      	ldr	r3, [pc, #80]	@ (8016078 <tcp_eff_send_mss_netif+0x68>)
 8016026:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 801602a:	4914      	ldr	r1, [pc, #80]	@ (801607c <tcp_eff_send_mss_netif+0x6c>)
 801602c:	4814      	ldr	r0, [pc, #80]	@ (8016080 <tcp_eff_send_mss_netif+0x70>)
 801602e:	f009 f8a5 	bl	801f17c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8016032:	68bb      	ldr	r3, [r7, #8]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d101      	bne.n	801603c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016038:	89fb      	ldrh	r3, [r7, #14]
 801603a:	e019      	b.n	8016070 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801603c:	68bb      	ldr	r3, [r7, #8]
 801603e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016040:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8016042:	8afb      	ldrh	r3, [r7, #22]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d012      	beq.n	801606e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016048:	2328      	movs	r3, #40	@ 0x28
 801604a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801604c:	8afa      	ldrh	r2, [r7, #22]
 801604e:	8abb      	ldrh	r3, [r7, #20]
 8016050:	429a      	cmp	r2, r3
 8016052:	d904      	bls.n	801605e <tcp_eff_send_mss_netif+0x4e>
 8016054:	8afa      	ldrh	r2, [r7, #22]
 8016056:	8abb      	ldrh	r3, [r7, #20]
 8016058:	1ad3      	subs	r3, r2, r3
 801605a:	b29b      	uxth	r3, r3
 801605c:	e000      	b.n	8016060 <tcp_eff_send_mss_netif+0x50>
 801605e:	2300      	movs	r3, #0
 8016060:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016062:	8a7a      	ldrh	r2, [r7, #18]
 8016064:	89fb      	ldrh	r3, [r7, #14]
 8016066:	4293      	cmp	r3, r2
 8016068:	bf28      	it	cs
 801606a:	4613      	movcs	r3, r2
 801606c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801606e:	89fb      	ldrh	r3, [r7, #14]
}
 8016070:	4618      	mov	r0, r3
 8016072:	3718      	adds	r7, #24
 8016074:	46bd      	mov	sp, r7
 8016076:	bd80      	pop	{r7, pc}
 8016078:	080255d0 	.word	0x080255d0
 801607c:	08025cdc 	.word	0x08025cdc
 8016080:	08025614 	.word	0x08025614

08016084 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016084:	b580      	push	{r7, lr}
 8016086:	b084      	sub	sp, #16
 8016088:	af00      	add	r7, sp, #0
 801608a:	6078      	str	r0, [r7, #4]
 801608c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801608e:	683b      	ldr	r3, [r7, #0]
 8016090:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d119      	bne.n	80160cc <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016098:	4b10      	ldr	r3, [pc, #64]	@ (80160dc <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801609a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801609e:	4910      	ldr	r1, [pc, #64]	@ (80160e0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80160a0:	4810      	ldr	r0, [pc, #64]	@ (80160e4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80160a2:	f009 f86b 	bl	801f17c <iprintf>

  while (pcb != NULL) {
 80160a6:	e011      	b.n	80160cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	681a      	ldr	r2, [r3, #0]
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	681b      	ldr	r3, [r3, #0]
 80160b0:	429a      	cmp	r2, r3
 80160b2:	d108      	bne.n	80160c6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80160b4:	68fb      	ldr	r3, [r7, #12]
 80160b6:	68db      	ldr	r3, [r3, #12]
 80160b8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80160ba:	68f8      	ldr	r0, [r7, #12]
 80160bc:	f7fe fc36 	bl	801492c <tcp_abort>
      pcb = next;
 80160c0:	68bb      	ldr	r3, [r7, #8]
 80160c2:	60fb      	str	r3, [r7, #12]
 80160c4:	e002      	b.n	80160cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	68db      	ldr	r3, [r3, #12]
 80160ca:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d1ea      	bne.n	80160a8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80160d2:	bf00      	nop
 80160d4:	bf00      	nop
 80160d6:	3710      	adds	r7, #16
 80160d8:	46bd      	mov	sp, r7
 80160da:	bd80      	pop	{r7, pc}
 80160dc:	080255d0 	.word	0x080255d0
 80160e0:	08025d04 	.word	0x08025d04
 80160e4:	08025614 	.word	0x08025614

080160e8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b084      	sub	sp, #16
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	6078      	str	r0, [r7, #4]
 80160f0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d02a      	beq.n	801614e <tcp_netif_ip_addr_changed+0x66>
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	681b      	ldr	r3, [r3, #0]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d026      	beq.n	801614e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8016100:	4b15      	ldr	r3, [pc, #84]	@ (8016158 <tcp_netif_ip_addr_changed+0x70>)
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	4619      	mov	r1, r3
 8016106:	6878      	ldr	r0, [r7, #4]
 8016108:	f7ff ffbc 	bl	8016084 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801610c:	4b13      	ldr	r3, [pc, #76]	@ (801615c <tcp_netif_ip_addr_changed+0x74>)
 801610e:	681b      	ldr	r3, [r3, #0]
 8016110:	4619      	mov	r1, r3
 8016112:	6878      	ldr	r0, [r7, #4]
 8016114:	f7ff ffb6 	bl	8016084 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016118:	683b      	ldr	r3, [r7, #0]
 801611a:	2b00      	cmp	r3, #0
 801611c:	d017      	beq.n	801614e <tcp_netif_ip_addr_changed+0x66>
 801611e:	683b      	ldr	r3, [r7, #0]
 8016120:	681b      	ldr	r3, [r3, #0]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d013      	beq.n	801614e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016126:	4b0e      	ldr	r3, [pc, #56]	@ (8016160 <tcp_netif_ip_addr_changed+0x78>)
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	60fb      	str	r3, [r7, #12]
 801612c:	e00c      	b.n	8016148 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	681a      	ldr	r2, [r3, #0]
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	429a      	cmp	r2, r3
 8016138:	d103      	bne.n	8016142 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801613a:	683b      	ldr	r3, [r7, #0]
 801613c:	681a      	ldr	r2, [r3, #0]
 801613e:	68fb      	ldr	r3, [r7, #12]
 8016140:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	68db      	ldr	r3, [r3, #12]
 8016146:	60fb      	str	r3, [r7, #12]
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	2b00      	cmp	r3, #0
 801614c:	d1ef      	bne.n	801612e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801614e:	bf00      	nop
 8016150:	3710      	adds	r7, #16
 8016152:	46bd      	mov	sp, r7
 8016154:	bd80      	pop	{r7, pc}
 8016156:	bf00      	nop
 8016158:	20067d84 	.word	0x20067d84
 801615c:	20067d7c 	.word	0x20067d7c
 8016160:	20067d80 	.word	0x20067d80

08016164 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016164:	b580      	push	{r7, lr}
 8016166:	b082      	sub	sp, #8
 8016168:	af00      	add	r7, sp, #0
 801616a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016170:	2b00      	cmp	r3, #0
 8016172:	d007      	beq.n	8016184 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016178:	4618      	mov	r0, r3
 801617a:	f7ff fb6f 	bl	801585c <tcp_segs_free>
    pcb->ooseq = NULL;
 801617e:	687b      	ldr	r3, [r7, #4]
 8016180:	2200      	movs	r2, #0
 8016182:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016184:	bf00      	nop
 8016186:	3708      	adds	r7, #8
 8016188:	46bd      	mov	sp, r7
 801618a:	bd80      	pop	{r7, pc}

0801618c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801618c:	b590      	push	{r4, r7, lr}
 801618e:	b08d      	sub	sp, #52	@ 0x34
 8016190:	af04      	add	r7, sp, #16
 8016192:	6078      	str	r0, [r7, #4]
 8016194:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	2b00      	cmp	r3, #0
 801619a:	d105      	bne.n	80161a8 <tcp_input+0x1c>
 801619c:	4b9b      	ldr	r3, [pc, #620]	@ (801640c <tcp_input+0x280>)
 801619e:	2283      	movs	r2, #131	@ 0x83
 80161a0:	499b      	ldr	r1, [pc, #620]	@ (8016410 <tcp_input+0x284>)
 80161a2:	489c      	ldr	r0, [pc, #624]	@ (8016414 <tcp_input+0x288>)
 80161a4:	f008 ffea 	bl	801f17c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	685b      	ldr	r3, [r3, #4]
 80161ac:	4a9a      	ldr	r2, [pc, #616]	@ (8016418 <tcp_input+0x28c>)
 80161ae:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	895b      	ldrh	r3, [r3, #10]
 80161b4:	2b13      	cmp	r3, #19
 80161b6:	f240 83d1 	bls.w	801695c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80161ba:	4b98      	ldr	r3, [pc, #608]	@ (801641c <tcp_input+0x290>)
 80161bc:	695b      	ldr	r3, [r3, #20]
 80161be:	4a97      	ldr	r2, [pc, #604]	@ (801641c <tcp_input+0x290>)
 80161c0:	6812      	ldr	r2, [r2, #0]
 80161c2:	4611      	mov	r1, r2
 80161c4:	4618      	mov	r0, r3
 80161c6:	f006 fd31 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 80161ca:	4603      	mov	r3, r0
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	f040 83c7 	bne.w	8016960 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80161d2:	4b92      	ldr	r3, [pc, #584]	@ (801641c <tcp_input+0x290>)
 80161d4:	695b      	ldr	r3, [r3, #20]
 80161d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80161da:	2be0      	cmp	r3, #224	@ 0xe0
 80161dc:	f000 83c0 	beq.w	8016960 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80161e0:	4b8d      	ldr	r3, [pc, #564]	@ (8016418 <tcp_input+0x28c>)
 80161e2:	681b      	ldr	r3, [r3, #0]
 80161e4:	899b      	ldrh	r3, [r3, #12]
 80161e6:	b29b      	uxth	r3, r3
 80161e8:	4618      	mov	r0, r3
 80161ea:	f7fb f849 	bl	8011280 <lwip_htons>
 80161ee:	4603      	mov	r3, r0
 80161f0:	0b1b      	lsrs	r3, r3, #12
 80161f2:	b29b      	uxth	r3, r3
 80161f4:	b2db      	uxtb	r3, r3
 80161f6:	009b      	lsls	r3, r3, #2
 80161f8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80161fa:	7cbb      	ldrb	r3, [r7, #18]
 80161fc:	2b13      	cmp	r3, #19
 80161fe:	f240 83b1 	bls.w	8016964 <tcp_input+0x7d8>
 8016202:	7cbb      	ldrb	r3, [r7, #18]
 8016204:	b29a      	uxth	r2, r3
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	891b      	ldrh	r3, [r3, #8]
 801620a:	429a      	cmp	r2, r3
 801620c:	f200 83aa 	bhi.w	8016964 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8016210:	7cbb      	ldrb	r3, [r7, #18]
 8016212:	b29b      	uxth	r3, r3
 8016214:	3b14      	subs	r3, #20
 8016216:	b29a      	uxth	r2, r3
 8016218:	4b81      	ldr	r3, [pc, #516]	@ (8016420 <tcp_input+0x294>)
 801621a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801621c:	4b81      	ldr	r3, [pc, #516]	@ (8016424 <tcp_input+0x298>)
 801621e:	2200      	movs	r2, #0
 8016220:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	895a      	ldrh	r2, [r3, #10]
 8016226:	7cbb      	ldrb	r3, [r7, #18]
 8016228:	b29b      	uxth	r3, r3
 801622a:	429a      	cmp	r2, r3
 801622c:	d309      	bcc.n	8016242 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801622e:	4b7c      	ldr	r3, [pc, #496]	@ (8016420 <tcp_input+0x294>)
 8016230:	881a      	ldrh	r2, [r3, #0]
 8016232:	4b7d      	ldr	r3, [pc, #500]	@ (8016428 <tcp_input+0x29c>)
 8016234:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016236:	7cbb      	ldrb	r3, [r7, #18]
 8016238:	4619      	mov	r1, r3
 801623a:	6878      	ldr	r0, [r7, #4]
 801623c:	f7fd fb74 	bl	8013928 <pbuf_remove_header>
 8016240:	e04e      	b.n	80162e0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d105      	bne.n	8016256 <tcp_input+0xca>
 801624a:	4b70      	ldr	r3, [pc, #448]	@ (801640c <tcp_input+0x280>)
 801624c:	22c2      	movs	r2, #194	@ 0xc2
 801624e:	4977      	ldr	r1, [pc, #476]	@ (801642c <tcp_input+0x2a0>)
 8016250:	4870      	ldr	r0, [pc, #448]	@ (8016414 <tcp_input+0x288>)
 8016252:	f008 ff93 	bl	801f17c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016256:	2114      	movs	r1, #20
 8016258:	6878      	ldr	r0, [r7, #4]
 801625a:	f7fd fb65 	bl	8013928 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	895a      	ldrh	r2, [r3, #10]
 8016262:	4b71      	ldr	r3, [pc, #452]	@ (8016428 <tcp_input+0x29c>)
 8016264:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016266:	4b6e      	ldr	r3, [pc, #440]	@ (8016420 <tcp_input+0x294>)
 8016268:	881a      	ldrh	r2, [r3, #0]
 801626a:	4b6f      	ldr	r3, [pc, #444]	@ (8016428 <tcp_input+0x29c>)
 801626c:	881b      	ldrh	r3, [r3, #0]
 801626e:	1ad3      	subs	r3, r2, r3
 8016270:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8016272:	4b6d      	ldr	r3, [pc, #436]	@ (8016428 <tcp_input+0x29c>)
 8016274:	881b      	ldrh	r3, [r3, #0]
 8016276:	4619      	mov	r1, r3
 8016278:	6878      	ldr	r0, [r7, #4]
 801627a:	f7fd fb55 	bl	8013928 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	895b      	ldrh	r3, [r3, #10]
 8016284:	8a3a      	ldrh	r2, [r7, #16]
 8016286:	429a      	cmp	r2, r3
 8016288:	f200 836e 	bhi.w	8016968 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	681b      	ldr	r3, [r3, #0]
 8016290:	685b      	ldr	r3, [r3, #4]
 8016292:	4a64      	ldr	r2, [pc, #400]	@ (8016424 <tcp_input+0x298>)
 8016294:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	8a3a      	ldrh	r2, [r7, #16]
 801629c:	4611      	mov	r1, r2
 801629e:	4618      	mov	r0, r3
 80162a0:	f7fd fb42 	bl	8013928 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	891a      	ldrh	r2, [r3, #8]
 80162a8:	8a3b      	ldrh	r3, [r7, #16]
 80162aa:	1ad3      	subs	r3, r2, r3
 80162ac:	b29a      	uxth	r2, r3
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	895b      	ldrh	r3, [r3, #10]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d005      	beq.n	80162c6 <tcp_input+0x13a>
 80162ba:	4b54      	ldr	r3, [pc, #336]	@ (801640c <tcp_input+0x280>)
 80162bc:	22df      	movs	r2, #223	@ 0xdf
 80162be:	495c      	ldr	r1, [pc, #368]	@ (8016430 <tcp_input+0x2a4>)
 80162c0:	4854      	ldr	r0, [pc, #336]	@ (8016414 <tcp_input+0x288>)
 80162c2:	f008 ff5b 	bl	801f17c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	891a      	ldrh	r2, [r3, #8]
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	681b      	ldr	r3, [r3, #0]
 80162ce:	891b      	ldrh	r3, [r3, #8]
 80162d0:	429a      	cmp	r2, r3
 80162d2:	d005      	beq.n	80162e0 <tcp_input+0x154>
 80162d4:	4b4d      	ldr	r3, [pc, #308]	@ (801640c <tcp_input+0x280>)
 80162d6:	22e0      	movs	r2, #224	@ 0xe0
 80162d8:	4956      	ldr	r1, [pc, #344]	@ (8016434 <tcp_input+0x2a8>)
 80162da:	484e      	ldr	r0, [pc, #312]	@ (8016414 <tcp_input+0x288>)
 80162dc:	f008 ff4e 	bl	801f17c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80162e0:	4b4d      	ldr	r3, [pc, #308]	@ (8016418 <tcp_input+0x28c>)
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	881b      	ldrh	r3, [r3, #0]
 80162e6:	b29b      	uxth	r3, r3
 80162e8:	4a4b      	ldr	r2, [pc, #300]	@ (8016418 <tcp_input+0x28c>)
 80162ea:	6814      	ldr	r4, [r2, #0]
 80162ec:	4618      	mov	r0, r3
 80162ee:	f7fa ffc7 	bl	8011280 <lwip_htons>
 80162f2:	4603      	mov	r3, r0
 80162f4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80162f6:	4b48      	ldr	r3, [pc, #288]	@ (8016418 <tcp_input+0x28c>)
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	885b      	ldrh	r3, [r3, #2]
 80162fc:	b29b      	uxth	r3, r3
 80162fe:	4a46      	ldr	r2, [pc, #280]	@ (8016418 <tcp_input+0x28c>)
 8016300:	6814      	ldr	r4, [r2, #0]
 8016302:	4618      	mov	r0, r3
 8016304:	f7fa ffbc 	bl	8011280 <lwip_htons>
 8016308:	4603      	mov	r3, r0
 801630a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801630c:	4b42      	ldr	r3, [pc, #264]	@ (8016418 <tcp_input+0x28c>)
 801630e:	681b      	ldr	r3, [r3, #0]
 8016310:	685b      	ldr	r3, [r3, #4]
 8016312:	4a41      	ldr	r2, [pc, #260]	@ (8016418 <tcp_input+0x28c>)
 8016314:	6814      	ldr	r4, [r2, #0]
 8016316:	4618      	mov	r0, r3
 8016318:	f7fa ffc8 	bl	80112ac <lwip_htonl>
 801631c:	4603      	mov	r3, r0
 801631e:	6063      	str	r3, [r4, #4]
 8016320:	6863      	ldr	r3, [r4, #4]
 8016322:	4a45      	ldr	r2, [pc, #276]	@ (8016438 <tcp_input+0x2ac>)
 8016324:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016326:	4b3c      	ldr	r3, [pc, #240]	@ (8016418 <tcp_input+0x28c>)
 8016328:	681b      	ldr	r3, [r3, #0]
 801632a:	689b      	ldr	r3, [r3, #8]
 801632c:	4a3a      	ldr	r2, [pc, #232]	@ (8016418 <tcp_input+0x28c>)
 801632e:	6814      	ldr	r4, [r2, #0]
 8016330:	4618      	mov	r0, r3
 8016332:	f7fa ffbb 	bl	80112ac <lwip_htonl>
 8016336:	4603      	mov	r3, r0
 8016338:	60a3      	str	r3, [r4, #8]
 801633a:	68a3      	ldr	r3, [r4, #8]
 801633c:	4a3f      	ldr	r2, [pc, #252]	@ (801643c <tcp_input+0x2b0>)
 801633e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8016340:	4b35      	ldr	r3, [pc, #212]	@ (8016418 <tcp_input+0x28c>)
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	89db      	ldrh	r3, [r3, #14]
 8016346:	b29b      	uxth	r3, r3
 8016348:	4a33      	ldr	r2, [pc, #204]	@ (8016418 <tcp_input+0x28c>)
 801634a:	6814      	ldr	r4, [r2, #0]
 801634c:	4618      	mov	r0, r3
 801634e:	f7fa ff97 	bl	8011280 <lwip_htons>
 8016352:	4603      	mov	r3, r0
 8016354:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016356:	4b30      	ldr	r3, [pc, #192]	@ (8016418 <tcp_input+0x28c>)
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	899b      	ldrh	r3, [r3, #12]
 801635c:	b29b      	uxth	r3, r3
 801635e:	4618      	mov	r0, r3
 8016360:	f7fa ff8e 	bl	8011280 <lwip_htons>
 8016364:	4603      	mov	r3, r0
 8016366:	b2db      	uxtb	r3, r3
 8016368:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801636c:	b2da      	uxtb	r2, r3
 801636e:	4b34      	ldr	r3, [pc, #208]	@ (8016440 <tcp_input+0x2b4>)
 8016370:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	891a      	ldrh	r2, [r3, #8]
 8016376:	4b33      	ldr	r3, [pc, #204]	@ (8016444 <tcp_input+0x2b8>)
 8016378:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801637a:	4b31      	ldr	r3, [pc, #196]	@ (8016440 <tcp_input+0x2b4>)
 801637c:	781b      	ldrb	r3, [r3, #0]
 801637e:	f003 0303 	and.w	r3, r3, #3
 8016382:	2b00      	cmp	r3, #0
 8016384:	d00c      	beq.n	80163a0 <tcp_input+0x214>
    tcplen++;
 8016386:	4b2f      	ldr	r3, [pc, #188]	@ (8016444 <tcp_input+0x2b8>)
 8016388:	881b      	ldrh	r3, [r3, #0]
 801638a:	3301      	adds	r3, #1
 801638c:	b29a      	uxth	r2, r3
 801638e:	4b2d      	ldr	r3, [pc, #180]	@ (8016444 <tcp_input+0x2b8>)
 8016390:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	891a      	ldrh	r2, [r3, #8]
 8016396:	4b2b      	ldr	r3, [pc, #172]	@ (8016444 <tcp_input+0x2b8>)
 8016398:	881b      	ldrh	r3, [r3, #0]
 801639a:	429a      	cmp	r2, r3
 801639c:	f200 82e6 	bhi.w	801696c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80163a0:	2300      	movs	r3, #0
 80163a2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80163a4:	4b28      	ldr	r3, [pc, #160]	@ (8016448 <tcp_input+0x2bc>)
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	61fb      	str	r3, [r7, #28]
 80163aa:	e09d      	b.n	80164e8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80163ac:	69fb      	ldr	r3, [r7, #28]
 80163ae:	7d1b      	ldrb	r3, [r3, #20]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d105      	bne.n	80163c0 <tcp_input+0x234>
 80163b4:	4b15      	ldr	r3, [pc, #84]	@ (801640c <tcp_input+0x280>)
 80163b6:	22fb      	movs	r2, #251	@ 0xfb
 80163b8:	4924      	ldr	r1, [pc, #144]	@ (801644c <tcp_input+0x2c0>)
 80163ba:	4816      	ldr	r0, [pc, #88]	@ (8016414 <tcp_input+0x288>)
 80163bc:	f008 fede 	bl	801f17c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80163c0:	69fb      	ldr	r3, [r7, #28]
 80163c2:	7d1b      	ldrb	r3, [r3, #20]
 80163c4:	2b0a      	cmp	r3, #10
 80163c6:	d105      	bne.n	80163d4 <tcp_input+0x248>
 80163c8:	4b10      	ldr	r3, [pc, #64]	@ (801640c <tcp_input+0x280>)
 80163ca:	22fc      	movs	r2, #252	@ 0xfc
 80163cc:	4920      	ldr	r1, [pc, #128]	@ (8016450 <tcp_input+0x2c4>)
 80163ce:	4811      	ldr	r0, [pc, #68]	@ (8016414 <tcp_input+0x288>)
 80163d0:	f008 fed4 	bl	801f17c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80163d4:	69fb      	ldr	r3, [r7, #28]
 80163d6:	7d1b      	ldrb	r3, [r3, #20]
 80163d8:	2b01      	cmp	r3, #1
 80163da:	d105      	bne.n	80163e8 <tcp_input+0x25c>
 80163dc:	4b0b      	ldr	r3, [pc, #44]	@ (801640c <tcp_input+0x280>)
 80163de:	22fd      	movs	r2, #253	@ 0xfd
 80163e0:	491c      	ldr	r1, [pc, #112]	@ (8016454 <tcp_input+0x2c8>)
 80163e2:	480c      	ldr	r0, [pc, #48]	@ (8016414 <tcp_input+0x288>)
 80163e4:	f008 feca 	bl	801f17c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80163e8:	69fb      	ldr	r3, [r7, #28]
 80163ea:	7a1b      	ldrb	r3, [r3, #8]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d033      	beq.n	8016458 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80163f0:	69fb      	ldr	r3, [r7, #28]
 80163f2:	7a1a      	ldrb	r2, [r3, #8]
 80163f4:	4b09      	ldr	r3, [pc, #36]	@ (801641c <tcp_input+0x290>)
 80163f6:	685b      	ldr	r3, [r3, #4]
 80163f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80163fc:	3301      	adds	r3, #1
 80163fe:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016400:	429a      	cmp	r2, r3
 8016402:	d029      	beq.n	8016458 <tcp_input+0x2cc>
      prev = pcb;
 8016404:	69fb      	ldr	r3, [r7, #28]
 8016406:	61bb      	str	r3, [r7, #24]
      continue;
 8016408:	e06b      	b.n	80164e2 <tcp_input+0x356>
 801640a:	bf00      	nop
 801640c:	08025d38 	.word	0x08025d38
 8016410:	08025d6c 	.word	0x08025d6c
 8016414:	08025d84 	.word	0x08025d84
 8016418:	20067da0 	.word	0x20067da0
 801641c:	20064b1c 	.word	0x20064b1c
 8016420:	20067da4 	.word	0x20067da4
 8016424:	20067da8 	.word	0x20067da8
 8016428:	20067da6 	.word	0x20067da6
 801642c:	08025dac 	.word	0x08025dac
 8016430:	08025dbc 	.word	0x08025dbc
 8016434:	08025dc8 	.word	0x08025dc8
 8016438:	20067db0 	.word	0x20067db0
 801643c:	20067db4 	.word	0x20067db4
 8016440:	20067dbc 	.word	0x20067dbc
 8016444:	20067dba 	.word	0x20067dba
 8016448:	20067d84 	.word	0x20067d84
 801644c:	08025de8 	.word	0x08025de8
 8016450:	08025e10 	.word	0x08025e10
 8016454:	08025e3c 	.word	0x08025e3c
    }

    if (pcb->remote_port == tcphdr->src &&
 8016458:	69fb      	ldr	r3, [r7, #28]
 801645a:	8b1a      	ldrh	r2, [r3, #24]
 801645c:	4b72      	ldr	r3, [pc, #456]	@ (8016628 <tcp_input+0x49c>)
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	881b      	ldrh	r3, [r3, #0]
 8016462:	b29b      	uxth	r3, r3
 8016464:	429a      	cmp	r2, r3
 8016466:	d13a      	bne.n	80164de <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016468:	69fb      	ldr	r3, [r7, #28]
 801646a:	8ada      	ldrh	r2, [r3, #22]
 801646c:	4b6e      	ldr	r3, [pc, #440]	@ (8016628 <tcp_input+0x49c>)
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	885b      	ldrh	r3, [r3, #2]
 8016472:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016474:	429a      	cmp	r2, r3
 8016476:	d132      	bne.n	80164de <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016478:	69fb      	ldr	r3, [r7, #28]
 801647a:	685a      	ldr	r2, [r3, #4]
 801647c:	4b6b      	ldr	r3, [pc, #428]	@ (801662c <tcp_input+0x4a0>)
 801647e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8016480:	429a      	cmp	r2, r3
 8016482:	d12c      	bne.n	80164de <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016484:	69fb      	ldr	r3, [r7, #28]
 8016486:	681a      	ldr	r2, [r3, #0]
 8016488:	4b68      	ldr	r3, [pc, #416]	@ (801662c <tcp_input+0x4a0>)
 801648a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801648c:	429a      	cmp	r2, r3
 801648e:	d126      	bne.n	80164de <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8016490:	69fb      	ldr	r3, [r7, #28]
 8016492:	68db      	ldr	r3, [r3, #12]
 8016494:	69fa      	ldr	r2, [r7, #28]
 8016496:	429a      	cmp	r2, r3
 8016498:	d106      	bne.n	80164a8 <tcp_input+0x31c>
 801649a:	4b65      	ldr	r3, [pc, #404]	@ (8016630 <tcp_input+0x4a4>)
 801649c:	f240 120d 	movw	r2, #269	@ 0x10d
 80164a0:	4964      	ldr	r1, [pc, #400]	@ (8016634 <tcp_input+0x4a8>)
 80164a2:	4865      	ldr	r0, [pc, #404]	@ (8016638 <tcp_input+0x4ac>)
 80164a4:	f008 fe6a 	bl	801f17c <iprintf>
      if (prev != NULL) {
 80164a8:	69bb      	ldr	r3, [r7, #24]
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	d00a      	beq.n	80164c4 <tcp_input+0x338>
        prev->next = pcb->next;
 80164ae:	69fb      	ldr	r3, [r7, #28]
 80164b0:	68da      	ldr	r2, [r3, #12]
 80164b2:	69bb      	ldr	r3, [r7, #24]
 80164b4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80164b6:	4b61      	ldr	r3, [pc, #388]	@ (801663c <tcp_input+0x4b0>)
 80164b8:	681a      	ldr	r2, [r3, #0]
 80164ba:	69fb      	ldr	r3, [r7, #28]
 80164bc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80164be:	4a5f      	ldr	r2, [pc, #380]	@ (801663c <tcp_input+0x4b0>)
 80164c0:	69fb      	ldr	r3, [r7, #28]
 80164c2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80164c4:	69fb      	ldr	r3, [r7, #28]
 80164c6:	68db      	ldr	r3, [r3, #12]
 80164c8:	69fa      	ldr	r2, [r7, #28]
 80164ca:	429a      	cmp	r2, r3
 80164cc:	d111      	bne.n	80164f2 <tcp_input+0x366>
 80164ce:	4b58      	ldr	r3, [pc, #352]	@ (8016630 <tcp_input+0x4a4>)
 80164d0:	f240 1215 	movw	r2, #277	@ 0x115
 80164d4:	495a      	ldr	r1, [pc, #360]	@ (8016640 <tcp_input+0x4b4>)
 80164d6:	4858      	ldr	r0, [pc, #352]	@ (8016638 <tcp_input+0x4ac>)
 80164d8:	f008 fe50 	bl	801f17c <iprintf>
      break;
 80164dc:	e009      	b.n	80164f2 <tcp_input+0x366>
    }
    prev = pcb;
 80164de:	69fb      	ldr	r3, [r7, #28]
 80164e0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80164e2:	69fb      	ldr	r3, [r7, #28]
 80164e4:	68db      	ldr	r3, [r3, #12]
 80164e6:	61fb      	str	r3, [r7, #28]
 80164e8:	69fb      	ldr	r3, [r7, #28]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	f47f af5e 	bne.w	80163ac <tcp_input+0x220>
 80164f0:	e000      	b.n	80164f4 <tcp_input+0x368>
      break;
 80164f2:	bf00      	nop
  }

  if (pcb == NULL) {
 80164f4:	69fb      	ldr	r3, [r7, #28]
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	f040 80aa 	bne.w	8016650 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80164fc:	4b51      	ldr	r3, [pc, #324]	@ (8016644 <tcp_input+0x4b8>)
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	61fb      	str	r3, [r7, #28]
 8016502:	e03f      	b.n	8016584 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016504:	69fb      	ldr	r3, [r7, #28]
 8016506:	7d1b      	ldrb	r3, [r3, #20]
 8016508:	2b0a      	cmp	r3, #10
 801650a:	d006      	beq.n	801651a <tcp_input+0x38e>
 801650c:	4b48      	ldr	r3, [pc, #288]	@ (8016630 <tcp_input+0x4a4>)
 801650e:	f240 121f 	movw	r2, #287	@ 0x11f
 8016512:	494d      	ldr	r1, [pc, #308]	@ (8016648 <tcp_input+0x4bc>)
 8016514:	4848      	ldr	r0, [pc, #288]	@ (8016638 <tcp_input+0x4ac>)
 8016516:	f008 fe31 	bl	801f17c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801651a:	69fb      	ldr	r3, [r7, #28]
 801651c:	7a1b      	ldrb	r3, [r3, #8]
 801651e:	2b00      	cmp	r3, #0
 8016520:	d009      	beq.n	8016536 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016522:	69fb      	ldr	r3, [r7, #28]
 8016524:	7a1a      	ldrb	r2, [r3, #8]
 8016526:	4b41      	ldr	r3, [pc, #260]	@ (801662c <tcp_input+0x4a0>)
 8016528:	685b      	ldr	r3, [r3, #4]
 801652a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801652e:	3301      	adds	r3, #1
 8016530:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016532:	429a      	cmp	r2, r3
 8016534:	d122      	bne.n	801657c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016536:	69fb      	ldr	r3, [r7, #28]
 8016538:	8b1a      	ldrh	r2, [r3, #24]
 801653a:	4b3b      	ldr	r3, [pc, #236]	@ (8016628 <tcp_input+0x49c>)
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	881b      	ldrh	r3, [r3, #0]
 8016540:	b29b      	uxth	r3, r3
 8016542:	429a      	cmp	r2, r3
 8016544:	d11b      	bne.n	801657e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8016546:	69fb      	ldr	r3, [r7, #28]
 8016548:	8ada      	ldrh	r2, [r3, #22]
 801654a:	4b37      	ldr	r3, [pc, #220]	@ (8016628 <tcp_input+0x49c>)
 801654c:	681b      	ldr	r3, [r3, #0]
 801654e:	885b      	ldrh	r3, [r3, #2]
 8016550:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8016552:	429a      	cmp	r2, r3
 8016554:	d113      	bne.n	801657e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016556:	69fb      	ldr	r3, [r7, #28]
 8016558:	685a      	ldr	r2, [r3, #4]
 801655a:	4b34      	ldr	r3, [pc, #208]	@ (801662c <tcp_input+0x4a0>)
 801655c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801655e:	429a      	cmp	r2, r3
 8016560:	d10d      	bne.n	801657e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016562:	69fb      	ldr	r3, [r7, #28]
 8016564:	681a      	ldr	r2, [r3, #0]
 8016566:	4b31      	ldr	r3, [pc, #196]	@ (801662c <tcp_input+0x4a0>)
 8016568:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801656a:	429a      	cmp	r2, r3
 801656c:	d107      	bne.n	801657e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801656e:	69f8      	ldr	r0, [r7, #28]
 8016570:	f000 fb56 	bl	8016c20 <tcp_timewait_input>
        }
        pbuf_free(p);
 8016574:	6878      	ldr	r0, [r7, #4]
 8016576:	f7fd fa5d 	bl	8013a34 <pbuf_free>
        return;
 801657a:	e1fd      	b.n	8016978 <tcp_input+0x7ec>
        continue;
 801657c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801657e:	69fb      	ldr	r3, [r7, #28]
 8016580:	68db      	ldr	r3, [r3, #12]
 8016582:	61fb      	str	r3, [r7, #28]
 8016584:	69fb      	ldr	r3, [r7, #28]
 8016586:	2b00      	cmp	r3, #0
 8016588:	d1bc      	bne.n	8016504 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801658a:	2300      	movs	r3, #0
 801658c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801658e:	4b2f      	ldr	r3, [pc, #188]	@ (801664c <tcp_input+0x4c0>)
 8016590:	681b      	ldr	r3, [r3, #0]
 8016592:	617b      	str	r3, [r7, #20]
 8016594:	e02a      	b.n	80165ec <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016596:	697b      	ldr	r3, [r7, #20]
 8016598:	7a1b      	ldrb	r3, [r3, #8]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d00c      	beq.n	80165b8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801659e:	697b      	ldr	r3, [r7, #20]
 80165a0:	7a1a      	ldrb	r2, [r3, #8]
 80165a2:	4b22      	ldr	r3, [pc, #136]	@ (801662c <tcp_input+0x4a0>)
 80165a4:	685b      	ldr	r3, [r3, #4]
 80165a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80165aa:	3301      	adds	r3, #1
 80165ac:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80165ae:	429a      	cmp	r2, r3
 80165b0:	d002      	beq.n	80165b8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80165b2:	697b      	ldr	r3, [r7, #20]
 80165b4:	61bb      	str	r3, [r7, #24]
        continue;
 80165b6:	e016      	b.n	80165e6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80165b8:	697b      	ldr	r3, [r7, #20]
 80165ba:	8ada      	ldrh	r2, [r3, #22]
 80165bc:	4b1a      	ldr	r3, [pc, #104]	@ (8016628 <tcp_input+0x49c>)
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	885b      	ldrh	r3, [r3, #2]
 80165c2:	b29b      	uxth	r3, r3
 80165c4:	429a      	cmp	r2, r3
 80165c6:	d10c      	bne.n	80165e2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80165c8:	697b      	ldr	r3, [r7, #20]
 80165ca:	681a      	ldr	r2, [r3, #0]
 80165cc:	4b17      	ldr	r3, [pc, #92]	@ (801662c <tcp_input+0x4a0>)
 80165ce:	695b      	ldr	r3, [r3, #20]
 80165d0:	429a      	cmp	r2, r3
 80165d2:	d00f      	beq.n	80165f4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80165d4:	697b      	ldr	r3, [r7, #20]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d00d      	beq.n	80165f6 <tcp_input+0x46a>
 80165da:	697b      	ldr	r3, [r7, #20]
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d009      	beq.n	80165f6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80165e2:	697b      	ldr	r3, [r7, #20]
 80165e4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80165e6:	697b      	ldr	r3, [r7, #20]
 80165e8:	68db      	ldr	r3, [r3, #12]
 80165ea:	617b      	str	r3, [r7, #20]
 80165ec:	697b      	ldr	r3, [r7, #20]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d1d1      	bne.n	8016596 <tcp_input+0x40a>
 80165f2:	e000      	b.n	80165f6 <tcp_input+0x46a>
            break;
 80165f4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80165f6:	697b      	ldr	r3, [r7, #20]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d029      	beq.n	8016650 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80165fc:	69bb      	ldr	r3, [r7, #24]
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d00a      	beq.n	8016618 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8016602:	697b      	ldr	r3, [r7, #20]
 8016604:	68da      	ldr	r2, [r3, #12]
 8016606:	69bb      	ldr	r3, [r7, #24]
 8016608:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801660a:	4b10      	ldr	r3, [pc, #64]	@ (801664c <tcp_input+0x4c0>)
 801660c:	681a      	ldr	r2, [r3, #0]
 801660e:	697b      	ldr	r3, [r7, #20]
 8016610:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8016612:	4a0e      	ldr	r2, [pc, #56]	@ (801664c <tcp_input+0x4c0>)
 8016614:	697b      	ldr	r3, [r7, #20]
 8016616:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016618:	6978      	ldr	r0, [r7, #20]
 801661a:	f000 fa03 	bl	8016a24 <tcp_listen_input>
      }
      pbuf_free(p);
 801661e:	6878      	ldr	r0, [r7, #4]
 8016620:	f7fd fa08 	bl	8013a34 <pbuf_free>
      return;
 8016624:	e1a8      	b.n	8016978 <tcp_input+0x7ec>
 8016626:	bf00      	nop
 8016628:	20067da0 	.word	0x20067da0
 801662c:	20064b1c 	.word	0x20064b1c
 8016630:	08025d38 	.word	0x08025d38
 8016634:	08025e64 	.word	0x08025e64
 8016638:	08025d84 	.word	0x08025d84
 801663c:	20067d84 	.word	0x20067d84
 8016640:	08025e90 	.word	0x08025e90
 8016644:	20067d88 	.word	0x20067d88
 8016648:	08025ebc 	.word	0x08025ebc
 801664c:	20067d80 	.word	0x20067d80
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8016650:	69fb      	ldr	r3, [r7, #28]
 8016652:	2b00      	cmp	r3, #0
 8016654:	f000 8158 	beq.w	8016908 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016658:	4b95      	ldr	r3, [pc, #596]	@ (80168b0 <tcp_input+0x724>)
 801665a:	2200      	movs	r2, #0
 801665c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	891a      	ldrh	r2, [r3, #8]
 8016662:	4b93      	ldr	r3, [pc, #588]	@ (80168b0 <tcp_input+0x724>)
 8016664:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016666:	4a92      	ldr	r2, [pc, #584]	@ (80168b0 <tcp_input+0x724>)
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801666c:	4b91      	ldr	r3, [pc, #580]	@ (80168b4 <tcp_input+0x728>)
 801666e:	681b      	ldr	r3, [r3, #0]
 8016670:	4a8f      	ldr	r2, [pc, #572]	@ (80168b0 <tcp_input+0x724>)
 8016672:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016674:	4b90      	ldr	r3, [pc, #576]	@ (80168b8 <tcp_input+0x72c>)
 8016676:	2200      	movs	r2, #0
 8016678:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801667a:	4b90      	ldr	r3, [pc, #576]	@ (80168bc <tcp_input+0x730>)
 801667c:	2200      	movs	r2, #0
 801667e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8016680:	4b8f      	ldr	r3, [pc, #572]	@ (80168c0 <tcp_input+0x734>)
 8016682:	2200      	movs	r2, #0
 8016684:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016686:	4b8f      	ldr	r3, [pc, #572]	@ (80168c4 <tcp_input+0x738>)
 8016688:	781b      	ldrb	r3, [r3, #0]
 801668a:	f003 0308 	and.w	r3, r3, #8
 801668e:	2b00      	cmp	r3, #0
 8016690:	d006      	beq.n	80166a0 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	7b5b      	ldrb	r3, [r3, #13]
 8016696:	f043 0301 	orr.w	r3, r3, #1
 801669a:	b2da      	uxtb	r2, r3
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80166a0:	69fb      	ldr	r3, [r7, #28]
 80166a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d017      	beq.n	80166d8 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80166a8:	69f8      	ldr	r0, [r7, #28]
 80166aa:	f7ff f85b 	bl	8015764 <tcp_process_refused_data>
 80166ae:	4603      	mov	r3, r0
 80166b0:	f113 0f0d 	cmn.w	r3, #13
 80166b4:	d007      	beq.n	80166c6 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80166b6:	69fb      	ldr	r3, [r7, #28]
 80166b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d00c      	beq.n	80166d8 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80166be:	4b82      	ldr	r3, [pc, #520]	@ (80168c8 <tcp_input+0x73c>)
 80166c0:	881b      	ldrh	r3, [r3, #0]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d008      	beq.n	80166d8 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80166c6:	69fb      	ldr	r3, [r7, #28]
 80166c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	f040 80e3 	bne.w	8016896 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80166d0:	69f8      	ldr	r0, [r7, #28]
 80166d2:	f003 fdff 	bl	801a2d4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80166d6:	e0de      	b.n	8016896 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80166d8:	4a7c      	ldr	r2, [pc, #496]	@ (80168cc <tcp_input+0x740>)
 80166da:	69fb      	ldr	r3, [r7, #28]
 80166dc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80166de:	69f8      	ldr	r0, [r7, #28]
 80166e0:	f000 fb18 	bl	8016d14 <tcp_process>
 80166e4:	4603      	mov	r3, r0
 80166e6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80166e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80166ec:	f113 0f0d 	cmn.w	r3, #13
 80166f0:	f000 80d3 	beq.w	801689a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80166f4:	4b71      	ldr	r3, [pc, #452]	@ (80168bc <tcp_input+0x730>)
 80166f6:	781b      	ldrb	r3, [r3, #0]
 80166f8:	f003 0308 	and.w	r3, r3, #8
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d015      	beq.n	801672c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8016700:	69fb      	ldr	r3, [r7, #28]
 8016702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016706:	2b00      	cmp	r3, #0
 8016708:	d008      	beq.n	801671c <tcp_input+0x590>
 801670a:	69fb      	ldr	r3, [r7, #28]
 801670c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016710:	69fa      	ldr	r2, [r7, #28]
 8016712:	6912      	ldr	r2, [r2, #16]
 8016714:	f06f 010d 	mvn.w	r1, #13
 8016718:	4610      	mov	r0, r2
 801671a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801671c:	69f9      	ldr	r1, [r7, #28]
 801671e:	486c      	ldr	r0, [pc, #432]	@ (80168d0 <tcp_input+0x744>)
 8016720:	f7ff fbbc 	bl	8015e9c <tcp_pcb_remove>
        tcp_free(pcb);
 8016724:	69f8      	ldr	r0, [r7, #28]
 8016726:	f7fd fdbd 	bl	80142a4 <tcp_free>
 801672a:	e0da      	b.n	80168e2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 801672c:	2300      	movs	r3, #0
 801672e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016730:	4b63      	ldr	r3, [pc, #396]	@ (80168c0 <tcp_input+0x734>)
 8016732:	881b      	ldrh	r3, [r3, #0]
 8016734:	2b00      	cmp	r3, #0
 8016736:	d01d      	beq.n	8016774 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016738:	4b61      	ldr	r3, [pc, #388]	@ (80168c0 <tcp_input+0x734>)
 801673a:	881b      	ldrh	r3, [r3, #0]
 801673c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801673e:	69fb      	ldr	r3, [r7, #28]
 8016740:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016744:	2b00      	cmp	r3, #0
 8016746:	d00a      	beq.n	801675e <tcp_input+0x5d2>
 8016748:	69fb      	ldr	r3, [r7, #28]
 801674a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801674e:	69fa      	ldr	r2, [r7, #28]
 8016750:	6910      	ldr	r0, [r2, #16]
 8016752:	89fa      	ldrh	r2, [r7, #14]
 8016754:	69f9      	ldr	r1, [r7, #28]
 8016756:	4798      	blx	r3
 8016758:	4603      	mov	r3, r0
 801675a:	74fb      	strb	r3, [r7, #19]
 801675c:	e001      	b.n	8016762 <tcp_input+0x5d6>
 801675e:	2300      	movs	r3, #0
 8016760:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016762:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016766:	f113 0f0d 	cmn.w	r3, #13
 801676a:	f000 8098 	beq.w	801689e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801676e:	4b54      	ldr	r3, [pc, #336]	@ (80168c0 <tcp_input+0x734>)
 8016770:	2200      	movs	r2, #0
 8016772:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016774:	69f8      	ldr	r0, [r7, #28]
 8016776:	f000 f915 	bl	80169a4 <tcp_input_delayed_close>
 801677a:	4603      	mov	r3, r0
 801677c:	2b00      	cmp	r3, #0
 801677e:	f040 8090 	bne.w	80168a2 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016782:	4b4d      	ldr	r3, [pc, #308]	@ (80168b8 <tcp_input+0x72c>)
 8016784:	681b      	ldr	r3, [r3, #0]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d041      	beq.n	801680e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801678a:	69fb      	ldr	r3, [r7, #28]
 801678c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801678e:	2b00      	cmp	r3, #0
 8016790:	d006      	beq.n	80167a0 <tcp_input+0x614>
 8016792:	4b50      	ldr	r3, [pc, #320]	@ (80168d4 <tcp_input+0x748>)
 8016794:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8016798:	494f      	ldr	r1, [pc, #316]	@ (80168d8 <tcp_input+0x74c>)
 801679a:	4850      	ldr	r0, [pc, #320]	@ (80168dc <tcp_input+0x750>)
 801679c:	f008 fcee 	bl	801f17c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80167a0:	69fb      	ldr	r3, [r7, #28]
 80167a2:	8b5b      	ldrh	r3, [r3, #26]
 80167a4:	f003 0310 	and.w	r3, r3, #16
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d008      	beq.n	80167be <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80167ac:	4b42      	ldr	r3, [pc, #264]	@ (80168b8 <tcp_input+0x72c>)
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	4618      	mov	r0, r3
 80167b2:	f7fd f93f 	bl	8013a34 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80167b6:	69f8      	ldr	r0, [r7, #28]
 80167b8:	f7fe f8b8 	bl	801492c <tcp_abort>
            goto aborted;
 80167bc:	e091      	b.n	80168e2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80167be:	69fb      	ldr	r3, [r7, #28]
 80167c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d00c      	beq.n	80167e2 <tcp_input+0x656>
 80167c8:	69fb      	ldr	r3, [r7, #28]
 80167ca:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80167ce:	69fb      	ldr	r3, [r7, #28]
 80167d0:	6918      	ldr	r0, [r3, #16]
 80167d2:	4b39      	ldr	r3, [pc, #228]	@ (80168b8 <tcp_input+0x72c>)
 80167d4:	681a      	ldr	r2, [r3, #0]
 80167d6:	2300      	movs	r3, #0
 80167d8:	69f9      	ldr	r1, [r7, #28]
 80167da:	47a0      	blx	r4
 80167dc:	4603      	mov	r3, r0
 80167de:	74fb      	strb	r3, [r7, #19]
 80167e0:	e008      	b.n	80167f4 <tcp_input+0x668>
 80167e2:	4b35      	ldr	r3, [pc, #212]	@ (80168b8 <tcp_input+0x72c>)
 80167e4:	681a      	ldr	r2, [r3, #0]
 80167e6:	2300      	movs	r3, #0
 80167e8:	69f9      	ldr	r1, [r7, #28]
 80167ea:	2000      	movs	r0, #0
 80167ec:	f7ff f890 	bl	8015910 <tcp_recv_null>
 80167f0:	4603      	mov	r3, r0
 80167f2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80167f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167f8:	f113 0f0d 	cmn.w	r3, #13
 80167fc:	d053      	beq.n	80168a6 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80167fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016802:	2b00      	cmp	r3, #0
 8016804:	d003      	beq.n	801680e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016806:	4b2c      	ldr	r3, [pc, #176]	@ (80168b8 <tcp_input+0x72c>)
 8016808:	681a      	ldr	r2, [r3, #0]
 801680a:	69fb      	ldr	r3, [r7, #28]
 801680c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801680e:	4b2b      	ldr	r3, [pc, #172]	@ (80168bc <tcp_input+0x730>)
 8016810:	781b      	ldrb	r3, [r3, #0]
 8016812:	f003 0320 	and.w	r3, r3, #32
 8016816:	2b00      	cmp	r3, #0
 8016818:	d030      	beq.n	801687c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801681a:	69fb      	ldr	r3, [r7, #28]
 801681c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801681e:	2b00      	cmp	r3, #0
 8016820:	d009      	beq.n	8016836 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016822:	69fb      	ldr	r3, [r7, #28]
 8016824:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016826:	7b5a      	ldrb	r2, [r3, #13]
 8016828:	69fb      	ldr	r3, [r7, #28]
 801682a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801682c:	f042 0220 	orr.w	r2, r2, #32
 8016830:	b2d2      	uxtb	r2, r2
 8016832:	735a      	strb	r2, [r3, #13]
 8016834:	e022      	b.n	801687c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016836:	69fb      	ldr	r3, [r7, #28]
 8016838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801683a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801683e:	d005      	beq.n	801684c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8016840:	69fb      	ldr	r3, [r7, #28]
 8016842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016844:	3301      	adds	r3, #1
 8016846:	b29a      	uxth	r2, r3
 8016848:	69fb      	ldr	r3, [r7, #28]
 801684a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801684c:	69fb      	ldr	r3, [r7, #28]
 801684e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016852:	2b00      	cmp	r3, #0
 8016854:	d00b      	beq.n	801686e <tcp_input+0x6e2>
 8016856:	69fb      	ldr	r3, [r7, #28]
 8016858:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801685c:	69fb      	ldr	r3, [r7, #28]
 801685e:	6918      	ldr	r0, [r3, #16]
 8016860:	2300      	movs	r3, #0
 8016862:	2200      	movs	r2, #0
 8016864:	69f9      	ldr	r1, [r7, #28]
 8016866:	47a0      	blx	r4
 8016868:	4603      	mov	r3, r0
 801686a:	74fb      	strb	r3, [r7, #19]
 801686c:	e001      	b.n	8016872 <tcp_input+0x6e6>
 801686e:	2300      	movs	r3, #0
 8016870:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016872:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016876:	f113 0f0d 	cmn.w	r3, #13
 801687a:	d016      	beq.n	80168aa <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801687c:	4b13      	ldr	r3, [pc, #76]	@ (80168cc <tcp_input+0x740>)
 801687e:	2200      	movs	r2, #0
 8016880:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016882:	69f8      	ldr	r0, [r7, #28]
 8016884:	f000 f88e 	bl	80169a4 <tcp_input_delayed_close>
 8016888:	4603      	mov	r3, r0
 801688a:	2b00      	cmp	r3, #0
 801688c:	d128      	bne.n	80168e0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801688e:	69f8      	ldr	r0, [r7, #28]
 8016890:	f002 ff1a 	bl	80196c8 <tcp_output>
 8016894:	e025      	b.n	80168e2 <tcp_input+0x756>
        goto aborted;
 8016896:	bf00      	nop
 8016898:	e023      	b.n	80168e2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801689a:	bf00      	nop
 801689c:	e021      	b.n	80168e2 <tcp_input+0x756>
              goto aborted;
 801689e:	bf00      	nop
 80168a0:	e01f      	b.n	80168e2 <tcp_input+0x756>
          goto aborted;
 80168a2:	bf00      	nop
 80168a4:	e01d      	b.n	80168e2 <tcp_input+0x756>
            goto aborted;
 80168a6:	bf00      	nop
 80168a8:	e01b      	b.n	80168e2 <tcp_input+0x756>
              goto aborted;
 80168aa:	bf00      	nop
 80168ac:	e019      	b.n	80168e2 <tcp_input+0x756>
 80168ae:	bf00      	nop
 80168b0:	20067d90 	.word	0x20067d90
 80168b4:	20067da0 	.word	0x20067da0
 80168b8:	20067dc0 	.word	0x20067dc0
 80168bc:	20067dbd 	.word	0x20067dbd
 80168c0:	20067db8 	.word	0x20067db8
 80168c4:	20067dbc 	.word	0x20067dbc
 80168c8:	20067dba 	.word	0x20067dba
 80168cc:	20067dc4 	.word	0x20067dc4
 80168d0:	20067d84 	.word	0x20067d84
 80168d4:	08025d38 	.word	0x08025d38
 80168d8:	08025eec 	.word	0x08025eec
 80168dc:	08025d84 	.word	0x08025d84
          goto aborted;
 80168e0:	bf00      	nop
    tcp_input_pcb = NULL;
 80168e2:	4b27      	ldr	r3, [pc, #156]	@ (8016980 <tcp_input+0x7f4>)
 80168e4:	2200      	movs	r2, #0
 80168e6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80168e8:	4b26      	ldr	r3, [pc, #152]	@ (8016984 <tcp_input+0x7f8>)
 80168ea:	2200      	movs	r2, #0
 80168ec:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80168ee:	4b26      	ldr	r3, [pc, #152]	@ (8016988 <tcp_input+0x7fc>)
 80168f0:	685b      	ldr	r3, [r3, #4]
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	d03f      	beq.n	8016976 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80168f6:	4b24      	ldr	r3, [pc, #144]	@ (8016988 <tcp_input+0x7fc>)
 80168f8:	685b      	ldr	r3, [r3, #4]
 80168fa:	4618      	mov	r0, r3
 80168fc:	f7fd f89a 	bl	8013a34 <pbuf_free>
      inseg.p = NULL;
 8016900:	4b21      	ldr	r3, [pc, #132]	@ (8016988 <tcp_input+0x7fc>)
 8016902:	2200      	movs	r2, #0
 8016904:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016906:	e036      	b.n	8016976 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016908:	4b20      	ldr	r3, [pc, #128]	@ (801698c <tcp_input+0x800>)
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	899b      	ldrh	r3, [r3, #12]
 801690e:	b29b      	uxth	r3, r3
 8016910:	4618      	mov	r0, r3
 8016912:	f7fa fcb5 	bl	8011280 <lwip_htons>
 8016916:	4603      	mov	r3, r0
 8016918:	b2db      	uxtb	r3, r3
 801691a:	f003 0304 	and.w	r3, r3, #4
 801691e:	2b00      	cmp	r3, #0
 8016920:	d118      	bne.n	8016954 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016922:	4b1b      	ldr	r3, [pc, #108]	@ (8016990 <tcp_input+0x804>)
 8016924:	6819      	ldr	r1, [r3, #0]
 8016926:	4b1b      	ldr	r3, [pc, #108]	@ (8016994 <tcp_input+0x808>)
 8016928:	881b      	ldrh	r3, [r3, #0]
 801692a:	461a      	mov	r2, r3
 801692c:	4b1a      	ldr	r3, [pc, #104]	@ (8016998 <tcp_input+0x80c>)
 801692e:	681b      	ldr	r3, [r3, #0]
 8016930:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016932:	4b16      	ldr	r3, [pc, #88]	@ (801698c <tcp_input+0x800>)
 8016934:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016936:	885b      	ldrh	r3, [r3, #2]
 8016938:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801693a:	4a14      	ldr	r2, [pc, #80]	@ (801698c <tcp_input+0x800>)
 801693c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801693e:	8812      	ldrh	r2, [r2, #0]
 8016940:	b292      	uxth	r2, r2
 8016942:	9202      	str	r2, [sp, #8]
 8016944:	9301      	str	r3, [sp, #4]
 8016946:	4b15      	ldr	r3, [pc, #84]	@ (801699c <tcp_input+0x810>)
 8016948:	9300      	str	r3, [sp, #0]
 801694a:	4b15      	ldr	r3, [pc, #84]	@ (80169a0 <tcp_input+0x814>)
 801694c:	4602      	mov	r2, r0
 801694e:	2000      	movs	r0, #0
 8016950:	f003 fc6e 	bl	801a230 <tcp_rst>
    pbuf_free(p);
 8016954:	6878      	ldr	r0, [r7, #4]
 8016956:	f7fd f86d 	bl	8013a34 <pbuf_free>
  return;
 801695a:	e00c      	b.n	8016976 <tcp_input+0x7ea>
    goto dropped;
 801695c:	bf00      	nop
 801695e:	e006      	b.n	801696e <tcp_input+0x7e2>
    goto dropped;
 8016960:	bf00      	nop
 8016962:	e004      	b.n	801696e <tcp_input+0x7e2>
    goto dropped;
 8016964:	bf00      	nop
 8016966:	e002      	b.n	801696e <tcp_input+0x7e2>
      goto dropped;
 8016968:	bf00      	nop
 801696a:	e000      	b.n	801696e <tcp_input+0x7e2>
      goto dropped;
 801696c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801696e:	6878      	ldr	r0, [r7, #4]
 8016970:	f7fd f860 	bl	8013a34 <pbuf_free>
 8016974:	e000      	b.n	8016978 <tcp_input+0x7ec>
  return;
 8016976:	bf00      	nop
}
 8016978:	3724      	adds	r7, #36	@ 0x24
 801697a:	46bd      	mov	sp, r7
 801697c:	bd90      	pop	{r4, r7, pc}
 801697e:	bf00      	nop
 8016980:	20067dc4 	.word	0x20067dc4
 8016984:	20067dc0 	.word	0x20067dc0
 8016988:	20067d90 	.word	0x20067d90
 801698c:	20067da0 	.word	0x20067da0
 8016990:	20067db4 	.word	0x20067db4
 8016994:	20067dba 	.word	0x20067dba
 8016998:	20067db0 	.word	0x20067db0
 801699c:	20064b2c 	.word	0x20064b2c
 80169a0:	20064b30 	.word	0x20064b30

080169a4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b082      	sub	sp, #8
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d106      	bne.n	80169c0 <tcp_input_delayed_close+0x1c>
 80169b2:	4b17      	ldr	r3, [pc, #92]	@ (8016a10 <tcp_input_delayed_close+0x6c>)
 80169b4:	f240 225a 	movw	r2, #602	@ 0x25a
 80169b8:	4916      	ldr	r1, [pc, #88]	@ (8016a14 <tcp_input_delayed_close+0x70>)
 80169ba:	4817      	ldr	r0, [pc, #92]	@ (8016a18 <tcp_input_delayed_close+0x74>)
 80169bc:	f008 fbde 	bl	801f17c <iprintf>

  if (recv_flags & TF_CLOSED) {
 80169c0:	4b16      	ldr	r3, [pc, #88]	@ (8016a1c <tcp_input_delayed_close+0x78>)
 80169c2:	781b      	ldrb	r3, [r3, #0]
 80169c4:	f003 0310 	and.w	r3, r3, #16
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	d01c      	beq.n	8016a06 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	8b5b      	ldrh	r3, [r3, #26]
 80169d0:	f003 0310 	and.w	r3, r3, #16
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d10d      	bne.n	80169f4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d008      	beq.n	80169f4 <tcp_input_delayed_close+0x50>
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80169e8:	687a      	ldr	r2, [r7, #4]
 80169ea:	6912      	ldr	r2, [r2, #16]
 80169ec:	f06f 010e 	mvn.w	r1, #14
 80169f0:	4610      	mov	r0, r2
 80169f2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80169f4:	6879      	ldr	r1, [r7, #4]
 80169f6:	480a      	ldr	r0, [pc, #40]	@ (8016a20 <tcp_input_delayed_close+0x7c>)
 80169f8:	f7ff fa50 	bl	8015e9c <tcp_pcb_remove>
    tcp_free(pcb);
 80169fc:	6878      	ldr	r0, [r7, #4]
 80169fe:	f7fd fc51 	bl	80142a4 <tcp_free>
    return 1;
 8016a02:	2301      	movs	r3, #1
 8016a04:	e000      	b.n	8016a08 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016a06:	2300      	movs	r3, #0
}
 8016a08:	4618      	mov	r0, r3
 8016a0a:	3708      	adds	r7, #8
 8016a0c:	46bd      	mov	sp, r7
 8016a0e:	bd80      	pop	{r7, pc}
 8016a10:	08025d38 	.word	0x08025d38
 8016a14:	08025f08 	.word	0x08025f08
 8016a18:	08025d84 	.word	0x08025d84
 8016a1c:	20067dbd 	.word	0x20067dbd
 8016a20:	20067d84 	.word	0x20067d84

08016a24 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016a24:	b590      	push	{r4, r7, lr}
 8016a26:	b08b      	sub	sp, #44	@ 0x2c
 8016a28:	af04      	add	r7, sp, #16
 8016a2a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016a2c:	4b6f      	ldr	r3, [pc, #444]	@ (8016bec <tcp_listen_input+0x1c8>)
 8016a2e:	781b      	ldrb	r3, [r3, #0]
 8016a30:	f003 0304 	and.w	r3, r3, #4
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	f040 80d2 	bne.w	8016bde <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	2b00      	cmp	r3, #0
 8016a3e:	d106      	bne.n	8016a4e <tcp_listen_input+0x2a>
 8016a40:	4b6b      	ldr	r3, [pc, #428]	@ (8016bf0 <tcp_listen_input+0x1cc>)
 8016a42:	f240 2281 	movw	r2, #641	@ 0x281
 8016a46:	496b      	ldr	r1, [pc, #428]	@ (8016bf4 <tcp_listen_input+0x1d0>)
 8016a48:	486b      	ldr	r0, [pc, #428]	@ (8016bf8 <tcp_listen_input+0x1d4>)
 8016a4a:	f008 fb97 	bl	801f17c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016a4e:	4b67      	ldr	r3, [pc, #412]	@ (8016bec <tcp_listen_input+0x1c8>)
 8016a50:	781b      	ldrb	r3, [r3, #0]
 8016a52:	f003 0310 	and.w	r3, r3, #16
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d019      	beq.n	8016a8e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a5a:	4b68      	ldr	r3, [pc, #416]	@ (8016bfc <tcp_listen_input+0x1d8>)
 8016a5c:	6819      	ldr	r1, [r3, #0]
 8016a5e:	4b68      	ldr	r3, [pc, #416]	@ (8016c00 <tcp_listen_input+0x1dc>)
 8016a60:	881b      	ldrh	r3, [r3, #0]
 8016a62:	461a      	mov	r2, r3
 8016a64:	4b67      	ldr	r3, [pc, #412]	@ (8016c04 <tcp_listen_input+0x1e0>)
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a6a:	4b67      	ldr	r3, [pc, #412]	@ (8016c08 <tcp_listen_input+0x1e4>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a6e:	885b      	ldrh	r3, [r3, #2]
 8016a70:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a72:	4a65      	ldr	r2, [pc, #404]	@ (8016c08 <tcp_listen_input+0x1e4>)
 8016a74:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a76:	8812      	ldrh	r2, [r2, #0]
 8016a78:	b292      	uxth	r2, r2
 8016a7a:	9202      	str	r2, [sp, #8]
 8016a7c:	9301      	str	r3, [sp, #4]
 8016a7e:	4b63      	ldr	r3, [pc, #396]	@ (8016c0c <tcp_listen_input+0x1e8>)
 8016a80:	9300      	str	r3, [sp, #0]
 8016a82:	4b63      	ldr	r3, [pc, #396]	@ (8016c10 <tcp_listen_input+0x1ec>)
 8016a84:	4602      	mov	r2, r0
 8016a86:	6878      	ldr	r0, [r7, #4]
 8016a88:	f003 fbd2 	bl	801a230 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016a8c:	e0a9      	b.n	8016be2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016a8e:	4b57      	ldr	r3, [pc, #348]	@ (8016bec <tcp_listen_input+0x1c8>)
 8016a90:	781b      	ldrb	r3, [r3, #0]
 8016a92:	f003 0302 	and.w	r3, r3, #2
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	f000 80a3 	beq.w	8016be2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	7d5b      	ldrb	r3, [r3, #21]
 8016aa0:	4618      	mov	r0, r3
 8016aa2:	f7ff f859 	bl	8015b58 <tcp_alloc>
 8016aa6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016aa8:	697b      	ldr	r3, [r7, #20]
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d111      	bne.n	8016ad2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	699b      	ldr	r3, [r3, #24]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d00a      	beq.n	8016acc <tcp_listen_input+0xa8>
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	699b      	ldr	r3, [r3, #24]
 8016aba:	687a      	ldr	r2, [r7, #4]
 8016abc:	6910      	ldr	r0, [r2, #16]
 8016abe:	f04f 32ff 	mov.w	r2, #4294967295
 8016ac2:	2100      	movs	r1, #0
 8016ac4:	4798      	blx	r3
 8016ac6:	4603      	mov	r3, r0
 8016ac8:	73bb      	strb	r3, [r7, #14]
      return;
 8016aca:	e08b      	b.n	8016be4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016acc:	23f0      	movs	r3, #240	@ 0xf0
 8016ace:	73bb      	strb	r3, [r7, #14]
      return;
 8016ad0:	e088      	b.n	8016be4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016ad2:	4b50      	ldr	r3, [pc, #320]	@ (8016c14 <tcp_listen_input+0x1f0>)
 8016ad4:	695a      	ldr	r2, [r3, #20]
 8016ad6:	697b      	ldr	r3, [r7, #20]
 8016ad8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016ada:	4b4e      	ldr	r3, [pc, #312]	@ (8016c14 <tcp_listen_input+0x1f0>)
 8016adc:	691a      	ldr	r2, [r3, #16]
 8016ade:	697b      	ldr	r3, [r7, #20]
 8016ae0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016ae2:	687b      	ldr	r3, [r7, #4]
 8016ae4:	8ada      	ldrh	r2, [r3, #22]
 8016ae6:	697b      	ldr	r3, [r7, #20]
 8016ae8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016aea:	4b47      	ldr	r3, [pc, #284]	@ (8016c08 <tcp_listen_input+0x1e4>)
 8016aec:	681b      	ldr	r3, [r3, #0]
 8016aee:	881b      	ldrh	r3, [r3, #0]
 8016af0:	b29a      	uxth	r2, r3
 8016af2:	697b      	ldr	r3, [r7, #20]
 8016af4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016af6:	697b      	ldr	r3, [r7, #20]
 8016af8:	2203      	movs	r2, #3
 8016afa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016afc:	4b41      	ldr	r3, [pc, #260]	@ (8016c04 <tcp_listen_input+0x1e0>)
 8016afe:	681b      	ldr	r3, [r3, #0]
 8016b00:	1c5a      	adds	r2, r3, #1
 8016b02:	697b      	ldr	r3, [r7, #20]
 8016b04:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016b06:	697b      	ldr	r3, [r7, #20]
 8016b08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016b0a:	697b      	ldr	r3, [r7, #20]
 8016b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8016b0e:	6978      	ldr	r0, [r7, #20]
 8016b10:	f7ff fa58 	bl	8015fc4 <tcp_next_iss>
 8016b14:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016b16:	697b      	ldr	r3, [r7, #20]
 8016b18:	693a      	ldr	r2, [r7, #16]
 8016b1a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016b1c:	697b      	ldr	r3, [r7, #20]
 8016b1e:	693a      	ldr	r2, [r7, #16]
 8016b20:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016b22:	697b      	ldr	r3, [r7, #20]
 8016b24:	693a      	ldr	r2, [r7, #16]
 8016b26:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016b28:	697b      	ldr	r3, [r7, #20]
 8016b2a:	693a      	ldr	r2, [r7, #16]
 8016b2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016b2e:	4b35      	ldr	r3, [pc, #212]	@ (8016c04 <tcp_listen_input+0x1e0>)
 8016b30:	681b      	ldr	r3, [r3, #0]
 8016b32:	1e5a      	subs	r2, r3, #1
 8016b34:	697b      	ldr	r3, [r7, #20]
 8016b36:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	691a      	ldr	r2, [r3, #16]
 8016b3c:	697b      	ldr	r3, [r7, #20]
 8016b3e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016b40:	697b      	ldr	r3, [r7, #20]
 8016b42:	687a      	ldr	r2, [r7, #4]
 8016b44:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	7a5b      	ldrb	r3, [r3, #9]
 8016b4a:	f003 030c 	and.w	r3, r3, #12
 8016b4e:	b2da      	uxtb	r2, r3
 8016b50:	697b      	ldr	r3, [r7, #20]
 8016b52:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	7a1a      	ldrb	r2, [r3, #8]
 8016b58:	697b      	ldr	r3, [r7, #20]
 8016b5a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8016c18 <tcp_listen_input+0x1f4>)
 8016b5e:	681a      	ldr	r2, [r3, #0]
 8016b60:	697b      	ldr	r3, [r7, #20]
 8016b62:	60da      	str	r2, [r3, #12]
 8016b64:	4a2c      	ldr	r2, [pc, #176]	@ (8016c18 <tcp_listen_input+0x1f4>)
 8016b66:	697b      	ldr	r3, [r7, #20]
 8016b68:	6013      	str	r3, [r2, #0]
 8016b6a:	f003 fd23 	bl	801a5b4 <tcp_timer_needed>
 8016b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8016c1c <tcp_listen_input+0x1f8>)
 8016b70:	2201      	movs	r2, #1
 8016b72:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016b74:	6978      	ldr	r0, [r7, #20]
 8016b76:	f001 fd8b 	bl	8018690 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016b7a:	4b23      	ldr	r3, [pc, #140]	@ (8016c08 <tcp_listen_input+0x1e4>)
 8016b7c:	681b      	ldr	r3, [r3, #0]
 8016b7e:	89db      	ldrh	r3, [r3, #14]
 8016b80:	b29a      	uxth	r2, r3
 8016b82:	697b      	ldr	r3, [r7, #20]
 8016b84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016b88:	697b      	ldr	r3, [r7, #20]
 8016b8a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016b8e:	697b      	ldr	r3, [r7, #20]
 8016b90:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016b94:	697b      	ldr	r3, [r7, #20]
 8016b96:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016b98:	697b      	ldr	r3, [r7, #20]
 8016b9a:	3304      	adds	r3, #4
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	f005 fceb 	bl	801c578 <ip4_route>
 8016ba2:	4601      	mov	r1, r0
 8016ba4:	697b      	ldr	r3, [r7, #20]
 8016ba6:	3304      	adds	r3, #4
 8016ba8:	461a      	mov	r2, r3
 8016baa:	4620      	mov	r0, r4
 8016bac:	f7ff fa30 	bl	8016010 <tcp_eff_send_mss_netif>
 8016bb0:	4603      	mov	r3, r0
 8016bb2:	461a      	mov	r2, r3
 8016bb4:	697b      	ldr	r3, [r7, #20]
 8016bb6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016bb8:	2112      	movs	r1, #18
 8016bba:	6978      	ldr	r0, [r7, #20]
 8016bbc:	f002 fc96 	bl	80194ec <tcp_enqueue_flags>
 8016bc0:	4603      	mov	r3, r0
 8016bc2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d004      	beq.n	8016bd6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016bcc:	2100      	movs	r1, #0
 8016bce:	6978      	ldr	r0, [r7, #20]
 8016bd0:	f7fd fdee 	bl	80147b0 <tcp_abandon>
      return;
 8016bd4:	e006      	b.n	8016be4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016bd6:	6978      	ldr	r0, [r7, #20]
 8016bd8:	f002 fd76 	bl	80196c8 <tcp_output>
  return;
 8016bdc:	e001      	b.n	8016be2 <tcp_listen_input+0x1be>
    return;
 8016bde:	bf00      	nop
 8016be0:	e000      	b.n	8016be4 <tcp_listen_input+0x1c0>
  return;
 8016be2:	bf00      	nop
}
 8016be4:	371c      	adds	r7, #28
 8016be6:	46bd      	mov	sp, r7
 8016be8:	bd90      	pop	{r4, r7, pc}
 8016bea:	bf00      	nop
 8016bec:	20067dbc 	.word	0x20067dbc
 8016bf0:	08025d38 	.word	0x08025d38
 8016bf4:	08025f30 	.word	0x08025f30
 8016bf8:	08025d84 	.word	0x08025d84
 8016bfc:	20067db4 	.word	0x20067db4
 8016c00:	20067dba 	.word	0x20067dba
 8016c04:	20067db0 	.word	0x20067db0
 8016c08:	20067da0 	.word	0x20067da0
 8016c0c:	20064b2c 	.word	0x20064b2c
 8016c10:	20064b30 	.word	0x20064b30
 8016c14:	20064b1c 	.word	0x20064b1c
 8016c18:	20067d84 	.word	0x20067d84
 8016c1c:	20067d8c 	.word	0x20067d8c

08016c20 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016c20:	b580      	push	{r7, lr}
 8016c22:	b086      	sub	sp, #24
 8016c24:	af04      	add	r7, sp, #16
 8016c26:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016c28:	4b2f      	ldr	r3, [pc, #188]	@ (8016ce8 <tcp_timewait_input+0xc8>)
 8016c2a:	781b      	ldrb	r3, [r3, #0]
 8016c2c:	f003 0304 	and.w	r3, r3, #4
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d153      	bne.n	8016cdc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d106      	bne.n	8016c48 <tcp_timewait_input+0x28>
 8016c3a:	4b2c      	ldr	r3, [pc, #176]	@ (8016cec <tcp_timewait_input+0xcc>)
 8016c3c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8016c40:	492b      	ldr	r1, [pc, #172]	@ (8016cf0 <tcp_timewait_input+0xd0>)
 8016c42:	482c      	ldr	r0, [pc, #176]	@ (8016cf4 <tcp_timewait_input+0xd4>)
 8016c44:	f008 fa9a 	bl	801f17c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016c48:	4b27      	ldr	r3, [pc, #156]	@ (8016ce8 <tcp_timewait_input+0xc8>)
 8016c4a:	781b      	ldrb	r3, [r3, #0]
 8016c4c:	f003 0302 	and.w	r3, r3, #2
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d02a      	beq.n	8016caa <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016c54:	4b28      	ldr	r3, [pc, #160]	@ (8016cf8 <tcp_timewait_input+0xd8>)
 8016c56:	681a      	ldr	r2, [r3, #0]
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016c5c:	1ad3      	subs	r3, r2, r3
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	db2d      	blt.n	8016cbe <tcp_timewait_input+0x9e>
 8016c62:	4b25      	ldr	r3, [pc, #148]	@ (8016cf8 <tcp_timewait_input+0xd8>)
 8016c64:	681a      	ldr	r2, [r3, #0]
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016c6a:	6879      	ldr	r1, [r7, #4]
 8016c6c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016c6e:	440b      	add	r3, r1
 8016c70:	1ad3      	subs	r3, r2, r3
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	dc23      	bgt.n	8016cbe <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c76:	4b21      	ldr	r3, [pc, #132]	@ (8016cfc <tcp_timewait_input+0xdc>)
 8016c78:	6819      	ldr	r1, [r3, #0]
 8016c7a:	4b21      	ldr	r3, [pc, #132]	@ (8016d00 <tcp_timewait_input+0xe0>)
 8016c7c:	881b      	ldrh	r3, [r3, #0]
 8016c7e:	461a      	mov	r2, r3
 8016c80:	4b1d      	ldr	r3, [pc, #116]	@ (8016cf8 <tcp_timewait_input+0xd8>)
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c86:	4b1f      	ldr	r3, [pc, #124]	@ (8016d04 <tcp_timewait_input+0xe4>)
 8016c88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c8a:	885b      	ldrh	r3, [r3, #2]
 8016c8c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8016d04 <tcp_timewait_input+0xe4>)
 8016c90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c92:	8812      	ldrh	r2, [r2, #0]
 8016c94:	b292      	uxth	r2, r2
 8016c96:	9202      	str	r2, [sp, #8]
 8016c98:	9301      	str	r3, [sp, #4]
 8016c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8016d08 <tcp_timewait_input+0xe8>)
 8016c9c:	9300      	str	r3, [sp, #0]
 8016c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8016d0c <tcp_timewait_input+0xec>)
 8016ca0:	4602      	mov	r2, r0
 8016ca2:	6878      	ldr	r0, [r7, #4]
 8016ca4:	f003 fac4 	bl	801a230 <tcp_rst>
      return;
 8016ca8:	e01b      	b.n	8016ce2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016caa:	4b0f      	ldr	r3, [pc, #60]	@ (8016ce8 <tcp_timewait_input+0xc8>)
 8016cac:	781b      	ldrb	r3, [r3, #0]
 8016cae:	f003 0301 	and.w	r3, r3, #1
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	d003      	beq.n	8016cbe <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016cb6:	4b16      	ldr	r3, [pc, #88]	@ (8016d10 <tcp_timewait_input+0xf0>)
 8016cb8:	681a      	ldr	r2, [r3, #0]
 8016cba:	687b      	ldr	r3, [r7, #4]
 8016cbc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8016cbe:	4b10      	ldr	r3, [pc, #64]	@ (8016d00 <tcp_timewait_input+0xe0>)
 8016cc0:	881b      	ldrh	r3, [r3, #0]
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d00c      	beq.n	8016ce0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	8b5b      	ldrh	r3, [r3, #26]
 8016cca:	f043 0302 	orr.w	r3, r3, #2
 8016cce:	b29a      	uxth	r2, r3
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016cd4:	6878      	ldr	r0, [r7, #4]
 8016cd6:	f002 fcf7 	bl	80196c8 <tcp_output>
  }
  return;
 8016cda:	e001      	b.n	8016ce0 <tcp_timewait_input+0xc0>
    return;
 8016cdc:	bf00      	nop
 8016cde:	e000      	b.n	8016ce2 <tcp_timewait_input+0xc2>
  return;
 8016ce0:	bf00      	nop
}
 8016ce2:	3708      	adds	r7, #8
 8016ce4:	46bd      	mov	sp, r7
 8016ce6:	bd80      	pop	{r7, pc}
 8016ce8:	20067dbc 	.word	0x20067dbc
 8016cec:	08025d38 	.word	0x08025d38
 8016cf0:	08025f50 	.word	0x08025f50
 8016cf4:	08025d84 	.word	0x08025d84
 8016cf8:	20067db0 	.word	0x20067db0
 8016cfc:	20067db4 	.word	0x20067db4
 8016d00:	20067dba 	.word	0x20067dba
 8016d04:	20067da0 	.word	0x20067da0
 8016d08:	20064b2c 	.word	0x20064b2c
 8016d0c:	20064b30 	.word	0x20064b30
 8016d10:	20067d78 	.word	0x20067d78

08016d14 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8016d14:	b590      	push	{r4, r7, lr}
 8016d16:	b08d      	sub	sp, #52	@ 0x34
 8016d18:	af04      	add	r7, sp, #16
 8016d1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8016d20:	2300      	movs	r3, #0
 8016d22:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d106      	bne.n	8016d38 <tcp_process+0x24>
 8016d2a:	4b9d      	ldr	r3, [pc, #628]	@ (8016fa0 <tcp_process+0x28c>)
 8016d2c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8016d30:	499c      	ldr	r1, [pc, #624]	@ (8016fa4 <tcp_process+0x290>)
 8016d32:	489d      	ldr	r0, [pc, #628]	@ (8016fa8 <tcp_process+0x294>)
 8016d34:	f008 fa22 	bl	801f17c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8016d38:	4b9c      	ldr	r3, [pc, #624]	@ (8016fac <tcp_process+0x298>)
 8016d3a:	781b      	ldrb	r3, [r3, #0]
 8016d3c:	f003 0304 	and.w	r3, r3, #4
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d04e      	beq.n	8016de2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	7d1b      	ldrb	r3, [r3, #20]
 8016d48:	2b02      	cmp	r3, #2
 8016d4a:	d108      	bne.n	8016d5e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016d50:	4b97      	ldr	r3, [pc, #604]	@ (8016fb0 <tcp_process+0x29c>)
 8016d52:	681b      	ldr	r3, [r3, #0]
 8016d54:	429a      	cmp	r2, r3
 8016d56:	d123      	bne.n	8016da0 <tcp_process+0x8c>
        acceptable = 1;
 8016d58:	2301      	movs	r3, #1
 8016d5a:	76fb      	strb	r3, [r7, #27]
 8016d5c:	e020      	b.n	8016da0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016d62:	4b94      	ldr	r3, [pc, #592]	@ (8016fb4 <tcp_process+0x2a0>)
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	429a      	cmp	r2, r3
 8016d68:	d102      	bne.n	8016d70 <tcp_process+0x5c>
        acceptable = 1;
 8016d6a:	2301      	movs	r3, #1
 8016d6c:	76fb      	strb	r3, [r7, #27]
 8016d6e:	e017      	b.n	8016da0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016d70:	4b90      	ldr	r3, [pc, #576]	@ (8016fb4 <tcp_process+0x2a0>)
 8016d72:	681a      	ldr	r2, [r3, #0]
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d78:	1ad3      	subs	r3, r2, r3
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	db10      	blt.n	8016da0 <tcp_process+0x8c>
 8016d7e:	4b8d      	ldr	r3, [pc, #564]	@ (8016fb4 <tcp_process+0x2a0>)
 8016d80:	681a      	ldr	r2, [r3, #0]
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d86:	6879      	ldr	r1, [r7, #4]
 8016d88:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016d8a:	440b      	add	r3, r1
 8016d8c:	1ad3      	subs	r3, r2, r3
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	dc06      	bgt.n	8016da0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	8b5b      	ldrh	r3, [r3, #26]
 8016d96:	f043 0302 	orr.w	r3, r3, #2
 8016d9a:	b29a      	uxth	r2, r3
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016da0:	7efb      	ldrb	r3, [r7, #27]
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d01b      	beq.n	8016dde <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	7d1b      	ldrb	r3, [r3, #20]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d106      	bne.n	8016dbc <tcp_process+0xa8>
 8016dae:	4b7c      	ldr	r3, [pc, #496]	@ (8016fa0 <tcp_process+0x28c>)
 8016db0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8016db4:	4980      	ldr	r1, [pc, #512]	@ (8016fb8 <tcp_process+0x2a4>)
 8016db6:	487c      	ldr	r0, [pc, #496]	@ (8016fa8 <tcp_process+0x294>)
 8016db8:	f008 f9e0 	bl	801f17c <iprintf>
      recv_flags |= TF_RESET;
 8016dbc:	4b7f      	ldr	r3, [pc, #508]	@ (8016fbc <tcp_process+0x2a8>)
 8016dbe:	781b      	ldrb	r3, [r3, #0]
 8016dc0:	f043 0308 	orr.w	r3, r3, #8
 8016dc4:	b2da      	uxtb	r2, r3
 8016dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8016fbc <tcp_process+0x2a8>)
 8016dc8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	8b5b      	ldrh	r3, [r3, #26]
 8016dce:	f023 0301 	bic.w	r3, r3, #1
 8016dd2:	b29a      	uxth	r2, r3
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016dd8:	f06f 030d 	mvn.w	r3, #13
 8016ddc:	e37a      	b.n	80174d4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8016dde:	2300      	movs	r3, #0
 8016de0:	e378      	b.n	80174d4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016de2:	4b72      	ldr	r3, [pc, #456]	@ (8016fac <tcp_process+0x298>)
 8016de4:	781b      	ldrb	r3, [r3, #0]
 8016de6:	f003 0302 	and.w	r3, r3, #2
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d010      	beq.n	8016e10 <tcp_process+0xfc>
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	7d1b      	ldrb	r3, [r3, #20]
 8016df2:	2b02      	cmp	r3, #2
 8016df4:	d00c      	beq.n	8016e10 <tcp_process+0xfc>
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	7d1b      	ldrb	r3, [r3, #20]
 8016dfa:	2b03      	cmp	r3, #3
 8016dfc:	d008      	beq.n	8016e10 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	8b5b      	ldrh	r3, [r3, #26]
 8016e02:	f043 0302 	orr.w	r3, r3, #2
 8016e06:	b29a      	uxth	r2, r3
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8016e0c:	2300      	movs	r3, #0
 8016e0e:	e361      	b.n	80174d4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	8b5b      	ldrh	r3, [r3, #26]
 8016e14:	f003 0310 	and.w	r3, r3, #16
 8016e18:	2b00      	cmp	r3, #0
 8016e1a:	d103      	bne.n	8016e24 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8016e1c:	4b68      	ldr	r3, [pc, #416]	@ (8016fc0 <tcp_process+0x2ac>)
 8016e1e:	681a      	ldr	r2, [r3, #0]
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	2200      	movs	r2, #0
 8016e28:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	2200      	movs	r2, #0
 8016e30:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8016e34:	6878      	ldr	r0, [r7, #4]
 8016e36:	f001 fc2b 	bl	8018690 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	7d1b      	ldrb	r3, [r3, #20]
 8016e3e:	3b02      	subs	r3, #2
 8016e40:	2b07      	cmp	r3, #7
 8016e42:	f200 8337 	bhi.w	80174b4 <tcp_process+0x7a0>
 8016e46:	a201      	add	r2, pc, #4	@ (adr r2, 8016e4c <tcp_process+0x138>)
 8016e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e4c:	08016e6d 	.word	0x08016e6d
 8016e50:	0801709d 	.word	0x0801709d
 8016e54:	08017215 	.word	0x08017215
 8016e58:	0801723f 	.word	0x0801723f
 8016e5c:	08017363 	.word	0x08017363
 8016e60:	08017215 	.word	0x08017215
 8016e64:	080173ef 	.word	0x080173ef
 8016e68:	0801747f 	.word	0x0801747f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8016e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8016fac <tcp_process+0x298>)
 8016e6e:	781b      	ldrb	r3, [r3, #0]
 8016e70:	f003 0310 	and.w	r3, r3, #16
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	f000 80e4 	beq.w	8017042 <tcp_process+0x32e>
 8016e7a:	4b4c      	ldr	r3, [pc, #304]	@ (8016fac <tcp_process+0x298>)
 8016e7c:	781b      	ldrb	r3, [r3, #0]
 8016e7e:	f003 0302 	and.w	r3, r3, #2
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	f000 80dd 	beq.w	8017042 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016e8c:	1c5a      	adds	r2, r3, #1
 8016e8e:	4b48      	ldr	r3, [pc, #288]	@ (8016fb0 <tcp_process+0x29c>)
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	429a      	cmp	r2, r3
 8016e94:	f040 80d5 	bne.w	8017042 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016e98:	4b46      	ldr	r3, [pc, #280]	@ (8016fb4 <tcp_process+0x2a0>)
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	1c5a      	adds	r2, r3, #1
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8016eaa:	4b41      	ldr	r3, [pc, #260]	@ (8016fb0 <tcp_process+0x29c>)
 8016eac:	681a      	ldr	r2, [r3, #0]
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016eb2:	4b44      	ldr	r3, [pc, #272]	@ (8016fc4 <tcp_process+0x2b0>)
 8016eb4:	681b      	ldr	r3, [r3, #0]
 8016eb6:	89db      	ldrh	r3, [r3, #14]
 8016eb8:	b29a      	uxth	r2, r3
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016ecc:	4b39      	ldr	r3, [pc, #228]	@ (8016fb4 <tcp_process+0x2a0>)
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	1e5a      	subs	r2, r3, #1
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	2204      	movs	r2, #4
 8016eda:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	3304      	adds	r3, #4
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f005 fb47 	bl	801c578 <ip4_route>
 8016eea:	4601      	mov	r1, r0
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	3304      	adds	r3, #4
 8016ef0:	461a      	mov	r2, r3
 8016ef2:	4620      	mov	r0, r4
 8016ef4:	f7ff f88c 	bl	8016010 <tcp_eff_send_mss_netif>
 8016ef8:	4603      	mov	r3, r0
 8016efa:	461a      	mov	r2, r3
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f04:	009a      	lsls	r2, r3, #2
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f0a:	005b      	lsls	r3, r3, #1
 8016f0c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8016f10:	428b      	cmp	r3, r1
 8016f12:	bf38      	it	cc
 8016f14:	460b      	movcc	r3, r1
 8016f16:	429a      	cmp	r2, r3
 8016f18:	d204      	bcs.n	8016f24 <tcp_process+0x210>
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f1e:	009b      	lsls	r3, r3, #2
 8016f20:	b29b      	uxth	r3, r3
 8016f22:	e00d      	b.n	8016f40 <tcp_process+0x22c>
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f28:	005b      	lsls	r3, r3, #1
 8016f2a:	f241 121c 	movw	r2, #4380	@ 0x111c
 8016f2e:	4293      	cmp	r3, r2
 8016f30:	d904      	bls.n	8016f3c <tcp_process+0x228>
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f36:	005b      	lsls	r3, r3, #1
 8016f38:	b29b      	uxth	r3, r3
 8016f3a:	e001      	b.n	8016f40 <tcp_process+0x22c>
 8016f3c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8016f40:	687a      	ldr	r2, [r7, #4]
 8016f42:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	d106      	bne.n	8016f5e <tcp_process+0x24a>
 8016f50:	4b13      	ldr	r3, [pc, #76]	@ (8016fa0 <tcp_process+0x28c>)
 8016f52:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8016f56:	491c      	ldr	r1, [pc, #112]	@ (8016fc8 <tcp_process+0x2b4>)
 8016f58:	4813      	ldr	r0, [pc, #76]	@ (8016fa8 <tcp_process+0x294>)
 8016f5a:	f008 f90f 	bl	801f17c <iprintf>
        --pcb->snd_queuelen;
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016f64:	3b01      	subs	r3, #1
 8016f66:	b29a      	uxth	r2, r3
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016f72:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8016f74:	69fb      	ldr	r3, [r7, #28]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d12a      	bne.n	8016fd0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016f7e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8016f80:	69fb      	ldr	r3, [r7, #28]
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d106      	bne.n	8016f94 <tcp_process+0x280>
 8016f86:	4b06      	ldr	r3, [pc, #24]	@ (8016fa0 <tcp_process+0x28c>)
 8016f88:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8016f8c:	490f      	ldr	r1, [pc, #60]	@ (8016fcc <tcp_process+0x2b8>)
 8016f8e:	4806      	ldr	r0, [pc, #24]	@ (8016fa8 <tcp_process+0x294>)
 8016f90:	f008 f8f4 	bl	801f17c <iprintf>
          pcb->unsent = rseg->next;
 8016f94:	69fb      	ldr	r3, [r7, #28]
 8016f96:	681a      	ldr	r2, [r3, #0]
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016f9c:	e01c      	b.n	8016fd8 <tcp_process+0x2c4>
 8016f9e:	bf00      	nop
 8016fa0:	08025d38 	.word	0x08025d38
 8016fa4:	08025f70 	.word	0x08025f70
 8016fa8:	08025d84 	.word	0x08025d84
 8016fac:	20067dbc 	.word	0x20067dbc
 8016fb0:	20067db4 	.word	0x20067db4
 8016fb4:	20067db0 	.word	0x20067db0
 8016fb8:	08025f8c 	.word	0x08025f8c
 8016fbc:	20067dbd 	.word	0x20067dbd
 8016fc0:	20067d78 	.word	0x20067d78
 8016fc4:	20067da0 	.word	0x20067da0
 8016fc8:	08025fac 	.word	0x08025fac
 8016fcc:	08025fc4 	.word	0x08025fc4
        } else {
          pcb->unacked = rseg->next;
 8016fd0:	69fb      	ldr	r3, [r7, #28]
 8016fd2:	681a      	ldr	r2, [r3, #0]
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016fd8:	69f8      	ldr	r0, [r7, #28]
 8016fda:	f7fe fc54 	bl	8015886 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d104      	bne.n	8016ff0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016fec:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016fee:	e006      	b.n	8016ffe <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	2200      	movs	r2, #0
 8016ff4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	2200      	movs	r2, #0
 8016ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017004:	2b00      	cmp	r3, #0
 8017006:	d00a      	beq.n	801701e <tcp_process+0x30a>
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801700e:	687a      	ldr	r2, [r7, #4]
 8017010:	6910      	ldr	r0, [r2, #16]
 8017012:	2200      	movs	r2, #0
 8017014:	6879      	ldr	r1, [r7, #4]
 8017016:	4798      	blx	r3
 8017018:	4603      	mov	r3, r0
 801701a:	76bb      	strb	r3, [r7, #26]
 801701c:	e001      	b.n	8017022 <tcp_process+0x30e>
 801701e:	2300      	movs	r3, #0
 8017020:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8017022:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017026:	f113 0f0d 	cmn.w	r3, #13
 801702a:	d102      	bne.n	8017032 <tcp_process+0x31e>
          return ERR_ABRT;
 801702c:	f06f 030c 	mvn.w	r3, #12
 8017030:	e250      	b.n	80174d4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8017032:	687b      	ldr	r3, [r7, #4]
 8017034:	8b5b      	ldrh	r3, [r3, #26]
 8017036:	f043 0302 	orr.w	r3, r3, #2
 801703a:	b29a      	uxth	r2, r3
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8017040:	e23a      	b.n	80174b8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8017042:	4b98      	ldr	r3, [pc, #608]	@ (80172a4 <tcp_process+0x590>)
 8017044:	781b      	ldrb	r3, [r3, #0]
 8017046:	f003 0310 	and.w	r3, r3, #16
 801704a:	2b00      	cmp	r3, #0
 801704c:	f000 8234 	beq.w	80174b8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017050:	4b95      	ldr	r3, [pc, #596]	@ (80172a8 <tcp_process+0x594>)
 8017052:	6819      	ldr	r1, [r3, #0]
 8017054:	4b95      	ldr	r3, [pc, #596]	@ (80172ac <tcp_process+0x598>)
 8017056:	881b      	ldrh	r3, [r3, #0]
 8017058:	461a      	mov	r2, r3
 801705a:	4b95      	ldr	r3, [pc, #596]	@ (80172b0 <tcp_process+0x59c>)
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017060:	4b94      	ldr	r3, [pc, #592]	@ (80172b4 <tcp_process+0x5a0>)
 8017062:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017064:	885b      	ldrh	r3, [r3, #2]
 8017066:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017068:	4a92      	ldr	r2, [pc, #584]	@ (80172b4 <tcp_process+0x5a0>)
 801706a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801706c:	8812      	ldrh	r2, [r2, #0]
 801706e:	b292      	uxth	r2, r2
 8017070:	9202      	str	r2, [sp, #8]
 8017072:	9301      	str	r3, [sp, #4]
 8017074:	4b90      	ldr	r3, [pc, #576]	@ (80172b8 <tcp_process+0x5a4>)
 8017076:	9300      	str	r3, [sp, #0]
 8017078:	4b90      	ldr	r3, [pc, #576]	@ (80172bc <tcp_process+0x5a8>)
 801707a:	4602      	mov	r2, r0
 801707c:	6878      	ldr	r0, [r7, #4]
 801707e:	f003 f8d7 	bl	801a230 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017088:	2b05      	cmp	r3, #5
 801708a:	f200 8215 	bhi.w	80174b8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	2200      	movs	r2, #0
 8017092:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8017094:	6878      	ldr	r0, [r7, #4]
 8017096:	f002 fea3 	bl	8019de0 <tcp_rexmit_rto>
      break;
 801709a:	e20d      	b.n	80174b8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801709c:	4b81      	ldr	r3, [pc, #516]	@ (80172a4 <tcp_process+0x590>)
 801709e:	781b      	ldrb	r3, [r3, #0]
 80170a0:	f003 0310 	and.w	r3, r3, #16
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	f000 80a1 	beq.w	80171ec <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80170aa:	4b7f      	ldr	r3, [pc, #508]	@ (80172a8 <tcp_process+0x594>)
 80170ac:	681a      	ldr	r2, [r3, #0]
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80170b2:	1ad3      	subs	r3, r2, r3
 80170b4:	3b01      	subs	r3, #1
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	db7e      	blt.n	80171b8 <tcp_process+0x4a4>
 80170ba:	4b7b      	ldr	r3, [pc, #492]	@ (80172a8 <tcp_process+0x594>)
 80170bc:	681a      	ldr	r2, [r3, #0]
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80170c2:	1ad3      	subs	r3, r2, r3
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	dc77      	bgt.n	80171b8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	2204      	movs	r2, #4
 80170cc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80170ce:	687b      	ldr	r3, [r7, #4]
 80170d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d102      	bne.n	80170dc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80170d6:	23fa      	movs	r3, #250	@ 0xfa
 80170d8:	76bb      	strb	r3, [r7, #26]
 80170da:	e01d      	b.n	8017118 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170e0:	699b      	ldr	r3, [r3, #24]
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	d106      	bne.n	80170f4 <tcp_process+0x3e0>
 80170e6:	4b76      	ldr	r3, [pc, #472]	@ (80172c0 <tcp_process+0x5ac>)
 80170e8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80170ec:	4975      	ldr	r1, [pc, #468]	@ (80172c4 <tcp_process+0x5b0>)
 80170ee:	4876      	ldr	r0, [pc, #472]	@ (80172c8 <tcp_process+0x5b4>)
 80170f0:	f008 f844 	bl	801f17c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80170f4:	687b      	ldr	r3, [r7, #4]
 80170f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170f8:	699b      	ldr	r3, [r3, #24]
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d00a      	beq.n	8017114 <tcp_process+0x400>
 80170fe:	687b      	ldr	r3, [r7, #4]
 8017100:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017102:	699b      	ldr	r3, [r3, #24]
 8017104:	687a      	ldr	r2, [r7, #4]
 8017106:	6910      	ldr	r0, [r2, #16]
 8017108:	2200      	movs	r2, #0
 801710a:	6879      	ldr	r1, [r7, #4]
 801710c:	4798      	blx	r3
 801710e:	4603      	mov	r3, r0
 8017110:	76bb      	strb	r3, [r7, #26]
 8017112:	e001      	b.n	8017118 <tcp_process+0x404>
 8017114:	23f0      	movs	r3, #240	@ 0xf0
 8017116:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017118:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801711c:	2b00      	cmp	r3, #0
 801711e:	d00a      	beq.n	8017136 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8017120:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017124:	f113 0f0d 	cmn.w	r3, #13
 8017128:	d002      	beq.n	8017130 <tcp_process+0x41c>
              tcp_abort(pcb);
 801712a:	6878      	ldr	r0, [r7, #4]
 801712c:	f7fd fbfe 	bl	801492c <tcp_abort>
            }
            return ERR_ABRT;
 8017130:	f06f 030c 	mvn.w	r3, #12
 8017134:	e1ce      	b.n	80174d4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017136:	6878      	ldr	r0, [r7, #4]
 8017138:	f000 fae0 	bl	80176fc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801713c:	4b63      	ldr	r3, [pc, #396]	@ (80172cc <tcp_process+0x5b8>)
 801713e:	881b      	ldrh	r3, [r3, #0]
 8017140:	2b00      	cmp	r3, #0
 8017142:	d005      	beq.n	8017150 <tcp_process+0x43c>
            recv_acked--;
 8017144:	4b61      	ldr	r3, [pc, #388]	@ (80172cc <tcp_process+0x5b8>)
 8017146:	881b      	ldrh	r3, [r3, #0]
 8017148:	3b01      	subs	r3, #1
 801714a:	b29a      	uxth	r2, r3
 801714c:	4b5f      	ldr	r3, [pc, #380]	@ (80172cc <tcp_process+0x5b8>)
 801714e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017154:	009a      	lsls	r2, r3, #2
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801715a:	005b      	lsls	r3, r3, #1
 801715c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017160:	428b      	cmp	r3, r1
 8017162:	bf38      	it	cc
 8017164:	460b      	movcc	r3, r1
 8017166:	429a      	cmp	r2, r3
 8017168:	d204      	bcs.n	8017174 <tcp_process+0x460>
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801716e:	009b      	lsls	r3, r3, #2
 8017170:	b29b      	uxth	r3, r3
 8017172:	e00d      	b.n	8017190 <tcp_process+0x47c>
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017178:	005b      	lsls	r3, r3, #1
 801717a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801717e:	4293      	cmp	r3, r2
 8017180:	d904      	bls.n	801718c <tcp_process+0x478>
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017186:	005b      	lsls	r3, r3, #1
 8017188:	b29b      	uxth	r3, r3
 801718a:	e001      	b.n	8017190 <tcp_process+0x47c>
 801718c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017190:	687a      	ldr	r2, [r7, #4]
 8017192:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8017196:	4b4e      	ldr	r3, [pc, #312]	@ (80172d0 <tcp_process+0x5bc>)
 8017198:	781b      	ldrb	r3, [r3, #0]
 801719a:	f003 0320 	and.w	r3, r3, #32
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d037      	beq.n	8017212 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	8b5b      	ldrh	r3, [r3, #26]
 80171a6:	f043 0302 	orr.w	r3, r3, #2
 80171aa:	b29a      	uxth	r2, r3
 80171ac:	687b      	ldr	r3, [r7, #4]
 80171ae:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	2207      	movs	r2, #7
 80171b4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80171b6:	e02c      	b.n	8017212 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171b8:	4b3b      	ldr	r3, [pc, #236]	@ (80172a8 <tcp_process+0x594>)
 80171ba:	6819      	ldr	r1, [r3, #0]
 80171bc:	4b3b      	ldr	r3, [pc, #236]	@ (80172ac <tcp_process+0x598>)
 80171be:	881b      	ldrh	r3, [r3, #0]
 80171c0:	461a      	mov	r2, r3
 80171c2:	4b3b      	ldr	r3, [pc, #236]	@ (80172b0 <tcp_process+0x59c>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80171c8:	4b3a      	ldr	r3, [pc, #232]	@ (80172b4 <tcp_process+0x5a0>)
 80171ca:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171cc:	885b      	ldrh	r3, [r3, #2]
 80171ce:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80171d0:	4a38      	ldr	r2, [pc, #224]	@ (80172b4 <tcp_process+0x5a0>)
 80171d2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171d4:	8812      	ldrh	r2, [r2, #0]
 80171d6:	b292      	uxth	r2, r2
 80171d8:	9202      	str	r2, [sp, #8]
 80171da:	9301      	str	r3, [sp, #4]
 80171dc:	4b36      	ldr	r3, [pc, #216]	@ (80172b8 <tcp_process+0x5a4>)
 80171de:	9300      	str	r3, [sp, #0]
 80171e0:	4b36      	ldr	r3, [pc, #216]	@ (80172bc <tcp_process+0x5a8>)
 80171e2:	4602      	mov	r2, r0
 80171e4:	6878      	ldr	r0, [r7, #4]
 80171e6:	f003 f823 	bl	801a230 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80171ea:	e167      	b.n	80174bc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80171ec:	4b2d      	ldr	r3, [pc, #180]	@ (80172a4 <tcp_process+0x590>)
 80171ee:	781b      	ldrb	r3, [r3, #0]
 80171f0:	f003 0302 	and.w	r3, r3, #2
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	f000 8161 	beq.w	80174bc <tcp_process+0x7a8>
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171fe:	1e5a      	subs	r2, r3, #1
 8017200:	4b2b      	ldr	r3, [pc, #172]	@ (80172b0 <tcp_process+0x59c>)
 8017202:	681b      	ldr	r3, [r3, #0]
 8017204:	429a      	cmp	r2, r3
 8017206:	f040 8159 	bne.w	80174bc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801720a:	6878      	ldr	r0, [r7, #4]
 801720c:	f002 fe0a 	bl	8019e24 <tcp_rexmit>
      break;
 8017210:	e154      	b.n	80174bc <tcp_process+0x7a8>
 8017212:	e153      	b.n	80174bc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017214:	6878      	ldr	r0, [r7, #4]
 8017216:	f000 fa71 	bl	80176fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801721a:	4b2d      	ldr	r3, [pc, #180]	@ (80172d0 <tcp_process+0x5bc>)
 801721c:	781b      	ldrb	r3, [r3, #0]
 801721e:	f003 0320 	and.w	r3, r3, #32
 8017222:	2b00      	cmp	r3, #0
 8017224:	f000 814c 	beq.w	80174c0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017228:	687b      	ldr	r3, [r7, #4]
 801722a:	8b5b      	ldrh	r3, [r3, #26]
 801722c:	f043 0302 	orr.w	r3, r3, #2
 8017230:	b29a      	uxth	r2, r3
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017236:	687b      	ldr	r3, [r7, #4]
 8017238:	2207      	movs	r2, #7
 801723a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801723c:	e140      	b.n	80174c0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801723e:	6878      	ldr	r0, [r7, #4]
 8017240:	f000 fa5c 	bl	80176fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017244:	4b22      	ldr	r3, [pc, #136]	@ (80172d0 <tcp_process+0x5bc>)
 8017246:	781b      	ldrb	r3, [r3, #0]
 8017248:	f003 0320 	and.w	r3, r3, #32
 801724c:	2b00      	cmp	r3, #0
 801724e:	d071      	beq.n	8017334 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017250:	4b14      	ldr	r3, [pc, #80]	@ (80172a4 <tcp_process+0x590>)
 8017252:	781b      	ldrb	r3, [r3, #0]
 8017254:	f003 0310 	and.w	r3, r3, #16
 8017258:	2b00      	cmp	r3, #0
 801725a:	d060      	beq.n	801731e <tcp_process+0x60a>
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017260:	4b11      	ldr	r3, [pc, #68]	@ (80172a8 <tcp_process+0x594>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	429a      	cmp	r2, r3
 8017266:	d15a      	bne.n	801731e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801726c:	2b00      	cmp	r3, #0
 801726e:	d156      	bne.n	801731e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	8b5b      	ldrh	r3, [r3, #26]
 8017274:	f043 0302 	orr.w	r3, r3, #2
 8017278:	b29a      	uxth	r2, r3
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801727e:	6878      	ldr	r0, [r7, #4]
 8017280:	f7fe fdbc 	bl	8015dfc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017284:	4b13      	ldr	r3, [pc, #76]	@ (80172d4 <tcp_process+0x5c0>)
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	687a      	ldr	r2, [r7, #4]
 801728a:	429a      	cmp	r2, r3
 801728c:	d105      	bne.n	801729a <tcp_process+0x586>
 801728e:	4b11      	ldr	r3, [pc, #68]	@ (80172d4 <tcp_process+0x5c0>)
 8017290:	681b      	ldr	r3, [r3, #0]
 8017292:	68db      	ldr	r3, [r3, #12]
 8017294:	4a0f      	ldr	r2, [pc, #60]	@ (80172d4 <tcp_process+0x5c0>)
 8017296:	6013      	str	r3, [r2, #0]
 8017298:	e02e      	b.n	80172f8 <tcp_process+0x5e4>
 801729a:	4b0e      	ldr	r3, [pc, #56]	@ (80172d4 <tcp_process+0x5c0>)
 801729c:	681b      	ldr	r3, [r3, #0]
 801729e:	617b      	str	r3, [r7, #20]
 80172a0:	e027      	b.n	80172f2 <tcp_process+0x5de>
 80172a2:	bf00      	nop
 80172a4:	20067dbc 	.word	0x20067dbc
 80172a8:	20067db4 	.word	0x20067db4
 80172ac:	20067dba 	.word	0x20067dba
 80172b0:	20067db0 	.word	0x20067db0
 80172b4:	20067da0 	.word	0x20067da0
 80172b8:	20064b2c 	.word	0x20064b2c
 80172bc:	20064b30 	.word	0x20064b30
 80172c0:	08025d38 	.word	0x08025d38
 80172c4:	08025fd8 	.word	0x08025fd8
 80172c8:	08025d84 	.word	0x08025d84
 80172cc:	20067db8 	.word	0x20067db8
 80172d0:	20067dbd 	.word	0x20067dbd
 80172d4:	20067d84 	.word	0x20067d84
 80172d8:	697b      	ldr	r3, [r7, #20]
 80172da:	68db      	ldr	r3, [r3, #12]
 80172dc:	687a      	ldr	r2, [r7, #4]
 80172de:	429a      	cmp	r2, r3
 80172e0:	d104      	bne.n	80172ec <tcp_process+0x5d8>
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	68da      	ldr	r2, [r3, #12]
 80172e6:	697b      	ldr	r3, [r7, #20]
 80172e8:	60da      	str	r2, [r3, #12]
 80172ea:	e005      	b.n	80172f8 <tcp_process+0x5e4>
 80172ec:	697b      	ldr	r3, [r7, #20]
 80172ee:	68db      	ldr	r3, [r3, #12]
 80172f0:	617b      	str	r3, [r7, #20]
 80172f2:	697b      	ldr	r3, [r7, #20]
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d1ef      	bne.n	80172d8 <tcp_process+0x5c4>
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	2200      	movs	r2, #0
 80172fc:	60da      	str	r2, [r3, #12]
 80172fe:	4b77      	ldr	r3, [pc, #476]	@ (80174dc <tcp_process+0x7c8>)
 8017300:	2201      	movs	r2, #1
 8017302:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	220a      	movs	r2, #10
 8017308:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801730a:	4b75      	ldr	r3, [pc, #468]	@ (80174e0 <tcp_process+0x7cc>)
 801730c:	681a      	ldr	r2, [r3, #0]
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	60da      	str	r2, [r3, #12]
 8017312:	4a73      	ldr	r2, [pc, #460]	@ (80174e0 <tcp_process+0x7cc>)
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	6013      	str	r3, [r2, #0]
 8017318:	f003 f94c 	bl	801a5b4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801731c:	e0d2      	b.n	80174c4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	8b5b      	ldrh	r3, [r3, #26]
 8017322:	f043 0302 	orr.w	r3, r3, #2
 8017326:	b29a      	uxth	r2, r3
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	2208      	movs	r2, #8
 8017330:	751a      	strb	r2, [r3, #20]
      break;
 8017332:	e0c7      	b.n	80174c4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017334:	4b6b      	ldr	r3, [pc, #428]	@ (80174e4 <tcp_process+0x7d0>)
 8017336:	781b      	ldrb	r3, [r3, #0]
 8017338:	f003 0310 	and.w	r3, r3, #16
 801733c:	2b00      	cmp	r3, #0
 801733e:	f000 80c1 	beq.w	80174c4 <tcp_process+0x7b0>
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017346:	4b68      	ldr	r3, [pc, #416]	@ (80174e8 <tcp_process+0x7d4>)
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	429a      	cmp	r2, r3
 801734c:	f040 80ba 	bne.w	80174c4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017354:	2b00      	cmp	r3, #0
 8017356:	f040 80b5 	bne.w	80174c4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	2206      	movs	r2, #6
 801735e:	751a      	strb	r2, [r3, #20]
      break;
 8017360:	e0b0      	b.n	80174c4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8017362:	6878      	ldr	r0, [r7, #4]
 8017364:	f000 f9ca 	bl	80176fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017368:	4b60      	ldr	r3, [pc, #384]	@ (80174ec <tcp_process+0x7d8>)
 801736a:	781b      	ldrb	r3, [r3, #0]
 801736c:	f003 0320 	and.w	r3, r3, #32
 8017370:	2b00      	cmp	r3, #0
 8017372:	f000 80a9 	beq.w	80174c8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	8b5b      	ldrh	r3, [r3, #26]
 801737a:	f043 0302 	orr.w	r3, r3, #2
 801737e:	b29a      	uxth	r2, r3
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017384:	6878      	ldr	r0, [r7, #4]
 8017386:	f7fe fd39 	bl	8015dfc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801738a:	4b59      	ldr	r3, [pc, #356]	@ (80174f0 <tcp_process+0x7dc>)
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	687a      	ldr	r2, [r7, #4]
 8017390:	429a      	cmp	r2, r3
 8017392:	d105      	bne.n	80173a0 <tcp_process+0x68c>
 8017394:	4b56      	ldr	r3, [pc, #344]	@ (80174f0 <tcp_process+0x7dc>)
 8017396:	681b      	ldr	r3, [r3, #0]
 8017398:	68db      	ldr	r3, [r3, #12]
 801739a:	4a55      	ldr	r2, [pc, #340]	@ (80174f0 <tcp_process+0x7dc>)
 801739c:	6013      	str	r3, [r2, #0]
 801739e:	e013      	b.n	80173c8 <tcp_process+0x6b4>
 80173a0:	4b53      	ldr	r3, [pc, #332]	@ (80174f0 <tcp_process+0x7dc>)
 80173a2:	681b      	ldr	r3, [r3, #0]
 80173a4:	613b      	str	r3, [r7, #16]
 80173a6:	e00c      	b.n	80173c2 <tcp_process+0x6ae>
 80173a8:	693b      	ldr	r3, [r7, #16]
 80173aa:	68db      	ldr	r3, [r3, #12]
 80173ac:	687a      	ldr	r2, [r7, #4]
 80173ae:	429a      	cmp	r2, r3
 80173b0:	d104      	bne.n	80173bc <tcp_process+0x6a8>
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	68da      	ldr	r2, [r3, #12]
 80173b6:	693b      	ldr	r3, [r7, #16]
 80173b8:	60da      	str	r2, [r3, #12]
 80173ba:	e005      	b.n	80173c8 <tcp_process+0x6b4>
 80173bc:	693b      	ldr	r3, [r7, #16]
 80173be:	68db      	ldr	r3, [r3, #12]
 80173c0:	613b      	str	r3, [r7, #16]
 80173c2:	693b      	ldr	r3, [r7, #16]
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d1ef      	bne.n	80173a8 <tcp_process+0x694>
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	2200      	movs	r2, #0
 80173cc:	60da      	str	r2, [r3, #12]
 80173ce:	4b43      	ldr	r3, [pc, #268]	@ (80174dc <tcp_process+0x7c8>)
 80173d0:	2201      	movs	r2, #1
 80173d2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	220a      	movs	r2, #10
 80173d8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80173da:	4b41      	ldr	r3, [pc, #260]	@ (80174e0 <tcp_process+0x7cc>)
 80173dc:	681a      	ldr	r2, [r3, #0]
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	60da      	str	r2, [r3, #12]
 80173e2:	4a3f      	ldr	r2, [pc, #252]	@ (80174e0 <tcp_process+0x7cc>)
 80173e4:	687b      	ldr	r3, [r7, #4]
 80173e6:	6013      	str	r3, [r2, #0]
 80173e8:	f003 f8e4 	bl	801a5b4 <tcp_timer_needed>
      }
      break;
 80173ec:	e06c      	b.n	80174c8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80173ee:	6878      	ldr	r0, [r7, #4]
 80173f0:	f000 f984 	bl	80176fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80173f4:	4b3b      	ldr	r3, [pc, #236]	@ (80174e4 <tcp_process+0x7d0>)
 80173f6:	781b      	ldrb	r3, [r3, #0]
 80173f8:	f003 0310 	and.w	r3, r3, #16
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d065      	beq.n	80174cc <tcp_process+0x7b8>
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017404:	4b38      	ldr	r3, [pc, #224]	@ (80174e8 <tcp_process+0x7d4>)
 8017406:	681b      	ldr	r3, [r3, #0]
 8017408:	429a      	cmp	r2, r3
 801740a:	d15f      	bne.n	80174cc <tcp_process+0x7b8>
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017410:	2b00      	cmp	r3, #0
 8017412:	d15b      	bne.n	80174cc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017414:	6878      	ldr	r0, [r7, #4]
 8017416:	f7fe fcf1 	bl	8015dfc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801741a:	4b35      	ldr	r3, [pc, #212]	@ (80174f0 <tcp_process+0x7dc>)
 801741c:	681b      	ldr	r3, [r3, #0]
 801741e:	687a      	ldr	r2, [r7, #4]
 8017420:	429a      	cmp	r2, r3
 8017422:	d105      	bne.n	8017430 <tcp_process+0x71c>
 8017424:	4b32      	ldr	r3, [pc, #200]	@ (80174f0 <tcp_process+0x7dc>)
 8017426:	681b      	ldr	r3, [r3, #0]
 8017428:	68db      	ldr	r3, [r3, #12]
 801742a:	4a31      	ldr	r2, [pc, #196]	@ (80174f0 <tcp_process+0x7dc>)
 801742c:	6013      	str	r3, [r2, #0]
 801742e:	e013      	b.n	8017458 <tcp_process+0x744>
 8017430:	4b2f      	ldr	r3, [pc, #188]	@ (80174f0 <tcp_process+0x7dc>)
 8017432:	681b      	ldr	r3, [r3, #0]
 8017434:	60fb      	str	r3, [r7, #12]
 8017436:	e00c      	b.n	8017452 <tcp_process+0x73e>
 8017438:	68fb      	ldr	r3, [r7, #12]
 801743a:	68db      	ldr	r3, [r3, #12]
 801743c:	687a      	ldr	r2, [r7, #4]
 801743e:	429a      	cmp	r2, r3
 8017440:	d104      	bne.n	801744c <tcp_process+0x738>
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	68da      	ldr	r2, [r3, #12]
 8017446:	68fb      	ldr	r3, [r7, #12]
 8017448:	60da      	str	r2, [r3, #12]
 801744a:	e005      	b.n	8017458 <tcp_process+0x744>
 801744c:	68fb      	ldr	r3, [r7, #12]
 801744e:	68db      	ldr	r3, [r3, #12]
 8017450:	60fb      	str	r3, [r7, #12]
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	2b00      	cmp	r3, #0
 8017456:	d1ef      	bne.n	8017438 <tcp_process+0x724>
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	2200      	movs	r2, #0
 801745c:	60da      	str	r2, [r3, #12]
 801745e:	4b1f      	ldr	r3, [pc, #124]	@ (80174dc <tcp_process+0x7c8>)
 8017460:	2201      	movs	r2, #1
 8017462:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	220a      	movs	r2, #10
 8017468:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801746a:	4b1d      	ldr	r3, [pc, #116]	@ (80174e0 <tcp_process+0x7cc>)
 801746c:	681a      	ldr	r2, [r3, #0]
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	60da      	str	r2, [r3, #12]
 8017472:	4a1b      	ldr	r2, [pc, #108]	@ (80174e0 <tcp_process+0x7cc>)
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	6013      	str	r3, [r2, #0]
 8017478:	f003 f89c 	bl	801a5b4 <tcp_timer_needed>
      }
      break;
 801747c:	e026      	b.n	80174cc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801747e:	6878      	ldr	r0, [r7, #4]
 8017480:	f000 f93c 	bl	80176fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017484:	4b17      	ldr	r3, [pc, #92]	@ (80174e4 <tcp_process+0x7d0>)
 8017486:	781b      	ldrb	r3, [r3, #0]
 8017488:	f003 0310 	and.w	r3, r3, #16
 801748c:	2b00      	cmp	r3, #0
 801748e:	d01f      	beq.n	80174d0 <tcp_process+0x7bc>
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017494:	4b14      	ldr	r3, [pc, #80]	@ (80174e8 <tcp_process+0x7d4>)
 8017496:	681b      	ldr	r3, [r3, #0]
 8017498:	429a      	cmp	r2, r3
 801749a:	d119      	bne.n	80174d0 <tcp_process+0x7bc>
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	d115      	bne.n	80174d0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80174a4:	4b11      	ldr	r3, [pc, #68]	@ (80174ec <tcp_process+0x7d8>)
 80174a6:	781b      	ldrb	r3, [r3, #0]
 80174a8:	f043 0310 	orr.w	r3, r3, #16
 80174ac:	b2da      	uxtb	r2, r3
 80174ae:	4b0f      	ldr	r3, [pc, #60]	@ (80174ec <tcp_process+0x7d8>)
 80174b0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80174b2:	e00d      	b.n	80174d0 <tcp_process+0x7bc>
    default:
      break;
 80174b4:	bf00      	nop
 80174b6:	e00c      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174b8:	bf00      	nop
 80174ba:	e00a      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174bc:	bf00      	nop
 80174be:	e008      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174c0:	bf00      	nop
 80174c2:	e006      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174c4:	bf00      	nop
 80174c6:	e004      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174c8:	bf00      	nop
 80174ca:	e002      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174cc:	bf00      	nop
 80174ce:	e000      	b.n	80174d2 <tcp_process+0x7be>
      break;
 80174d0:	bf00      	nop
  }
  return ERR_OK;
 80174d2:	2300      	movs	r3, #0
}
 80174d4:	4618      	mov	r0, r3
 80174d6:	3724      	adds	r7, #36	@ 0x24
 80174d8:	46bd      	mov	sp, r7
 80174da:	bd90      	pop	{r4, r7, pc}
 80174dc:	20067d8c 	.word	0x20067d8c
 80174e0:	20067d88 	.word	0x20067d88
 80174e4:	20067dbc 	.word	0x20067dbc
 80174e8:	20067db4 	.word	0x20067db4
 80174ec:	20067dbd 	.word	0x20067dbd
 80174f0:	20067d84 	.word	0x20067d84

080174f4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80174f4:	b590      	push	{r4, r7, lr}
 80174f6:	b085      	sub	sp, #20
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	6078      	str	r0, [r7, #4]
 80174fc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	2b00      	cmp	r3, #0
 8017502:	d106      	bne.n	8017512 <tcp_oos_insert_segment+0x1e>
 8017504:	4b3b      	ldr	r3, [pc, #236]	@ (80175f4 <tcp_oos_insert_segment+0x100>)
 8017506:	f240 421f 	movw	r2, #1055	@ 0x41f
 801750a:	493b      	ldr	r1, [pc, #236]	@ (80175f8 <tcp_oos_insert_segment+0x104>)
 801750c:	483b      	ldr	r0, [pc, #236]	@ (80175fc <tcp_oos_insert_segment+0x108>)
 801750e:	f007 fe35 	bl	801f17c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017512:	687b      	ldr	r3, [r7, #4]
 8017514:	68db      	ldr	r3, [r3, #12]
 8017516:	899b      	ldrh	r3, [r3, #12]
 8017518:	b29b      	uxth	r3, r3
 801751a:	4618      	mov	r0, r3
 801751c:	f7f9 feb0 	bl	8011280 <lwip_htons>
 8017520:	4603      	mov	r3, r0
 8017522:	b2db      	uxtb	r3, r3
 8017524:	f003 0301 	and.w	r3, r3, #1
 8017528:	2b00      	cmp	r3, #0
 801752a:	d028      	beq.n	801757e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801752c:	6838      	ldr	r0, [r7, #0]
 801752e:	f7fe f995 	bl	801585c <tcp_segs_free>
    next = NULL;
 8017532:	2300      	movs	r3, #0
 8017534:	603b      	str	r3, [r7, #0]
 8017536:	e056      	b.n	80175e6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017538:	683b      	ldr	r3, [r7, #0]
 801753a:	68db      	ldr	r3, [r3, #12]
 801753c:	899b      	ldrh	r3, [r3, #12]
 801753e:	b29b      	uxth	r3, r3
 8017540:	4618      	mov	r0, r3
 8017542:	f7f9 fe9d 	bl	8011280 <lwip_htons>
 8017546:	4603      	mov	r3, r0
 8017548:	b2db      	uxtb	r3, r3
 801754a:	f003 0301 	and.w	r3, r3, #1
 801754e:	2b00      	cmp	r3, #0
 8017550:	d00d      	beq.n	801756e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	68db      	ldr	r3, [r3, #12]
 8017556:	899b      	ldrh	r3, [r3, #12]
 8017558:	b29c      	uxth	r4, r3
 801755a:	2001      	movs	r0, #1
 801755c:	f7f9 fe90 	bl	8011280 <lwip_htons>
 8017560:	4603      	mov	r3, r0
 8017562:	461a      	mov	r2, r3
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	68db      	ldr	r3, [r3, #12]
 8017568:	4322      	orrs	r2, r4
 801756a:	b292      	uxth	r2, r2
 801756c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801756e:	683b      	ldr	r3, [r7, #0]
 8017570:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8017572:	683b      	ldr	r3, [r7, #0]
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017578:	68f8      	ldr	r0, [r7, #12]
 801757a:	f7fe f984 	bl	8015886 <tcp_seg_free>
    while (next &&
 801757e:	683b      	ldr	r3, [r7, #0]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d00e      	beq.n	80175a2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	891b      	ldrh	r3, [r3, #8]
 8017588:	461a      	mov	r2, r3
 801758a:	4b1d      	ldr	r3, [pc, #116]	@ (8017600 <tcp_oos_insert_segment+0x10c>)
 801758c:	681b      	ldr	r3, [r3, #0]
 801758e:	441a      	add	r2, r3
 8017590:	683b      	ldr	r3, [r7, #0]
 8017592:	68db      	ldr	r3, [r3, #12]
 8017594:	685b      	ldr	r3, [r3, #4]
 8017596:	6839      	ldr	r1, [r7, #0]
 8017598:	8909      	ldrh	r1, [r1, #8]
 801759a:	440b      	add	r3, r1
 801759c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801759e:	2b00      	cmp	r3, #0
 80175a0:	daca      	bge.n	8017538 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80175a2:	683b      	ldr	r3, [r7, #0]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d01e      	beq.n	80175e6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	891b      	ldrh	r3, [r3, #8]
 80175ac:	461a      	mov	r2, r3
 80175ae:	4b14      	ldr	r3, [pc, #80]	@ (8017600 <tcp_oos_insert_segment+0x10c>)
 80175b0:	681b      	ldr	r3, [r3, #0]
 80175b2:	441a      	add	r2, r3
 80175b4:	683b      	ldr	r3, [r7, #0]
 80175b6:	68db      	ldr	r3, [r3, #12]
 80175b8:	685b      	ldr	r3, [r3, #4]
 80175ba:	1ad3      	subs	r3, r2, r3
    if (next &&
 80175bc:	2b00      	cmp	r3, #0
 80175be:	dd12      	ble.n	80175e6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80175c0:	683b      	ldr	r3, [r7, #0]
 80175c2:	68db      	ldr	r3, [r3, #12]
 80175c4:	685b      	ldr	r3, [r3, #4]
 80175c6:	b29a      	uxth	r2, r3
 80175c8:	4b0d      	ldr	r3, [pc, #52]	@ (8017600 <tcp_oos_insert_segment+0x10c>)
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	b29b      	uxth	r3, r3
 80175ce:	1ad3      	subs	r3, r2, r3
 80175d0:	b29a      	uxth	r2, r3
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	685a      	ldr	r2, [r3, #4]
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	891b      	ldrh	r3, [r3, #8]
 80175de:	4619      	mov	r1, r3
 80175e0:	4610      	mov	r0, r2
 80175e2:	f7fc f8a1 	bl	8013728 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80175e6:	687b      	ldr	r3, [r7, #4]
 80175e8:	683a      	ldr	r2, [r7, #0]
 80175ea:	601a      	str	r2, [r3, #0]
}
 80175ec:	bf00      	nop
 80175ee:	3714      	adds	r7, #20
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bd90      	pop	{r4, r7, pc}
 80175f4:	08025d38 	.word	0x08025d38
 80175f8:	08025ff8 	.word	0x08025ff8
 80175fc:	08025d84 	.word	0x08025d84
 8017600:	20067db0 	.word	0x20067db0

08017604 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8017604:	b5b0      	push	{r4, r5, r7, lr}
 8017606:	b086      	sub	sp, #24
 8017608:	af00      	add	r7, sp, #0
 801760a:	60f8      	str	r0, [r7, #12]
 801760c:	60b9      	str	r1, [r7, #8]
 801760e:	607a      	str	r2, [r7, #4]
 8017610:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8017612:	e03e      	b.n	8017692 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017614:	68bb      	ldr	r3, [r7, #8]
 8017616:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017618:	68bb      	ldr	r3, [r7, #8]
 801761a:	681b      	ldr	r3, [r3, #0]
 801761c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801761e:	697b      	ldr	r3, [r7, #20]
 8017620:	685b      	ldr	r3, [r3, #4]
 8017622:	4618      	mov	r0, r3
 8017624:	f7fc fa94 	bl	8013b50 <pbuf_clen>
 8017628:	4603      	mov	r3, r0
 801762a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801762c:	68fb      	ldr	r3, [r7, #12]
 801762e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017632:	8a7a      	ldrh	r2, [r7, #18]
 8017634:	429a      	cmp	r2, r3
 8017636:	d906      	bls.n	8017646 <tcp_free_acked_segments+0x42>
 8017638:	4b2a      	ldr	r3, [pc, #168]	@ (80176e4 <tcp_free_acked_segments+0xe0>)
 801763a:	f240 4257 	movw	r2, #1111	@ 0x457
 801763e:	492a      	ldr	r1, [pc, #168]	@ (80176e8 <tcp_free_acked_segments+0xe4>)
 8017640:	482a      	ldr	r0, [pc, #168]	@ (80176ec <tcp_free_acked_segments+0xe8>)
 8017642:	f007 fd9b 	bl	801f17c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801764c:	8a7b      	ldrh	r3, [r7, #18]
 801764e:	1ad3      	subs	r3, r2, r3
 8017650:	b29a      	uxth	r2, r3
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017658:	697b      	ldr	r3, [r7, #20]
 801765a:	891a      	ldrh	r2, [r3, #8]
 801765c:	4b24      	ldr	r3, [pc, #144]	@ (80176f0 <tcp_free_acked_segments+0xec>)
 801765e:	881b      	ldrh	r3, [r3, #0]
 8017660:	4413      	add	r3, r2
 8017662:	b29a      	uxth	r2, r3
 8017664:	4b22      	ldr	r3, [pc, #136]	@ (80176f0 <tcp_free_acked_segments+0xec>)
 8017666:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017668:	6978      	ldr	r0, [r7, #20]
 801766a:	f7fe f90c 	bl	8015886 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801766e:	68fb      	ldr	r3, [r7, #12]
 8017670:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017674:	2b00      	cmp	r3, #0
 8017676:	d00c      	beq.n	8017692 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017678:	68bb      	ldr	r3, [r7, #8]
 801767a:	2b00      	cmp	r3, #0
 801767c:	d109      	bne.n	8017692 <tcp_free_acked_segments+0x8e>
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	2b00      	cmp	r3, #0
 8017682:	d106      	bne.n	8017692 <tcp_free_acked_segments+0x8e>
 8017684:	4b17      	ldr	r3, [pc, #92]	@ (80176e4 <tcp_free_acked_segments+0xe0>)
 8017686:	f240 4261 	movw	r2, #1121	@ 0x461
 801768a:	491a      	ldr	r1, [pc, #104]	@ (80176f4 <tcp_free_acked_segments+0xf0>)
 801768c:	4817      	ldr	r0, [pc, #92]	@ (80176ec <tcp_free_acked_segments+0xe8>)
 801768e:	f007 fd75 	bl	801f17c <iprintf>
  while (seg_list != NULL &&
 8017692:	68bb      	ldr	r3, [r7, #8]
 8017694:	2b00      	cmp	r3, #0
 8017696:	d020      	beq.n	80176da <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8017698:	68bb      	ldr	r3, [r7, #8]
 801769a:	68db      	ldr	r3, [r3, #12]
 801769c:	685b      	ldr	r3, [r3, #4]
 801769e:	4618      	mov	r0, r3
 80176a0:	f7f9 fe04 	bl	80112ac <lwip_htonl>
 80176a4:	4604      	mov	r4, r0
 80176a6:	68bb      	ldr	r3, [r7, #8]
 80176a8:	891b      	ldrh	r3, [r3, #8]
 80176aa:	461d      	mov	r5, r3
 80176ac:	68bb      	ldr	r3, [r7, #8]
 80176ae:	68db      	ldr	r3, [r3, #12]
 80176b0:	899b      	ldrh	r3, [r3, #12]
 80176b2:	b29b      	uxth	r3, r3
 80176b4:	4618      	mov	r0, r3
 80176b6:	f7f9 fde3 	bl	8011280 <lwip_htons>
 80176ba:	4603      	mov	r3, r0
 80176bc:	b2db      	uxtb	r3, r3
 80176be:	f003 0303 	and.w	r3, r3, #3
 80176c2:	2b00      	cmp	r3, #0
 80176c4:	d001      	beq.n	80176ca <tcp_free_acked_segments+0xc6>
 80176c6:	2301      	movs	r3, #1
 80176c8:	e000      	b.n	80176cc <tcp_free_acked_segments+0xc8>
 80176ca:	2300      	movs	r3, #0
 80176cc:	442b      	add	r3, r5
 80176ce:	18e2      	adds	r2, r4, r3
 80176d0:	4b09      	ldr	r3, [pc, #36]	@ (80176f8 <tcp_free_acked_segments+0xf4>)
 80176d2:	681b      	ldr	r3, [r3, #0]
 80176d4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	dd9c      	ble.n	8017614 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80176da:	68bb      	ldr	r3, [r7, #8]
}
 80176dc:	4618      	mov	r0, r3
 80176de:	3718      	adds	r7, #24
 80176e0:	46bd      	mov	sp, r7
 80176e2:	bdb0      	pop	{r4, r5, r7, pc}
 80176e4:	08025d38 	.word	0x08025d38
 80176e8:	08026020 	.word	0x08026020
 80176ec:	08025d84 	.word	0x08025d84
 80176f0:	20067db8 	.word	0x20067db8
 80176f4:	08026048 	.word	0x08026048
 80176f8:	20067db4 	.word	0x20067db4

080176fc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80176fc:	b5b0      	push	{r4, r5, r7, lr}
 80176fe:	b094      	sub	sp, #80	@ 0x50
 8017700:	af00      	add	r7, sp, #0
 8017702:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017704:	2300      	movs	r3, #0
 8017706:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	2b00      	cmp	r3, #0
 801770c:	d106      	bne.n	801771c <tcp_receive+0x20>
 801770e:	4b91      	ldr	r3, [pc, #580]	@ (8017954 <tcp_receive+0x258>)
 8017710:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017714:	4990      	ldr	r1, [pc, #576]	@ (8017958 <tcp_receive+0x25c>)
 8017716:	4891      	ldr	r0, [pc, #580]	@ (801795c <tcp_receive+0x260>)
 8017718:	f007 fd30 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	7d1b      	ldrb	r3, [r3, #20]
 8017720:	2b03      	cmp	r3, #3
 8017722:	d806      	bhi.n	8017732 <tcp_receive+0x36>
 8017724:	4b8b      	ldr	r3, [pc, #556]	@ (8017954 <tcp_receive+0x258>)
 8017726:	f240 427c 	movw	r2, #1148	@ 0x47c
 801772a:	498d      	ldr	r1, [pc, #564]	@ (8017960 <tcp_receive+0x264>)
 801772c:	488b      	ldr	r0, [pc, #556]	@ (801795c <tcp_receive+0x260>)
 801772e:	f007 fd25 	bl	801f17c <iprintf>

  if (flags & TCP_ACK) {
 8017732:	4b8c      	ldr	r3, [pc, #560]	@ (8017964 <tcp_receive+0x268>)
 8017734:	781b      	ldrb	r3, [r3, #0]
 8017736:	f003 0310 	and.w	r3, r3, #16
 801773a:	2b00      	cmp	r3, #0
 801773c:	f000 8264 	beq.w	8017c08 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017746:	461a      	mov	r2, r3
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801774c:	4413      	add	r3, r2
 801774e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017754:	4b84      	ldr	r3, [pc, #528]	@ (8017968 <tcp_receive+0x26c>)
 8017756:	681b      	ldr	r3, [r3, #0]
 8017758:	1ad3      	subs	r3, r2, r3
 801775a:	2b00      	cmp	r3, #0
 801775c:	db1b      	blt.n	8017796 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801775e:	687b      	ldr	r3, [r7, #4]
 8017760:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017762:	4b81      	ldr	r3, [pc, #516]	@ (8017968 <tcp_receive+0x26c>)
 8017764:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017766:	429a      	cmp	r2, r3
 8017768:	d106      	bne.n	8017778 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801776e:	4b7f      	ldr	r3, [pc, #508]	@ (801796c <tcp_receive+0x270>)
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	1ad3      	subs	r3, r2, r3
 8017774:	2b00      	cmp	r3, #0
 8017776:	db0e      	blt.n	8017796 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017778:	687b      	ldr	r3, [r7, #4]
 801777a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801777c:	4b7b      	ldr	r3, [pc, #492]	@ (801796c <tcp_receive+0x270>)
 801777e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017780:	429a      	cmp	r2, r3
 8017782:	d125      	bne.n	80177d0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017784:	4b7a      	ldr	r3, [pc, #488]	@ (8017970 <tcp_receive+0x274>)
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	89db      	ldrh	r3, [r3, #14]
 801778a:	b29a      	uxth	r2, r3
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017792:	429a      	cmp	r2, r3
 8017794:	d91c      	bls.n	80177d0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017796:	4b76      	ldr	r3, [pc, #472]	@ (8017970 <tcp_receive+0x274>)
 8017798:	681b      	ldr	r3, [r3, #0]
 801779a:	89db      	ldrh	r3, [r3, #14]
 801779c:	b29a      	uxth	r2, r3
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80177b0:	429a      	cmp	r2, r3
 80177b2:	d205      	bcs.n	80177c0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80177c0:	4b69      	ldr	r3, [pc, #420]	@ (8017968 <tcp_receive+0x26c>)
 80177c2:	681a      	ldr	r2, [r3, #0]
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80177c8:	4b68      	ldr	r3, [pc, #416]	@ (801796c <tcp_receive+0x270>)
 80177ca:	681a      	ldr	r2, [r3, #0]
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80177d0:	4b66      	ldr	r3, [pc, #408]	@ (801796c <tcp_receive+0x270>)
 80177d2:	681a      	ldr	r2, [r3, #0]
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177d8:	1ad3      	subs	r3, r2, r3
 80177da:	2b00      	cmp	r3, #0
 80177dc:	dc58      	bgt.n	8017890 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80177de:	4b65      	ldr	r3, [pc, #404]	@ (8017974 <tcp_receive+0x278>)
 80177e0:	881b      	ldrh	r3, [r3, #0]
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d14b      	bne.n	801787e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80177ea:	687a      	ldr	r2, [r7, #4]
 80177ec:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80177f0:	4413      	add	r3, r2
 80177f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80177f4:	429a      	cmp	r2, r3
 80177f6:	d142      	bne.n	801787e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80177fe:	2b00      	cmp	r3, #0
 8017800:	db3d      	blt.n	801787e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017806:	4b59      	ldr	r3, [pc, #356]	@ (801796c <tcp_receive+0x270>)
 8017808:	681b      	ldr	r3, [r3, #0]
 801780a:	429a      	cmp	r2, r3
 801780c:	d137      	bne.n	801787e <tcp_receive+0x182>
              found_dupack = 1;
 801780e:	2301      	movs	r3, #1
 8017810:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017818:	2bff      	cmp	r3, #255	@ 0xff
 801781a:	d007      	beq.n	801782c <tcp_receive+0x130>
                ++pcb->dupacks;
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017822:	3301      	adds	r3, #1
 8017824:	b2da      	uxtb	r2, r3
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017832:	2b03      	cmp	r3, #3
 8017834:	d91b      	bls.n	801786e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017840:	4413      	add	r3, r2
 8017842:	b29a      	uxth	r2, r3
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801784a:	429a      	cmp	r2, r3
 801784c:	d30a      	bcc.n	8017864 <tcp_receive+0x168>
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017858:	4413      	add	r3, r2
 801785a:	b29a      	uxth	r2, r3
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017862:	e004      	b.n	801786e <tcp_receive+0x172>
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801786a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017874:	2b02      	cmp	r3, #2
 8017876:	d902      	bls.n	801787e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017878:	6878      	ldr	r0, [r7, #4]
 801787a:	f002 fb3f 	bl	8019efc <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801787e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017880:	2b00      	cmp	r3, #0
 8017882:	f040 8161 	bne.w	8017b48 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017886:	687b      	ldr	r3, [r7, #4]
 8017888:	2200      	movs	r2, #0
 801788a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801788e:	e15b      	b.n	8017b48 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017890:	4b36      	ldr	r3, [pc, #216]	@ (801796c <tcp_receive+0x270>)
 8017892:	681a      	ldr	r2, [r3, #0]
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017898:	1ad3      	subs	r3, r2, r3
 801789a:	3b01      	subs	r3, #1
 801789c:	2b00      	cmp	r3, #0
 801789e:	f2c0 814e 	blt.w	8017b3e <tcp_receive+0x442>
 80178a2:	4b32      	ldr	r3, [pc, #200]	@ (801796c <tcp_receive+0x270>)
 80178a4:	681a      	ldr	r2, [r3, #0]
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80178aa:	1ad3      	subs	r3, r2, r3
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	f300 8146 	bgt.w	8017b3e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	8b5b      	ldrh	r3, [r3, #26]
 80178b6:	f003 0304 	and.w	r3, r3, #4
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	d010      	beq.n	80178e0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	8b5b      	ldrh	r3, [r3, #26]
 80178c2:	f023 0304 	bic.w	r3, r3, #4
 80178c6:	b29a      	uxth	r2, r3
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80178cc:	687b      	ldr	r3, [r7, #4]
 80178ce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80178d2:	687b      	ldr	r3, [r7, #4]
 80178d4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	2200      	movs	r2, #0
 80178dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	2200      	movs	r2, #0
 80178e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80178ee:	10db      	asrs	r3, r3, #3
 80178f0:	b21b      	sxth	r3, r3
 80178f2:	b29a      	uxth	r2, r3
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80178fa:	b29b      	uxth	r3, r3
 80178fc:	4413      	add	r3, r2
 80178fe:	b29b      	uxth	r3, r3
 8017900:	b21a      	sxth	r2, r3
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017908:	4b18      	ldr	r3, [pc, #96]	@ (801796c <tcp_receive+0x270>)
 801790a:	681b      	ldr	r3, [r3, #0]
 801790c:	b29a      	uxth	r2, r3
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017912:	b29b      	uxth	r3, r3
 8017914:	1ad3      	subs	r3, r2, r3
 8017916:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	2200      	movs	r2, #0
 801791c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017920:	4b12      	ldr	r3, [pc, #72]	@ (801796c <tcp_receive+0x270>)
 8017922:	681a      	ldr	r2, [r3, #0]
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	7d1b      	ldrb	r3, [r3, #20]
 801792c:	2b03      	cmp	r3, #3
 801792e:	f240 8097 	bls.w	8017a60 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801793e:	429a      	cmp	r2, r3
 8017940:	d245      	bcs.n	80179ce <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	8b5b      	ldrh	r3, [r3, #26]
 8017946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801794a:	2b00      	cmp	r3, #0
 801794c:	d014      	beq.n	8017978 <tcp_receive+0x27c>
 801794e:	2301      	movs	r3, #1
 8017950:	e013      	b.n	801797a <tcp_receive+0x27e>
 8017952:	bf00      	nop
 8017954:	08025d38 	.word	0x08025d38
 8017958:	08026068 	.word	0x08026068
 801795c:	08025d84 	.word	0x08025d84
 8017960:	08026084 	.word	0x08026084
 8017964:	20067dbc 	.word	0x20067dbc
 8017968:	20067db0 	.word	0x20067db0
 801796c:	20067db4 	.word	0x20067db4
 8017970:	20067da0 	.word	0x20067da0
 8017974:	20067dba 	.word	0x20067dba
 8017978:	2302      	movs	r3, #2
 801797a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801797e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017982:	b29a      	uxth	r2, r3
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017988:	fb12 f303 	smulbb	r3, r2, r3
 801798c:	b29b      	uxth	r3, r3
 801798e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017990:	4293      	cmp	r3, r2
 8017992:	bf28      	it	cs
 8017994:	4613      	movcs	r3, r2
 8017996:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017998:	687b      	ldr	r3, [r7, #4]
 801799a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801799e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80179a0:	4413      	add	r3, r2
 80179a2:	b29a      	uxth	r2, r3
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80179aa:	429a      	cmp	r2, r3
 80179ac:	d309      	bcc.n	80179c2 <tcp_receive+0x2c6>
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80179b4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80179b6:	4413      	add	r3, r2
 80179b8:	b29a      	uxth	r2, r3
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80179c0:	e04e      	b.n	8017a60 <tcp_receive+0x364>
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80179c8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80179cc:	e048      	b.n	8017a60 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80179d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80179d6:	4413      	add	r3, r2
 80179d8:	b29a      	uxth	r2, r3
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80179e0:	429a      	cmp	r2, r3
 80179e2:	d309      	bcc.n	80179f8 <tcp_receive+0x2fc>
 80179e4:	687b      	ldr	r3, [r7, #4]
 80179e6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80179ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80179ec:	4413      	add	r3, r2
 80179ee:	b29a      	uxth	r2, r3
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80179f6:	e004      	b.n	8017a02 <tcp_receive+0x306>
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80179fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017a0e:	429a      	cmp	r2, r3
 8017a10:	d326      	bcc.n	8017a60 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017a1e:	1ad3      	subs	r3, r2, r3
 8017a20:	b29a      	uxth	r2, r3
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017a32:	4413      	add	r3, r2
 8017a34:	b29a      	uxth	r2, r3
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017a3c:	429a      	cmp	r2, r3
 8017a3e:	d30a      	bcc.n	8017a56 <tcp_receive+0x35a>
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017a4a:	4413      	add	r3, r2
 8017a4c:	b29a      	uxth	r2, r3
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017a54:	e004      	b.n	8017a60 <tcp_receive+0x364>
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017a5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017a60:	687b      	ldr	r3, [r7, #4]
 8017a62:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a68:	4a98      	ldr	r2, [pc, #608]	@ (8017ccc <tcp_receive+0x5d0>)
 8017a6a:	6878      	ldr	r0, [r7, #4]
 8017a6c:	f7ff fdca 	bl	8017604 <tcp_free_acked_segments>
 8017a70:	4602      	mov	r2, r0
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a7e:	4a94      	ldr	r2, [pc, #592]	@ (8017cd0 <tcp_receive+0x5d4>)
 8017a80:	6878      	ldr	r0, [r7, #4]
 8017a82:	f7ff fdbf 	bl	8017604 <tcp_free_acked_segments>
 8017a86:	4602      	mov	r2, r0
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d104      	bne.n	8017a9e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017a9a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017a9c:	e002      	b.n	8017aa4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	2200      	movs	r2, #0
 8017aa2:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	2200      	movs	r2, #0
 8017aa8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017aae:	2b00      	cmp	r3, #0
 8017ab0:	d103      	bne.n	8017aba <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017ab2:	687b      	ldr	r3, [r7, #4]
 8017ab4:	2200      	movs	r2, #0
 8017ab6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017ac0:	4b84      	ldr	r3, [pc, #528]	@ (8017cd4 <tcp_receive+0x5d8>)
 8017ac2:	881b      	ldrh	r3, [r3, #0]
 8017ac4:	4413      	add	r3, r2
 8017ac6:	b29a      	uxth	r2, r3
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	8b5b      	ldrh	r3, [r3, #26]
 8017ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d035      	beq.n	8017b46 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	d118      	bne.n	8017b14 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d00c      	beq.n	8017b04 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017aea:	687b      	ldr	r3, [r7, #4]
 8017aec:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017af2:	68db      	ldr	r3, [r3, #12]
 8017af4:	685b      	ldr	r3, [r3, #4]
 8017af6:	4618      	mov	r0, r3
 8017af8:	f7f9 fbd8 	bl	80112ac <lwip_htonl>
 8017afc:	4603      	mov	r3, r0
 8017afe:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	dc20      	bgt.n	8017b46 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	8b5b      	ldrh	r3, [r3, #26]
 8017b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017b0c:	b29a      	uxth	r2, r3
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b12:	e018      	b.n	8017b46 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b1c:	68db      	ldr	r3, [r3, #12]
 8017b1e:	685b      	ldr	r3, [r3, #4]
 8017b20:	4618      	mov	r0, r3
 8017b22:	f7f9 fbc3 	bl	80112ac <lwip_htonl>
 8017b26:	4603      	mov	r3, r0
 8017b28:	1ae3      	subs	r3, r4, r3
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	dc0b      	bgt.n	8017b46 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	8b5b      	ldrh	r3, [r3, #26]
 8017b32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017b36:	b29a      	uxth	r2, r3
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b3c:	e003      	b.n	8017b46 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017b3e:	6878      	ldr	r0, [r7, #4]
 8017b40:	f002 fbc8 	bl	801a2d4 <tcp_send_empty_ack>
 8017b44:	e000      	b.n	8017b48 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b46:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017b4c:	2b00      	cmp	r3, #0
 8017b4e:	d05b      	beq.n	8017c08 <tcp_receive+0x50c>
 8017b50:	687b      	ldr	r3, [r7, #4]
 8017b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017b54:	4b60      	ldr	r3, [pc, #384]	@ (8017cd8 <tcp_receive+0x5dc>)
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	1ad3      	subs	r3, r2, r3
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	da54      	bge.n	8017c08 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017b5e:	4b5f      	ldr	r3, [pc, #380]	@ (8017cdc <tcp_receive+0x5e0>)
 8017b60:	681b      	ldr	r3, [r3, #0]
 8017b62:	b29a      	uxth	r2, r3
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017b68:	b29b      	uxth	r3, r3
 8017b6a:	1ad3      	subs	r3, r2, r3
 8017b6c:	b29b      	uxth	r3, r3
 8017b6e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017b72:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017b7c:	10db      	asrs	r3, r3, #3
 8017b7e:	b21b      	sxth	r3, r3
 8017b80:	b29b      	uxth	r3, r3
 8017b82:	1ad3      	subs	r3, r2, r3
 8017b84:	b29b      	uxth	r3, r3
 8017b86:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017b90:	b29a      	uxth	r2, r3
 8017b92:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017b96:	4413      	add	r3, r2
 8017b98:	b29b      	uxth	r3, r3
 8017b9a:	b21a      	sxth	r2, r3
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017ba0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	da05      	bge.n	8017bb4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017ba8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017bac:	425b      	negs	r3, r3
 8017bae:	b29b      	uxth	r3, r3
 8017bb0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017bb4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017bbe:	109b      	asrs	r3, r3, #2
 8017bc0:	b21b      	sxth	r3, r3
 8017bc2:	b29b      	uxth	r3, r3
 8017bc4:	1ad3      	subs	r3, r2, r3
 8017bc6:	b29b      	uxth	r3, r3
 8017bc8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017bcc:	687b      	ldr	r3, [r7, #4]
 8017bce:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017bd2:	b29a      	uxth	r2, r3
 8017bd4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017bd8:	4413      	add	r3, r2
 8017bda:	b29b      	uxth	r3, r3
 8017bdc:	b21a      	sxth	r2, r3
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017be8:	10db      	asrs	r3, r3, #3
 8017bea:	b21b      	sxth	r3, r3
 8017bec:	b29a      	uxth	r2, r3
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017bf4:	b29b      	uxth	r3, r3
 8017bf6:	4413      	add	r3, r2
 8017bf8:	b29b      	uxth	r3, r3
 8017bfa:	b21a      	sxth	r2, r3
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	2200      	movs	r2, #0
 8017c06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017c08:	4b35      	ldr	r3, [pc, #212]	@ (8017ce0 <tcp_receive+0x5e4>)
 8017c0a:	881b      	ldrh	r3, [r3, #0]
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	f000 84df 	beq.w	80185d0 <tcp_receive+0xed4>
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	7d1b      	ldrb	r3, [r3, #20]
 8017c16:	2b06      	cmp	r3, #6
 8017c18:	f200 84da 	bhi.w	80185d0 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c20:	4b30      	ldr	r3, [pc, #192]	@ (8017ce4 <tcp_receive+0x5e8>)
 8017c22:	681b      	ldr	r3, [r3, #0]
 8017c24:	1ad3      	subs	r3, r2, r3
 8017c26:	3b01      	subs	r3, #1
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	f2c0 808f 	blt.w	8017d4c <tcp_receive+0x650>
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c32:	4b2b      	ldr	r3, [pc, #172]	@ (8017ce0 <tcp_receive+0x5e4>)
 8017c34:	881b      	ldrh	r3, [r3, #0]
 8017c36:	4619      	mov	r1, r3
 8017c38:	4b2a      	ldr	r3, [pc, #168]	@ (8017ce4 <tcp_receive+0x5e8>)
 8017c3a:	681b      	ldr	r3, [r3, #0]
 8017c3c:	440b      	add	r3, r1
 8017c3e:	1ad3      	subs	r3, r2, r3
 8017c40:	3301      	adds	r3, #1
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	f300 8082 	bgt.w	8017d4c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8017c48:	4b27      	ldr	r3, [pc, #156]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017c4a:	685b      	ldr	r3, [r3, #4]
 8017c4c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c52:	4b24      	ldr	r3, [pc, #144]	@ (8017ce4 <tcp_receive+0x5e8>)
 8017c54:	681b      	ldr	r3, [r3, #0]
 8017c56:	1ad3      	subs	r3, r2, r3
 8017c58:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8017c5a:	4b23      	ldr	r3, [pc, #140]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017c5c:	685b      	ldr	r3, [r3, #4]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d106      	bne.n	8017c70 <tcp_receive+0x574>
 8017c62:	4b22      	ldr	r3, [pc, #136]	@ (8017cec <tcp_receive+0x5f0>)
 8017c64:	f240 5294 	movw	r2, #1428	@ 0x594
 8017c68:	4921      	ldr	r1, [pc, #132]	@ (8017cf0 <tcp_receive+0x5f4>)
 8017c6a:	4822      	ldr	r0, [pc, #136]	@ (8017cf4 <tcp_receive+0x5f8>)
 8017c6c:	f007 fa86 	bl	801f17c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c72:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8017c76:	4293      	cmp	r3, r2
 8017c78:	d906      	bls.n	8017c88 <tcp_receive+0x58c>
 8017c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8017cec <tcp_receive+0x5f0>)
 8017c7c:	f240 5295 	movw	r2, #1429	@ 0x595
 8017c80:	491d      	ldr	r1, [pc, #116]	@ (8017cf8 <tcp_receive+0x5fc>)
 8017c82:	481c      	ldr	r0, [pc, #112]	@ (8017cf4 <tcp_receive+0x5f8>)
 8017c84:	f007 fa7a 	bl	801f17c <iprintf>
      off = (u16_t)off32;
 8017c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c8a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017c8e:	4b16      	ldr	r3, [pc, #88]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017c90:	685b      	ldr	r3, [r3, #4]
 8017c92:	891b      	ldrh	r3, [r3, #8]
 8017c94:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017c98:	429a      	cmp	r2, r3
 8017c9a:	d906      	bls.n	8017caa <tcp_receive+0x5ae>
 8017c9c:	4b13      	ldr	r3, [pc, #76]	@ (8017cec <tcp_receive+0x5f0>)
 8017c9e:	f240 5297 	movw	r2, #1431	@ 0x597
 8017ca2:	4916      	ldr	r1, [pc, #88]	@ (8017cfc <tcp_receive+0x600>)
 8017ca4:	4813      	ldr	r0, [pc, #76]	@ (8017cf4 <tcp_receive+0x5f8>)
 8017ca6:	f007 fa69 	bl	801f17c <iprintf>
      inseg.len -= off;
 8017caa:	4b0f      	ldr	r3, [pc, #60]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017cac:	891a      	ldrh	r2, [r3, #8]
 8017cae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017cb2:	1ad3      	subs	r3, r2, r3
 8017cb4:	b29a      	uxth	r2, r3
 8017cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017cb8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017cba:	4b0b      	ldr	r3, [pc, #44]	@ (8017ce8 <tcp_receive+0x5ec>)
 8017cbc:	685b      	ldr	r3, [r3, #4]
 8017cbe:	891a      	ldrh	r2, [r3, #8]
 8017cc0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017cc4:	1ad3      	subs	r3, r2, r3
 8017cc6:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017cc8:	e02a      	b.n	8017d20 <tcp_receive+0x624>
 8017cca:	bf00      	nop
 8017ccc:	080260a0 	.word	0x080260a0
 8017cd0:	080260a8 	.word	0x080260a8
 8017cd4:	20067db8 	.word	0x20067db8
 8017cd8:	20067db4 	.word	0x20067db4
 8017cdc:	20067d78 	.word	0x20067d78
 8017ce0:	20067dba 	.word	0x20067dba
 8017ce4:	20067db0 	.word	0x20067db0
 8017ce8:	20067d90 	.word	0x20067d90
 8017cec:	08025d38 	.word	0x08025d38
 8017cf0:	080260b0 	.word	0x080260b0
 8017cf4:	08025d84 	.word	0x08025d84
 8017cf8:	080260c0 	.word	0x080260c0
 8017cfc:	080260d0 	.word	0x080260d0
        off -= p->len;
 8017d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d02:	895b      	ldrh	r3, [r3, #10]
 8017d04:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017d08:	1ad3      	subs	r3, r2, r3
 8017d0a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8017d0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d10:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017d12:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d16:	2200      	movs	r2, #0
 8017d18:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8017d1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d1c:	681b      	ldr	r3, [r3, #0]
 8017d1e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8017d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d22:	895b      	ldrh	r3, [r3, #10]
 8017d24:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017d28:	429a      	cmp	r2, r3
 8017d2a:	d8e9      	bhi.n	8017d00 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8017d2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017d30:	4619      	mov	r1, r3
 8017d32:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017d34:	f7fb fdf8 	bl	8013928 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d3c:	4a90      	ldr	r2, [pc, #576]	@ (8017f80 <tcp_receive+0x884>)
 8017d3e:	6013      	str	r3, [r2, #0]
 8017d40:	4b90      	ldr	r3, [pc, #576]	@ (8017f84 <tcp_receive+0x888>)
 8017d42:	68db      	ldr	r3, [r3, #12]
 8017d44:	4a8e      	ldr	r2, [pc, #568]	@ (8017f80 <tcp_receive+0x884>)
 8017d46:	6812      	ldr	r2, [r2, #0]
 8017d48:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017d4a:	e00d      	b.n	8017d68 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8017d4c:	4b8c      	ldr	r3, [pc, #560]	@ (8017f80 <tcp_receive+0x884>)
 8017d4e:	681a      	ldr	r2, [r3, #0]
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d54:	1ad3      	subs	r3, r2, r3
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	da06      	bge.n	8017d68 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	8b5b      	ldrh	r3, [r3, #26]
 8017d5e:	f043 0302 	orr.w	r3, r3, #2
 8017d62:	b29a      	uxth	r2, r3
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017d68:	4b85      	ldr	r3, [pc, #532]	@ (8017f80 <tcp_receive+0x884>)
 8017d6a:	681a      	ldr	r2, [r3, #0]
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d70:	1ad3      	subs	r3, r2, r3
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	f2c0 8427 	blt.w	80185c6 <tcp_receive+0xeca>
 8017d78:	4b81      	ldr	r3, [pc, #516]	@ (8017f80 <tcp_receive+0x884>)
 8017d7a:	681a      	ldr	r2, [r3, #0]
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d80:	6879      	ldr	r1, [r7, #4]
 8017d82:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d84:	440b      	add	r3, r1
 8017d86:	1ad3      	subs	r3, r2, r3
 8017d88:	3301      	adds	r3, #1
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	f300 841b 	bgt.w	80185c6 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d94:	4b7a      	ldr	r3, [pc, #488]	@ (8017f80 <tcp_receive+0x884>)
 8017d96:	681b      	ldr	r3, [r3, #0]
 8017d98:	429a      	cmp	r2, r3
 8017d9a:	f040 8298 	bne.w	80182ce <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8017d9e:	4b79      	ldr	r3, [pc, #484]	@ (8017f84 <tcp_receive+0x888>)
 8017da0:	891c      	ldrh	r4, [r3, #8]
 8017da2:	4b78      	ldr	r3, [pc, #480]	@ (8017f84 <tcp_receive+0x888>)
 8017da4:	68db      	ldr	r3, [r3, #12]
 8017da6:	899b      	ldrh	r3, [r3, #12]
 8017da8:	b29b      	uxth	r3, r3
 8017daa:	4618      	mov	r0, r3
 8017dac:	f7f9 fa68 	bl	8011280 <lwip_htons>
 8017db0:	4603      	mov	r3, r0
 8017db2:	b2db      	uxtb	r3, r3
 8017db4:	f003 0303 	and.w	r3, r3, #3
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	d001      	beq.n	8017dc0 <tcp_receive+0x6c4>
 8017dbc:	2301      	movs	r3, #1
 8017dbe:	e000      	b.n	8017dc2 <tcp_receive+0x6c6>
 8017dc0:	2300      	movs	r3, #0
 8017dc2:	4423      	add	r3, r4
 8017dc4:	b29a      	uxth	r2, r3
 8017dc6:	4b70      	ldr	r3, [pc, #448]	@ (8017f88 <tcp_receive+0x88c>)
 8017dc8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8017dca:	687b      	ldr	r3, [r7, #4]
 8017dcc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017dce:	4b6e      	ldr	r3, [pc, #440]	@ (8017f88 <tcp_receive+0x88c>)
 8017dd0:	881b      	ldrh	r3, [r3, #0]
 8017dd2:	429a      	cmp	r2, r3
 8017dd4:	d274      	bcs.n	8017ec0 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017dd6:	4b6b      	ldr	r3, [pc, #428]	@ (8017f84 <tcp_receive+0x888>)
 8017dd8:	68db      	ldr	r3, [r3, #12]
 8017dda:	899b      	ldrh	r3, [r3, #12]
 8017ddc:	b29b      	uxth	r3, r3
 8017dde:	4618      	mov	r0, r3
 8017de0:	f7f9 fa4e 	bl	8011280 <lwip_htons>
 8017de4:	4603      	mov	r3, r0
 8017de6:	b2db      	uxtb	r3, r3
 8017de8:	f003 0301 	and.w	r3, r3, #1
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d01e      	beq.n	8017e2e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017df0:	4b64      	ldr	r3, [pc, #400]	@ (8017f84 <tcp_receive+0x888>)
 8017df2:	68db      	ldr	r3, [r3, #12]
 8017df4:	899b      	ldrh	r3, [r3, #12]
 8017df6:	b29b      	uxth	r3, r3
 8017df8:	b21b      	sxth	r3, r3
 8017dfa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017dfe:	b21c      	sxth	r4, r3
 8017e00:	4b60      	ldr	r3, [pc, #384]	@ (8017f84 <tcp_receive+0x888>)
 8017e02:	68db      	ldr	r3, [r3, #12]
 8017e04:	899b      	ldrh	r3, [r3, #12]
 8017e06:	b29b      	uxth	r3, r3
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7f9 fa39 	bl	8011280 <lwip_htons>
 8017e0e:	4603      	mov	r3, r0
 8017e10:	b2db      	uxtb	r3, r3
 8017e12:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017e16:	b29b      	uxth	r3, r3
 8017e18:	4618      	mov	r0, r3
 8017e1a:	f7f9 fa31 	bl	8011280 <lwip_htons>
 8017e1e:	4603      	mov	r3, r0
 8017e20:	b21b      	sxth	r3, r3
 8017e22:	4323      	orrs	r3, r4
 8017e24:	b21a      	sxth	r2, r3
 8017e26:	4b57      	ldr	r3, [pc, #348]	@ (8017f84 <tcp_receive+0x888>)
 8017e28:	68db      	ldr	r3, [r3, #12]
 8017e2a:	b292      	uxth	r2, r2
 8017e2c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8017e2e:	687b      	ldr	r3, [r7, #4]
 8017e30:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017e32:	4b54      	ldr	r3, [pc, #336]	@ (8017f84 <tcp_receive+0x888>)
 8017e34:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017e36:	4b53      	ldr	r3, [pc, #332]	@ (8017f84 <tcp_receive+0x888>)
 8017e38:	68db      	ldr	r3, [r3, #12]
 8017e3a:	899b      	ldrh	r3, [r3, #12]
 8017e3c:	b29b      	uxth	r3, r3
 8017e3e:	4618      	mov	r0, r3
 8017e40:	f7f9 fa1e 	bl	8011280 <lwip_htons>
 8017e44:	4603      	mov	r3, r0
 8017e46:	b2db      	uxtb	r3, r3
 8017e48:	f003 0302 	and.w	r3, r3, #2
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d005      	beq.n	8017e5c <tcp_receive+0x760>
            inseg.len -= 1;
 8017e50:	4b4c      	ldr	r3, [pc, #304]	@ (8017f84 <tcp_receive+0x888>)
 8017e52:	891b      	ldrh	r3, [r3, #8]
 8017e54:	3b01      	subs	r3, #1
 8017e56:	b29a      	uxth	r2, r3
 8017e58:	4b4a      	ldr	r3, [pc, #296]	@ (8017f84 <tcp_receive+0x888>)
 8017e5a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8017e5c:	4b49      	ldr	r3, [pc, #292]	@ (8017f84 <tcp_receive+0x888>)
 8017e5e:	685b      	ldr	r3, [r3, #4]
 8017e60:	4a48      	ldr	r2, [pc, #288]	@ (8017f84 <tcp_receive+0x888>)
 8017e62:	8912      	ldrh	r2, [r2, #8]
 8017e64:	4611      	mov	r1, r2
 8017e66:	4618      	mov	r0, r3
 8017e68:	f7fb fc5e 	bl	8013728 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8017e6c:	4b45      	ldr	r3, [pc, #276]	@ (8017f84 <tcp_receive+0x888>)
 8017e6e:	891c      	ldrh	r4, [r3, #8]
 8017e70:	4b44      	ldr	r3, [pc, #272]	@ (8017f84 <tcp_receive+0x888>)
 8017e72:	68db      	ldr	r3, [r3, #12]
 8017e74:	899b      	ldrh	r3, [r3, #12]
 8017e76:	b29b      	uxth	r3, r3
 8017e78:	4618      	mov	r0, r3
 8017e7a:	f7f9 fa01 	bl	8011280 <lwip_htons>
 8017e7e:	4603      	mov	r3, r0
 8017e80:	b2db      	uxtb	r3, r3
 8017e82:	f003 0303 	and.w	r3, r3, #3
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	d001      	beq.n	8017e8e <tcp_receive+0x792>
 8017e8a:	2301      	movs	r3, #1
 8017e8c:	e000      	b.n	8017e90 <tcp_receive+0x794>
 8017e8e:	2300      	movs	r3, #0
 8017e90:	4423      	add	r3, r4
 8017e92:	b29a      	uxth	r2, r3
 8017e94:	4b3c      	ldr	r3, [pc, #240]	@ (8017f88 <tcp_receive+0x88c>)
 8017e96:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e98:	4b3b      	ldr	r3, [pc, #236]	@ (8017f88 <tcp_receive+0x88c>)
 8017e9a:	881b      	ldrh	r3, [r3, #0]
 8017e9c:	461a      	mov	r2, r3
 8017e9e:	4b38      	ldr	r3, [pc, #224]	@ (8017f80 <tcp_receive+0x884>)
 8017ea0:	681b      	ldr	r3, [r3, #0]
 8017ea2:	441a      	add	r2, r3
 8017ea4:	687b      	ldr	r3, [r7, #4]
 8017ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017ea8:	6879      	ldr	r1, [r7, #4]
 8017eaa:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017eac:	440b      	add	r3, r1
 8017eae:	429a      	cmp	r2, r3
 8017eb0:	d006      	beq.n	8017ec0 <tcp_receive+0x7c4>
 8017eb2:	4b36      	ldr	r3, [pc, #216]	@ (8017f8c <tcp_receive+0x890>)
 8017eb4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8017eb8:	4935      	ldr	r1, [pc, #212]	@ (8017f90 <tcp_receive+0x894>)
 8017eba:	4836      	ldr	r0, [pc, #216]	@ (8017f94 <tcp_receive+0x898>)
 8017ebc:	f007 f95e 	bl	801f17c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	f000 80e6 	beq.w	8018096 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017eca:	4b2e      	ldr	r3, [pc, #184]	@ (8017f84 <tcp_receive+0x888>)
 8017ecc:	68db      	ldr	r3, [r3, #12]
 8017ece:	899b      	ldrh	r3, [r3, #12]
 8017ed0:	b29b      	uxth	r3, r3
 8017ed2:	4618      	mov	r0, r3
 8017ed4:	f7f9 f9d4 	bl	8011280 <lwip_htons>
 8017ed8:	4603      	mov	r3, r0
 8017eda:	b2db      	uxtb	r3, r3
 8017edc:	f003 0301 	and.w	r3, r3, #1
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d010      	beq.n	8017f06 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017ee4:	e00a      	b.n	8017efc <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017eea:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ef0:	681a      	ldr	r2, [r3, #0]
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8017ef6:	68f8      	ldr	r0, [r7, #12]
 8017ef8:	f7fd fcc5 	bl	8015886 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017efc:	687b      	ldr	r3, [r7, #4]
 8017efe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d1f0      	bne.n	8017ee6 <tcp_receive+0x7ea>
 8017f04:	e0c7      	b.n	8018096 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017f0c:	e051      	b.n	8017fb2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017f10:	68db      	ldr	r3, [r3, #12]
 8017f12:	899b      	ldrh	r3, [r3, #12]
 8017f14:	b29b      	uxth	r3, r3
 8017f16:	4618      	mov	r0, r3
 8017f18:	f7f9 f9b2 	bl	8011280 <lwip_htons>
 8017f1c:	4603      	mov	r3, r0
 8017f1e:	b2db      	uxtb	r3, r3
 8017f20:	f003 0301 	and.w	r3, r3, #1
 8017f24:	2b00      	cmp	r3, #0
 8017f26:	d03c      	beq.n	8017fa2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017f28:	4b16      	ldr	r3, [pc, #88]	@ (8017f84 <tcp_receive+0x888>)
 8017f2a:	68db      	ldr	r3, [r3, #12]
 8017f2c:	899b      	ldrh	r3, [r3, #12]
 8017f2e:	b29b      	uxth	r3, r3
 8017f30:	4618      	mov	r0, r3
 8017f32:	f7f9 f9a5 	bl	8011280 <lwip_htons>
 8017f36:	4603      	mov	r3, r0
 8017f38:	b2db      	uxtb	r3, r3
 8017f3a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d12f      	bne.n	8017fa2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017f42:	4b10      	ldr	r3, [pc, #64]	@ (8017f84 <tcp_receive+0x888>)
 8017f44:	68db      	ldr	r3, [r3, #12]
 8017f46:	899b      	ldrh	r3, [r3, #12]
 8017f48:	b29c      	uxth	r4, r3
 8017f4a:	2001      	movs	r0, #1
 8017f4c:	f7f9 f998 	bl	8011280 <lwip_htons>
 8017f50:	4603      	mov	r3, r0
 8017f52:	461a      	mov	r2, r3
 8017f54:	4b0b      	ldr	r3, [pc, #44]	@ (8017f84 <tcp_receive+0x888>)
 8017f56:	68db      	ldr	r3, [r3, #12]
 8017f58:	4322      	orrs	r2, r4
 8017f5a:	b292      	uxth	r2, r2
 8017f5c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8017f5e:	4b09      	ldr	r3, [pc, #36]	@ (8017f84 <tcp_receive+0x888>)
 8017f60:	891c      	ldrh	r4, [r3, #8]
 8017f62:	4b08      	ldr	r3, [pc, #32]	@ (8017f84 <tcp_receive+0x888>)
 8017f64:	68db      	ldr	r3, [r3, #12]
 8017f66:	899b      	ldrh	r3, [r3, #12]
 8017f68:	b29b      	uxth	r3, r3
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	f7f9 f988 	bl	8011280 <lwip_htons>
 8017f70:	4603      	mov	r3, r0
 8017f72:	b2db      	uxtb	r3, r3
 8017f74:	f003 0303 	and.w	r3, r3, #3
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d00d      	beq.n	8017f98 <tcp_receive+0x89c>
 8017f7c:	2301      	movs	r3, #1
 8017f7e:	e00c      	b.n	8017f9a <tcp_receive+0x89e>
 8017f80:	20067db0 	.word	0x20067db0
 8017f84:	20067d90 	.word	0x20067d90
 8017f88:	20067dba 	.word	0x20067dba
 8017f8c:	08025d38 	.word	0x08025d38
 8017f90:	080260e0 	.word	0x080260e0
 8017f94:	08025d84 	.word	0x08025d84
 8017f98:	2300      	movs	r3, #0
 8017f9a:	4423      	add	r3, r4
 8017f9c:	b29a      	uxth	r2, r3
 8017f9e:	4b98      	ldr	r3, [pc, #608]	@ (8018200 <tcp_receive+0xb04>)
 8017fa0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fa4:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8017fac:	6938      	ldr	r0, [r7, #16]
 8017fae:	f7fd fc6a 	bl	8015886 <tcp_seg_free>
            while (next &&
 8017fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d00e      	beq.n	8017fd6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017fb8:	4b91      	ldr	r3, [pc, #580]	@ (8018200 <tcp_receive+0xb04>)
 8017fba:	881b      	ldrh	r3, [r3, #0]
 8017fbc:	461a      	mov	r2, r3
 8017fbe:	4b91      	ldr	r3, [pc, #580]	@ (8018204 <tcp_receive+0xb08>)
 8017fc0:	681b      	ldr	r3, [r3, #0]
 8017fc2:	441a      	add	r2, r3
 8017fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fc6:	68db      	ldr	r3, [r3, #12]
 8017fc8:	685b      	ldr	r3, [r3, #4]
 8017fca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017fcc:	8909      	ldrh	r1, [r1, #8]
 8017fce:	440b      	add	r3, r1
 8017fd0:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	da9b      	bge.n	8017f0e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d059      	beq.n	8018090 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017fdc:	4b88      	ldr	r3, [pc, #544]	@ (8018200 <tcp_receive+0xb04>)
 8017fde:	881b      	ldrh	r3, [r3, #0]
 8017fe0:	461a      	mov	r2, r3
 8017fe2:	4b88      	ldr	r3, [pc, #544]	@ (8018204 <tcp_receive+0xb08>)
 8017fe4:	681b      	ldr	r3, [r3, #0]
 8017fe6:	441a      	add	r2, r3
 8017fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fea:	68db      	ldr	r3, [r3, #12]
 8017fec:	685b      	ldr	r3, [r3, #4]
 8017fee:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	dd4d      	ble.n	8018090 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017ff6:	68db      	ldr	r3, [r3, #12]
 8017ff8:	685b      	ldr	r3, [r3, #4]
 8017ffa:	b29a      	uxth	r2, r3
 8017ffc:	4b81      	ldr	r3, [pc, #516]	@ (8018204 <tcp_receive+0xb08>)
 8017ffe:	681b      	ldr	r3, [r3, #0]
 8018000:	b29b      	uxth	r3, r3
 8018002:	1ad3      	subs	r3, r2, r3
 8018004:	b29a      	uxth	r2, r3
 8018006:	4b80      	ldr	r3, [pc, #512]	@ (8018208 <tcp_receive+0xb0c>)
 8018008:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801800a:	4b7f      	ldr	r3, [pc, #508]	@ (8018208 <tcp_receive+0xb0c>)
 801800c:	68db      	ldr	r3, [r3, #12]
 801800e:	899b      	ldrh	r3, [r3, #12]
 8018010:	b29b      	uxth	r3, r3
 8018012:	4618      	mov	r0, r3
 8018014:	f7f9 f934 	bl	8011280 <lwip_htons>
 8018018:	4603      	mov	r3, r0
 801801a:	b2db      	uxtb	r3, r3
 801801c:	f003 0302 	and.w	r3, r3, #2
 8018020:	2b00      	cmp	r3, #0
 8018022:	d005      	beq.n	8018030 <tcp_receive+0x934>
                inseg.len -= 1;
 8018024:	4b78      	ldr	r3, [pc, #480]	@ (8018208 <tcp_receive+0xb0c>)
 8018026:	891b      	ldrh	r3, [r3, #8]
 8018028:	3b01      	subs	r3, #1
 801802a:	b29a      	uxth	r2, r3
 801802c:	4b76      	ldr	r3, [pc, #472]	@ (8018208 <tcp_receive+0xb0c>)
 801802e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018030:	4b75      	ldr	r3, [pc, #468]	@ (8018208 <tcp_receive+0xb0c>)
 8018032:	685b      	ldr	r3, [r3, #4]
 8018034:	4a74      	ldr	r2, [pc, #464]	@ (8018208 <tcp_receive+0xb0c>)
 8018036:	8912      	ldrh	r2, [r2, #8]
 8018038:	4611      	mov	r1, r2
 801803a:	4618      	mov	r0, r3
 801803c:	f7fb fb74 	bl	8013728 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018040:	4b71      	ldr	r3, [pc, #452]	@ (8018208 <tcp_receive+0xb0c>)
 8018042:	891c      	ldrh	r4, [r3, #8]
 8018044:	4b70      	ldr	r3, [pc, #448]	@ (8018208 <tcp_receive+0xb0c>)
 8018046:	68db      	ldr	r3, [r3, #12]
 8018048:	899b      	ldrh	r3, [r3, #12]
 801804a:	b29b      	uxth	r3, r3
 801804c:	4618      	mov	r0, r3
 801804e:	f7f9 f917 	bl	8011280 <lwip_htons>
 8018052:	4603      	mov	r3, r0
 8018054:	b2db      	uxtb	r3, r3
 8018056:	f003 0303 	and.w	r3, r3, #3
 801805a:	2b00      	cmp	r3, #0
 801805c:	d001      	beq.n	8018062 <tcp_receive+0x966>
 801805e:	2301      	movs	r3, #1
 8018060:	e000      	b.n	8018064 <tcp_receive+0x968>
 8018062:	2300      	movs	r3, #0
 8018064:	4423      	add	r3, r4
 8018066:	b29a      	uxth	r2, r3
 8018068:	4b65      	ldr	r3, [pc, #404]	@ (8018200 <tcp_receive+0xb04>)
 801806a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801806c:	4b64      	ldr	r3, [pc, #400]	@ (8018200 <tcp_receive+0xb04>)
 801806e:	881b      	ldrh	r3, [r3, #0]
 8018070:	461a      	mov	r2, r3
 8018072:	4b64      	ldr	r3, [pc, #400]	@ (8018204 <tcp_receive+0xb08>)
 8018074:	681b      	ldr	r3, [r3, #0]
 8018076:	441a      	add	r2, r3
 8018078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801807a:	68db      	ldr	r3, [r3, #12]
 801807c:	685b      	ldr	r3, [r3, #4]
 801807e:	429a      	cmp	r2, r3
 8018080:	d006      	beq.n	8018090 <tcp_receive+0x994>
 8018082:	4b62      	ldr	r3, [pc, #392]	@ (801820c <tcp_receive+0xb10>)
 8018084:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018088:	4961      	ldr	r1, [pc, #388]	@ (8018210 <tcp_receive+0xb14>)
 801808a:	4862      	ldr	r0, [pc, #392]	@ (8018214 <tcp_receive+0xb18>)
 801808c:	f007 f876 	bl	801f17c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8018090:	687b      	ldr	r3, [r7, #4]
 8018092:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018094:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018096:	4b5a      	ldr	r3, [pc, #360]	@ (8018200 <tcp_receive+0xb04>)
 8018098:	881b      	ldrh	r3, [r3, #0]
 801809a:	461a      	mov	r2, r3
 801809c:	4b59      	ldr	r3, [pc, #356]	@ (8018204 <tcp_receive+0xb08>)
 801809e:	681b      	ldr	r3, [r3, #0]
 80180a0:	441a      	add	r2, r3
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80180aa:	4b55      	ldr	r3, [pc, #340]	@ (8018200 <tcp_receive+0xb04>)
 80180ac:	881b      	ldrh	r3, [r3, #0]
 80180ae:	429a      	cmp	r2, r3
 80180b0:	d206      	bcs.n	80180c0 <tcp_receive+0x9c4>
 80180b2:	4b56      	ldr	r3, [pc, #344]	@ (801820c <tcp_receive+0xb10>)
 80180b4:	f240 6207 	movw	r2, #1543	@ 0x607
 80180b8:	4957      	ldr	r1, [pc, #348]	@ (8018218 <tcp_receive+0xb1c>)
 80180ba:	4856      	ldr	r0, [pc, #344]	@ (8018214 <tcp_receive+0xb18>)
 80180bc:	f007 f85e 	bl	801f17c <iprintf>
        pcb->rcv_wnd -= tcplen;
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80180c4:	4b4e      	ldr	r3, [pc, #312]	@ (8018200 <tcp_receive+0xb04>)
 80180c6:	881b      	ldrh	r3, [r3, #0]
 80180c8:	1ad3      	subs	r3, r2, r3
 80180ca:	b29a      	uxth	r2, r3
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80180d0:	6878      	ldr	r0, [r7, #4]
 80180d2:	f7fc fd99 	bl	8014c08 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80180d6:	4b4c      	ldr	r3, [pc, #304]	@ (8018208 <tcp_receive+0xb0c>)
 80180d8:	685b      	ldr	r3, [r3, #4]
 80180da:	891b      	ldrh	r3, [r3, #8]
 80180dc:	2b00      	cmp	r3, #0
 80180de:	d006      	beq.n	80180ee <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80180e0:	4b49      	ldr	r3, [pc, #292]	@ (8018208 <tcp_receive+0xb0c>)
 80180e2:	685b      	ldr	r3, [r3, #4]
 80180e4:	4a4d      	ldr	r2, [pc, #308]	@ (801821c <tcp_receive+0xb20>)
 80180e6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80180e8:	4b47      	ldr	r3, [pc, #284]	@ (8018208 <tcp_receive+0xb0c>)
 80180ea:	2200      	movs	r2, #0
 80180ec:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80180ee:	4b46      	ldr	r3, [pc, #280]	@ (8018208 <tcp_receive+0xb0c>)
 80180f0:	68db      	ldr	r3, [r3, #12]
 80180f2:	899b      	ldrh	r3, [r3, #12]
 80180f4:	b29b      	uxth	r3, r3
 80180f6:	4618      	mov	r0, r3
 80180f8:	f7f9 f8c2 	bl	8011280 <lwip_htons>
 80180fc:	4603      	mov	r3, r0
 80180fe:	b2db      	uxtb	r3, r3
 8018100:	f003 0301 	and.w	r3, r3, #1
 8018104:	2b00      	cmp	r3, #0
 8018106:	f000 80b8 	beq.w	801827a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801810a:	4b45      	ldr	r3, [pc, #276]	@ (8018220 <tcp_receive+0xb24>)
 801810c:	781b      	ldrb	r3, [r3, #0]
 801810e:	f043 0320 	orr.w	r3, r3, #32
 8018112:	b2da      	uxtb	r2, r3
 8018114:	4b42      	ldr	r3, [pc, #264]	@ (8018220 <tcp_receive+0xb24>)
 8018116:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018118:	e0af      	b.n	801827a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801811a:	687b      	ldr	r3, [r7, #4]
 801811c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801811e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018124:	68db      	ldr	r3, [r3, #12]
 8018126:	685b      	ldr	r3, [r3, #4]
 8018128:	4a36      	ldr	r2, [pc, #216]	@ (8018204 <tcp_receive+0xb08>)
 801812a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801812c:	68bb      	ldr	r3, [r7, #8]
 801812e:	891b      	ldrh	r3, [r3, #8]
 8018130:	461c      	mov	r4, r3
 8018132:	68bb      	ldr	r3, [r7, #8]
 8018134:	68db      	ldr	r3, [r3, #12]
 8018136:	899b      	ldrh	r3, [r3, #12]
 8018138:	b29b      	uxth	r3, r3
 801813a:	4618      	mov	r0, r3
 801813c:	f7f9 f8a0 	bl	8011280 <lwip_htons>
 8018140:	4603      	mov	r3, r0
 8018142:	b2db      	uxtb	r3, r3
 8018144:	f003 0303 	and.w	r3, r3, #3
 8018148:	2b00      	cmp	r3, #0
 801814a:	d001      	beq.n	8018150 <tcp_receive+0xa54>
 801814c:	2301      	movs	r3, #1
 801814e:	e000      	b.n	8018152 <tcp_receive+0xa56>
 8018150:	2300      	movs	r3, #0
 8018152:	191a      	adds	r2, r3, r4
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018158:	441a      	add	r2, r3
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801815e:	687b      	ldr	r3, [r7, #4]
 8018160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018162:	461c      	mov	r4, r3
 8018164:	68bb      	ldr	r3, [r7, #8]
 8018166:	891b      	ldrh	r3, [r3, #8]
 8018168:	461d      	mov	r5, r3
 801816a:	68bb      	ldr	r3, [r7, #8]
 801816c:	68db      	ldr	r3, [r3, #12]
 801816e:	899b      	ldrh	r3, [r3, #12]
 8018170:	b29b      	uxth	r3, r3
 8018172:	4618      	mov	r0, r3
 8018174:	f7f9 f884 	bl	8011280 <lwip_htons>
 8018178:	4603      	mov	r3, r0
 801817a:	b2db      	uxtb	r3, r3
 801817c:	f003 0303 	and.w	r3, r3, #3
 8018180:	2b00      	cmp	r3, #0
 8018182:	d001      	beq.n	8018188 <tcp_receive+0xa8c>
 8018184:	2301      	movs	r3, #1
 8018186:	e000      	b.n	801818a <tcp_receive+0xa8e>
 8018188:	2300      	movs	r3, #0
 801818a:	442b      	add	r3, r5
 801818c:	429c      	cmp	r4, r3
 801818e:	d206      	bcs.n	801819e <tcp_receive+0xaa2>
 8018190:	4b1e      	ldr	r3, [pc, #120]	@ (801820c <tcp_receive+0xb10>)
 8018192:	f240 622b 	movw	r2, #1579	@ 0x62b
 8018196:	4923      	ldr	r1, [pc, #140]	@ (8018224 <tcp_receive+0xb28>)
 8018198:	481e      	ldr	r0, [pc, #120]	@ (8018214 <tcp_receive+0xb18>)
 801819a:	f006 ffef 	bl	801f17c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801819e:	68bb      	ldr	r3, [r7, #8]
 80181a0:	891b      	ldrh	r3, [r3, #8]
 80181a2:	461c      	mov	r4, r3
 80181a4:	68bb      	ldr	r3, [r7, #8]
 80181a6:	68db      	ldr	r3, [r3, #12]
 80181a8:	899b      	ldrh	r3, [r3, #12]
 80181aa:	b29b      	uxth	r3, r3
 80181ac:	4618      	mov	r0, r3
 80181ae:	f7f9 f867 	bl	8011280 <lwip_htons>
 80181b2:	4603      	mov	r3, r0
 80181b4:	b2db      	uxtb	r3, r3
 80181b6:	f003 0303 	and.w	r3, r3, #3
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	d001      	beq.n	80181c2 <tcp_receive+0xac6>
 80181be:	2301      	movs	r3, #1
 80181c0:	e000      	b.n	80181c4 <tcp_receive+0xac8>
 80181c2:	2300      	movs	r3, #0
 80181c4:	1919      	adds	r1, r3, r4
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80181ca:	b28b      	uxth	r3, r1
 80181cc:	1ad3      	subs	r3, r2, r3
 80181ce:	b29a      	uxth	r2, r3
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80181d4:	6878      	ldr	r0, [r7, #4]
 80181d6:	f7fc fd17 	bl	8014c08 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80181da:	68bb      	ldr	r3, [r7, #8]
 80181dc:	685b      	ldr	r3, [r3, #4]
 80181de:	891b      	ldrh	r3, [r3, #8]
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d028      	beq.n	8018236 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80181e4:	4b0d      	ldr	r3, [pc, #52]	@ (801821c <tcp_receive+0xb20>)
 80181e6:	681b      	ldr	r3, [r3, #0]
 80181e8:	2b00      	cmp	r3, #0
 80181ea:	d01d      	beq.n	8018228 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80181ec:	4b0b      	ldr	r3, [pc, #44]	@ (801821c <tcp_receive+0xb20>)
 80181ee:	681a      	ldr	r2, [r3, #0]
 80181f0:	68bb      	ldr	r3, [r7, #8]
 80181f2:	685b      	ldr	r3, [r3, #4]
 80181f4:	4619      	mov	r1, r3
 80181f6:	4610      	mov	r0, r2
 80181f8:	f7fb fcea 	bl	8013bd0 <pbuf_cat>
 80181fc:	e018      	b.n	8018230 <tcp_receive+0xb34>
 80181fe:	bf00      	nop
 8018200:	20067dba 	.word	0x20067dba
 8018204:	20067db0 	.word	0x20067db0
 8018208:	20067d90 	.word	0x20067d90
 801820c:	08025d38 	.word	0x08025d38
 8018210:	08026118 	.word	0x08026118
 8018214:	08025d84 	.word	0x08025d84
 8018218:	08026154 	.word	0x08026154
 801821c:	20067dc0 	.word	0x20067dc0
 8018220:	20067dbd 	.word	0x20067dbd
 8018224:	08026174 	.word	0x08026174
            } else {
              recv_data = cseg->p;
 8018228:	68bb      	ldr	r3, [r7, #8]
 801822a:	685b      	ldr	r3, [r3, #4]
 801822c:	4a70      	ldr	r2, [pc, #448]	@ (80183f0 <tcp_receive+0xcf4>)
 801822e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8018230:	68bb      	ldr	r3, [r7, #8]
 8018232:	2200      	movs	r2, #0
 8018234:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018236:	68bb      	ldr	r3, [r7, #8]
 8018238:	68db      	ldr	r3, [r3, #12]
 801823a:	899b      	ldrh	r3, [r3, #12]
 801823c:	b29b      	uxth	r3, r3
 801823e:	4618      	mov	r0, r3
 8018240:	f7f9 f81e 	bl	8011280 <lwip_htons>
 8018244:	4603      	mov	r3, r0
 8018246:	b2db      	uxtb	r3, r3
 8018248:	f003 0301 	and.w	r3, r3, #1
 801824c:	2b00      	cmp	r3, #0
 801824e:	d00d      	beq.n	801826c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8018250:	4b68      	ldr	r3, [pc, #416]	@ (80183f4 <tcp_receive+0xcf8>)
 8018252:	781b      	ldrb	r3, [r3, #0]
 8018254:	f043 0320 	orr.w	r3, r3, #32
 8018258:	b2da      	uxtb	r2, r3
 801825a:	4b66      	ldr	r3, [pc, #408]	@ (80183f4 <tcp_receive+0xcf8>)
 801825c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	7d1b      	ldrb	r3, [r3, #20]
 8018262:	2b04      	cmp	r3, #4
 8018264:	d102      	bne.n	801826c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	2207      	movs	r2, #7
 801826a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801826c:	68bb      	ldr	r3, [r7, #8]
 801826e:	681a      	ldr	r2, [r3, #0]
 8018270:	687b      	ldr	r3, [r7, #4]
 8018272:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8018274:	68b8      	ldr	r0, [r7, #8]
 8018276:	f7fd fb06 	bl	8015886 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801827e:	2b00      	cmp	r3, #0
 8018280:	d008      	beq.n	8018294 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018286:	68db      	ldr	r3, [r3, #12]
 8018288:	685a      	ldr	r2, [r3, #4]
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801828e:	429a      	cmp	r2, r3
 8018290:	f43f af43 	beq.w	801811a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	8b5b      	ldrh	r3, [r3, #26]
 8018298:	f003 0301 	and.w	r3, r3, #1
 801829c:	2b00      	cmp	r3, #0
 801829e:	d00e      	beq.n	80182be <tcp_receive+0xbc2>
 80182a0:	687b      	ldr	r3, [r7, #4]
 80182a2:	8b5b      	ldrh	r3, [r3, #26]
 80182a4:	f023 0301 	bic.w	r3, r3, #1
 80182a8:	b29a      	uxth	r2, r3
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	835a      	strh	r2, [r3, #26]
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	8b5b      	ldrh	r3, [r3, #26]
 80182b2:	f043 0302 	orr.w	r3, r3, #2
 80182b6:	b29a      	uxth	r2, r3
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80182bc:	e187      	b.n	80185ce <tcp_receive+0xed2>
        tcp_ack(pcb);
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	8b5b      	ldrh	r3, [r3, #26]
 80182c2:	f043 0301 	orr.w	r3, r3, #1
 80182c6:	b29a      	uxth	r2, r3
 80182c8:	687b      	ldr	r3, [r7, #4]
 80182ca:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80182cc:	e17f      	b.n	80185ce <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d106      	bne.n	80182e4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80182d6:	4848      	ldr	r0, [pc, #288]	@ (80183f8 <tcp_receive+0xcfc>)
 80182d8:	f7fd faee 	bl	80158b8 <tcp_seg_copy>
 80182dc:	4602      	mov	r2, r0
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80182e2:	e16c      	b.n	80185be <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80182e4:	2300      	movs	r3, #0
 80182e6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80182ee:	e156      	b.n	801859e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80182f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80182f2:	68db      	ldr	r3, [r3, #12]
 80182f4:	685a      	ldr	r2, [r3, #4]
 80182f6:	4b41      	ldr	r3, [pc, #260]	@ (80183fc <tcp_receive+0xd00>)
 80182f8:	681b      	ldr	r3, [r3, #0]
 80182fa:	429a      	cmp	r2, r3
 80182fc:	d11d      	bne.n	801833a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80182fe:	4b3e      	ldr	r3, [pc, #248]	@ (80183f8 <tcp_receive+0xcfc>)
 8018300:	891a      	ldrh	r2, [r3, #8]
 8018302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018304:	891b      	ldrh	r3, [r3, #8]
 8018306:	429a      	cmp	r2, r3
 8018308:	f240 814e 	bls.w	80185a8 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801830c:	483a      	ldr	r0, [pc, #232]	@ (80183f8 <tcp_receive+0xcfc>)
 801830e:	f7fd fad3 	bl	80158b8 <tcp_seg_copy>
 8018312:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018314:	697b      	ldr	r3, [r7, #20]
 8018316:	2b00      	cmp	r3, #0
 8018318:	f000 8148 	beq.w	80185ac <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801831c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801831e:	2b00      	cmp	r3, #0
 8018320:	d003      	beq.n	801832a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8018322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018324:	697a      	ldr	r2, [r7, #20]
 8018326:	601a      	str	r2, [r3, #0]
 8018328:	e002      	b.n	8018330 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	697a      	ldr	r2, [r7, #20]
 801832e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8018330:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018332:	6978      	ldr	r0, [r7, #20]
 8018334:	f7ff f8de 	bl	80174f4 <tcp_oos_insert_segment>
                }
                break;
 8018338:	e138      	b.n	80185ac <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801833a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801833c:	2b00      	cmp	r3, #0
 801833e:	d117      	bne.n	8018370 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018340:	4b2e      	ldr	r3, [pc, #184]	@ (80183fc <tcp_receive+0xd00>)
 8018342:	681a      	ldr	r2, [r3, #0]
 8018344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018346:	68db      	ldr	r3, [r3, #12]
 8018348:	685b      	ldr	r3, [r3, #4]
 801834a:	1ad3      	subs	r3, r2, r3
 801834c:	2b00      	cmp	r3, #0
 801834e:	da57      	bge.n	8018400 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018350:	4829      	ldr	r0, [pc, #164]	@ (80183f8 <tcp_receive+0xcfc>)
 8018352:	f7fd fab1 	bl	80158b8 <tcp_seg_copy>
 8018356:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018358:	69bb      	ldr	r3, [r7, #24]
 801835a:	2b00      	cmp	r3, #0
 801835c:	f000 8128 	beq.w	80185b0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	69ba      	ldr	r2, [r7, #24]
 8018364:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018366:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018368:	69b8      	ldr	r0, [r7, #24]
 801836a:	f7ff f8c3 	bl	80174f4 <tcp_oos_insert_segment>
                  }
                  break;
 801836e:	e11f      	b.n	80185b0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018370:	4b22      	ldr	r3, [pc, #136]	@ (80183fc <tcp_receive+0xd00>)
 8018372:	681a      	ldr	r2, [r3, #0]
 8018374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018376:	68db      	ldr	r3, [r3, #12]
 8018378:	685b      	ldr	r3, [r3, #4]
 801837a:	1ad3      	subs	r3, r2, r3
 801837c:	3b01      	subs	r3, #1
 801837e:	2b00      	cmp	r3, #0
 8018380:	db3e      	blt.n	8018400 <tcp_receive+0xd04>
 8018382:	4b1e      	ldr	r3, [pc, #120]	@ (80183fc <tcp_receive+0xd00>)
 8018384:	681a      	ldr	r2, [r3, #0]
 8018386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018388:	68db      	ldr	r3, [r3, #12]
 801838a:	685b      	ldr	r3, [r3, #4]
 801838c:	1ad3      	subs	r3, r2, r3
 801838e:	3301      	adds	r3, #1
 8018390:	2b00      	cmp	r3, #0
 8018392:	dc35      	bgt.n	8018400 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018394:	4818      	ldr	r0, [pc, #96]	@ (80183f8 <tcp_receive+0xcfc>)
 8018396:	f7fd fa8f 	bl	80158b8 <tcp_seg_copy>
 801839a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801839c:	69fb      	ldr	r3, [r7, #28]
 801839e:	2b00      	cmp	r3, #0
 80183a0:	f000 8108 	beq.w	80185b4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80183a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183a6:	68db      	ldr	r3, [r3, #12]
 80183a8:	685b      	ldr	r3, [r3, #4]
 80183aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80183ac:	8912      	ldrh	r2, [r2, #8]
 80183ae:	441a      	add	r2, r3
 80183b0:	4b12      	ldr	r3, [pc, #72]	@ (80183fc <tcp_receive+0xd00>)
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	1ad3      	subs	r3, r2, r3
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	dd12      	ble.n	80183e0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80183ba:	4b10      	ldr	r3, [pc, #64]	@ (80183fc <tcp_receive+0xd00>)
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	b29a      	uxth	r2, r3
 80183c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183c2:	68db      	ldr	r3, [r3, #12]
 80183c4:	685b      	ldr	r3, [r3, #4]
 80183c6:	b29b      	uxth	r3, r3
 80183c8:	1ad3      	subs	r3, r2, r3
 80183ca:	b29a      	uxth	r2, r3
 80183cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183ce:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80183d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183d2:	685a      	ldr	r2, [r3, #4]
 80183d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183d6:	891b      	ldrh	r3, [r3, #8]
 80183d8:	4619      	mov	r1, r3
 80183da:	4610      	mov	r0, r2
 80183dc:	f7fb f9a4 	bl	8013728 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80183e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183e2:	69fa      	ldr	r2, [r7, #28]
 80183e4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80183e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80183e8:	69f8      	ldr	r0, [r7, #28]
 80183ea:	f7ff f883 	bl	80174f4 <tcp_oos_insert_segment>
                  }
                  break;
 80183ee:	e0e1      	b.n	80185b4 <tcp_receive+0xeb8>
 80183f0:	20067dc0 	.word	0x20067dc0
 80183f4:	20067dbd 	.word	0x20067dbd
 80183f8:	20067d90 	.word	0x20067d90
 80183fc:	20067db0 	.word	0x20067db0
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8018400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018402:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8018404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018406:	681b      	ldr	r3, [r3, #0]
 8018408:	2b00      	cmp	r3, #0
 801840a:	f040 80c5 	bne.w	8018598 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801840e:	4b7f      	ldr	r3, [pc, #508]	@ (801860c <tcp_receive+0xf10>)
 8018410:	681a      	ldr	r2, [r3, #0]
 8018412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018414:	68db      	ldr	r3, [r3, #12]
 8018416:	685b      	ldr	r3, [r3, #4]
 8018418:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801841a:	2b00      	cmp	r3, #0
 801841c:	f340 80bc 	ble.w	8018598 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018422:	68db      	ldr	r3, [r3, #12]
 8018424:	899b      	ldrh	r3, [r3, #12]
 8018426:	b29b      	uxth	r3, r3
 8018428:	4618      	mov	r0, r3
 801842a:	f7f8 ff29 	bl	8011280 <lwip_htons>
 801842e:	4603      	mov	r3, r0
 8018430:	b2db      	uxtb	r3, r3
 8018432:	f003 0301 	and.w	r3, r3, #1
 8018436:	2b00      	cmp	r3, #0
 8018438:	f040 80be 	bne.w	80185b8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801843c:	4874      	ldr	r0, [pc, #464]	@ (8018610 <tcp_receive+0xf14>)
 801843e:	f7fd fa3b 	bl	80158b8 <tcp_seg_copy>
 8018442:	4602      	mov	r2, r0
 8018444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018446:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8018448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801844a:	681b      	ldr	r3, [r3, #0]
 801844c:	2b00      	cmp	r3, #0
 801844e:	f000 80b5 	beq.w	80185bc <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018454:	68db      	ldr	r3, [r3, #12]
 8018456:	685b      	ldr	r3, [r3, #4]
 8018458:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801845a:	8912      	ldrh	r2, [r2, #8]
 801845c:	441a      	add	r2, r3
 801845e:	4b6b      	ldr	r3, [pc, #428]	@ (801860c <tcp_receive+0xf10>)
 8018460:	681b      	ldr	r3, [r3, #0]
 8018462:	1ad3      	subs	r3, r2, r3
 8018464:	2b00      	cmp	r3, #0
 8018466:	dd12      	ble.n	801848e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018468:	4b68      	ldr	r3, [pc, #416]	@ (801860c <tcp_receive+0xf10>)
 801846a:	681b      	ldr	r3, [r3, #0]
 801846c:	b29a      	uxth	r2, r3
 801846e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018470:	68db      	ldr	r3, [r3, #12]
 8018472:	685b      	ldr	r3, [r3, #4]
 8018474:	b29b      	uxth	r3, r3
 8018476:	1ad3      	subs	r3, r2, r3
 8018478:	b29a      	uxth	r2, r3
 801847a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801847c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801847e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018480:	685a      	ldr	r2, [r3, #4]
 8018482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018484:	891b      	ldrh	r3, [r3, #8]
 8018486:	4619      	mov	r1, r3
 8018488:	4610      	mov	r0, r2
 801848a:	f7fb f94d 	bl	8013728 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801848e:	4b61      	ldr	r3, [pc, #388]	@ (8018614 <tcp_receive+0xf18>)
 8018490:	881b      	ldrh	r3, [r3, #0]
 8018492:	461a      	mov	r2, r3
 8018494:	4b5d      	ldr	r3, [pc, #372]	@ (801860c <tcp_receive+0xf10>)
 8018496:	681b      	ldr	r3, [r3, #0]
 8018498:	441a      	add	r2, r3
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801849e:	6879      	ldr	r1, [r7, #4]
 80184a0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80184a2:	440b      	add	r3, r1
 80184a4:	1ad3      	subs	r3, r2, r3
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	f340 8088 	ble.w	80185bc <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80184ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184ae:	681b      	ldr	r3, [r3, #0]
 80184b0:	68db      	ldr	r3, [r3, #12]
 80184b2:	899b      	ldrh	r3, [r3, #12]
 80184b4:	b29b      	uxth	r3, r3
 80184b6:	4618      	mov	r0, r3
 80184b8:	f7f8 fee2 	bl	8011280 <lwip_htons>
 80184bc:	4603      	mov	r3, r0
 80184be:	b2db      	uxtb	r3, r3
 80184c0:	f003 0301 	and.w	r3, r3, #1
 80184c4:	2b00      	cmp	r3, #0
 80184c6:	d021      	beq.n	801850c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80184c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184ca:	681b      	ldr	r3, [r3, #0]
 80184cc:	68db      	ldr	r3, [r3, #12]
 80184ce:	899b      	ldrh	r3, [r3, #12]
 80184d0:	b29b      	uxth	r3, r3
 80184d2:	b21b      	sxth	r3, r3
 80184d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80184d8:	b21c      	sxth	r4, r3
 80184da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184dc:	681b      	ldr	r3, [r3, #0]
 80184de:	68db      	ldr	r3, [r3, #12]
 80184e0:	899b      	ldrh	r3, [r3, #12]
 80184e2:	b29b      	uxth	r3, r3
 80184e4:	4618      	mov	r0, r3
 80184e6:	f7f8 fecb 	bl	8011280 <lwip_htons>
 80184ea:	4603      	mov	r3, r0
 80184ec:	b2db      	uxtb	r3, r3
 80184ee:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80184f2:	b29b      	uxth	r3, r3
 80184f4:	4618      	mov	r0, r3
 80184f6:	f7f8 fec3 	bl	8011280 <lwip_htons>
 80184fa:	4603      	mov	r3, r0
 80184fc:	b21b      	sxth	r3, r3
 80184fe:	4323      	orrs	r3, r4
 8018500:	b21a      	sxth	r2, r3
 8018502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018504:	681b      	ldr	r3, [r3, #0]
 8018506:	68db      	ldr	r3, [r3, #12]
 8018508:	b292      	uxth	r2, r2
 801850a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018510:	b29a      	uxth	r2, r3
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018516:	4413      	add	r3, r2
 8018518:	b299      	uxth	r1, r3
 801851a:	4b3c      	ldr	r3, [pc, #240]	@ (801860c <tcp_receive+0xf10>)
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	b29a      	uxth	r2, r3
 8018520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	1a8a      	subs	r2, r1, r2
 8018526:	b292      	uxth	r2, r2
 8018528:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801852a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801852c:	681b      	ldr	r3, [r3, #0]
 801852e:	685a      	ldr	r2, [r3, #4]
 8018530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018532:	681b      	ldr	r3, [r3, #0]
 8018534:	891b      	ldrh	r3, [r3, #8]
 8018536:	4619      	mov	r1, r3
 8018538:	4610      	mov	r0, r2
 801853a:	f7fb f8f5 	bl	8013728 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801853e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	891c      	ldrh	r4, [r3, #8]
 8018544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018546:	681b      	ldr	r3, [r3, #0]
 8018548:	68db      	ldr	r3, [r3, #12]
 801854a:	899b      	ldrh	r3, [r3, #12]
 801854c:	b29b      	uxth	r3, r3
 801854e:	4618      	mov	r0, r3
 8018550:	f7f8 fe96 	bl	8011280 <lwip_htons>
 8018554:	4603      	mov	r3, r0
 8018556:	b2db      	uxtb	r3, r3
 8018558:	f003 0303 	and.w	r3, r3, #3
 801855c:	2b00      	cmp	r3, #0
 801855e:	d001      	beq.n	8018564 <tcp_receive+0xe68>
 8018560:	2301      	movs	r3, #1
 8018562:	e000      	b.n	8018566 <tcp_receive+0xe6a>
 8018564:	2300      	movs	r3, #0
 8018566:	4423      	add	r3, r4
 8018568:	b29a      	uxth	r2, r3
 801856a:	4b2a      	ldr	r3, [pc, #168]	@ (8018614 <tcp_receive+0xf18>)
 801856c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801856e:	4b29      	ldr	r3, [pc, #164]	@ (8018614 <tcp_receive+0xf18>)
 8018570:	881b      	ldrh	r3, [r3, #0]
 8018572:	461a      	mov	r2, r3
 8018574:	4b25      	ldr	r3, [pc, #148]	@ (801860c <tcp_receive+0xf10>)
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	441a      	add	r2, r3
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801857e:	6879      	ldr	r1, [r7, #4]
 8018580:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018582:	440b      	add	r3, r1
 8018584:	429a      	cmp	r2, r3
 8018586:	d019      	beq.n	80185bc <tcp_receive+0xec0>
 8018588:	4b23      	ldr	r3, [pc, #140]	@ (8018618 <tcp_receive+0xf1c>)
 801858a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801858e:	4923      	ldr	r1, [pc, #140]	@ (801861c <tcp_receive+0xf20>)
 8018590:	4823      	ldr	r0, [pc, #140]	@ (8018620 <tcp_receive+0xf24>)
 8018592:	f006 fdf3 	bl	801f17c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8018596:	e011      	b.n	80185bc <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801859a:	681b      	ldr	r3, [r3, #0]
 801859c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801859e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	f47f aea5 	bne.w	80182f0 <tcp_receive+0xbf4>
 80185a6:	e00a      	b.n	80185be <tcp_receive+0xec2>
                break;
 80185a8:	bf00      	nop
 80185aa:	e008      	b.n	80185be <tcp_receive+0xec2>
                break;
 80185ac:	bf00      	nop
 80185ae:	e006      	b.n	80185be <tcp_receive+0xec2>
                  break;
 80185b0:	bf00      	nop
 80185b2:	e004      	b.n	80185be <tcp_receive+0xec2>
                  break;
 80185b4:	bf00      	nop
 80185b6:	e002      	b.n	80185be <tcp_receive+0xec2>
                  break;
 80185b8:	bf00      	nop
 80185ba:	e000      	b.n	80185be <tcp_receive+0xec2>
                break;
 80185bc:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80185be:	6878      	ldr	r0, [r7, #4]
 80185c0:	f001 fe88 	bl	801a2d4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80185c4:	e003      	b.n	80185ce <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80185c6:	6878      	ldr	r0, [r7, #4]
 80185c8:	f001 fe84 	bl	801a2d4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80185cc:	e01a      	b.n	8018604 <tcp_receive+0xf08>
 80185ce:	e019      	b.n	8018604 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80185d0:	4b0e      	ldr	r3, [pc, #56]	@ (801860c <tcp_receive+0xf10>)
 80185d2:	681a      	ldr	r2, [r3, #0]
 80185d4:	687b      	ldr	r3, [r7, #4]
 80185d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185d8:	1ad3      	subs	r3, r2, r3
 80185da:	2b00      	cmp	r3, #0
 80185dc:	db0a      	blt.n	80185f4 <tcp_receive+0xef8>
 80185de:	4b0b      	ldr	r3, [pc, #44]	@ (801860c <tcp_receive+0xf10>)
 80185e0:	681a      	ldr	r2, [r3, #0]
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185e6:	6879      	ldr	r1, [r7, #4]
 80185e8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80185ea:	440b      	add	r3, r1
 80185ec:	1ad3      	subs	r3, r2, r3
 80185ee:	3301      	adds	r3, #1
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	dd07      	ble.n	8018604 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	8b5b      	ldrh	r3, [r3, #26]
 80185f8:	f043 0302 	orr.w	r3, r3, #2
 80185fc:	b29a      	uxth	r2, r3
 80185fe:	687b      	ldr	r3, [r7, #4]
 8018600:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8018602:	e7ff      	b.n	8018604 <tcp_receive+0xf08>
 8018604:	bf00      	nop
 8018606:	3750      	adds	r7, #80	@ 0x50
 8018608:	46bd      	mov	sp, r7
 801860a:	bdb0      	pop	{r4, r5, r7, pc}
 801860c:	20067db0 	.word	0x20067db0
 8018610:	20067d90 	.word	0x20067d90
 8018614:	20067dba 	.word	0x20067dba
 8018618:	08025d38 	.word	0x08025d38
 801861c:	080260e0 	.word	0x080260e0
 8018620:	08025d84 	.word	0x08025d84

08018624 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018624:	b480      	push	{r7}
 8018626:	b083      	sub	sp, #12
 8018628:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801862a:	4b15      	ldr	r3, [pc, #84]	@ (8018680 <tcp_get_next_optbyte+0x5c>)
 801862c:	881b      	ldrh	r3, [r3, #0]
 801862e:	1c5a      	adds	r2, r3, #1
 8018630:	b291      	uxth	r1, r2
 8018632:	4a13      	ldr	r2, [pc, #76]	@ (8018680 <tcp_get_next_optbyte+0x5c>)
 8018634:	8011      	strh	r1, [r2, #0]
 8018636:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018638:	4b12      	ldr	r3, [pc, #72]	@ (8018684 <tcp_get_next_optbyte+0x60>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	2b00      	cmp	r3, #0
 801863e:	d004      	beq.n	801864a <tcp_get_next_optbyte+0x26>
 8018640:	4b11      	ldr	r3, [pc, #68]	@ (8018688 <tcp_get_next_optbyte+0x64>)
 8018642:	881b      	ldrh	r3, [r3, #0]
 8018644:	88fa      	ldrh	r2, [r7, #6]
 8018646:	429a      	cmp	r2, r3
 8018648:	d208      	bcs.n	801865c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801864a:	4b10      	ldr	r3, [pc, #64]	@ (801868c <tcp_get_next_optbyte+0x68>)
 801864c:	681b      	ldr	r3, [r3, #0]
 801864e:	3314      	adds	r3, #20
 8018650:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8018652:	88fb      	ldrh	r3, [r7, #6]
 8018654:	683a      	ldr	r2, [r7, #0]
 8018656:	4413      	add	r3, r2
 8018658:	781b      	ldrb	r3, [r3, #0]
 801865a:	e00b      	b.n	8018674 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801865c:	88fb      	ldrh	r3, [r7, #6]
 801865e:	b2da      	uxtb	r2, r3
 8018660:	4b09      	ldr	r3, [pc, #36]	@ (8018688 <tcp_get_next_optbyte+0x64>)
 8018662:	881b      	ldrh	r3, [r3, #0]
 8018664:	b2db      	uxtb	r3, r3
 8018666:	1ad3      	subs	r3, r2, r3
 8018668:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801866a:	4b06      	ldr	r3, [pc, #24]	@ (8018684 <tcp_get_next_optbyte+0x60>)
 801866c:	681a      	ldr	r2, [r3, #0]
 801866e:	797b      	ldrb	r3, [r7, #5]
 8018670:	4413      	add	r3, r2
 8018672:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018674:	4618      	mov	r0, r3
 8018676:	370c      	adds	r7, #12
 8018678:	46bd      	mov	sp, r7
 801867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801867e:	4770      	bx	lr
 8018680:	20067dac 	.word	0x20067dac
 8018684:	20067da8 	.word	0x20067da8
 8018688:	20067da6 	.word	0x20067da6
 801868c:	20067da0 	.word	0x20067da0

08018690 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018690:	b580      	push	{r7, lr}
 8018692:	b084      	sub	sp, #16
 8018694:	af00      	add	r7, sp, #0
 8018696:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	2b00      	cmp	r3, #0
 801869c:	d106      	bne.n	80186ac <tcp_parseopt+0x1c>
 801869e:	4b32      	ldr	r3, [pc, #200]	@ (8018768 <tcp_parseopt+0xd8>)
 80186a0:	f240 727d 	movw	r2, #1917	@ 0x77d
 80186a4:	4931      	ldr	r1, [pc, #196]	@ (801876c <tcp_parseopt+0xdc>)
 80186a6:	4832      	ldr	r0, [pc, #200]	@ (8018770 <tcp_parseopt+0xe0>)
 80186a8:	f006 fd68 	bl	801f17c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80186ac:	4b31      	ldr	r3, [pc, #196]	@ (8018774 <tcp_parseopt+0xe4>)
 80186ae:	881b      	ldrh	r3, [r3, #0]
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	d056      	beq.n	8018762 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80186b4:	4b30      	ldr	r3, [pc, #192]	@ (8018778 <tcp_parseopt+0xe8>)
 80186b6:	2200      	movs	r2, #0
 80186b8:	801a      	strh	r2, [r3, #0]
 80186ba:	e046      	b.n	801874a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80186bc:	f7ff ffb2 	bl	8018624 <tcp_get_next_optbyte>
 80186c0:	4603      	mov	r3, r0
 80186c2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80186c4:	7bfb      	ldrb	r3, [r7, #15]
 80186c6:	2b02      	cmp	r3, #2
 80186c8:	d006      	beq.n	80186d8 <tcp_parseopt+0x48>
 80186ca:	2b02      	cmp	r3, #2
 80186cc:	dc2a      	bgt.n	8018724 <tcp_parseopt+0x94>
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	d042      	beq.n	8018758 <tcp_parseopt+0xc8>
 80186d2:	2b01      	cmp	r3, #1
 80186d4:	d038      	beq.n	8018748 <tcp_parseopt+0xb8>
 80186d6:	e025      	b.n	8018724 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80186d8:	f7ff ffa4 	bl	8018624 <tcp_get_next_optbyte>
 80186dc:	4603      	mov	r3, r0
 80186de:	2b04      	cmp	r3, #4
 80186e0:	d13c      	bne.n	801875c <tcp_parseopt+0xcc>
 80186e2:	4b25      	ldr	r3, [pc, #148]	@ (8018778 <tcp_parseopt+0xe8>)
 80186e4:	881b      	ldrh	r3, [r3, #0]
 80186e6:	3301      	adds	r3, #1
 80186e8:	4a22      	ldr	r2, [pc, #136]	@ (8018774 <tcp_parseopt+0xe4>)
 80186ea:	8812      	ldrh	r2, [r2, #0]
 80186ec:	4293      	cmp	r3, r2
 80186ee:	da35      	bge.n	801875c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80186f0:	f7ff ff98 	bl	8018624 <tcp_get_next_optbyte>
 80186f4:	4603      	mov	r3, r0
 80186f6:	021b      	lsls	r3, r3, #8
 80186f8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80186fa:	f7ff ff93 	bl	8018624 <tcp_get_next_optbyte>
 80186fe:	4603      	mov	r3, r0
 8018700:	461a      	mov	r2, r3
 8018702:	89bb      	ldrh	r3, [r7, #12]
 8018704:	4313      	orrs	r3, r2
 8018706:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018708:	89bb      	ldrh	r3, [r7, #12]
 801870a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801870e:	d804      	bhi.n	801871a <tcp_parseopt+0x8a>
 8018710:	89bb      	ldrh	r3, [r7, #12]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d001      	beq.n	801871a <tcp_parseopt+0x8a>
 8018716:	89ba      	ldrh	r2, [r7, #12]
 8018718:	e001      	b.n	801871e <tcp_parseopt+0x8e>
 801871a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801871e:	687b      	ldr	r3, [r7, #4]
 8018720:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8018722:	e012      	b.n	801874a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018724:	f7ff ff7e 	bl	8018624 <tcp_get_next_optbyte>
 8018728:	4603      	mov	r3, r0
 801872a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801872c:	7afb      	ldrb	r3, [r7, #11]
 801872e:	2b01      	cmp	r3, #1
 8018730:	d916      	bls.n	8018760 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018732:	7afb      	ldrb	r3, [r7, #11]
 8018734:	b29a      	uxth	r2, r3
 8018736:	4b10      	ldr	r3, [pc, #64]	@ (8018778 <tcp_parseopt+0xe8>)
 8018738:	881b      	ldrh	r3, [r3, #0]
 801873a:	4413      	add	r3, r2
 801873c:	b29b      	uxth	r3, r3
 801873e:	3b02      	subs	r3, #2
 8018740:	b29a      	uxth	r2, r3
 8018742:	4b0d      	ldr	r3, [pc, #52]	@ (8018778 <tcp_parseopt+0xe8>)
 8018744:	801a      	strh	r2, [r3, #0]
 8018746:	e000      	b.n	801874a <tcp_parseopt+0xba>
          break;
 8018748:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801874a:	4b0b      	ldr	r3, [pc, #44]	@ (8018778 <tcp_parseopt+0xe8>)
 801874c:	881a      	ldrh	r2, [r3, #0]
 801874e:	4b09      	ldr	r3, [pc, #36]	@ (8018774 <tcp_parseopt+0xe4>)
 8018750:	881b      	ldrh	r3, [r3, #0]
 8018752:	429a      	cmp	r2, r3
 8018754:	d3b2      	bcc.n	80186bc <tcp_parseopt+0x2c>
 8018756:	e004      	b.n	8018762 <tcp_parseopt+0xd2>
          return;
 8018758:	bf00      	nop
 801875a:	e002      	b.n	8018762 <tcp_parseopt+0xd2>
            return;
 801875c:	bf00      	nop
 801875e:	e000      	b.n	8018762 <tcp_parseopt+0xd2>
            return;
 8018760:	bf00      	nop
      }
    }
  }
}
 8018762:	3710      	adds	r7, #16
 8018764:	46bd      	mov	sp, r7
 8018766:	bd80      	pop	{r7, pc}
 8018768:	08025d38 	.word	0x08025d38
 801876c:	0802619c 	.word	0x0802619c
 8018770:	08025d84 	.word	0x08025d84
 8018774:	20067da4 	.word	0x20067da4
 8018778:	20067dac 	.word	0x20067dac

0801877c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801877c:	b480      	push	{r7}
 801877e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018780:	4b05      	ldr	r3, [pc, #20]	@ (8018798 <tcp_trigger_input_pcb_close+0x1c>)
 8018782:	781b      	ldrb	r3, [r3, #0]
 8018784:	f043 0310 	orr.w	r3, r3, #16
 8018788:	b2da      	uxtb	r2, r3
 801878a:	4b03      	ldr	r3, [pc, #12]	@ (8018798 <tcp_trigger_input_pcb_close+0x1c>)
 801878c:	701a      	strb	r2, [r3, #0]
}
 801878e:	bf00      	nop
 8018790:	46bd      	mov	sp, r7
 8018792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018796:	4770      	bx	lr
 8018798:	20067dbd 	.word	0x20067dbd

0801879c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801879c:	b580      	push	{r7, lr}
 801879e:	b084      	sub	sp, #16
 80187a0:	af00      	add	r7, sp, #0
 80187a2:	60f8      	str	r0, [r7, #12]
 80187a4:	60b9      	str	r1, [r7, #8]
 80187a6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d00a      	beq.n	80187c4 <tcp_route+0x28>
 80187ae:	68fb      	ldr	r3, [r7, #12]
 80187b0:	7a1b      	ldrb	r3, [r3, #8]
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	d006      	beq.n	80187c4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80187b6:	68fb      	ldr	r3, [r7, #12]
 80187b8:	7a1b      	ldrb	r3, [r3, #8]
 80187ba:	4618      	mov	r0, r3
 80187bc:	f7fa fdac 	bl	8013318 <netif_get_by_index>
 80187c0:	4603      	mov	r3, r0
 80187c2:	e003      	b.n	80187cc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80187c4:	6878      	ldr	r0, [r7, #4]
 80187c6:	f003 fed7 	bl	801c578 <ip4_route>
 80187ca:	4603      	mov	r3, r0
  }
}
 80187cc:	4618      	mov	r0, r3
 80187ce:	3710      	adds	r7, #16
 80187d0:	46bd      	mov	sp, r7
 80187d2:	bd80      	pop	{r7, pc}

080187d4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80187d4:	b590      	push	{r4, r7, lr}
 80187d6:	b087      	sub	sp, #28
 80187d8:	af00      	add	r7, sp, #0
 80187da:	60f8      	str	r0, [r7, #12]
 80187dc:	60b9      	str	r1, [r7, #8]
 80187de:	603b      	str	r3, [r7, #0]
 80187e0:	4613      	mov	r3, r2
 80187e2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	2b00      	cmp	r3, #0
 80187e8:	d105      	bne.n	80187f6 <tcp_create_segment+0x22>
 80187ea:	4b43      	ldr	r3, [pc, #268]	@ (80188f8 <tcp_create_segment+0x124>)
 80187ec:	22a3      	movs	r2, #163	@ 0xa3
 80187ee:	4943      	ldr	r1, [pc, #268]	@ (80188fc <tcp_create_segment+0x128>)
 80187f0:	4843      	ldr	r0, [pc, #268]	@ (8018900 <tcp_create_segment+0x12c>)
 80187f2:	f006 fcc3 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80187f6:	68bb      	ldr	r3, [r7, #8]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d105      	bne.n	8018808 <tcp_create_segment+0x34>
 80187fc:	4b3e      	ldr	r3, [pc, #248]	@ (80188f8 <tcp_create_segment+0x124>)
 80187fe:	22a4      	movs	r2, #164	@ 0xa4
 8018800:	4940      	ldr	r1, [pc, #256]	@ (8018904 <tcp_create_segment+0x130>)
 8018802:	483f      	ldr	r0, [pc, #252]	@ (8018900 <tcp_create_segment+0x12c>)
 8018804:	f006 fcba 	bl	801f17c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018808:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801880c:	009b      	lsls	r3, r3, #2
 801880e:	b2db      	uxtb	r3, r3
 8018810:	f003 0304 	and.w	r3, r3, #4
 8018814:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018816:	2003      	movs	r0, #3
 8018818:	f7fa f9f2 	bl	8012c00 <memp_malloc>
 801881c:	6138      	str	r0, [r7, #16]
 801881e:	693b      	ldr	r3, [r7, #16]
 8018820:	2b00      	cmp	r3, #0
 8018822:	d104      	bne.n	801882e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018824:	68b8      	ldr	r0, [r7, #8]
 8018826:	f7fb f905 	bl	8013a34 <pbuf_free>
    return NULL;
 801882a:	2300      	movs	r3, #0
 801882c:	e060      	b.n	80188f0 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801882e:	693b      	ldr	r3, [r7, #16]
 8018830:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018834:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018836:	693b      	ldr	r3, [r7, #16]
 8018838:	2200      	movs	r2, #0
 801883a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801883c:	693b      	ldr	r3, [r7, #16]
 801883e:	68ba      	ldr	r2, [r7, #8]
 8018840:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018842:	68bb      	ldr	r3, [r7, #8]
 8018844:	891a      	ldrh	r2, [r3, #8]
 8018846:	7dfb      	ldrb	r3, [r7, #23]
 8018848:	b29b      	uxth	r3, r3
 801884a:	429a      	cmp	r2, r3
 801884c:	d205      	bcs.n	801885a <tcp_create_segment+0x86>
 801884e:	4b2a      	ldr	r3, [pc, #168]	@ (80188f8 <tcp_create_segment+0x124>)
 8018850:	22b0      	movs	r2, #176	@ 0xb0
 8018852:	492d      	ldr	r1, [pc, #180]	@ (8018908 <tcp_create_segment+0x134>)
 8018854:	482a      	ldr	r0, [pc, #168]	@ (8018900 <tcp_create_segment+0x12c>)
 8018856:	f006 fc91 	bl	801f17c <iprintf>
  seg->len = p->tot_len - optlen;
 801885a:	68bb      	ldr	r3, [r7, #8]
 801885c:	891a      	ldrh	r2, [r3, #8]
 801885e:	7dfb      	ldrb	r3, [r7, #23]
 8018860:	b29b      	uxth	r3, r3
 8018862:	1ad3      	subs	r3, r2, r3
 8018864:	b29a      	uxth	r2, r3
 8018866:	693b      	ldr	r3, [r7, #16]
 8018868:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801886a:	2114      	movs	r1, #20
 801886c:	68b8      	ldr	r0, [r7, #8]
 801886e:	f7fb f84b 	bl	8013908 <pbuf_add_header>
 8018872:	4603      	mov	r3, r0
 8018874:	2b00      	cmp	r3, #0
 8018876:	d004      	beq.n	8018882 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018878:	6938      	ldr	r0, [r7, #16]
 801887a:	f7fd f804 	bl	8015886 <tcp_seg_free>
    return NULL;
 801887e:	2300      	movs	r3, #0
 8018880:	e036      	b.n	80188f0 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018882:	693b      	ldr	r3, [r7, #16]
 8018884:	685b      	ldr	r3, [r3, #4]
 8018886:	685a      	ldr	r2, [r3, #4]
 8018888:	693b      	ldr	r3, [r7, #16]
 801888a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	8ada      	ldrh	r2, [r3, #22]
 8018890:	693b      	ldr	r3, [r7, #16]
 8018892:	68dc      	ldr	r4, [r3, #12]
 8018894:	4610      	mov	r0, r2
 8018896:	f7f8 fcf3 	bl	8011280 <lwip_htons>
 801889a:	4603      	mov	r3, r0
 801889c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	8b1a      	ldrh	r2, [r3, #24]
 80188a2:	693b      	ldr	r3, [r7, #16]
 80188a4:	68dc      	ldr	r4, [r3, #12]
 80188a6:	4610      	mov	r0, r2
 80188a8:	f7f8 fcea 	bl	8011280 <lwip_htons>
 80188ac:	4603      	mov	r3, r0
 80188ae:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80188b0:	693b      	ldr	r3, [r7, #16]
 80188b2:	68dc      	ldr	r4, [r3, #12]
 80188b4:	6838      	ldr	r0, [r7, #0]
 80188b6:	f7f8 fcf9 	bl	80112ac <lwip_htonl>
 80188ba:	4603      	mov	r3, r0
 80188bc:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80188be:	7dfb      	ldrb	r3, [r7, #23]
 80188c0:	089b      	lsrs	r3, r3, #2
 80188c2:	b2db      	uxtb	r3, r3
 80188c4:	3305      	adds	r3, #5
 80188c6:	b29b      	uxth	r3, r3
 80188c8:	031b      	lsls	r3, r3, #12
 80188ca:	b29a      	uxth	r2, r3
 80188cc:	79fb      	ldrb	r3, [r7, #7]
 80188ce:	b29b      	uxth	r3, r3
 80188d0:	4313      	orrs	r3, r2
 80188d2:	b29a      	uxth	r2, r3
 80188d4:	693b      	ldr	r3, [r7, #16]
 80188d6:	68dc      	ldr	r4, [r3, #12]
 80188d8:	4610      	mov	r0, r2
 80188da:	f7f8 fcd1 	bl	8011280 <lwip_htons>
 80188de:	4603      	mov	r3, r0
 80188e0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80188e2:	693b      	ldr	r3, [r7, #16]
 80188e4:	68db      	ldr	r3, [r3, #12]
 80188e6:	2200      	movs	r2, #0
 80188e8:	749a      	strb	r2, [r3, #18]
 80188ea:	2200      	movs	r2, #0
 80188ec:	74da      	strb	r2, [r3, #19]
  return seg;
 80188ee:	693b      	ldr	r3, [r7, #16]
}
 80188f0:	4618      	mov	r0, r3
 80188f2:	371c      	adds	r7, #28
 80188f4:	46bd      	mov	sp, r7
 80188f6:	bd90      	pop	{r4, r7, pc}
 80188f8:	080261b8 	.word	0x080261b8
 80188fc:	080261ec 	.word	0x080261ec
 8018900:	0802620c 	.word	0x0802620c
 8018904:	08026234 	.word	0x08026234
 8018908:	08026258 	.word	0x08026258

0801890c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801890c:	b580      	push	{r7, lr}
 801890e:	b086      	sub	sp, #24
 8018910:	af00      	add	r7, sp, #0
 8018912:	607b      	str	r3, [r7, #4]
 8018914:	4603      	mov	r3, r0
 8018916:	73fb      	strb	r3, [r7, #15]
 8018918:	460b      	mov	r3, r1
 801891a:	81bb      	strh	r3, [r7, #12]
 801891c:	4613      	mov	r3, r2
 801891e:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8018920:	89bb      	ldrh	r3, [r7, #12]
 8018922:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8018924:	687b      	ldr	r3, [r7, #4]
 8018926:	2b00      	cmp	r3, #0
 8018928:	d105      	bne.n	8018936 <tcp_pbuf_prealloc+0x2a>
 801892a:	4b30      	ldr	r3, [pc, #192]	@ (80189ec <tcp_pbuf_prealloc+0xe0>)
 801892c:	22e8      	movs	r2, #232	@ 0xe8
 801892e:	4930      	ldr	r1, [pc, #192]	@ (80189f0 <tcp_pbuf_prealloc+0xe4>)
 8018930:	4830      	ldr	r0, [pc, #192]	@ (80189f4 <tcp_pbuf_prealloc+0xe8>)
 8018932:	f006 fc23 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8018936:	6a3b      	ldr	r3, [r7, #32]
 8018938:	2b00      	cmp	r3, #0
 801893a:	d105      	bne.n	8018948 <tcp_pbuf_prealloc+0x3c>
 801893c:	4b2b      	ldr	r3, [pc, #172]	@ (80189ec <tcp_pbuf_prealloc+0xe0>)
 801893e:	22e9      	movs	r2, #233	@ 0xe9
 8018940:	492d      	ldr	r1, [pc, #180]	@ (80189f8 <tcp_pbuf_prealloc+0xec>)
 8018942:	482c      	ldr	r0, [pc, #176]	@ (80189f4 <tcp_pbuf_prealloc+0xe8>)
 8018944:	f006 fc1a 	bl	801f17c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018948:	89ba      	ldrh	r2, [r7, #12]
 801894a:	897b      	ldrh	r3, [r7, #10]
 801894c:	429a      	cmp	r2, r3
 801894e:	d221      	bcs.n	8018994 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018950:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018954:	f003 0302 	and.w	r3, r3, #2
 8018958:	2b00      	cmp	r3, #0
 801895a:	d111      	bne.n	8018980 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801895c:	6a3b      	ldr	r3, [r7, #32]
 801895e:	8b5b      	ldrh	r3, [r3, #26]
 8018960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018964:	2b00      	cmp	r3, #0
 8018966:	d115      	bne.n	8018994 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8018968:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801896c:	2b00      	cmp	r3, #0
 801896e:	d007      	beq.n	8018980 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8018970:	6a3b      	ldr	r3, [r7, #32]
 8018972:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8018974:	2b00      	cmp	r3, #0
 8018976:	d103      	bne.n	8018980 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8018978:	6a3b      	ldr	r3, [r7, #32]
 801897a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 801897c:	2b00      	cmp	r3, #0
 801897e:	d009      	beq.n	8018994 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8018980:	89bb      	ldrh	r3, [r7, #12]
 8018982:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8018986:	f023 0203 	bic.w	r2, r3, #3
 801898a:	897b      	ldrh	r3, [r7, #10]
 801898c:	4293      	cmp	r3, r2
 801898e:	bf28      	it	cs
 8018990:	4613      	movcs	r3, r2
 8018992:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018994:	8af9      	ldrh	r1, [r7, #22]
 8018996:	7bfb      	ldrb	r3, [r7, #15]
 8018998:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801899c:	4618      	mov	r0, r3
 801899e:	f7fa fd65 	bl	801346c <pbuf_alloc>
 80189a2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80189a4:	693b      	ldr	r3, [r7, #16]
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d101      	bne.n	80189ae <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80189aa:	2300      	movs	r3, #0
 80189ac:	e019      	b.n	80189e2 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80189ae:	693b      	ldr	r3, [r7, #16]
 80189b0:	681b      	ldr	r3, [r3, #0]
 80189b2:	2b00      	cmp	r3, #0
 80189b4:	d006      	beq.n	80189c4 <tcp_pbuf_prealloc+0xb8>
 80189b6:	4b0d      	ldr	r3, [pc, #52]	@ (80189ec <tcp_pbuf_prealloc+0xe0>)
 80189b8:	f240 120b 	movw	r2, #267	@ 0x10b
 80189bc:	490f      	ldr	r1, [pc, #60]	@ (80189fc <tcp_pbuf_prealloc+0xf0>)
 80189be:	480d      	ldr	r0, [pc, #52]	@ (80189f4 <tcp_pbuf_prealloc+0xe8>)
 80189c0:	f006 fbdc 	bl	801f17c <iprintf>
  *oversize = p->len - length;
 80189c4:	693b      	ldr	r3, [r7, #16]
 80189c6:	895a      	ldrh	r2, [r3, #10]
 80189c8:	89bb      	ldrh	r3, [r7, #12]
 80189ca:	1ad3      	subs	r3, r2, r3
 80189cc:	b29a      	uxth	r2, r3
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80189d2:	693b      	ldr	r3, [r7, #16]
 80189d4:	89ba      	ldrh	r2, [r7, #12]
 80189d6:	811a      	strh	r2, [r3, #8]
 80189d8:	693b      	ldr	r3, [r7, #16]
 80189da:	891a      	ldrh	r2, [r3, #8]
 80189dc:	693b      	ldr	r3, [r7, #16]
 80189de:	815a      	strh	r2, [r3, #10]
  return p;
 80189e0:	693b      	ldr	r3, [r7, #16]
}
 80189e2:	4618      	mov	r0, r3
 80189e4:	3718      	adds	r7, #24
 80189e6:	46bd      	mov	sp, r7
 80189e8:	bd80      	pop	{r7, pc}
 80189ea:	bf00      	nop
 80189ec:	080261b8 	.word	0x080261b8
 80189f0:	08026270 	.word	0x08026270
 80189f4:	0802620c 	.word	0x0802620c
 80189f8:	08026294 	.word	0x08026294
 80189fc:	080262b4 	.word	0x080262b4

08018a00 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8018a00:	b580      	push	{r7, lr}
 8018a02:	b082      	sub	sp, #8
 8018a04:	af00      	add	r7, sp, #0
 8018a06:	6078      	str	r0, [r7, #4]
 8018a08:	460b      	mov	r3, r1
 8018a0a:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8018a0c:	687b      	ldr	r3, [r7, #4]
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	d106      	bne.n	8018a20 <tcp_write_checks+0x20>
 8018a12:	4b33      	ldr	r3, [pc, #204]	@ (8018ae0 <tcp_write_checks+0xe0>)
 8018a14:	f240 1233 	movw	r2, #307	@ 0x133
 8018a18:	4932      	ldr	r1, [pc, #200]	@ (8018ae4 <tcp_write_checks+0xe4>)
 8018a1a:	4833      	ldr	r0, [pc, #204]	@ (8018ae8 <tcp_write_checks+0xe8>)
 8018a1c:	f006 fbae 	bl	801f17c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8018a20:	687b      	ldr	r3, [r7, #4]
 8018a22:	7d1b      	ldrb	r3, [r3, #20]
 8018a24:	2b04      	cmp	r3, #4
 8018a26:	d00e      	beq.n	8018a46 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8018a2c:	2b07      	cmp	r3, #7
 8018a2e:	d00a      	beq.n	8018a46 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8018a34:	2b02      	cmp	r3, #2
 8018a36:	d006      	beq.n	8018a46 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8018a3c:	2b03      	cmp	r3, #3
 8018a3e:	d002      	beq.n	8018a46 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8018a40:	f06f 030a 	mvn.w	r3, #10
 8018a44:	e048      	b.n	8018ad8 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8018a46:	887b      	ldrh	r3, [r7, #2]
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	d101      	bne.n	8018a50 <tcp_write_checks+0x50>
    return ERR_OK;
 8018a4c:	2300      	movs	r3, #0
 8018a4e:	e043      	b.n	8018ad8 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8018a56:	887a      	ldrh	r2, [r7, #2]
 8018a58:	429a      	cmp	r2, r3
 8018a5a:	d909      	bls.n	8018a70 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	8b5b      	ldrh	r3, [r3, #26]
 8018a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018a64:	b29a      	uxth	r2, r3
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8018a6e:	e033      	b.n	8018ad8 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a76:	2b08      	cmp	r3, #8
 8018a78:	d909      	bls.n	8018a8e <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018a7a:	687b      	ldr	r3, [r7, #4]
 8018a7c:	8b5b      	ldrh	r3, [r3, #26]
 8018a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018a82:	b29a      	uxth	r2, r3
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018a88:	f04f 33ff 	mov.w	r3, #4294967295
 8018a8c:	e024      	b.n	8018ad8 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a94:	2b00      	cmp	r3, #0
 8018a96:	d00f      	beq.n	8018ab8 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d11a      	bne.n	8018ad6 <tcp_write_checks+0xd6>
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018aa4:	2b00      	cmp	r3, #0
 8018aa6:	d116      	bne.n	8018ad6 <tcp_write_checks+0xd6>
 8018aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8018ae0 <tcp_write_checks+0xe0>)
 8018aaa:	f240 1255 	movw	r2, #341	@ 0x155
 8018aae:	490f      	ldr	r1, [pc, #60]	@ (8018aec <tcp_write_checks+0xec>)
 8018ab0:	480d      	ldr	r0, [pc, #52]	@ (8018ae8 <tcp_write_checks+0xe8>)
 8018ab2:	f006 fb63 	bl	801f17c <iprintf>
 8018ab6:	e00e      	b.n	8018ad6 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018ab8:	687b      	ldr	r3, [r7, #4]
 8018aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d103      	bne.n	8018ac8 <tcp_write_checks+0xc8>
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ac4:	2b00      	cmp	r3, #0
 8018ac6:	d006      	beq.n	8018ad6 <tcp_write_checks+0xd6>
 8018ac8:	4b05      	ldr	r3, [pc, #20]	@ (8018ae0 <tcp_write_checks+0xe0>)
 8018aca:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8018ace:	4908      	ldr	r1, [pc, #32]	@ (8018af0 <tcp_write_checks+0xf0>)
 8018ad0:	4805      	ldr	r0, [pc, #20]	@ (8018ae8 <tcp_write_checks+0xe8>)
 8018ad2:	f006 fb53 	bl	801f17c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018ad6:	2300      	movs	r3, #0
}
 8018ad8:	4618      	mov	r0, r3
 8018ada:	3708      	adds	r7, #8
 8018adc:	46bd      	mov	sp, r7
 8018ade:	bd80      	pop	{r7, pc}
 8018ae0:	080261b8 	.word	0x080261b8
 8018ae4:	080262c8 	.word	0x080262c8
 8018ae8:	0802620c 	.word	0x0802620c
 8018aec:	080262e8 	.word	0x080262e8
 8018af0:	08026324 	.word	0x08026324

08018af4 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8018af4:	b590      	push	{r4, r7, lr}
 8018af6:	b09b      	sub	sp, #108	@ 0x6c
 8018af8:	af04      	add	r7, sp, #16
 8018afa:	60f8      	str	r0, [r7, #12]
 8018afc:	60b9      	str	r1, [r7, #8]
 8018afe:	4611      	mov	r1, r2
 8018b00:	461a      	mov	r2, r3
 8018b02:	460b      	mov	r3, r1
 8018b04:	80fb      	strh	r3, [r7, #6]
 8018b06:	4613      	mov	r3, r2
 8018b08:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8018b0a:	2300      	movs	r3, #0
 8018b0c:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8018b0e:	2300      	movs	r3, #0
 8018b10:	653b      	str	r3, [r7, #80]	@ 0x50
 8018b12:	2300      	movs	r3, #0
 8018b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018b16:	2300      	movs	r3, #0
 8018b18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8018b1a:	2300      	movs	r3, #0
 8018b1c:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8018b1e:	2300      	movs	r3, #0
 8018b20:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8018b24:	2300      	movs	r3, #0
 8018b26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8018b2a:	2300      	movs	r3, #0
 8018b2c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8018b2e:	2300      	movs	r3, #0
 8018b30:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8018b32:	2300      	movs	r3, #0
 8018b34:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8018b36:	68fb      	ldr	r3, [r7, #12]
 8018b38:	2b00      	cmp	r3, #0
 8018b3a:	d109      	bne.n	8018b50 <tcp_write+0x5c>
 8018b3c:	4ba4      	ldr	r3, [pc, #656]	@ (8018dd0 <tcp_write+0x2dc>)
 8018b3e:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8018b42:	49a4      	ldr	r1, [pc, #656]	@ (8018dd4 <tcp_write+0x2e0>)
 8018b44:	48a4      	ldr	r0, [pc, #656]	@ (8018dd8 <tcp_write+0x2e4>)
 8018b46:	f006 fb19 	bl	801f17c <iprintf>
 8018b4a:	f06f 030f 	mvn.w	r3, #15
 8018b4e:	e32a      	b.n	80191a6 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8018b50:	68fb      	ldr	r3, [r7, #12]
 8018b52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018b56:	085b      	lsrs	r3, r3, #1
 8018b58:	b29a      	uxth	r2, r3
 8018b5a:	68fb      	ldr	r3, [r7, #12]
 8018b5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b5e:	4293      	cmp	r3, r2
 8018b60:	bf28      	it	cs
 8018b62:	4613      	movcs	r3, r2
 8018b64:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8018b66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d102      	bne.n	8018b72 <tcp_write+0x7e>
 8018b6c:	68fb      	ldr	r3, [r7, #12]
 8018b6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b70:	e000      	b.n	8018b74 <tcp_write+0x80>
 8018b72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018b74:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8018b76:	68bb      	ldr	r3, [r7, #8]
 8018b78:	2b00      	cmp	r3, #0
 8018b7a:	d109      	bne.n	8018b90 <tcp_write+0x9c>
 8018b7c:	4b94      	ldr	r3, [pc, #592]	@ (8018dd0 <tcp_write+0x2dc>)
 8018b7e:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8018b82:	4996      	ldr	r1, [pc, #600]	@ (8018ddc <tcp_write+0x2e8>)
 8018b84:	4894      	ldr	r0, [pc, #592]	@ (8018dd8 <tcp_write+0x2e4>)
 8018b86:	f006 faf9 	bl	801f17c <iprintf>
 8018b8a:	f06f 030f 	mvn.w	r3, #15
 8018b8e:	e30a      	b.n	80191a6 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8018b90:	88fb      	ldrh	r3, [r7, #6]
 8018b92:	4619      	mov	r1, r3
 8018b94:	68f8      	ldr	r0, [r7, #12]
 8018b96:	f7ff ff33 	bl	8018a00 <tcp_write_checks>
 8018b9a:	4603      	mov	r3, r0
 8018b9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8018ba0:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018ba4:	2b00      	cmp	r3, #0
 8018ba6:	d002      	beq.n	8018bae <tcp_write+0xba>
    return err;
 8018ba8:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018bac:	e2fb      	b.n	80191a6 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018bb4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018bb8:	2300      	movs	r3, #0
 8018bba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8018bbe:	68fb      	ldr	r3, [r7, #12]
 8018bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	f000 80f6 	beq.w	8018db4 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bc8:	68fb      	ldr	r3, [r7, #12]
 8018bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8018bce:	e002      	b.n	8018bd6 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8018bd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bd2:	681b      	ldr	r3, [r3, #0]
 8018bd4:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bd8:	681b      	ldr	r3, [r3, #0]
 8018bda:	2b00      	cmp	r3, #0
 8018bdc:	d1f8      	bne.n	8018bd0 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8018bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018be0:	7a9b      	ldrb	r3, [r3, #10]
 8018be2:	009b      	lsls	r3, r3, #2
 8018be4:	b29b      	uxth	r3, r3
 8018be6:	f003 0304 	and.w	r3, r3, #4
 8018bea:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8018bec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018bee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bf0:	891b      	ldrh	r3, [r3, #8]
 8018bf2:	4619      	mov	r1, r3
 8018bf4:	8c3b      	ldrh	r3, [r7, #32]
 8018bf6:	440b      	add	r3, r1
 8018bf8:	429a      	cmp	r2, r3
 8018bfa:	da06      	bge.n	8018c0a <tcp_write+0x116>
 8018bfc:	4b74      	ldr	r3, [pc, #464]	@ (8018dd0 <tcp_write+0x2dc>)
 8018bfe:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8018c02:	4977      	ldr	r1, [pc, #476]	@ (8018de0 <tcp_write+0x2ec>)
 8018c04:	4874      	ldr	r0, [pc, #464]	@ (8018dd8 <tcp_write+0x2e4>)
 8018c06:	f006 fab9 	bl	801f17c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8018c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018c0c:	891a      	ldrh	r2, [r3, #8]
 8018c0e:	8c3b      	ldrh	r3, [r7, #32]
 8018c10:	4413      	add	r3, r2
 8018c12:	b29b      	uxth	r3, r3
 8018c14:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018c16:	1ad3      	subs	r3, r2, r3
 8018c18:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8018c1a:	68fb      	ldr	r3, [r7, #12]
 8018c1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018c20:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8018c22:	8a7b      	ldrh	r3, [r7, #18]
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	d026      	beq.n	8018c76 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8018c28:	8a7b      	ldrh	r3, [r7, #18]
 8018c2a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c2c:	429a      	cmp	r2, r3
 8018c2e:	d206      	bcs.n	8018c3e <tcp_write+0x14a>
 8018c30:	4b67      	ldr	r3, [pc, #412]	@ (8018dd0 <tcp_write+0x2dc>)
 8018c32:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8018c36:	496b      	ldr	r1, [pc, #428]	@ (8018de4 <tcp_write+0x2f0>)
 8018c38:	4867      	ldr	r0, [pc, #412]	@ (8018dd8 <tcp_write+0x2e4>)
 8018c3a:	f006 fa9f 	bl	801f17c <iprintf>
      seg = last_unsent;
 8018c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8018c42:	8a7b      	ldrh	r3, [r7, #18]
 8018c44:	88fa      	ldrh	r2, [r7, #6]
 8018c46:	4293      	cmp	r3, r2
 8018c48:	bf28      	it	cs
 8018c4a:	4613      	movcs	r3, r2
 8018c4c:	b29b      	uxth	r3, r3
 8018c4e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c50:	4293      	cmp	r3, r2
 8018c52:	bf28      	it	cs
 8018c54:	4613      	movcs	r3, r2
 8018c56:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8018c58:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c5c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c5e:	4413      	add	r3, r2
 8018c60:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8018c64:	8a7a      	ldrh	r2, [r7, #18]
 8018c66:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c68:	1ad3      	subs	r3, r2, r3
 8018c6a:	b29b      	uxth	r3, r3
 8018c6c:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8018c6e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c70:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c72:	1ad3      	subs	r3, r2, r3
 8018c74:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8018c76:	8a7b      	ldrh	r3, [r7, #18]
 8018c78:	2b00      	cmp	r3, #0
 8018c7a:	d00b      	beq.n	8018c94 <tcp_write+0x1a0>
 8018c7c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c80:	88fb      	ldrh	r3, [r7, #6]
 8018c82:	429a      	cmp	r2, r3
 8018c84:	d006      	beq.n	8018c94 <tcp_write+0x1a0>
 8018c86:	4b52      	ldr	r3, [pc, #328]	@ (8018dd0 <tcp_write+0x2dc>)
 8018c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018c8c:	4956      	ldr	r1, [pc, #344]	@ (8018de8 <tcp_write+0x2f4>)
 8018c8e:	4852      	ldr	r0, [pc, #328]	@ (8018dd8 <tcp_write+0x2e4>)
 8018c90:	f006 fa74 	bl	801f17c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8018c94:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c98:	88fb      	ldrh	r3, [r7, #6]
 8018c9a:	429a      	cmp	r2, r3
 8018c9c:	f080 8167 	bcs.w	8018f6e <tcp_write+0x47a>
 8018ca0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018ca2:	2b00      	cmp	r3, #0
 8018ca4:	f000 8163 	beq.w	8018f6e <tcp_write+0x47a>
 8018ca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018caa:	891b      	ldrh	r3, [r3, #8]
 8018cac:	2b00      	cmp	r3, #0
 8018cae:	f000 815e 	beq.w	8018f6e <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8018cb2:	88fa      	ldrh	r2, [r7, #6]
 8018cb4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018cb8:	1ad2      	subs	r2, r2, r3
 8018cba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018cbc:	4293      	cmp	r3, r2
 8018cbe:	bfa8      	it	ge
 8018cc0:	4613      	movge	r3, r2
 8018cc2:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018cc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018cc8:	797b      	ldrb	r3, [r7, #5]
 8018cca:	f003 0301 	and.w	r3, r3, #1
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	d027      	beq.n	8018d22 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8018cd2:	f107 0012 	add.w	r0, r7, #18
 8018cd6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018cd8:	8bf9      	ldrh	r1, [r7, #30]
 8018cda:	2301      	movs	r3, #1
 8018cdc:	9302      	str	r3, [sp, #8]
 8018cde:	797b      	ldrb	r3, [r7, #5]
 8018ce0:	9301      	str	r3, [sp, #4]
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	9300      	str	r3, [sp, #0]
 8018ce6:	4603      	mov	r3, r0
 8018ce8:	2000      	movs	r0, #0
 8018cea:	f7ff fe0f 	bl	801890c <tcp_pbuf_prealloc>
 8018cee:	6578      	str	r0, [r7, #84]	@ 0x54
 8018cf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	f000 8225 	beq.w	8019142 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8018cf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018cfa:	6858      	ldr	r0, [r3, #4]
 8018cfc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d00:	68ba      	ldr	r2, [r7, #8]
 8018d02:	4413      	add	r3, r2
 8018d04:	8bfa      	ldrh	r2, [r7, #30]
 8018d06:	4619      	mov	r1, r3
 8018d08:	f006 fe49 	bl	801f99e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8018d0c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018d0e:	f7fa ff1f 	bl	8013b50 <pbuf_clen>
 8018d12:	4603      	mov	r3, r0
 8018d14:	461a      	mov	r2, r3
 8018d16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018d1a:	4413      	add	r3, r2
 8018d1c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8018d20:	e041      	b.n	8018da6 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8018d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018d24:	685b      	ldr	r3, [r3, #4]
 8018d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8018d28:	e002      	b.n	8018d30 <tcp_write+0x23c>
 8018d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d2c:	681b      	ldr	r3, [r3, #0]
 8018d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8018d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d32:	681b      	ldr	r3, [r3, #0]
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	d1f8      	bne.n	8018d2a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d3a:	7b1b      	ldrb	r3, [r3, #12]
 8018d3c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d115      	bne.n	8018d70 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8018d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d46:	685b      	ldr	r3, [r3, #4]
 8018d48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018d4a:	8952      	ldrh	r2, [r2, #10]
 8018d4c:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018d4e:	68ba      	ldr	r2, [r7, #8]
 8018d50:	429a      	cmp	r2, r3
 8018d52:	d10d      	bne.n	8018d70 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8018d54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d58:	2b00      	cmp	r3, #0
 8018d5a:	d006      	beq.n	8018d6a <tcp_write+0x276>
 8018d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8018dd0 <tcp_write+0x2dc>)
 8018d5e:	f240 2231 	movw	r2, #561	@ 0x231
 8018d62:	4922      	ldr	r1, [pc, #136]	@ (8018dec <tcp_write+0x2f8>)
 8018d64:	481c      	ldr	r0, [pc, #112]	@ (8018dd8 <tcp_write+0x2e4>)
 8018d66:	f006 fa09 	bl	801f17c <iprintf>
          extendlen = seglen;
 8018d6a:	8bfb      	ldrh	r3, [r7, #30]
 8018d6c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8018d6e:	e01a      	b.n	8018da6 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8018d70:	8bfb      	ldrh	r3, [r7, #30]
 8018d72:	2201      	movs	r2, #1
 8018d74:	4619      	mov	r1, r3
 8018d76:	2000      	movs	r0, #0
 8018d78:	f7fa fb78 	bl	801346c <pbuf_alloc>
 8018d7c:	6578      	str	r0, [r7, #84]	@ 0x54
 8018d7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	f000 81e0 	beq.w	8019146 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8018d86:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d8a:	68ba      	ldr	r2, [r7, #8]
 8018d8c:	441a      	add	r2, r3
 8018d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018d90:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8018d92:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018d94:	f7fa fedc 	bl	8013b50 <pbuf_clen>
 8018d98:	4603      	mov	r3, r0
 8018d9a:	461a      	mov	r2, r3
 8018d9c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018da0:	4413      	add	r3, r2
 8018da2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018da6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018daa:	8bfb      	ldrh	r3, [r7, #30]
 8018dac:	4413      	add	r3, r2
 8018dae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8018db2:	e0dc      	b.n	8018f6e <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	f000 80d7 	beq.w	8018f6e <tcp_write+0x47a>
 8018dc0:	4b03      	ldr	r3, [pc, #12]	@ (8018dd0 <tcp_write+0x2dc>)
 8018dc2:	f240 224a 	movw	r2, #586	@ 0x24a
 8018dc6:	490a      	ldr	r1, [pc, #40]	@ (8018df0 <tcp_write+0x2fc>)
 8018dc8:	4803      	ldr	r0, [pc, #12]	@ (8018dd8 <tcp_write+0x2e4>)
 8018dca:	f006 f9d7 	bl	801f17c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8018dce:	e0ce      	b.n	8018f6e <tcp_write+0x47a>
 8018dd0:	080261b8 	.word	0x080261b8
 8018dd4:	08026358 	.word	0x08026358
 8018dd8:	0802620c 	.word	0x0802620c
 8018ddc:	08026370 	.word	0x08026370
 8018de0:	080263a4 	.word	0x080263a4
 8018de4:	080263bc 	.word	0x080263bc
 8018de8:	080263dc 	.word	0x080263dc
 8018dec:	080263fc 	.word	0x080263fc
 8018df0:	08026428 	.word	0x08026428
    struct pbuf *p;
    u16_t left = len - pos;
 8018df4:	88fa      	ldrh	r2, [r7, #6]
 8018df6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018dfa:	1ad3      	subs	r3, r2, r3
 8018dfc:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8018dfe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018e02:	b29b      	uxth	r3, r3
 8018e04:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018e06:	1ad3      	subs	r3, r2, r3
 8018e08:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8018e0a:	8b7a      	ldrh	r2, [r7, #26]
 8018e0c:	8bbb      	ldrh	r3, [r7, #28]
 8018e0e:	4293      	cmp	r3, r2
 8018e10:	bf28      	it	cs
 8018e12:	4613      	movcs	r3, r2
 8018e14:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018e16:	797b      	ldrb	r3, [r7, #5]
 8018e18:	f003 0301 	and.w	r3, r3, #1
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	d036      	beq.n	8018e8e <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8018e20:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018e24:	b29a      	uxth	r2, r3
 8018e26:	8b3b      	ldrh	r3, [r7, #24]
 8018e28:	4413      	add	r3, r2
 8018e2a:	b299      	uxth	r1, r3
 8018e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018e2e:	2b00      	cmp	r3, #0
 8018e30:	bf0c      	ite	eq
 8018e32:	2301      	moveq	r3, #1
 8018e34:	2300      	movne	r3, #0
 8018e36:	b2db      	uxtb	r3, r3
 8018e38:	f107 0012 	add.w	r0, r7, #18
 8018e3c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018e3e:	9302      	str	r3, [sp, #8]
 8018e40:	797b      	ldrb	r3, [r7, #5]
 8018e42:	9301      	str	r3, [sp, #4]
 8018e44:	68fb      	ldr	r3, [r7, #12]
 8018e46:	9300      	str	r3, [sp, #0]
 8018e48:	4603      	mov	r3, r0
 8018e4a:	2036      	movs	r0, #54	@ 0x36
 8018e4c:	f7ff fd5e 	bl	801890c <tcp_pbuf_prealloc>
 8018e50:	6338      	str	r0, [r7, #48]	@ 0x30
 8018e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	f000 8178 	beq.w	801914a <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8018e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e5c:	895b      	ldrh	r3, [r3, #10]
 8018e5e:	8b3a      	ldrh	r2, [r7, #24]
 8018e60:	429a      	cmp	r2, r3
 8018e62:	d906      	bls.n	8018e72 <tcp_write+0x37e>
 8018e64:	4b8c      	ldr	r3, [pc, #560]	@ (8019098 <tcp_write+0x5a4>)
 8018e66:	f240 2266 	movw	r2, #614	@ 0x266
 8018e6a:	498c      	ldr	r1, [pc, #560]	@ (801909c <tcp_write+0x5a8>)
 8018e6c:	488c      	ldr	r0, [pc, #560]	@ (80190a0 <tcp_write+0x5ac>)
 8018e6e:	f006 f985 	bl	801f17c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8018e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e74:	685a      	ldr	r2, [r3, #4]
 8018e76:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018e7a:	18d0      	adds	r0, r2, r3
 8018e7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018e80:	68ba      	ldr	r2, [r7, #8]
 8018e82:	4413      	add	r3, r2
 8018e84:	8b3a      	ldrh	r2, [r7, #24]
 8018e86:	4619      	mov	r1, r3
 8018e88:	f006 fd89 	bl	801f99e <memcpy>
 8018e8c:	e02f      	b.n	8018eee <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8018e8e:	8a7b      	ldrh	r3, [r7, #18]
 8018e90:	2b00      	cmp	r3, #0
 8018e92:	d006      	beq.n	8018ea2 <tcp_write+0x3ae>
 8018e94:	4b80      	ldr	r3, [pc, #512]	@ (8019098 <tcp_write+0x5a4>)
 8018e96:	f240 2271 	movw	r2, #625	@ 0x271
 8018e9a:	4982      	ldr	r1, [pc, #520]	@ (80190a4 <tcp_write+0x5b0>)
 8018e9c:	4880      	ldr	r0, [pc, #512]	@ (80190a0 <tcp_write+0x5ac>)
 8018e9e:	f006 f96d 	bl	801f17c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8018ea2:	8b3b      	ldrh	r3, [r7, #24]
 8018ea4:	2201      	movs	r2, #1
 8018ea6:	4619      	mov	r1, r3
 8018ea8:	2036      	movs	r0, #54	@ 0x36
 8018eaa:	f7fa fadf 	bl	801346c <pbuf_alloc>
 8018eae:	6178      	str	r0, [r7, #20]
 8018eb0:	697b      	ldr	r3, [r7, #20]
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	f000 814b 	beq.w	801914e <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018eb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018ebc:	68ba      	ldr	r2, [r7, #8]
 8018ebe:	441a      	add	r2, r3
 8018ec0:	697b      	ldr	r3, [r7, #20]
 8018ec2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018ec4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018ec8:	b29b      	uxth	r3, r3
 8018eca:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018ece:	4619      	mov	r1, r3
 8018ed0:	2036      	movs	r0, #54	@ 0x36
 8018ed2:	f7fa facb 	bl	801346c <pbuf_alloc>
 8018ed6:	6338      	str	r0, [r7, #48]	@ 0x30
 8018ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d103      	bne.n	8018ee6 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8018ede:	6978      	ldr	r0, [r7, #20]
 8018ee0:	f7fa fda8 	bl	8013a34 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018ee4:	e136      	b.n	8019154 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018ee6:	6979      	ldr	r1, [r7, #20]
 8018ee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018eea:	f7fa fe71 	bl	8013bd0 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8018eee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018ef0:	f7fa fe2e 	bl	8013b50 <pbuf_clen>
 8018ef4:	4603      	mov	r3, r0
 8018ef6:	461a      	mov	r2, r3
 8018ef8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018efc:	4413      	add	r3, r2
 8018efe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8018f02:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018f06:	2b09      	cmp	r3, #9
 8018f08:	d903      	bls.n	8018f12 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018f0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018f0c:	f7fa fd92 	bl	8013a34 <pbuf_free>
      goto memerr;
 8018f10:	e120      	b.n	8019154 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8018f12:	68fb      	ldr	r3, [r7, #12]
 8018f14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018f16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018f1a:	441a      	add	r2, r3
 8018f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f20:	9300      	str	r3, [sp, #0]
 8018f22:	4613      	mov	r3, r2
 8018f24:	2200      	movs	r2, #0
 8018f26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8018f28:	68f8      	ldr	r0, [r7, #12]
 8018f2a:	f7ff fc53 	bl	80187d4 <tcp_create_segment>
 8018f2e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8018f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f32:	2b00      	cmp	r3, #0
 8018f34:	f000 810d 	beq.w	8019152 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8018f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d102      	bne.n	8018f44 <tcp_write+0x450>
      queue = seg;
 8018f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8018f42:	e00c      	b.n	8018f5e <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8018f44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018f46:	2b00      	cmp	r3, #0
 8018f48:	d106      	bne.n	8018f58 <tcp_write+0x464>
 8018f4a:	4b53      	ldr	r3, [pc, #332]	@ (8019098 <tcp_write+0x5a4>)
 8018f4c:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8018f50:	4955      	ldr	r1, [pc, #340]	@ (80190a8 <tcp_write+0x5b4>)
 8018f52:	4853      	ldr	r0, [pc, #332]	@ (80190a0 <tcp_write+0x5ac>)
 8018f54:	f006 f912 	bl	801f17c <iprintf>
      prev_seg->next = seg;
 8018f58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018f5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018f5c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8018f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f60:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8018f62:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018f66:	8b3b      	ldrh	r3, [r7, #24]
 8018f68:	4413      	add	r3, r2
 8018f6a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8018f6e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018f72:	88fb      	ldrh	r3, [r7, #6]
 8018f74:	429a      	cmp	r2, r3
 8018f76:	f4ff af3d 	bcc.w	8018df4 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8018f7a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018f7c:	2b00      	cmp	r3, #0
 8018f7e:	d02c      	beq.n	8018fda <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8018f80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018f82:	685b      	ldr	r3, [r3, #4]
 8018f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018f86:	e01e      	b.n	8018fc6 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8018f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f8a:	891a      	ldrh	r2, [r3, #8]
 8018f8c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018f8e:	4413      	add	r3, r2
 8018f90:	b29a      	uxth	r2, r3
 8018f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f94:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	d110      	bne.n	8018fc0 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fa0:	685b      	ldr	r3, [r3, #4]
 8018fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018fa4:	8952      	ldrh	r2, [r2, #10]
 8018fa6:	4413      	add	r3, r2
 8018fa8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8018faa:	68b9      	ldr	r1, [r7, #8]
 8018fac:	4618      	mov	r0, r3
 8018fae:	f006 fcf6 	bl	801f99e <memcpy>
        p->len += oversize_used;
 8018fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fb4:	895a      	ldrh	r2, [r3, #10]
 8018fb6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018fb8:	4413      	add	r3, r2
 8018fba:	b29a      	uxth	r2, r3
 8018fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fbe:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fc2:	681b      	ldr	r3, [r3, #0]
 8018fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d1dd      	bne.n	8018f88 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fce:	891a      	ldrh	r2, [r3, #8]
 8018fd0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018fd2:	4413      	add	r3, r2
 8018fd4:	b29a      	uxth	r2, r3
 8018fd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fd8:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018fda:	8a7a      	ldrh	r2, [r7, #18]
 8018fdc:	68fb      	ldr	r3, [r7, #12]
 8018fde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018fe4:	2b00      	cmp	r3, #0
 8018fe6:	d018      	beq.n	801901a <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	d106      	bne.n	8018ffc <tcp_write+0x508>
 8018fee:	4b2a      	ldr	r3, [pc, #168]	@ (8019098 <tcp_write+0x5a4>)
 8018ff0:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018ff4:	492d      	ldr	r1, [pc, #180]	@ (80190ac <tcp_write+0x5b8>)
 8018ff6:	482a      	ldr	r0, [pc, #168]	@ (80190a0 <tcp_write+0x5ac>)
 8018ff8:	f006 f8c0 	bl	801f17c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018ffc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018ffe:	685b      	ldr	r3, [r3, #4]
 8019000:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019002:	4618      	mov	r0, r3
 8019004:	f7fa fde4 	bl	8013bd0 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8019008:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801900a:	891a      	ldrh	r2, [r3, #8]
 801900c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801900e:	891b      	ldrh	r3, [r3, #8]
 8019010:	4413      	add	r3, r2
 8019012:	b29a      	uxth	r2, r3
 8019014:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019016:	811a      	strh	r2, [r3, #8]
 8019018:	e037      	b.n	801908a <tcp_write+0x596>
  } else if (extendlen > 0) {
 801901a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801901c:	2b00      	cmp	r3, #0
 801901e:	d034      	beq.n	801908a <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8019020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019022:	2b00      	cmp	r3, #0
 8019024:	d003      	beq.n	801902e <tcp_write+0x53a>
 8019026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019028:	685b      	ldr	r3, [r3, #4]
 801902a:	2b00      	cmp	r3, #0
 801902c:	d106      	bne.n	801903c <tcp_write+0x548>
 801902e:	4b1a      	ldr	r3, [pc, #104]	@ (8019098 <tcp_write+0x5a4>)
 8019030:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8019034:	491e      	ldr	r1, [pc, #120]	@ (80190b0 <tcp_write+0x5bc>)
 8019036:	481a      	ldr	r0, [pc, #104]	@ (80190a0 <tcp_write+0x5ac>)
 8019038:	f006 f8a0 	bl	801f17c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801903c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801903e:	685b      	ldr	r3, [r3, #4]
 8019040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019042:	e009      	b.n	8019058 <tcp_write+0x564>
      p->tot_len += extendlen;
 8019044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019046:	891a      	ldrh	r2, [r3, #8]
 8019048:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801904a:	4413      	add	r3, r2
 801904c:	b29a      	uxth	r2, r3
 801904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019050:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019054:	681b      	ldr	r3, [r3, #0]
 8019056:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	2b00      	cmp	r3, #0
 801905e:	d1f1      	bne.n	8019044 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8019060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019062:	891a      	ldrh	r2, [r3, #8]
 8019064:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019066:	4413      	add	r3, r2
 8019068:	b29a      	uxth	r2, r3
 801906a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801906c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801906e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019070:	895a      	ldrh	r2, [r3, #10]
 8019072:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019074:	4413      	add	r3, r2
 8019076:	b29a      	uxth	r2, r3
 8019078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801907a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801907c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801907e:	891a      	ldrh	r2, [r3, #8]
 8019080:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019082:	4413      	add	r3, r2
 8019084:	b29a      	uxth	r2, r3
 8019086:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019088:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801908a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801908c:	2b00      	cmp	r3, #0
 801908e:	d111      	bne.n	80190b4 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8019090:	68fb      	ldr	r3, [r7, #12]
 8019092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019094:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019096:	e010      	b.n	80190ba <tcp_write+0x5c6>
 8019098:	080261b8 	.word	0x080261b8
 801909c:	08026458 	.word	0x08026458
 80190a0:	0802620c 	.word	0x0802620c
 80190a4:	08026498 	.word	0x08026498
 80190a8:	080264a8 	.word	0x080264a8
 80190ac:	080264bc 	.word	0x080264bc
 80190b0:	080264f4 	.word	0x080264f4
  } else {
    last_unsent->next = queue;
 80190b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80190b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80190b8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80190ba:	68fb      	ldr	r3, [r7, #12]
 80190bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80190be:	88fb      	ldrh	r3, [r7, #6]
 80190c0:	441a      	add	r2, r3
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 80190c6:	68fb      	ldr	r3, [r7, #12]
 80190c8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80190cc:	88fb      	ldrh	r3, [r7, #6]
 80190ce:	1ad3      	subs	r3, r2, r3
 80190d0:	b29a      	uxth	r2, r3
 80190d2:	68fb      	ldr	r3, [r7, #12]
 80190d4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 80190d8:	68fb      	ldr	r3, [r7, #12]
 80190da:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80190de:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80190e2:	68fb      	ldr	r3, [r7, #12]
 80190e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d00e      	beq.n	801910a <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80190ec:	68fb      	ldr	r3, [r7, #12]
 80190ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80190f0:	2b00      	cmp	r3, #0
 80190f2:	d10a      	bne.n	801910a <tcp_write+0x616>
 80190f4:	68fb      	ldr	r3, [r7, #12]
 80190f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d106      	bne.n	801910a <tcp_write+0x616>
 80190fc:	4b2c      	ldr	r3, [pc, #176]	@ (80191b0 <tcp_write+0x6bc>)
 80190fe:	f240 3212 	movw	r2, #786	@ 0x312
 8019102:	492c      	ldr	r1, [pc, #176]	@ (80191b4 <tcp_write+0x6c0>)
 8019104:	482c      	ldr	r0, [pc, #176]	@ (80191b8 <tcp_write+0x6c4>)
 8019106:	f006 f839 	bl	801f17c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801910a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801910c:	2b00      	cmp	r3, #0
 801910e:	d016      	beq.n	801913e <tcp_write+0x64a>
 8019110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019112:	68db      	ldr	r3, [r3, #12]
 8019114:	2b00      	cmp	r3, #0
 8019116:	d012      	beq.n	801913e <tcp_write+0x64a>
 8019118:	797b      	ldrb	r3, [r7, #5]
 801911a:	f003 0302 	and.w	r3, r3, #2
 801911e:	2b00      	cmp	r3, #0
 8019120:	d10d      	bne.n	801913e <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8019122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019124:	68db      	ldr	r3, [r3, #12]
 8019126:	899b      	ldrh	r3, [r3, #12]
 8019128:	b29c      	uxth	r4, r3
 801912a:	2008      	movs	r0, #8
 801912c:	f7f8 f8a8 	bl	8011280 <lwip_htons>
 8019130:	4603      	mov	r3, r0
 8019132:	461a      	mov	r2, r3
 8019134:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019136:	68db      	ldr	r3, [r3, #12]
 8019138:	4322      	orrs	r2, r4
 801913a:	b292      	uxth	r2, r2
 801913c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801913e:	2300      	movs	r3, #0
 8019140:	e031      	b.n	80191a6 <tcp_write+0x6b2>
          goto memerr;
 8019142:	bf00      	nop
 8019144:	e006      	b.n	8019154 <tcp_write+0x660>
            goto memerr;
 8019146:	bf00      	nop
 8019148:	e004      	b.n	8019154 <tcp_write+0x660>
        goto memerr;
 801914a:	bf00      	nop
 801914c:	e002      	b.n	8019154 <tcp_write+0x660>
        goto memerr;
 801914e:	bf00      	nop
 8019150:	e000      	b.n	8019154 <tcp_write+0x660>
      goto memerr;
 8019152:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019154:	68fb      	ldr	r3, [r7, #12]
 8019156:	8b5b      	ldrh	r3, [r3, #26]
 8019158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801915c:	b29a      	uxth	r2, r3
 801915e:	68fb      	ldr	r3, [r7, #12]
 8019160:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8019162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019164:	2b00      	cmp	r3, #0
 8019166:	d002      	beq.n	801916e <tcp_write+0x67a>
    pbuf_free(concat_p);
 8019168:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801916a:	f7fa fc63 	bl	8013a34 <pbuf_free>
  }
  if (queue != NULL) {
 801916e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019170:	2b00      	cmp	r3, #0
 8019172:	d002      	beq.n	801917a <tcp_write+0x686>
    tcp_segs_free(queue);
 8019174:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8019176:	f7fc fb71 	bl	801585c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019180:	2b00      	cmp	r3, #0
 8019182:	d00e      	beq.n	80191a2 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8019184:	68fb      	ldr	r3, [r7, #12]
 8019186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019188:	2b00      	cmp	r3, #0
 801918a:	d10a      	bne.n	80191a2 <tcp_write+0x6ae>
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019190:	2b00      	cmp	r3, #0
 8019192:	d106      	bne.n	80191a2 <tcp_write+0x6ae>
 8019194:	4b06      	ldr	r3, [pc, #24]	@ (80191b0 <tcp_write+0x6bc>)
 8019196:	f240 3227 	movw	r2, #807	@ 0x327
 801919a:	4906      	ldr	r1, [pc, #24]	@ (80191b4 <tcp_write+0x6c0>)
 801919c:	4806      	ldr	r0, [pc, #24]	@ (80191b8 <tcp_write+0x6c4>)
 801919e:	f005 ffed 	bl	801f17c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80191a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80191a6:	4618      	mov	r0, r3
 80191a8:	375c      	adds	r7, #92	@ 0x5c
 80191aa:	46bd      	mov	sp, r7
 80191ac:	bd90      	pop	{r4, r7, pc}
 80191ae:	bf00      	nop
 80191b0:	080261b8 	.word	0x080261b8
 80191b4:	0802652c 	.word	0x0802652c
 80191b8:	0802620c 	.word	0x0802620c

080191bc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80191bc:	b590      	push	{r4, r7, lr}
 80191be:	b08b      	sub	sp, #44	@ 0x2c
 80191c0:	af02      	add	r7, sp, #8
 80191c2:	6078      	str	r0, [r7, #4]
 80191c4:	460b      	mov	r3, r1
 80191c6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80191c8:	2300      	movs	r3, #0
 80191ca:	61fb      	str	r3, [r7, #28]
 80191cc:	2300      	movs	r3, #0
 80191ce:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80191d0:	2300      	movs	r3, #0
 80191d2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80191d4:	687b      	ldr	r3, [r7, #4]
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	d106      	bne.n	80191e8 <tcp_split_unsent_seg+0x2c>
 80191da:	4b95      	ldr	r3, [pc, #596]	@ (8019430 <tcp_split_unsent_seg+0x274>)
 80191dc:	f240 324b 	movw	r2, #843	@ 0x34b
 80191e0:	4994      	ldr	r1, [pc, #592]	@ (8019434 <tcp_split_unsent_seg+0x278>)
 80191e2:	4895      	ldr	r0, [pc, #596]	@ (8019438 <tcp_split_unsent_seg+0x27c>)
 80191e4:	f005 ffca 	bl	801f17c <iprintf>

  useg = pcb->unsent;
 80191e8:	687b      	ldr	r3, [r7, #4]
 80191ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191ec:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80191ee:	697b      	ldr	r3, [r7, #20]
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d102      	bne.n	80191fa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80191f4:	f04f 33ff 	mov.w	r3, #4294967295
 80191f8:	e116      	b.n	8019428 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80191fa:	887b      	ldrh	r3, [r7, #2]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d109      	bne.n	8019214 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8019200:	4b8b      	ldr	r3, [pc, #556]	@ (8019430 <tcp_split_unsent_seg+0x274>)
 8019202:	f240 3253 	movw	r2, #851	@ 0x353
 8019206:	498d      	ldr	r1, [pc, #564]	@ (801943c <tcp_split_unsent_seg+0x280>)
 8019208:	488b      	ldr	r0, [pc, #556]	@ (8019438 <tcp_split_unsent_seg+0x27c>)
 801920a:	f005 ffb7 	bl	801f17c <iprintf>
    return ERR_VAL;
 801920e:	f06f 0305 	mvn.w	r3, #5
 8019212:	e109      	b.n	8019428 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8019214:	697b      	ldr	r3, [r7, #20]
 8019216:	891b      	ldrh	r3, [r3, #8]
 8019218:	887a      	ldrh	r2, [r7, #2]
 801921a:	429a      	cmp	r2, r3
 801921c:	d301      	bcc.n	8019222 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801921e:	2300      	movs	r3, #0
 8019220:	e102      	b.n	8019428 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019222:	687b      	ldr	r3, [r7, #4]
 8019224:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019226:	887a      	ldrh	r2, [r7, #2]
 8019228:	429a      	cmp	r2, r3
 801922a:	d906      	bls.n	801923a <tcp_split_unsent_seg+0x7e>
 801922c:	4b80      	ldr	r3, [pc, #512]	@ (8019430 <tcp_split_unsent_seg+0x274>)
 801922e:	f240 325b 	movw	r2, #859	@ 0x35b
 8019232:	4983      	ldr	r1, [pc, #524]	@ (8019440 <tcp_split_unsent_seg+0x284>)
 8019234:	4880      	ldr	r0, [pc, #512]	@ (8019438 <tcp_split_unsent_seg+0x27c>)
 8019236:	f005 ffa1 	bl	801f17c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801923a:	697b      	ldr	r3, [r7, #20]
 801923c:	891b      	ldrh	r3, [r3, #8]
 801923e:	2b00      	cmp	r3, #0
 8019240:	d106      	bne.n	8019250 <tcp_split_unsent_seg+0x94>
 8019242:	4b7b      	ldr	r3, [pc, #492]	@ (8019430 <tcp_split_unsent_seg+0x274>)
 8019244:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8019248:	497e      	ldr	r1, [pc, #504]	@ (8019444 <tcp_split_unsent_seg+0x288>)
 801924a:	487b      	ldr	r0, [pc, #492]	@ (8019438 <tcp_split_unsent_seg+0x27c>)
 801924c:	f005 ff96 	bl	801f17c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8019250:	697b      	ldr	r3, [r7, #20]
 8019252:	7a9b      	ldrb	r3, [r3, #10]
 8019254:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019256:	7bfb      	ldrb	r3, [r7, #15]
 8019258:	009b      	lsls	r3, r3, #2
 801925a:	b2db      	uxtb	r3, r3
 801925c:	f003 0304 	and.w	r3, r3, #4
 8019260:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8019262:	697b      	ldr	r3, [r7, #20]
 8019264:	891a      	ldrh	r2, [r3, #8]
 8019266:	887b      	ldrh	r3, [r7, #2]
 8019268:	1ad3      	subs	r3, r2, r3
 801926a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801926c:	7bbb      	ldrb	r3, [r7, #14]
 801926e:	b29a      	uxth	r2, r3
 8019270:	89bb      	ldrh	r3, [r7, #12]
 8019272:	4413      	add	r3, r2
 8019274:	b29b      	uxth	r3, r3
 8019276:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801927a:	4619      	mov	r1, r3
 801927c:	2036      	movs	r0, #54	@ 0x36
 801927e:	f7fa f8f5 	bl	801346c <pbuf_alloc>
 8019282:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019284:	693b      	ldr	r3, [r7, #16]
 8019286:	2b00      	cmp	r3, #0
 8019288:	f000 80b7 	beq.w	80193fa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801928c:	697b      	ldr	r3, [r7, #20]
 801928e:	685b      	ldr	r3, [r3, #4]
 8019290:	891a      	ldrh	r2, [r3, #8]
 8019292:	697b      	ldr	r3, [r7, #20]
 8019294:	891b      	ldrh	r3, [r3, #8]
 8019296:	1ad3      	subs	r3, r2, r3
 8019298:	b29a      	uxth	r2, r3
 801929a:	887b      	ldrh	r3, [r7, #2]
 801929c:	4413      	add	r3, r2
 801929e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80192a0:	697b      	ldr	r3, [r7, #20]
 80192a2:	6858      	ldr	r0, [r3, #4]
 80192a4:	693b      	ldr	r3, [r7, #16]
 80192a6:	685a      	ldr	r2, [r3, #4]
 80192a8:	7bbb      	ldrb	r3, [r7, #14]
 80192aa:	18d1      	adds	r1, r2, r3
 80192ac:	897b      	ldrh	r3, [r7, #10]
 80192ae:	89ba      	ldrh	r2, [r7, #12]
 80192b0:	f7fa fdc6 	bl	8013e40 <pbuf_copy_partial>
 80192b4:	4603      	mov	r3, r0
 80192b6:	461a      	mov	r2, r3
 80192b8:	89bb      	ldrh	r3, [r7, #12]
 80192ba:	4293      	cmp	r3, r2
 80192bc:	f040 809f 	bne.w	80193fe <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80192c0:	697b      	ldr	r3, [r7, #20]
 80192c2:	68db      	ldr	r3, [r3, #12]
 80192c4:	899b      	ldrh	r3, [r3, #12]
 80192c6:	b29b      	uxth	r3, r3
 80192c8:	4618      	mov	r0, r3
 80192ca:	f7f7 ffd9 	bl	8011280 <lwip_htons>
 80192ce:	4603      	mov	r3, r0
 80192d0:	b2db      	uxtb	r3, r3
 80192d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80192d6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80192d8:	2300      	movs	r3, #0
 80192da:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80192dc:	7efb      	ldrb	r3, [r7, #27]
 80192de:	f003 0308 	and.w	r3, r3, #8
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	d007      	beq.n	80192f6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80192e6:	7efb      	ldrb	r3, [r7, #27]
 80192e8:	f023 0308 	bic.w	r3, r3, #8
 80192ec:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80192ee:	7ebb      	ldrb	r3, [r7, #26]
 80192f0:	f043 0308 	orr.w	r3, r3, #8
 80192f4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80192f6:	7efb      	ldrb	r3, [r7, #27]
 80192f8:	f003 0301 	and.w	r3, r3, #1
 80192fc:	2b00      	cmp	r3, #0
 80192fe:	d007      	beq.n	8019310 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8019300:	7efb      	ldrb	r3, [r7, #27]
 8019302:	f023 0301 	bic.w	r3, r3, #1
 8019306:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8019308:	7ebb      	ldrb	r3, [r7, #26]
 801930a:	f043 0301 	orr.w	r3, r3, #1
 801930e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019310:	697b      	ldr	r3, [r7, #20]
 8019312:	68db      	ldr	r3, [r3, #12]
 8019314:	685b      	ldr	r3, [r3, #4]
 8019316:	4618      	mov	r0, r3
 8019318:	f7f7 ffc8 	bl	80112ac <lwip_htonl>
 801931c:	4602      	mov	r2, r0
 801931e:	887b      	ldrh	r3, [r7, #2]
 8019320:	18d1      	adds	r1, r2, r3
 8019322:	7eba      	ldrb	r2, [r7, #26]
 8019324:	7bfb      	ldrb	r3, [r7, #15]
 8019326:	9300      	str	r3, [sp, #0]
 8019328:	460b      	mov	r3, r1
 801932a:	6939      	ldr	r1, [r7, #16]
 801932c:	6878      	ldr	r0, [r7, #4]
 801932e:	f7ff fa51 	bl	80187d4 <tcp_create_segment>
 8019332:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8019334:	69fb      	ldr	r3, [r7, #28]
 8019336:	2b00      	cmp	r3, #0
 8019338:	d063      	beq.n	8019402 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801933a:	697b      	ldr	r3, [r7, #20]
 801933c:	685b      	ldr	r3, [r3, #4]
 801933e:	4618      	mov	r0, r3
 8019340:	f7fa fc06 	bl	8013b50 <pbuf_clen>
 8019344:	4603      	mov	r3, r0
 8019346:	461a      	mov	r2, r3
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801934e:	1a9b      	subs	r3, r3, r2
 8019350:	b29a      	uxth	r2, r3
 8019352:	687b      	ldr	r3, [r7, #4]
 8019354:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019358:	697b      	ldr	r3, [r7, #20]
 801935a:	6858      	ldr	r0, [r3, #4]
 801935c:	697b      	ldr	r3, [r7, #20]
 801935e:	685b      	ldr	r3, [r3, #4]
 8019360:	891a      	ldrh	r2, [r3, #8]
 8019362:	89bb      	ldrh	r3, [r7, #12]
 8019364:	1ad3      	subs	r3, r2, r3
 8019366:	b29b      	uxth	r3, r3
 8019368:	4619      	mov	r1, r3
 801936a:	f7fa f9dd 	bl	8013728 <pbuf_realloc>
  useg->len -= remainder;
 801936e:	697b      	ldr	r3, [r7, #20]
 8019370:	891a      	ldrh	r2, [r3, #8]
 8019372:	89bb      	ldrh	r3, [r7, #12]
 8019374:	1ad3      	subs	r3, r2, r3
 8019376:	b29a      	uxth	r2, r3
 8019378:	697b      	ldr	r3, [r7, #20]
 801937a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801937c:	697b      	ldr	r3, [r7, #20]
 801937e:	68db      	ldr	r3, [r3, #12]
 8019380:	899b      	ldrh	r3, [r3, #12]
 8019382:	b29c      	uxth	r4, r3
 8019384:	7efb      	ldrb	r3, [r7, #27]
 8019386:	b29b      	uxth	r3, r3
 8019388:	4618      	mov	r0, r3
 801938a:	f7f7 ff79 	bl	8011280 <lwip_htons>
 801938e:	4603      	mov	r3, r0
 8019390:	461a      	mov	r2, r3
 8019392:	697b      	ldr	r3, [r7, #20]
 8019394:	68db      	ldr	r3, [r3, #12]
 8019396:	4322      	orrs	r2, r4
 8019398:	b292      	uxth	r2, r2
 801939a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801939c:	697b      	ldr	r3, [r7, #20]
 801939e:	685b      	ldr	r3, [r3, #4]
 80193a0:	4618      	mov	r0, r3
 80193a2:	f7fa fbd5 	bl	8013b50 <pbuf_clen>
 80193a6:	4603      	mov	r3, r0
 80193a8:	461a      	mov	r2, r3
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80193b0:	4413      	add	r3, r2
 80193b2:	b29a      	uxth	r2, r3
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80193ba:	69fb      	ldr	r3, [r7, #28]
 80193bc:	685b      	ldr	r3, [r3, #4]
 80193be:	4618      	mov	r0, r3
 80193c0:	f7fa fbc6 	bl	8013b50 <pbuf_clen>
 80193c4:	4603      	mov	r3, r0
 80193c6:	461a      	mov	r2, r3
 80193c8:	687b      	ldr	r3, [r7, #4]
 80193ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80193ce:	4413      	add	r3, r2
 80193d0:	b29a      	uxth	r2, r3
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80193d8:	697b      	ldr	r3, [r7, #20]
 80193da:	681a      	ldr	r2, [r3, #0]
 80193dc:	69fb      	ldr	r3, [r7, #28]
 80193de:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80193e0:	697b      	ldr	r3, [r7, #20]
 80193e2:	69fa      	ldr	r2, [r7, #28]
 80193e4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80193e6:	69fb      	ldr	r3, [r7, #28]
 80193e8:	681b      	ldr	r3, [r3, #0]
 80193ea:	2b00      	cmp	r3, #0
 80193ec:	d103      	bne.n	80193f6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	2200      	movs	r2, #0
 80193f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80193f6:	2300      	movs	r3, #0
 80193f8:	e016      	b.n	8019428 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80193fa:	bf00      	nop
 80193fc:	e002      	b.n	8019404 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80193fe:	bf00      	nop
 8019400:	e000      	b.n	8019404 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8019402:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8019404:	69fb      	ldr	r3, [r7, #28]
 8019406:	2b00      	cmp	r3, #0
 8019408:	d006      	beq.n	8019418 <tcp_split_unsent_seg+0x25c>
 801940a:	4b09      	ldr	r3, [pc, #36]	@ (8019430 <tcp_split_unsent_seg+0x274>)
 801940c:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8019410:	490d      	ldr	r1, [pc, #52]	@ (8019448 <tcp_split_unsent_seg+0x28c>)
 8019412:	4809      	ldr	r0, [pc, #36]	@ (8019438 <tcp_split_unsent_seg+0x27c>)
 8019414:	f005 feb2 	bl	801f17c <iprintf>
  if (p != NULL) {
 8019418:	693b      	ldr	r3, [r7, #16]
 801941a:	2b00      	cmp	r3, #0
 801941c:	d002      	beq.n	8019424 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801941e:	6938      	ldr	r0, [r7, #16]
 8019420:	f7fa fb08 	bl	8013a34 <pbuf_free>
  }

  return ERR_MEM;
 8019424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019428:	4618      	mov	r0, r3
 801942a:	3724      	adds	r7, #36	@ 0x24
 801942c:	46bd      	mov	sp, r7
 801942e:	bd90      	pop	{r4, r7, pc}
 8019430:	080261b8 	.word	0x080261b8
 8019434:	0802654c 	.word	0x0802654c
 8019438:	0802620c 	.word	0x0802620c
 801943c:	08026570 	.word	0x08026570
 8019440:	08026594 	.word	0x08026594
 8019444:	080265a4 	.word	0x080265a4
 8019448:	080265b4 	.word	0x080265b4

0801944c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801944c:	b590      	push	{r4, r7, lr}
 801944e:	b085      	sub	sp, #20
 8019450:	af00      	add	r7, sp, #0
 8019452:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	2b00      	cmp	r3, #0
 8019458:	d106      	bne.n	8019468 <tcp_send_fin+0x1c>
 801945a:	4b21      	ldr	r3, [pc, #132]	@ (80194e0 <tcp_send_fin+0x94>)
 801945c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8019460:	4920      	ldr	r1, [pc, #128]	@ (80194e4 <tcp_send_fin+0x98>)
 8019462:	4821      	ldr	r0, [pc, #132]	@ (80194e8 <tcp_send_fin+0x9c>)
 8019464:	f005 fe8a 	bl	801f17c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801946c:	2b00      	cmp	r3, #0
 801946e:	d02e      	beq.n	80194ce <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019470:	687b      	ldr	r3, [r7, #4]
 8019472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019474:	60fb      	str	r3, [r7, #12]
 8019476:	e002      	b.n	801947e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8019478:	68fb      	ldr	r3, [r7, #12]
 801947a:	681b      	ldr	r3, [r3, #0]
 801947c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801947e:	68fb      	ldr	r3, [r7, #12]
 8019480:	681b      	ldr	r3, [r3, #0]
 8019482:	2b00      	cmp	r3, #0
 8019484:	d1f8      	bne.n	8019478 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019486:	68fb      	ldr	r3, [r7, #12]
 8019488:	68db      	ldr	r3, [r3, #12]
 801948a:	899b      	ldrh	r3, [r3, #12]
 801948c:	b29b      	uxth	r3, r3
 801948e:	4618      	mov	r0, r3
 8019490:	f7f7 fef6 	bl	8011280 <lwip_htons>
 8019494:	4603      	mov	r3, r0
 8019496:	b2db      	uxtb	r3, r3
 8019498:	f003 0307 	and.w	r3, r3, #7
 801949c:	2b00      	cmp	r3, #0
 801949e:	d116      	bne.n	80194ce <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	68db      	ldr	r3, [r3, #12]
 80194a4:	899b      	ldrh	r3, [r3, #12]
 80194a6:	b29c      	uxth	r4, r3
 80194a8:	2001      	movs	r0, #1
 80194aa:	f7f7 fee9 	bl	8011280 <lwip_htons>
 80194ae:	4603      	mov	r3, r0
 80194b0:	461a      	mov	r2, r3
 80194b2:	68fb      	ldr	r3, [r7, #12]
 80194b4:	68db      	ldr	r3, [r3, #12]
 80194b6:	4322      	orrs	r2, r4
 80194b8:	b292      	uxth	r2, r2
 80194ba:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	8b5b      	ldrh	r3, [r3, #26]
 80194c0:	f043 0320 	orr.w	r3, r3, #32
 80194c4:	b29a      	uxth	r2, r3
 80194c6:	687b      	ldr	r3, [r7, #4]
 80194c8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80194ca:	2300      	movs	r3, #0
 80194cc:	e004      	b.n	80194d8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80194ce:	2101      	movs	r1, #1
 80194d0:	6878      	ldr	r0, [r7, #4]
 80194d2:	f000 f80b 	bl	80194ec <tcp_enqueue_flags>
 80194d6:	4603      	mov	r3, r0
}
 80194d8:	4618      	mov	r0, r3
 80194da:	3714      	adds	r7, #20
 80194dc:	46bd      	mov	sp, r7
 80194de:	bd90      	pop	{r4, r7, pc}
 80194e0:	080261b8 	.word	0x080261b8
 80194e4:	080265c0 	.word	0x080265c0
 80194e8:	0802620c 	.word	0x0802620c

080194ec <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80194ec:	b580      	push	{r7, lr}
 80194ee:	b08a      	sub	sp, #40	@ 0x28
 80194f0:	af02      	add	r7, sp, #8
 80194f2:	6078      	str	r0, [r7, #4]
 80194f4:	460b      	mov	r3, r1
 80194f6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80194f8:	2300      	movs	r3, #0
 80194fa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80194fc:	2300      	movs	r3, #0
 80194fe:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8019500:	78fb      	ldrb	r3, [r7, #3]
 8019502:	f003 0303 	and.w	r3, r3, #3
 8019506:	2b00      	cmp	r3, #0
 8019508:	d106      	bne.n	8019518 <tcp_enqueue_flags+0x2c>
 801950a:	4b67      	ldr	r3, [pc, #412]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 801950c:	f240 4211 	movw	r2, #1041	@ 0x411
 8019510:	4966      	ldr	r1, [pc, #408]	@ (80196ac <tcp_enqueue_flags+0x1c0>)
 8019512:	4867      	ldr	r0, [pc, #412]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 8019514:	f005 fe32 	bl	801f17c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	2b00      	cmp	r3, #0
 801951c:	d106      	bne.n	801952c <tcp_enqueue_flags+0x40>
 801951e:	4b62      	ldr	r3, [pc, #392]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 8019520:	f240 4213 	movw	r2, #1043	@ 0x413
 8019524:	4963      	ldr	r1, [pc, #396]	@ (80196b4 <tcp_enqueue_flags+0x1c8>)
 8019526:	4862      	ldr	r0, [pc, #392]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 8019528:	f005 fe28 	bl	801f17c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801952c:	78fb      	ldrb	r3, [r7, #3]
 801952e:	f003 0302 	and.w	r3, r3, #2
 8019532:	2b00      	cmp	r3, #0
 8019534:	d001      	beq.n	801953a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019536:	2301      	movs	r3, #1
 8019538:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801953a:	7ffb      	ldrb	r3, [r7, #31]
 801953c:	009b      	lsls	r3, r3, #2
 801953e:	b2db      	uxtb	r3, r3
 8019540:	f003 0304 	and.w	r3, r3, #4
 8019544:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019546:	7dfb      	ldrb	r3, [r7, #23]
 8019548:	b29b      	uxth	r3, r3
 801954a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801954e:	4619      	mov	r1, r3
 8019550:	2036      	movs	r0, #54	@ 0x36
 8019552:	f7f9 ff8b 	bl	801346c <pbuf_alloc>
 8019556:	6138      	str	r0, [r7, #16]
 8019558:	693b      	ldr	r3, [r7, #16]
 801955a:	2b00      	cmp	r3, #0
 801955c:	d109      	bne.n	8019572 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	8b5b      	ldrh	r3, [r3, #26]
 8019562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019566:	b29a      	uxth	r2, r3
 8019568:	687b      	ldr	r3, [r7, #4]
 801956a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801956c:	f04f 33ff 	mov.w	r3, #4294967295
 8019570:	e095      	b.n	801969e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019572:	693b      	ldr	r3, [r7, #16]
 8019574:	895a      	ldrh	r2, [r3, #10]
 8019576:	7dfb      	ldrb	r3, [r7, #23]
 8019578:	b29b      	uxth	r3, r3
 801957a:	429a      	cmp	r2, r3
 801957c:	d206      	bcs.n	801958c <tcp_enqueue_flags+0xa0>
 801957e:	4b4a      	ldr	r3, [pc, #296]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 8019580:	f240 4239 	movw	r2, #1081	@ 0x439
 8019584:	494c      	ldr	r1, [pc, #304]	@ (80196b8 <tcp_enqueue_flags+0x1cc>)
 8019586:	484a      	ldr	r0, [pc, #296]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 8019588:	f005 fdf8 	bl	801f17c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8019590:	78fa      	ldrb	r2, [r7, #3]
 8019592:	7ffb      	ldrb	r3, [r7, #31]
 8019594:	9300      	str	r3, [sp, #0]
 8019596:	460b      	mov	r3, r1
 8019598:	6939      	ldr	r1, [r7, #16]
 801959a:	6878      	ldr	r0, [r7, #4]
 801959c:	f7ff f91a 	bl	80187d4 <tcp_create_segment>
 80195a0:	60f8      	str	r0, [r7, #12]
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	2b00      	cmp	r3, #0
 80195a6:	d109      	bne.n	80195bc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80195a8:	687b      	ldr	r3, [r7, #4]
 80195aa:	8b5b      	ldrh	r3, [r3, #26]
 80195ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80195b0:	b29a      	uxth	r2, r3
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80195b6:	f04f 33ff 	mov.w	r3, #4294967295
 80195ba:	e070      	b.n	801969e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80195bc:	68fb      	ldr	r3, [r7, #12]
 80195be:	68db      	ldr	r3, [r3, #12]
 80195c0:	f003 0303 	and.w	r3, r3, #3
 80195c4:	2b00      	cmp	r3, #0
 80195c6:	d006      	beq.n	80195d6 <tcp_enqueue_flags+0xea>
 80195c8:	4b37      	ldr	r3, [pc, #220]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 80195ca:	f240 4242 	movw	r2, #1090	@ 0x442
 80195ce:	493b      	ldr	r1, [pc, #236]	@ (80196bc <tcp_enqueue_flags+0x1d0>)
 80195d0:	4837      	ldr	r0, [pc, #220]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 80195d2:	f005 fdd3 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80195d6:	68fb      	ldr	r3, [r7, #12]
 80195d8:	891b      	ldrh	r3, [r3, #8]
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d006      	beq.n	80195ec <tcp_enqueue_flags+0x100>
 80195de:	4b32      	ldr	r3, [pc, #200]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 80195e0:	f240 4243 	movw	r2, #1091	@ 0x443
 80195e4:	4936      	ldr	r1, [pc, #216]	@ (80196c0 <tcp_enqueue_flags+0x1d4>)
 80195e6:	4832      	ldr	r0, [pc, #200]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 80195e8:	f005 fdc8 	bl	801f17c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195f0:	2b00      	cmp	r3, #0
 80195f2:	d103      	bne.n	80195fc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	68fa      	ldr	r2, [r7, #12]
 80195f8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80195fa:	e00d      	b.n	8019618 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019600:	61bb      	str	r3, [r7, #24]
 8019602:	e002      	b.n	801960a <tcp_enqueue_flags+0x11e>
 8019604:	69bb      	ldr	r3, [r7, #24]
 8019606:	681b      	ldr	r3, [r3, #0]
 8019608:	61bb      	str	r3, [r7, #24]
 801960a:	69bb      	ldr	r3, [r7, #24]
 801960c:	681b      	ldr	r3, [r3, #0]
 801960e:	2b00      	cmp	r3, #0
 8019610:	d1f8      	bne.n	8019604 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8019612:	69bb      	ldr	r3, [r7, #24]
 8019614:	68fa      	ldr	r2, [r7, #12]
 8019616:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019618:	687b      	ldr	r3, [r7, #4]
 801961a:	2200      	movs	r2, #0
 801961c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019620:	78fb      	ldrb	r3, [r7, #3]
 8019622:	f003 0302 	and.w	r3, r3, #2
 8019626:	2b00      	cmp	r3, #0
 8019628:	d104      	bne.n	8019634 <tcp_enqueue_flags+0x148>
 801962a:	78fb      	ldrb	r3, [r7, #3]
 801962c:	f003 0301 	and.w	r3, r3, #1
 8019630:	2b00      	cmp	r3, #0
 8019632:	d004      	beq.n	801963e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019638:	1c5a      	adds	r2, r3, #1
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801963e:	78fb      	ldrb	r3, [r7, #3]
 8019640:	f003 0301 	and.w	r3, r3, #1
 8019644:	2b00      	cmp	r3, #0
 8019646:	d006      	beq.n	8019656 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019648:	687b      	ldr	r3, [r7, #4]
 801964a:	8b5b      	ldrh	r3, [r3, #26]
 801964c:	f043 0320 	orr.w	r3, r3, #32
 8019650:	b29a      	uxth	r2, r3
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019656:	68fb      	ldr	r3, [r7, #12]
 8019658:	685b      	ldr	r3, [r3, #4]
 801965a:	4618      	mov	r0, r3
 801965c:	f7fa fa78 	bl	8013b50 <pbuf_clen>
 8019660:	4603      	mov	r3, r0
 8019662:	461a      	mov	r2, r3
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801966a:	4413      	add	r3, r2
 801966c:	b29a      	uxth	r2, r3
 801966e:	687b      	ldr	r3, [r7, #4]
 8019670:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019674:	687b      	ldr	r3, [r7, #4]
 8019676:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801967a:	2b00      	cmp	r3, #0
 801967c:	d00e      	beq.n	801969c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019682:	2b00      	cmp	r3, #0
 8019684:	d10a      	bne.n	801969c <tcp_enqueue_flags+0x1b0>
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801968a:	2b00      	cmp	r3, #0
 801968c:	d106      	bne.n	801969c <tcp_enqueue_flags+0x1b0>
 801968e:	4b06      	ldr	r3, [pc, #24]	@ (80196a8 <tcp_enqueue_flags+0x1bc>)
 8019690:	f240 4265 	movw	r2, #1125	@ 0x465
 8019694:	490b      	ldr	r1, [pc, #44]	@ (80196c4 <tcp_enqueue_flags+0x1d8>)
 8019696:	4806      	ldr	r0, [pc, #24]	@ (80196b0 <tcp_enqueue_flags+0x1c4>)
 8019698:	f005 fd70 	bl	801f17c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801969c:	2300      	movs	r3, #0
}
 801969e:	4618      	mov	r0, r3
 80196a0:	3720      	adds	r7, #32
 80196a2:	46bd      	mov	sp, r7
 80196a4:	bd80      	pop	{r7, pc}
 80196a6:	bf00      	nop
 80196a8:	080261b8 	.word	0x080261b8
 80196ac:	080265dc 	.word	0x080265dc
 80196b0:	0802620c 	.word	0x0802620c
 80196b4:	08026634 	.word	0x08026634
 80196b8:	08026654 	.word	0x08026654
 80196bc:	08026690 	.word	0x08026690
 80196c0:	080266a8 	.word	0x080266a8
 80196c4:	080266d4 	.word	0x080266d4

080196c8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80196c8:	b5b0      	push	{r4, r5, r7, lr}
 80196ca:	b08a      	sub	sp, #40	@ 0x28
 80196cc:	af00      	add	r7, sp, #0
 80196ce:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d106      	bne.n	80196e4 <tcp_output+0x1c>
 80196d6:	4b8a      	ldr	r3, [pc, #552]	@ (8019900 <tcp_output+0x238>)
 80196d8:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80196dc:	4989      	ldr	r1, [pc, #548]	@ (8019904 <tcp_output+0x23c>)
 80196de:	488a      	ldr	r0, [pc, #552]	@ (8019908 <tcp_output+0x240>)
 80196e0:	f005 fd4c 	bl	801f17c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	7d1b      	ldrb	r3, [r3, #20]
 80196e8:	2b01      	cmp	r3, #1
 80196ea:	d106      	bne.n	80196fa <tcp_output+0x32>
 80196ec:	4b84      	ldr	r3, [pc, #528]	@ (8019900 <tcp_output+0x238>)
 80196ee:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80196f2:	4986      	ldr	r1, [pc, #536]	@ (801990c <tcp_output+0x244>)
 80196f4:	4884      	ldr	r0, [pc, #528]	@ (8019908 <tcp_output+0x240>)
 80196f6:	f005 fd41 	bl	801f17c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80196fa:	4b85      	ldr	r3, [pc, #532]	@ (8019910 <tcp_output+0x248>)
 80196fc:	681b      	ldr	r3, [r3, #0]
 80196fe:	687a      	ldr	r2, [r7, #4]
 8019700:	429a      	cmp	r2, r3
 8019702:	d101      	bne.n	8019708 <tcp_output+0x40>
    return ERR_OK;
 8019704:	2300      	movs	r3, #0
 8019706:	e1ce      	b.n	8019aa6 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801970e:	687b      	ldr	r3, [r7, #4]
 8019710:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019714:	4293      	cmp	r3, r2
 8019716:	bf28      	it	cs
 8019718:	4613      	movcs	r3, r2
 801971a:	b29b      	uxth	r3, r3
 801971c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801971e:	687b      	ldr	r3, [r7, #4]
 8019720:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019722:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019726:	2b00      	cmp	r3, #0
 8019728:	d10b      	bne.n	8019742 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801972a:	687b      	ldr	r3, [r7, #4]
 801972c:	8b5b      	ldrh	r3, [r3, #26]
 801972e:	f003 0302 	and.w	r3, r3, #2
 8019732:	2b00      	cmp	r3, #0
 8019734:	f000 81aa 	beq.w	8019a8c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8019738:	6878      	ldr	r0, [r7, #4]
 801973a:	f000 fdcb 	bl	801a2d4 <tcp_send_empty_ack>
 801973e:	4603      	mov	r3, r0
 8019740:	e1b1      	b.n	8019aa6 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8019742:	6879      	ldr	r1, [r7, #4]
 8019744:	687b      	ldr	r3, [r7, #4]
 8019746:	3304      	adds	r3, #4
 8019748:	461a      	mov	r2, r3
 801974a:	6878      	ldr	r0, [r7, #4]
 801974c:	f7ff f826 	bl	801879c <tcp_route>
 8019750:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019752:	697b      	ldr	r3, [r7, #20]
 8019754:	2b00      	cmp	r3, #0
 8019756:	d102      	bne.n	801975e <tcp_output+0x96>
    return ERR_RTE;
 8019758:	f06f 0303 	mvn.w	r3, #3
 801975c:	e1a3      	b.n	8019aa6 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	2b00      	cmp	r3, #0
 8019762:	d003      	beq.n	801976c <tcp_output+0xa4>
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	2b00      	cmp	r3, #0
 801976a:	d111      	bne.n	8019790 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801976c:	697b      	ldr	r3, [r7, #20]
 801976e:	2b00      	cmp	r3, #0
 8019770:	d002      	beq.n	8019778 <tcp_output+0xb0>
 8019772:	697b      	ldr	r3, [r7, #20]
 8019774:	3304      	adds	r3, #4
 8019776:	e000      	b.n	801977a <tcp_output+0xb2>
 8019778:	2300      	movs	r3, #0
 801977a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801977c:	693b      	ldr	r3, [r7, #16]
 801977e:	2b00      	cmp	r3, #0
 8019780:	d102      	bne.n	8019788 <tcp_output+0xc0>
      return ERR_RTE;
 8019782:	f06f 0303 	mvn.w	r3, #3
 8019786:	e18e      	b.n	8019aa6 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019788:	693b      	ldr	r3, [r7, #16]
 801978a:	681a      	ldr	r2, [r3, #0]
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8019790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019792:	68db      	ldr	r3, [r3, #12]
 8019794:	685b      	ldr	r3, [r3, #4]
 8019796:	4618      	mov	r0, r3
 8019798:	f7f7 fd88 	bl	80112ac <lwip_htonl>
 801979c:	4602      	mov	r2, r0
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80197a2:	1ad3      	subs	r3, r2, r3
 80197a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80197a6:	8912      	ldrh	r2, [r2, #8]
 80197a8:	4413      	add	r3, r2
 80197aa:	69ba      	ldr	r2, [r7, #24]
 80197ac:	429a      	cmp	r2, r3
 80197ae:	d227      	bcs.n	8019800 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80197b6:	461a      	mov	r2, r3
 80197b8:	69bb      	ldr	r3, [r7, #24]
 80197ba:	4293      	cmp	r3, r2
 80197bc:	d114      	bne.n	80197e8 <tcp_output+0x120>
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80197c2:	2b00      	cmp	r3, #0
 80197c4:	d110      	bne.n	80197e8 <tcp_output+0x120>
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d10b      	bne.n	80197e8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	2200      	movs	r2, #0
 80197d4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	2201      	movs	r2, #1
 80197dc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80197e0:	687b      	ldr	r3, [r7, #4]
 80197e2:	2200      	movs	r2, #0
 80197e4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80197e8:	687b      	ldr	r3, [r7, #4]
 80197ea:	8b5b      	ldrh	r3, [r3, #26]
 80197ec:	f003 0302 	and.w	r3, r3, #2
 80197f0:	2b00      	cmp	r3, #0
 80197f2:	f000 814d 	beq.w	8019a90 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80197f6:	6878      	ldr	r0, [r7, #4]
 80197f8:	f000 fd6c 	bl	801a2d4 <tcp_send_empty_ack>
 80197fc:	4603      	mov	r3, r0
 80197fe:	e152      	b.n	8019aa6 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	2200      	movs	r2, #0
 8019804:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801980c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801980e:	6a3b      	ldr	r3, [r7, #32]
 8019810:	2b00      	cmp	r3, #0
 8019812:	f000 811c 	beq.w	8019a4e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019816:	e002      	b.n	801981e <tcp_output+0x156>
 8019818:	6a3b      	ldr	r3, [r7, #32]
 801981a:	681b      	ldr	r3, [r3, #0]
 801981c:	623b      	str	r3, [r7, #32]
 801981e:	6a3b      	ldr	r3, [r7, #32]
 8019820:	681b      	ldr	r3, [r3, #0]
 8019822:	2b00      	cmp	r3, #0
 8019824:	d1f8      	bne.n	8019818 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019826:	e112      	b.n	8019a4e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801982a:	68db      	ldr	r3, [r3, #12]
 801982c:	899b      	ldrh	r3, [r3, #12]
 801982e:	b29b      	uxth	r3, r3
 8019830:	4618      	mov	r0, r3
 8019832:	f7f7 fd25 	bl	8011280 <lwip_htons>
 8019836:	4603      	mov	r3, r0
 8019838:	b2db      	uxtb	r3, r3
 801983a:	f003 0304 	and.w	r3, r3, #4
 801983e:	2b00      	cmp	r3, #0
 8019840:	d006      	beq.n	8019850 <tcp_output+0x188>
 8019842:	4b2f      	ldr	r3, [pc, #188]	@ (8019900 <tcp_output+0x238>)
 8019844:	f240 5236 	movw	r2, #1334	@ 0x536
 8019848:	4932      	ldr	r1, [pc, #200]	@ (8019914 <tcp_output+0x24c>)
 801984a:	482f      	ldr	r0, [pc, #188]	@ (8019908 <tcp_output+0x240>)
 801984c:	f005 fc96 	bl	801f17c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019850:	687b      	ldr	r3, [r7, #4]
 8019852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019854:	2b00      	cmp	r3, #0
 8019856:	d01f      	beq.n	8019898 <tcp_output+0x1d0>
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	8b5b      	ldrh	r3, [r3, #26]
 801985c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8019860:	2b00      	cmp	r3, #0
 8019862:	d119      	bne.n	8019898 <tcp_output+0x1d0>
 8019864:	687b      	ldr	r3, [r7, #4]
 8019866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019868:	2b00      	cmp	r3, #0
 801986a:	d00b      	beq.n	8019884 <tcp_output+0x1bc>
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019870:	681b      	ldr	r3, [r3, #0]
 8019872:	2b00      	cmp	r3, #0
 8019874:	d110      	bne.n	8019898 <tcp_output+0x1d0>
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801987a:	891a      	ldrh	r2, [r3, #8]
 801987c:	687b      	ldr	r3, [r7, #4]
 801987e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019880:	429a      	cmp	r2, r3
 8019882:	d209      	bcs.n	8019898 <tcp_output+0x1d0>
 8019884:	687b      	ldr	r3, [r7, #4]
 8019886:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801988a:	2b00      	cmp	r3, #0
 801988c:	d004      	beq.n	8019898 <tcp_output+0x1d0>
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019894:	2b08      	cmp	r3, #8
 8019896:	d901      	bls.n	801989c <tcp_output+0x1d4>
 8019898:	2301      	movs	r3, #1
 801989a:	e000      	b.n	801989e <tcp_output+0x1d6>
 801989c:	2300      	movs	r3, #0
 801989e:	2b00      	cmp	r3, #0
 80198a0:	d106      	bne.n	80198b0 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80198a2:	687b      	ldr	r3, [r7, #4]
 80198a4:	8b5b      	ldrh	r3, [r3, #26]
 80198a6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	f000 80e4 	beq.w	8019a78 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	7d1b      	ldrb	r3, [r3, #20]
 80198b4:	2b02      	cmp	r3, #2
 80198b6:	d00d      	beq.n	80198d4 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80198b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198ba:	68db      	ldr	r3, [r3, #12]
 80198bc:	899b      	ldrh	r3, [r3, #12]
 80198be:	b29c      	uxth	r4, r3
 80198c0:	2010      	movs	r0, #16
 80198c2:	f7f7 fcdd 	bl	8011280 <lwip_htons>
 80198c6:	4603      	mov	r3, r0
 80198c8:	461a      	mov	r2, r3
 80198ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198cc:	68db      	ldr	r3, [r3, #12]
 80198ce:	4322      	orrs	r2, r4
 80198d0:	b292      	uxth	r2, r2
 80198d2:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80198d4:	697a      	ldr	r2, [r7, #20]
 80198d6:	6879      	ldr	r1, [r7, #4]
 80198d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80198da:	f000 f909 	bl	8019af0 <tcp_output_segment>
 80198de:	4603      	mov	r3, r0
 80198e0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80198e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d016      	beq.n	8019918 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80198ea:	687b      	ldr	r3, [r7, #4]
 80198ec:	8b5b      	ldrh	r3, [r3, #26]
 80198ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80198f2:	b29a      	uxth	r2, r3
 80198f4:	687b      	ldr	r3, [r7, #4]
 80198f6:	835a      	strh	r2, [r3, #26]
      return err;
 80198f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198fc:	e0d3      	b.n	8019aa6 <tcp_output+0x3de>
 80198fe:	bf00      	nop
 8019900:	080261b8 	.word	0x080261b8
 8019904:	080266fc 	.word	0x080266fc
 8019908:	0802620c 	.word	0x0802620c
 801990c:	08026714 	.word	0x08026714
 8019910:	20067dc4 	.word	0x20067dc4
 8019914:	0802673c 	.word	0x0802673c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801991a:	681a      	ldr	r2, [r3, #0]
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	7d1b      	ldrb	r3, [r3, #20]
 8019924:	2b02      	cmp	r3, #2
 8019926:	d006      	beq.n	8019936 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	8b5b      	ldrh	r3, [r3, #26]
 801992c:	f023 0303 	bic.w	r3, r3, #3
 8019930:	b29a      	uxth	r2, r3
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019938:	68db      	ldr	r3, [r3, #12]
 801993a:	685b      	ldr	r3, [r3, #4]
 801993c:	4618      	mov	r0, r3
 801993e:	f7f7 fcb5 	bl	80112ac <lwip_htonl>
 8019942:	4604      	mov	r4, r0
 8019944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019946:	891b      	ldrh	r3, [r3, #8]
 8019948:	461d      	mov	r5, r3
 801994a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801994c:	68db      	ldr	r3, [r3, #12]
 801994e:	899b      	ldrh	r3, [r3, #12]
 8019950:	b29b      	uxth	r3, r3
 8019952:	4618      	mov	r0, r3
 8019954:	f7f7 fc94 	bl	8011280 <lwip_htons>
 8019958:	4603      	mov	r3, r0
 801995a:	b2db      	uxtb	r3, r3
 801995c:	f003 0303 	and.w	r3, r3, #3
 8019960:	2b00      	cmp	r3, #0
 8019962:	d001      	beq.n	8019968 <tcp_output+0x2a0>
 8019964:	2301      	movs	r3, #1
 8019966:	e000      	b.n	801996a <tcp_output+0x2a2>
 8019968:	2300      	movs	r3, #0
 801996a:	442b      	add	r3, r5
 801996c:	4423      	add	r3, r4
 801996e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019974:	68bb      	ldr	r3, [r7, #8]
 8019976:	1ad3      	subs	r3, r2, r3
 8019978:	2b00      	cmp	r3, #0
 801997a:	da02      	bge.n	8019982 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801997c:	687b      	ldr	r3, [r7, #4]
 801997e:	68ba      	ldr	r2, [r7, #8]
 8019980:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019984:	891b      	ldrh	r3, [r3, #8]
 8019986:	461c      	mov	r4, r3
 8019988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801998a:	68db      	ldr	r3, [r3, #12]
 801998c:	899b      	ldrh	r3, [r3, #12]
 801998e:	b29b      	uxth	r3, r3
 8019990:	4618      	mov	r0, r3
 8019992:	f7f7 fc75 	bl	8011280 <lwip_htons>
 8019996:	4603      	mov	r3, r0
 8019998:	b2db      	uxtb	r3, r3
 801999a:	f003 0303 	and.w	r3, r3, #3
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d001      	beq.n	80199a6 <tcp_output+0x2de>
 80199a2:	2301      	movs	r3, #1
 80199a4:	e000      	b.n	80199a8 <tcp_output+0x2e0>
 80199a6:	2300      	movs	r3, #0
 80199a8:	4423      	add	r3, r4
 80199aa:	2b00      	cmp	r3, #0
 80199ac:	d049      	beq.n	8019a42 <tcp_output+0x37a>
      seg->next = NULL;
 80199ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199b0:	2200      	movs	r2, #0
 80199b2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d105      	bne.n	80199c8 <tcp_output+0x300>
        pcb->unacked = seg;
 80199bc:	687b      	ldr	r3, [r7, #4]
 80199be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80199c0:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80199c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199c4:	623b      	str	r3, [r7, #32]
 80199c6:	e03f      	b.n	8019a48 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80199c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199ca:	68db      	ldr	r3, [r3, #12]
 80199cc:	685b      	ldr	r3, [r3, #4]
 80199ce:	4618      	mov	r0, r3
 80199d0:	f7f7 fc6c 	bl	80112ac <lwip_htonl>
 80199d4:	4604      	mov	r4, r0
 80199d6:	6a3b      	ldr	r3, [r7, #32]
 80199d8:	68db      	ldr	r3, [r3, #12]
 80199da:	685b      	ldr	r3, [r3, #4]
 80199dc:	4618      	mov	r0, r3
 80199de:	f7f7 fc65 	bl	80112ac <lwip_htonl>
 80199e2:	4603      	mov	r3, r0
 80199e4:	1ae3      	subs	r3, r4, r3
 80199e6:	2b00      	cmp	r3, #0
 80199e8:	da24      	bge.n	8019a34 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80199ea:	687b      	ldr	r3, [r7, #4]
 80199ec:	3370      	adds	r3, #112	@ 0x70
 80199ee:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80199f0:	e002      	b.n	80199f8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80199f2:	69fb      	ldr	r3, [r7, #28]
 80199f4:	681b      	ldr	r3, [r3, #0]
 80199f6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80199f8:	69fb      	ldr	r3, [r7, #28]
 80199fa:	681b      	ldr	r3, [r3, #0]
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	d011      	beq.n	8019a24 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019a00:	69fb      	ldr	r3, [r7, #28]
 8019a02:	681b      	ldr	r3, [r3, #0]
 8019a04:	68db      	ldr	r3, [r3, #12]
 8019a06:	685b      	ldr	r3, [r3, #4]
 8019a08:	4618      	mov	r0, r3
 8019a0a:	f7f7 fc4f 	bl	80112ac <lwip_htonl>
 8019a0e:	4604      	mov	r4, r0
 8019a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a12:	68db      	ldr	r3, [r3, #12]
 8019a14:	685b      	ldr	r3, [r3, #4]
 8019a16:	4618      	mov	r0, r3
 8019a18:	f7f7 fc48 	bl	80112ac <lwip_htonl>
 8019a1c:	4603      	mov	r3, r0
 8019a1e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019a20:	2b00      	cmp	r3, #0
 8019a22:	dbe6      	blt.n	80199f2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019a24:	69fb      	ldr	r3, [r7, #28]
 8019a26:	681a      	ldr	r2, [r3, #0]
 8019a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a2a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019a2c:	69fb      	ldr	r3, [r7, #28]
 8019a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a30:	601a      	str	r2, [r3, #0]
 8019a32:	e009      	b.n	8019a48 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019a34:	6a3b      	ldr	r3, [r7, #32]
 8019a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a38:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019a3a:	6a3b      	ldr	r3, [r7, #32]
 8019a3c:	681b      	ldr	r3, [r3, #0]
 8019a3e:	623b      	str	r3, [r7, #32]
 8019a40:	e002      	b.n	8019a48 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019a42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019a44:	f7fb ff1f 	bl	8015886 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019a48:	687b      	ldr	r3, [r7, #4]
 8019a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8019a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	d012      	beq.n	8019a7a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a56:	68db      	ldr	r3, [r3, #12]
 8019a58:	685b      	ldr	r3, [r3, #4]
 8019a5a:	4618      	mov	r0, r3
 8019a5c:	f7f7 fc26 	bl	80112ac <lwip_htonl>
 8019a60:	4602      	mov	r2, r0
 8019a62:	687b      	ldr	r3, [r7, #4]
 8019a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019a66:	1ad3      	subs	r3, r2, r3
 8019a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a6a:	8912      	ldrh	r2, [r2, #8]
 8019a6c:	4413      	add	r3, r2
  while (seg != NULL &&
 8019a6e:	69ba      	ldr	r2, [r7, #24]
 8019a70:	429a      	cmp	r2, r3
 8019a72:	f4bf aed9 	bcs.w	8019828 <tcp_output+0x160>
 8019a76:	e000      	b.n	8019a7a <tcp_output+0x3b2>
      break;
 8019a78:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019a7a:	687b      	ldr	r3, [r7, #4]
 8019a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a7e:	2b00      	cmp	r3, #0
 8019a80:	d108      	bne.n	8019a94 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019a82:	687b      	ldr	r3, [r7, #4]
 8019a84:	2200      	movs	r2, #0
 8019a86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8019a8a:	e004      	b.n	8019a96 <tcp_output+0x3ce>
    goto output_done;
 8019a8c:	bf00      	nop
 8019a8e:	e002      	b.n	8019a96 <tcp_output+0x3ce>
    goto output_done;
 8019a90:	bf00      	nop
 8019a92:	e000      	b.n	8019a96 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019a94:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	8b5b      	ldrh	r3, [r3, #26]
 8019a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019a9e:	b29a      	uxth	r2, r3
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019aa4:	2300      	movs	r3, #0
}
 8019aa6:	4618      	mov	r0, r3
 8019aa8:	3728      	adds	r7, #40	@ 0x28
 8019aaa:	46bd      	mov	sp, r7
 8019aac:	bdb0      	pop	{r4, r5, r7, pc}
 8019aae:	bf00      	nop

08019ab0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019ab0:	b580      	push	{r7, lr}
 8019ab2:	b082      	sub	sp, #8
 8019ab4:	af00      	add	r7, sp, #0
 8019ab6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019ab8:	687b      	ldr	r3, [r7, #4]
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	d106      	bne.n	8019acc <tcp_output_segment_busy+0x1c>
 8019abe:	4b09      	ldr	r3, [pc, #36]	@ (8019ae4 <tcp_output_segment_busy+0x34>)
 8019ac0:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019ac4:	4908      	ldr	r1, [pc, #32]	@ (8019ae8 <tcp_output_segment_busy+0x38>)
 8019ac6:	4809      	ldr	r0, [pc, #36]	@ (8019aec <tcp_output_segment_busy+0x3c>)
 8019ac8:	f005 fb58 	bl	801f17c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	685b      	ldr	r3, [r3, #4]
 8019ad0:	7b9b      	ldrb	r3, [r3, #14]
 8019ad2:	2b01      	cmp	r3, #1
 8019ad4:	d001      	beq.n	8019ada <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019ad6:	2301      	movs	r3, #1
 8019ad8:	e000      	b.n	8019adc <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019ada:	2300      	movs	r3, #0
}
 8019adc:	4618      	mov	r0, r3
 8019ade:	3708      	adds	r7, #8
 8019ae0:	46bd      	mov	sp, r7
 8019ae2:	bd80      	pop	{r7, pc}
 8019ae4:	080261b8 	.word	0x080261b8
 8019ae8:	08026754 	.word	0x08026754
 8019aec:	0802620c 	.word	0x0802620c

08019af0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019af0:	b5b0      	push	{r4, r5, r7, lr}
 8019af2:	b08c      	sub	sp, #48	@ 0x30
 8019af4:	af04      	add	r7, sp, #16
 8019af6:	60f8      	str	r0, [r7, #12]
 8019af8:	60b9      	str	r1, [r7, #8]
 8019afa:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019afc:	68fb      	ldr	r3, [r7, #12]
 8019afe:	2b00      	cmp	r3, #0
 8019b00:	d106      	bne.n	8019b10 <tcp_output_segment+0x20>
 8019b02:	4b64      	ldr	r3, [pc, #400]	@ (8019c94 <tcp_output_segment+0x1a4>)
 8019b04:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019b08:	4963      	ldr	r1, [pc, #396]	@ (8019c98 <tcp_output_segment+0x1a8>)
 8019b0a:	4864      	ldr	r0, [pc, #400]	@ (8019c9c <tcp_output_segment+0x1ac>)
 8019b0c:	f005 fb36 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8019b10:	68bb      	ldr	r3, [r7, #8]
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	d106      	bne.n	8019b24 <tcp_output_segment+0x34>
 8019b16:	4b5f      	ldr	r3, [pc, #380]	@ (8019c94 <tcp_output_segment+0x1a4>)
 8019b18:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8019b1c:	4960      	ldr	r1, [pc, #384]	@ (8019ca0 <tcp_output_segment+0x1b0>)
 8019b1e:	485f      	ldr	r0, [pc, #380]	@ (8019c9c <tcp_output_segment+0x1ac>)
 8019b20:	f005 fb2c 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019b24:	687b      	ldr	r3, [r7, #4]
 8019b26:	2b00      	cmp	r3, #0
 8019b28:	d106      	bne.n	8019b38 <tcp_output_segment+0x48>
 8019b2a:	4b5a      	ldr	r3, [pc, #360]	@ (8019c94 <tcp_output_segment+0x1a4>)
 8019b2c:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8019b30:	495c      	ldr	r1, [pc, #368]	@ (8019ca4 <tcp_output_segment+0x1b4>)
 8019b32:	485a      	ldr	r0, [pc, #360]	@ (8019c9c <tcp_output_segment+0x1ac>)
 8019b34:	f005 fb22 	bl	801f17c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8019b38:	68f8      	ldr	r0, [r7, #12]
 8019b3a:	f7ff ffb9 	bl	8019ab0 <tcp_output_segment_busy>
 8019b3e:	4603      	mov	r3, r0
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	d001      	beq.n	8019b48 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019b44:	2300      	movs	r3, #0
 8019b46:	e0a1      	b.n	8019c8c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019b48:	68bb      	ldr	r3, [r7, #8]
 8019b4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	68dc      	ldr	r4, [r3, #12]
 8019b50:	4610      	mov	r0, r2
 8019b52:	f7f7 fbab 	bl	80112ac <lwip_htonl>
 8019b56:	4603      	mov	r3, r0
 8019b58:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019b5a:	68bb      	ldr	r3, [r7, #8]
 8019b5c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	68dc      	ldr	r4, [r3, #12]
 8019b62:	4610      	mov	r0, r2
 8019b64:	f7f7 fb8c 	bl	8011280 <lwip_htons>
 8019b68:	4603      	mov	r3, r0
 8019b6a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019b6c:	68bb      	ldr	r3, [r7, #8]
 8019b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019b70:	68ba      	ldr	r2, [r7, #8]
 8019b72:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019b74:	441a      	add	r2, r3
 8019b76:	68bb      	ldr	r3, [r7, #8]
 8019b78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8019b7a:	68fb      	ldr	r3, [r7, #12]
 8019b7c:	68db      	ldr	r3, [r3, #12]
 8019b7e:	3314      	adds	r3, #20
 8019b80:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8019b82:	68fb      	ldr	r3, [r7, #12]
 8019b84:	7a9b      	ldrb	r3, [r3, #10]
 8019b86:	f003 0301 	and.w	r3, r3, #1
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d015      	beq.n	8019bba <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8019b8e:	68bb      	ldr	r3, [r7, #8]
 8019b90:	3304      	adds	r3, #4
 8019b92:	461a      	mov	r2, r3
 8019b94:	6879      	ldr	r1, [r7, #4]
 8019b96:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8019b9a:	f7fc fa39 	bl	8016010 <tcp_eff_send_mss_netif>
 8019b9e:	4603      	mov	r3, r0
 8019ba0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8019ba2:	8b7b      	ldrh	r3, [r7, #26]
 8019ba4:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019ba8:	4618      	mov	r0, r3
 8019baa:	f7f7 fb7f 	bl	80112ac <lwip_htonl>
 8019bae:	4602      	mov	r2, r0
 8019bb0:	69fb      	ldr	r3, [r7, #28]
 8019bb2:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019bb4:	69fb      	ldr	r3, [r7, #28]
 8019bb6:	3304      	adds	r3, #4
 8019bb8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019bba:	68bb      	ldr	r3, [r7, #8]
 8019bbc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019bc0:	2b00      	cmp	r3, #0
 8019bc2:	da02      	bge.n	8019bca <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019bc4:	68bb      	ldr	r3, [r7, #8]
 8019bc6:	2200      	movs	r2, #0
 8019bc8:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019bca:	68bb      	ldr	r3, [r7, #8]
 8019bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d10c      	bne.n	8019bec <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8019bd2:	4b35      	ldr	r3, [pc, #212]	@ (8019ca8 <tcp_output_segment+0x1b8>)
 8019bd4:	681a      	ldr	r2, [r3, #0]
 8019bd6:	68bb      	ldr	r3, [r7, #8]
 8019bd8:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019bda:	68fb      	ldr	r3, [r7, #12]
 8019bdc:	68db      	ldr	r3, [r3, #12]
 8019bde:	685b      	ldr	r3, [r3, #4]
 8019be0:	4618      	mov	r0, r3
 8019be2:	f7f7 fb63 	bl	80112ac <lwip_htonl>
 8019be6:	4602      	mov	r2, r0
 8019be8:	68bb      	ldr	r3, [r7, #8]
 8019bea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019bec:	68fb      	ldr	r3, [r7, #12]
 8019bee:	68da      	ldr	r2, [r3, #12]
 8019bf0:	68fb      	ldr	r3, [r7, #12]
 8019bf2:	685b      	ldr	r3, [r3, #4]
 8019bf4:	685b      	ldr	r3, [r3, #4]
 8019bf6:	1ad3      	subs	r3, r2, r3
 8019bf8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019bfa:	68fb      	ldr	r3, [r7, #12]
 8019bfc:	685b      	ldr	r3, [r3, #4]
 8019bfe:	8959      	ldrh	r1, [r3, #10]
 8019c00:	68fb      	ldr	r3, [r7, #12]
 8019c02:	685b      	ldr	r3, [r3, #4]
 8019c04:	8b3a      	ldrh	r2, [r7, #24]
 8019c06:	1a8a      	subs	r2, r1, r2
 8019c08:	b292      	uxth	r2, r2
 8019c0a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019c0c:	68fb      	ldr	r3, [r7, #12]
 8019c0e:	685b      	ldr	r3, [r3, #4]
 8019c10:	8919      	ldrh	r1, [r3, #8]
 8019c12:	68fb      	ldr	r3, [r7, #12]
 8019c14:	685b      	ldr	r3, [r3, #4]
 8019c16:	8b3a      	ldrh	r2, [r7, #24]
 8019c18:	1a8a      	subs	r2, r1, r2
 8019c1a:	b292      	uxth	r2, r2
 8019c1c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8019c1e:	68fb      	ldr	r3, [r7, #12]
 8019c20:	685b      	ldr	r3, [r3, #4]
 8019c22:	68fa      	ldr	r2, [r7, #12]
 8019c24:	68d2      	ldr	r2, [r2, #12]
 8019c26:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019c28:	68fb      	ldr	r3, [r7, #12]
 8019c2a:	68db      	ldr	r3, [r3, #12]
 8019c2c:	2200      	movs	r2, #0
 8019c2e:	741a      	strb	r2, [r3, #16]
 8019c30:	2200      	movs	r2, #0
 8019c32:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8019c34:	68fb      	ldr	r3, [r7, #12]
 8019c36:	68da      	ldr	r2, [r3, #12]
 8019c38:	68fb      	ldr	r3, [r7, #12]
 8019c3a:	7a9b      	ldrb	r3, [r3, #10]
 8019c3c:	f003 0301 	and.w	r3, r3, #1
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d001      	beq.n	8019c48 <tcp_output_segment+0x158>
 8019c44:	2318      	movs	r3, #24
 8019c46:	e000      	b.n	8019c4a <tcp_output_segment+0x15a>
 8019c48:	2314      	movs	r3, #20
 8019c4a:	4413      	add	r3, r2
 8019c4c:	69fa      	ldr	r2, [r7, #28]
 8019c4e:	429a      	cmp	r2, r3
 8019c50:	d006      	beq.n	8019c60 <tcp_output_segment+0x170>
 8019c52:	4b10      	ldr	r3, [pc, #64]	@ (8019c94 <tcp_output_segment+0x1a4>)
 8019c54:	f240 621c 	movw	r2, #1564	@ 0x61c
 8019c58:	4914      	ldr	r1, [pc, #80]	@ (8019cac <tcp_output_segment+0x1bc>)
 8019c5a:	4810      	ldr	r0, [pc, #64]	@ (8019c9c <tcp_output_segment+0x1ac>)
 8019c5c:	f005 fa8e 	bl	801f17c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	6858      	ldr	r0, [r3, #4]
 8019c64:	68b9      	ldr	r1, [r7, #8]
 8019c66:	68bb      	ldr	r3, [r7, #8]
 8019c68:	1d1c      	adds	r4, r3, #4
 8019c6a:	68bb      	ldr	r3, [r7, #8]
 8019c6c:	7add      	ldrb	r5, [r3, #11]
 8019c6e:	68bb      	ldr	r3, [r7, #8]
 8019c70:	7a9b      	ldrb	r3, [r3, #10]
 8019c72:	687a      	ldr	r2, [r7, #4]
 8019c74:	9202      	str	r2, [sp, #8]
 8019c76:	2206      	movs	r2, #6
 8019c78:	9201      	str	r2, [sp, #4]
 8019c7a:	9300      	str	r3, [sp, #0]
 8019c7c:	462b      	mov	r3, r5
 8019c7e:	4622      	mov	r2, r4
 8019c80:	f002 fefc 	bl	801ca7c <ip4_output_if>
 8019c84:	4603      	mov	r3, r0
 8019c86:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8019c88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019c8c:	4618      	mov	r0, r3
 8019c8e:	3720      	adds	r7, #32
 8019c90:	46bd      	mov	sp, r7
 8019c92:	bdb0      	pop	{r4, r5, r7, pc}
 8019c94:	080261b8 	.word	0x080261b8
 8019c98:	0802677c 	.word	0x0802677c
 8019c9c:	0802620c 	.word	0x0802620c
 8019ca0:	0802679c 	.word	0x0802679c
 8019ca4:	080267bc 	.word	0x080267bc
 8019ca8:	20067d78 	.word	0x20067d78
 8019cac:	080267e0 	.word	0x080267e0

08019cb0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019cb0:	b5b0      	push	{r4, r5, r7, lr}
 8019cb2:	b084      	sub	sp, #16
 8019cb4:	af00      	add	r7, sp, #0
 8019cb6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019cb8:	687b      	ldr	r3, [r7, #4]
 8019cba:	2b00      	cmp	r3, #0
 8019cbc:	d106      	bne.n	8019ccc <tcp_rexmit_rto_prepare+0x1c>
 8019cbe:	4b31      	ldr	r3, [pc, #196]	@ (8019d84 <tcp_rexmit_rto_prepare+0xd4>)
 8019cc0:	f240 6263 	movw	r2, #1635	@ 0x663
 8019cc4:	4930      	ldr	r1, [pc, #192]	@ (8019d88 <tcp_rexmit_rto_prepare+0xd8>)
 8019cc6:	4831      	ldr	r0, [pc, #196]	@ (8019d8c <tcp_rexmit_rto_prepare+0xdc>)
 8019cc8:	f005 fa58 	bl	801f17c <iprintf>

  if (pcb->unacked == NULL) {
 8019ccc:	687b      	ldr	r3, [r7, #4]
 8019cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d102      	bne.n	8019cda <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019cd4:	f06f 0305 	mvn.w	r3, #5
 8019cd8:	e050      	b.n	8019d7c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019cde:	60fb      	str	r3, [r7, #12]
 8019ce0:	e00b      	b.n	8019cfa <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8019ce2:	68f8      	ldr	r0, [r7, #12]
 8019ce4:	f7ff fee4 	bl	8019ab0 <tcp_output_segment_busy>
 8019ce8:	4603      	mov	r3, r0
 8019cea:	2b00      	cmp	r3, #0
 8019cec:	d002      	beq.n	8019cf4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8019cee:	f06f 0305 	mvn.w	r3, #5
 8019cf2:	e043      	b.n	8019d7c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019cf4:	68fb      	ldr	r3, [r7, #12]
 8019cf6:	681b      	ldr	r3, [r3, #0]
 8019cf8:	60fb      	str	r3, [r7, #12]
 8019cfa:	68fb      	ldr	r3, [r7, #12]
 8019cfc:	681b      	ldr	r3, [r3, #0]
 8019cfe:	2b00      	cmp	r3, #0
 8019d00:	d1ef      	bne.n	8019ce2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8019d02:	68f8      	ldr	r0, [r7, #12]
 8019d04:	f7ff fed4 	bl	8019ab0 <tcp_output_segment_busy>
 8019d08:	4603      	mov	r3, r0
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	d002      	beq.n	8019d14 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8019d0e:	f06f 0305 	mvn.w	r3, #5
 8019d12:	e033      	b.n	8019d7c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019d18:	68fb      	ldr	r3, [r7, #12]
 8019d1a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8019d20:	687b      	ldr	r3, [r7, #4]
 8019d22:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	2200      	movs	r2, #0
 8019d28:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8019d2a:	687b      	ldr	r3, [r7, #4]
 8019d2c:	8b5b      	ldrh	r3, [r3, #26]
 8019d2e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8019d32:	b29a      	uxth	r2, r3
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019d38:	68fb      	ldr	r3, [r7, #12]
 8019d3a:	68db      	ldr	r3, [r3, #12]
 8019d3c:	685b      	ldr	r3, [r3, #4]
 8019d3e:	4618      	mov	r0, r3
 8019d40:	f7f7 fab4 	bl	80112ac <lwip_htonl>
 8019d44:	4604      	mov	r4, r0
 8019d46:	68fb      	ldr	r3, [r7, #12]
 8019d48:	891b      	ldrh	r3, [r3, #8]
 8019d4a:	461d      	mov	r5, r3
 8019d4c:	68fb      	ldr	r3, [r7, #12]
 8019d4e:	68db      	ldr	r3, [r3, #12]
 8019d50:	899b      	ldrh	r3, [r3, #12]
 8019d52:	b29b      	uxth	r3, r3
 8019d54:	4618      	mov	r0, r3
 8019d56:	f7f7 fa93 	bl	8011280 <lwip_htons>
 8019d5a:	4603      	mov	r3, r0
 8019d5c:	b2db      	uxtb	r3, r3
 8019d5e:	f003 0303 	and.w	r3, r3, #3
 8019d62:	2b00      	cmp	r3, #0
 8019d64:	d001      	beq.n	8019d6a <tcp_rexmit_rto_prepare+0xba>
 8019d66:	2301      	movs	r3, #1
 8019d68:	e000      	b.n	8019d6c <tcp_rexmit_rto_prepare+0xbc>
 8019d6a:	2300      	movs	r3, #0
 8019d6c:	442b      	add	r3, r5
 8019d6e:	18e2      	adds	r2, r4, r3
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	2200      	movs	r2, #0
 8019d78:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8019d7a:	2300      	movs	r3, #0
}
 8019d7c:	4618      	mov	r0, r3
 8019d7e:	3710      	adds	r7, #16
 8019d80:	46bd      	mov	sp, r7
 8019d82:	bdb0      	pop	{r4, r5, r7, pc}
 8019d84:	080261b8 	.word	0x080261b8
 8019d88:	080267f4 	.word	0x080267f4
 8019d8c:	0802620c 	.word	0x0802620c

08019d90 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8019d90:	b580      	push	{r7, lr}
 8019d92:	b082      	sub	sp, #8
 8019d94:	af00      	add	r7, sp, #0
 8019d96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	2b00      	cmp	r3, #0
 8019d9c:	d106      	bne.n	8019dac <tcp_rexmit_rto_commit+0x1c>
 8019d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8019dd4 <tcp_rexmit_rto_commit+0x44>)
 8019da0:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019da4:	490c      	ldr	r1, [pc, #48]	@ (8019dd8 <tcp_rexmit_rto_commit+0x48>)
 8019da6:	480d      	ldr	r0, [pc, #52]	@ (8019ddc <tcp_rexmit_rto_commit+0x4c>)
 8019da8:	f005 f9e8 	bl	801f17c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019db2:	2bff      	cmp	r3, #255	@ 0xff
 8019db4:	d007      	beq.n	8019dc6 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019db6:	687b      	ldr	r3, [r7, #4]
 8019db8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019dbc:	3301      	adds	r3, #1
 8019dbe:	b2da      	uxtb	r2, r3
 8019dc0:	687b      	ldr	r3, [r7, #4]
 8019dc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019dc6:	6878      	ldr	r0, [r7, #4]
 8019dc8:	f7ff fc7e 	bl	80196c8 <tcp_output>
}
 8019dcc:	bf00      	nop
 8019dce:	3708      	adds	r7, #8
 8019dd0:	46bd      	mov	sp, r7
 8019dd2:	bd80      	pop	{r7, pc}
 8019dd4:	080261b8 	.word	0x080261b8
 8019dd8:	08026818 	.word	0x08026818
 8019ddc:	0802620c 	.word	0x0802620c

08019de0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019de0:	b580      	push	{r7, lr}
 8019de2:	b082      	sub	sp, #8
 8019de4:	af00      	add	r7, sp, #0
 8019de6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019de8:	687b      	ldr	r3, [r7, #4]
 8019dea:	2b00      	cmp	r3, #0
 8019dec:	d106      	bne.n	8019dfc <tcp_rexmit_rto+0x1c>
 8019dee:	4b0a      	ldr	r3, [pc, #40]	@ (8019e18 <tcp_rexmit_rto+0x38>)
 8019df0:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019df4:	4909      	ldr	r1, [pc, #36]	@ (8019e1c <tcp_rexmit_rto+0x3c>)
 8019df6:	480a      	ldr	r0, [pc, #40]	@ (8019e20 <tcp_rexmit_rto+0x40>)
 8019df8:	f005 f9c0 	bl	801f17c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019dfc:	6878      	ldr	r0, [r7, #4]
 8019dfe:	f7ff ff57 	bl	8019cb0 <tcp_rexmit_rto_prepare>
 8019e02:	4603      	mov	r3, r0
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	d102      	bne.n	8019e0e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019e08:	6878      	ldr	r0, [r7, #4]
 8019e0a:	f7ff ffc1 	bl	8019d90 <tcp_rexmit_rto_commit>
  }
}
 8019e0e:	bf00      	nop
 8019e10:	3708      	adds	r7, #8
 8019e12:	46bd      	mov	sp, r7
 8019e14:	bd80      	pop	{r7, pc}
 8019e16:	bf00      	nop
 8019e18:	080261b8 	.word	0x080261b8
 8019e1c:	0802683c 	.word	0x0802683c
 8019e20:	0802620c 	.word	0x0802620c

08019e24 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019e24:	b590      	push	{r4, r7, lr}
 8019e26:	b085      	sub	sp, #20
 8019e28:	af00      	add	r7, sp, #0
 8019e2a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019e2c:	687b      	ldr	r3, [r7, #4]
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	d106      	bne.n	8019e40 <tcp_rexmit+0x1c>
 8019e32:	4b2f      	ldr	r3, [pc, #188]	@ (8019ef0 <tcp_rexmit+0xcc>)
 8019e34:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8019e38:	492e      	ldr	r1, [pc, #184]	@ (8019ef4 <tcp_rexmit+0xd0>)
 8019e3a:	482f      	ldr	r0, [pc, #188]	@ (8019ef8 <tcp_rexmit+0xd4>)
 8019e3c:	f005 f99e 	bl	801f17c <iprintf>

  if (pcb->unacked == NULL) {
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d102      	bne.n	8019e4e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019e48:	f06f 0305 	mvn.w	r3, #5
 8019e4c:	e04c      	b.n	8019ee8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8019e4e:	687b      	ldr	r3, [r7, #4]
 8019e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e52:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019e54:	68b8      	ldr	r0, [r7, #8]
 8019e56:	f7ff fe2b 	bl	8019ab0 <tcp_output_segment_busy>
 8019e5a:	4603      	mov	r3, r0
 8019e5c:	2b00      	cmp	r3, #0
 8019e5e:	d002      	beq.n	8019e66 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019e60:	f06f 0305 	mvn.w	r3, #5
 8019e64:	e040      	b.n	8019ee8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8019e66:	68bb      	ldr	r3, [r7, #8]
 8019e68:	681a      	ldr	r2, [r3, #0]
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	336c      	adds	r3, #108	@ 0x6c
 8019e72:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019e74:	e002      	b.n	8019e7c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8019e76:	68fb      	ldr	r3, [r7, #12]
 8019e78:	681b      	ldr	r3, [r3, #0]
 8019e7a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019e7c:	68fb      	ldr	r3, [r7, #12]
 8019e7e:	681b      	ldr	r3, [r3, #0]
 8019e80:	2b00      	cmp	r3, #0
 8019e82:	d011      	beq.n	8019ea8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019e84:	68fb      	ldr	r3, [r7, #12]
 8019e86:	681b      	ldr	r3, [r3, #0]
 8019e88:	68db      	ldr	r3, [r3, #12]
 8019e8a:	685b      	ldr	r3, [r3, #4]
 8019e8c:	4618      	mov	r0, r3
 8019e8e:	f7f7 fa0d 	bl	80112ac <lwip_htonl>
 8019e92:	4604      	mov	r4, r0
 8019e94:	68bb      	ldr	r3, [r7, #8]
 8019e96:	68db      	ldr	r3, [r3, #12]
 8019e98:	685b      	ldr	r3, [r3, #4]
 8019e9a:	4618      	mov	r0, r3
 8019e9c:	f7f7 fa06 	bl	80112ac <lwip_htonl>
 8019ea0:	4603      	mov	r3, r0
 8019ea2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019ea4:	2b00      	cmp	r3, #0
 8019ea6:	dbe6      	blt.n	8019e76 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019ea8:	68fb      	ldr	r3, [r7, #12]
 8019eaa:	681a      	ldr	r2, [r3, #0]
 8019eac:	68bb      	ldr	r3, [r7, #8]
 8019eae:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019eb0:	68fb      	ldr	r3, [r7, #12]
 8019eb2:	68ba      	ldr	r2, [r7, #8]
 8019eb4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019eb6:	68bb      	ldr	r3, [r7, #8]
 8019eb8:	681b      	ldr	r3, [r3, #0]
 8019eba:	2b00      	cmp	r3, #0
 8019ebc:	d103      	bne.n	8019ec6 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	2200      	movs	r2, #0
 8019ec2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019ec6:	687b      	ldr	r3, [r7, #4]
 8019ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019ecc:	2bff      	cmp	r3, #255	@ 0xff
 8019ece:	d007      	beq.n	8019ee0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019ed6:	3301      	adds	r3, #1
 8019ed8:	b2da      	uxtb	r2, r3
 8019eda:	687b      	ldr	r3, [r7, #4]
 8019edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	2200      	movs	r2, #0
 8019ee4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019ee6:	2300      	movs	r3, #0
}
 8019ee8:	4618      	mov	r0, r3
 8019eea:	3714      	adds	r7, #20
 8019eec:	46bd      	mov	sp, r7
 8019eee:	bd90      	pop	{r4, r7, pc}
 8019ef0:	080261b8 	.word	0x080261b8
 8019ef4:	08026858 	.word	0x08026858
 8019ef8:	0802620c 	.word	0x0802620c

08019efc <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019efc:	b580      	push	{r7, lr}
 8019efe:	b082      	sub	sp, #8
 8019f00:	af00      	add	r7, sp, #0
 8019f02:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	2b00      	cmp	r3, #0
 8019f08:	d106      	bne.n	8019f18 <tcp_rexmit_fast+0x1c>
 8019f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8019fb4 <tcp_rexmit_fast+0xb8>)
 8019f0c:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8019f10:	4929      	ldr	r1, [pc, #164]	@ (8019fb8 <tcp_rexmit_fast+0xbc>)
 8019f12:	482a      	ldr	r0, [pc, #168]	@ (8019fbc <tcp_rexmit_fast+0xc0>)
 8019f14:	f005 f932 	bl	801f17c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d045      	beq.n	8019fac <tcp_rexmit_fast+0xb0>
 8019f20:	687b      	ldr	r3, [r7, #4]
 8019f22:	8b5b      	ldrh	r3, [r3, #26]
 8019f24:	f003 0304 	and.w	r3, r3, #4
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d13f      	bne.n	8019fac <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019f2c:	6878      	ldr	r0, [r7, #4]
 8019f2e:	f7ff ff79 	bl	8019e24 <tcp_rexmit>
 8019f32:	4603      	mov	r3, r0
 8019f34:	2b00      	cmp	r3, #0
 8019f36:	d139      	bne.n	8019fac <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019f44:	4293      	cmp	r3, r2
 8019f46:	bf28      	it	cs
 8019f48:	4613      	movcs	r3, r2
 8019f4a:	b29b      	uxth	r3, r3
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	da00      	bge.n	8019f52 <tcp_rexmit_fast+0x56>
 8019f50:	3301      	adds	r3, #1
 8019f52:	105b      	asrs	r3, r3, #1
 8019f54:	b29a      	uxth	r2, r3
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019f62:	461a      	mov	r2, r3
 8019f64:	687b      	ldr	r3, [r7, #4]
 8019f66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f68:	005b      	lsls	r3, r3, #1
 8019f6a:	429a      	cmp	r2, r3
 8019f6c:	d206      	bcs.n	8019f7c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019f6e:	687b      	ldr	r3, [r7, #4]
 8019f70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f72:	005b      	lsls	r3, r3, #1
 8019f74:	b29a      	uxth	r2, r3
 8019f76:	687b      	ldr	r3, [r7, #4]
 8019f78:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f86:	4619      	mov	r1, r3
 8019f88:	0049      	lsls	r1, r1, #1
 8019f8a:	440b      	add	r3, r1
 8019f8c:	b29b      	uxth	r3, r3
 8019f8e:	4413      	add	r3, r2
 8019f90:	b29a      	uxth	r2, r3
 8019f92:	687b      	ldr	r3, [r7, #4]
 8019f94:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	8b5b      	ldrh	r3, [r3, #26]
 8019f9c:	f043 0304 	orr.w	r3, r3, #4
 8019fa0:	b29a      	uxth	r2, r3
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	2200      	movs	r2, #0
 8019faa:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019fac:	bf00      	nop
 8019fae:	3708      	adds	r7, #8
 8019fb0:	46bd      	mov	sp, r7
 8019fb2:	bd80      	pop	{r7, pc}
 8019fb4:	080261b8 	.word	0x080261b8
 8019fb8:	08026870 	.word	0x08026870
 8019fbc:	0802620c 	.word	0x0802620c

08019fc0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019fc0:	b580      	push	{r7, lr}
 8019fc2:	b086      	sub	sp, #24
 8019fc4:	af00      	add	r7, sp, #0
 8019fc6:	60f8      	str	r0, [r7, #12]
 8019fc8:	607b      	str	r3, [r7, #4]
 8019fca:	460b      	mov	r3, r1
 8019fcc:	817b      	strh	r3, [r7, #10]
 8019fce:	4613      	mov	r3, r2
 8019fd0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019fd2:	897a      	ldrh	r2, [r7, #10]
 8019fd4:	893b      	ldrh	r3, [r7, #8]
 8019fd6:	4413      	add	r3, r2
 8019fd8:	b29b      	uxth	r3, r3
 8019fda:	3314      	adds	r3, #20
 8019fdc:	b29b      	uxth	r3, r3
 8019fde:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019fe2:	4619      	mov	r1, r3
 8019fe4:	2022      	movs	r0, #34	@ 0x22
 8019fe6:	f7f9 fa41 	bl	801346c <pbuf_alloc>
 8019fea:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019fec:	697b      	ldr	r3, [r7, #20]
 8019fee:	2b00      	cmp	r3, #0
 8019ff0:	d04d      	beq.n	801a08e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019ff2:	897b      	ldrh	r3, [r7, #10]
 8019ff4:	3313      	adds	r3, #19
 8019ff6:	697a      	ldr	r2, [r7, #20]
 8019ff8:	8952      	ldrh	r2, [r2, #10]
 8019ffa:	4293      	cmp	r3, r2
 8019ffc:	db06      	blt.n	801a00c <tcp_output_alloc_header_common+0x4c>
 8019ffe:	4b26      	ldr	r3, [pc, #152]	@ (801a098 <tcp_output_alloc_header_common+0xd8>)
 801a000:	f240 7223 	movw	r2, #1827	@ 0x723
 801a004:	4925      	ldr	r1, [pc, #148]	@ (801a09c <tcp_output_alloc_header_common+0xdc>)
 801a006:	4826      	ldr	r0, [pc, #152]	@ (801a0a0 <tcp_output_alloc_header_common+0xe0>)
 801a008:	f005 f8b8 	bl	801f17c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801a00c:	697b      	ldr	r3, [r7, #20]
 801a00e:	685b      	ldr	r3, [r3, #4]
 801a010:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801a012:	8c3b      	ldrh	r3, [r7, #32]
 801a014:	4618      	mov	r0, r3
 801a016:	f7f7 f933 	bl	8011280 <lwip_htons>
 801a01a:	4603      	mov	r3, r0
 801a01c:	461a      	mov	r2, r3
 801a01e:	693b      	ldr	r3, [r7, #16]
 801a020:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a022:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a024:	4618      	mov	r0, r3
 801a026:	f7f7 f92b 	bl	8011280 <lwip_htons>
 801a02a:	4603      	mov	r3, r0
 801a02c:	461a      	mov	r2, r3
 801a02e:	693b      	ldr	r3, [r7, #16]
 801a030:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801a032:	693b      	ldr	r3, [r7, #16]
 801a034:	687a      	ldr	r2, [r7, #4]
 801a036:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801a038:	68f8      	ldr	r0, [r7, #12]
 801a03a:	f7f7 f937 	bl	80112ac <lwip_htonl>
 801a03e:	4602      	mov	r2, r0
 801a040:	693b      	ldr	r3, [r7, #16]
 801a042:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a044:	897b      	ldrh	r3, [r7, #10]
 801a046:	089b      	lsrs	r3, r3, #2
 801a048:	b29b      	uxth	r3, r3
 801a04a:	3305      	adds	r3, #5
 801a04c:	b29b      	uxth	r3, r3
 801a04e:	031b      	lsls	r3, r3, #12
 801a050:	b29a      	uxth	r2, r3
 801a052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a056:	b29b      	uxth	r3, r3
 801a058:	4313      	orrs	r3, r2
 801a05a:	b29b      	uxth	r3, r3
 801a05c:	4618      	mov	r0, r3
 801a05e:	f7f7 f90f 	bl	8011280 <lwip_htons>
 801a062:	4603      	mov	r3, r0
 801a064:	461a      	mov	r2, r3
 801a066:	693b      	ldr	r3, [r7, #16]
 801a068:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a06a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a06c:	4618      	mov	r0, r3
 801a06e:	f7f7 f907 	bl	8011280 <lwip_htons>
 801a072:	4603      	mov	r3, r0
 801a074:	461a      	mov	r2, r3
 801a076:	693b      	ldr	r3, [r7, #16]
 801a078:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801a07a:	693b      	ldr	r3, [r7, #16]
 801a07c:	2200      	movs	r2, #0
 801a07e:	741a      	strb	r2, [r3, #16]
 801a080:	2200      	movs	r2, #0
 801a082:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801a084:	693b      	ldr	r3, [r7, #16]
 801a086:	2200      	movs	r2, #0
 801a088:	749a      	strb	r2, [r3, #18]
 801a08a:	2200      	movs	r2, #0
 801a08c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801a08e:	697b      	ldr	r3, [r7, #20]
}
 801a090:	4618      	mov	r0, r3
 801a092:	3718      	adds	r7, #24
 801a094:	46bd      	mov	sp, r7
 801a096:	bd80      	pop	{r7, pc}
 801a098:	080261b8 	.word	0x080261b8
 801a09c:	08026890 	.word	0x08026890
 801a0a0:	0802620c 	.word	0x0802620c

0801a0a4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801a0a4:	b5b0      	push	{r4, r5, r7, lr}
 801a0a6:	b08a      	sub	sp, #40	@ 0x28
 801a0a8:	af04      	add	r7, sp, #16
 801a0aa:	60f8      	str	r0, [r7, #12]
 801a0ac:	607b      	str	r3, [r7, #4]
 801a0ae:	460b      	mov	r3, r1
 801a0b0:	817b      	strh	r3, [r7, #10]
 801a0b2:	4613      	mov	r3, r2
 801a0b4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a0b6:	68fb      	ldr	r3, [r7, #12]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d106      	bne.n	801a0ca <tcp_output_alloc_header+0x26>
 801a0bc:	4b15      	ldr	r3, [pc, #84]	@ (801a114 <tcp_output_alloc_header+0x70>)
 801a0be:	f240 7242 	movw	r2, #1858	@ 0x742
 801a0c2:	4915      	ldr	r1, [pc, #84]	@ (801a118 <tcp_output_alloc_header+0x74>)
 801a0c4:	4815      	ldr	r0, [pc, #84]	@ (801a11c <tcp_output_alloc_header+0x78>)
 801a0c6:	f005 f859 	bl	801f17c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a0ca:	68fb      	ldr	r3, [r7, #12]
 801a0cc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801a0ce:	68fb      	ldr	r3, [r7, #12]
 801a0d0:	8adb      	ldrh	r3, [r3, #22]
 801a0d2:	68fa      	ldr	r2, [r7, #12]
 801a0d4:	8b12      	ldrh	r2, [r2, #24]
 801a0d6:	68f9      	ldr	r1, [r7, #12]
 801a0d8:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801a0da:	893d      	ldrh	r5, [r7, #8]
 801a0dc:	897c      	ldrh	r4, [r7, #10]
 801a0de:	9103      	str	r1, [sp, #12]
 801a0e0:	2110      	movs	r1, #16
 801a0e2:	9102      	str	r1, [sp, #8]
 801a0e4:	9201      	str	r2, [sp, #4]
 801a0e6:	9300      	str	r3, [sp, #0]
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	462a      	mov	r2, r5
 801a0ec:	4621      	mov	r1, r4
 801a0ee:	f7ff ff67 	bl	8019fc0 <tcp_output_alloc_header_common>
 801a0f2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a0f4:	697b      	ldr	r3, [r7, #20]
 801a0f6:	2b00      	cmp	r3, #0
 801a0f8:	d006      	beq.n	801a108 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a0fa:	68fb      	ldr	r3, [r7, #12]
 801a0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0fe:	68fa      	ldr	r2, [r7, #12]
 801a100:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a102:	441a      	add	r2, r3
 801a104:	68fb      	ldr	r3, [r7, #12]
 801a106:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801a108:	697b      	ldr	r3, [r7, #20]
}
 801a10a:	4618      	mov	r0, r3
 801a10c:	3718      	adds	r7, #24
 801a10e:	46bd      	mov	sp, r7
 801a110:	bdb0      	pop	{r4, r5, r7, pc}
 801a112:	bf00      	nop
 801a114:	080261b8 	.word	0x080261b8
 801a118:	080268c0 	.word	0x080268c0
 801a11c:	0802620c 	.word	0x0802620c

0801a120 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801a120:	b580      	push	{r7, lr}
 801a122:	b088      	sub	sp, #32
 801a124:	af00      	add	r7, sp, #0
 801a126:	60f8      	str	r0, [r7, #12]
 801a128:	60b9      	str	r1, [r7, #8]
 801a12a:	4611      	mov	r1, r2
 801a12c:	461a      	mov	r2, r3
 801a12e:	460b      	mov	r3, r1
 801a130:	71fb      	strb	r3, [r7, #7]
 801a132:	4613      	mov	r3, r2
 801a134:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801a136:	2300      	movs	r3, #0
 801a138:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a13a:	68bb      	ldr	r3, [r7, #8]
 801a13c:	2b00      	cmp	r3, #0
 801a13e:	d106      	bne.n	801a14e <tcp_output_fill_options+0x2e>
 801a140:	4b12      	ldr	r3, [pc, #72]	@ (801a18c <tcp_output_fill_options+0x6c>)
 801a142:	f240 7256 	movw	r2, #1878	@ 0x756
 801a146:	4912      	ldr	r1, [pc, #72]	@ (801a190 <tcp_output_fill_options+0x70>)
 801a148:	4812      	ldr	r0, [pc, #72]	@ (801a194 <tcp_output_fill_options+0x74>)
 801a14a:	f005 f817 	bl	801f17c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801a14e:	68bb      	ldr	r3, [r7, #8]
 801a150:	685b      	ldr	r3, [r3, #4]
 801a152:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801a154:	69bb      	ldr	r3, [r7, #24]
 801a156:	3314      	adds	r3, #20
 801a158:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801a15a:	8bfb      	ldrh	r3, [r7, #30]
 801a15c:	009b      	lsls	r3, r3, #2
 801a15e:	461a      	mov	r2, r3
 801a160:	79fb      	ldrb	r3, [r7, #7]
 801a162:	009b      	lsls	r3, r3, #2
 801a164:	f003 0304 	and.w	r3, r3, #4
 801a168:	4413      	add	r3, r2
 801a16a:	3314      	adds	r3, #20
 801a16c:	69ba      	ldr	r2, [r7, #24]
 801a16e:	4413      	add	r3, r2
 801a170:	697a      	ldr	r2, [r7, #20]
 801a172:	429a      	cmp	r2, r3
 801a174:	d006      	beq.n	801a184 <tcp_output_fill_options+0x64>
 801a176:	4b05      	ldr	r3, [pc, #20]	@ (801a18c <tcp_output_fill_options+0x6c>)
 801a178:	f240 7275 	movw	r2, #1909	@ 0x775
 801a17c:	4906      	ldr	r1, [pc, #24]	@ (801a198 <tcp_output_fill_options+0x78>)
 801a17e:	4805      	ldr	r0, [pc, #20]	@ (801a194 <tcp_output_fill_options+0x74>)
 801a180:	f004 fffc 	bl	801f17c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a184:	bf00      	nop
 801a186:	3720      	adds	r7, #32
 801a188:	46bd      	mov	sp, r7
 801a18a:	bd80      	pop	{r7, pc}
 801a18c:	080261b8 	.word	0x080261b8
 801a190:	080268e8 	.word	0x080268e8
 801a194:	0802620c 	.word	0x0802620c
 801a198:	080267e0 	.word	0x080267e0

0801a19c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a19c:	b580      	push	{r7, lr}
 801a19e:	b08a      	sub	sp, #40	@ 0x28
 801a1a0:	af04      	add	r7, sp, #16
 801a1a2:	60f8      	str	r0, [r7, #12]
 801a1a4:	60b9      	str	r1, [r7, #8]
 801a1a6:	607a      	str	r2, [r7, #4]
 801a1a8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a1aa:	68bb      	ldr	r3, [r7, #8]
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d106      	bne.n	801a1be <tcp_output_control_segment+0x22>
 801a1b0:	4b1c      	ldr	r3, [pc, #112]	@ (801a224 <tcp_output_control_segment+0x88>)
 801a1b2:	f240 7287 	movw	r2, #1927	@ 0x787
 801a1b6:	491c      	ldr	r1, [pc, #112]	@ (801a228 <tcp_output_control_segment+0x8c>)
 801a1b8:	481c      	ldr	r0, [pc, #112]	@ (801a22c <tcp_output_control_segment+0x90>)
 801a1ba:	f004 ffdf 	bl	801f17c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801a1be:	683a      	ldr	r2, [r7, #0]
 801a1c0:	6879      	ldr	r1, [r7, #4]
 801a1c2:	68f8      	ldr	r0, [r7, #12]
 801a1c4:	f7fe faea 	bl	801879c <tcp_route>
 801a1c8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801a1ca:	693b      	ldr	r3, [r7, #16]
 801a1cc:	2b00      	cmp	r3, #0
 801a1ce:	d102      	bne.n	801a1d6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801a1d0:	23fc      	movs	r3, #252	@ 0xfc
 801a1d2:	75fb      	strb	r3, [r7, #23]
 801a1d4:	e01c      	b.n	801a210 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801a1d6:	68fb      	ldr	r3, [r7, #12]
 801a1d8:	2b00      	cmp	r3, #0
 801a1da:	d006      	beq.n	801a1ea <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a1dc:	68fb      	ldr	r3, [r7, #12]
 801a1de:	7adb      	ldrb	r3, [r3, #11]
 801a1e0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801a1e2:	68fb      	ldr	r3, [r7, #12]
 801a1e4:	7a9b      	ldrb	r3, [r3, #10]
 801a1e6:	757b      	strb	r3, [r7, #21]
 801a1e8:	e003      	b.n	801a1f2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801a1ea:	23ff      	movs	r3, #255	@ 0xff
 801a1ec:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801a1ee:	2300      	movs	r3, #0
 801a1f0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a1f2:	7dba      	ldrb	r2, [r7, #22]
 801a1f4:	693b      	ldr	r3, [r7, #16]
 801a1f6:	9302      	str	r3, [sp, #8]
 801a1f8:	2306      	movs	r3, #6
 801a1fa:	9301      	str	r3, [sp, #4]
 801a1fc:	7d7b      	ldrb	r3, [r7, #21]
 801a1fe:	9300      	str	r3, [sp, #0]
 801a200:	4613      	mov	r3, r2
 801a202:	683a      	ldr	r2, [r7, #0]
 801a204:	6879      	ldr	r1, [r7, #4]
 801a206:	68b8      	ldr	r0, [r7, #8]
 801a208:	f002 fc38 	bl	801ca7c <ip4_output_if>
 801a20c:	4603      	mov	r3, r0
 801a20e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a210:	68b8      	ldr	r0, [r7, #8]
 801a212:	f7f9 fc0f 	bl	8013a34 <pbuf_free>
  return err;
 801a216:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a21a:	4618      	mov	r0, r3
 801a21c:	3718      	adds	r7, #24
 801a21e:	46bd      	mov	sp, r7
 801a220:	bd80      	pop	{r7, pc}
 801a222:	bf00      	nop
 801a224:	080261b8 	.word	0x080261b8
 801a228:	08026910 	.word	0x08026910
 801a22c:	0802620c 	.word	0x0802620c

0801a230 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801a230:	b590      	push	{r4, r7, lr}
 801a232:	b08b      	sub	sp, #44	@ 0x2c
 801a234:	af04      	add	r7, sp, #16
 801a236:	60f8      	str	r0, [r7, #12]
 801a238:	60b9      	str	r1, [r7, #8]
 801a23a:	607a      	str	r2, [r7, #4]
 801a23c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a23e:	683b      	ldr	r3, [r7, #0]
 801a240:	2b00      	cmp	r3, #0
 801a242:	d106      	bne.n	801a252 <tcp_rst+0x22>
 801a244:	4b1f      	ldr	r3, [pc, #124]	@ (801a2c4 <tcp_rst+0x94>)
 801a246:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801a24a:	491f      	ldr	r1, [pc, #124]	@ (801a2c8 <tcp_rst+0x98>)
 801a24c:	481f      	ldr	r0, [pc, #124]	@ (801a2cc <tcp_rst+0x9c>)
 801a24e:	f004 ff95 	bl	801f17c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a254:	2b00      	cmp	r3, #0
 801a256:	d106      	bne.n	801a266 <tcp_rst+0x36>
 801a258:	4b1a      	ldr	r3, [pc, #104]	@ (801a2c4 <tcp_rst+0x94>)
 801a25a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801a25e:	491c      	ldr	r1, [pc, #112]	@ (801a2d0 <tcp_rst+0xa0>)
 801a260:	481a      	ldr	r0, [pc, #104]	@ (801a2cc <tcp_rst+0x9c>)
 801a262:	f004 ff8b 	bl	801f17c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a266:	2300      	movs	r3, #0
 801a268:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801a26a:	f246 0308 	movw	r3, #24584	@ 0x6008
 801a26e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801a270:	7dfb      	ldrb	r3, [r7, #23]
 801a272:	b29c      	uxth	r4, r3
 801a274:	68b8      	ldr	r0, [r7, #8]
 801a276:	f7f7 f819 	bl	80112ac <lwip_htonl>
 801a27a:	4602      	mov	r2, r0
 801a27c:	8abb      	ldrh	r3, [r7, #20]
 801a27e:	9303      	str	r3, [sp, #12]
 801a280:	2314      	movs	r3, #20
 801a282:	9302      	str	r3, [sp, #8]
 801a284:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801a286:	9301      	str	r3, [sp, #4]
 801a288:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a28a:	9300      	str	r3, [sp, #0]
 801a28c:	4613      	mov	r3, r2
 801a28e:	2200      	movs	r2, #0
 801a290:	4621      	mov	r1, r4
 801a292:	6878      	ldr	r0, [r7, #4]
 801a294:	f7ff fe94 	bl	8019fc0 <tcp_output_alloc_header_common>
 801a298:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801a29a:	693b      	ldr	r3, [r7, #16]
 801a29c:	2b00      	cmp	r3, #0
 801a29e:	d00c      	beq.n	801a2ba <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a2a0:	7dfb      	ldrb	r3, [r7, #23]
 801a2a2:	2200      	movs	r2, #0
 801a2a4:	6939      	ldr	r1, [r7, #16]
 801a2a6:	68f8      	ldr	r0, [r7, #12]
 801a2a8:	f7ff ff3a 	bl	801a120 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a2ae:	683a      	ldr	r2, [r7, #0]
 801a2b0:	6939      	ldr	r1, [r7, #16]
 801a2b2:	68f8      	ldr	r0, [r7, #12]
 801a2b4:	f7ff ff72 	bl	801a19c <tcp_output_control_segment>
 801a2b8:	e000      	b.n	801a2bc <tcp_rst+0x8c>
    return;
 801a2ba:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a2bc:	371c      	adds	r7, #28
 801a2be:	46bd      	mov	sp, r7
 801a2c0:	bd90      	pop	{r4, r7, pc}
 801a2c2:	bf00      	nop
 801a2c4:	080261b8 	.word	0x080261b8
 801a2c8:	0802693c 	.word	0x0802693c
 801a2cc:	0802620c 	.word	0x0802620c
 801a2d0:	08026958 	.word	0x08026958

0801a2d4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801a2d4:	b590      	push	{r4, r7, lr}
 801a2d6:	b087      	sub	sp, #28
 801a2d8:	af00      	add	r7, sp, #0
 801a2da:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801a2dc:	2300      	movs	r3, #0
 801a2de:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801a2e0:	2300      	movs	r3, #0
 801a2e2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801a2e4:	687b      	ldr	r3, [r7, #4]
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	d106      	bne.n	801a2f8 <tcp_send_empty_ack+0x24>
 801a2ea:	4b28      	ldr	r3, [pc, #160]	@ (801a38c <tcp_send_empty_ack+0xb8>)
 801a2ec:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801a2f0:	4927      	ldr	r1, [pc, #156]	@ (801a390 <tcp_send_empty_ack+0xbc>)
 801a2f2:	4828      	ldr	r0, [pc, #160]	@ (801a394 <tcp_send_empty_ack+0xc0>)
 801a2f4:	f004 ff42 	bl	801f17c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a2f8:	7dfb      	ldrb	r3, [r7, #23]
 801a2fa:	009b      	lsls	r3, r3, #2
 801a2fc:	b2db      	uxtb	r3, r3
 801a2fe:	f003 0304 	and.w	r3, r3, #4
 801a302:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801a304:	7d7b      	ldrb	r3, [r7, #21]
 801a306:	b29c      	uxth	r4, r3
 801a308:	687b      	ldr	r3, [r7, #4]
 801a30a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a30c:	4618      	mov	r0, r3
 801a30e:	f7f6 ffcd 	bl	80112ac <lwip_htonl>
 801a312:	4603      	mov	r3, r0
 801a314:	2200      	movs	r2, #0
 801a316:	4621      	mov	r1, r4
 801a318:	6878      	ldr	r0, [r7, #4]
 801a31a:	f7ff fec3 	bl	801a0a4 <tcp_output_alloc_header>
 801a31e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a320:	693b      	ldr	r3, [r7, #16]
 801a322:	2b00      	cmp	r3, #0
 801a324:	d109      	bne.n	801a33a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a326:	687b      	ldr	r3, [r7, #4]
 801a328:	8b5b      	ldrh	r3, [r3, #26]
 801a32a:	f043 0303 	orr.w	r3, r3, #3
 801a32e:	b29a      	uxth	r2, r3
 801a330:	687b      	ldr	r3, [r7, #4]
 801a332:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801a334:	f06f 0301 	mvn.w	r3, #1
 801a338:	e023      	b.n	801a382 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801a33a:	7dbb      	ldrb	r3, [r7, #22]
 801a33c:	7dfa      	ldrb	r2, [r7, #23]
 801a33e:	6939      	ldr	r1, [r7, #16]
 801a340:	6878      	ldr	r0, [r7, #4]
 801a342:	f7ff feed 	bl	801a120 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a346:	687a      	ldr	r2, [r7, #4]
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	3304      	adds	r3, #4
 801a34c:	6939      	ldr	r1, [r7, #16]
 801a34e:	6878      	ldr	r0, [r7, #4]
 801a350:	f7ff ff24 	bl	801a19c <tcp_output_control_segment>
 801a354:	4603      	mov	r3, r0
 801a356:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801a358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a35c:	2b00      	cmp	r3, #0
 801a35e:	d007      	beq.n	801a370 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a360:	687b      	ldr	r3, [r7, #4]
 801a362:	8b5b      	ldrh	r3, [r3, #26]
 801a364:	f043 0303 	orr.w	r3, r3, #3
 801a368:	b29a      	uxth	r2, r3
 801a36a:	687b      	ldr	r3, [r7, #4]
 801a36c:	835a      	strh	r2, [r3, #26]
 801a36e:	e006      	b.n	801a37e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a370:	687b      	ldr	r3, [r7, #4]
 801a372:	8b5b      	ldrh	r3, [r3, #26]
 801a374:	f023 0303 	bic.w	r3, r3, #3
 801a378:	b29a      	uxth	r2, r3
 801a37a:	687b      	ldr	r3, [r7, #4]
 801a37c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801a37e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a382:	4618      	mov	r0, r3
 801a384:	371c      	adds	r7, #28
 801a386:	46bd      	mov	sp, r7
 801a388:	bd90      	pop	{r4, r7, pc}
 801a38a:	bf00      	nop
 801a38c:	080261b8 	.word	0x080261b8
 801a390:	08026974 	.word	0x08026974
 801a394:	0802620c 	.word	0x0802620c

0801a398 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801a398:	b590      	push	{r4, r7, lr}
 801a39a:	b087      	sub	sp, #28
 801a39c:	af00      	add	r7, sp, #0
 801a39e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a3a0:	2300      	movs	r3, #0
 801a3a2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d106      	bne.n	801a3b8 <tcp_keepalive+0x20>
 801a3aa:	4b18      	ldr	r3, [pc, #96]	@ (801a40c <tcp_keepalive+0x74>)
 801a3ac:	f640 0224 	movw	r2, #2084	@ 0x824
 801a3b0:	4917      	ldr	r1, [pc, #92]	@ (801a410 <tcp_keepalive+0x78>)
 801a3b2:	4818      	ldr	r0, [pc, #96]	@ (801a414 <tcp_keepalive+0x7c>)
 801a3b4:	f004 fee2 	bl	801f17c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801a3b8:	7dfb      	ldrb	r3, [r7, #23]
 801a3ba:	b29c      	uxth	r4, r3
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a3c0:	3b01      	subs	r3, #1
 801a3c2:	4618      	mov	r0, r3
 801a3c4:	f7f6 ff72 	bl	80112ac <lwip_htonl>
 801a3c8:	4603      	mov	r3, r0
 801a3ca:	2200      	movs	r2, #0
 801a3cc:	4621      	mov	r1, r4
 801a3ce:	6878      	ldr	r0, [r7, #4]
 801a3d0:	f7ff fe68 	bl	801a0a4 <tcp_output_alloc_header>
 801a3d4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a3d6:	693b      	ldr	r3, [r7, #16]
 801a3d8:	2b00      	cmp	r3, #0
 801a3da:	d102      	bne.n	801a3e2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801a3dc:	f04f 33ff 	mov.w	r3, #4294967295
 801a3e0:	e010      	b.n	801a404 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a3e2:	7dfb      	ldrb	r3, [r7, #23]
 801a3e4:	2200      	movs	r2, #0
 801a3e6:	6939      	ldr	r1, [r7, #16]
 801a3e8:	6878      	ldr	r0, [r7, #4]
 801a3ea:	f7ff fe99 	bl	801a120 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a3ee:	687a      	ldr	r2, [r7, #4]
 801a3f0:	687b      	ldr	r3, [r7, #4]
 801a3f2:	3304      	adds	r3, #4
 801a3f4:	6939      	ldr	r1, [r7, #16]
 801a3f6:	6878      	ldr	r0, [r7, #4]
 801a3f8:	f7ff fed0 	bl	801a19c <tcp_output_control_segment>
 801a3fc:	4603      	mov	r3, r0
 801a3fe:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a400:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a404:	4618      	mov	r0, r3
 801a406:	371c      	adds	r7, #28
 801a408:	46bd      	mov	sp, r7
 801a40a:	bd90      	pop	{r4, r7, pc}
 801a40c:	080261b8 	.word	0x080261b8
 801a410:	08026994 	.word	0x08026994
 801a414:	0802620c 	.word	0x0802620c

0801a418 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a418:	b590      	push	{r4, r7, lr}
 801a41a:	b08b      	sub	sp, #44	@ 0x2c
 801a41c:	af00      	add	r7, sp, #0
 801a41e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a420:	2300      	movs	r3, #0
 801a422:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	2b00      	cmp	r3, #0
 801a42a:	d106      	bne.n	801a43a <tcp_zero_window_probe+0x22>
 801a42c:	4b4c      	ldr	r3, [pc, #304]	@ (801a560 <tcp_zero_window_probe+0x148>)
 801a42e:	f640 024f 	movw	r2, #2127	@ 0x84f
 801a432:	494c      	ldr	r1, [pc, #304]	@ (801a564 <tcp_zero_window_probe+0x14c>)
 801a434:	484c      	ldr	r0, [pc, #304]	@ (801a568 <tcp_zero_window_probe+0x150>)
 801a436:	f004 fea1 	bl	801f17c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801a43a:	687b      	ldr	r3, [r7, #4]
 801a43c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a43e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801a440:	6a3b      	ldr	r3, [r7, #32]
 801a442:	2b00      	cmp	r3, #0
 801a444:	d101      	bne.n	801a44a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801a446:	2300      	movs	r3, #0
 801a448:	e086      	b.n	801a558 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a450:	2bff      	cmp	r3, #255	@ 0xff
 801a452:	d007      	beq.n	801a464 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801a454:	687b      	ldr	r3, [r7, #4]
 801a456:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a45a:	3301      	adds	r3, #1
 801a45c:	b2da      	uxtb	r2, r3
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a464:	6a3b      	ldr	r3, [r7, #32]
 801a466:	68db      	ldr	r3, [r3, #12]
 801a468:	899b      	ldrh	r3, [r3, #12]
 801a46a:	b29b      	uxth	r3, r3
 801a46c:	4618      	mov	r0, r3
 801a46e:	f7f6 ff07 	bl	8011280 <lwip_htons>
 801a472:	4603      	mov	r3, r0
 801a474:	b2db      	uxtb	r3, r3
 801a476:	f003 0301 	and.w	r3, r3, #1
 801a47a:	2b00      	cmp	r3, #0
 801a47c:	d005      	beq.n	801a48a <tcp_zero_window_probe+0x72>
 801a47e:	6a3b      	ldr	r3, [r7, #32]
 801a480:	891b      	ldrh	r3, [r3, #8]
 801a482:	2b00      	cmp	r3, #0
 801a484:	d101      	bne.n	801a48a <tcp_zero_window_probe+0x72>
 801a486:	2301      	movs	r3, #1
 801a488:	e000      	b.n	801a48c <tcp_zero_window_probe+0x74>
 801a48a:	2300      	movs	r3, #0
 801a48c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a48e:	7ffb      	ldrb	r3, [r7, #31]
 801a490:	2b00      	cmp	r3, #0
 801a492:	bf0c      	ite	eq
 801a494:	2301      	moveq	r3, #1
 801a496:	2300      	movne	r3, #0
 801a498:	b2db      	uxtb	r3, r3
 801a49a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a49c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a4a0:	b299      	uxth	r1, r3
 801a4a2:	6a3b      	ldr	r3, [r7, #32]
 801a4a4:	68db      	ldr	r3, [r3, #12]
 801a4a6:	685b      	ldr	r3, [r3, #4]
 801a4a8:	8bba      	ldrh	r2, [r7, #28]
 801a4aa:	6878      	ldr	r0, [r7, #4]
 801a4ac:	f7ff fdfa 	bl	801a0a4 <tcp_output_alloc_header>
 801a4b0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a4b2:	69bb      	ldr	r3, [r7, #24]
 801a4b4:	2b00      	cmp	r3, #0
 801a4b6:	d102      	bne.n	801a4be <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a4b8:	f04f 33ff 	mov.w	r3, #4294967295
 801a4bc:	e04c      	b.n	801a558 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801a4be:	69bb      	ldr	r3, [r7, #24]
 801a4c0:	685b      	ldr	r3, [r3, #4]
 801a4c2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a4c4:	7ffb      	ldrb	r3, [r7, #31]
 801a4c6:	2b00      	cmp	r3, #0
 801a4c8:	d011      	beq.n	801a4ee <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a4ca:	697b      	ldr	r3, [r7, #20]
 801a4cc:	899b      	ldrh	r3, [r3, #12]
 801a4ce:	b29b      	uxth	r3, r3
 801a4d0:	b21b      	sxth	r3, r3
 801a4d2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a4d6:	b21c      	sxth	r4, r3
 801a4d8:	2011      	movs	r0, #17
 801a4da:	f7f6 fed1 	bl	8011280 <lwip_htons>
 801a4de:	4603      	mov	r3, r0
 801a4e0:	b21b      	sxth	r3, r3
 801a4e2:	4323      	orrs	r3, r4
 801a4e4:	b21b      	sxth	r3, r3
 801a4e6:	b29a      	uxth	r2, r3
 801a4e8:	697b      	ldr	r3, [r7, #20]
 801a4ea:	819a      	strh	r2, [r3, #12]
 801a4ec:	e010      	b.n	801a510 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a4ee:	69bb      	ldr	r3, [r7, #24]
 801a4f0:	685b      	ldr	r3, [r3, #4]
 801a4f2:	3314      	adds	r3, #20
 801a4f4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a4f6:	6a3b      	ldr	r3, [r7, #32]
 801a4f8:	6858      	ldr	r0, [r3, #4]
 801a4fa:	6a3b      	ldr	r3, [r7, #32]
 801a4fc:	685b      	ldr	r3, [r3, #4]
 801a4fe:	891a      	ldrh	r2, [r3, #8]
 801a500:	6a3b      	ldr	r3, [r7, #32]
 801a502:	891b      	ldrh	r3, [r3, #8]
 801a504:	1ad3      	subs	r3, r2, r3
 801a506:	b29b      	uxth	r3, r3
 801a508:	2201      	movs	r2, #1
 801a50a:	6939      	ldr	r1, [r7, #16]
 801a50c:	f7f9 fc98 	bl	8013e40 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a510:	6a3b      	ldr	r3, [r7, #32]
 801a512:	68db      	ldr	r3, [r3, #12]
 801a514:	685b      	ldr	r3, [r3, #4]
 801a516:	4618      	mov	r0, r3
 801a518:	f7f6 fec8 	bl	80112ac <lwip_htonl>
 801a51c:	4603      	mov	r3, r0
 801a51e:	3301      	adds	r3, #1
 801a520:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a522:	687b      	ldr	r3, [r7, #4]
 801a524:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a526:	68fb      	ldr	r3, [r7, #12]
 801a528:	1ad3      	subs	r3, r2, r3
 801a52a:	2b00      	cmp	r3, #0
 801a52c:	da02      	bge.n	801a534 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	68fa      	ldr	r2, [r7, #12]
 801a532:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a534:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a538:	2200      	movs	r2, #0
 801a53a:	69b9      	ldr	r1, [r7, #24]
 801a53c:	6878      	ldr	r0, [r7, #4]
 801a53e:	f7ff fdef 	bl	801a120 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a542:	687a      	ldr	r2, [r7, #4]
 801a544:	687b      	ldr	r3, [r7, #4]
 801a546:	3304      	adds	r3, #4
 801a548:	69b9      	ldr	r1, [r7, #24]
 801a54a:	6878      	ldr	r0, [r7, #4]
 801a54c:	f7ff fe26 	bl	801a19c <tcp_output_control_segment>
 801a550:	4603      	mov	r3, r0
 801a552:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a554:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801a558:	4618      	mov	r0, r3
 801a55a:	372c      	adds	r7, #44	@ 0x2c
 801a55c:	46bd      	mov	sp, r7
 801a55e:	bd90      	pop	{r4, r7, pc}
 801a560:	080261b8 	.word	0x080261b8
 801a564:	080269b0 	.word	0x080269b0
 801a568:	0802620c 	.word	0x0802620c

0801a56c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a56c:	b580      	push	{r7, lr}
 801a56e:	b082      	sub	sp, #8
 801a570:	af00      	add	r7, sp, #0
 801a572:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a574:	f7f9 fece 	bl	8014314 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a578:	4b0a      	ldr	r3, [pc, #40]	@ (801a5a4 <tcpip_tcp_timer+0x38>)
 801a57a:	681b      	ldr	r3, [r3, #0]
 801a57c:	2b00      	cmp	r3, #0
 801a57e:	d103      	bne.n	801a588 <tcpip_tcp_timer+0x1c>
 801a580:	4b09      	ldr	r3, [pc, #36]	@ (801a5a8 <tcpip_tcp_timer+0x3c>)
 801a582:	681b      	ldr	r3, [r3, #0]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d005      	beq.n	801a594 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a588:	2200      	movs	r2, #0
 801a58a:	4908      	ldr	r1, [pc, #32]	@ (801a5ac <tcpip_tcp_timer+0x40>)
 801a58c:	20fa      	movs	r0, #250	@ 0xfa
 801a58e:	f000 f8f3 	bl	801a778 <sys_timeout>
 801a592:	e003      	b.n	801a59c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a594:	4b06      	ldr	r3, [pc, #24]	@ (801a5b0 <tcpip_tcp_timer+0x44>)
 801a596:	2200      	movs	r2, #0
 801a598:	601a      	str	r2, [r3, #0]
  }
}
 801a59a:	bf00      	nop
 801a59c:	bf00      	nop
 801a59e:	3708      	adds	r7, #8
 801a5a0:	46bd      	mov	sp, r7
 801a5a2:	bd80      	pop	{r7, pc}
 801a5a4:	20067d84 	.word	0x20067d84
 801a5a8:	20067d88 	.word	0x20067d88
 801a5ac:	0801a56d 	.word	0x0801a56d
 801a5b0:	20067dd0 	.word	0x20067dd0

0801a5b4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a5b4:	b580      	push	{r7, lr}
 801a5b6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a5b8:	4b0a      	ldr	r3, [pc, #40]	@ (801a5e4 <tcp_timer_needed+0x30>)
 801a5ba:	681b      	ldr	r3, [r3, #0]
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d10f      	bne.n	801a5e0 <tcp_timer_needed+0x2c>
 801a5c0:	4b09      	ldr	r3, [pc, #36]	@ (801a5e8 <tcp_timer_needed+0x34>)
 801a5c2:	681b      	ldr	r3, [r3, #0]
 801a5c4:	2b00      	cmp	r3, #0
 801a5c6:	d103      	bne.n	801a5d0 <tcp_timer_needed+0x1c>
 801a5c8:	4b08      	ldr	r3, [pc, #32]	@ (801a5ec <tcp_timer_needed+0x38>)
 801a5ca:	681b      	ldr	r3, [r3, #0]
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	d007      	beq.n	801a5e0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a5d0:	4b04      	ldr	r3, [pc, #16]	@ (801a5e4 <tcp_timer_needed+0x30>)
 801a5d2:	2201      	movs	r2, #1
 801a5d4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a5d6:	2200      	movs	r2, #0
 801a5d8:	4905      	ldr	r1, [pc, #20]	@ (801a5f0 <tcp_timer_needed+0x3c>)
 801a5da:	20fa      	movs	r0, #250	@ 0xfa
 801a5dc:	f000 f8cc 	bl	801a778 <sys_timeout>
  }
}
 801a5e0:	bf00      	nop
 801a5e2:	bd80      	pop	{r7, pc}
 801a5e4:	20067dd0 	.word	0x20067dd0
 801a5e8:	20067d84 	.word	0x20067d84
 801a5ec:	20067d88 	.word	0x20067d88
 801a5f0:	0801a56d 	.word	0x0801a56d

0801a5f4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a5f4:	b580      	push	{r7, lr}
 801a5f6:	b086      	sub	sp, #24
 801a5f8:	af00      	add	r7, sp, #0
 801a5fa:	60f8      	str	r0, [r7, #12]
 801a5fc:	60b9      	str	r1, [r7, #8]
 801a5fe:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a600:	200a      	movs	r0, #10
 801a602:	f7f8 fafd 	bl	8012c00 <memp_malloc>
 801a606:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a608:	693b      	ldr	r3, [r7, #16]
 801a60a:	2b00      	cmp	r3, #0
 801a60c:	d109      	bne.n	801a622 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a60e:	693b      	ldr	r3, [r7, #16]
 801a610:	2b00      	cmp	r3, #0
 801a612:	d151      	bne.n	801a6b8 <sys_timeout_abs+0xc4>
 801a614:	4b2a      	ldr	r3, [pc, #168]	@ (801a6c0 <sys_timeout_abs+0xcc>)
 801a616:	22be      	movs	r2, #190	@ 0xbe
 801a618:	492a      	ldr	r1, [pc, #168]	@ (801a6c4 <sys_timeout_abs+0xd0>)
 801a61a:	482b      	ldr	r0, [pc, #172]	@ (801a6c8 <sys_timeout_abs+0xd4>)
 801a61c:	f004 fdae 	bl	801f17c <iprintf>
    return;
 801a620:	e04a      	b.n	801a6b8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a622:	693b      	ldr	r3, [r7, #16]
 801a624:	2200      	movs	r2, #0
 801a626:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a628:	693b      	ldr	r3, [r7, #16]
 801a62a:	68ba      	ldr	r2, [r7, #8]
 801a62c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a62e:	693b      	ldr	r3, [r7, #16]
 801a630:	687a      	ldr	r2, [r7, #4]
 801a632:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a634:	693b      	ldr	r3, [r7, #16]
 801a636:	68fa      	ldr	r2, [r7, #12]
 801a638:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a63a:	4b24      	ldr	r3, [pc, #144]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a63c:	681b      	ldr	r3, [r3, #0]
 801a63e:	2b00      	cmp	r3, #0
 801a640:	d103      	bne.n	801a64a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a642:	4a22      	ldr	r2, [pc, #136]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a644:	693b      	ldr	r3, [r7, #16]
 801a646:	6013      	str	r3, [r2, #0]
    return;
 801a648:	e037      	b.n	801a6ba <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a64a:	693b      	ldr	r3, [r7, #16]
 801a64c:	685a      	ldr	r2, [r3, #4]
 801a64e:	4b1f      	ldr	r3, [pc, #124]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a650:	681b      	ldr	r3, [r3, #0]
 801a652:	685b      	ldr	r3, [r3, #4]
 801a654:	1ad3      	subs	r3, r2, r3
 801a656:	0fdb      	lsrs	r3, r3, #31
 801a658:	f003 0301 	and.w	r3, r3, #1
 801a65c:	b2db      	uxtb	r3, r3
 801a65e:	2b00      	cmp	r3, #0
 801a660:	d007      	beq.n	801a672 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a662:	4b1a      	ldr	r3, [pc, #104]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a664:	681a      	ldr	r2, [r3, #0]
 801a666:	693b      	ldr	r3, [r7, #16]
 801a668:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a66a:	4a18      	ldr	r2, [pc, #96]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a66c:	693b      	ldr	r3, [r7, #16]
 801a66e:	6013      	str	r3, [r2, #0]
 801a670:	e023      	b.n	801a6ba <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a672:	4b16      	ldr	r3, [pc, #88]	@ (801a6cc <sys_timeout_abs+0xd8>)
 801a674:	681b      	ldr	r3, [r3, #0]
 801a676:	617b      	str	r3, [r7, #20]
 801a678:	e01a      	b.n	801a6b0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a67a:	697b      	ldr	r3, [r7, #20]
 801a67c:	681b      	ldr	r3, [r3, #0]
 801a67e:	2b00      	cmp	r3, #0
 801a680:	d00b      	beq.n	801a69a <sys_timeout_abs+0xa6>
 801a682:	693b      	ldr	r3, [r7, #16]
 801a684:	685a      	ldr	r2, [r3, #4]
 801a686:	697b      	ldr	r3, [r7, #20]
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	685b      	ldr	r3, [r3, #4]
 801a68c:	1ad3      	subs	r3, r2, r3
 801a68e:	0fdb      	lsrs	r3, r3, #31
 801a690:	f003 0301 	and.w	r3, r3, #1
 801a694:	b2db      	uxtb	r3, r3
 801a696:	2b00      	cmp	r3, #0
 801a698:	d007      	beq.n	801a6aa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a69a:	697b      	ldr	r3, [r7, #20]
 801a69c:	681a      	ldr	r2, [r3, #0]
 801a69e:	693b      	ldr	r3, [r7, #16]
 801a6a0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a6a2:	697b      	ldr	r3, [r7, #20]
 801a6a4:	693a      	ldr	r2, [r7, #16]
 801a6a6:	601a      	str	r2, [r3, #0]
        break;
 801a6a8:	e007      	b.n	801a6ba <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a6aa:	697b      	ldr	r3, [r7, #20]
 801a6ac:	681b      	ldr	r3, [r3, #0]
 801a6ae:	617b      	str	r3, [r7, #20]
 801a6b0:	697b      	ldr	r3, [r7, #20]
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d1e1      	bne.n	801a67a <sys_timeout_abs+0x86>
 801a6b6:	e000      	b.n	801a6ba <sys_timeout_abs+0xc6>
    return;
 801a6b8:	bf00      	nop
      }
    }
  }
}
 801a6ba:	3718      	adds	r7, #24
 801a6bc:	46bd      	mov	sp, r7
 801a6be:	bd80      	pop	{r7, pc}
 801a6c0:	080269d4 	.word	0x080269d4
 801a6c4:	08026a08 	.word	0x08026a08
 801a6c8:	08026a48 	.word	0x08026a48
 801a6cc:	20067dc8 	.word	0x20067dc8

0801a6d0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a6d0:	b580      	push	{r7, lr}
 801a6d2:	b086      	sub	sp, #24
 801a6d4:	af00      	add	r7, sp, #0
 801a6d6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a6d8:	687b      	ldr	r3, [r7, #4]
 801a6da:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a6dc:	697b      	ldr	r3, [r7, #20]
 801a6de:	685b      	ldr	r3, [r3, #4]
 801a6e0:	4798      	blx	r3

  now = sys_now();
 801a6e2:	f7f0 fd6b 	bl	800b1bc <sys_now>
 801a6e6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a6e8:	697b      	ldr	r3, [r7, #20]
 801a6ea:	681a      	ldr	r2, [r3, #0]
 801a6ec:	4b0f      	ldr	r3, [pc, #60]	@ (801a72c <lwip_cyclic_timer+0x5c>)
 801a6ee:	681b      	ldr	r3, [r3, #0]
 801a6f0:	4413      	add	r3, r2
 801a6f2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a6f4:	68fa      	ldr	r2, [r7, #12]
 801a6f6:	693b      	ldr	r3, [r7, #16]
 801a6f8:	1ad3      	subs	r3, r2, r3
 801a6fa:	0fdb      	lsrs	r3, r3, #31
 801a6fc:	f003 0301 	and.w	r3, r3, #1
 801a700:	b2db      	uxtb	r3, r3
 801a702:	2b00      	cmp	r3, #0
 801a704:	d009      	beq.n	801a71a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a706:	697b      	ldr	r3, [r7, #20]
 801a708:	681a      	ldr	r2, [r3, #0]
 801a70a:	693b      	ldr	r3, [r7, #16]
 801a70c:	4413      	add	r3, r2
 801a70e:	687a      	ldr	r2, [r7, #4]
 801a710:	4907      	ldr	r1, [pc, #28]	@ (801a730 <lwip_cyclic_timer+0x60>)
 801a712:	4618      	mov	r0, r3
 801a714:	f7ff ff6e 	bl	801a5f4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a718:	e004      	b.n	801a724 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a71a:	687a      	ldr	r2, [r7, #4]
 801a71c:	4904      	ldr	r1, [pc, #16]	@ (801a730 <lwip_cyclic_timer+0x60>)
 801a71e:	68f8      	ldr	r0, [r7, #12]
 801a720:	f7ff ff68 	bl	801a5f4 <sys_timeout_abs>
}
 801a724:	bf00      	nop
 801a726:	3718      	adds	r7, #24
 801a728:	46bd      	mov	sp, r7
 801a72a:	bd80      	pop	{r7, pc}
 801a72c:	20067dcc 	.word	0x20067dcc
 801a730:	0801a6d1 	.word	0x0801a6d1

0801a734 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a734:	b580      	push	{r7, lr}
 801a736:	b082      	sub	sp, #8
 801a738:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a73a:	2301      	movs	r3, #1
 801a73c:	607b      	str	r3, [r7, #4]
 801a73e:	e00e      	b.n	801a75e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a740:	4a0b      	ldr	r2, [pc, #44]	@ (801a770 <sys_timeouts_init+0x3c>)
 801a742:	687b      	ldr	r3, [r7, #4]
 801a744:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	00db      	lsls	r3, r3, #3
 801a74c:	4a08      	ldr	r2, [pc, #32]	@ (801a770 <sys_timeouts_init+0x3c>)
 801a74e:	4413      	add	r3, r2
 801a750:	461a      	mov	r2, r3
 801a752:	4908      	ldr	r1, [pc, #32]	@ (801a774 <sys_timeouts_init+0x40>)
 801a754:	f000 f810 	bl	801a778 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a758:	687b      	ldr	r3, [r7, #4]
 801a75a:	3301      	adds	r3, #1
 801a75c:	607b      	str	r3, [r7, #4]
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	2b03      	cmp	r3, #3
 801a762:	d9ed      	bls.n	801a740 <sys_timeouts_init+0xc>
  }
}
 801a764:	bf00      	nop
 801a766:	bf00      	nop
 801a768:	3708      	adds	r7, #8
 801a76a:	46bd      	mov	sp, r7
 801a76c:	bd80      	pop	{r7, pc}
 801a76e:	bf00      	nop
 801a770:	08027698 	.word	0x08027698
 801a774:	0801a6d1 	.word	0x0801a6d1

0801a778 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a778:	b580      	push	{r7, lr}
 801a77a:	b086      	sub	sp, #24
 801a77c:	af00      	add	r7, sp, #0
 801a77e:	60f8      	str	r0, [r7, #12]
 801a780:	60b9      	str	r1, [r7, #8]
 801a782:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a784:	68fb      	ldr	r3, [r7, #12]
 801a786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a78a:	d306      	bcc.n	801a79a <sys_timeout+0x22>
 801a78c:	4b0a      	ldr	r3, [pc, #40]	@ (801a7b8 <sys_timeout+0x40>)
 801a78e:	f240 1229 	movw	r2, #297	@ 0x129
 801a792:	490a      	ldr	r1, [pc, #40]	@ (801a7bc <sys_timeout+0x44>)
 801a794:	480a      	ldr	r0, [pc, #40]	@ (801a7c0 <sys_timeout+0x48>)
 801a796:	f004 fcf1 	bl	801f17c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a79a:	f7f0 fd0f 	bl	800b1bc <sys_now>
 801a79e:	4602      	mov	r2, r0
 801a7a0:	68fb      	ldr	r3, [r7, #12]
 801a7a2:	4413      	add	r3, r2
 801a7a4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a7a6:	687a      	ldr	r2, [r7, #4]
 801a7a8:	68b9      	ldr	r1, [r7, #8]
 801a7aa:	6978      	ldr	r0, [r7, #20]
 801a7ac:	f7ff ff22 	bl	801a5f4 <sys_timeout_abs>
#endif
}
 801a7b0:	bf00      	nop
 801a7b2:	3718      	adds	r7, #24
 801a7b4:	46bd      	mov	sp, r7
 801a7b6:	bd80      	pop	{r7, pc}
 801a7b8:	080269d4 	.word	0x080269d4
 801a7bc:	08026a70 	.word	0x08026a70
 801a7c0:	08026a48 	.word	0x08026a48

0801a7c4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a7c4:	b580      	push	{r7, lr}
 801a7c6:	b084      	sub	sp, #16
 801a7c8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a7ca:	f7f0 fcf7 	bl	800b1bc <sys_now>
 801a7ce:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a7d0:	4b17      	ldr	r3, [pc, #92]	@ (801a830 <sys_check_timeouts+0x6c>)
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a7d6:	68bb      	ldr	r3, [r7, #8]
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d022      	beq.n	801a822 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a7dc:	68bb      	ldr	r3, [r7, #8]
 801a7de:	685b      	ldr	r3, [r3, #4]
 801a7e0:	68fa      	ldr	r2, [r7, #12]
 801a7e2:	1ad3      	subs	r3, r2, r3
 801a7e4:	0fdb      	lsrs	r3, r3, #31
 801a7e6:	f003 0301 	and.w	r3, r3, #1
 801a7ea:	b2db      	uxtb	r3, r3
 801a7ec:	2b00      	cmp	r3, #0
 801a7ee:	d11a      	bne.n	801a826 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a7f0:	68bb      	ldr	r3, [r7, #8]
 801a7f2:	681b      	ldr	r3, [r3, #0]
 801a7f4:	4a0e      	ldr	r2, [pc, #56]	@ (801a830 <sys_check_timeouts+0x6c>)
 801a7f6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a7f8:	68bb      	ldr	r3, [r7, #8]
 801a7fa:	689b      	ldr	r3, [r3, #8]
 801a7fc:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a7fe:	68bb      	ldr	r3, [r7, #8]
 801a800:	68db      	ldr	r3, [r3, #12]
 801a802:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a804:	68bb      	ldr	r3, [r7, #8]
 801a806:	685b      	ldr	r3, [r3, #4]
 801a808:	4a0a      	ldr	r2, [pc, #40]	@ (801a834 <sys_check_timeouts+0x70>)
 801a80a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a80c:	68b9      	ldr	r1, [r7, #8]
 801a80e:	200a      	movs	r0, #10
 801a810:	f7f8 fa6c 	bl	8012cec <memp_free>
    if (handler != NULL) {
 801a814:	687b      	ldr	r3, [r7, #4]
 801a816:	2b00      	cmp	r3, #0
 801a818:	d0da      	beq.n	801a7d0 <sys_check_timeouts+0xc>
      handler(arg);
 801a81a:	687b      	ldr	r3, [r7, #4]
 801a81c:	6838      	ldr	r0, [r7, #0]
 801a81e:	4798      	blx	r3
  do {
 801a820:	e7d6      	b.n	801a7d0 <sys_check_timeouts+0xc>
      return;
 801a822:	bf00      	nop
 801a824:	e000      	b.n	801a828 <sys_check_timeouts+0x64>
      return;
 801a826:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a828:	3710      	adds	r7, #16
 801a82a:	46bd      	mov	sp, r7
 801a82c:	bd80      	pop	{r7, pc}
 801a82e:	bf00      	nop
 801a830:	20067dc8 	.word	0x20067dc8
 801a834:	20067dcc 	.word	0x20067dcc

0801a838 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a838:	b580      	push	{r7, lr}
 801a83a:	b082      	sub	sp, #8
 801a83c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a83e:	4b16      	ldr	r3, [pc, #88]	@ (801a898 <sys_timeouts_sleeptime+0x60>)
 801a840:	681b      	ldr	r3, [r3, #0]
 801a842:	2b00      	cmp	r3, #0
 801a844:	d102      	bne.n	801a84c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a846:	f04f 33ff 	mov.w	r3, #4294967295
 801a84a:	e020      	b.n	801a88e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a84c:	f7f0 fcb6 	bl	800b1bc <sys_now>
 801a850:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a852:	4b11      	ldr	r3, [pc, #68]	@ (801a898 <sys_timeouts_sleeptime+0x60>)
 801a854:	681b      	ldr	r3, [r3, #0]
 801a856:	685a      	ldr	r2, [r3, #4]
 801a858:	687b      	ldr	r3, [r7, #4]
 801a85a:	1ad3      	subs	r3, r2, r3
 801a85c:	0fdb      	lsrs	r3, r3, #31
 801a85e:	f003 0301 	and.w	r3, r3, #1
 801a862:	b2db      	uxtb	r3, r3
 801a864:	2b00      	cmp	r3, #0
 801a866:	d001      	beq.n	801a86c <sys_timeouts_sleeptime+0x34>
    return 0;
 801a868:	2300      	movs	r3, #0
 801a86a:	e010      	b.n	801a88e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a86c:	4b0a      	ldr	r3, [pc, #40]	@ (801a898 <sys_timeouts_sleeptime+0x60>)
 801a86e:	681b      	ldr	r3, [r3, #0]
 801a870:	685a      	ldr	r2, [r3, #4]
 801a872:	687b      	ldr	r3, [r7, #4]
 801a874:	1ad3      	subs	r3, r2, r3
 801a876:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a878:	683b      	ldr	r3, [r7, #0]
 801a87a:	2b00      	cmp	r3, #0
 801a87c:	da06      	bge.n	801a88c <sys_timeouts_sleeptime+0x54>
 801a87e:	4b07      	ldr	r3, [pc, #28]	@ (801a89c <sys_timeouts_sleeptime+0x64>)
 801a880:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a884:	4906      	ldr	r1, [pc, #24]	@ (801a8a0 <sys_timeouts_sleeptime+0x68>)
 801a886:	4807      	ldr	r0, [pc, #28]	@ (801a8a4 <sys_timeouts_sleeptime+0x6c>)
 801a888:	f004 fc78 	bl	801f17c <iprintf>
    return ret;
 801a88c:	683b      	ldr	r3, [r7, #0]
  }
}
 801a88e:	4618      	mov	r0, r3
 801a890:	3708      	adds	r7, #8
 801a892:	46bd      	mov	sp, r7
 801a894:	bd80      	pop	{r7, pc}
 801a896:	bf00      	nop
 801a898:	20067dc8 	.word	0x20067dc8
 801a89c:	080269d4 	.word	0x080269d4
 801a8a0:	08026aa8 	.word	0x08026aa8
 801a8a4:	08026a48 	.word	0x08026a48

0801a8a8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a8a8:	b580      	push	{r7, lr}
 801a8aa:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a8ac:	f003 fcb0 	bl	801e210 <rand>
 801a8b0:	4603      	mov	r3, r0
 801a8b2:	b29b      	uxth	r3, r3
 801a8b4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a8b8:	b29b      	uxth	r3, r3
 801a8ba:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a8be:	b29a      	uxth	r2, r3
 801a8c0:	4b01      	ldr	r3, [pc, #4]	@ (801a8c8 <udp_init+0x20>)
 801a8c2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a8c4:	bf00      	nop
 801a8c6:	bd80      	pop	{r7, pc}
 801a8c8:	2000003c 	.word	0x2000003c

0801a8cc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a8cc:	b480      	push	{r7}
 801a8ce:	b083      	sub	sp, #12
 801a8d0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a8d2:	2300      	movs	r3, #0
 801a8d4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a8d6:	4b17      	ldr	r3, [pc, #92]	@ (801a934 <udp_new_port+0x68>)
 801a8d8:	881b      	ldrh	r3, [r3, #0]
 801a8da:	1c5a      	adds	r2, r3, #1
 801a8dc:	b291      	uxth	r1, r2
 801a8de:	4a15      	ldr	r2, [pc, #84]	@ (801a934 <udp_new_port+0x68>)
 801a8e0:	8011      	strh	r1, [r2, #0]
 801a8e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a8e6:	4293      	cmp	r3, r2
 801a8e8:	d103      	bne.n	801a8f2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a8ea:	4b12      	ldr	r3, [pc, #72]	@ (801a934 <udp_new_port+0x68>)
 801a8ec:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a8f0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8f2:	4b11      	ldr	r3, [pc, #68]	@ (801a938 <udp_new_port+0x6c>)
 801a8f4:	681b      	ldr	r3, [r3, #0]
 801a8f6:	603b      	str	r3, [r7, #0]
 801a8f8:	e011      	b.n	801a91e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a8fa:	683b      	ldr	r3, [r7, #0]
 801a8fc:	8a5a      	ldrh	r2, [r3, #18]
 801a8fe:	4b0d      	ldr	r3, [pc, #52]	@ (801a934 <udp_new_port+0x68>)
 801a900:	881b      	ldrh	r3, [r3, #0]
 801a902:	429a      	cmp	r2, r3
 801a904:	d108      	bne.n	801a918 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a906:	88fb      	ldrh	r3, [r7, #6]
 801a908:	3301      	adds	r3, #1
 801a90a:	80fb      	strh	r3, [r7, #6]
 801a90c:	88fb      	ldrh	r3, [r7, #6]
 801a90e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a912:	d3e0      	bcc.n	801a8d6 <udp_new_port+0xa>
        return 0;
 801a914:	2300      	movs	r3, #0
 801a916:	e007      	b.n	801a928 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a918:	683b      	ldr	r3, [r7, #0]
 801a91a:	68db      	ldr	r3, [r3, #12]
 801a91c:	603b      	str	r3, [r7, #0]
 801a91e:	683b      	ldr	r3, [r7, #0]
 801a920:	2b00      	cmp	r3, #0
 801a922:	d1ea      	bne.n	801a8fa <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a924:	4b03      	ldr	r3, [pc, #12]	@ (801a934 <udp_new_port+0x68>)
 801a926:	881b      	ldrh	r3, [r3, #0]
}
 801a928:	4618      	mov	r0, r3
 801a92a:	370c      	adds	r7, #12
 801a92c:	46bd      	mov	sp, r7
 801a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a932:	4770      	bx	lr
 801a934:	2000003c 	.word	0x2000003c
 801a938:	20067dd4 	.word	0x20067dd4

0801a93c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a93c:	b580      	push	{r7, lr}
 801a93e:	b084      	sub	sp, #16
 801a940:	af00      	add	r7, sp, #0
 801a942:	60f8      	str	r0, [r7, #12]
 801a944:	60b9      	str	r1, [r7, #8]
 801a946:	4613      	mov	r3, r2
 801a948:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a94a:	68fb      	ldr	r3, [r7, #12]
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	d105      	bne.n	801a95c <udp_input_local_match+0x20>
 801a950:	4b27      	ldr	r3, [pc, #156]	@ (801a9f0 <udp_input_local_match+0xb4>)
 801a952:	2287      	movs	r2, #135	@ 0x87
 801a954:	4927      	ldr	r1, [pc, #156]	@ (801a9f4 <udp_input_local_match+0xb8>)
 801a956:	4828      	ldr	r0, [pc, #160]	@ (801a9f8 <udp_input_local_match+0xbc>)
 801a958:	f004 fc10 	bl	801f17c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a95c:	68bb      	ldr	r3, [r7, #8]
 801a95e:	2b00      	cmp	r3, #0
 801a960:	d105      	bne.n	801a96e <udp_input_local_match+0x32>
 801a962:	4b23      	ldr	r3, [pc, #140]	@ (801a9f0 <udp_input_local_match+0xb4>)
 801a964:	2288      	movs	r2, #136	@ 0x88
 801a966:	4925      	ldr	r1, [pc, #148]	@ (801a9fc <udp_input_local_match+0xc0>)
 801a968:	4823      	ldr	r0, [pc, #140]	@ (801a9f8 <udp_input_local_match+0xbc>)
 801a96a:	f004 fc07 	bl	801f17c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a96e:	68fb      	ldr	r3, [r7, #12]
 801a970:	7a1b      	ldrb	r3, [r3, #8]
 801a972:	2b00      	cmp	r3, #0
 801a974:	d00b      	beq.n	801a98e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a976:	68fb      	ldr	r3, [r7, #12]
 801a978:	7a1a      	ldrb	r2, [r3, #8]
 801a97a:	4b21      	ldr	r3, [pc, #132]	@ (801aa00 <udp_input_local_match+0xc4>)
 801a97c:	685b      	ldr	r3, [r3, #4]
 801a97e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a982:	3301      	adds	r3, #1
 801a984:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a986:	429a      	cmp	r2, r3
 801a988:	d001      	beq.n	801a98e <udp_input_local_match+0x52>
    return 0;
 801a98a:	2300      	movs	r3, #0
 801a98c:	e02b      	b.n	801a9e6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a98e:	79fb      	ldrb	r3, [r7, #7]
 801a990:	2b00      	cmp	r3, #0
 801a992:	d018      	beq.n	801a9c6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a994:	68fb      	ldr	r3, [r7, #12]
 801a996:	2b00      	cmp	r3, #0
 801a998:	d013      	beq.n	801a9c2 <udp_input_local_match+0x86>
 801a99a:	68fb      	ldr	r3, [r7, #12]
 801a99c:	681b      	ldr	r3, [r3, #0]
 801a99e:	2b00      	cmp	r3, #0
 801a9a0:	d00f      	beq.n	801a9c2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a9a2:	4b17      	ldr	r3, [pc, #92]	@ (801aa00 <udp_input_local_match+0xc4>)
 801a9a4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a9aa:	d00a      	beq.n	801a9c2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a9ac:	68fb      	ldr	r3, [r7, #12]
 801a9ae:	681a      	ldr	r2, [r3, #0]
 801a9b0:	4b13      	ldr	r3, [pc, #76]	@ (801aa00 <udp_input_local_match+0xc4>)
 801a9b2:	695b      	ldr	r3, [r3, #20]
 801a9b4:	405a      	eors	r2, r3
 801a9b6:	68bb      	ldr	r3, [r7, #8]
 801a9b8:	3308      	adds	r3, #8
 801a9ba:	681b      	ldr	r3, [r3, #0]
 801a9bc:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d110      	bne.n	801a9e4 <udp_input_local_match+0xa8>
          return 1;
 801a9c2:	2301      	movs	r3, #1
 801a9c4:	e00f      	b.n	801a9e6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a9c6:	68fb      	ldr	r3, [r7, #12]
 801a9c8:	2b00      	cmp	r3, #0
 801a9ca:	d009      	beq.n	801a9e0 <udp_input_local_match+0xa4>
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	681b      	ldr	r3, [r3, #0]
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d005      	beq.n	801a9e0 <udp_input_local_match+0xa4>
 801a9d4:	68fb      	ldr	r3, [r7, #12]
 801a9d6:	681a      	ldr	r2, [r3, #0]
 801a9d8:	4b09      	ldr	r3, [pc, #36]	@ (801aa00 <udp_input_local_match+0xc4>)
 801a9da:	695b      	ldr	r3, [r3, #20]
 801a9dc:	429a      	cmp	r2, r3
 801a9de:	d101      	bne.n	801a9e4 <udp_input_local_match+0xa8>
        return 1;
 801a9e0:	2301      	movs	r3, #1
 801a9e2:	e000      	b.n	801a9e6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a9e4:	2300      	movs	r3, #0
}
 801a9e6:	4618      	mov	r0, r3
 801a9e8:	3710      	adds	r7, #16
 801a9ea:	46bd      	mov	sp, r7
 801a9ec:	bd80      	pop	{r7, pc}
 801a9ee:	bf00      	nop
 801a9f0:	08026abc 	.word	0x08026abc
 801a9f4:	08026aec 	.word	0x08026aec
 801a9f8:	08026b10 	.word	0x08026b10
 801a9fc:	08026b38 	.word	0x08026b38
 801aa00:	20064b1c 	.word	0x20064b1c

0801aa04 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801aa04:	b590      	push	{r4, r7, lr}
 801aa06:	b08d      	sub	sp, #52	@ 0x34
 801aa08:	af02      	add	r7, sp, #8
 801aa0a:	6078      	str	r0, [r7, #4]
 801aa0c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801aa0e:	2300      	movs	r3, #0
 801aa10:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801aa12:	687b      	ldr	r3, [r7, #4]
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	d105      	bne.n	801aa24 <udp_input+0x20>
 801aa18:	4b7c      	ldr	r3, [pc, #496]	@ (801ac0c <udp_input+0x208>)
 801aa1a:	22cf      	movs	r2, #207	@ 0xcf
 801aa1c:	497c      	ldr	r1, [pc, #496]	@ (801ac10 <udp_input+0x20c>)
 801aa1e:	487d      	ldr	r0, [pc, #500]	@ (801ac14 <udp_input+0x210>)
 801aa20:	f004 fbac 	bl	801f17c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801aa24:	683b      	ldr	r3, [r7, #0]
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	d105      	bne.n	801aa36 <udp_input+0x32>
 801aa2a:	4b78      	ldr	r3, [pc, #480]	@ (801ac0c <udp_input+0x208>)
 801aa2c:	22d0      	movs	r2, #208	@ 0xd0
 801aa2e:	497a      	ldr	r1, [pc, #488]	@ (801ac18 <udp_input+0x214>)
 801aa30:	4878      	ldr	r0, [pc, #480]	@ (801ac14 <udp_input+0x210>)
 801aa32:	f004 fba3 	bl	801f17c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801aa36:	687b      	ldr	r3, [r7, #4]
 801aa38:	895b      	ldrh	r3, [r3, #10]
 801aa3a:	2b07      	cmp	r3, #7
 801aa3c:	d803      	bhi.n	801aa46 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801aa3e:	6878      	ldr	r0, [r7, #4]
 801aa40:	f7f8 fff8 	bl	8013a34 <pbuf_free>
    goto end;
 801aa44:	e0de      	b.n	801ac04 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	685b      	ldr	r3, [r3, #4]
 801aa4a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801aa4c:	4b73      	ldr	r3, [pc, #460]	@ (801ac1c <udp_input+0x218>)
 801aa4e:	695b      	ldr	r3, [r3, #20]
 801aa50:	4a72      	ldr	r2, [pc, #456]	@ (801ac1c <udp_input+0x218>)
 801aa52:	6812      	ldr	r2, [r2, #0]
 801aa54:	4611      	mov	r1, r2
 801aa56:	4618      	mov	r0, r3
 801aa58:	f002 f8e8 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801aa5c:	4603      	mov	r3, r0
 801aa5e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801aa60:	697b      	ldr	r3, [r7, #20]
 801aa62:	881b      	ldrh	r3, [r3, #0]
 801aa64:	b29b      	uxth	r3, r3
 801aa66:	4618      	mov	r0, r3
 801aa68:	f7f6 fc0a 	bl	8011280 <lwip_htons>
 801aa6c:	4603      	mov	r3, r0
 801aa6e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801aa70:	697b      	ldr	r3, [r7, #20]
 801aa72:	885b      	ldrh	r3, [r3, #2]
 801aa74:	b29b      	uxth	r3, r3
 801aa76:	4618      	mov	r0, r3
 801aa78:	f7f6 fc02 	bl	8011280 <lwip_htons>
 801aa7c:	4603      	mov	r3, r0
 801aa7e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801aa80:	2300      	movs	r3, #0
 801aa82:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801aa84:	2300      	movs	r3, #0
 801aa86:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801aa88:	2300      	movs	r3, #0
 801aa8a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801aa8c:	4b64      	ldr	r3, [pc, #400]	@ (801ac20 <udp_input+0x21c>)
 801aa8e:	681b      	ldr	r3, [r3, #0]
 801aa90:	627b      	str	r3, [r7, #36]	@ 0x24
 801aa92:	e054      	b.n	801ab3e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801aa94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa96:	8a5b      	ldrh	r3, [r3, #18]
 801aa98:	89fa      	ldrh	r2, [r7, #14]
 801aa9a:	429a      	cmp	r2, r3
 801aa9c:	d14a      	bne.n	801ab34 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801aa9e:	7cfb      	ldrb	r3, [r7, #19]
 801aaa0:	461a      	mov	r2, r3
 801aaa2:	6839      	ldr	r1, [r7, #0]
 801aaa4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801aaa6:	f7ff ff49 	bl	801a93c <udp_input_local_match>
 801aaaa:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801aaac:	2b00      	cmp	r3, #0
 801aaae:	d041      	beq.n	801ab34 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801aab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aab2:	7c1b      	ldrb	r3, [r3, #16]
 801aab4:	f003 0304 	and.w	r3, r3, #4
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	d11d      	bne.n	801aaf8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801aabc:	69fb      	ldr	r3, [r7, #28]
 801aabe:	2b00      	cmp	r3, #0
 801aac0:	d102      	bne.n	801aac8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801aac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aac4:	61fb      	str	r3, [r7, #28]
 801aac6:	e017      	b.n	801aaf8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801aac8:	7cfb      	ldrb	r3, [r7, #19]
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	d014      	beq.n	801aaf8 <udp_input+0xf4>
 801aace:	4b53      	ldr	r3, [pc, #332]	@ (801ac1c <udp_input+0x218>)
 801aad0:	695b      	ldr	r3, [r3, #20]
 801aad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aad6:	d10f      	bne.n	801aaf8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801aad8:	69fb      	ldr	r3, [r7, #28]
 801aada:	681a      	ldr	r2, [r3, #0]
 801aadc:	683b      	ldr	r3, [r7, #0]
 801aade:	3304      	adds	r3, #4
 801aae0:	681b      	ldr	r3, [r3, #0]
 801aae2:	429a      	cmp	r2, r3
 801aae4:	d008      	beq.n	801aaf8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801aae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aae8:	681a      	ldr	r2, [r3, #0]
 801aaea:	683b      	ldr	r3, [r7, #0]
 801aaec:	3304      	adds	r3, #4
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	429a      	cmp	r2, r3
 801aaf2:	d101      	bne.n	801aaf8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801aaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaf6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801aaf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aafa:	8a9b      	ldrh	r3, [r3, #20]
 801aafc:	8a3a      	ldrh	r2, [r7, #16]
 801aafe:	429a      	cmp	r2, r3
 801ab00:	d118      	bne.n	801ab34 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ab02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab04:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801ab06:	2b00      	cmp	r3, #0
 801ab08:	d005      	beq.n	801ab16 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801ab0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab0c:	685a      	ldr	r2, [r3, #4]
 801ab0e:	4b43      	ldr	r3, [pc, #268]	@ (801ac1c <udp_input+0x218>)
 801ab10:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ab12:	429a      	cmp	r2, r3
 801ab14:	d10e      	bne.n	801ab34 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801ab16:	6a3b      	ldr	r3, [r7, #32]
 801ab18:	2b00      	cmp	r3, #0
 801ab1a:	d014      	beq.n	801ab46 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801ab1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab1e:	68da      	ldr	r2, [r3, #12]
 801ab20:	6a3b      	ldr	r3, [r7, #32]
 801ab22:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801ab24:	4b3e      	ldr	r3, [pc, #248]	@ (801ac20 <udp_input+0x21c>)
 801ab26:	681a      	ldr	r2, [r3, #0]
 801ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab2a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801ab2c:	4a3c      	ldr	r2, [pc, #240]	@ (801ac20 <udp_input+0x21c>)
 801ab2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab30:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801ab32:	e008      	b.n	801ab46 <udp_input+0x142>
      }
    }

    prev = pcb;
 801ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab36:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ab38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab3a:	68db      	ldr	r3, [r3, #12]
 801ab3c:	627b      	str	r3, [r7, #36]	@ 0x24
 801ab3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab40:	2b00      	cmp	r3, #0
 801ab42:	d1a7      	bne.n	801aa94 <udp_input+0x90>
 801ab44:	e000      	b.n	801ab48 <udp_input+0x144>
        break;
 801ab46:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab4a:	2b00      	cmp	r3, #0
 801ab4c:	d101      	bne.n	801ab52 <udp_input+0x14e>
    pcb = uncon_pcb;
 801ab4e:	69fb      	ldr	r3, [r7, #28]
 801ab50:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d002      	beq.n	801ab5e <udp_input+0x15a>
    for_us = 1;
 801ab58:	2301      	movs	r3, #1
 801ab5a:	76fb      	strb	r3, [r7, #27]
 801ab5c:	e00a      	b.n	801ab74 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801ab5e:	683b      	ldr	r3, [r7, #0]
 801ab60:	3304      	adds	r3, #4
 801ab62:	681a      	ldr	r2, [r3, #0]
 801ab64:	4b2d      	ldr	r3, [pc, #180]	@ (801ac1c <udp_input+0x218>)
 801ab66:	695b      	ldr	r3, [r3, #20]
 801ab68:	429a      	cmp	r2, r3
 801ab6a:	bf0c      	ite	eq
 801ab6c:	2301      	moveq	r3, #1
 801ab6e:	2300      	movne	r3, #0
 801ab70:	b2db      	uxtb	r3, r3
 801ab72:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801ab74:	7efb      	ldrb	r3, [r7, #27]
 801ab76:	2b00      	cmp	r3, #0
 801ab78:	d041      	beq.n	801abfe <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801ab7a:	2108      	movs	r1, #8
 801ab7c:	6878      	ldr	r0, [r7, #4]
 801ab7e:	f7f8 fed3 	bl	8013928 <pbuf_remove_header>
 801ab82:	4603      	mov	r3, r0
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	d00a      	beq.n	801ab9e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801ab88:	4b20      	ldr	r3, [pc, #128]	@ (801ac0c <udp_input+0x208>)
 801ab8a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801ab8e:	4925      	ldr	r1, [pc, #148]	@ (801ac24 <udp_input+0x220>)
 801ab90:	4820      	ldr	r0, [pc, #128]	@ (801ac14 <udp_input+0x210>)
 801ab92:	f004 faf3 	bl	801f17c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801ab96:	6878      	ldr	r0, [r7, #4]
 801ab98:	f7f8 ff4c 	bl	8013a34 <pbuf_free>
      goto end;
 801ab9c:	e032      	b.n	801ac04 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801ab9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	d012      	beq.n	801abca <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801aba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aba6:	699b      	ldr	r3, [r3, #24]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d00a      	beq.n	801abc2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801abac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abae:	699c      	ldr	r4, [r3, #24]
 801abb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abb2:	69d8      	ldr	r0, [r3, #28]
 801abb4:	8a3b      	ldrh	r3, [r7, #16]
 801abb6:	9300      	str	r3, [sp, #0]
 801abb8:	4b1b      	ldr	r3, [pc, #108]	@ (801ac28 <udp_input+0x224>)
 801abba:	687a      	ldr	r2, [r7, #4]
 801abbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801abbe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801abc0:	e021      	b.n	801ac06 <udp_input+0x202>
        pbuf_free(p);
 801abc2:	6878      	ldr	r0, [r7, #4]
 801abc4:	f7f8 ff36 	bl	8013a34 <pbuf_free>
        goto end;
 801abc8:	e01c      	b.n	801ac04 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801abca:	7cfb      	ldrb	r3, [r7, #19]
 801abcc:	2b00      	cmp	r3, #0
 801abce:	d112      	bne.n	801abf6 <udp_input+0x1f2>
 801abd0:	4b12      	ldr	r3, [pc, #72]	@ (801ac1c <udp_input+0x218>)
 801abd2:	695b      	ldr	r3, [r3, #20]
 801abd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801abd8:	2be0      	cmp	r3, #224	@ 0xe0
 801abda:	d00c      	beq.n	801abf6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801abdc:	4b0f      	ldr	r3, [pc, #60]	@ (801ac1c <udp_input+0x218>)
 801abde:	899b      	ldrh	r3, [r3, #12]
 801abe0:	3308      	adds	r3, #8
 801abe2:	b29b      	uxth	r3, r3
 801abe4:	b21b      	sxth	r3, r3
 801abe6:	4619      	mov	r1, r3
 801abe8:	6878      	ldr	r0, [r7, #4]
 801abea:	f7f8 ff10 	bl	8013a0e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801abee:	2103      	movs	r1, #3
 801abf0:	6878      	ldr	r0, [r7, #4]
 801abf2:	f001 fc37 	bl	801c464 <icmp_dest_unreach>
      pbuf_free(p);
 801abf6:	6878      	ldr	r0, [r7, #4]
 801abf8:	f7f8 ff1c 	bl	8013a34 <pbuf_free>
  return;
 801abfc:	e003      	b.n	801ac06 <udp_input+0x202>
    pbuf_free(p);
 801abfe:	6878      	ldr	r0, [r7, #4]
 801ac00:	f7f8 ff18 	bl	8013a34 <pbuf_free>
  return;
 801ac04:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801ac06:	372c      	adds	r7, #44	@ 0x2c
 801ac08:	46bd      	mov	sp, r7
 801ac0a:	bd90      	pop	{r4, r7, pc}
 801ac0c:	08026abc 	.word	0x08026abc
 801ac10:	08026b60 	.word	0x08026b60
 801ac14:	08026b10 	.word	0x08026b10
 801ac18:	08026b78 	.word	0x08026b78
 801ac1c:	20064b1c 	.word	0x20064b1c
 801ac20:	20067dd4 	.word	0x20067dd4
 801ac24:	08026b94 	.word	0x08026b94
 801ac28:	20064b2c 	.word	0x20064b2c

0801ac2c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801ac2c:	b580      	push	{r7, lr}
 801ac2e:	b082      	sub	sp, #8
 801ac30:	af00      	add	r7, sp, #0
 801ac32:	6078      	str	r0, [r7, #4]
 801ac34:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	2b00      	cmp	r3, #0
 801ac3a:	d109      	bne.n	801ac50 <udp_send+0x24>
 801ac3c:	4b11      	ldr	r3, [pc, #68]	@ (801ac84 <udp_send+0x58>)
 801ac3e:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801ac42:	4911      	ldr	r1, [pc, #68]	@ (801ac88 <udp_send+0x5c>)
 801ac44:	4811      	ldr	r0, [pc, #68]	@ (801ac8c <udp_send+0x60>)
 801ac46:	f004 fa99 	bl	801f17c <iprintf>
 801ac4a:	f06f 030f 	mvn.w	r3, #15
 801ac4e:	e015      	b.n	801ac7c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801ac50:	683b      	ldr	r3, [r7, #0]
 801ac52:	2b00      	cmp	r3, #0
 801ac54:	d109      	bne.n	801ac6a <udp_send+0x3e>
 801ac56:	4b0b      	ldr	r3, [pc, #44]	@ (801ac84 <udp_send+0x58>)
 801ac58:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801ac5c:	490c      	ldr	r1, [pc, #48]	@ (801ac90 <udp_send+0x64>)
 801ac5e:	480b      	ldr	r0, [pc, #44]	@ (801ac8c <udp_send+0x60>)
 801ac60:	f004 fa8c 	bl	801f17c <iprintf>
 801ac64:	f06f 030f 	mvn.w	r3, #15
 801ac68:	e008      	b.n	801ac7c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801ac6a:	687b      	ldr	r3, [r7, #4]
 801ac6c:	1d1a      	adds	r2, r3, #4
 801ac6e:	687b      	ldr	r3, [r7, #4]
 801ac70:	8a9b      	ldrh	r3, [r3, #20]
 801ac72:	6839      	ldr	r1, [r7, #0]
 801ac74:	6878      	ldr	r0, [r7, #4]
 801ac76:	f000 f80d 	bl	801ac94 <udp_sendto>
 801ac7a:	4603      	mov	r3, r0
}
 801ac7c:	4618      	mov	r0, r3
 801ac7e:	3708      	adds	r7, #8
 801ac80:	46bd      	mov	sp, r7
 801ac82:	bd80      	pop	{r7, pc}
 801ac84:	08026abc 	.word	0x08026abc
 801ac88:	08026bb0 	.word	0x08026bb0
 801ac8c:	08026b10 	.word	0x08026b10
 801ac90:	08026bc8 	.word	0x08026bc8

0801ac94 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801ac94:	b580      	push	{r7, lr}
 801ac96:	b088      	sub	sp, #32
 801ac98:	af02      	add	r7, sp, #8
 801ac9a:	60f8      	str	r0, [r7, #12]
 801ac9c:	60b9      	str	r1, [r7, #8]
 801ac9e:	607a      	str	r2, [r7, #4]
 801aca0:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801aca2:	68fb      	ldr	r3, [r7, #12]
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	d109      	bne.n	801acbc <udp_sendto+0x28>
 801aca8:	4b23      	ldr	r3, [pc, #140]	@ (801ad38 <udp_sendto+0xa4>)
 801acaa:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801acae:	4923      	ldr	r1, [pc, #140]	@ (801ad3c <udp_sendto+0xa8>)
 801acb0:	4823      	ldr	r0, [pc, #140]	@ (801ad40 <udp_sendto+0xac>)
 801acb2:	f004 fa63 	bl	801f17c <iprintf>
 801acb6:	f06f 030f 	mvn.w	r3, #15
 801acba:	e038      	b.n	801ad2e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801acbc:	68bb      	ldr	r3, [r7, #8]
 801acbe:	2b00      	cmp	r3, #0
 801acc0:	d109      	bne.n	801acd6 <udp_sendto+0x42>
 801acc2:	4b1d      	ldr	r3, [pc, #116]	@ (801ad38 <udp_sendto+0xa4>)
 801acc4:	f240 2219 	movw	r2, #537	@ 0x219
 801acc8:	491e      	ldr	r1, [pc, #120]	@ (801ad44 <udp_sendto+0xb0>)
 801acca:	481d      	ldr	r0, [pc, #116]	@ (801ad40 <udp_sendto+0xac>)
 801accc:	f004 fa56 	bl	801f17c <iprintf>
 801acd0:	f06f 030f 	mvn.w	r3, #15
 801acd4:	e02b      	b.n	801ad2e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801acd6:	687b      	ldr	r3, [r7, #4]
 801acd8:	2b00      	cmp	r3, #0
 801acda:	d109      	bne.n	801acf0 <udp_sendto+0x5c>
 801acdc:	4b16      	ldr	r3, [pc, #88]	@ (801ad38 <udp_sendto+0xa4>)
 801acde:	f240 221a 	movw	r2, #538	@ 0x21a
 801ace2:	4919      	ldr	r1, [pc, #100]	@ (801ad48 <udp_sendto+0xb4>)
 801ace4:	4816      	ldr	r0, [pc, #88]	@ (801ad40 <udp_sendto+0xac>)
 801ace6:	f004 fa49 	bl	801f17c <iprintf>
 801acea:	f06f 030f 	mvn.w	r3, #15
 801acee:	e01e      	b.n	801ad2e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801acf0:	68fb      	ldr	r3, [r7, #12]
 801acf2:	7a1b      	ldrb	r3, [r3, #8]
 801acf4:	2b00      	cmp	r3, #0
 801acf6:	d006      	beq.n	801ad06 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801acf8:	68fb      	ldr	r3, [r7, #12]
 801acfa:	7a1b      	ldrb	r3, [r3, #8]
 801acfc:	4618      	mov	r0, r3
 801acfe:	f7f8 fb0b 	bl	8013318 <netif_get_by_index>
 801ad02:	6178      	str	r0, [r7, #20]
 801ad04:	e003      	b.n	801ad0e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801ad06:	6878      	ldr	r0, [r7, #4]
 801ad08:	f001 fc36 	bl	801c578 <ip4_route>
 801ad0c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801ad0e:	697b      	ldr	r3, [r7, #20]
 801ad10:	2b00      	cmp	r3, #0
 801ad12:	d102      	bne.n	801ad1a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801ad14:	f06f 0303 	mvn.w	r3, #3
 801ad18:	e009      	b.n	801ad2e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801ad1a:	887a      	ldrh	r2, [r7, #2]
 801ad1c:	697b      	ldr	r3, [r7, #20]
 801ad1e:	9300      	str	r3, [sp, #0]
 801ad20:	4613      	mov	r3, r2
 801ad22:	687a      	ldr	r2, [r7, #4]
 801ad24:	68b9      	ldr	r1, [r7, #8]
 801ad26:	68f8      	ldr	r0, [r7, #12]
 801ad28:	f000 f810 	bl	801ad4c <udp_sendto_if>
 801ad2c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ad2e:	4618      	mov	r0, r3
 801ad30:	3718      	adds	r7, #24
 801ad32:	46bd      	mov	sp, r7
 801ad34:	bd80      	pop	{r7, pc}
 801ad36:	bf00      	nop
 801ad38:	08026abc 	.word	0x08026abc
 801ad3c:	08026be0 	.word	0x08026be0
 801ad40:	08026b10 	.word	0x08026b10
 801ad44:	08026bf8 	.word	0x08026bf8
 801ad48:	08026c14 	.word	0x08026c14

0801ad4c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801ad4c:	b580      	push	{r7, lr}
 801ad4e:	b088      	sub	sp, #32
 801ad50:	af02      	add	r7, sp, #8
 801ad52:	60f8      	str	r0, [r7, #12]
 801ad54:	60b9      	str	r1, [r7, #8]
 801ad56:	607a      	str	r2, [r7, #4]
 801ad58:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801ad5a:	68fb      	ldr	r3, [r7, #12]
 801ad5c:	2b00      	cmp	r3, #0
 801ad5e:	d109      	bne.n	801ad74 <udp_sendto_if+0x28>
 801ad60:	4b2e      	ldr	r3, [pc, #184]	@ (801ae1c <udp_sendto_if+0xd0>)
 801ad62:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad66:	492e      	ldr	r1, [pc, #184]	@ (801ae20 <udp_sendto_if+0xd4>)
 801ad68:	482e      	ldr	r0, [pc, #184]	@ (801ae24 <udp_sendto_if+0xd8>)
 801ad6a:	f004 fa07 	bl	801f17c <iprintf>
 801ad6e:	f06f 030f 	mvn.w	r3, #15
 801ad72:	e04f      	b.n	801ae14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801ad74:	68bb      	ldr	r3, [r7, #8]
 801ad76:	2b00      	cmp	r3, #0
 801ad78:	d109      	bne.n	801ad8e <udp_sendto_if+0x42>
 801ad7a:	4b28      	ldr	r3, [pc, #160]	@ (801ae1c <udp_sendto_if+0xd0>)
 801ad7c:	f240 2281 	movw	r2, #641	@ 0x281
 801ad80:	4929      	ldr	r1, [pc, #164]	@ (801ae28 <udp_sendto_if+0xdc>)
 801ad82:	4828      	ldr	r0, [pc, #160]	@ (801ae24 <udp_sendto_if+0xd8>)
 801ad84:	f004 f9fa 	bl	801f17c <iprintf>
 801ad88:	f06f 030f 	mvn.w	r3, #15
 801ad8c:	e042      	b.n	801ae14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	d109      	bne.n	801ada8 <udp_sendto_if+0x5c>
 801ad94:	4b21      	ldr	r3, [pc, #132]	@ (801ae1c <udp_sendto_if+0xd0>)
 801ad96:	f240 2282 	movw	r2, #642	@ 0x282
 801ad9a:	4924      	ldr	r1, [pc, #144]	@ (801ae2c <udp_sendto_if+0xe0>)
 801ad9c:	4821      	ldr	r0, [pc, #132]	@ (801ae24 <udp_sendto_if+0xd8>)
 801ad9e:	f004 f9ed 	bl	801f17c <iprintf>
 801ada2:	f06f 030f 	mvn.w	r3, #15
 801ada6:	e035      	b.n	801ae14 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801ada8:	6a3b      	ldr	r3, [r7, #32]
 801adaa:	2b00      	cmp	r3, #0
 801adac:	d109      	bne.n	801adc2 <udp_sendto_if+0x76>
 801adae:	4b1b      	ldr	r3, [pc, #108]	@ (801ae1c <udp_sendto_if+0xd0>)
 801adb0:	f240 2283 	movw	r2, #643	@ 0x283
 801adb4:	491e      	ldr	r1, [pc, #120]	@ (801ae30 <udp_sendto_if+0xe4>)
 801adb6:	481b      	ldr	r0, [pc, #108]	@ (801ae24 <udp_sendto_if+0xd8>)
 801adb8:	f004 f9e0 	bl	801f17c <iprintf>
 801adbc:	f06f 030f 	mvn.w	r3, #15
 801adc0:	e028      	b.n	801ae14 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adc2:	68fb      	ldr	r3, [r7, #12]
 801adc4:	2b00      	cmp	r3, #0
 801adc6:	d009      	beq.n	801addc <udp_sendto_if+0x90>
 801adc8:	68fb      	ldr	r3, [r7, #12]
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	2b00      	cmp	r3, #0
 801adce:	d005      	beq.n	801addc <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801add0:	68fb      	ldr	r3, [r7, #12]
 801add2:	681b      	ldr	r3, [r3, #0]
 801add4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801add8:	2be0      	cmp	r3, #224	@ 0xe0
 801adda:	d103      	bne.n	801ade4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801addc:	6a3b      	ldr	r3, [r7, #32]
 801adde:	3304      	adds	r3, #4
 801ade0:	617b      	str	r3, [r7, #20]
 801ade2:	e00b      	b.n	801adfc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801ade4:	68fb      	ldr	r3, [r7, #12]
 801ade6:	681a      	ldr	r2, [r3, #0]
 801ade8:	6a3b      	ldr	r3, [r7, #32]
 801adea:	3304      	adds	r3, #4
 801adec:	681b      	ldr	r3, [r3, #0]
 801adee:	429a      	cmp	r2, r3
 801adf0:	d002      	beq.n	801adf8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801adf2:	f06f 0303 	mvn.w	r3, #3
 801adf6:	e00d      	b.n	801ae14 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801adf8:	68fb      	ldr	r3, [r7, #12]
 801adfa:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801adfc:	887a      	ldrh	r2, [r7, #2]
 801adfe:	697b      	ldr	r3, [r7, #20]
 801ae00:	9301      	str	r3, [sp, #4]
 801ae02:	6a3b      	ldr	r3, [r7, #32]
 801ae04:	9300      	str	r3, [sp, #0]
 801ae06:	4613      	mov	r3, r2
 801ae08:	687a      	ldr	r2, [r7, #4]
 801ae0a:	68b9      	ldr	r1, [r7, #8]
 801ae0c:	68f8      	ldr	r0, [r7, #12]
 801ae0e:	f000 f811 	bl	801ae34 <udp_sendto_if_src>
 801ae12:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ae14:	4618      	mov	r0, r3
 801ae16:	3718      	adds	r7, #24
 801ae18:	46bd      	mov	sp, r7
 801ae1a:	bd80      	pop	{r7, pc}
 801ae1c:	08026abc 	.word	0x08026abc
 801ae20:	08026c30 	.word	0x08026c30
 801ae24:	08026b10 	.word	0x08026b10
 801ae28:	08026c4c 	.word	0x08026c4c
 801ae2c:	08026c68 	.word	0x08026c68
 801ae30:	08026c88 	.word	0x08026c88

0801ae34 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801ae34:	b580      	push	{r7, lr}
 801ae36:	b08c      	sub	sp, #48	@ 0x30
 801ae38:	af04      	add	r7, sp, #16
 801ae3a:	60f8      	str	r0, [r7, #12]
 801ae3c:	60b9      	str	r1, [r7, #8]
 801ae3e:	607a      	str	r2, [r7, #4]
 801ae40:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ae42:	68fb      	ldr	r3, [r7, #12]
 801ae44:	2b00      	cmp	r3, #0
 801ae46:	d109      	bne.n	801ae5c <udp_sendto_if_src+0x28>
 801ae48:	4b6e      	ldr	r3, [pc, #440]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801ae4a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801ae4e:	496e      	ldr	r1, [pc, #440]	@ (801b008 <udp_sendto_if_src+0x1d4>)
 801ae50:	486e      	ldr	r0, [pc, #440]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801ae52:	f004 f993 	bl	801f17c <iprintf>
 801ae56:	f06f 030f 	mvn.w	r3, #15
 801ae5a:	e0ce      	b.n	801affa <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ae5c:	68bb      	ldr	r3, [r7, #8]
 801ae5e:	2b00      	cmp	r3, #0
 801ae60:	d109      	bne.n	801ae76 <udp_sendto_if_src+0x42>
 801ae62:	4b68      	ldr	r3, [pc, #416]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801ae64:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801ae68:	4969      	ldr	r1, [pc, #420]	@ (801b010 <udp_sendto_if_src+0x1dc>)
 801ae6a:	4868      	ldr	r0, [pc, #416]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801ae6c:	f004 f986 	bl	801f17c <iprintf>
 801ae70:	f06f 030f 	mvn.w	r3, #15
 801ae74:	e0c1      	b.n	801affa <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ae76:	687b      	ldr	r3, [r7, #4]
 801ae78:	2b00      	cmp	r3, #0
 801ae7a:	d109      	bne.n	801ae90 <udp_sendto_if_src+0x5c>
 801ae7c:	4b61      	ldr	r3, [pc, #388]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801ae7e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801ae82:	4964      	ldr	r1, [pc, #400]	@ (801b014 <udp_sendto_if_src+0x1e0>)
 801ae84:	4861      	ldr	r0, [pc, #388]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801ae86:	f004 f979 	bl	801f17c <iprintf>
 801ae8a:	f06f 030f 	mvn.w	r3, #15
 801ae8e:	e0b4      	b.n	801affa <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801ae90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d109      	bne.n	801aeaa <udp_sendto_if_src+0x76>
 801ae96:	4b5b      	ldr	r3, [pc, #364]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801ae98:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801ae9c:	495e      	ldr	r1, [pc, #376]	@ (801b018 <udp_sendto_if_src+0x1e4>)
 801ae9e:	485b      	ldr	r0, [pc, #364]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801aea0:	f004 f96c 	bl	801f17c <iprintf>
 801aea4:	f06f 030f 	mvn.w	r3, #15
 801aea8:	e0a7      	b.n	801affa <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801aeaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aeac:	2b00      	cmp	r3, #0
 801aeae:	d109      	bne.n	801aec4 <udp_sendto_if_src+0x90>
 801aeb0:	4b54      	ldr	r3, [pc, #336]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801aeb2:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801aeb6:	4959      	ldr	r1, [pc, #356]	@ (801b01c <udp_sendto_if_src+0x1e8>)
 801aeb8:	4854      	ldr	r0, [pc, #336]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801aeba:	f004 f95f 	bl	801f17c <iprintf>
 801aebe:	f06f 030f 	mvn.w	r3, #15
 801aec2:	e09a      	b.n	801affa <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801aec4:	68fb      	ldr	r3, [r7, #12]
 801aec6:	7a5b      	ldrb	r3, [r3, #9]
 801aec8:	f003 0320 	and.w	r3, r3, #32
 801aecc:	2b00      	cmp	r3, #0
 801aece:	d10b      	bne.n	801aee8 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	681b      	ldr	r3, [r3, #0]
 801aed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801aed6:	4618      	mov	r0, r3
 801aed8:	f001 fea8 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801aedc:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801aede:	2b00      	cmp	r3, #0
 801aee0:	d002      	beq.n	801aee8 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801aee2:	f06f 0305 	mvn.w	r3, #5
 801aee6:	e088      	b.n	801affa <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801aee8:	68fb      	ldr	r3, [r7, #12]
 801aeea:	8a5b      	ldrh	r3, [r3, #18]
 801aeec:	2b00      	cmp	r3, #0
 801aeee:	d10f      	bne.n	801af10 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801aef0:	68f9      	ldr	r1, [r7, #12]
 801aef2:	68fb      	ldr	r3, [r7, #12]
 801aef4:	8a5b      	ldrh	r3, [r3, #18]
 801aef6:	461a      	mov	r2, r3
 801aef8:	68f8      	ldr	r0, [r7, #12]
 801aefa:	f000 f893 	bl	801b024 <udp_bind>
 801aefe:	4603      	mov	r3, r0
 801af00:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801af02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801af06:	2b00      	cmp	r3, #0
 801af08:	d002      	beq.n	801af10 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801af0a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801af0e:	e074      	b.n	801affa <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801af10:	68bb      	ldr	r3, [r7, #8]
 801af12:	891b      	ldrh	r3, [r3, #8]
 801af14:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801af18:	4293      	cmp	r3, r2
 801af1a:	d902      	bls.n	801af22 <udp_sendto_if_src+0xee>
    return ERR_MEM;
 801af1c:	f04f 33ff 	mov.w	r3, #4294967295
 801af20:	e06b      	b.n	801affa <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801af22:	2108      	movs	r1, #8
 801af24:	68b8      	ldr	r0, [r7, #8]
 801af26:	f7f8 fcef 	bl	8013908 <pbuf_add_header>
 801af2a:	4603      	mov	r3, r0
 801af2c:	2b00      	cmp	r3, #0
 801af2e:	d015      	beq.n	801af5c <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801af30:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af34:	2108      	movs	r1, #8
 801af36:	2022      	movs	r0, #34	@ 0x22
 801af38:	f7f8 fa98 	bl	801346c <pbuf_alloc>
 801af3c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801af3e:	69fb      	ldr	r3, [r7, #28]
 801af40:	2b00      	cmp	r3, #0
 801af42:	d102      	bne.n	801af4a <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801af44:	f04f 33ff 	mov.w	r3, #4294967295
 801af48:	e057      	b.n	801affa <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 801af4a:	68bb      	ldr	r3, [r7, #8]
 801af4c:	891b      	ldrh	r3, [r3, #8]
 801af4e:	2b00      	cmp	r3, #0
 801af50:	d006      	beq.n	801af60 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801af52:	68b9      	ldr	r1, [r7, #8]
 801af54:	69f8      	ldr	r0, [r7, #28]
 801af56:	f7f8 fe91 	bl	8013c7c <pbuf_chain>
 801af5a:	e001      	b.n	801af60 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801af5c:	68bb      	ldr	r3, [r7, #8]
 801af5e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801af60:	69fb      	ldr	r3, [r7, #28]
 801af62:	895b      	ldrh	r3, [r3, #10]
 801af64:	2b07      	cmp	r3, #7
 801af66:	d806      	bhi.n	801af76 <udp_sendto_if_src+0x142>
 801af68:	4b26      	ldr	r3, [pc, #152]	@ (801b004 <udp_sendto_if_src+0x1d0>)
 801af6a:	f240 320d 	movw	r2, #781	@ 0x30d
 801af6e:	492c      	ldr	r1, [pc, #176]	@ (801b020 <udp_sendto_if_src+0x1ec>)
 801af70:	4826      	ldr	r0, [pc, #152]	@ (801b00c <udp_sendto_if_src+0x1d8>)
 801af72:	f004 f903 	bl	801f17c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801af76:	69fb      	ldr	r3, [r7, #28]
 801af78:	685b      	ldr	r3, [r3, #4]
 801af7a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801af7c:	68fb      	ldr	r3, [r7, #12]
 801af7e:	8a5b      	ldrh	r3, [r3, #18]
 801af80:	4618      	mov	r0, r3
 801af82:	f7f6 f97d 	bl	8011280 <lwip_htons>
 801af86:	4603      	mov	r3, r0
 801af88:	461a      	mov	r2, r3
 801af8a:	697b      	ldr	r3, [r7, #20]
 801af8c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801af8e:	887b      	ldrh	r3, [r7, #2]
 801af90:	4618      	mov	r0, r3
 801af92:	f7f6 f975 	bl	8011280 <lwip_htons>
 801af96:	4603      	mov	r3, r0
 801af98:	461a      	mov	r2, r3
 801af9a:	697b      	ldr	r3, [r7, #20]
 801af9c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801af9e:	697b      	ldr	r3, [r7, #20]
 801afa0:	2200      	movs	r2, #0
 801afa2:	719a      	strb	r2, [r3, #6]
 801afa4:	2200      	movs	r2, #0
 801afa6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801afa8:	69fb      	ldr	r3, [r7, #28]
 801afaa:	891b      	ldrh	r3, [r3, #8]
 801afac:	4618      	mov	r0, r3
 801afae:	f7f6 f967 	bl	8011280 <lwip_htons>
 801afb2:	4603      	mov	r3, r0
 801afb4:	461a      	mov	r2, r3
 801afb6:	697b      	ldr	r3, [r7, #20]
 801afb8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801afba:	2311      	movs	r3, #17
 801afbc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801afbe:	68fb      	ldr	r3, [r7, #12]
 801afc0:	7adb      	ldrb	r3, [r3, #11]
 801afc2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801afc4:	68fb      	ldr	r3, [r7, #12]
 801afc6:	7a9b      	ldrb	r3, [r3, #10]
 801afc8:	7cb9      	ldrb	r1, [r7, #18]
 801afca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801afcc:	9202      	str	r2, [sp, #8]
 801afce:	7cfa      	ldrb	r2, [r7, #19]
 801afd0:	9201      	str	r2, [sp, #4]
 801afd2:	9300      	str	r3, [sp, #0]
 801afd4:	460b      	mov	r3, r1
 801afd6:	687a      	ldr	r2, [r7, #4]
 801afd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801afda:	69f8      	ldr	r0, [r7, #28]
 801afdc:	f001 fd78 	bl	801cad0 <ip4_output_if_src>
 801afe0:	4603      	mov	r3, r0
 801afe2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801afe4:	69fa      	ldr	r2, [r7, #28]
 801afe6:	68bb      	ldr	r3, [r7, #8]
 801afe8:	429a      	cmp	r2, r3
 801afea:	d004      	beq.n	801aff6 <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 801afec:	69f8      	ldr	r0, [r7, #28]
 801afee:	f7f8 fd21 	bl	8013a34 <pbuf_free>
    q = NULL;
 801aff2:	2300      	movs	r3, #0
 801aff4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801aff6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801affa:	4618      	mov	r0, r3
 801affc:	3720      	adds	r7, #32
 801affe:	46bd      	mov	sp, r7
 801b000:	bd80      	pop	{r7, pc}
 801b002:	bf00      	nop
 801b004:	08026abc 	.word	0x08026abc
 801b008:	08026ca8 	.word	0x08026ca8
 801b00c:	08026b10 	.word	0x08026b10
 801b010:	08026cc8 	.word	0x08026cc8
 801b014:	08026ce8 	.word	0x08026ce8
 801b018:	08026d0c 	.word	0x08026d0c
 801b01c:	08026d30 	.word	0x08026d30
 801b020:	08026d54 	.word	0x08026d54

0801b024 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b024:	b580      	push	{r7, lr}
 801b026:	b086      	sub	sp, #24
 801b028:	af00      	add	r7, sp, #0
 801b02a:	60f8      	str	r0, [r7, #12]
 801b02c:	60b9      	str	r1, [r7, #8]
 801b02e:	4613      	mov	r3, r2
 801b030:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801b032:	68bb      	ldr	r3, [r7, #8]
 801b034:	2b00      	cmp	r3, #0
 801b036:	d101      	bne.n	801b03c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801b038:	4b39      	ldr	r3, [pc, #228]	@ (801b120 <udp_bind+0xfc>)
 801b03a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b03c:	68fb      	ldr	r3, [r7, #12]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d109      	bne.n	801b056 <udp_bind+0x32>
 801b042:	4b38      	ldr	r3, [pc, #224]	@ (801b124 <udp_bind+0x100>)
 801b044:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801b048:	4937      	ldr	r1, [pc, #220]	@ (801b128 <udp_bind+0x104>)
 801b04a:	4838      	ldr	r0, [pc, #224]	@ (801b12c <udp_bind+0x108>)
 801b04c:	f004 f896 	bl	801f17c <iprintf>
 801b050:	f06f 030f 	mvn.w	r3, #15
 801b054:	e060      	b.n	801b118 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801b056:	2300      	movs	r3, #0
 801b058:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b05a:	4b35      	ldr	r3, [pc, #212]	@ (801b130 <udp_bind+0x10c>)
 801b05c:	681b      	ldr	r3, [r3, #0]
 801b05e:	617b      	str	r3, [r7, #20]
 801b060:	e009      	b.n	801b076 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b062:	68fa      	ldr	r2, [r7, #12]
 801b064:	697b      	ldr	r3, [r7, #20]
 801b066:	429a      	cmp	r2, r3
 801b068:	d102      	bne.n	801b070 <udp_bind+0x4c>
      rebind = 1;
 801b06a:	2301      	movs	r3, #1
 801b06c:	74fb      	strb	r3, [r7, #19]
      break;
 801b06e:	e005      	b.n	801b07c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b070:	697b      	ldr	r3, [r7, #20]
 801b072:	68db      	ldr	r3, [r3, #12]
 801b074:	617b      	str	r3, [r7, #20]
 801b076:	697b      	ldr	r3, [r7, #20]
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d1f2      	bne.n	801b062 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b07c:	88fb      	ldrh	r3, [r7, #6]
 801b07e:	2b00      	cmp	r3, #0
 801b080:	d109      	bne.n	801b096 <udp_bind+0x72>
    port = udp_new_port();
 801b082:	f7ff fc23 	bl	801a8cc <udp_new_port>
 801b086:	4603      	mov	r3, r0
 801b088:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801b08a:	88fb      	ldrh	r3, [r7, #6]
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d12c      	bne.n	801b0ea <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801b090:	f06f 0307 	mvn.w	r3, #7
 801b094:	e040      	b.n	801b118 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b096:	4b26      	ldr	r3, [pc, #152]	@ (801b130 <udp_bind+0x10c>)
 801b098:	681b      	ldr	r3, [r3, #0]
 801b09a:	617b      	str	r3, [r7, #20]
 801b09c:	e022      	b.n	801b0e4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801b09e:	68fa      	ldr	r2, [r7, #12]
 801b0a0:	697b      	ldr	r3, [r7, #20]
 801b0a2:	429a      	cmp	r2, r3
 801b0a4:	d01b      	beq.n	801b0de <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b0a6:	697b      	ldr	r3, [r7, #20]
 801b0a8:	8a5b      	ldrh	r3, [r3, #18]
 801b0aa:	88fa      	ldrh	r2, [r7, #6]
 801b0ac:	429a      	cmp	r2, r3
 801b0ae:	d116      	bne.n	801b0de <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0b0:	697b      	ldr	r3, [r7, #20]
 801b0b2:	681a      	ldr	r2, [r3, #0]
 801b0b4:	68bb      	ldr	r3, [r7, #8]
 801b0b6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801b0b8:	429a      	cmp	r2, r3
 801b0ba:	d00d      	beq.n	801b0d8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0bc:	68bb      	ldr	r3, [r7, #8]
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	d00a      	beq.n	801b0d8 <udp_bind+0xb4>
 801b0c2:	68bb      	ldr	r3, [r7, #8]
 801b0c4:	681b      	ldr	r3, [r3, #0]
 801b0c6:	2b00      	cmp	r3, #0
 801b0c8:	d006      	beq.n	801b0d8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0ca:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0cc:	2b00      	cmp	r3, #0
 801b0ce:	d003      	beq.n	801b0d8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0d0:	697b      	ldr	r3, [r7, #20]
 801b0d2:	681b      	ldr	r3, [r3, #0]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d102      	bne.n	801b0de <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801b0d8:	f06f 0307 	mvn.w	r3, #7
 801b0dc:	e01c      	b.n	801b118 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b0de:	697b      	ldr	r3, [r7, #20]
 801b0e0:	68db      	ldr	r3, [r3, #12]
 801b0e2:	617b      	str	r3, [r7, #20]
 801b0e4:	697b      	ldr	r3, [r7, #20]
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	d1d9      	bne.n	801b09e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b0ea:	68bb      	ldr	r3, [r7, #8]
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d002      	beq.n	801b0f6 <udp_bind+0xd2>
 801b0f0:	68bb      	ldr	r3, [r7, #8]
 801b0f2:	681b      	ldr	r3, [r3, #0]
 801b0f4:	e000      	b.n	801b0f8 <udp_bind+0xd4>
 801b0f6:	2300      	movs	r3, #0
 801b0f8:	68fa      	ldr	r2, [r7, #12]
 801b0fa:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801b0fc:	68fb      	ldr	r3, [r7, #12]
 801b0fe:	88fa      	ldrh	r2, [r7, #6]
 801b100:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801b102:	7cfb      	ldrb	r3, [r7, #19]
 801b104:	2b00      	cmp	r3, #0
 801b106:	d106      	bne.n	801b116 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801b108:	4b09      	ldr	r3, [pc, #36]	@ (801b130 <udp_bind+0x10c>)
 801b10a:	681a      	ldr	r2, [r3, #0]
 801b10c:	68fb      	ldr	r3, [r7, #12]
 801b10e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801b110:	4a07      	ldr	r2, [pc, #28]	@ (801b130 <udp_bind+0x10c>)
 801b112:	68fb      	ldr	r3, [r7, #12]
 801b114:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801b116:	2300      	movs	r3, #0
}
 801b118:	4618      	mov	r0, r3
 801b11a:	3718      	adds	r7, #24
 801b11c:	46bd      	mov	sp, r7
 801b11e:	bd80      	pop	{r7, pc}
 801b120:	080276b8 	.word	0x080276b8
 801b124:	08026abc 	.word	0x08026abc
 801b128:	08026d84 	.word	0x08026d84
 801b12c:	08026b10 	.word	0x08026b10
 801b130:	20067dd4 	.word	0x20067dd4

0801b134 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b134:	b580      	push	{r7, lr}
 801b136:	b086      	sub	sp, #24
 801b138:	af00      	add	r7, sp, #0
 801b13a:	60f8      	str	r0, [r7, #12]
 801b13c:	60b9      	str	r1, [r7, #8]
 801b13e:	4613      	mov	r3, r2
 801b140:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801b142:	68fb      	ldr	r3, [r7, #12]
 801b144:	2b00      	cmp	r3, #0
 801b146:	d109      	bne.n	801b15c <udp_connect+0x28>
 801b148:	4b2c      	ldr	r3, [pc, #176]	@ (801b1fc <udp_connect+0xc8>)
 801b14a:	f240 4235 	movw	r2, #1077	@ 0x435
 801b14e:	492c      	ldr	r1, [pc, #176]	@ (801b200 <udp_connect+0xcc>)
 801b150:	482c      	ldr	r0, [pc, #176]	@ (801b204 <udp_connect+0xd0>)
 801b152:	f004 f813 	bl	801f17c <iprintf>
 801b156:	f06f 030f 	mvn.w	r3, #15
 801b15a:	e04b      	b.n	801b1f4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801b15c:	68bb      	ldr	r3, [r7, #8]
 801b15e:	2b00      	cmp	r3, #0
 801b160:	d109      	bne.n	801b176 <udp_connect+0x42>
 801b162:	4b26      	ldr	r3, [pc, #152]	@ (801b1fc <udp_connect+0xc8>)
 801b164:	f240 4236 	movw	r2, #1078	@ 0x436
 801b168:	4927      	ldr	r1, [pc, #156]	@ (801b208 <udp_connect+0xd4>)
 801b16a:	4826      	ldr	r0, [pc, #152]	@ (801b204 <udp_connect+0xd0>)
 801b16c:	f004 f806 	bl	801f17c <iprintf>
 801b170:	f06f 030f 	mvn.w	r3, #15
 801b174:	e03e      	b.n	801b1f4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801b176:	68fb      	ldr	r3, [r7, #12]
 801b178:	8a5b      	ldrh	r3, [r3, #18]
 801b17a:	2b00      	cmp	r3, #0
 801b17c:	d10f      	bne.n	801b19e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b17e:	68f9      	ldr	r1, [r7, #12]
 801b180:	68fb      	ldr	r3, [r7, #12]
 801b182:	8a5b      	ldrh	r3, [r3, #18]
 801b184:	461a      	mov	r2, r3
 801b186:	68f8      	ldr	r0, [r7, #12]
 801b188:	f7ff ff4c 	bl	801b024 <udp_bind>
 801b18c:	4603      	mov	r3, r0
 801b18e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801b190:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b194:	2b00      	cmp	r3, #0
 801b196:	d002      	beq.n	801b19e <udp_connect+0x6a>
      return err;
 801b198:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b19c:	e02a      	b.n	801b1f4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801b19e:	68bb      	ldr	r3, [r7, #8]
 801b1a0:	2b00      	cmp	r3, #0
 801b1a2:	d002      	beq.n	801b1aa <udp_connect+0x76>
 801b1a4:	68bb      	ldr	r3, [r7, #8]
 801b1a6:	681b      	ldr	r3, [r3, #0]
 801b1a8:	e000      	b.n	801b1ac <udp_connect+0x78>
 801b1aa:	2300      	movs	r3, #0
 801b1ac:	68fa      	ldr	r2, [r7, #12]
 801b1ae:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	88fa      	ldrh	r2, [r7, #6]
 801b1b4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801b1b6:	68fb      	ldr	r3, [r7, #12]
 801b1b8:	7c1b      	ldrb	r3, [r3, #16]
 801b1ba:	f043 0304 	orr.w	r3, r3, #4
 801b1be:	b2da      	uxtb	r2, r3
 801b1c0:	68fb      	ldr	r3, [r7, #12]
 801b1c2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b1c4:	4b11      	ldr	r3, [pc, #68]	@ (801b20c <udp_connect+0xd8>)
 801b1c6:	681b      	ldr	r3, [r3, #0]
 801b1c8:	617b      	str	r3, [r7, #20]
 801b1ca:	e008      	b.n	801b1de <udp_connect+0xaa>
    if (pcb == ipcb) {
 801b1cc:	68fa      	ldr	r2, [r7, #12]
 801b1ce:	697b      	ldr	r3, [r7, #20]
 801b1d0:	429a      	cmp	r2, r3
 801b1d2:	d101      	bne.n	801b1d8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801b1d4:	2300      	movs	r3, #0
 801b1d6:	e00d      	b.n	801b1f4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b1d8:	697b      	ldr	r3, [r7, #20]
 801b1da:	68db      	ldr	r3, [r3, #12]
 801b1dc:	617b      	str	r3, [r7, #20]
 801b1de:	697b      	ldr	r3, [r7, #20]
 801b1e0:	2b00      	cmp	r3, #0
 801b1e2:	d1f3      	bne.n	801b1cc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801b1e4:	4b09      	ldr	r3, [pc, #36]	@ (801b20c <udp_connect+0xd8>)
 801b1e6:	681a      	ldr	r2, [r3, #0]
 801b1e8:	68fb      	ldr	r3, [r7, #12]
 801b1ea:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801b1ec:	4a07      	ldr	r2, [pc, #28]	@ (801b20c <udp_connect+0xd8>)
 801b1ee:	68fb      	ldr	r3, [r7, #12]
 801b1f0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801b1f2:	2300      	movs	r3, #0
}
 801b1f4:	4618      	mov	r0, r3
 801b1f6:	3718      	adds	r7, #24
 801b1f8:	46bd      	mov	sp, r7
 801b1fa:	bd80      	pop	{r7, pc}
 801b1fc:	08026abc 	.word	0x08026abc
 801b200:	08026d9c 	.word	0x08026d9c
 801b204:	08026b10 	.word	0x08026b10
 801b208:	08026db8 	.word	0x08026db8
 801b20c:	20067dd4 	.word	0x20067dd4

0801b210 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801b210:	b580      	push	{r7, lr}
 801b212:	b084      	sub	sp, #16
 801b214:	af00      	add	r7, sp, #0
 801b216:	60f8      	str	r0, [r7, #12]
 801b218:	60b9      	str	r1, [r7, #8]
 801b21a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801b21c:	68fb      	ldr	r3, [r7, #12]
 801b21e:	2b00      	cmp	r3, #0
 801b220:	d107      	bne.n	801b232 <udp_recv+0x22>
 801b222:	4b08      	ldr	r3, [pc, #32]	@ (801b244 <udp_recv+0x34>)
 801b224:	f240 428a 	movw	r2, #1162	@ 0x48a
 801b228:	4907      	ldr	r1, [pc, #28]	@ (801b248 <udp_recv+0x38>)
 801b22a:	4808      	ldr	r0, [pc, #32]	@ (801b24c <udp_recv+0x3c>)
 801b22c:	f003 ffa6 	bl	801f17c <iprintf>
 801b230:	e005      	b.n	801b23e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801b232:	68fb      	ldr	r3, [r7, #12]
 801b234:	68ba      	ldr	r2, [r7, #8]
 801b236:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801b238:	68fb      	ldr	r3, [r7, #12]
 801b23a:	687a      	ldr	r2, [r7, #4]
 801b23c:	61da      	str	r2, [r3, #28]
}
 801b23e:	3710      	adds	r7, #16
 801b240:	46bd      	mov	sp, r7
 801b242:	bd80      	pop	{r7, pc}
 801b244:	08026abc 	.word	0x08026abc
 801b248:	08026df0 	.word	0x08026df0
 801b24c:	08026b10 	.word	0x08026b10

0801b250 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801b250:	b580      	push	{r7, lr}
 801b252:	b084      	sub	sp, #16
 801b254:	af00      	add	r7, sp, #0
 801b256:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801b258:	687b      	ldr	r3, [r7, #4]
 801b25a:	2b00      	cmp	r3, #0
 801b25c:	d107      	bne.n	801b26e <udp_remove+0x1e>
 801b25e:	4b19      	ldr	r3, [pc, #100]	@ (801b2c4 <udp_remove+0x74>)
 801b260:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801b264:	4918      	ldr	r1, [pc, #96]	@ (801b2c8 <udp_remove+0x78>)
 801b266:	4819      	ldr	r0, [pc, #100]	@ (801b2cc <udp_remove+0x7c>)
 801b268:	f003 ff88 	bl	801f17c <iprintf>
 801b26c:	e026      	b.n	801b2bc <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801b26e:	4b18      	ldr	r3, [pc, #96]	@ (801b2d0 <udp_remove+0x80>)
 801b270:	681b      	ldr	r3, [r3, #0]
 801b272:	687a      	ldr	r2, [r7, #4]
 801b274:	429a      	cmp	r2, r3
 801b276:	d105      	bne.n	801b284 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801b278:	4b15      	ldr	r3, [pc, #84]	@ (801b2d0 <udp_remove+0x80>)
 801b27a:	681b      	ldr	r3, [r3, #0]
 801b27c:	68db      	ldr	r3, [r3, #12]
 801b27e:	4a14      	ldr	r2, [pc, #80]	@ (801b2d0 <udp_remove+0x80>)
 801b280:	6013      	str	r3, [r2, #0]
 801b282:	e017      	b.n	801b2b4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b284:	4b12      	ldr	r3, [pc, #72]	@ (801b2d0 <udp_remove+0x80>)
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	60fb      	str	r3, [r7, #12]
 801b28a:	e010      	b.n	801b2ae <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801b28c:	68fb      	ldr	r3, [r7, #12]
 801b28e:	68db      	ldr	r3, [r3, #12]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d009      	beq.n	801b2a8 <udp_remove+0x58>
 801b294:	68fb      	ldr	r3, [r7, #12]
 801b296:	68db      	ldr	r3, [r3, #12]
 801b298:	687a      	ldr	r2, [r7, #4]
 801b29a:	429a      	cmp	r2, r3
 801b29c:	d104      	bne.n	801b2a8 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	68da      	ldr	r2, [r3, #12]
 801b2a2:	68fb      	ldr	r3, [r7, #12]
 801b2a4:	60da      	str	r2, [r3, #12]
        break;
 801b2a6:	e005      	b.n	801b2b4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b2a8:	68fb      	ldr	r3, [r7, #12]
 801b2aa:	68db      	ldr	r3, [r3, #12]
 801b2ac:	60fb      	str	r3, [r7, #12]
 801b2ae:	68fb      	ldr	r3, [r7, #12]
 801b2b0:	2b00      	cmp	r3, #0
 801b2b2:	d1eb      	bne.n	801b28c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801b2b4:	6879      	ldr	r1, [r7, #4]
 801b2b6:	2000      	movs	r0, #0
 801b2b8:	f7f7 fd18 	bl	8012cec <memp_free>
}
 801b2bc:	3710      	adds	r7, #16
 801b2be:	46bd      	mov	sp, r7
 801b2c0:	bd80      	pop	{r7, pc}
 801b2c2:	bf00      	nop
 801b2c4:	08026abc 	.word	0x08026abc
 801b2c8:	08026e08 	.word	0x08026e08
 801b2cc:	08026b10 	.word	0x08026b10
 801b2d0:	20067dd4 	.word	0x20067dd4

0801b2d4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801b2d4:	b580      	push	{r7, lr}
 801b2d6:	b082      	sub	sp, #8
 801b2d8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801b2da:	2000      	movs	r0, #0
 801b2dc:	f7f7 fc90 	bl	8012c00 <memp_malloc>
 801b2e0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801b2e2:	687b      	ldr	r3, [r7, #4]
 801b2e4:	2b00      	cmp	r3, #0
 801b2e6:	d007      	beq.n	801b2f8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801b2e8:	2220      	movs	r2, #32
 801b2ea:	2100      	movs	r1, #0
 801b2ec:	6878      	ldr	r0, [r7, #4]
 801b2ee:	f004 f979 	bl	801f5e4 <memset>
    pcb->ttl = UDP_TTL;
 801b2f2:	687b      	ldr	r3, [r7, #4]
 801b2f4:	22ff      	movs	r2, #255	@ 0xff
 801b2f6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801b2f8:	687b      	ldr	r3, [r7, #4]
}
 801b2fa:	4618      	mov	r0, r3
 801b2fc:	3708      	adds	r7, #8
 801b2fe:	46bd      	mov	sp, r7
 801b300:	bd80      	pop	{r7, pc}

0801b302 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801b302:	b580      	push	{r7, lr}
 801b304:	b084      	sub	sp, #16
 801b306:	af00      	add	r7, sp, #0
 801b308:	4603      	mov	r3, r0
 801b30a:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801b30c:	f7ff ffe2 	bl	801b2d4 <udp_new>
 801b310:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801b312:	68fb      	ldr	r3, [r7, #12]
}
 801b314:	4618      	mov	r0, r3
 801b316:	3710      	adds	r7, #16
 801b318:	46bd      	mov	sp, r7
 801b31a:	bd80      	pop	{r7, pc}

0801b31c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b31c:	b480      	push	{r7}
 801b31e:	b085      	sub	sp, #20
 801b320:	af00      	add	r7, sp, #0
 801b322:	6078      	str	r0, [r7, #4]
 801b324:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b326:	687b      	ldr	r3, [r7, #4]
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d01e      	beq.n	801b36a <udp_netif_ip_addr_changed+0x4e>
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	681b      	ldr	r3, [r3, #0]
 801b330:	2b00      	cmp	r3, #0
 801b332:	d01a      	beq.n	801b36a <udp_netif_ip_addr_changed+0x4e>
 801b334:	683b      	ldr	r3, [r7, #0]
 801b336:	2b00      	cmp	r3, #0
 801b338:	d017      	beq.n	801b36a <udp_netif_ip_addr_changed+0x4e>
 801b33a:	683b      	ldr	r3, [r7, #0]
 801b33c:	681b      	ldr	r3, [r3, #0]
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d013      	beq.n	801b36a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b342:	4b0d      	ldr	r3, [pc, #52]	@ (801b378 <udp_netif_ip_addr_changed+0x5c>)
 801b344:	681b      	ldr	r3, [r3, #0]
 801b346:	60fb      	str	r3, [r7, #12]
 801b348:	e00c      	b.n	801b364 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b34a:	68fb      	ldr	r3, [r7, #12]
 801b34c:	681a      	ldr	r2, [r3, #0]
 801b34e:	687b      	ldr	r3, [r7, #4]
 801b350:	681b      	ldr	r3, [r3, #0]
 801b352:	429a      	cmp	r2, r3
 801b354:	d103      	bne.n	801b35e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b356:	683b      	ldr	r3, [r7, #0]
 801b358:	681a      	ldr	r2, [r3, #0]
 801b35a:	68fb      	ldr	r3, [r7, #12]
 801b35c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b35e:	68fb      	ldr	r3, [r7, #12]
 801b360:	68db      	ldr	r3, [r3, #12]
 801b362:	60fb      	str	r3, [r7, #12]
 801b364:	68fb      	ldr	r3, [r7, #12]
 801b366:	2b00      	cmp	r3, #0
 801b368:	d1ef      	bne.n	801b34a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b36a:	bf00      	nop
 801b36c:	3714      	adds	r7, #20
 801b36e:	46bd      	mov	sp, r7
 801b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b374:	4770      	bx	lr
 801b376:	bf00      	nop
 801b378:	20067dd4 	.word	0x20067dd4

0801b37c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b37c:	b580      	push	{r7, lr}
 801b37e:	b082      	sub	sp, #8
 801b380:	af00      	add	r7, sp, #0
 801b382:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b384:	4915      	ldr	r1, [pc, #84]	@ (801b3dc <etharp_free_entry+0x60>)
 801b386:	687a      	ldr	r2, [r7, #4]
 801b388:	4613      	mov	r3, r2
 801b38a:	005b      	lsls	r3, r3, #1
 801b38c:	4413      	add	r3, r2
 801b38e:	00db      	lsls	r3, r3, #3
 801b390:	440b      	add	r3, r1
 801b392:	681b      	ldr	r3, [r3, #0]
 801b394:	2b00      	cmp	r3, #0
 801b396:	d013      	beq.n	801b3c0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801b398:	4910      	ldr	r1, [pc, #64]	@ (801b3dc <etharp_free_entry+0x60>)
 801b39a:	687a      	ldr	r2, [r7, #4]
 801b39c:	4613      	mov	r3, r2
 801b39e:	005b      	lsls	r3, r3, #1
 801b3a0:	4413      	add	r3, r2
 801b3a2:	00db      	lsls	r3, r3, #3
 801b3a4:	440b      	add	r3, r1
 801b3a6:	681b      	ldr	r3, [r3, #0]
 801b3a8:	4618      	mov	r0, r3
 801b3aa:	f7f8 fb43 	bl	8013a34 <pbuf_free>
    arp_table[i].q = NULL;
 801b3ae:	490b      	ldr	r1, [pc, #44]	@ (801b3dc <etharp_free_entry+0x60>)
 801b3b0:	687a      	ldr	r2, [r7, #4]
 801b3b2:	4613      	mov	r3, r2
 801b3b4:	005b      	lsls	r3, r3, #1
 801b3b6:	4413      	add	r3, r2
 801b3b8:	00db      	lsls	r3, r3, #3
 801b3ba:	440b      	add	r3, r1
 801b3bc:	2200      	movs	r2, #0
 801b3be:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801b3c0:	4906      	ldr	r1, [pc, #24]	@ (801b3dc <etharp_free_entry+0x60>)
 801b3c2:	687a      	ldr	r2, [r7, #4]
 801b3c4:	4613      	mov	r3, r2
 801b3c6:	005b      	lsls	r3, r3, #1
 801b3c8:	4413      	add	r3, r2
 801b3ca:	00db      	lsls	r3, r3, #3
 801b3cc:	440b      	add	r3, r1
 801b3ce:	3314      	adds	r3, #20
 801b3d0:	2200      	movs	r2, #0
 801b3d2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801b3d4:	bf00      	nop
 801b3d6:	3708      	adds	r7, #8
 801b3d8:	46bd      	mov	sp, r7
 801b3da:	bd80      	pop	{r7, pc}
 801b3dc:	20067dd8 	.word	0x20067dd8

0801b3e0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801b3e0:	b580      	push	{r7, lr}
 801b3e2:	b082      	sub	sp, #8
 801b3e4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b3e6:	2300      	movs	r3, #0
 801b3e8:	607b      	str	r3, [r7, #4]
 801b3ea:	e09a      	b.n	801b522 <etharp_tmr+0x142>
    u8_t state = arp_table[i].state;
 801b3ec:	4951      	ldr	r1, [pc, #324]	@ (801b534 <etharp_tmr+0x154>)
 801b3ee:	687a      	ldr	r2, [r7, #4]
 801b3f0:	4613      	mov	r3, r2
 801b3f2:	005b      	lsls	r3, r3, #1
 801b3f4:	4413      	add	r3, r2
 801b3f6:	00db      	lsls	r3, r3, #3
 801b3f8:	440b      	add	r3, r1
 801b3fa:	3314      	adds	r3, #20
 801b3fc:	781b      	ldrb	r3, [r3, #0]
 801b3fe:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801b400:	78fb      	ldrb	r3, [r7, #3]
 801b402:	2b00      	cmp	r3, #0
 801b404:	f000 808a 	beq.w	801b51c <etharp_tmr+0x13c>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
 801b408:	78fb      	ldrb	r3, [r7, #3]
 801b40a:	2b05      	cmp	r3, #5
 801b40c:	f000 8086 	beq.w	801b51c <etharp_tmr+0x13c>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801b410:	4948      	ldr	r1, [pc, #288]	@ (801b534 <etharp_tmr+0x154>)
 801b412:	687a      	ldr	r2, [r7, #4]
 801b414:	4613      	mov	r3, r2
 801b416:	005b      	lsls	r3, r3, #1
 801b418:	4413      	add	r3, r2
 801b41a:	00db      	lsls	r3, r3, #3
 801b41c:	440b      	add	r3, r1
 801b41e:	3312      	adds	r3, #18
 801b420:	881b      	ldrh	r3, [r3, #0]
 801b422:	3301      	adds	r3, #1
 801b424:	b298      	uxth	r0, r3
 801b426:	4943      	ldr	r1, [pc, #268]	@ (801b534 <etharp_tmr+0x154>)
 801b428:	687a      	ldr	r2, [r7, #4]
 801b42a:	4613      	mov	r3, r2
 801b42c:	005b      	lsls	r3, r3, #1
 801b42e:	4413      	add	r3, r2
 801b430:	00db      	lsls	r3, r3, #3
 801b432:	440b      	add	r3, r1
 801b434:	3312      	adds	r3, #18
 801b436:	4602      	mov	r2, r0
 801b438:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b43a:	493e      	ldr	r1, [pc, #248]	@ (801b534 <etharp_tmr+0x154>)
 801b43c:	687a      	ldr	r2, [r7, #4]
 801b43e:	4613      	mov	r3, r2
 801b440:	005b      	lsls	r3, r3, #1
 801b442:	4413      	add	r3, r2
 801b444:	00db      	lsls	r3, r3, #3
 801b446:	440b      	add	r3, r1
 801b448:	3312      	adds	r3, #18
 801b44a:	881b      	ldrh	r3, [r3, #0]
 801b44c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801b450:	d215      	bcs.n	801b47e <etharp_tmr+0x9e>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b452:	4938      	ldr	r1, [pc, #224]	@ (801b534 <etharp_tmr+0x154>)
 801b454:	687a      	ldr	r2, [r7, #4]
 801b456:	4613      	mov	r3, r2
 801b458:	005b      	lsls	r3, r3, #1
 801b45a:	4413      	add	r3, r2
 801b45c:	00db      	lsls	r3, r3, #3
 801b45e:	440b      	add	r3, r1
 801b460:	3314      	adds	r3, #20
 801b462:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b464:	2b01      	cmp	r3, #1
 801b466:	d10e      	bne.n	801b486 <etharp_tmr+0xa6>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801b468:	4932      	ldr	r1, [pc, #200]	@ (801b534 <etharp_tmr+0x154>)
 801b46a:	687a      	ldr	r2, [r7, #4]
 801b46c:	4613      	mov	r3, r2
 801b46e:	005b      	lsls	r3, r3, #1
 801b470:	4413      	add	r3, r2
 801b472:	00db      	lsls	r3, r3, #3
 801b474:	440b      	add	r3, r1
 801b476:	3312      	adds	r3, #18
 801b478:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b47a:	2b04      	cmp	r3, #4
 801b47c:	d903      	bls.n	801b486 <etharp_tmr+0xa6>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801b47e:	6878      	ldr	r0, [r7, #4]
 801b480:	f7ff ff7c 	bl	801b37c <etharp_free_entry>
 801b484:	e04a      	b.n	801b51c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801b486:	492b      	ldr	r1, [pc, #172]	@ (801b534 <etharp_tmr+0x154>)
 801b488:	687a      	ldr	r2, [r7, #4]
 801b48a:	4613      	mov	r3, r2
 801b48c:	005b      	lsls	r3, r3, #1
 801b48e:	4413      	add	r3, r2
 801b490:	00db      	lsls	r3, r3, #3
 801b492:	440b      	add	r3, r1
 801b494:	3314      	adds	r3, #20
 801b496:	781b      	ldrb	r3, [r3, #0]
 801b498:	2b03      	cmp	r3, #3
 801b49a:	d10a      	bne.n	801b4b2 <etharp_tmr+0xd2>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801b49c:	4925      	ldr	r1, [pc, #148]	@ (801b534 <etharp_tmr+0x154>)
 801b49e:	687a      	ldr	r2, [r7, #4]
 801b4a0:	4613      	mov	r3, r2
 801b4a2:	005b      	lsls	r3, r3, #1
 801b4a4:	4413      	add	r3, r2
 801b4a6:	00db      	lsls	r3, r3, #3
 801b4a8:	440b      	add	r3, r1
 801b4aa:	3314      	adds	r3, #20
 801b4ac:	2204      	movs	r2, #4
 801b4ae:	701a      	strb	r2, [r3, #0]
 801b4b0:	e034      	b.n	801b51c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801b4b2:	4920      	ldr	r1, [pc, #128]	@ (801b534 <etharp_tmr+0x154>)
 801b4b4:	687a      	ldr	r2, [r7, #4]
 801b4b6:	4613      	mov	r3, r2
 801b4b8:	005b      	lsls	r3, r3, #1
 801b4ba:	4413      	add	r3, r2
 801b4bc:	00db      	lsls	r3, r3, #3
 801b4be:	440b      	add	r3, r1
 801b4c0:	3314      	adds	r3, #20
 801b4c2:	781b      	ldrb	r3, [r3, #0]
 801b4c4:	2b04      	cmp	r3, #4
 801b4c6:	d10a      	bne.n	801b4de <etharp_tmr+0xfe>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801b4c8:	491a      	ldr	r1, [pc, #104]	@ (801b534 <etharp_tmr+0x154>)
 801b4ca:	687a      	ldr	r2, [r7, #4]
 801b4cc:	4613      	mov	r3, r2
 801b4ce:	005b      	lsls	r3, r3, #1
 801b4d0:	4413      	add	r3, r2
 801b4d2:	00db      	lsls	r3, r3, #3
 801b4d4:	440b      	add	r3, r1
 801b4d6:	3314      	adds	r3, #20
 801b4d8:	2202      	movs	r2, #2
 801b4da:	701a      	strb	r2, [r3, #0]
 801b4dc:	e01e      	b.n	801b51c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b4de:	4915      	ldr	r1, [pc, #84]	@ (801b534 <etharp_tmr+0x154>)
 801b4e0:	687a      	ldr	r2, [r7, #4]
 801b4e2:	4613      	mov	r3, r2
 801b4e4:	005b      	lsls	r3, r3, #1
 801b4e6:	4413      	add	r3, r2
 801b4e8:	00db      	lsls	r3, r3, #3
 801b4ea:	440b      	add	r3, r1
 801b4ec:	3314      	adds	r3, #20
 801b4ee:	781b      	ldrb	r3, [r3, #0]
 801b4f0:	2b01      	cmp	r3, #1
 801b4f2:	d113      	bne.n	801b51c <etharp_tmr+0x13c>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801b4f4:	490f      	ldr	r1, [pc, #60]	@ (801b534 <etharp_tmr+0x154>)
 801b4f6:	687a      	ldr	r2, [r7, #4]
 801b4f8:	4613      	mov	r3, r2
 801b4fa:	005b      	lsls	r3, r3, #1
 801b4fc:	4413      	add	r3, r2
 801b4fe:	00db      	lsls	r3, r3, #3
 801b500:	440b      	add	r3, r1
 801b502:	3308      	adds	r3, #8
 801b504:	6818      	ldr	r0, [r3, #0]
 801b506:	687a      	ldr	r2, [r7, #4]
 801b508:	4613      	mov	r3, r2
 801b50a:	005b      	lsls	r3, r3, #1
 801b50c:	4413      	add	r3, r2
 801b50e:	00db      	lsls	r3, r3, #3
 801b510:	4a08      	ldr	r2, [pc, #32]	@ (801b534 <etharp_tmr+0x154>)
 801b512:	4413      	add	r3, r2
 801b514:	3304      	adds	r3, #4
 801b516:	4619      	mov	r1, r3
 801b518:	f000 fe90 	bl	801c23c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	3301      	adds	r3, #1
 801b520:	607b      	str	r3, [r7, #4]
 801b522:	687b      	ldr	r3, [r7, #4]
 801b524:	2b7e      	cmp	r3, #126	@ 0x7e
 801b526:	f77f af61 	ble.w	801b3ec <etharp_tmr+0xc>
      }
    }
  }
}
 801b52a:	bf00      	nop
 801b52c:	bf00      	nop
 801b52e:	3708      	adds	r7, #8
 801b530:	46bd      	mov	sp, r7
 801b532:	bd80      	pop	{r7, pc}
 801b534:	20067dd8 	.word	0x20067dd8

0801b538 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801b538:	b580      	push	{r7, lr}
 801b53a:	b08a      	sub	sp, #40	@ 0x28
 801b53c:	af00      	add	r7, sp, #0
 801b53e:	60f8      	str	r0, [r7, #12]
 801b540:	460b      	mov	r3, r1
 801b542:	607a      	str	r2, [r7, #4]
 801b544:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801b546:	237f      	movs	r3, #127	@ 0x7f
 801b548:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801b54a:	237f      	movs	r3, #127	@ 0x7f
 801b54c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801b54e:	237f      	movs	r3, #127	@ 0x7f
 801b550:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801b552:	2300      	movs	r3, #0
 801b554:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801b556:	237f      	movs	r3, #127	@ 0x7f
 801b558:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801b55a:	2300      	movs	r3, #0
 801b55c:	83bb      	strh	r3, [r7, #28]
 801b55e:	2300      	movs	r3, #0
 801b560:	837b      	strh	r3, [r7, #26]
 801b562:	2300      	movs	r3, #0
 801b564:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b566:	2300      	movs	r3, #0
 801b568:	843b      	strh	r3, [r7, #32]
 801b56a:	e0b1      	b.n	801b6d0 <etharp_find_entry+0x198>
    u8_t state = arp_table[i].state;
 801b56c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b570:	49a7      	ldr	r1, [pc, #668]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b572:	4613      	mov	r3, r2
 801b574:	005b      	lsls	r3, r3, #1
 801b576:	4413      	add	r3, r2
 801b578:	00db      	lsls	r3, r3, #3
 801b57a:	440b      	add	r3, r1
 801b57c:	3314      	adds	r3, #20
 801b57e:	781b      	ldrb	r3, [r3, #0]
 801b580:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801b582:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b586:	2b7f      	cmp	r3, #127	@ 0x7f
 801b588:	d105      	bne.n	801b596 <etharp_find_entry+0x5e>
 801b58a:	7dfb      	ldrb	r3, [r7, #23]
 801b58c:	2b00      	cmp	r3, #0
 801b58e:	d102      	bne.n	801b596 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801b590:	8c3b      	ldrh	r3, [r7, #32]
 801b592:	847b      	strh	r3, [r7, #34]	@ 0x22
 801b594:	e098      	b.n	801b6c8 <etharp_find_entry+0x190>
    } else if (state != ETHARP_STATE_EMPTY) {
 801b596:	7dfb      	ldrb	r3, [r7, #23]
 801b598:	2b00      	cmp	r3, #0
 801b59a:	f000 8095 	beq.w	801b6c8 <etharp_find_entry+0x190>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801b59e:	7dfb      	ldrb	r3, [r7, #23]
 801b5a0:	2b01      	cmp	r3, #1
 801b5a2:	d009      	beq.n	801b5b8 <etharp_find_entry+0x80>
 801b5a4:	7dfb      	ldrb	r3, [r7, #23]
 801b5a6:	2b01      	cmp	r3, #1
 801b5a8:	d806      	bhi.n	801b5b8 <etharp_find_entry+0x80>
 801b5aa:	4b9a      	ldr	r3, [pc, #616]	@ (801b814 <etharp_find_entry+0x2dc>)
 801b5ac:	f240 1223 	movw	r2, #291	@ 0x123
 801b5b0:	4999      	ldr	r1, [pc, #612]	@ (801b818 <etharp_find_entry+0x2e0>)
 801b5b2:	489a      	ldr	r0, [pc, #616]	@ (801b81c <etharp_find_entry+0x2e4>)
 801b5b4:	f003 fde2 	bl	801f17c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801b5b8:	68fb      	ldr	r3, [r7, #12]
 801b5ba:	2b00      	cmp	r3, #0
 801b5bc:	d020      	beq.n	801b600 <etharp_find_entry+0xc8>
 801b5be:	68fb      	ldr	r3, [r7, #12]
 801b5c0:	6819      	ldr	r1, [r3, #0]
 801b5c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5c6:	4892      	ldr	r0, [pc, #584]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b5c8:	4613      	mov	r3, r2
 801b5ca:	005b      	lsls	r3, r3, #1
 801b5cc:	4413      	add	r3, r2
 801b5ce:	00db      	lsls	r3, r3, #3
 801b5d0:	4403      	add	r3, r0
 801b5d2:	3304      	adds	r3, #4
 801b5d4:	681b      	ldr	r3, [r3, #0]
 801b5d6:	4299      	cmp	r1, r3
 801b5d8:	d112      	bne.n	801b600 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801b5da:	687b      	ldr	r3, [r7, #4]
 801b5dc:	2b00      	cmp	r3, #0
 801b5de:	d00c      	beq.n	801b5fa <etharp_find_entry+0xc2>
 801b5e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5e4:	498a      	ldr	r1, [pc, #552]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b5e6:	4613      	mov	r3, r2
 801b5e8:	005b      	lsls	r3, r3, #1
 801b5ea:	4413      	add	r3, r2
 801b5ec:	00db      	lsls	r3, r3, #3
 801b5ee:	440b      	add	r3, r1
 801b5f0:	3308      	adds	r3, #8
 801b5f2:	681b      	ldr	r3, [r3, #0]
 801b5f4:	687a      	ldr	r2, [r7, #4]
 801b5f6:	429a      	cmp	r2, r3
 801b5f8:	d102      	bne.n	801b600 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801b5fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b5fe:	e103      	b.n	801b808 <etharp_find_entry+0x2d0>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801b600:	7dfb      	ldrb	r3, [r7, #23]
 801b602:	2b01      	cmp	r3, #1
 801b604:	d140      	bne.n	801b688 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801b606:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b60a:	4981      	ldr	r1, [pc, #516]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b60c:	4613      	mov	r3, r2
 801b60e:	005b      	lsls	r3, r3, #1
 801b610:	4413      	add	r3, r2
 801b612:	00db      	lsls	r3, r3, #3
 801b614:	440b      	add	r3, r1
 801b616:	681b      	ldr	r3, [r3, #0]
 801b618:	2b00      	cmp	r3, #0
 801b61a:	d01a      	beq.n	801b652 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801b61c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b620:	497b      	ldr	r1, [pc, #492]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b622:	4613      	mov	r3, r2
 801b624:	005b      	lsls	r3, r3, #1
 801b626:	4413      	add	r3, r2
 801b628:	00db      	lsls	r3, r3, #3
 801b62a:	440b      	add	r3, r1
 801b62c:	3312      	adds	r3, #18
 801b62e:	881b      	ldrh	r3, [r3, #0]
 801b630:	8bba      	ldrh	r2, [r7, #28]
 801b632:	429a      	cmp	r2, r3
 801b634:	d848      	bhi.n	801b6c8 <etharp_find_entry+0x190>
            old_queue = i;
 801b636:	8c3b      	ldrh	r3, [r7, #32]
 801b638:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801b63a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b63e:	4974      	ldr	r1, [pc, #464]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b640:	4613      	mov	r3, r2
 801b642:	005b      	lsls	r3, r3, #1
 801b644:	4413      	add	r3, r2
 801b646:	00db      	lsls	r3, r3, #3
 801b648:	440b      	add	r3, r1
 801b64a:	3312      	adds	r3, #18
 801b64c:	881b      	ldrh	r3, [r3, #0]
 801b64e:	83bb      	strh	r3, [r7, #28]
 801b650:	e03a      	b.n	801b6c8 <etharp_find_entry+0x190>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801b652:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b656:	496e      	ldr	r1, [pc, #440]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b658:	4613      	mov	r3, r2
 801b65a:	005b      	lsls	r3, r3, #1
 801b65c:	4413      	add	r3, r2
 801b65e:	00db      	lsls	r3, r3, #3
 801b660:	440b      	add	r3, r1
 801b662:	3312      	adds	r3, #18
 801b664:	881b      	ldrh	r3, [r3, #0]
 801b666:	8b7a      	ldrh	r2, [r7, #26]
 801b668:	429a      	cmp	r2, r3
 801b66a:	d82d      	bhi.n	801b6c8 <etharp_find_entry+0x190>
            old_pending = i;
 801b66c:	8c3b      	ldrh	r3, [r7, #32]
 801b66e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801b670:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b674:	4966      	ldr	r1, [pc, #408]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b676:	4613      	mov	r3, r2
 801b678:	005b      	lsls	r3, r3, #1
 801b67a:	4413      	add	r3, r2
 801b67c:	00db      	lsls	r3, r3, #3
 801b67e:	440b      	add	r3, r1
 801b680:	3312      	adds	r3, #18
 801b682:	881b      	ldrh	r3, [r3, #0]
 801b684:	837b      	strh	r3, [r7, #26]
 801b686:	e01f      	b.n	801b6c8 <etharp_find_entry+0x190>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801b688:	7dfb      	ldrb	r3, [r7, #23]
 801b68a:	2b01      	cmp	r3, #1
 801b68c:	d91c      	bls.n	801b6c8 <etharp_find_entry+0x190>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
 801b68e:	7dfb      	ldrb	r3, [r7, #23]
 801b690:	2b04      	cmp	r3, #4
 801b692:	d819      	bhi.n	801b6c8 <etharp_find_entry+0x190>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801b694:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b698:	495d      	ldr	r1, [pc, #372]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b69a:	4613      	mov	r3, r2
 801b69c:	005b      	lsls	r3, r3, #1
 801b69e:	4413      	add	r3, r2
 801b6a0:	00db      	lsls	r3, r3, #3
 801b6a2:	440b      	add	r3, r1
 801b6a4:	3312      	adds	r3, #18
 801b6a6:	881b      	ldrh	r3, [r3, #0]
 801b6a8:	8b3a      	ldrh	r2, [r7, #24]
 801b6aa:	429a      	cmp	r2, r3
 801b6ac:	d80c      	bhi.n	801b6c8 <etharp_find_entry+0x190>
            old_stable = i;
 801b6ae:	8c3b      	ldrh	r3, [r7, #32]
 801b6b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801b6b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b6b6:	4956      	ldr	r1, [pc, #344]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b6b8:	4613      	mov	r3, r2
 801b6ba:	005b      	lsls	r3, r3, #1
 801b6bc:	4413      	add	r3, r2
 801b6be:	00db      	lsls	r3, r3, #3
 801b6c0:	440b      	add	r3, r1
 801b6c2:	3312      	adds	r3, #18
 801b6c4:	881b      	ldrh	r3, [r3, #0]
 801b6c6:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b6c8:	8c3b      	ldrh	r3, [r7, #32]
 801b6ca:	3301      	adds	r3, #1
 801b6cc:	b29b      	uxth	r3, r3
 801b6ce:	843b      	strh	r3, [r7, #32]
 801b6d0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b6d4:	2b7e      	cmp	r3, #126	@ 0x7e
 801b6d6:	f77f af49 	ble.w	801b56c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801b6da:	7afb      	ldrb	r3, [r7, #11]
 801b6dc:	f003 0302 	and.w	r3, r3, #2
 801b6e0:	2b00      	cmp	r3, #0
 801b6e2:	d108      	bne.n	801b6f6 <etharp_find_entry+0x1be>
 801b6e4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b6e8:	2b7f      	cmp	r3, #127	@ 0x7f
 801b6ea:	d107      	bne.n	801b6fc <etharp_find_entry+0x1c4>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801b6ec:	7afb      	ldrb	r3, [r7, #11]
 801b6ee:	f003 0301 	and.w	r3, r3, #1
 801b6f2:	2b00      	cmp	r3, #0
 801b6f4:	d102      	bne.n	801b6fc <etharp_find_entry+0x1c4>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801b6f6:	f04f 33ff 	mov.w	r3, #4294967295
 801b6fa:	e085      	b.n	801b808 <etharp_find_entry+0x2d0>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801b6fc:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b700:	2b7e      	cmp	r3, #126	@ 0x7e
 801b702:	dc02      	bgt.n	801b70a <etharp_find_entry+0x1d2>
    i = empty;
 801b704:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b706:	843b      	strh	r3, [r7, #32]
 801b708:	e039      	b.n	801b77e <etharp_find_entry+0x246>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801b70a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801b70e:	2b7e      	cmp	r3, #126	@ 0x7e
 801b710:	dc14      	bgt.n	801b73c <etharp_find_entry+0x204>
      /* recycle oldest stable*/
      i = old_stable;
 801b712:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b714:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801b716:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b71a:	493d      	ldr	r1, [pc, #244]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b71c:	4613      	mov	r3, r2
 801b71e:	005b      	lsls	r3, r3, #1
 801b720:	4413      	add	r3, r2
 801b722:	00db      	lsls	r3, r3, #3
 801b724:	440b      	add	r3, r1
 801b726:	681b      	ldr	r3, [r3, #0]
 801b728:	2b00      	cmp	r3, #0
 801b72a:	d018      	beq.n	801b75e <etharp_find_entry+0x226>
 801b72c:	4b39      	ldr	r3, [pc, #228]	@ (801b814 <etharp_find_entry+0x2dc>)
 801b72e:	f240 126d 	movw	r2, #365	@ 0x16d
 801b732:	493b      	ldr	r1, [pc, #236]	@ (801b820 <etharp_find_entry+0x2e8>)
 801b734:	4839      	ldr	r0, [pc, #228]	@ (801b81c <etharp_find_entry+0x2e4>)
 801b736:	f003 fd21 	bl	801f17c <iprintf>
 801b73a:	e010      	b.n	801b75e <etharp_find_entry+0x226>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801b73c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801b740:	2b7e      	cmp	r3, #126	@ 0x7e
 801b742:	dc02      	bgt.n	801b74a <etharp_find_entry+0x212>
      /* recycle oldest pending */
      i = old_pending;
 801b744:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801b746:	843b      	strh	r3, [r7, #32]
 801b748:	e009      	b.n	801b75e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801b74a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801b74e:	2b7e      	cmp	r3, #126	@ 0x7e
 801b750:	dc02      	bgt.n	801b758 <etharp_find_entry+0x220>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b752:	8bfb      	ldrh	r3, [r7, #30]
 801b754:	843b      	strh	r3, [r7, #32]
 801b756:	e002      	b.n	801b75e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801b758:	f04f 33ff 	mov.w	r3, #4294967295
 801b75c:	e054      	b.n	801b808 <etharp_find_entry+0x2d0>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b75e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b762:	2b7e      	cmp	r3, #126	@ 0x7e
 801b764:	dd06      	ble.n	801b774 <etharp_find_entry+0x23c>
 801b766:	4b2b      	ldr	r3, [pc, #172]	@ (801b814 <etharp_find_entry+0x2dc>)
 801b768:	f240 127f 	movw	r2, #383	@ 0x17f
 801b76c:	492d      	ldr	r1, [pc, #180]	@ (801b824 <etharp_find_entry+0x2ec>)
 801b76e:	482b      	ldr	r0, [pc, #172]	@ (801b81c <etharp_find_entry+0x2e4>)
 801b770:	f003 fd04 	bl	801f17c <iprintf>
    etharp_free_entry(i);
 801b774:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b778:	4618      	mov	r0, r3
 801b77a:	f7ff fdff 	bl	801b37c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b77e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b782:	2b7e      	cmp	r3, #126	@ 0x7e
 801b784:	dd06      	ble.n	801b794 <etharp_find_entry+0x25c>
 801b786:	4b23      	ldr	r3, [pc, #140]	@ (801b814 <etharp_find_entry+0x2dc>)
 801b788:	f240 1283 	movw	r2, #387	@ 0x183
 801b78c:	4925      	ldr	r1, [pc, #148]	@ (801b824 <etharp_find_entry+0x2ec>)
 801b78e:	4823      	ldr	r0, [pc, #140]	@ (801b81c <etharp_find_entry+0x2e4>)
 801b790:	f003 fcf4 	bl	801f17c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b794:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b798:	491d      	ldr	r1, [pc, #116]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b79a:	4613      	mov	r3, r2
 801b79c:	005b      	lsls	r3, r3, #1
 801b79e:	4413      	add	r3, r2
 801b7a0:	00db      	lsls	r3, r3, #3
 801b7a2:	440b      	add	r3, r1
 801b7a4:	3314      	adds	r3, #20
 801b7a6:	781b      	ldrb	r3, [r3, #0]
 801b7a8:	2b00      	cmp	r3, #0
 801b7aa:	d006      	beq.n	801b7ba <etharp_find_entry+0x282>
 801b7ac:	4b19      	ldr	r3, [pc, #100]	@ (801b814 <etharp_find_entry+0x2dc>)
 801b7ae:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801b7b2:	491d      	ldr	r1, [pc, #116]	@ (801b828 <etharp_find_entry+0x2f0>)
 801b7b4:	4819      	ldr	r0, [pc, #100]	@ (801b81c <etharp_find_entry+0x2e4>)
 801b7b6:	f003 fce1 	bl	801f17c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b7ba:	68fb      	ldr	r3, [r7, #12]
 801b7bc:	2b00      	cmp	r3, #0
 801b7be:	d00b      	beq.n	801b7d8 <etharp_find_entry+0x2a0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b7c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7c4:	68fb      	ldr	r3, [r7, #12]
 801b7c6:	6819      	ldr	r1, [r3, #0]
 801b7c8:	4811      	ldr	r0, [pc, #68]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b7ca:	4613      	mov	r3, r2
 801b7cc:	005b      	lsls	r3, r3, #1
 801b7ce:	4413      	add	r3, r2
 801b7d0:	00db      	lsls	r3, r3, #3
 801b7d2:	4403      	add	r3, r0
 801b7d4:	3304      	adds	r3, #4
 801b7d6:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b7d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7dc:	490c      	ldr	r1, [pc, #48]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b7de:	4613      	mov	r3, r2
 801b7e0:	005b      	lsls	r3, r3, #1
 801b7e2:	4413      	add	r3, r2
 801b7e4:	00db      	lsls	r3, r3, #3
 801b7e6:	440b      	add	r3, r1
 801b7e8:	3312      	adds	r3, #18
 801b7ea:	2200      	movs	r2, #0
 801b7ec:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801b7ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7f2:	4907      	ldr	r1, [pc, #28]	@ (801b810 <etharp_find_entry+0x2d8>)
 801b7f4:	4613      	mov	r3, r2
 801b7f6:	005b      	lsls	r3, r3, #1
 801b7f8:	4413      	add	r3, r2
 801b7fa:	00db      	lsls	r3, r3, #3
 801b7fc:	440b      	add	r3, r1
 801b7fe:	3308      	adds	r3, #8
 801b800:	687a      	ldr	r2, [r7, #4]
 801b802:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801b804:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801b808:	4618      	mov	r0, r3
 801b80a:	3728      	adds	r7, #40	@ 0x28
 801b80c:	46bd      	mov	sp, r7
 801b80e:	bd80      	pop	{r7, pc}
 801b810:	20067dd8 	.word	0x20067dd8
 801b814:	08026e20 	.word	0x08026e20
 801b818:	08026e58 	.word	0x08026e58
 801b81c:	08026e98 	.word	0x08026e98
 801b820:	08026ec0 	.word	0x08026ec0
 801b824:	08026ed8 	.word	0x08026ed8
 801b828:	08026eec 	.word	0x08026eec

0801b82c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b82c:	b580      	push	{r7, lr}
 801b82e:	b088      	sub	sp, #32
 801b830:	af02      	add	r7, sp, #8
 801b832:	60f8      	str	r0, [r7, #12]
 801b834:	60b9      	str	r1, [r7, #8]
 801b836:	607a      	str	r2, [r7, #4]
 801b838:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b83a:	68fb      	ldr	r3, [r7, #12]
 801b83c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b840:	2b06      	cmp	r3, #6
 801b842:	d006      	beq.n	801b852 <etharp_update_arp_entry+0x26>
 801b844:	4b58      	ldr	r3, [pc, #352]	@ (801b9a8 <etharp_update_arp_entry+0x17c>)
 801b846:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801b84a:	4958      	ldr	r1, [pc, #352]	@ (801b9ac <etharp_update_arp_entry+0x180>)
 801b84c:	4858      	ldr	r0, [pc, #352]	@ (801b9b0 <etharp_update_arp_entry+0x184>)
 801b84e:	f003 fc95 	bl	801f17c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b852:	68bb      	ldr	r3, [r7, #8]
 801b854:	2b00      	cmp	r3, #0
 801b856:	d012      	beq.n	801b87e <etharp_update_arp_entry+0x52>
 801b858:	68bb      	ldr	r3, [r7, #8]
 801b85a:	681b      	ldr	r3, [r3, #0]
 801b85c:	2b00      	cmp	r3, #0
 801b85e:	d00e      	beq.n	801b87e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b860:	68bb      	ldr	r3, [r7, #8]
 801b862:	681b      	ldr	r3, [r3, #0]
 801b864:	68f9      	ldr	r1, [r7, #12]
 801b866:	4618      	mov	r0, r3
 801b868:	f001 f9e0 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801b86c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d105      	bne.n	801b87e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b872:	68bb      	ldr	r3, [r7, #8]
 801b874:	681b      	ldr	r3, [r3, #0]
 801b876:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b87a:	2be0      	cmp	r3, #224	@ 0xe0
 801b87c:	d102      	bne.n	801b884 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b87e:	f06f 030f 	mvn.w	r3, #15
 801b882:	e08c      	b.n	801b99e <etharp_update_arp_entry+0x172>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b884:	78fb      	ldrb	r3, [r7, #3]
 801b886:	68fa      	ldr	r2, [r7, #12]
 801b888:	4619      	mov	r1, r3
 801b88a:	68b8      	ldr	r0, [r7, #8]
 801b88c:	f7ff fe54 	bl	801b538 <etharp_find_entry>
 801b890:	4603      	mov	r3, r0
 801b892:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b894:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b898:	2b00      	cmp	r3, #0
 801b89a:	da02      	bge.n	801b8a2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b89c:	8afb      	ldrh	r3, [r7, #22]
 801b89e:	b25b      	sxtb	r3, r3
 801b8a0:	e07d      	b.n	801b99e <etharp_update_arp_entry+0x172>
  }

#if ETHARP_SUPPORT_STATIC_ENTRIES
  if (flags & ETHARP_FLAG_STATIC_ENTRY) {
 801b8a2:	78fb      	ldrb	r3, [r7, #3]
 801b8a4:	f003 0304 	and.w	r3, r3, #4
 801b8a8:	2b00      	cmp	r3, #0
 801b8aa:	d00b      	beq.n	801b8c4 <etharp_update_arp_entry+0x98>
    /* record static type */
    arp_table[i].state = ETHARP_STATE_STATIC;
 801b8ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8b0:	4940      	ldr	r1, [pc, #256]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b8b2:	4613      	mov	r3, r2
 801b8b4:	005b      	lsls	r3, r3, #1
 801b8b6:	4413      	add	r3, r2
 801b8b8:	00db      	lsls	r3, r3, #3
 801b8ba:	440b      	add	r3, r1
 801b8bc:	3314      	adds	r3, #20
 801b8be:	2205      	movs	r2, #5
 801b8c0:	701a      	strb	r2, [r3, #0]
 801b8c2:	e019      	b.n	801b8f8 <etharp_update_arp_entry+0xcc>
  } else if (arp_table[i].state == ETHARP_STATE_STATIC) {
 801b8c4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8c8:	493a      	ldr	r1, [pc, #232]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b8ca:	4613      	mov	r3, r2
 801b8cc:	005b      	lsls	r3, r3, #1
 801b8ce:	4413      	add	r3, r2
 801b8d0:	00db      	lsls	r3, r3, #3
 801b8d2:	440b      	add	r3, r1
 801b8d4:	3314      	adds	r3, #20
 801b8d6:	781b      	ldrb	r3, [r3, #0]
 801b8d8:	2b05      	cmp	r3, #5
 801b8da:	d102      	bne.n	801b8e2 <etharp_update_arp_entry+0xb6>
    /* found entry is a static type, don't overwrite it */
    return ERR_VAL;
 801b8dc:	f06f 0305 	mvn.w	r3, #5
 801b8e0:	e05d      	b.n	801b99e <etharp_update_arp_entry+0x172>
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b8e2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8e6:	4933      	ldr	r1, [pc, #204]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b8e8:	4613      	mov	r3, r2
 801b8ea:	005b      	lsls	r3, r3, #1
 801b8ec:	4413      	add	r3, r2
 801b8ee:	00db      	lsls	r3, r3, #3
 801b8f0:	440b      	add	r3, r1
 801b8f2:	3314      	adds	r3, #20
 801b8f4:	2202      	movs	r2, #2
 801b8f6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b8f8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8fc:	492d      	ldr	r1, [pc, #180]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b8fe:	4613      	mov	r3, r2
 801b900:	005b      	lsls	r3, r3, #1
 801b902:	4413      	add	r3, r2
 801b904:	00db      	lsls	r3, r3, #3
 801b906:	440b      	add	r3, r1
 801b908:	3308      	adds	r3, #8
 801b90a:	68fa      	ldr	r2, [r7, #12]
 801b90c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b90e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b912:	4613      	mov	r3, r2
 801b914:	005b      	lsls	r3, r3, #1
 801b916:	4413      	add	r3, r2
 801b918:	00db      	lsls	r3, r3, #3
 801b91a:	3308      	adds	r3, #8
 801b91c:	4a25      	ldr	r2, [pc, #148]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b91e:	4413      	add	r3, r2
 801b920:	3304      	adds	r3, #4
 801b922:	2206      	movs	r2, #6
 801b924:	6879      	ldr	r1, [r7, #4]
 801b926:	4618      	mov	r0, r3
 801b928:	f004 f839 	bl	801f99e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b92c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b930:	4920      	ldr	r1, [pc, #128]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b932:	4613      	mov	r3, r2
 801b934:	005b      	lsls	r3, r3, #1
 801b936:	4413      	add	r3, r2
 801b938:	00db      	lsls	r3, r3, #3
 801b93a:	440b      	add	r3, r1
 801b93c:	3312      	adds	r3, #18
 801b93e:	2200      	movs	r2, #0
 801b940:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b942:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b946:	491b      	ldr	r1, [pc, #108]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b948:	4613      	mov	r3, r2
 801b94a:	005b      	lsls	r3, r3, #1
 801b94c:	4413      	add	r3, r2
 801b94e:	00db      	lsls	r3, r3, #3
 801b950:	440b      	add	r3, r1
 801b952:	681b      	ldr	r3, [r3, #0]
 801b954:	2b00      	cmp	r3, #0
 801b956:	d021      	beq.n	801b99c <etharp_update_arp_entry+0x170>
    struct pbuf *p = arp_table[i].q;
 801b958:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b95c:	4915      	ldr	r1, [pc, #84]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b95e:	4613      	mov	r3, r2
 801b960:	005b      	lsls	r3, r3, #1
 801b962:	4413      	add	r3, r2
 801b964:	00db      	lsls	r3, r3, #3
 801b966:	440b      	add	r3, r1
 801b968:	681b      	ldr	r3, [r3, #0]
 801b96a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b96c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b970:	4910      	ldr	r1, [pc, #64]	@ (801b9b4 <etharp_update_arp_entry+0x188>)
 801b972:	4613      	mov	r3, r2
 801b974:	005b      	lsls	r3, r3, #1
 801b976:	4413      	add	r3, r2
 801b978:	00db      	lsls	r3, r3, #3
 801b97a:	440b      	add	r3, r1
 801b97c:	2200      	movs	r2, #0
 801b97e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b980:	68fb      	ldr	r3, [r7, #12]
 801b982:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b986:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b98a:	9300      	str	r3, [sp, #0]
 801b98c:	687b      	ldr	r3, [r7, #4]
 801b98e:	6939      	ldr	r1, [r7, #16]
 801b990:	68f8      	ldr	r0, [r7, #12]
 801b992:	f002 fa13 	bl	801ddbc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b996:	6938      	ldr	r0, [r7, #16]
 801b998:	f7f8 f84c 	bl	8013a34 <pbuf_free>
  }
  return ERR_OK;
 801b99c:	2300      	movs	r3, #0
}
 801b99e:	4618      	mov	r0, r3
 801b9a0:	3718      	adds	r7, #24
 801b9a2:	46bd      	mov	sp, r7
 801b9a4:	bd80      	pop	{r7, pc}
 801b9a6:	bf00      	nop
 801b9a8:	08026e20 	.word	0x08026e20
 801b9ac:	08026f18 	.word	0x08026f18
 801b9b0:	08026e98 	.word	0x08026e98
 801b9b4:	20067dd8 	.word	0x20067dd8

0801b9b8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b9b8:	b580      	push	{r7, lr}
 801b9ba:	b084      	sub	sp, #16
 801b9bc:	af00      	add	r7, sp, #0
 801b9be:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b9c0:	2300      	movs	r3, #0
 801b9c2:	60fb      	str	r3, [r7, #12]
 801b9c4:	e01e      	b.n	801ba04 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b9c6:	4913      	ldr	r1, [pc, #76]	@ (801ba14 <etharp_cleanup_netif+0x5c>)
 801b9c8:	68fa      	ldr	r2, [r7, #12]
 801b9ca:	4613      	mov	r3, r2
 801b9cc:	005b      	lsls	r3, r3, #1
 801b9ce:	4413      	add	r3, r2
 801b9d0:	00db      	lsls	r3, r3, #3
 801b9d2:	440b      	add	r3, r1
 801b9d4:	3314      	adds	r3, #20
 801b9d6:	781b      	ldrb	r3, [r3, #0]
 801b9d8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b9da:	7afb      	ldrb	r3, [r7, #11]
 801b9dc:	2b00      	cmp	r3, #0
 801b9de:	d00e      	beq.n	801b9fe <etharp_cleanup_netif+0x46>
 801b9e0:	490c      	ldr	r1, [pc, #48]	@ (801ba14 <etharp_cleanup_netif+0x5c>)
 801b9e2:	68fa      	ldr	r2, [r7, #12]
 801b9e4:	4613      	mov	r3, r2
 801b9e6:	005b      	lsls	r3, r3, #1
 801b9e8:	4413      	add	r3, r2
 801b9ea:	00db      	lsls	r3, r3, #3
 801b9ec:	440b      	add	r3, r1
 801b9ee:	3308      	adds	r3, #8
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	687a      	ldr	r2, [r7, #4]
 801b9f4:	429a      	cmp	r2, r3
 801b9f6:	d102      	bne.n	801b9fe <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b9f8:	68f8      	ldr	r0, [r7, #12]
 801b9fa:	f7ff fcbf 	bl	801b37c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b9fe:	68fb      	ldr	r3, [r7, #12]
 801ba00:	3301      	adds	r3, #1
 801ba02:	60fb      	str	r3, [r7, #12]
 801ba04:	68fb      	ldr	r3, [r7, #12]
 801ba06:	2b7e      	cmp	r3, #126	@ 0x7e
 801ba08:	dddd      	ble.n	801b9c6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801ba0a:	bf00      	nop
 801ba0c:	bf00      	nop
 801ba0e:	3710      	adds	r7, #16
 801ba10:	46bd      	mov	sp, r7
 801ba12:	bd80      	pop	{r7, pc}
 801ba14:	20067dd8 	.word	0x20067dd8

0801ba18 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801ba18:	b5b0      	push	{r4, r5, r7, lr}
 801ba1a:	b08a      	sub	sp, #40	@ 0x28
 801ba1c:	af04      	add	r7, sp, #16
 801ba1e:	6078      	str	r0, [r7, #4]
 801ba20:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801ba22:	683b      	ldr	r3, [r7, #0]
 801ba24:	2b00      	cmp	r3, #0
 801ba26:	d107      	bne.n	801ba38 <etharp_input+0x20>
 801ba28:	4b3d      	ldr	r3, [pc, #244]	@ (801bb20 <etharp_input+0x108>)
 801ba2a:	f240 228a 	movw	r2, #650	@ 0x28a
 801ba2e:	493d      	ldr	r1, [pc, #244]	@ (801bb24 <etharp_input+0x10c>)
 801ba30:	483d      	ldr	r0, [pc, #244]	@ (801bb28 <etharp_input+0x110>)
 801ba32:	f003 fba3 	bl	801f17c <iprintf>
 801ba36:	e06f      	b.n	801bb18 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801ba38:	687b      	ldr	r3, [r7, #4]
 801ba3a:	685b      	ldr	r3, [r3, #4]
 801ba3c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ba3e:	693b      	ldr	r3, [r7, #16]
 801ba40:	881b      	ldrh	r3, [r3, #0]
 801ba42:	b29b      	uxth	r3, r3
 801ba44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ba48:	d10c      	bne.n	801ba64 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ba4a:	693b      	ldr	r3, [r7, #16]
 801ba4c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ba4e:	2b06      	cmp	r3, #6
 801ba50:	d108      	bne.n	801ba64 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ba52:	693b      	ldr	r3, [r7, #16]
 801ba54:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ba56:	2b04      	cmp	r3, #4
 801ba58:	d104      	bne.n	801ba64 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801ba5a:	693b      	ldr	r3, [r7, #16]
 801ba5c:	885b      	ldrh	r3, [r3, #2]
 801ba5e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ba60:	2b08      	cmp	r3, #8
 801ba62:	d003      	beq.n	801ba6c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801ba64:	6878      	ldr	r0, [r7, #4]
 801ba66:	f7f7 ffe5 	bl	8013a34 <pbuf_free>
    return;
 801ba6a:	e055      	b.n	801bb18 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801ba6c:	693b      	ldr	r3, [r7, #16]
 801ba6e:	330e      	adds	r3, #14
 801ba70:	681b      	ldr	r3, [r3, #0]
 801ba72:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801ba74:	693b      	ldr	r3, [r7, #16]
 801ba76:	3318      	adds	r3, #24
 801ba78:	681b      	ldr	r3, [r3, #0]
 801ba7a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ba7c:	683b      	ldr	r3, [r7, #0]
 801ba7e:	3304      	adds	r3, #4
 801ba80:	681b      	ldr	r3, [r3, #0]
 801ba82:	2b00      	cmp	r3, #0
 801ba84:	d102      	bne.n	801ba8c <etharp_input+0x74>
    for_us = 0;
 801ba86:	2300      	movs	r3, #0
 801ba88:	75fb      	strb	r3, [r7, #23]
 801ba8a:	e009      	b.n	801baa0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801ba8c:	68ba      	ldr	r2, [r7, #8]
 801ba8e:	683b      	ldr	r3, [r7, #0]
 801ba90:	3304      	adds	r3, #4
 801ba92:	681b      	ldr	r3, [r3, #0]
 801ba94:	429a      	cmp	r2, r3
 801ba96:	bf0c      	ite	eq
 801ba98:	2301      	moveq	r3, #1
 801ba9a:	2300      	movne	r3, #0
 801ba9c:	b2db      	uxtb	r3, r3
 801ba9e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801baa0:	693b      	ldr	r3, [r7, #16]
 801baa2:	f103 0208 	add.w	r2, r3, #8
 801baa6:	7dfb      	ldrb	r3, [r7, #23]
 801baa8:	2b00      	cmp	r3, #0
 801baaa:	d001      	beq.n	801bab0 <etharp_input+0x98>
 801baac:	2301      	movs	r3, #1
 801baae:	e000      	b.n	801bab2 <etharp_input+0x9a>
 801bab0:	2302      	movs	r3, #2
 801bab2:	f107 010c 	add.w	r1, r7, #12
 801bab6:	6838      	ldr	r0, [r7, #0]
 801bab8:	f7ff feb8 	bl	801b82c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801babc:	693b      	ldr	r3, [r7, #16]
 801babe:	88db      	ldrh	r3, [r3, #6]
 801bac0:	b29b      	uxth	r3, r3
 801bac2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bac6:	d003      	beq.n	801bad0 <etharp_input+0xb8>
 801bac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bacc:	d01e      	beq.n	801bb0c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801bace:	e020      	b.n	801bb12 <etharp_input+0xfa>
      if (for_us) {
 801bad0:	7dfb      	ldrb	r3, [r7, #23]
 801bad2:	2b00      	cmp	r3, #0
 801bad4:	d01c      	beq.n	801bb10 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801bad6:	683b      	ldr	r3, [r7, #0]
 801bad8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801badc:	693b      	ldr	r3, [r7, #16]
 801bade:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801bae2:	683b      	ldr	r3, [r7, #0]
 801bae4:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801bae8:	683b      	ldr	r3, [r7, #0]
 801baea:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801baec:	693a      	ldr	r2, [r7, #16]
 801baee:	3208      	adds	r2, #8
        etharp_raw(netif,
 801baf0:	2102      	movs	r1, #2
 801baf2:	9103      	str	r1, [sp, #12]
 801baf4:	f107 010c 	add.w	r1, r7, #12
 801baf8:	9102      	str	r1, [sp, #8]
 801bafa:	9201      	str	r2, [sp, #4]
 801bafc:	9300      	str	r3, [sp, #0]
 801bafe:	462b      	mov	r3, r5
 801bb00:	4622      	mov	r2, r4
 801bb02:	4601      	mov	r1, r0
 801bb04:	6838      	ldr	r0, [r7, #0]
 801bb06:	f000 faeb 	bl	801c0e0 <etharp_raw>
      break;
 801bb0a:	e001      	b.n	801bb10 <etharp_input+0xf8>
      break;
 801bb0c:	bf00      	nop
 801bb0e:	e000      	b.n	801bb12 <etharp_input+0xfa>
      break;
 801bb10:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801bb12:	6878      	ldr	r0, [r7, #4]
 801bb14:	f7f7 ff8e 	bl	8013a34 <pbuf_free>
}
 801bb18:	3718      	adds	r7, #24
 801bb1a:	46bd      	mov	sp, r7
 801bb1c:	bdb0      	pop	{r4, r5, r7, pc}
 801bb1e:	bf00      	nop
 801bb20:	08026e20 	.word	0x08026e20
 801bb24:	08026f70 	.word	0x08026f70
 801bb28:	08026e98 	.word	0x08026e98

0801bb2c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801bb2c:	b580      	push	{r7, lr}
 801bb2e:	b086      	sub	sp, #24
 801bb30:	af02      	add	r7, sp, #8
 801bb32:	60f8      	str	r0, [r7, #12]
 801bb34:	60b9      	str	r1, [r7, #8]
 801bb36:	4613      	mov	r3, r2
 801bb38:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801bb3a:	79fa      	ldrb	r2, [r7, #7]
 801bb3c:	4944      	ldr	r1, [pc, #272]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bb3e:	4613      	mov	r3, r2
 801bb40:	005b      	lsls	r3, r3, #1
 801bb42:	4413      	add	r3, r2
 801bb44:	00db      	lsls	r3, r3, #3
 801bb46:	440b      	add	r3, r1
 801bb48:	3314      	adds	r3, #20
 801bb4a:	781b      	ldrb	r3, [r3, #0]
 801bb4c:	2b01      	cmp	r3, #1
 801bb4e:	d806      	bhi.n	801bb5e <etharp_output_to_arp_index+0x32>
 801bb50:	4b40      	ldr	r3, [pc, #256]	@ (801bc54 <etharp_output_to_arp_index+0x128>)
 801bb52:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801bb56:	4940      	ldr	r1, [pc, #256]	@ (801bc58 <etharp_output_to_arp_index+0x12c>)
 801bb58:	4840      	ldr	r0, [pc, #256]	@ (801bc5c <etharp_output_to_arp_index+0x130>)
 801bb5a:	f003 fb0f 	bl	801f17c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801bb5e:	79fa      	ldrb	r2, [r7, #7]
 801bb60:	493b      	ldr	r1, [pc, #236]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bb62:	4613      	mov	r3, r2
 801bb64:	005b      	lsls	r3, r3, #1
 801bb66:	4413      	add	r3, r2
 801bb68:	00db      	lsls	r3, r3, #3
 801bb6a:	440b      	add	r3, r1
 801bb6c:	3314      	adds	r3, #20
 801bb6e:	781b      	ldrb	r3, [r3, #0]
 801bb70:	2b02      	cmp	r3, #2
 801bb72:	d153      	bne.n	801bc1c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801bb74:	79fa      	ldrb	r2, [r7, #7]
 801bb76:	4936      	ldr	r1, [pc, #216]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bb78:	4613      	mov	r3, r2
 801bb7a:	005b      	lsls	r3, r3, #1
 801bb7c:	4413      	add	r3, r2
 801bb7e:	00db      	lsls	r3, r3, #3
 801bb80:	440b      	add	r3, r1
 801bb82:	3312      	adds	r3, #18
 801bb84:	881b      	ldrh	r3, [r3, #0]
 801bb86:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801bb8a:	d919      	bls.n	801bbc0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801bb8c:	79fa      	ldrb	r2, [r7, #7]
 801bb8e:	4613      	mov	r3, r2
 801bb90:	005b      	lsls	r3, r3, #1
 801bb92:	4413      	add	r3, r2
 801bb94:	00db      	lsls	r3, r3, #3
 801bb96:	4a2e      	ldr	r2, [pc, #184]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bb98:	4413      	add	r3, r2
 801bb9a:	3304      	adds	r3, #4
 801bb9c:	4619      	mov	r1, r3
 801bb9e:	68f8      	ldr	r0, [r7, #12]
 801bba0:	f000 fb4c 	bl	801c23c <etharp_request>
 801bba4:	4603      	mov	r3, r0
 801bba6:	2b00      	cmp	r3, #0
 801bba8:	d138      	bne.n	801bc1c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bbaa:	79fa      	ldrb	r2, [r7, #7]
 801bbac:	4928      	ldr	r1, [pc, #160]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bbae:	4613      	mov	r3, r2
 801bbb0:	005b      	lsls	r3, r3, #1
 801bbb2:	4413      	add	r3, r2
 801bbb4:	00db      	lsls	r3, r3, #3
 801bbb6:	440b      	add	r3, r1
 801bbb8:	3314      	adds	r3, #20
 801bbba:	2203      	movs	r2, #3
 801bbbc:	701a      	strb	r2, [r3, #0]
 801bbbe:	e02d      	b.n	801bc1c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801bbc0:	79fa      	ldrb	r2, [r7, #7]
 801bbc2:	4923      	ldr	r1, [pc, #140]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bbc4:	4613      	mov	r3, r2
 801bbc6:	005b      	lsls	r3, r3, #1
 801bbc8:	4413      	add	r3, r2
 801bbca:	00db      	lsls	r3, r3, #3
 801bbcc:	440b      	add	r3, r1
 801bbce:	3312      	adds	r3, #18
 801bbd0:	881b      	ldrh	r3, [r3, #0]
 801bbd2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801bbd6:	d321      	bcc.n	801bc1c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801bbd8:	79fa      	ldrb	r2, [r7, #7]
 801bbda:	4613      	mov	r3, r2
 801bbdc:	005b      	lsls	r3, r3, #1
 801bbde:	4413      	add	r3, r2
 801bbe0:	00db      	lsls	r3, r3, #3
 801bbe2:	4a1b      	ldr	r2, [pc, #108]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bbe4:	4413      	add	r3, r2
 801bbe6:	1d19      	adds	r1, r3, #4
 801bbe8:	79fa      	ldrb	r2, [r7, #7]
 801bbea:	4613      	mov	r3, r2
 801bbec:	005b      	lsls	r3, r3, #1
 801bbee:	4413      	add	r3, r2
 801bbf0:	00db      	lsls	r3, r3, #3
 801bbf2:	3308      	adds	r3, #8
 801bbf4:	4a16      	ldr	r2, [pc, #88]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bbf6:	4413      	add	r3, r2
 801bbf8:	3304      	adds	r3, #4
 801bbfa:	461a      	mov	r2, r3
 801bbfc:	68f8      	ldr	r0, [r7, #12]
 801bbfe:	f000 fafb 	bl	801c1f8 <etharp_request_dst>
 801bc02:	4603      	mov	r3, r0
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	d109      	bne.n	801bc1c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bc08:	79fa      	ldrb	r2, [r7, #7]
 801bc0a:	4911      	ldr	r1, [pc, #68]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bc0c:	4613      	mov	r3, r2
 801bc0e:	005b      	lsls	r3, r3, #1
 801bc10:	4413      	add	r3, r2
 801bc12:	00db      	lsls	r3, r3, #3
 801bc14:	440b      	add	r3, r1
 801bc16:	3314      	adds	r3, #20
 801bc18:	2203      	movs	r2, #3
 801bc1a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801bc1c:	68fb      	ldr	r3, [r7, #12]
 801bc1e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801bc22:	79fa      	ldrb	r2, [r7, #7]
 801bc24:	4613      	mov	r3, r2
 801bc26:	005b      	lsls	r3, r3, #1
 801bc28:	4413      	add	r3, r2
 801bc2a:	00db      	lsls	r3, r3, #3
 801bc2c:	3308      	adds	r3, #8
 801bc2e:	4a08      	ldr	r2, [pc, #32]	@ (801bc50 <etharp_output_to_arp_index+0x124>)
 801bc30:	4413      	add	r3, r2
 801bc32:	3304      	adds	r3, #4
 801bc34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bc38:	9200      	str	r2, [sp, #0]
 801bc3a:	460a      	mov	r2, r1
 801bc3c:	68b9      	ldr	r1, [r7, #8]
 801bc3e:	68f8      	ldr	r0, [r7, #12]
 801bc40:	f002 f8bc 	bl	801ddbc <ethernet_output>
 801bc44:	4603      	mov	r3, r0
}
 801bc46:	4618      	mov	r0, r3
 801bc48:	3710      	adds	r7, #16
 801bc4a:	46bd      	mov	sp, r7
 801bc4c:	bd80      	pop	{r7, pc}
 801bc4e:	bf00      	nop
 801bc50:	20067dd8 	.word	0x20067dd8
 801bc54:	08026e20 	.word	0x08026e20
 801bc58:	08026f90 	.word	0x08026f90
 801bc5c:	08026e98 	.word	0x08026e98

0801bc60 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801bc60:	b580      	push	{r7, lr}
 801bc62:	b08a      	sub	sp, #40	@ 0x28
 801bc64:	af02      	add	r7, sp, #8
 801bc66:	60f8      	str	r0, [r7, #12]
 801bc68:	60b9      	str	r1, [r7, #8]
 801bc6a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801bc6c:	687b      	ldr	r3, [r7, #4]
 801bc6e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801bc70:	68fb      	ldr	r3, [r7, #12]
 801bc72:	2b00      	cmp	r3, #0
 801bc74:	d106      	bne.n	801bc84 <etharp_output+0x24>
 801bc76:	4b73      	ldr	r3, [pc, #460]	@ (801be44 <etharp_output+0x1e4>)
 801bc78:	f240 321e 	movw	r2, #798	@ 0x31e
 801bc7c:	4972      	ldr	r1, [pc, #456]	@ (801be48 <etharp_output+0x1e8>)
 801bc7e:	4873      	ldr	r0, [pc, #460]	@ (801be4c <etharp_output+0x1ec>)
 801bc80:	f003 fa7c 	bl	801f17c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801bc84:	68bb      	ldr	r3, [r7, #8]
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	d106      	bne.n	801bc98 <etharp_output+0x38>
 801bc8a:	4b6e      	ldr	r3, [pc, #440]	@ (801be44 <etharp_output+0x1e4>)
 801bc8c:	f240 321f 	movw	r2, #799	@ 0x31f
 801bc90:	496f      	ldr	r1, [pc, #444]	@ (801be50 <etharp_output+0x1f0>)
 801bc92:	486e      	ldr	r0, [pc, #440]	@ (801be4c <etharp_output+0x1ec>)
 801bc94:	f003 fa72 	bl	801f17c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801bc98:	687b      	ldr	r3, [r7, #4]
 801bc9a:	2b00      	cmp	r3, #0
 801bc9c:	d106      	bne.n	801bcac <etharp_output+0x4c>
 801bc9e:	4b69      	ldr	r3, [pc, #420]	@ (801be44 <etharp_output+0x1e4>)
 801bca0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801bca4:	496b      	ldr	r1, [pc, #428]	@ (801be54 <etharp_output+0x1f4>)
 801bca6:	4869      	ldr	r0, [pc, #420]	@ (801be4c <etharp_output+0x1ec>)
 801bca8:	f003 fa68 	bl	801f17c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801bcac:	687b      	ldr	r3, [r7, #4]
 801bcae:	681b      	ldr	r3, [r3, #0]
 801bcb0:	68f9      	ldr	r1, [r7, #12]
 801bcb2:	4618      	mov	r0, r3
 801bcb4:	f000 ffba 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801bcb8:	4603      	mov	r3, r0
 801bcba:	2b00      	cmp	r3, #0
 801bcbc:	d002      	beq.n	801bcc4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801bcbe:	4b66      	ldr	r3, [pc, #408]	@ (801be58 <etharp_output+0x1f8>)
 801bcc0:	61fb      	str	r3, [r7, #28]
 801bcc2:	e0af      	b.n	801be24 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	681b      	ldr	r3, [r3, #0]
 801bcc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bccc:	2be0      	cmp	r3, #224	@ 0xe0
 801bcce:	d118      	bne.n	801bd02 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801bcd0:	2301      	movs	r3, #1
 801bcd2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801bcd4:	2300      	movs	r3, #0
 801bcd6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801bcd8:	235e      	movs	r3, #94	@ 0x5e
 801bcda:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801bcdc:	687b      	ldr	r3, [r7, #4]
 801bcde:	3301      	adds	r3, #1
 801bce0:	781b      	ldrb	r3, [r3, #0]
 801bce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801bce6:	b2db      	uxtb	r3, r3
 801bce8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	3302      	adds	r3, #2
 801bcee:	781b      	ldrb	r3, [r3, #0]
 801bcf0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801bcf2:	687b      	ldr	r3, [r7, #4]
 801bcf4:	3303      	adds	r3, #3
 801bcf6:	781b      	ldrb	r3, [r3, #0]
 801bcf8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801bcfa:	f107 0310 	add.w	r3, r7, #16
 801bcfe:	61fb      	str	r3, [r7, #28]
 801bd00:	e090      	b.n	801be24 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	681a      	ldr	r2, [r3, #0]
 801bd06:	68fb      	ldr	r3, [r7, #12]
 801bd08:	3304      	adds	r3, #4
 801bd0a:	681b      	ldr	r3, [r3, #0]
 801bd0c:	405a      	eors	r2, r3
 801bd0e:	68fb      	ldr	r3, [r7, #12]
 801bd10:	3308      	adds	r3, #8
 801bd12:	681b      	ldr	r3, [r3, #0]
 801bd14:	4013      	ands	r3, r2
 801bd16:	2b00      	cmp	r3, #0
 801bd18:	d012      	beq.n	801bd40 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801bd1a:	687b      	ldr	r3, [r7, #4]
 801bd1c:	681b      	ldr	r3, [r3, #0]
 801bd1e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bd20:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801bd24:	4293      	cmp	r3, r2
 801bd26:	d00b      	beq.n	801bd40 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801bd28:	68fb      	ldr	r3, [r7, #12]
 801bd2a:	330c      	adds	r3, #12
 801bd2c:	681b      	ldr	r3, [r3, #0]
 801bd2e:	2b00      	cmp	r3, #0
 801bd30:	d003      	beq.n	801bd3a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801bd32:	68fb      	ldr	r3, [r7, #12]
 801bd34:	330c      	adds	r3, #12
 801bd36:	61bb      	str	r3, [r7, #24]
 801bd38:	e002      	b.n	801bd40 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801bd3a:	f06f 0303 	mvn.w	r3, #3
 801bd3e:	e07d      	b.n	801be3c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bd40:	4b46      	ldr	r3, [pc, #280]	@ (801be5c <etharp_output+0x1fc>)
 801bd42:	781b      	ldrb	r3, [r3, #0]
 801bd44:	4619      	mov	r1, r3
 801bd46:	4a46      	ldr	r2, [pc, #280]	@ (801be60 <etharp_output+0x200>)
 801bd48:	460b      	mov	r3, r1
 801bd4a:	005b      	lsls	r3, r3, #1
 801bd4c:	440b      	add	r3, r1
 801bd4e:	00db      	lsls	r3, r3, #3
 801bd50:	4413      	add	r3, r2
 801bd52:	3314      	adds	r3, #20
 801bd54:	781b      	ldrb	r3, [r3, #0]
 801bd56:	2b01      	cmp	r3, #1
 801bd58:	d925      	bls.n	801bda6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bd5a:	4b40      	ldr	r3, [pc, #256]	@ (801be5c <etharp_output+0x1fc>)
 801bd5c:	781b      	ldrb	r3, [r3, #0]
 801bd5e:	4619      	mov	r1, r3
 801bd60:	4a3f      	ldr	r2, [pc, #252]	@ (801be60 <etharp_output+0x200>)
 801bd62:	460b      	mov	r3, r1
 801bd64:	005b      	lsls	r3, r3, #1
 801bd66:	440b      	add	r3, r1
 801bd68:	00db      	lsls	r3, r3, #3
 801bd6a:	4413      	add	r3, r2
 801bd6c:	3308      	adds	r3, #8
 801bd6e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bd70:	68fa      	ldr	r2, [r7, #12]
 801bd72:	429a      	cmp	r2, r3
 801bd74:	d117      	bne.n	801bda6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801bd76:	69bb      	ldr	r3, [r7, #24]
 801bd78:	681a      	ldr	r2, [r3, #0]
 801bd7a:	4b38      	ldr	r3, [pc, #224]	@ (801be5c <etharp_output+0x1fc>)
 801bd7c:	781b      	ldrb	r3, [r3, #0]
 801bd7e:	4618      	mov	r0, r3
 801bd80:	4937      	ldr	r1, [pc, #220]	@ (801be60 <etharp_output+0x200>)
 801bd82:	4603      	mov	r3, r0
 801bd84:	005b      	lsls	r3, r3, #1
 801bd86:	4403      	add	r3, r0
 801bd88:	00db      	lsls	r3, r3, #3
 801bd8a:	440b      	add	r3, r1
 801bd8c:	3304      	adds	r3, #4
 801bd8e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bd90:	429a      	cmp	r2, r3
 801bd92:	d108      	bne.n	801bda6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801bd94:	4b31      	ldr	r3, [pc, #196]	@ (801be5c <etharp_output+0x1fc>)
 801bd96:	781b      	ldrb	r3, [r3, #0]
 801bd98:	461a      	mov	r2, r3
 801bd9a:	68b9      	ldr	r1, [r7, #8]
 801bd9c:	68f8      	ldr	r0, [r7, #12]
 801bd9e:	f7ff fec5 	bl	801bb2c <etharp_output_to_arp_index>
 801bda2:	4603      	mov	r3, r0
 801bda4:	e04a      	b.n	801be3c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801bda6:	2300      	movs	r3, #0
 801bda8:	75fb      	strb	r3, [r7, #23]
 801bdaa:	e031      	b.n	801be10 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bdac:	7dfa      	ldrb	r2, [r7, #23]
 801bdae:	492c      	ldr	r1, [pc, #176]	@ (801be60 <etharp_output+0x200>)
 801bdb0:	4613      	mov	r3, r2
 801bdb2:	005b      	lsls	r3, r3, #1
 801bdb4:	4413      	add	r3, r2
 801bdb6:	00db      	lsls	r3, r3, #3
 801bdb8:	440b      	add	r3, r1
 801bdba:	3314      	adds	r3, #20
 801bdbc:	781b      	ldrb	r3, [r3, #0]
 801bdbe:	2b01      	cmp	r3, #1
 801bdc0:	d923      	bls.n	801be0a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801bdc2:	7dfa      	ldrb	r2, [r7, #23]
 801bdc4:	4926      	ldr	r1, [pc, #152]	@ (801be60 <etharp_output+0x200>)
 801bdc6:	4613      	mov	r3, r2
 801bdc8:	005b      	lsls	r3, r3, #1
 801bdca:	4413      	add	r3, r2
 801bdcc:	00db      	lsls	r3, r3, #3
 801bdce:	440b      	add	r3, r1
 801bdd0:	3308      	adds	r3, #8
 801bdd2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bdd4:	68fa      	ldr	r2, [r7, #12]
 801bdd6:	429a      	cmp	r2, r3
 801bdd8:	d117      	bne.n	801be0a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801bdda:	69bb      	ldr	r3, [r7, #24]
 801bddc:	6819      	ldr	r1, [r3, #0]
 801bdde:	7dfa      	ldrb	r2, [r7, #23]
 801bde0:	481f      	ldr	r0, [pc, #124]	@ (801be60 <etharp_output+0x200>)
 801bde2:	4613      	mov	r3, r2
 801bde4:	005b      	lsls	r3, r3, #1
 801bde6:	4413      	add	r3, r2
 801bde8:	00db      	lsls	r3, r3, #3
 801bdea:	4403      	add	r3, r0
 801bdec:	3304      	adds	r3, #4
 801bdee:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801bdf0:	4299      	cmp	r1, r3
 801bdf2:	d10a      	bne.n	801be0a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801bdf4:	4a19      	ldr	r2, [pc, #100]	@ (801be5c <etharp_output+0x1fc>)
 801bdf6:	7dfb      	ldrb	r3, [r7, #23]
 801bdf8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801bdfa:	7dfb      	ldrb	r3, [r7, #23]
 801bdfc:	461a      	mov	r2, r3
 801bdfe:	68b9      	ldr	r1, [r7, #8]
 801be00:	68f8      	ldr	r0, [r7, #12]
 801be02:	f7ff fe93 	bl	801bb2c <etharp_output_to_arp_index>
 801be06:	4603      	mov	r3, r0
 801be08:	e018      	b.n	801be3c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801be0a:	7dfb      	ldrb	r3, [r7, #23]
 801be0c:	3301      	adds	r3, #1
 801be0e:	75fb      	strb	r3, [r7, #23]
 801be10:	7dfb      	ldrb	r3, [r7, #23]
 801be12:	2b7e      	cmp	r3, #126	@ 0x7e
 801be14:	d9ca      	bls.n	801bdac <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801be16:	68ba      	ldr	r2, [r7, #8]
 801be18:	69b9      	ldr	r1, [r7, #24]
 801be1a:	68f8      	ldr	r0, [r7, #12]
 801be1c:	f000 f822 	bl	801be64 <etharp_query>
 801be20:	4603      	mov	r3, r0
 801be22:	e00b      	b.n	801be3c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801be24:	68fb      	ldr	r3, [r7, #12]
 801be26:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801be2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801be2e:	9300      	str	r3, [sp, #0]
 801be30:	69fb      	ldr	r3, [r7, #28]
 801be32:	68b9      	ldr	r1, [r7, #8]
 801be34:	68f8      	ldr	r0, [r7, #12]
 801be36:	f001 ffc1 	bl	801ddbc <ethernet_output>
 801be3a:	4603      	mov	r3, r0
}
 801be3c:	4618      	mov	r0, r3
 801be3e:	3720      	adds	r7, #32
 801be40:	46bd      	mov	sp, r7
 801be42:	bd80      	pop	{r7, pc}
 801be44:	08026e20 	.word	0x08026e20
 801be48:	08026f70 	.word	0x08026f70
 801be4c:	08026e98 	.word	0x08026e98
 801be50:	08026fc0 	.word	0x08026fc0
 801be54:	08026f60 	.word	0x08026f60
 801be58:	080276bc 	.word	0x080276bc
 801be5c:	200689c0 	.word	0x200689c0
 801be60:	20067dd8 	.word	0x20067dd8

0801be64 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801be64:	b580      	push	{r7, lr}
 801be66:	b08c      	sub	sp, #48	@ 0x30
 801be68:	af02      	add	r7, sp, #8
 801be6a:	60f8      	str	r0, [r7, #12]
 801be6c:	60b9      	str	r1, [r7, #8]
 801be6e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801be70:	68fb      	ldr	r3, [r7, #12]
 801be72:	3326      	adds	r3, #38	@ 0x26
 801be74:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801be76:	23ff      	movs	r3, #255	@ 0xff
 801be78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801be7c:	2300      	movs	r3, #0
 801be7e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be80:	68bb      	ldr	r3, [r7, #8]
 801be82:	681b      	ldr	r3, [r3, #0]
 801be84:	68f9      	ldr	r1, [r7, #12]
 801be86:	4618      	mov	r0, r3
 801be88:	f000 fed0 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801be8c:	4603      	mov	r3, r0
 801be8e:	2b00      	cmp	r3, #0
 801be90:	d10c      	bne.n	801beac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be92:	68bb      	ldr	r3, [r7, #8]
 801be94:	681b      	ldr	r3, [r3, #0]
 801be96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be9a:	2be0      	cmp	r3, #224	@ 0xe0
 801be9c:	d006      	beq.n	801beac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be9e:	68bb      	ldr	r3, [r7, #8]
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d003      	beq.n	801beac <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801bea4:	68bb      	ldr	r3, [r7, #8]
 801bea6:	681b      	ldr	r3, [r3, #0]
 801bea8:	2b00      	cmp	r3, #0
 801beaa:	d102      	bne.n	801beb2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801beac:	f06f 030f 	mvn.w	r3, #15
 801beb0:	e101      	b.n	801c0b6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801beb2:	68fa      	ldr	r2, [r7, #12]
 801beb4:	2101      	movs	r1, #1
 801beb6:	68b8      	ldr	r0, [r7, #8]
 801beb8:	f7ff fb3e 	bl	801b538 <etharp_find_entry>
 801bebc:	4603      	mov	r3, r0
 801bebe:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801bec0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	da02      	bge.n	801bece <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801bec8:	8a7b      	ldrh	r3, [r7, #18]
 801beca:	b25b      	sxtb	r3, r3
 801becc:	e0f3      	b.n	801c0b6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801bece:	8a7b      	ldrh	r3, [r7, #18]
 801bed0:	2b7e      	cmp	r3, #126	@ 0x7e
 801bed2:	d906      	bls.n	801bee2 <etharp_query+0x7e>
 801bed4:	4b7a      	ldr	r3, [pc, #488]	@ (801c0c0 <etharp_query+0x25c>)
 801bed6:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801beda:	497a      	ldr	r1, [pc, #488]	@ (801c0c4 <etharp_query+0x260>)
 801bedc:	487a      	ldr	r0, [pc, #488]	@ (801c0c8 <etharp_query+0x264>)
 801bede:	f003 f94d 	bl	801f17c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801bee2:	8a7b      	ldrh	r3, [r7, #18]
 801bee4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801bee6:	7c7a      	ldrb	r2, [r7, #17]
 801bee8:	4978      	ldr	r1, [pc, #480]	@ (801c0cc <etharp_query+0x268>)
 801beea:	4613      	mov	r3, r2
 801beec:	005b      	lsls	r3, r3, #1
 801beee:	4413      	add	r3, r2
 801bef0:	00db      	lsls	r3, r3, #3
 801bef2:	440b      	add	r3, r1
 801bef4:	3314      	adds	r3, #20
 801bef6:	781b      	ldrb	r3, [r3, #0]
 801bef8:	2b00      	cmp	r3, #0
 801befa:	d115      	bne.n	801bf28 <etharp_query+0xc4>
    is_new_entry = 1;
 801befc:	2301      	movs	r3, #1
 801befe:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801bf00:	7c7a      	ldrb	r2, [r7, #17]
 801bf02:	4972      	ldr	r1, [pc, #456]	@ (801c0cc <etharp_query+0x268>)
 801bf04:	4613      	mov	r3, r2
 801bf06:	005b      	lsls	r3, r3, #1
 801bf08:	4413      	add	r3, r2
 801bf0a:	00db      	lsls	r3, r3, #3
 801bf0c:	440b      	add	r3, r1
 801bf0e:	3314      	adds	r3, #20
 801bf10:	2201      	movs	r2, #1
 801bf12:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801bf14:	7c7a      	ldrb	r2, [r7, #17]
 801bf16:	496d      	ldr	r1, [pc, #436]	@ (801c0cc <etharp_query+0x268>)
 801bf18:	4613      	mov	r3, r2
 801bf1a:	005b      	lsls	r3, r3, #1
 801bf1c:	4413      	add	r3, r2
 801bf1e:	00db      	lsls	r3, r3, #3
 801bf20:	440b      	add	r3, r1
 801bf22:	3308      	adds	r3, #8
 801bf24:	68fa      	ldr	r2, [r7, #12]
 801bf26:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801bf28:	7c7a      	ldrb	r2, [r7, #17]
 801bf2a:	4968      	ldr	r1, [pc, #416]	@ (801c0cc <etharp_query+0x268>)
 801bf2c:	4613      	mov	r3, r2
 801bf2e:	005b      	lsls	r3, r3, #1
 801bf30:	4413      	add	r3, r2
 801bf32:	00db      	lsls	r3, r3, #3
 801bf34:	440b      	add	r3, r1
 801bf36:	3314      	adds	r3, #20
 801bf38:	781b      	ldrb	r3, [r3, #0]
 801bf3a:	2b01      	cmp	r3, #1
 801bf3c:	d011      	beq.n	801bf62 <etharp_query+0xfe>
 801bf3e:	7c7a      	ldrb	r2, [r7, #17]
 801bf40:	4962      	ldr	r1, [pc, #392]	@ (801c0cc <etharp_query+0x268>)
 801bf42:	4613      	mov	r3, r2
 801bf44:	005b      	lsls	r3, r3, #1
 801bf46:	4413      	add	r3, r2
 801bf48:	00db      	lsls	r3, r3, #3
 801bf4a:	440b      	add	r3, r1
 801bf4c:	3314      	adds	r3, #20
 801bf4e:	781b      	ldrb	r3, [r3, #0]
 801bf50:	2b01      	cmp	r3, #1
 801bf52:	d806      	bhi.n	801bf62 <etharp_query+0xfe>
 801bf54:	4b5a      	ldr	r3, [pc, #360]	@ (801c0c0 <etharp_query+0x25c>)
 801bf56:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801bf5a:	495d      	ldr	r1, [pc, #372]	@ (801c0d0 <etharp_query+0x26c>)
 801bf5c:	485a      	ldr	r0, [pc, #360]	@ (801c0c8 <etharp_query+0x264>)
 801bf5e:	f003 f90d 	bl	801f17c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801bf62:	6a3b      	ldr	r3, [r7, #32]
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	d102      	bne.n	801bf6e <etharp_query+0x10a>
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	2b00      	cmp	r3, #0
 801bf6c:	d10c      	bne.n	801bf88 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801bf6e:	68b9      	ldr	r1, [r7, #8]
 801bf70:	68f8      	ldr	r0, [r7, #12]
 801bf72:	f000 f963 	bl	801c23c <etharp_request>
 801bf76:	4603      	mov	r3, r0
 801bf78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d102      	bne.n	801bf88 <etharp_query+0x124>
      return result;
 801bf82:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801bf86:	e096      	b.n	801c0b6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801bf88:	687b      	ldr	r3, [r7, #4]
 801bf8a:	2b00      	cmp	r3, #0
 801bf8c:	d106      	bne.n	801bf9c <etharp_query+0x138>
 801bf8e:	4b4c      	ldr	r3, [pc, #304]	@ (801c0c0 <etharp_query+0x25c>)
 801bf90:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801bf94:	494f      	ldr	r1, [pc, #316]	@ (801c0d4 <etharp_query+0x270>)
 801bf96:	484c      	ldr	r0, [pc, #304]	@ (801c0c8 <etharp_query+0x264>)
 801bf98:	f003 f8f0 	bl	801f17c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801bf9c:	7c7a      	ldrb	r2, [r7, #17]
 801bf9e:	494b      	ldr	r1, [pc, #300]	@ (801c0cc <etharp_query+0x268>)
 801bfa0:	4613      	mov	r3, r2
 801bfa2:	005b      	lsls	r3, r3, #1
 801bfa4:	4413      	add	r3, r2
 801bfa6:	00db      	lsls	r3, r3, #3
 801bfa8:	440b      	add	r3, r1
 801bfaa:	3314      	adds	r3, #20
 801bfac:	781b      	ldrb	r3, [r3, #0]
 801bfae:	2b01      	cmp	r3, #1
 801bfb0:	d917      	bls.n	801bfe2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801bfb2:	4a49      	ldr	r2, [pc, #292]	@ (801c0d8 <etharp_query+0x274>)
 801bfb4:	7c7b      	ldrb	r3, [r7, #17]
 801bfb6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801bfb8:	7c7a      	ldrb	r2, [r7, #17]
 801bfba:	4613      	mov	r3, r2
 801bfbc:	005b      	lsls	r3, r3, #1
 801bfbe:	4413      	add	r3, r2
 801bfc0:	00db      	lsls	r3, r3, #3
 801bfc2:	3308      	adds	r3, #8
 801bfc4:	4a41      	ldr	r2, [pc, #260]	@ (801c0cc <etharp_query+0x268>)
 801bfc6:	4413      	add	r3, r2
 801bfc8:	3304      	adds	r3, #4
 801bfca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bfce:	9200      	str	r2, [sp, #0]
 801bfd0:	697a      	ldr	r2, [r7, #20]
 801bfd2:	6879      	ldr	r1, [r7, #4]
 801bfd4:	68f8      	ldr	r0, [r7, #12]
 801bfd6:	f001 fef1 	bl	801ddbc <ethernet_output>
 801bfda:	4603      	mov	r3, r0
 801bfdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801bfe0:	e067      	b.n	801c0b2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801bfe2:	7c7a      	ldrb	r2, [r7, #17]
 801bfe4:	4939      	ldr	r1, [pc, #228]	@ (801c0cc <etharp_query+0x268>)
 801bfe6:	4613      	mov	r3, r2
 801bfe8:	005b      	lsls	r3, r3, #1
 801bfea:	4413      	add	r3, r2
 801bfec:	00db      	lsls	r3, r3, #3
 801bfee:	440b      	add	r3, r1
 801bff0:	3314      	adds	r3, #20
 801bff2:	781b      	ldrb	r3, [r3, #0]
 801bff4:	2b01      	cmp	r3, #1
 801bff6:	d15c      	bne.n	801c0b2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801bff8:	2300      	movs	r3, #0
 801bffa:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801bffc:	687b      	ldr	r3, [r7, #4]
 801bffe:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c000:	e01c      	b.n	801c03c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801c002:	69fb      	ldr	r3, [r7, #28]
 801c004:	895a      	ldrh	r2, [r3, #10]
 801c006:	69fb      	ldr	r3, [r7, #28]
 801c008:	891b      	ldrh	r3, [r3, #8]
 801c00a:	429a      	cmp	r2, r3
 801c00c:	d10a      	bne.n	801c024 <etharp_query+0x1c0>
 801c00e:	69fb      	ldr	r3, [r7, #28]
 801c010:	681b      	ldr	r3, [r3, #0]
 801c012:	2b00      	cmp	r3, #0
 801c014:	d006      	beq.n	801c024 <etharp_query+0x1c0>
 801c016:	4b2a      	ldr	r3, [pc, #168]	@ (801c0c0 <etharp_query+0x25c>)
 801c018:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801c01c:	492f      	ldr	r1, [pc, #188]	@ (801c0dc <etharp_query+0x278>)
 801c01e:	482a      	ldr	r0, [pc, #168]	@ (801c0c8 <etharp_query+0x264>)
 801c020:	f003 f8ac 	bl	801f17c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801c024:	69fb      	ldr	r3, [r7, #28]
 801c026:	7b1b      	ldrb	r3, [r3, #12]
 801c028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c02c:	2b00      	cmp	r3, #0
 801c02e:	d002      	beq.n	801c036 <etharp_query+0x1d2>
        copy_needed = 1;
 801c030:	2301      	movs	r3, #1
 801c032:	61bb      	str	r3, [r7, #24]
        break;
 801c034:	e005      	b.n	801c042 <etharp_query+0x1de>
      }
      p = p->next;
 801c036:	69fb      	ldr	r3, [r7, #28]
 801c038:	681b      	ldr	r3, [r3, #0]
 801c03a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c03c:	69fb      	ldr	r3, [r7, #28]
 801c03e:	2b00      	cmp	r3, #0
 801c040:	d1df      	bne.n	801c002 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801c042:	69bb      	ldr	r3, [r7, #24]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d007      	beq.n	801c058 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801c048:	687a      	ldr	r2, [r7, #4]
 801c04a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801c04e:	200e      	movs	r0, #14
 801c050:	f7f8 f8a0 	bl	8014194 <pbuf_clone>
 801c054:	61f8      	str	r0, [r7, #28]
 801c056:	e004      	b.n	801c062 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801c058:	687b      	ldr	r3, [r7, #4]
 801c05a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801c05c:	69f8      	ldr	r0, [r7, #28]
 801c05e:	f7f7 fd8f 	bl	8013b80 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801c062:	69fb      	ldr	r3, [r7, #28]
 801c064:	2b00      	cmp	r3, #0
 801c066:	d021      	beq.n	801c0ac <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801c068:	7c7a      	ldrb	r2, [r7, #17]
 801c06a:	4918      	ldr	r1, [pc, #96]	@ (801c0cc <etharp_query+0x268>)
 801c06c:	4613      	mov	r3, r2
 801c06e:	005b      	lsls	r3, r3, #1
 801c070:	4413      	add	r3, r2
 801c072:	00db      	lsls	r3, r3, #3
 801c074:	440b      	add	r3, r1
 801c076:	681b      	ldr	r3, [r3, #0]
 801c078:	2b00      	cmp	r3, #0
 801c07a:	d00a      	beq.n	801c092 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c07c:	7c7a      	ldrb	r2, [r7, #17]
 801c07e:	4913      	ldr	r1, [pc, #76]	@ (801c0cc <etharp_query+0x268>)
 801c080:	4613      	mov	r3, r2
 801c082:	005b      	lsls	r3, r3, #1
 801c084:	4413      	add	r3, r2
 801c086:	00db      	lsls	r3, r3, #3
 801c088:	440b      	add	r3, r1
 801c08a:	681b      	ldr	r3, [r3, #0]
 801c08c:	4618      	mov	r0, r3
 801c08e:	f7f7 fcd1 	bl	8013a34 <pbuf_free>
      }
      arp_table[i].q = p;
 801c092:	7c7a      	ldrb	r2, [r7, #17]
 801c094:	490d      	ldr	r1, [pc, #52]	@ (801c0cc <etharp_query+0x268>)
 801c096:	4613      	mov	r3, r2
 801c098:	005b      	lsls	r3, r3, #1
 801c09a:	4413      	add	r3, r2
 801c09c:	00db      	lsls	r3, r3, #3
 801c09e:	440b      	add	r3, r1
 801c0a0:	69fa      	ldr	r2, [r7, #28]
 801c0a2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c0a4:	2300      	movs	r3, #0
 801c0a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c0aa:	e002      	b.n	801c0b2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c0ac:	23ff      	movs	r3, #255	@ 0xff
 801c0ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801c0b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801c0b6:	4618      	mov	r0, r3
 801c0b8:	3728      	adds	r7, #40	@ 0x28
 801c0ba:	46bd      	mov	sp, r7
 801c0bc:	bd80      	pop	{r7, pc}
 801c0be:	bf00      	nop
 801c0c0:	08026e20 	.word	0x08026e20
 801c0c4:	08026fcc 	.word	0x08026fcc
 801c0c8:	08026e98 	.word	0x08026e98
 801c0cc:	20067dd8 	.word	0x20067dd8
 801c0d0:	08026fdc 	.word	0x08026fdc
 801c0d4:	08026fc0 	.word	0x08026fc0
 801c0d8:	200689c0 	.word	0x200689c0
 801c0dc:	08027004 	.word	0x08027004

0801c0e0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c0e0:	b580      	push	{r7, lr}
 801c0e2:	b08a      	sub	sp, #40	@ 0x28
 801c0e4:	af02      	add	r7, sp, #8
 801c0e6:	60f8      	str	r0, [r7, #12]
 801c0e8:	60b9      	str	r1, [r7, #8]
 801c0ea:	607a      	str	r2, [r7, #4]
 801c0ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c0ee:	2300      	movs	r3, #0
 801c0f0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c0f2:	68fb      	ldr	r3, [r7, #12]
 801c0f4:	2b00      	cmp	r3, #0
 801c0f6:	d106      	bne.n	801c106 <etharp_raw+0x26>
 801c0f8:	4b3a      	ldr	r3, [pc, #232]	@ (801c1e4 <etharp_raw+0x104>)
 801c0fa:	f240 4257 	movw	r2, #1111	@ 0x457
 801c0fe:	493a      	ldr	r1, [pc, #232]	@ (801c1e8 <etharp_raw+0x108>)
 801c100:	483a      	ldr	r0, [pc, #232]	@ (801c1ec <etharp_raw+0x10c>)
 801c102:	f003 f83b 	bl	801f17c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c106:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c10a:	211c      	movs	r1, #28
 801c10c:	200e      	movs	r0, #14
 801c10e:	f7f7 f9ad 	bl	801346c <pbuf_alloc>
 801c112:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c114:	69bb      	ldr	r3, [r7, #24]
 801c116:	2b00      	cmp	r3, #0
 801c118:	d102      	bne.n	801c120 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c11a:	f04f 33ff 	mov.w	r3, #4294967295
 801c11e:	e05d      	b.n	801c1dc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c120:	69bb      	ldr	r3, [r7, #24]
 801c122:	895b      	ldrh	r3, [r3, #10]
 801c124:	2b1b      	cmp	r3, #27
 801c126:	d806      	bhi.n	801c136 <etharp_raw+0x56>
 801c128:	4b2e      	ldr	r3, [pc, #184]	@ (801c1e4 <etharp_raw+0x104>)
 801c12a:	f240 4262 	movw	r2, #1122	@ 0x462
 801c12e:	4930      	ldr	r1, [pc, #192]	@ (801c1f0 <etharp_raw+0x110>)
 801c130:	482e      	ldr	r0, [pc, #184]	@ (801c1ec <etharp_raw+0x10c>)
 801c132:	f003 f823 	bl	801f17c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c136:	69bb      	ldr	r3, [r7, #24]
 801c138:	685b      	ldr	r3, [r3, #4]
 801c13a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c13c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801c13e:	4618      	mov	r0, r3
 801c140:	f7f5 f89e 	bl	8011280 <lwip_htons>
 801c144:	4603      	mov	r3, r0
 801c146:	461a      	mov	r2, r3
 801c148:	697b      	ldr	r3, [r7, #20]
 801c14a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c14c:	68fb      	ldr	r3, [r7, #12]
 801c14e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c152:	2b06      	cmp	r3, #6
 801c154:	d006      	beq.n	801c164 <etharp_raw+0x84>
 801c156:	4b23      	ldr	r3, [pc, #140]	@ (801c1e4 <etharp_raw+0x104>)
 801c158:	f240 4269 	movw	r2, #1129	@ 0x469
 801c15c:	4925      	ldr	r1, [pc, #148]	@ (801c1f4 <etharp_raw+0x114>)
 801c15e:	4823      	ldr	r0, [pc, #140]	@ (801c1ec <etharp_raw+0x10c>)
 801c160:	f003 f80c 	bl	801f17c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c164:	697b      	ldr	r3, [r7, #20]
 801c166:	3308      	adds	r3, #8
 801c168:	2206      	movs	r2, #6
 801c16a:	6839      	ldr	r1, [r7, #0]
 801c16c:	4618      	mov	r0, r3
 801c16e:	f003 fc16 	bl	801f99e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c172:	697b      	ldr	r3, [r7, #20]
 801c174:	3312      	adds	r3, #18
 801c176:	2206      	movs	r2, #6
 801c178:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c17a:	4618      	mov	r0, r3
 801c17c:	f003 fc0f 	bl	801f99e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c180:	697b      	ldr	r3, [r7, #20]
 801c182:	330e      	adds	r3, #14
 801c184:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c186:	6812      	ldr	r2, [r2, #0]
 801c188:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c18a:	697b      	ldr	r3, [r7, #20]
 801c18c:	3318      	adds	r3, #24
 801c18e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c190:	6812      	ldr	r2, [r2, #0]
 801c192:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c194:	697b      	ldr	r3, [r7, #20]
 801c196:	2200      	movs	r2, #0
 801c198:	701a      	strb	r2, [r3, #0]
 801c19a:	2200      	movs	r2, #0
 801c19c:	f042 0201 	orr.w	r2, r2, #1
 801c1a0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c1a2:	697b      	ldr	r3, [r7, #20]
 801c1a4:	2200      	movs	r2, #0
 801c1a6:	f042 0208 	orr.w	r2, r2, #8
 801c1aa:	709a      	strb	r2, [r3, #2]
 801c1ac:	2200      	movs	r2, #0
 801c1ae:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c1b0:	697b      	ldr	r3, [r7, #20]
 801c1b2:	2206      	movs	r2, #6
 801c1b4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c1b6:	697b      	ldr	r3, [r7, #20]
 801c1b8:	2204      	movs	r2, #4
 801c1ba:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c1bc:	f640 0306 	movw	r3, #2054	@ 0x806
 801c1c0:	9300      	str	r3, [sp, #0]
 801c1c2:	687b      	ldr	r3, [r7, #4]
 801c1c4:	68ba      	ldr	r2, [r7, #8]
 801c1c6:	69b9      	ldr	r1, [r7, #24]
 801c1c8:	68f8      	ldr	r0, [r7, #12]
 801c1ca:	f001 fdf7 	bl	801ddbc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c1ce:	69b8      	ldr	r0, [r7, #24]
 801c1d0:	f7f7 fc30 	bl	8013a34 <pbuf_free>
  p = NULL;
 801c1d4:	2300      	movs	r3, #0
 801c1d6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c1d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c1dc:	4618      	mov	r0, r3
 801c1de:	3720      	adds	r7, #32
 801c1e0:	46bd      	mov	sp, r7
 801c1e2:	bd80      	pop	{r7, pc}
 801c1e4:	08026e20 	.word	0x08026e20
 801c1e8:	08026f70 	.word	0x08026f70
 801c1ec:	08026e98 	.word	0x08026e98
 801c1f0:	08027020 	.word	0x08027020
 801c1f4:	08027054 	.word	0x08027054

0801c1f8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c1f8:	b580      	push	{r7, lr}
 801c1fa:	b088      	sub	sp, #32
 801c1fc:	af04      	add	r7, sp, #16
 801c1fe:	60f8      	str	r0, [r7, #12]
 801c200:	60b9      	str	r1, [r7, #8]
 801c202:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c204:	68fb      	ldr	r3, [r7, #12]
 801c206:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c20a:	68fb      	ldr	r3, [r7, #12]
 801c20c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c210:	68fb      	ldr	r3, [r7, #12]
 801c212:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c214:	2201      	movs	r2, #1
 801c216:	9203      	str	r2, [sp, #12]
 801c218:	68ba      	ldr	r2, [r7, #8]
 801c21a:	9202      	str	r2, [sp, #8]
 801c21c:	4a06      	ldr	r2, [pc, #24]	@ (801c238 <etharp_request_dst+0x40>)
 801c21e:	9201      	str	r2, [sp, #4]
 801c220:	9300      	str	r3, [sp, #0]
 801c222:	4603      	mov	r3, r0
 801c224:	687a      	ldr	r2, [r7, #4]
 801c226:	68f8      	ldr	r0, [r7, #12]
 801c228:	f7ff ff5a 	bl	801c0e0 <etharp_raw>
 801c22c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c22e:	4618      	mov	r0, r3
 801c230:	3710      	adds	r7, #16
 801c232:	46bd      	mov	sp, r7
 801c234:	bd80      	pop	{r7, pc}
 801c236:	bf00      	nop
 801c238:	080276c4 	.word	0x080276c4

0801c23c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c23c:	b580      	push	{r7, lr}
 801c23e:	b082      	sub	sp, #8
 801c240:	af00      	add	r7, sp, #0
 801c242:	6078      	str	r0, [r7, #4]
 801c244:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c246:	4a05      	ldr	r2, [pc, #20]	@ (801c25c <etharp_request+0x20>)
 801c248:	6839      	ldr	r1, [r7, #0]
 801c24a:	6878      	ldr	r0, [r7, #4]
 801c24c:	f7ff ffd4 	bl	801c1f8 <etharp_request_dst>
 801c250:	4603      	mov	r3, r0
}
 801c252:	4618      	mov	r0, r3
 801c254:	3708      	adds	r7, #8
 801c256:	46bd      	mov	sp, r7
 801c258:	bd80      	pop	{r7, pc}
 801c25a:	bf00      	nop
 801c25c:	080276bc 	.word	0x080276bc

0801c260 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c260:	b580      	push	{r7, lr}
 801c262:	b08e      	sub	sp, #56	@ 0x38
 801c264:	af04      	add	r7, sp, #16
 801c266:	6078      	str	r0, [r7, #4]
 801c268:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c26a:	4b78      	ldr	r3, [pc, #480]	@ (801c44c <icmp_input+0x1ec>)
 801c26c:	689b      	ldr	r3, [r3, #8]
 801c26e:	623b      	str	r3, [r7, #32]
  hlen = IPH_HL_BYTES(iphdr_in);
 801c270:	6a3b      	ldr	r3, [r7, #32]
 801c272:	781b      	ldrb	r3, [r3, #0]
 801c274:	f003 030f 	and.w	r3, r3, #15
 801c278:	b2db      	uxtb	r3, r3
 801c27a:	009b      	lsls	r3, r3, #2
 801c27c:	b2db      	uxtb	r3, r3
 801c27e:	83fb      	strh	r3, [r7, #30]
  if (hlen < IP_HLEN) {
 801c280:	8bfb      	ldrh	r3, [r7, #30]
 801c282:	2b13      	cmp	r3, #19
 801c284:	f240 80cf 	bls.w	801c426 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c288:	687b      	ldr	r3, [r7, #4]
 801c28a:	895b      	ldrh	r3, [r3, #10]
 801c28c:	2b03      	cmp	r3, #3
 801c28e:	f240 80cc 	bls.w	801c42a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c292:	687b      	ldr	r3, [r7, #4]
 801c294:	685b      	ldr	r3, [r3, #4]
 801c296:	781b      	ldrb	r3, [r3, #0]
 801c298:	777b      	strb	r3, [r7, #29]
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c29a:	7f7b      	ldrb	r3, [r7, #29]
 801c29c:	2b00      	cmp	r3, #0
 801c29e:	f000 80bb 	beq.w	801c418 <icmp_input+0x1b8>
 801c2a2:	2b08      	cmp	r3, #8
 801c2a4:	f040 80bb 	bne.w	801c41e <icmp_input+0x1be>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c2a8:	4b69      	ldr	r3, [pc, #420]	@ (801c450 <icmp_input+0x1f0>)
 801c2aa:	627b      	str	r3, [r7, #36]	@ 0x24
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c2ac:	4b67      	ldr	r3, [pc, #412]	@ (801c44c <icmp_input+0x1ec>)
 801c2ae:	695b      	ldr	r3, [r3, #20]
 801c2b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c2b4:	2be0      	cmp	r3, #224	@ 0xe0
 801c2b6:	d102      	bne.n	801c2be <icmp_input+0x5e>
#if LWIP_MULTICAST_PING
        /* For multicast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801c2b8:	683b      	ldr	r3, [r7, #0]
 801c2ba:	3304      	adds	r3, #4
 801c2bc:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c2be:	4b63      	ldr	r3, [pc, #396]	@ (801c44c <icmp_input+0x1ec>)
 801c2c0:	695b      	ldr	r3, [r3, #20]
 801c2c2:	4a62      	ldr	r2, [pc, #392]	@ (801c44c <icmp_input+0x1ec>)
 801c2c4:	6812      	ldr	r2, [r2, #0]
 801c2c6:	4611      	mov	r1, r2
 801c2c8:	4618      	mov	r0, r3
 801c2ca:	f000 fcaf 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801c2ce:	4603      	mov	r3, r0
 801c2d0:	2b00      	cmp	r3, #0
 801c2d2:	d002      	beq.n	801c2da <icmp_input+0x7a>
#if LWIP_BROADCAST_PING
        /* For broadcast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801c2d4:	683b      	ldr	r3, [r7, #0]
 801c2d6:	3304      	adds	r3, #4
 801c2d8:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c2da:	687b      	ldr	r3, [r7, #4]
 801c2dc:	891b      	ldrh	r3, [r3, #8]
 801c2de:	2b07      	cmp	r3, #7
 801c2e0:	f240 80a5 	bls.w	801c42e <icmp_input+0x1ce>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c2e4:	8bfb      	ldrh	r3, [r7, #30]
 801c2e6:	330e      	adds	r3, #14
 801c2e8:	4619      	mov	r1, r3
 801c2ea:	6878      	ldr	r0, [r7, #4]
 801c2ec:	f7f7 fb0c 	bl	8013908 <pbuf_add_header>
 801c2f0:	4603      	mov	r3, r0
 801c2f2:	2b00      	cmp	r3, #0
 801c2f4:	d04b      	beq.n	801c38e <icmp_input+0x12e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c2f6:	687b      	ldr	r3, [r7, #4]
 801c2f8:	891a      	ldrh	r2, [r3, #8]
 801c2fa:	8bfb      	ldrh	r3, [r7, #30]
 801c2fc:	4413      	add	r3, r2
 801c2fe:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c300:	687b      	ldr	r3, [r7, #4]
 801c302:	891b      	ldrh	r3, [r3, #8]
 801c304:	8b7a      	ldrh	r2, [r7, #26]
 801c306:	429a      	cmp	r2, r3
 801c308:	f0c0 8096 	bcc.w	801c438 <icmp_input+0x1d8>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c30c:	8b7b      	ldrh	r3, [r7, #26]
 801c30e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c312:	4619      	mov	r1, r3
 801c314:	200e      	movs	r0, #14
 801c316:	f7f7 f8a9 	bl	801346c <pbuf_alloc>
 801c31a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c31c:	697b      	ldr	r3, [r7, #20]
 801c31e:	2b00      	cmp	r3, #0
 801c320:	f000 808c 	beq.w	801c43c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c324:	697b      	ldr	r3, [r7, #20]
 801c326:	895b      	ldrh	r3, [r3, #10]
 801c328:	461a      	mov	r2, r3
 801c32a:	8bfb      	ldrh	r3, [r7, #30]
 801c32c:	3308      	adds	r3, #8
 801c32e:	429a      	cmp	r2, r3
 801c330:	d203      	bcs.n	801c33a <icmp_input+0xda>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c332:	6978      	ldr	r0, [r7, #20]
 801c334:	f7f7 fb7e 	bl	8013a34 <pbuf_free>
          goto icmperr;
 801c338:	e081      	b.n	801c43e <icmp_input+0x1de>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c33a:	697b      	ldr	r3, [r7, #20]
 801c33c:	685b      	ldr	r3, [r3, #4]
 801c33e:	8bfa      	ldrh	r2, [r7, #30]
 801c340:	6a39      	ldr	r1, [r7, #32]
 801c342:	4618      	mov	r0, r3
 801c344:	f003 fb2b 	bl	801f99e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c348:	8bfb      	ldrh	r3, [r7, #30]
 801c34a:	4619      	mov	r1, r3
 801c34c:	6978      	ldr	r0, [r7, #20]
 801c34e:	f7f7 faeb 	bl	8013928 <pbuf_remove_header>
 801c352:	4603      	mov	r3, r0
 801c354:	2b00      	cmp	r3, #0
 801c356:	d009      	beq.n	801c36c <icmp_input+0x10c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c358:	4b3e      	ldr	r3, [pc, #248]	@ (801c454 <icmp_input+0x1f4>)
 801c35a:	22b6      	movs	r2, #182	@ 0xb6
 801c35c:	493e      	ldr	r1, [pc, #248]	@ (801c458 <icmp_input+0x1f8>)
 801c35e:	483f      	ldr	r0, [pc, #252]	@ (801c45c <icmp_input+0x1fc>)
 801c360:	f002 ff0c 	bl	801f17c <iprintf>
          pbuf_free(r);
 801c364:	6978      	ldr	r0, [r7, #20]
 801c366:	f7f7 fb65 	bl	8013a34 <pbuf_free>
          goto icmperr;
 801c36a:	e068      	b.n	801c43e <icmp_input+0x1de>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c36c:	6879      	ldr	r1, [r7, #4]
 801c36e:	6978      	ldr	r0, [r7, #20]
 801c370:	f7f7 fc94 	bl	8013c9c <pbuf_copy>
 801c374:	4603      	mov	r3, r0
 801c376:	2b00      	cmp	r3, #0
 801c378:	d003      	beq.n	801c382 <icmp_input+0x122>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c37a:	6978      	ldr	r0, [r7, #20]
 801c37c:	f7f7 fb5a 	bl	8013a34 <pbuf_free>
          goto icmperr;
 801c380:	e05d      	b.n	801c43e <icmp_input+0x1de>
        }
        /* free the original p */
        pbuf_free(p);
 801c382:	6878      	ldr	r0, [r7, #4]
 801c384:	f7f7 fb56 	bl	8013a34 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c388:	697b      	ldr	r3, [r7, #20]
 801c38a:	607b      	str	r3, [r7, #4]
 801c38c:	e00f      	b.n	801c3ae <icmp_input+0x14e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c38e:	8bfb      	ldrh	r3, [r7, #30]
 801c390:	330e      	adds	r3, #14
 801c392:	4619      	mov	r1, r3
 801c394:	6878      	ldr	r0, [r7, #4]
 801c396:	f7f7 fac7 	bl	8013928 <pbuf_remove_header>
 801c39a:	4603      	mov	r3, r0
 801c39c:	2b00      	cmp	r3, #0
 801c39e:	d006      	beq.n	801c3ae <icmp_input+0x14e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c3a0:	4b2c      	ldr	r3, [pc, #176]	@ (801c454 <icmp_input+0x1f4>)
 801c3a2:	22c7      	movs	r2, #199	@ 0xc7
 801c3a4:	492e      	ldr	r1, [pc, #184]	@ (801c460 <icmp_input+0x200>)
 801c3a6:	482d      	ldr	r0, [pc, #180]	@ (801c45c <icmp_input+0x1fc>)
 801c3a8:	f002 fee8 	bl	801f17c <iprintf>
          goto icmperr;
 801c3ac:	e047      	b.n	801c43e <icmp_input+0x1de>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c3ae:	687b      	ldr	r3, [r7, #4]
 801c3b0:	685b      	ldr	r3, [r3, #4]
 801c3b2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c3b4:	8bfb      	ldrh	r3, [r7, #30]
 801c3b6:	4619      	mov	r1, r3
 801c3b8:	6878      	ldr	r0, [r7, #4]
 801c3ba:	f7f7 faa5 	bl	8013908 <pbuf_add_header>
 801c3be:	4603      	mov	r3, r0
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	d12b      	bne.n	801c41c <icmp_input+0x1bc>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c3c4:	687b      	ldr	r3, [r7, #4]
 801c3c6:	685b      	ldr	r3, [r3, #4]
 801c3c8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c3cc:	681a      	ldr	r2, [r3, #0]
 801c3ce:	68fb      	ldr	r3, [r7, #12]
 801c3d0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c3d2:	4b1e      	ldr	r3, [pc, #120]	@ (801c44c <icmp_input+0x1ec>)
 801c3d4:	691a      	ldr	r2, [r3, #16]
 801c3d6:	68fb      	ldr	r3, [r7, #12]
 801c3d8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c3da:	693b      	ldr	r3, [r7, #16]
 801c3dc:	2200      	movs	r2, #0
 801c3de:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801c3e0:	693b      	ldr	r3, [r7, #16]
 801c3e2:	2200      	movs	r2, #0
 801c3e4:	709a      	strb	r2, [r3, #2]
 801c3e6:	2200      	movs	r2, #0
 801c3e8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801c3ea:	68fb      	ldr	r3, [r7, #12]
 801c3ec:	22ff      	movs	r2, #255	@ 0xff
 801c3ee:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	2200      	movs	r2, #0
 801c3f4:	729a      	strb	r2, [r3, #10]
 801c3f6:	2200      	movs	r2, #0
 801c3f8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801c3fa:	683b      	ldr	r3, [r7, #0]
 801c3fc:	9302      	str	r3, [sp, #8]
 801c3fe:	2301      	movs	r3, #1
 801c400:	9301      	str	r3, [sp, #4]
 801c402:	2300      	movs	r3, #0
 801c404:	9300      	str	r3, [sp, #0]
 801c406:	23ff      	movs	r3, #255	@ 0xff
 801c408:	2200      	movs	r2, #0
 801c40a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c40c:	6878      	ldr	r0, [r7, #4]
 801c40e:	f000 fb35 	bl	801ca7c <ip4_output_if>
 801c412:	4603      	mov	r3, r0
 801c414:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801c416:	e001      	b.n	801c41c <icmp_input+0x1bc>
      break;
 801c418:	bf00      	nop
 801c41a:	e000      	b.n	801c41e <icmp_input+0x1be>
      break;
 801c41c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801c41e:	6878      	ldr	r0, [r7, #4]
 801c420:	f7f7 fb08 	bl	8013a34 <pbuf_free>
  return;
 801c424:	e00f      	b.n	801c446 <icmp_input+0x1e6>
    goto lenerr;
 801c426:	bf00      	nop
 801c428:	e002      	b.n	801c430 <icmp_input+0x1d0>
    goto lenerr;
 801c42a:	bf00      	nop
 801c42c:	e000      	b.n	801c430 <icmp_input+0x1d0>
        goto lenerr;
 801c42e:	bf00      	nop
lenerr:
  pbuf_free(p);
 801c430:	6878      	ldr	r0, [r7, #4]
 801c432:	f7f7 faff 	bl	8013a34 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c436:	e006      	b.n	801c446 <icmp_input+0x1e6>
          goto icmperr;
 801c438:	bf00      	nop
 801c43a:	e000      	b.n	801c43e <icmp_input+0x1de>
          goto icmperr;
 801c43c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801c43e:	6878      	ldr	r0, [r7, #4]
 801c440:	f7f7 faf8 	bl	8013a34 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c444:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801c446:	3728      	adds	r7, #40	@ 0x28
 801c448:	46bd      	mov	sp, r7
 801c44a:	bd80      	pop	{r7, pc}
 801c44c:	20064b1c 	.word	0x20064b1c
 801c450:	20064b30 	.word	0x20064b30
 801c454:	08027098 	.word	0x08027098
 801c458:	080270d0 	.word	0x080270d0
 801c45c:	08027108 	.word	0x08027108
 801c460:	08027130 	.word	0x08027130

0801c464 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801c464:	b580      	push	{r7, lr}
 801c466:	b082      	sub	sp, #8
 801c468:	af00      	add	r7, sp, #0
 801c46a:	6078      	str	r0, [r7, #4]
 801c46c:	460b      	mov	r3, r1
 801c46e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801c470:	78fb      	ldrb	r3, [r7, #3]
 801c472:	461a      	mov	r2, r3
 801c474:	2103      	movs	r1, #3
 801c476:	6878      	ldr	r0, [r7, #4]
 801c478:	f000 f814 	bl	801c4a4 <icmp_send_response>
}
 801c47c:	bf00      	nop
 801c47e:	3708      	adds	r7, #8
 801c480:	46bd      	mov	sp, r7
 801c482:	bd80      	pop	{r7, pc}

0801c484 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801c484:	b580      	push	{r7, lr}
 801c486:	b082      	sub	sp, #8
 801c488:	af00      	add	r7, sp, #0
 801c48a:	6078      	str	r0, [r7, #4]
 801c48c:	460b      	mov	r3, r1
 801c48e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801c490:	78fb      	ldrb	r3, [r7, #3]
 801c492:	461a      	mov	r2, r3
 801c494:	210b      	movs	r1, #11
 801c496:	6878      	ldr	r0, [r7, #4]
 801c498:	f000 f804 	bl	801c4a4 <icmp_send_response>
}
 801c49c:	bf00      	nop
 801c49e:	3708      	adds	r7, #8
 801c4a0:	46bd      	mov	sp, r7
 801c4a2:	bd80      	pop	{r7, pc}

0801c4a4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801c4a4:	b580      	push	{r7, lr}
 801c4a6:	b08c      	sub	sp, #48	@ 0x30
 801c4a8:	af04      	add	r7, sp, #16
 801c4aa:	6078      	str	r0, [r7, #4]
 801c4ac:	460b      	mov	r3, r1
 801c4ae:	70fb      	strb	r3, [r7, #3]
 801c4b0:	4613      	mov	r3, r2
 801c4b2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801c4b4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c4b8:	2124      	movs	r1, #36	@ 0x24
 801c4ba:	2022      	movs	r0, #34	@ 0x22
 801c4bc:	f7f6 ffd6 	bl	801346c <pbuf_alloc>
 801c4c0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801c4c2:	69fb      	ldr	r3, [r7, #28]
 801c4c4:	2b00      	cmp	r3, #0
 801c4c6:	d04c      	beq.n	801c562 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801c4c8:	69fb      	ldr	r3, [r7, #28]
 801c4ca:	895b      	ldrh	r3, [r3, #10]
 801c4cc:	2b23      	cmp	r3, #35	@ 0x23
 801c4ce:	d806      	bhi.n	801c4de <icmp_send_response+0x3a>
 801c4d0:	4b26      	ldr	r3, [pc, #152]	@ (801c56c <icmp_send_response+0xc8>)
 801c4d2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801c4d6:	4926      	ldr	r1, [pc, #152]	@ (801c570 <icmp_send_response+0xcc>)
 801c4d8:	4826      	ldr	r0, [pc, #152]	@ (801c574 <icmp_send_response+0xd0>)
 801c4da:	f002 fe4f 	bl	801f17c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801c4de:	687b      	ldr	r3, [r7, #4]
 801c4e0:	685b      	ldr	r3, [r3, #4]
 801c4e2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801c4e4:	69fb      	ldr	r3, [r7, #28]
 801c4e6:	685b      	ldr	r3, [r3, #4]
 801c4e8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801c4ea:	697b      	ldr	r3, [r7, #20]
 801c4ec:	78fa      	ldrb	r2, [r7, #3]
 801c4ee:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801c4f0:	697b      	ldr	r3, [r7, #20]
 801c4f2:	78ba      	ldrb	r2, [r7, #2]
 801c4f4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801c4f6:	697b      	ldr	r3, [r7, #20]
 801c4f8:	2200      	movs	r2, #0
 801c4fa:	711a      	strb	r2, [r3, #4]
 801c4fc:	2200      	movs	r2, #0
 801c4fe:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801c500:	697b      	ldr	r3, [r7, #20]
 801c502:	2200      	movs	r2, #0
 801c504:	719a      	strb	r2, [r3, #6]
 801c506:	2200      	movs	r2, #0
 801c508:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801c50a:	69fb      	ldr	r3, [r7, #28]
 801c50c:	685b      	ldr	r3, [r3, #4]
 801c50e:	f103 0008 	add.w	r0, r3, #8
 801c512:	687b      	ldr	r3, [r7, #4]
 801c514:	685b      	ldr	r3, [r3, #4]
 801c516:	221c      	movs	r2, #28
 801c518:	4619      	mov	r1, r3
 801c51a:	f003 fa40 	bl	801f99e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801c51e:	69bb      	ldr	r3, [r7, #24]
 801c520:	68db      	ldr	r3, [r3, #12]
 801c522:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801c524:	f107 030c 	add.w	r3, r7, #12
 801c528:	4618      	mov	r0, r3
 801c52a:	f000 f825 	bl	801c578 <ip4_route>
 801c52e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801c530:	693b      	ldr	r3, [r7, #16]
 801c532:	2b00      	cmp	r3, #0
 801c534:	d011      	beq.n	801c55a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801c536:	697b      	ldr	r3, [r7, #20]
 801c538:	2200      	movs	r2, #0
 801c53a:	709a      	strb	r2, [r3, #2]
 801c53c:	2200      	movs	r2, #0
 801c53e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801c540:	f107 020c 	add.w	r2, r7, #12
 801c544:	693b      	ldr	r3, [r7, #16]
 801c546:	9302      	str	r3, [sp, #8]
 801c548:	2301      	movs	r3, #1
 801c54a:	9301      	str	r3, [sp, #4]
 801c54c:	2300      	movs	r3, #0
 801c54e:	9300      	str	r3, [sp, #0]
 801c550:	23ff      	movs	r3, #255	@ 0xff
 801c552:	2100      	movs	r1, #0
 801c554:	69f8      	ldr	r0, [r7, #28]
 801c556:	f000 fa91 	bl	801ca7c <ip4_output_if>
  }
  pbuf_free(q);
 801c55a:	69f8      	ldr	r0, [r7, #28]
 801c55c:	f7f7 fa6a 	bl	8013a34 <pbuf_free>
 801c560:	e000      	b.n	801c564 <icmp_send_response+0xc0>
    return;
 801c562:	bf00      	nop
}
 801c564:	3720      	adds	r7, #32
 801c566:	46bd      	mov	sp, r7
 801c568:	bd80      	pop	{r7, pc}
 801c56a:	bf00      	nop
 801c56c:	08027098 	.word	0x08027098
 801c570:	08027164 	.word	0x08027164
 801c574:	08027108 	.word	0x08027108

0801c578 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801c578:	b480      	push	{r7}
 801c57a:	b085      	sub	sp, #20
 801c57c:	af00      	add	r7, sp, #0
 801c57e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801c580:	4b33      	ldr	r3, [pc, #204]	@ (801c650 <ip4_route+0xd8>)
 801c582:	681b      	ldr	r3, [r3, #0]
 801c584:	60fb      	str	r3, [r7, #12]
 801c586:	e036      	b.n	801c5f6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c588:	68fb      	ldr	r3, [r7, #12]
 801c58a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c58e:	f003 0301 	and.w	r3, r3, #1
 801c592:	b2db      	uxtb	r3, r3
 801c594:	2b00      	cmp	r3, #0
 801c596:	d02b      	beq.n	801c5f0 <ip4_route+0x78>
 801c598:	68fb      	ldr	r3, [r7, #12]
 801c59a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c59e:	089b      	lsrs	r3, r3, #2
 801c5a0:	f003 0301 	and.w	r3, r3, #1
 801c5a4:	b2db      	uxtb	r3, r3
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d022      	beq.n	801c5f0 <ip4_route+0x78>
 801c5aa:	68fb      	ldr	r3, [r7, #12]
 801c5ac:	3304      	adds	r3, #4
 801c5ae:	681b      	ldr	r3, [r3, #0]
 801c5b0:	2b00      	cmp	r3, #0
 801c5b2:	d01d      	beq.n	801c5f0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801c5b4:	687b      	ldr	r3, [r7, #4]
 801c5b6:	681a      	ldr	r2, [r3, #0]
 801c5b8:	68fb      	ldr	r3, [r7, #12]
 801c5ba:	3304      	adds	r3, #4
 801c5bc:	681b      	ldr	r3, [r3, #0]
 801c5be:	405a      	eors	r2, r3
 801c5c0:	68fb      	ldr	r3, [r7, #12]
 801c5c2:	3308      	adds	r3, #8
 801c5c4:	681b      	ldr	r3, [r3, #0]
 801c5c6:	4013      	ands	r3, r2
 801c5c8:	2b00      	cmp	r3, #0
 801c5ca:	d101      	bne.n	801c5d0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801c5cc:	68fb      	ldr	r3, [r7, #12]
 801c5ce:	e038      	b.n	801c642 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801c5d0:	68fb      	ldr	r3, [r7, #12]
 801c5d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c5d6:	f003 0302 	and.w	r3, r3, #2
 801c5da:	2b00      	cmp	r3, #0
 801c5dc:	d108      	bne.n	801c5f0 <ip4_route+0x78>
 801c5de:	687b      	ldr	r3, [r7, #4]
 801c5e0:	681a      	ldr	r2, [r3, #0]
 801c5e2:	68fb      	ldr	r3, [r7, #12]
 801c5e4:	330c      	adds	r3, #12
 801c5e6:	681b      	ldr	r3, [r3, #0]
 801c5e8:	429a      	cmp	r2, r3
 801c5ea:	d101      	bne.n	801c5f0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801c5ec:	68fb      	ldr	r3, [r7, #12]
 801c5ee:	e028      	b.n	801c642 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801c5f0:	68fb      	ldr	r3, [r7, #12]
 801c5f2:	681b      	ldr	r3, [r3, #0]
 801c5f4:	60fb      	str	r3, [r7, #12]
 801c5f6:	68fb      	ldr	r3, [r7, #12]
 801c5f8:	2b00      	cmp	r3, #0
 801c5fa:	d1c5      	bne.n	801c588 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c5fc:	4b15      	ldr	r3, [pc, #84]	@ (801c654 <ip4_route+0xdc>)
 801c5fe:	681b      	ldr	r3, [r3, #0]
 801c600:	2b00      	cmp	r3, #0
 801c602:	d01a      	beq.n	801c63a <ip4_route+0xc2>
 801c604:	4b13      	ldr	r3, [pc, #76]	@ (801c654 <ip4_route+0xdc>)
 801c606:	681b      	ldr	r3, [r3, #0]
 801c608:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c60c:	f003 0301 	and.w	r3, r3, #1
 801c610:	2b00      	cmp	r3, #0
 801c612:	d012      	beq.n	801c63a <ip4_route+0xc2>
 801c614:	4b0f      	ldr	r3, [pc, #60]	@ (801c654 <ip4_route+0xdc>)
 801c616:	681b      	ldr	r3, [r3, #0]
 801c618:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c61c:	f003 0304 	and.w	r3, r3, #4
 801c620:	2b00      	cmp	r3, #0
 801c622:	d00a      	beq.n	801c63a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c624:	4b0b      	ldr	r3, [pc, #44]	@ (801c654 <ip4_route+0xdc>)
 801c626:	681b      	ldr	r3, [r3, #0]
 801c628:	3304      	adds	r3, #4
 801c62a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c62c:	2b00      	cmp	r3, #0
 801c62e:	d004      	beq.n	801c63a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c630:	687b      	ldr	r3, [r7, #4]
 801c632:	681b      	ldr	r3, [r3, #0]
 801c634:	b2db      	uxtb	r3, r3
 801c636:	2b7f      	cmp	r3, #127	@ 0x7f
 801c638:	d101      	bne.n	801c63e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801c63a:	2300      	movs	r3, #0
 801c63c:	e001      	b.n	801c642 <ip4_route+0xca>
  }

  return netif_default;
 801c63e:	4b05      	ldr	r3, [pc, #20]	@ (801c654 <ip4_route+0xdc>)
 801c640:	681b      	ldr	r3, [r3, #0]
}
 801c642:	4618      	mov	r0, r3
 801c644:	3714      	adds	r7, #20
 801c646:	46bd      	mov	sp, r7
 801c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c64c:	4770      	bx	lr
 801c64e:	bf00      	nop
 801c650:	20067d6c 	.word	0x20067d6c
 801c654:	20067d70 	.word	0x20067d70

0801c658 <ip4_canforward>:
 * @param p the packet to forward
 * @return 1: can forward 0: discard
 */
static int
ip4_canforward(struct pbuf *p)
{
 801c658:	b580      	push	{r7, lr}
 801c65a:	b084      	sub	sp, #16
 801c65c:	af00      	add	r7, sp, #0
 801c65e:	6078      	str	r0, [r7, #4]
  u32_t addr = lwip_htonl(ip4_addr_get_u32(ip4_current_dest_addr()));
 801c660:	4b1c      	ldr	r3, [pc, #112]	@ (801c6d4 <ip4_canforward+0x7c>)
 801c662:	695b      	ldr	r3, [r3, #20]
 801c664:	4618      	mov	r0, r3
 801c666:	f7f4 fe21 	bl	80112ac <lwip_htonl>
 801c66a:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
    return ret;
  }
#endif /* LWIP_HOOK_IP4_CANFORWARD */

  if (p->flags & PBUF_FLAG_LLBCAST) {
 801c66c:	687b      	ldr	r3, [r7, #4]
 801c66e:	7b5b      	ldrb	r3, [r3, #13]
 801c670:	f003 0308 	and.w	r3, r3, #8
 801c674:	2b00      	cmp	r3, #0
 801c676:	d001      	beq.n	801c67c <ip4_canforward+0x24>
    /* don't route link-layer broadcasts */
    return 0;
 801c678:	2300      	movs	r3, #0
 801c67a:	e026      	b.n	801c6ca <ip4_canforward+0x72>
  }
  if ((p->flags & PBUF_FLAG_LLMCAST) || IP_MULTICAST(addr)) {
 801c67c:	687b      	ldr	r3, [r7, #4]
 801c67e:	7b5b      	ldrb	r3, [r3, #13]
 801c680:	f003 0310 	and.w	r3, r3, #16
 801c684:	2b00      	cmp	r3, #0
 801c686:	d105      	bne.n	801c694 <ip4_canforward+0x3c>
 801c688:	68fb      	ldr	r3, [r7, #12]
 801c68a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801c68e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801c692:	d101      	bne.n	801c698 <ip4_canforward+0x40>
    /* don't route link-layer multicasts (use LWIP_HOOK_IP4_CANFORWARD instead) */
    return 0;
 801c694:	2300      	movs	r3, #0
 801c696:	e018      	b.n	801c6ca <ip4_canforward+0x72>
  }
  if (IP_EXPERIMENTAL(addr)) {
 801c698:	68fb      	ldr	r3, [r7, #12]
 801c69a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801c69e:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 801c6a2:	d101      	bne.n	801c6a8 <ip4_canforward+0x50>
    return 0;
 801c6a4:	2300      	movs	r3, #0
 801c6a6:	e010      	b.n	801c6ca <ip4_canforward+0x72>
  }
  if (IP_CLASSA(addr)) {
 801c6a8:	68fb      	ldr	r3, [r7, #12]
 801c6aa:	2b00      	cmp	r3, #0
 801c6ac:	db0c      	blt.n	801c6c8 <ip4_canforward+0x70>
    u32_t net = addr & IP_CLASSA_NET;
 801c6ae:	68fb      	ldr	r3, [r7, #12]
 801c6b0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 801c6b4:	60bb      	str	r3, [r7, #8]
    if ((net == 0) || (net == ((u32_t)IP_LOOPBACKNET << IP_CLASSA_NSHIFT))) {
 801c6b6:	68bb      	ldr	r3, [r7, #8]
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	d003      	beq.n	801c6c4 <ip4_canforward+0x6c>
 801c6bc:	68bb      	ldr	r3, [r7, #8]
 801c6be:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801c6c2:	d101      	bne.n	801c6c8 <ip4_canforward+0x70>
      /* don't route loopback packets */
      return 0;
 801c6c4:	2300      	movs	r3, #0
 801c6c6:	e000      	b.n	801c6ca <ip4_canforward+0x72>
    }
  }
  return 1;
 801c6c8:	2301      	movs	r3, #1
}
 801c6ca:	4618      	mov	r0, r3
 801c6cc:	3710      	adds	r7, #16
 801c6ce:	46bd      	mov	sp, r7
 801c6d0:	bd80      	pop	{r7, pc}
 801c6d2:	bf00      	nop
 801c6d4:	20064b1c 	.word	0x20064b1c

0801c6d8 <ip4_forward>:
 * @param iphdr the IP header of the input packet
 * @param inp the netif on which this packet was received
 */
static void
ip4_forward(struct pbuf *p, struct ip_hdr *iphdr, struct netif *inp)
{
 801c6d8:	b580      	push	{r7, lr}
 801c6da:	b086      	sub	sp, #24
 801c6dc:	af00      	add	r7, sp, #0
 801c6de:	60f8      	str	r0, [r7, #12]
 801c6e0:	60b9      	str	r1, [r7, #8]
 801c6e2:	607a      	str	r2, [r7, #4]
  struct netif *netif;

  PERF_START;
  LWIP_UNUSED_ARG(inp);

  if (!ip4_canforward(p)) {
 801c6e4:	68f8      	ldr	r0, [r7, #12]
 801c6e6:	f7ff ffb7 	bl	801c658 <ip4_canforward>
 801c6ea:	4603      	mov	r3, r0
 801c6ec:	2b00      	cmp	r3, #0
 801c6ee:	d059      	beq.n	801c7a4 <ip4_forward+0xcc>
    goto return_noroute;
  }

  /* RFC3927 2.7: do not forward link-local addresses */
  if (ip4_addr_islinklocal(ip4_current_dest_addr())) {
 801c6f0:	4b31      	ldr	r3, [pc, #196]	@ (801c7b8 <ip4_forward+0xe0>)
 801c6f2:	695b      	ldr	r3, [r3, #20]
 801c6f4:	b29b      	uxth	r3, r3
 801c6f6:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801c6fa:	4293      	cmp	r3, r2
 801c6fc:	d054      	beq.n	801c7a8 <ip4_forward+0xd0>
                           ip4_addr3_16(ip4_current_dest_addr()), ip4_addr4_16(ip4_current_dest_addr())));
    goto return_noroute;
  }

  /* Find network interface where to forward this IP packet to. */
  netif = ip4_route_src(ip4_current_src_addr(), ip4_current_dest_addr());
 801c6fe:	482f      	ldr	r0, [pc, #188]	@ (801c7bc <ip4_forward+0xe4>)
 801c700:	f7ff ff3a 	bl	801c578 <ip4_route>
 801c704:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801c706:	697b      	ldr	r3, [r7, #20]
 801c708:	2b00      	cmp	r3, #0
 801c70a:	d04f      	beq.n	801c7ac <ip4_forward+0xd4>
    goto return_noroute;
  }
#endif /* IP_FORWARD_ALLOW_TX_ON_RX_NETIF */

  /* decrement TTL */
  IPH_TTL_SET(iphdr, IPH_TTL(iphdr) - 1);
 801c70c:	68bb      	ldr	r3, [r7, #8]
 801c70e:	7a1b      	ldrb	r3, [r3, #8]
 801c710:	3b01      	subs	r3, #1
 801c712:	b2da      	uxtb	r2, r3
 801c714:	68bb      	ldr	r3, [r7, #8]
 801c716:	721a      	strb	r2, [r3, #8]
  /* send ICMP if TTL == 0 */
  if (IPH_TTL(iphdr) == 0) {
 801c718:	68bb      	ldr	r3, [r7, #8]
 801c71a:	7a1b      	ldrb	r3, [r3, #8]
 801c71c:	2b00      	cmp	r3, #0
 801c71e:	d108      	bne.n	801c732 <ip4_forward+0x5a>
    MIB2_STATS_INC(mib2.ipinhdrerrors);
#if LWIP_ICMP
    /* Don't send ICMP messages in response to ICMP messages */
    if (IPH_PROTO(iphdr) != IP_PROTO_ICMP) {
 801c720:	68bb      	ldr	r3, [r7, #8]
 801c722:	7a5b      	ldrb	r3, [r3, #9]
 801c724:	2b01      	cmp	r3, #1
 801c726:	d043      	beq.n	801c7b0 <ip4_forward+0xd8>
      icmp_time_exceeded(p, ICMP_TE_TTL);
 801c728:	2100      	movs	r1, #0
 801c72a:	68f8      	ldr	r0, [r7, #12]
 801c72c:	f7ff feaa 	bl	801c484 <icmp_time_exceeded>
    }
#endif /* LWIP_ICMP */
    return;
 801c730:	e03e      	b.n	801c7b0 <ip4_forward+0xd8>
  }

  /* Incrementally update the IP checksum. */
  if (IPH_CHKSUM(iphdr) >= PP_HTONS(0xffffU - 0x100)) {
 801c732:	68bb      	ldr	r3, [r7, #8]
 801c734:	895b      	ldrh	r3, [r3, #10]
 801c736:	b29b      	uxth	r3, r3
 801c738:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 801c73c:	4293      	cmp	r3, r2
 801c73e:	d907      	bls.n	801c750 <ip4_forward+0x78>
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100) + 1));
 801c740:	68bb      	ldr	r3, [r7, #8]
 801c742:	895b      	ldrh	r3, [r3, #10]
 801c744:	b29b      	uxth	r3, r3
 801c746:	3302      	adds	r3, #2
 801c748:	b29a      	uxth	r2, r3
 801c74a:	68bb      	ldr	r3, [r7, #8]
 801c74c:	815a      	strh	r2, [r3, #10]
 801c74e:	e006      	b.n	801c75e <ip4_forward+0x86>
  } else {
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100)));
 801c750:	68bb      	ldr	r3, [r7, #8]
 801c752:	895b      	ldrh	r3, [r3, #10]
 801c754:	b29b      	uxth	r3, r3
 801c756:	3301      	adds	r3, #1
 801c758:	b29a      	uxth	r2, r3
 801c75a:	68bb      	ldr	r3, [r7, #8]
 801c75c:	815a      	strh	r2, [r3, #10]
  MIB2_STATS_INC(mib2.ipforwdatagrams);
  IP_STATS_INC(ip.xmit);

  PERF_STOP("ip4_forward");
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c75e:	697b      	ldr	r3, [r7, #20]
 801c760:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c762:	2b00      	cmp	r3, #0
 801c764:	d017      	beq.n	801c796 <ip4_forward+0xbe>
 801c766:	68fb      	ldr	r3, [r7, #12]
 801c768:	891a      	ldrh	r2, [r3, #8]
 801c76a:	697b      	ldr	r3, [r7, #20]
 801c76c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c76e:	429a      	cmp	r2, r3
 801c770:	d911      	bls.n	801c796 <ip4_forward+0xbe>
    if ((IPH_OFFSET(iphdr) & PP_NTOHS(IP_DF)) == 0) {
 801c772:	68bb      	ldr	r3, [r7, #8]
 801c774:	88db      	ldrh	r3, [r3, #6]
 801c776:	b29b      	uxth	r3, r3
 801c778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c77c:	2b00      	cmp	r3, #0
 801c77e:	d105      	bne.n	801c78c <ip4_forward+0xb4>
#if IP_FRAG
      ip4_frag(p, netif, ip4_current_dest_addr());
 801c780:	4a0e      	ldr	r2, [pc, #56]	@ (801c7bc <ip4_forward+0xe4>)
 801c782:	6979      	ldr	r1, [r7, #20]
 801c784:	68f8      	ldr	r0, [r7, #12]
 801c786:	f001 f945 	bl	801da14 <ip4_frag>
#if LWIP_ICMP
      /* send ICMP Destination Unreachable code 4: "Fragmentation Needed and DF Set" */
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
#endif /* LWIP_ICMP */
    }
    return;
 801c78a:	e012      	b.n	801c7b2 <ip4_forward+0xda>
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
 801c78c:	2104      	movs	r1, #4
 801c78e:	68f8      	ldr	r0, [r7, #12]
 801c790:	f7ff fe68 	bl	801c464 <icmp_dest_unreach>
    return;
 801c794:	e00d      	b.n	801c7b2 <ip4_forward+0xda>
  }
  /* transmit pbuf on chosen interface */
  netif->output(netif, p, ip4_current_dest_addr());
 801c796:	697b      	ldr	r3, [r7, #20]
 801c798:	695b      	ldr	r3, [r3, #20]
 801c79a:	4a08      	ldr	r2, [pc, #32]	@ (801c7bc <ip4_forward+0xe4>)
 801c79c:	68f9      	ldr	r1, [r7, #12]
 801c79e:	6978      	ldr	r0, [r7, #20]
 801c7a0:	4798      	blx	r3
  return;
 801c7a2:	e006      	b.n	801c7b2 <ip4_forward+0xda>
    goto return_noroute;
 801c7a4:	bf00      	nop
 801c7a6:	e004      	b.n	801c7b2 <ip4_forward+0xda>
    goto return_noroute;
 801c7a8:	bf00      	nop
 801c7aa:	e002      	b.n	801c7b2 <ip4_forward+0xda>
    goto return_noroute;
 801c7ac:	bf00      	nop
 801c7ae:	e000      	b.n	801c7b2 <ip4_forward+0xda>
    return;
 801c7b0:	bf00      	nop
return_noroute:
  MIB2_STATS_INC(mib2.ipoutnoroutes);
}
 801c7b2:	3718      	adds	r7, #24
 801c7b4:	46bd      	mov	sp, r7
 801c7b6:	bd80      	pop	{r7, pc}
 801c7b8:	20064b1c 	.word	0x20064b1c
 801c7bc:	20064b30 	.word	0x20064b30

0801c7c0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801c7c0:	b580      	push	{r7, lr}
 801c7c2:	b082      	sub	sp, #8
 801c7c4:	af00      	add	r7, sp, #0
 801c7c6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801c7c8:	687b      	ldr	r3, [r7, #4]
 801c7ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c7ce:	f003 0301 	and.w	r3, r3, #1
 801c7d2:	b2db      	uxtb	r3, r3
 801c7d4:	2b00      	cmp	r3, #0
 801c7d6:	d016      	beq.n	801c806 <ip4_input_accept+0x46>
 801c7d8:	687b      	ldr	r3, [r7, #4]
 801c7da:	3304      	adds	r3, #4
 801c7dc:	681b      	ldr	r3, [r3, #0]
 801c7de:	2b00      	cmp	r3, #0
 801c7e0:	d011      	beq.n	801c806 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c7e2:	4b0b      	ldr	r3, [pc, #44]	@ (801c810 <ip4_input_accept+0x50>)
 801c7e4:	695a      	ldr	r2, [r3, #20]
 801c7e6:	687b      	ldr	r3, [r7, #4]
 801c7e8:	3304      	adds	r3, #4
 801c7ea:	681b      	ldr	r3, [r3, #0]
 801c7ec:	429a      	cmp	r2, r3
 801c7ee:	d008      	beq.n	801c802 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801c7f0:	4b07      	ldr	r3, [pc, #28]	@ (801c810 <ip4_input_accept+0x50>)
 801c7f2:	695b      	ldr	r3, [r3, #20]
 801c7f4:	6879      	ldr	r1, [r7, #4]
 801c7f6:	4618      	mov	r0, r3
 801c7f8:	f000 fa18 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801c7fc:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c7fe:	2b00      	cmp	r3, #0
 801c800:	d001      	beq.n	801c806 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801c802:	2301      	movs	r3, #1
 801c804:	e000      	b.n	801c808 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801c806:	2300      	movs	r3, #0
}
 801c808:	4618      	mov	r0, r3
 801c80a:	3708      	adds	r7, #8
 801c80c:	46bd      	mov	sp, r7
 801c80e:	bd80      	pop	{r7, pc}
 801c810:	20064b1c 	.word	0x20064b1c

0801c814 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801c814:	b580      	push	{r7, lr}
 801c816:	b086      	sub	sp, #24
 801c818:	af00      	add	r7, sp, #0
 801c81a:	6078      	str	r0, [r7, #4]
 801c81c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801c81e:	687b      	ldr	r3, [r7, #4]
 801c820:	685b      	ldr	r3, [r3, #4]
 801c822:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801c824:	697b      	ldr	r3, [r7, #20]
 801c826:	781b      	ldrb	r3, [r3, #0]
 801c828:	091b      	lsrs	r3, r3, #4
 801c82a:	b2db      	uxtb	r3, r3
 801c82c:	2b04      	cmp	r3, #4
 801c82e:	d004      	beq.n	801c83a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801c830:	6878      	ldr	r0, [r7, #4]
 801c832:	f7f7 f8ff 	bl	8013a34 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801c836:	2300      	movs	r3, #0
 801c838:	e117      	b.n	801ca6a <ip4_input+0x256>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801c83a:	697b      	ldr	r3, [r7, #20]
 801c83c:	781b      	ldrb	r3, [r3, #0]
 801c83e:	f003 030f 	and.w	r3, r3, #15
 801c842:	b2db      	uxtb	r3, r3
 801c844:	009b      	lsls	r3, r3, #2
 801c846:	b2db      	uxtb	r3, r3
 801c848:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801c84a:	697b      	ldr	r3, [r7, #20]
 801c84c:	885b      	ldrh	r3, [r3, #2]
 801c84e:	b29b      	uxth	r3, r3
 801c850:	4618      	mov	r0, r3
 801c852:	f7f4 fd15 	bl	8011280 <lwip_htons>
 801c856:	4603      	mov	r3, r0
 801c858:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801c85a:	687b      	ldr	r3, [r7, #4]
 801c85c:	891b      	ldrh	r3, [r3, #8]
 801c85e:	89ba      	ldrh	r2, [r7, #12]
 801c860:	429a      	cmp	r2, r3
 801c862:	d204      	bcs.n	801c86e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801c864:	89bb      	ldrh	r3, [r7, #12]
 801c866:	4619      	mov	r1, r3
 801c868:	6878      	ldr	r0, [r7, #4]
 801c86a:	f7f6 ff5d 	bl	8013728 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801c86e:	687b      	ldr	r3, [r7, #4]
 801c870:	895b      	ldrh	r3, [r3, #10]
 801c872:	89fa      	ldrh	r2, [r7, #14]
 801c874:	429a      	cmp	r2, r3
 801c876:	d807      	bhi.n	801c888 <ip4_input+0x74>
 801c878:	687b      	ldr	r3, [r7, #4]
 801c87a:	891b      	ldrh	r3, [r3, #8]
 801c87c:	89ba      	ldrh	r2, [r7, #12]
 801c87e:	429a      	cmp	r2, r3
 801c880:	d802      	bhi.n	801c888 <ip4_input+0x74>
 801c882:	89fb      	ldrh	r3, [r7, #14]
 801c884:	2b13      	cmp	r3, #19
 801c886:	d804      	bhi.n	801c892 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801c888:	6878      	ldr	r0, [r7, #4]
 801c88a:	f7f7 f8d3 	bl	8013a34 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801c88e:	2300      	movs	r3, #0
 801c890:	e0eb      	b.n	801ca6a <ip4_input+0x256>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801c892:	697b      	ldr	r3, [r7, #20]
 801c894:	691b      	ldr	r3, [r3, #16]
 801c896:	4a77      	ldr	r2, [pc, #476]	@ (801ca74 <ip4_input+0x260>)
 801c898:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801c89a:	697b      	ldr	r3, [r7, #20]
 801c89c:	68db      	ldr	r3, [r3, #12]
 801c89e:	4a75      	ldr	r2, [pc, #468]	@ (801ca74 <ip4_input+0x260>)
 801c8a0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c8a2:	4b74      	ldr	r3, [pc, #464]	@ (801ca74 <ip4_input+0x260>)
 801c8a4:	695b      	ldr	r3, [r3, #20]
 801c8a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c8aa:	2be0      	cmp	r3, #224	@ 0xe0
 801c8ac:	d112      	bne.n	801c8d4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801c8ae:	683b      	ldr	r3, [r7, #0]
 801c8b0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c8b4:	f003 0301 	and.w	r3, r3, #1
 801c8b8:	b2db      	uxtb	r3, r3
 801c8ba:	2b00      	cmp	r3, #0
 801c8bc:	d007      	beq.n	801c8ce <ip4_input+0xba>
 801c8be:	683b      	ldr	r3, [r7, #0]
 801c8c0:	3304      	adds	r3, #4
 801c8c2:	681b      	ldr	r3, [r3, #0]
 801c8c4:	2b00      	cmp	r3, #0
 801c8c6:	d002      	beq.n	801c8ce <ip4_input+0xba>
      netif = inp;
 801c8c8:	683b      	ldr	r3, [r7, #0]
 801c8ca:	613b      	str	r3, [r7, #16]
 801c8cc:	e02a      	b.n	801c924 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c8ce:	2300      	movs	r3, #0
 801c8d0:	613b      	str	r3, [r7, #16]
 801c8d2:	e027      	b.n	801c924 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c8d4:	6838      	ldr	r0, [r7, #0]
 801c8d6:	f7ff ff73 	bl	801c7c0 <ip4_input_accept>
 801c8da:	4603      	mov	r3, r0
 801c8dc:	2b00      	cmp	r3, #0
 801c8de:	d002      	beq.n	801c8e6 <ip4_input+0xd2>
      netif = inp;
 801c8e0:	683b      	ldr	r3, [r7, #0]
 801c8e2:	613b      	str	r3, [r7, #16]
 801c8e4:	e01e      	b.n	801c924 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c8e6:	2300      	movs	r3, #0
 801c8e8:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c8ea:	4b62      	ldr	r3, [pc, #392]	@ (801ca74 <ip4_input+0x260>)
 801c8ec:	695b      	ldr	r3, [r3, #20]
 801c8ee:	b2db      	uxtb	r3, r3
 801c8f0:	2b7f      	cmp	r3, #127	@ 0x7f
 801c8f2:	d017      	beq.n	801c924 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c8f4:	4b60      	ldr	r3, [pc, #384]	@ (801ca78 <ip4_input+0x264>)
 801c8f6:	681b      	ldr	r3, [r3, #0]
 801c8f8:	613b      	str	r3, [r7, #16]
 801c8fa:	e00e      	b.n	801c91a <ip4_input+0x106>
          if (netif == inp) {
 801c8fc:	693a      	ldr	r2, [r7, #16]
 801c8fe:	683b      	ldr	r3, [r7, #0]
 801c900:	429a      	cmp	r2, r3
 801c902:	d006      	beq.n	801c912 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c904:	6938      	ldr	r0, [r7, #16]
 801c906:	f7ff ff5b 	bl	801c7c0 <ip4_input_accept>
 801c90a:	4603      	mov	r3, r0
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d108      	bne.n	801c922 <ip4_input+0x10e>
 801c910:	e000      	b.n	801c914 <ip4_input+0x100>
            continue;
 801c912:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c914:	693b      	ldr	r3, [r7, #16]
 801c916:	681b      	ldr	r3, [r3, #0]
 801c918:	613b      	str	r3, [r7, #16]
 801c91a:	693b      	ldr	r3, [r7, #16]
 801c91c:	2b00      	cmp	r3, #0
 801c91e:	d1ed      	bne.n	801c8fc <ip4_input+0xe8>
 801c920:	e000      	b.n	801c924 <ip4_input+0x110>
            break;
 801c922:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c924:	4b53      	ldr	r3, [pc, #332]	@ (801ca74 <ip4_input+0x260>)
 801c926:	691b      	ldr	r3, [r3, #16]
 801c928:	6839      	ldr	r1, [r7, #0]
 801c92a:	4618      	mov	r0, r3
 801c92c:	f000 f97e 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801c930:	4603      	mov	r3, r0
 801c932:	2b00      	cmp	r3, #0
 801c934:	d105      	bne.n	801c942 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c936:	4b4f      	ldr	r3, [pc, #316]	@ (801ca74 <ip4_input+0x260>)
 801c938:	691b      	ldr	r3, [r3, #16]
 801c93a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c93e:	2be0      	cmp	r3, #224	@ 0xe0
 801c940:	d104      	bne.n	801c94c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c942:	6878      	ldr	r0, [r7, #4]
 801c944:	f7f7 f876 	bl	8013a34 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c948:	2300      	movs	r3, #0
 801c94a:	e08e      	b.n	801ca6a <ip4_input+0x256>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c94c:	693b      	ldr	r3, [r7, #16]
 801c94e:	2b00      	cmp	r3, #0
 801c950:	d114      	bne.n	801c97c <ip4_input+0x168>
    /* packet not for us, route or discard */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: packet not for us.\n"));
#if IP_FORWARD
    /* non-broadcast packet? */
    if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), inp)) {
 801c952:	4b48      	ldr	r3, [pc, #288]	@ (801ca74 <ip4_input+0x260>)
 801c954:	695b      	ldr	r3, [r3, #20]
 801c956:	6839      	ldr	r1, [r7, #0]
 801c958:	4618      	mov	r0, r3
 801c95a:	f000 f967 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801c95e:	4603      	mov	r3, r0
 801c960:	2b00      	cmp	r3, #0
 801c962:	d106      	bne.n	801c972 <ip4_input+0x15e>
      /* try to forward IP packet on (other) interfaces */
      ip4_forward(p, (struct ip_hdr *)p->payload, inp);
 801c964:	687b      	ldr	r3, [r7, #4]
 801c966:	685b      	ldr	r3, [r3, #4]
 801c968:	683a      	ldr	r2, [r7, #0]
 801c96a:	4619      	mov	r1, r3
 801c96c:	6878      	ldr	r0, [r7, #4]
 801c96e:	f7ff feb3 	bl	801c6d8 <ip4_forward>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c972:	6878      	ldr	r0, [r7, #4]
 801c974:	f7f7 f85e 	bl	8013a34 <pbuf_free>
    return ERR_OK;
 801c978:	2300      	movs	r3, #0
 801c97a:	e076      	b.n	801ca6a <ip4_input+0x256>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c97c:	697b      	ldr	r3, [r7, #20]
 801c97e:	88db      	ldrh	r3, [r3, #6]
 801c980:	b29b      	uxth	r3, r3
 801c982:	461a      	mov	r2, r3
 801c984:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c988:	4013      	ands	r3, r2
 801c98a:	2b00      	cmp	r3, #0
 801c98c:	d00b      	beq.n	801c9a6 <ip4_input+0x192>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c98e:	6878      	ldr	r0, [r7, #4]
 801c990:	f000 fe4c 	bl	801d62c <ip4_reass>
 801c994:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c996:	687b      	ldr	r3, [r7, #4]
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d101      	bne.n	801c9a0 <ip4_input+0x18c>
      return ERR_OK;
 801c99c:	2300      	movs	r3, #0
 801c99e:	e064      	b.n	801ca6a <ip4_input+0x256>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c9a0:	687b      	ldr	r3, [r7, #4]
 801c9a2:	685b      	ldr	r3, [r3, #4]
 801c9a4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c9a6:	4a33      	ldr	r2, [pc, #204]	@ (801ca74 <ip4_input+0x260>)
 801c9a8:	693b      	ldr	r3, [r7, #16]
 801c9aa:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c9ac:	4a31      	ldr	r2, [pc, #196]	@ (801ca74 <ip4_input+0x260>)
 801c9ae:	683b      	ldr	r3, [r7, #0]
 801c9b0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c9b2:	4a30      	ldr	r2, [pc, #192]	@ (801ca74 <ip4_input+0x260>)
 801c9b4:	697b      	ldr	r3, [r7, #20]
 801c9b6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c9b8:	697b      	ldr	r3, [r7, #20]
 801c9ba:	781b      	ldrb	r3, [r3, #0]
 801c9bc:	f003 030f 	and.w	r3, r3, #15
 801c9c0:	b2db      	uxtb	r3, r3
 801c9c2:	009b      	lsls	r3, r3, #2
 801c9c4:	b2db      	uxtb	r3, r3
 801c9c6:	461a      	mov	r2, r3
 801c9c8:	4b2a      	ldr	r3, [pc, #168]	@ (801ca74 <ip4_input+0x260>)
 801c9ca:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c9cc:	89fb      	ldrh	r3, [r7, #14]
 801c9ce:	4619      	mov	r1, r3
 801c9d0:	6878      	ldr	r0, [r7, #4]
 801c9d2:	f7f6 ffa9 	bl	8013928 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c9d6:	697b      	ldr	r3, [r7, #20]
 801c9d8:	7a5b      	ldrb	r3, [r3, #9]
 801c9da:	2b11      	cmp	r3, #17
 801c9dc:	d006      	beq.n	801c9ec <ip4_input+0x1d8>
 801c9de:	2b11      	cmp	r3, #17
 801c9e0:	dc13      	bgt.n	801ca0a <ip4_input+0x1f6>
 801c9e2:	2b01      	cmp	r3, #1
 801c9e4:	d00c      	beq.n	801ca00 <ip4_input+0x1ec>
 801c9e6:	2b06      	cmp	r3, #6
 801c9e8:	d005      	beq.n	801c9f6 <ip4_input+0x1e2>
 801c9ea:	e00e      	b.n	801ca0a <ip4_input+0x1f6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c9ec:	6839      	ldr	r1, [r7, #0]
 801c9ee:	6878      	ldr	r0, [r7, #4]
 801c9f0:	f7fe f808 	bl	801aa04 <udp_input>
        break;
 801c9f4:	e026      	b.n	801ca44 <ip4_input+0x230>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c9f6:	6839      	ldr	r1, [r7, #0]
 801c9f8:	6878      	ldr	r0, [r7, #4]
 801c9fa:	f7f9 fbc7 	bl	801618c <tcp_input>
        break;
 801c9fe:	e021      	b.n	801ca44 <ip4_input+0x230>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801ca00:	6839      	ldr	r1, [r7, #0]
 801ca02:	6878      	ldr	r0, [r7, #4]
 801ca04:	f7ff fc2c 	bl	801c260 <icmp_input>
        break;
 801ca08:	e01c      	b.n	801ca44 <ip4_input+0x230>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ca0a:	4b1a      	ldr	r3, [pc, #104]	@ (801ca74 <ip4_input+0x260>)
 801ca0c:	695b      	ldr	r3, [r3, #20]
 801ca0e:	6939      	ldr	r1, [r7, #16]
 801ca10:	4618      	mov	r0, r3
 801ca12:	f000 f90b 	bl	801cc2c <ip4_addr_isbroadcast_u32>
 801ca16:	4603      	mov	r3, r0
 801ca18:	2b00      	cmp	r3, #0
 801ca1a:	d10f      	bne.n	801ca3c <ip4_input+0x228>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ca1c:	4b15      	ldr	r3, [pc, #84]	@ (801ca74 <ip4_input+0x260>)
 801ca1e:	695b      	ldr	r3, [r3, #20]
 801ca20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ca24:	2be0      	cmp	r3, #224	@ 0xe0
 801ca26:	d009      	beq.n	801ca3c <ip4_input+0x228>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ca28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801ca2c:	4619      	mov	r1, r3
 801ca2e:	6878      	ldr	r0, [r7, #4]
 801ca30:	f7f6 ffed 	bl	8013a0e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ca34:	2102      	movs	r1, #2
 801ca36:	6878      	ldr	r0, [r7, #4]
 801ca38:	f7ff fd14 	bl	801c464 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801ca3c:	6878      	ldr	r0, [r7, #4]
 801ca3e:	f7f6 fff9 	bl	8013a34 <pbuf_free>
        break;
 801ca42:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ca44:	4b0b      	ldr	r3, [pc, #44]	@ (801ca74 <ip4_input+0x260>)
 801ca46:	2200      	movs	r2, #0
 801ca48:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ca4a:	4b0a      	ldr	r3, [pc, #40]	@ (801ca74 <ip4_input+0x260>)
 801ca4c:	2200      	movs	r2, #0
 801ca4e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801ca50:	4b08      	ldr	r3, [pc, #32]	@ (801ca74 <ip4_input+0x260>)
 801ca52:	2200      	movs	r2, #0
 801ca54:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ca56:	4b07      	ldr	r3, [pc, #28]	@ (801ca74 <ip4_input+0x260>)
 801ca58:	2200      	movs	r2, #0
 801ca5a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801ca5c:	4b05      	ldr	r3, [pc, #20]	@ (801ca74 <ip4_input+0x260>)
 801ca5e:	2200      	movs	r2, #0
 801ca60:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ca62:	4b04      	ldr	r3, [pc, #16]	@ (801ca74 <ip4_input+0x260>)
 801ca64:	2200      	movs	r2, #0
 801ca66:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801ca68:	2300      	movs	r3, #0
}
 801ca6a:	4618      	mov	r0, r3
 801ca6c:	3718      	adds	r7, #24
 801ca6e:	46bd      	mov	sp, r7
 801ca70:	bd80      	pop	{r7, pc}
 801ca72:	bf00      	nop
 801ca74:	20064b1c 	.word	0x20064b1c
 801ca78:	20067d6c 	.word	0x20067d6c

0801ca7c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801ca7c:	b580      	push	{r7, lr}
 801ca7e:	b08a      	sub	sp, #40	@ 0x28
 801ca80:	af04      	add	r7, sp, #16
 801ca82:	60f8      	str	r0, [r7, #12]
 801ca84:	60b9      	str	r1, [r7, #8]
 801ca86:	607a      	str	r2, [r7, #4]
 801ca88:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ca8a:	68bb      	ldr	r3, [r7, #8]
 801ca8c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ca8e:	687b      	ldr	r3, [r7, #4]
 801ca90:	2b00      	cmp	r3, #0
 801ca92:	d009      	beq.n	801caa8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801ca94:	68bb      	ldr	r3, [r7, #8]
 801ca96:	2b00      	cmp	r3, #0
 801ca98:	d003      	beq.n	801caa2 <ip4_output_if+0x26>
 801ca9a:	68bb      	ldr	r3, [r7, #8]
 801ca9c:	681b      	ldr	r3, [r3, #0]
 801ca9e:	2b00      	cmp	r3, #0
 801caa0:	d102      	bne.n	801caa8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801caa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801caa4:	3304      	adds	r3, #4
 801caa6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801caa8:	78fa      	ldrb	r2, [r7, #3]
 801caaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801caac:	9302      	str	r3, [sp, #8]
 801caae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801cab2:	9301      	str	r3, [sp, #4]
 801cab4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801cab8:	9300      	str	r3, [sp, #0]
 801caba:	4613      	mov	r3, r2
 801cabc:	687a      	ldr	r2, [r7, #4]
 801cabe:	6979      	ldr	r1, [r7, #20]
 801cac0:	68f8      	ldr	r0, [r7, #12]
 801cac2:	f000 f805 	bl	801cad0 <ip4_output_if_src>
 801cac6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801cac8:	4618      	mov	r0, r3
 801caca:	3718      	adds	r7, #24
 801cacc:	46bd      	mov	sp, r7
 801cace:	bd80      	pop	{r7, pc}

0801cad0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801cad0:	b580      	push	{r7, lr}
 801cad2:	b088      	sub	sp, #32
 801cad4:	af00      	add	r7, sp, #0
 801cad6:	60f8      	str	r0, [r7, #12]
 801cad8:	60b9      	str	r1, [r7, #8]
 801cada:	607a      	str	r2, [r7, #4]
 801cadc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801cade:	68fb      	ldr	r3, [r7, #12]
 801cae0:	7b9b      	ldrb	r3, [r3, #14]
 801cae2:	2b01      	cmp	r3, #1
 801cae4:	d006      	beq.n	801caf4 <ip4_output_if_src+0x24>
 801cae6:	4b4b      	ldr	r3, [pc, #300]	@ (801cc14 <ip4_output_if_src+0x144>)
 801cae8:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801caec:	494a      	ldr	r1, [pc, #296]	@ (801cc18 <ip4_output_if_src+0x148>)
 801caee:	484b      	ldr	r0, [pc, #300]	@ (801cc1c <ip4_output_if_src+0x14c>)
 801caf0:	f002 fb44 	bl	801f17c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801caf4:	687b      	ldr	r3, [r7, #4]
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	d060      	beq.n	801cbbc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801cafa:	2314      	movs	r3, #20
 801cafc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801cafe:	2114      	movs	r1, #20
 801cb00:	68f8      	ldr	r0, [r7, #12]
 801cb02:	f7f6 ff01 	bl	8013908 <pbuf_add_header>
 801cb06:	4603      	mov	r3, r0
 801cb08:	2b00      	cmp	r3, #0
 801cb0a:	d002      	beq.n	801cb12 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cb0c:	f06f 0301 	mvn.w	r3, #1
 801cb10:	e07c      	b.n	801cc0c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801cb12:	68fb      	ldr	r3, [r7, #12]
 801cb14:	685b      	ldr	r3, [r3, #4]
 801cb16:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801cb18:	68fb      	ldr	r3, [r7, #12]
 801cb1a:	895b      	ldrh	r3, [r3, #10]
 801cb1c:	2b13      	cmp	r3, #19
 801cb1e:	d806      	bhi.n	801cb2e <ip4_output_if_src+0x5e>
 801cb20:	4b3c      	ldr	r3, [pc, #240]	@ (801cc14 <ip4_output_if_src+0x144>)
 801cb22:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801cb26:	493e      	ldr	r1, [pc, #248]	@ (801cc20 <ip4_output_if_src+0x150>)
 801cb28:	483c      	ldr	r0, [pc, #240]	@ (801cc1c <ip4_output_if_src+0x14c>)
 801cb2a:	f002 fb27 	bl	801f17c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801cb2e:	69fb      	ldr	r3, [r7, #28]
 801cb30:	78fa      	ldrb	r2, [r7, #3]
 801cb32:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801cb34:	69fb      	ldr	r3, [r7, #28]
 801cb36:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801cb3a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801cb3c:	687b      	ldr	r3, [r7, #4]
 801cb3e:	681a      	ldr	r2, [r3, #0]
 801cb40:	69fb      	ldr	r3, [r7, #28]
 801cb42:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801cb44:	8b7b      	ldrh	r3, [r7, #26]
 801cb46:	089b      	lsrs	r3, r3, #2
 801cb48:	b29b      	uxth	r3, r3
 801cb4a:	b2db      	uxtb	r3, r3
 801cb4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cb50:	b2da      	uxtb	r2, r3
 801cb52:	69fb      	ldr	r3, [r7, #28]
 801cb54:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801cb56:	69fb      	ldr	r3, [r7, #28]
 801cb58:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801cb5c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801cb5e:	68fb      	ldr	r3, [r7, #12]
 801cb60:	891b      	ldrh	r3, [r3, #8]
 801cb62:	4618      	mov	r0, r3
 801cb64:	f7f4 fb8c 	bl	8011280 <lwip_htons>
 801cb68:	4603      	mov	r3, r0
 801cb6a:	461a      	mov	r2, r3
 801cb6c:	69fb      	ldr	r3, [r7, #28]
 801cb6e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801cb70:	69fb      	ldr	r3, [r7, #28]
 801cb72:	2200      	movs	r2, #0
 801cb74:	719a      	strb	r2, [r3, #6]
 801cb76:	2200      	movs	r2, #0
 801cb78:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801cb7a:	4b2a      	ldr	r3, [pc, #168]	@ (801cc24 <ip4_output_if_src+0x154>)
 801cb7c:	881b      	ldrh	r3, [r3, #0]
 801cb7e:	4618      	mov	r0, r3
 801cb80:	f7f4 fb7e 	bl	8011280 <lwip_htons>
 801cb84:	4603      	mov	r3, r0
 801cb86:	461a      	mov	r2, r3
 801cb88:	69fb      	ldr	r3, [r7, #28]
 801cb8a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801cb8c:	4b25      	ldr	r3, [pc, #148]	@ (801cc24 <ip4_output_if_src+0x154>)
 801cb8e:	881b      	ldrh	r3, [r3, #0]
 801cb90:	3301      	adds	r3, #1
 801cb92:	b29a      	uxth	r2, r3
 801cb94:	4b23      	ldr	r3, [pc, #140]	@ (801cc24 <ip4_output_if_src+0x154>)
 801cb96:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801cb98:	68bb      	ldr	r3, [r7, #8]
 801cb9a:	2b00      	cmp	r3, #0
 801cb9c:	d104      	bne.n	801cba8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801cb9e:	4b22      	ldr	r3, [pc, #136]	@ (801cc28 <ip4_output_if_src+0x158>)
 801cba0:	681a      	ldr	r2, [r3, #0]
 801cba2:	69fb      	ldr	r3, [r7, #28]
 801cba4:	60da      	str	r2, [r3, #12]
 801cba6:	e003      	b.n	801cbb0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801cba8:	68bb      	ldr	r3, [r7, #8]
 801cbaa:	681a      	ldr	r2, [r3, #0]
 801cbac:	69fb      	ldr	r3, [r7, #28]
 801cbae:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801cbb0:	69fb      	ldr	r3, [r7, #28]
 801cbb2:	2200      	movs	r2, #0
 801cbb4:	729a      	strb	r2, [r3, #10]
 801cbb6:	2200      	movs	r2, #0
 801cbb8:	72da      	strb	r2, [r3, #11]
 801cbba:	e00f      	b.n	801cbdc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801cbbc:	68fb      	ldr	r3, [r7, #12]
 801cbbe:	895b      	ldrh	r3, [r3, #10]
 801cbc0:	2b13      	cmp	r3, #19
 801cbc2:	d802      	bhi.n	801cbca <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cbc4:	f06f 0301 	mvn.w	r3, #1
 801cbc8:	e020      	b.n	801cc0c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801cbca:	68fb      	ldr	r3, [r7, #12]
 801cbcc:	685b      	ldr	r3, [r3, #4]
 801cbce:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801cbd0:	69fb      	ldr	r3, [r7, #28]
 801cbd2:	691b      	ldr	r3, [r3, #16]
 801cbd4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801cbd6:	f107 0314 	add.w	r3, r7, #20
 801cbda:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801cbdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbde:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cbe0:	2b00      	cmp	r3, #0
 801cbe2:	d00c      	beq.n	801cbfe <ip4_output_if_src+0x12e>
 801cbe4:	68fb      	ldr	r3, [r7, #12]
 801cbe6:	891a      	ldrh	r2, [r3, #8]
 801cbe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cbec:	429a      	cmp	r2, r3
 801cbee:	d906      	bls.n	801cbfe <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801cbf0:	687a      	ldr	r2, [r7, #4]
 801cbf2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801cbf4:	68f8      	ldr	r0, [r7, #12]
 801cbf6:	f000 ff0d 	bl	801da14 <ip4_frag>
 801cbfa:	4603      	mov	r3, r0
 801cbfc:	e006      	b.n	801cc0c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801cbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc00:	695b      	ldr	r3, [r3, #20]
 801cc02:	687a      	ldr	r2, [r7, #4]
 801cc04:	68f9      	ldr	r1, [r7, #12]
 801cc06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cc08:	4798      	blx	r3
 801cc0a:	4603      	mov	r3, r0
}
 801cc0c:	4618      	mov	r0, r3
 801cc0e:	3720      	adds	r7, #32
 801cc10:	46bd      	mov	sp, r7
 801cc12:	bd80      	pop	{r7, pc}
 801cc14:	08027190 	.word	0x08027190
 801cc18:	080271c4 	.word	0x080271c4
 801cc1c:	080271d0 	.word	0x080271d0
 801cc20:	080271f8 	.word	0x080271f8
 801cc24:	200689c2 	.word	0x200689c2
 801cc28:	080276b8 	.word	0x080276b8

0801cc2c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801cc2c:	b480      	push	{r7}
 801cc2e:	b085      	sub	sp, #20
 801cc30:	af00      	add	r7, sp, #0
 801cc32:	6078      	str	r0, [r7, #4]
 801cc34:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801cc36:	687b      	ldr	r3, [r7, #4]
 801cc38:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801cc3a:	687b      	ldr	r3, [r7, #4]
 801cc3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cc40:	d002      	beq.n	801cc48 <ip4_addr_isbroadcast_u32+0x1c>
 801cc42:	687b      	ldr	r3, [r7, #4]
 801cc44:	2b00      	cmp	r3, #0
 801cc46:	d101      	bne.n	801cc4c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801cc48:	2301      	movs	r3, #1
 801cc4a:	e02a      	b.n	801cca2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801cc4c:	683b      	ldr	r3, [r7, #0]
 801cc4e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc52:	f003 0302 	and.w	r3, r3, #2
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d101      	bne.n	801cc5e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801cc5a:	2300      	movs	r3, #0
 801cc5c:	e021      	b.n	801cca2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801cc5e:	683b      	ldr	r3, [r7, #0]
 801cc60:	3304      	adds	r3, #4
 801cc62:	681b      	ldr	r3, [r3, #0]
 801cc64:	687a      	ldr	r2, [r7, #4]
 801cc66:	429a      	cmp	r2, r3
 801cc68:	d101      	bne.n	801cc6e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801cc6a:	2300      	movs	r3, #0
 801cc6c:	e019      	b.n	801cca2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801cc6e:	68fa      	ldr	r2, [r7, #12]
 801cc70:	683b      	ldr	r3, [r7, #0]
 801cc72:	3304      	adds	r3, #4
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	405a      	eors	r2, r3
 801cc78:	683b      	ldr	r3, [r7, #0]
 801cc7a:	3308      	adds	r3, #8
 801cc7c:	681b      	ldr	r3, [r3, #0]
 801cc7e:	4013      	ands	r3, r2
 801cc80:	2b00      	cmp	r3, #0
 801cc82:	d10d      	bne.n	801cca0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cc84:	683b      	ldr	r3, [r7, #0]
 801cc86:	3308      	adds	r3, #8
 801cc88:	681b      	ldr	r3, [r3, #0]
 801cc8a:	43da      	mvns	r2, r3
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801cc90:	683b      	ldr	r3, [r7, #0]
 801cc92:	3308      	adds	r3, #8
 801cc94:	681b      	ldr	r3, [r3, #0]
 801cc96:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cc98:	429a      	cmp	r2, r3
 801cc9a:	d101      	bne.n	801cca0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801cc9c:	2301      	movs	r3, #1
 801cc9e:	e000      	b.n	801cca2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801cca0:	2300      	movs	r3, #0
  }
}
 801cca2:	4618      	mov	r0, r3
 801cca4:	3714      	adds	r7, #20
 801cca6:	46bd      	mov	sp, r7
 801cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ccac:	4770      	bx	lr
	...

0801ccb0 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801ccb0:	b580      	push	{r7, lr}
 801ccb2:	b08a      	sub	sp, #40	@ 0x28
 801ccb4:	af00      	add	r7, sp, #0
 801ccb6:	6078      	str	r0, [r7, #4]
 801ccb8:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801ccba:	f107 030c 	add.w	r3, r7, #12
 801ccbe:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801ccc0:	687b      	ldr	r3, [r7, #4]
 801ccc2:	781b      	ldrb	r3, [r3, #0]
 801ccc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801ccc8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cccc:	3301      	adds	r3, #1
 801ccce:	4a89      	ldr	r2, [pc, #548]	@ (801cef4 <ip4addr_aton+0x244>)
 801ccd0:	4413      	add	r3, r2
 801ccd2:	781b      	ldrb	r3, [r3, #0]
 801ccd4:	f003 0304 	and.w	r3, r3, #4
 801ccd8:	2b00      	cmp	r3, #0
 801ccda:	d101      	bne.n	801cce0 <ip4addr_aton+0x30>
      return 0;
 801ccdc:	2300      	movs	r3, #0
 801ccde:	e105      	b.n	801ceec <ip4addr_aton+0x23c>
    }
    val = 0;
 801cce0:	2300      	movs	r3, #0
 801cce2:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 801cce4:	230a      	movs	r3, #10
 801cce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801ccea:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ccee:	2b30      	cmp	r3, #48	@ 0x30
 801ccf0:	d11c      	bne.n	801cd2c <ip4addr_aton+0x7c>
      c = *++cp;
 801ccf2:	687b      	ldr	r3, [r7, #4]
 801ccf4:	3301      	adds	r3, #1
 801ccf6:	607b      	str	r3, [r7, #4]
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	781b      	ldrb	r3, [r3, #0]
 801ccfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 801cd00:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd04:	2b78      	cmp	r3, #120	@ 0x78
 801cd06:	d003      	beq.n	801cd10 <ip4addr_aton+0x60>
 801cd08:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd0c:	2b58      	cmp	r3, #88	@ 0x58
 801cd0e:	d10a      	bne.n	801cd26 <ip4addr_aton+0x76>
        base = 16;
 801cd10:	2310      	movs	r3, #16
 801cd12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801cd16:	687b      	ldr	r3, [r7, #4]
 801cd18:	3301      	adds	r3, #1
 801cd1a:	607b      	str	r3, [r7, #4]
 801cd1c:	687b      	ldr	r3, [r7, #4]
 801cd1e:	781b      	ldrb	r3, [r3, #0]
 801cd20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cd24:	e002      	b.n	801cd2c <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801cd26:	2308      	movs	r3, #8
 801cd28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801cd2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd30:	3301      	adds	r3, #1
 801cd32:	4a70      	ldr	r2, [pc, #448]	@ (801cef4 <ip4addr_aton+0x244>)
 801cd34:	4413      	add	r3, r2
 801cd36:	781b      	ldrb	r3, [r3, #0]
 801cd38:	f003 0304 	and.w	r3, r3, #4
 801cd3c:	2b00      	cmp	r3, #0
 801cd3e:	d011      	beq.n	801cd64 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801cd40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cd44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cd46:	fb03 f202 	mul.w	r2, r3, r2
 801cd4a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd4e:	4413      	add	r3, r2
 801cd50:	3b30      	subs	r3, #48	@ 0x30
 801cd52:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cd54:	687b      	ldr	r3, [r7, #4]
 801cd56:	3301      	adds	r3, #1
 801cd58:	607b      	str	r3, [r7, #4]
 801cd5a:	687b      	ldr	r3, [r7, #4]
 801cd5c:	781b      	ldrb	r3, [r3, #0]
 801cd5e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cd62:	e7e3      	b.n	801cd2c <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801cd64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cd68:	2b10      	cmp	r3, #16
 801cd6a:	d127      	bne.n	801cdbc <ip4addr_aton+0x10c>
 801cd6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd70:	3301      	adds	r3, #1
 801cd72:	4a60      	ldr	r2, [pc, #384]	@ (801cef4 <ip4addr_aton+0x244>)
 801cd74:	4413      	add	r3, r2
 801cd76:	781b      	ldrb	r3, [r3, #0]
 801cd78:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801cd7c:	2b00      	cmp	r3, #0
 801cd7e:	d01d      	beq.n	801cdbc <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801cd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd82:	011b      	lsls	r3, r3, #4
 801cd84:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cd88:	f102 010a 	add.w	r1, r2, #10
 801cd8c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cd90:	3201      	adds	r2, #1
 801cd92:	4858      	ldr	r0, [pc, #352]	@ (801cef4 <ip4addr_aton+0x244>)
 801cd94:	4402      	add	r2, r0
 801cd96:	7812      	ldrb	r2, [r2, #0]
 801cd98:	f002 0203 	and.w	r2, r2, #3
 801cd9c:	2a02      	cmp	r2, #2
 801cd9e:	d101      	bne.n	801cda4 <ip4addr_aton+0xf4>
 801cda0:	2261      	movs	r2, #97	@ 0x61
 801cda2:	e000      	b.n	801cda6 <ip4addr_aton+0xf6>
 801cda4:	2241      	movs	r2, #65	@ 0x41
 801cda6:	1a8a      	subs	r2, r1, r2
 801cda8:	4313      	orrs	r3, r2
 801cdaa:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cdac:	687b      	ldr	r3, [r7, #4]
 801cdae:	3301      	adds	r3, #1
 801cdb0:	607b      	str	r3, [r7, #4]
 801cdb2:	687b      	ldr	r3, [r7, #4]
 801cdb4:	781b      	ldrb	r3, [r3, #0]
 801cdb6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 801cdba:	e7b7      	b.n	801cd2c <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801cdbc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cdc0:	2b2e      	cmp	r3, #46	@ 0x2e
 801cdc2:	d114      	bne.n	801cdee <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801cdc4:	f107 030c 	add.w	r3, r7, #12
 801cdc8:	330c      	adds	r3, #12
 801cdca:	69fa      	ldr	r2, [r7, #28]
 801cdcc:	429a      	cmp	r2, r3
 801cdce:	d301      	bcc.n	801cdd4 <ip4addr_aton+0x124>
        return 0;
 801cdd0:	2300      	movs	r3, #0
 801cdd2:	e08b      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801cdd4:	69fb      	ldr	r3, [r7, #28]
 801cdd6:	1d1a      	adds	r2, r3, #4
 801cdd8:	61fa      	str	r2, [r7, #28]
 801cdda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cddc:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801cdde:	687b      	ldr	r3, [r7, #4]
 801cde0:	3301      	adds	r3, #1
 801cde2:	607b      	str	r3, [r7, #4]
 801cde4:	687b      	ldr	r3, [r7, #4]
 801cde6:	781b      	ldrb	r3, [r3, #0]
 801cde8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801cdec:	e76c      	b.n	801ccc8 <ip4addr_aton+0x18>
    } else {
      break;
 801cdee:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801cdf0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cdf4:	2b00      	cmp	r3, #0
 801cdf6:	d00b      	beq.n	801ce10 <ip4addr_aton+0x160>
 801cdf8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cdfc:	3301      	adds	r3, #1
 801cdfe:	4a3d      	ldr	r2, [pc, #244]	@ (801cef4 <ip4addr_aton+0x244>)
 801ce00:	4413      	add	r3, r2
 801ce02:	781b      	ldrb	r3, [r3, #0]
 801ce04:	f003 0308 	and.w	r3, r3, #8
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	d101      	bne.n	801ce10 <ip4addr_aton+0x160>
    return 0;
 801ce0c:	2300      	movs	r3, #0
 801ce0e:	e06d      	b.n	801ceec <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801ce10:	f107 030c 	add.w	r3, r7, #12
 801ce14:	69fa      	ldr	r2, [r7, #28]
 801ce16:	1ad3      	subs	r3, r2, r3
 801ce18:	109b      	asrs	r3, r3, #2
 801ce1a:	3301      	adds	r3, #1
 801ce1c:	2b04      	cmp	r3, #4
 801ce1e:	d853      	bhi.n	801cec8 <ip4addr_aton+0x218>
 801ce20:	a201      	add	r2, pc, #4	@ (adr r2, 801ce28 <ip4addr_aton+0x178>)
 801ce22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ce26:	bf00      	nop
 801ce28:	0801ce3d 	.word	0x0801ce3d
 801ce2c:	0801ced7 	.word	0x0801ced7
 801ce30:	0801ce41 	.word	0x0801ce41
 801ce34:	0801ce63 	.word	0x0801ce63
 801ce38:	0801ce91 	.word	0x0801ce91

    case 0:
      return 0;       /* initial nondigit */
 801ce3c:	2300      	movs	r3, #0
 801ce3e:	e055      	b.n	801ceec <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801ce40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ce46:	d301      	bcc.n	801ce4c <ip4addr_aton+0x19c>
        return 0;
 801ce48:	2300      	movs	r3, #0
 801ce4a:	e04f      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801ce4c:	68fb      	ldr	r3, [r7, #12]
 801ce4e:	2bff      	cmp	r3, #255	@ 0xff
 801ce50:	d901      	bls.n	801ce56 <ip4addr_aton+0x1a6>
        return 0;
 801ce52:	2300      	movs	r3, #0
 801ce54:	e04a      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801ce56:	68fb      	ldr	r3, [r7, #12]
 801ce58:	061b      	lsls	r3, r3, #24
 801ce5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce5c:	4313      	orrs	r3, r2
 801ce5e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801ce60:	e03a      	b.n	801ced8 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801ce62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ce68:	d301      	bcc.n	801ce6e <ip4addr_aton+0x1be>
        return 0;
 801ce6a:	2300      	movs	r3, #0
 801ce6c:	e03e      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801ce6e:	68fb      	ldr	r3, [r7, #12]
 801ce70:	2bff      	cmp	r3, #255	@ 0xff
 801ce72:	d802      	bhi.n	801ce7a <ip4addr_aton+0x1ca>
 801ce74:	693b      	ldr	r3, [r7, #16]
 801ce76:	2bff      	cmp	r3, #255	@ 0xff
 801ce78:	d901      	bls.n	801ce7e <ip4addr_aton+0x1ce>
        return 0;
 801ce7a:	2300      	movs	r3, #0
 801ce7c:	e036      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801ce7e:	68fb      	ldr	r3, [r7, #12]
 801ce80:	061a      	lsls	r2, r3, #24
 801ce82:	693b      	ldr	r3, [r7, #16]
 801ce84:	041b      	lsls	r3, r3, #16
 801ce86:	4313      	orrs	r3, r2
 801ce88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce8a:	4313      	orrs	r3, r2
 801ce8c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801ce8e:	e023      	b.n	801ced8 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801ce90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce92:	2bff      	cmp	r3, #255	@ 0xff
 801ce94:	d901      	bls.n	801ce9a <ip4addr_aton+0x1ea>
        return 0;
 801ce96:	2300      	movs	r3, #0
 801ce98:	e028      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801ce9a:	68fb      	ldr	r3, [r7, #12]
 801ce9c:	2bff      	cmp	r3, #255	@ 0xff
 801ce9e:	d805      	bhi.n	801ceac <ip4addr_aton+0x1fc>
 801cea0:	693b      	ldr	r3, [r7, #16]
 801cea2:	2bff      	cmp	r3, #255	@ 0xff
 801cea4:	d802      	bhi.n	801ceac <ip4addr_aton+0x1fc>
 801cea6:	697b      	ldr	r3, [r7, #20]
 801cea8:	2bff      	cmp	r3, #255	@ 0xff
 801ceaa:	d901      	bls.n	801ceb0 <ip4addr_aton+0x200>
        return 0;
 801ceac:	2300      	movs	r3, #0
 801ceae:	e01d      	b.n	801ceec <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801ceb0:	68fb      	ldr	r3, [r7, #12]
 801ceb2:	061a      	lsls	r2, r3, #24
 801ceb4:	693b      	ldr	r3, [r7, #16]
 801ceb6:	041b      	lsls	r3, r3, #16
 801ceb8:	431a      	orrs	r2, r3
 801ceba:	697b      	ldr	r3, [r7, #20]
 801cebc:	021b      	lsls	r3, r3, #8
 801cebe:	4313      	orrs	r3, r2
 801cec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cec2:	4313      	orrs	r3, r2
 801cec4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801cec6:	e007      	b.n	801ced8 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801cec8:	4b0b      	ldr	r3, [pc, #44]	@ (801cef8 <ip4addr_aton+0x248>)
 801ceca:	22f9      	movs	r2, #249	@ 0xf9
 801cecc:	490b      	ldr	r1, [pc, #44]	@ (801cefc <ip4addr_aton+0x24c>)
 801cece:	480c      	ldr	r0, [pc, #48]	@ (801cf00 <ip4addr_aton+0x250>)
 801ced0:	f002 f954 	bl	801f17c <iprintf>
      break;
 801ced4:	e000      	b.n	801ced8 <ip4addr_aton+0x228>
      break;
 801ced6:	bf00      	nop
  }
  if (addr) {
 801ced8:	683b      	ldr	r3, [r7, #0]
 801ceda:	2b00      	cmp	r3, #0
 801cedc:	d005      	beq.n	801ceea <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801cede:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cee0:	f7f4 f9e4 	bl	80112ac <lwip_htonl>
 801cee4:	4602      	mov	r2, r0
 801cee6:	683b      	ldr	r3, [r7, #0]
 801cee8:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801ceea:	2301      	movs	r3, #1
}
 801ceec:	4618      	mov	r0, r3
 801ceee:	3728      	adds	r7, #40	@ 0x28
 801cef0:	46bd      	mov	sp, r7
 801cef2:	bd80      	pop	{r7, pc}
 801cef4:	08027973 	.word	0x08027973
 801cef8:	08027228 	.word	0x08027228
 801cefc:	08027264 	.word	0x08027264
 801cf00:	08027270 	.word	0x08027270

0801cf04 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801cf04:	b580      	push	{r7, lr}
 801cf06:	b082      	sub	sp, #8
 801cf08:	af00      	add	r7, sp, #0
 801cf0a:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801cf0c:	2210      	movs	r2, #16
 801cf0e:	4904      	ldr	r1, [pc, #16]	@ (801cf20 <ip4addr_ntoa+0x1c>)
 801cf10:	6878      	ldr	r0, [r7, #4]
 801cf12:	f000 f807 	bl	801cf24 <ip4addr_ntoa_r>
 801cf16:	4603      	mov	r3, r0
}
 801cf18:	4618      	mov	r0, r3
 801cf1a:	3708      	adds	r7, #8
 801cf1c:	46bd      	mov	sp, r7
 801cf1e:	bd80      	pop	{r7, pc}
 801cf20:	200689c4 	.word	0x200689c4

0801cf24 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801cf24:	b480      	push	{r7}
 801cf26:	b08d      	sub	sp, #52	@ 0x34
 801cf28:	af00      	add	r7, sp, #0
 801cf2a:	60f8      	str	r0, [r7, #12]
 801cf2c:	60b9      	str	r1, [r7, #8]
 801cf2e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801cf30:	2300      	movs	r3, #0
 801cf32:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801cf34:	68fb      	ldr	r3, [r7, #12]
 801cf36:	681b      	ldr	r3, [r3, #0]
 801cf38:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801cf3a:	68bb      	ldr	r3, [r7, #8]
 801cf3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801cf3e:	f107 0318 	add.w	r3, r7, #24
 801cf42:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801cf44:	2300      	movs	r3, #0
 801cf46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801cf4a:	e058      	b.n	801cffe <ip4addr_ntoa_r+0xda>
    i = 0;
 801cf4c:	2300      	movs	r3, #0
 801cf4e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 801cf52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf54:	781a      	ldrb	r2, [r3, #0]
 801cf56:	4b32      	ldr	r3, [pc, #200]	@ (801d020 <ip4addr_ntoa_r+0xfc>)
 801cf58:	fba3 1302 	umull	r1, r3, r3, r2
 801cf5c:	08d9      	lsrs	r1, r3, #3
 801cf5e:	460b      	mov	r3, r1
 801cf60:	009b      	lsls	r3, r3, #2
 801cf62:	440b      	add	r3, r1
 801cf64:	005b      	lsls	r3, r3, #1
 801cf66:	1ad3      	subs	r3, r2, r3
 801cf68:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801cf6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf6c:	781b      	ldrb	r3, [r3, #0]
 801cf6e:	4a2c      	ldr	r2, [pc, #176]	@ (801d020 <ip4addr_ntoa_r+0xfc>)
 801cf70:	fba2 2303 	umull	r2, r3, r2, r3
 801cf74:	08db      	lsrs	r3, r3, #3
 801cf76:	b2da      	uxtb	r2, r3
 801cf78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf7a:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801cf7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801cf80:	1c5a      	adds	r2, r3, #1
 801cf82:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801cf86:	4619      	mov	r1, r3
 801cf88:	7ffb      	ldrb	r3, [r7, #31]
 801cf8a:	3330      	adds	r3, #48	@ 0x30
 801cf8c:	b2da      	uxtb	r2, r3
 801cf8e:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 801cf92:	443b      	add	r3, r7
 801cf94:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801cf98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf9a:	781b      	ldrb	r3, [r3, #0]
 801cf9c:	2b00      	cmp	r3, #0
 801cf9e:	d1d8      	bne.n	801cf52 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801cfa0:	e011      	b.n	801cfc6 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 801cfa2:	6a3b      	ldr	r3, [r7, #32]
 801cfa4:	1c5a      	adds	r2, r3, #1
 801cfa6:	623a      	str	r2, [r7, #32]
 801cfa8:	687a      	ldr	r2, [r7, #4]
 801cfaa:	429a      	cmp	r2, r3
 801cfac:	dc01      	bgt.n	801cfb2 <ip4addr_ntoa_r+0x8e>
        return NULL;
 801cfae:	2300      	movs	r3, #0
 801cfb0:	e030      	b.n	801d014 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 801cfb2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801cfb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfb8:	1c59      	adds	r1, r3, #1
 801cfba:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801cfbc:	3230      	adds	r2, #48	@ 0x30
 801cfbe:	443a      	add	r2, r7
 801cfc0:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801cfc4:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801cfc6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801cfca:	1e5a      	subs	r2, r3, #1
 801cfcc:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801cfd0:	2b00      	cmp	r3, #0
 801cfd2:	d1e6      	bne.n	801cfa2 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801cfd4:	6a3b      	ldr	r3, [r7, #32]
 801cfd6:	1c5a      	adds	r2, r3, #1
 801cfd8:	623a      	str	r2, [r7, #32]
 801cfda:	687a      	ldr	r2, [r7, #4]
 801cfdc:	429a      	cmp	r2, r3
 801cfde:	dc01      	bgt.n	801cfe4 <ip4addr_ntoa_r+0xc0>
      return NULL;
 801cfe0:	2300      	movs	r3, #0
 801cfe2:	e017      	b.n	801d014 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 801cfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfe6:	1c5a      	adds	r2, r3, #1
 801cfe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cfea:	222e      	movs	r2, #46	@ 0x2e
 801cfec:	701a      	strb	r2, [r3, #0]
    ap++;
 801cfee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cff0:	3301      	adds	r3, #1
 801cff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801cff4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801cff8:	3301      	adds	r3, #1
 801cffa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801cffe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801d002:	2b03      	cmp	r3, #3
 801d004:	d9a2      	bls.n	801cf4c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801d006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d008:	3b01      	subs	r3, #1
 801d00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d00e:	2200      	movs	r2, #0
 801d010:	701a      	strb	r2, [r3, #0]
  return buf;
 801d012:	68bb      	ldr	r3, [r7, #8]
}
 801d014:	4618      	mov	r0, r3
 801d016:	3734      	adds	r7, #52	@ 0x34
 801d018:	46bd      	mov	sp, r7
 801d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d01e:	4770      	bx	lr
 801d020:	cccccccd 	.word	0xcccccccd

0801d024 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d024:	b580      	push	{r7, lr}
 801d026:	b084      	sub	sp, #16
 801d028:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d02a:	2300      	movs	r3, #0
 801d02c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d02e:	4b12      	ldr	r3, [pc, #72]	@ (801d078 <ip_reass_tmr+0x54>)
 801d030:	681b      	ldr	r3, [r3, #0]
 801d032:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d034:	e018      	b.n	801d068 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d036:	68fb      	ldr	r3, [r7, #12]
 801d038:	7fdb      	ldrb	r3, [r3, #31]
 801d03a:	2b00      	cmp	r3, #0
 801d03c:	d00b      	beq.n	801d056 <ip_reass_tmr+0x32>
      r->timer--;
 801d03e:	68fb      	ldr	r3, [r7, #12]
 801d040:	7fdb      	ldrb	r3, [r3, #31]
 801d042:	3b01      	subs	r3, #1
 801d044:	b2da      	uxtb	r2, r3
 801d046:	68fb      	ldr	r3, [r7, #12]
 801d048:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d04a:	68fb      	ldr	r3, [r7, #12]
 801d04c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d04e:	68fb      	ldr	r3, [r7, #12]
 801d050:	681b      	ldr	r3, [r3, #0]
 801d052:	60fb      	str	r3, [r7, #12]
 801d054:	e008      	b.n	801d068 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d056:	68fb      	ldr	r3, [r7, #12]
 801d058:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d05a:	68fb      	ldr	r3, [r7, #12]
 801d05c:	681b      	ldr	r3, [r3, #0]
 801d05e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d060:	68b9      	ldr	r1, [r7, #8]
 801d062:	6878      	ldr	r0, [r7, #4]
 801d064:	f000 f80a 	bl	801d07c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d068:	68fb      	ldr	r3, [r7, #12]
 801d06a:	2b00      	cmp	r3, #0
 801d06c:	d1e3      	bne.n	801d036 <ip_reass_tmr+0x12>
    }
  }
}
 801d06e:	bf00      	nop
 801d070:	bf00      	nop
 801d072:	3710      	adds	r7, #16
 801d074:	46bd      	mov	sp, r7
 801d076:	bd80      	pop	{r7, pc}
 801d078:	200689d4 	.word	0x200689d4

0801d07c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d07c:	b580      	push	{r7, lr}
 801d07e:	b088      	sub	sp, #32
 801d080:	af00      	add	r7, sp, #0
 801d082:	6078      	str	r0, [r7, #4]
 801d084:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d086:	2300      	movs	r3, #0
 801d088:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d08a:	683a      	ldr	r2, [r7, #0]
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	429a      	cmp	r2, r3
 801d090:	d105      	bne.n	801d09e <ip_reass_free_complete_datagram+0x22>
 801d092:	4b45      	ldr	r3, [pc, #276]	@ (801d1a8 <ip_reass_free_complete_datagram+0x12c>)
 801d094:	22ab      	movs	r2, #171	@ 0xab
 801d096:	4945      	ldr	r1, [pc, #276]	@ (801d1ac <ip_reass_free_complete_datagram+0x130>)
 801d098:	4845      	ldr	r0, [pc, #276]	@ (801d1b0 <ip_reass_free_complete_datagram+0x134>)
 801d09a:	f002 f86f 	bl	801f17c <iprintf>
  if (prev != NULL) {
 801d09e:	683b      	ldr	r3, [r7, #0]
 801d0a0:	2b00      	cmp	r3, #0
 801d0a2:	d00a      	beq.n	801d0ba <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d0a4:	683b      	ldr	r3, [r7, #0]
 801d0a6:	681b      	ldr	r3, [r3, #0]
 801d0a8:	687a      	ldr	r2, [r7, #4]
 801d0aa:	429a      	cmp	r2, r3
 801d0ac:	d005      	beq.n	801d0ba <ip_reass_free_complete_datagram+0x3e>
 801d0ae:	4b3e      	ldr	r3, [pc, #248]	@ (801d1a8 <ip_reass_free_complete_datagram+0x12c>)
 801d0b0:	22ad      	movs	r2, #173	@ 0xad
 801d0b2:	4940      	ldr	r1, [pc, #256]	@ (801d1b4 <ip_reass_free_complete_datagram+0x138>)
 801d0b4:	483e      	ldr	r0, [pc, #248]	@ (801d1b0 <ip_reass_free_complete_datagram+0x134>)
 801d0b6:	f002 f861 	bl	801f17c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d0ba:	687b      	ldr	r3, [r7, #4]
 801d0bc:	685b      	ldr	r3, [r3, #4]
 801d0be:	685b      	ldr	r3, [r3, #4]
 801d0c0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d0c2:	697b      	ldr	r3, [r7, #20]
 801d0c4:	889b      	ldrh	r3, [r3, #4]
 801d0c6:	b29b      	uxth	r3, r3
 801d0c8:	2b00      	cmp	r3, #0
 801d0ca:	d12a      	bne.n	801d122 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d0cc:	687b      	ldr	r3, [r7, #4]
 801d0ce:	685b      	ldr	r3, [r3, #4]
 801d0d0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d0d2:	697b      	ldr	r3, [r7, #20]
 801d0d4:	681a      	ldr	r2, [r3, #0]
 801d0d6:	687b      	ldr	r3, [r7, #4]
 801d0d8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d0da:	69bb      	ldr	r3, [r7, #24]
 801d0dc:	6858      	ldr	r0, [r3, #4]
 801d0de:	687b      	ldr	r3, [r7, #4]
 801d0e0:	3308      	adds	r3, #8
 801d0e2:	2214      	movs	r2, #20
 801d0e4:	4619      	mov	r1, r3
 801d0e6:	f002 fc5a 	bl	801f99e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d0ea:	2101      	movs	r1, #1
 801d0ec:	69b8      	ldr	r0, [r7, #24]
 801d0ee:	f7ff f9c9 	bl	801c484 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d0f2:	69b8      	ldr	r0, [r7, #24]
 801d0f4:	f7f6 fd2c 	bl	8013b50 <pbuf_clen>
 801d0f8:	4603      	mov	r3, r0
 801d0fa:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d0fc:	8bfa      	ldrh	r2, [r7, #30]
 801d0fe:	8a7b      	ldrh	r3, [r7, #18]
 801d100:	4413      	add	r3, r2
 801d102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d106:	db05      	blt.n	801d114 <ip_reass_free_complete_datagram+0x98>
 801d108:	4b27      	ldr	r3, [pc, #156]	@ (801d1a8 <ip_reass_free_complete_datagram+0x12c>)
 801d10a:	22bc      	movs	r2, #188	@ 0xbc
 801d10c:	492a      	ldr	r1, [pc, #168]	@ (801d1b8 <ip_reass_free_complete_datagram+0x13c>)
 801d10e:	4828      	ldr	r0, [pc, #160]	@ (801d1b0 <ip_reass_free_complete_datagram+0x134>)
 801d110:	f002 f834 	bl	801f17c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d114:	8bfa      	ldrh	r2, [r7, #30]
 801d116:	8a7b      	ldrh	r3, [r7, #18]
 801d118:	4413      	add	r3, r2
 801d11a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d11c:	69b8      	ldr	r0, [r7, #24]
 801d11e:	f7f6 fc89 	bl	8013a34 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	685b      	ldr	r3, [r3, #4]
 801d126:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d128:	e01f      	b.n	801d16a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d12a:	69bb      	ldr	r3, [r7, #24]
 801d12c:	685b      	ldr	r3, [r3, #4]
 801d12e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d130:	69bb      	ldr	r3, [r7, #24]
 801d132:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d134:	697b      	ldr	r3, [r7, #20]
 801d136:	681b      	ldr	r3, [r3, #0]
 801d138:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d13a:	68f8      	ldr	r0, [r7, #12]
 801d13c:	f7f6 fd08 	bl	8013b50 <pbuf_clen>
 801d140:	4603      	mov	r3, r0
 801d142:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d144:	8bfa      	ldrh	r2, [r7, #30]
 801d146:	8a7b      	ldrh	r3, [r7, #18]
 801d148:	4413      	add	r3, r2
 801d14a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d14e:	db05      	blt.n	801d15c <ip_reass_free_complete_datagram+0xe0>
 801d150:	4b15      	ldr	r3, [pc, #84]	@ (801d1a8 <ip_reass_free_complete_datagram+0x12c>)
 801d152:	22cc      	movs	r2, #204	@ 0xcc
 801d154:	4918      	ldr	r1, [pc, #96]	@ (801d1b8 <ip_reass_free_complete_datagram+0x13c>)
 801d156:	4816      	ldr	r0, [pc, #88]	@ (801d1b0 <ip_reass_free_complete_datagram+0x134>)
 801d158:	f002 f810 	bl	801f17c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d15c:	8bfa      	ldrh	r2, [r7, #30]
 801d15e:	8a7b      	ldrh	r3, [r7, #18]
 801d160:	4413      	add	r3, r2
 801d162:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d164:	68f8      	ldr	r0, [r7, #12]
 801d166:	f7f6 fc65 	bl	8013a34 <pbuf_free>
  while (p != NULL) {
 801d16a:	69bb      	ldr	r3, [r7, #24]
 801d16c:	2b00      	cmp	r3, #0
 801d16e:	d1dc      	bne.n	801d12a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d170:	6839      	ldr	r1, [r7, #0]
 801d172:	6878      	ldr	r0, [r7, #4]
 801d174:	f000 f8c2 	bl	801d2fc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d178:	4b10      	ldr	r3, [pc, #64]	@ (801d1bc <ip_reass_free_complete_datagram+0x140>)
 801d17a:	881b      	ldrh	r3, [r3, #0]
 801d17c:	8bfa      	ldrh	r2, [r7, #30]
 801d17e:	429a      	cmp	r2, r3
 801d180:	d905      	bls.n	801d18e <ip_reass_free_complete_datagram+0x112>
 801d182:	4b09      	ldr	r3, [pc, #36]	@ (801d1a8 <ip_reass_free_complete_datagram+0x12c>)
 801d184:	22d2      	movs	r2, #210	@ 0xd2
 801d186:	490e      	ldr	r1, [pc, #56]	@ (801d1c0 <ip_reass_free_complete_datagram+0x144>)
 801d188:	4809      	ldr	r0, [pc, #36]	@ (801d1b0 <ip_reass_free_complete_datagram+0x134>)
 801d18a:	f001 fff7 	bl	801f17c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d18e:	4b0b      	ldr	r3, [pc, #44]	@ (801d1bc <ip_reass_free_complete_datagram+0x140>)
 801d190:	881a      	ldrh	r2, [r3, #0]
 801d192:	8bfb      	ldrh	r3, [r7, #30]
 801d194:	1ad3      	subs	r3, r2, r3
 801d196:	b29a      	uxth	r2, r3
 801d198:	4b08      	ldr	r3, [pc, #32]	@ (801d1bc <ip_reass_free_complete_datagram+0x140>)
 801d19a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d19c:	8bfb      	ldrh	r3, [r7, #30]
}
 801d19e:	4618      	mov	r0, r3
 801d1a0:	3720      	adds	r7, #32
 801d1a2:	46bd      	mov	sp, r7
 801d1a4:	bd80      	pop	{r7, pc}
 801d1a6:	bf00      	nop
 801d1a8:	08027298 	.word	0x08027298
 801d1ac:	080272d4 	.word	0x080272d4
 801d1b0:	080272e0 	.word	0x080272e0
 801d1b4:	08027308 	.word	0x08027308
 801d1b8:	0802731c 	.word	0x0802731c
 801d1bc:	200689d8 	.word	0x200689d8
 801d1c0:	0802733c 	.word	0x0802733c

0801d1c4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d1c4:	b580      	push	{r7, lr}
 801d1c6:	b08a      	sub	sp, #40	@ 0x28
 801d1c8:	af00      	add	r7, sp, #0
 801d1ca:	6078      	str	r0, [r7, #4]
 801d1cc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d1ce:	2300      	movs	r3, #0
 801d1d0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d1d2:	2300      	movs	r3, #0
 801d1d4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d1d6:	2300      	movs	r3, #0
 801d1d8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d1da:	2300      	movs	r3, #0
 801d1dc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d1de:	2300      	movs	r3, #0
 801d1e0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d1e2:	4b28      	ldr	r3, [pc, #160]	@ (801d284 <ip_reass_remove_oldest_datagram+0xc0>)
 801d1e4:	681b      	ldr	r3, [r3, #0]
 801d1e6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d1e8:	e030      	b.n	801d24c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1ec:	695a      	ldr	r2, [r3, #20]
 801d1ee:	687b      	ldr	r3, [r7, #4]
 801d1f0:	68db      	ldr	r3, [r3, #12]
 801d1f2:	429a      	cmp	r2, r3
 801d1f4:	d10c      	bne.n	801d210 <ip_reass_remove_oldest_datagram+0x4c>
 801d1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1f8:	699a      	ldr	r2, [r3, #24]
 801d1fa:	687b      	ldr	r3, [r7, #4]
 801d1fc:	691b      	ldr	r3, [r3, #16]
 801d1fe:	429a      	cmp	r2, r3
 801d200:	d106      	bne.n	801d210 <ip_reass_remove_oldest_datagram+0x4c>
 801d202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d204:	899a      	ldrh	r2, [r3, #12]
 801d206:	687b      	ldr	r3, [r7, #4]
 801d208:	889b      	ldrh	r3, [r3, #4]
 801d20a:	b29b      	uxth	r3, r3
 801d20c:	429a      	cmp	r2, r3
 801d20e:	d014      	beq.n	801d23a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d210:	693b      	ldr	r3, [r7, #16]
 801d212:	3301      	adds	r3, #1
 801d214:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d216:	6a3b      	ldr	r3, [r7, #32]
 801d218:	2b00      	cmp	r3, #0
 801d21a:	d104      	bne.n	801d226 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d21e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d220:	69fb      	ldr	r3, [r7, #28]
 801d222:	61bb      	str	r3, [r7, #24]
 801d224:	e009      	b.n	801d23a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d228:	7fda      	ldrb	r2, [r3, #31]
 801d22a:	6a3b      	ldr	r3, [r7, #32]
 801d22c:	7fdb      	ldrb	r3, [r3, #31]
 801d22e:	429a      	cmp	r2, r3
 801d230:	d803      	bhi.n	801d23a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d234:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d236:	69fb      	ldr	r3, [r7, #28]
 801d238:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d23c:	681b      	ldr	r3, [r3, #0]
 801d23e:	2b00      	cmp	r3, #0
 801d240:	d001      	beq.n	801d246 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d244:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d248:	681b      	ldr	r3, [r3, #0]
 801d24a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d24e:	2b00      	cmp	r3, #0
 801d250:	d1cb      	bne.n	801d1ea <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d252:	6a3b      	ldr	r3, [r7, #32]
 801d254:	2b00      	cmp	r3, #0
 801d256:	d008      	beq.n	801d26a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d258:	69b9      	ldr	r1, [r7, #24]
 801d25a:	6a38      	ldr	r0, [r7, #32]
 801d25c:	f7ff ff0e 	bl	801d07c <ip_reass_free_complete_datagram>
 801d260:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d262:	697a      	ldr	r2, [r7, #20]
 801d264:	68fb      	ldr	r3, [r7, #12]
 801d266:	4413      	add	r3, r2
 801d268:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d26a:	697a      	ldr	r2, [r7, #20]
 801d26c:	683b      	ldr	r3, [r7, #0]
 801d26e:	429a      	cmp	r2, r3
 801d270:	da02      	bge.n	801d278 <ip_reass_remove_oldest_datagram+0xb4>
 801d272:	693b      	ldr	r3, [r7, #16]
 801d274:	2b01      	cmp	r3, #1
 801d276:	dcac      	bgt.n	801d1d2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d278:	697b      	ldr	r3, [r7, #20]
}
 801d27a:	4618      	mov	r0, r3
 801d27c:	3728      	adds	r7, #40	@ 0x28
 801d27e:	46bd      	mov	sp, r7
 801d280:	bd80      	pop	{r7, pc}
 801d282:	bf00      	nop
 801d284:	200689d4 	.word	0x200689d4

0801d288 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d288:	b580      	push	{r7, lr}
 801d28a:	b084      	sub	sp, #16
 801d28c:	af00      	add	r7, sp, #0
 801d28e:	6078      	str	r0, [r7, #4]
 801d290:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d292:	2004      	movs	r0, #4
 801d294:	f7f5 fcb4 	bl	8012c00 <memp_malloc>
 801d298:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d29a:	68fb      	ldr	r3, [r7, #12]
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d110      	bne.n	801d2c2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d2a0:	6839      	ldr	r1, [r7, #0]
 801d2a2:	6878      	ldr	r0, [r7, #4]
 801d2a4:	f7ff ff8e 	bl	801d1c4 <ip_reass_remove_oldest_datagram>
 801d2a8:	4602      	mov	r2, r0
 801d2aa:	683b      	ldr	r3, [r7, #0]
 801d2ac:	4293      	cmp	r3, r2
 801d2ae:	dc03      	bgt.n	801d2b8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d2b0:	2004      	movs	r0, #4
 801d2b2:	f7f5 fca5 	bl	8012c00 <memp_malloc>
 801d2b6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d2b8:	68fb      	ldr	r3, [r7, #12]
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d101      	bne.n	801d2c2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d2be:	2300      	movs	r3, #0
 801d2c0:	e016      	b.n	801d2f0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d2c2:	2220      	movs	r2, #32
 801d2c4:	2100      	movs	r1, #0
 801d2c6:	68f8      	ldr	r0, [r7, #12]
 801d2c8:	f002 f98c 	bl	801f5e4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d2cc:	68fb      	ldr	r3, [r7, #12]
 801d2ce:	220f      	movs	r2, #15
 801d2d0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d2d2:	4b09      	ldr	r3, [pc, #36]	@ (801d2f8 <ip_reass_enqueue_new_datagram+0x70>)
 801d2d4:	681a      	ldr	r2, [r3, #0]
 801d2d6:	68fb      	ldr	r3, [r7, #12]
 801d2d8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d2da:	4a07      	ldr	r2, [pc, #28]	@ (801d2f8 <ip_reass_enqueue_new_datagram+0x70>)
 801d2dc:	68fb      	ldr	r3, [r7, #12]
 801d2de:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d2e0:	68fb      	ldr	r3, [r7, #12]
 801d2e2:	3308      	adds	r3, #8
 801d2e4:	2214      	movs	r2, #20
 801d2e6:	6879      	ldr	r1, [r7, #4]
 801d2e8:	4618      	mov	r0, r3
 801d2ea:	f002 fb58 	bl	801f99e <memcpy>
  return ipr;
 801d2ee:	68fb      	ldr	r3, [r7, #12]
}
 801d2f0:	4618      	mov	r0, r3
 801d2f2:	3710      	adds	r7, #16
 801d2f4:	46bd      	mov	sp, r7
 801d2f6:	bd80      	pop	{r7, pc}
 801d2f8:	200689d4 	.word	0x200689d4

0801d2fc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d2fc:	b580      	push	{r7, lr}
 801d2fe:	b082      	sub	sp, #8
 801d300:	af00      	add	r7, sp, #0
 801d302:	6078      	str	r0, [r7, #4]
 801d304:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d306:	4b10      	ldr	r3, [pc, #64]	@ (801d348 <ip_reass_dequeue_datagram+0x4c>)
 801d308:	681b      	ldr	r3, [r3, #0]
 801d30a:	687a      	ldr	r2, [r7, #4]
 801d30c:	429a      	cmp	r2, r3
 801d30e:	d104      	bne.n	801d31a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d310:	687b      	ldr	r3, [r7, #4]
 801d312:	681b      	ldr	r3, [r3, #0]
 801d314:	4a0c      	ldr	r2, [pc, #48]	@ (801d348 <ip_reass_dequeue_datagram+0x4c>)
 801d316:	6013      	str	r3, [r2, #0]
 801d318:	e00d      	b.n	801d336 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d31a:	683b      	ldr	r3, [r7, #0]
 801d31c:	2b00      	cmp	r3, #0
 801d31e:	d106      	bne.n	801d32e <ip_reass_dequeue_datagram+0x32>
 801d320:	4b0a      	ldr	r3, [pc, #40]	@ (801d34c <ip_reass_dequeue_datagram+0x50>)
 801d322:	f240 1245 	movw	r2, #325	@ 0x145
 801d326:	490a      	ldr	r1, [pc, #40]	@ (801d350 <ip_reass_dequeue_datagram+0x54>)
 801d328:	480a      	ldr	r0, [pc, #40]	@ (801d354 <ip_reass_dequeue_datagram+0x58>)
 801d32a:	f001 ff27 	bl	801f17c <iprintf>
    prev->next = ipr->next;
 801d32e:	687b      	ldr	r3, [r7, #4]
 801d330:	681a      	ldr	r2, [r3, #0]
 801d332:	683b      	ldr	r3, [r7, #0]
 801d334:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d336:	6879      	ldr	r1, [r7, #4]
 801d338:	2004      	movs	r0, #4
 801d33a:	f7f5 fcd7 	bl	8012cec <memp_free>
}
 801d33e:	bf00      	nop
 801d340:	3708      	adds	r7, #8
 801d342:	46bd      	mov	sp, r7
 801d344:	bd80      	pop	{r7, pc}
 801d346:	bf00      	nop
 801d348:	200689d4 	.word	0x200689d4
 801d34c:	08027298 	.word	0x08027298
 801d350:	08027360 	.word	0x08027360
 801d354:	080272e0 	.word	0x080272e0

0801d358 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d358:	b580      	push	{r7, lr}
 801d35a:	b08c      	sub	sp, #48	@ 0x30
 801d35c:	af00      	add	r7, sp, #0
 801d35e:	60f8      	str	r0, [r7, #12]
 801d360:	60b9      	str	r1, [r7, #8]
 801d362:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d364:	2300      	movs	r3, #0
 801d366:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d368:	2301      	movs	r3, #1
 801d36a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d36c:	68bb      	ldr	r3, [r7, #8]
 801d36e:	685b      	ldr	r3, [r3, #4]
 801d370:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d372:	69fb      	ldr	r3, [r7, #28]
 801d374:	885b      	ldrh	r3, [r3, #2]
 801d376:	b29b      	uxth	r3, r3
 801d378:	4618      	mov	r0, r3
 801d37a:	f7f3 ff81 	bl	8011280 <lwip_htons>
 801d37e:	4603      	mov	r3, r0
 801d380:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d382:	69fb      	ldr	r3, [r7, #28]
 801d384:	781b      	ldrb	r3, [r3, #0]
 801d386:	f003 030f 	and.w	r3, r3, #15
 801d38a:	b2db      	uxtb	r3, r3
 801d38c:	009b      	lsls	r3, r3, #2
 801d38e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d390:	7e7b      	ldrb	r3, [r7, #25]
 801d392:	b29b      	uxth	r3, r3
 801d394:	8b7a      	ldrh	r2, [r7, #26]
 801d396:	429a      	cmp	r2, r3
 801d398:	d202      	bcs.n	801d3a0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d39a:	f04f 33ff 	mov.w	r3, #4294967295
 801d39e:	e135      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d3a0:	7e7b      	ldrb	r3, [r7, #25]
 801d3a2:	b29b      	uxth	r3, r3
 801d3a4:	8b7a      	ldrh	r2, [r7, #26]
 801d3a6:	1ad3      	subs	r3, r2, r3
 801d3a8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d3aa:	69fb      	ldr	r3, [r7, #28]
 801d3ac:	88db      	ldrh	r3, [r3, #6]
 801d3ae:	b29b      	uxth	r3, r3
 801d3b0:	4618      	mov	r0, r3
 801d3b2:	f7f3 ff65 	bl	8011280 <lwip_htons>
 801d3b6:	4603      	mov	r3, r0
 801d3b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d3bc:	b29b      	uxth	r3, r3
 801d3be:	00db      	lsls	r3, r3, #3
 801d3c0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d3c2:	68bb      	ldr	r3, [r7, #8]
 801d3c4:	685b      	ldr	r3, [r3, #4]
 801d3c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ca:	2200      	movs	r2, #0
 801d3cc:	701a      	strb	r2, [r3, #0]
 801d3ce:	2200      	movs	r2, #0
 801d3d0:	705a      	strb	r2, [r3, #1]
 801d3d2:	2200      	movs	r2, #0
 801d3d4:	709a      	strb	r2, [r3, #2]
 801d3d6:	2200      	movs	r2, #0
 801d3d8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3dc:	8afa      	ldrh	r2, [r7, #22]
 801d3de:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d3e0:	8afa      	ldrh	r2, [r7, #22]
 801d3e2:	8b7b      	ldrh	r3, [r7, #26]
 801d3e4:	4413      	add	r3, r2
 801d3e6:	b29a      	uxth	r2, r3
 801d3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ea:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ee:	88db      	ldrh	r3, [r3, #6]
 801d3f0:	b29b      	uxth	r3, r3
 801d3f2:	8afa      	ldrh	r2, [r7, #22]
 801d3f4:	429a      	cmp	r2, r3
 801d3f6:	d902      	bls.n	801d3fe <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3f8:	f04f 33ff 	mov.w	r3, #4294967295
 801d3fc:	e106      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d3fe:	68fb      	ldr	r3, [r7, #12]
 801d400:	685b      	ldr	r3, [r3, #4]
 801d402:	627b      	str	r3, [r7, #36]	@ 0x24
 801d404:	e068      	b.n	801d4d8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d408:	685b      	ldr	r3, [r3, #4]
 801d40a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d40e:	889b      	ldrh	r3, [r3, #4]
 801d410:	b29a      	uxth	r2, r3
 801d412:	693b      	ldr	r3, [r7, #16]
 801d414:	889b      	ldrh	r3, [r3, #4]
 801d416:	b29b      	uxth	r3, r3
 801d418:	429a      	cmp	r2, r3
 801d41a:	d235      	bcs.n	801d488 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d41e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d420:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d424:	2b00      	cmp	r3, #0
 801d426:	d020      	beq.n	801d46a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d42a:	889b      	ldrh	r3, [r3, #4]
 801d42c:	b29a      	uxth	r2, r3
 801d42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d430:	88db      	ldrh	r3, [r3, #6]
 801d432:	b29b      	uxth	r3, r3
 801d434:	429a      	cmp	r2, r3
 801d436:	d307      	bcc.n	801d448 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d43a:	88db      	ldrh	r3, [r3, #6]
 801d43c:	b29a      	uxth	r2, r3
 801d43e:	693b      	ldr	r3, [r7, #16]
 801d440:	889b      	ldrh	r3, [r3, #4]
 801d442:	b29b      	uxth	r3, r3
 801d444:	429a      	cmp	r2, r3
 801d446:	d902      	bls.n	801d44e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d448:	f04f 33ff 	mov.w	r3, #4294967295
 801d44c:	e0de      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d450:	68ba      	ldr	r2, [r7, #8]
 801d452:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d456:	88db      	ldrh	r3, [r3, #6]
 801d458:	b29a      	uxth	r2, r3
 801d45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d45c:	889b      	ldrh	r3, [r3, #4]
 801d45e:	b29b      	uxth	r3, r3
 801d460:	429a      	cmp	r2, r3
 801d462:	d03d      	beq.n	801d4e0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d464:	2300      	movs	r3, #0
 801d466:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d468:	e03a      	b.n	801d4e0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d46a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d46c:	88db      	ldrh	r3, [r3, #6]
 801d46e:	b29a      	uxth	r2, r3
 801d470:	693b      	ldr	r3, [r7, #16]
 801d472:	889b      	ldrh	r3, [r3, #4]
 801d474:	b29b      	uxth	r3, r3
 801d476:	429a      	cmp	r2, r3
 801d478:	d902      	bls.n	801d480 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d47a:	f04f 33ff 	mov.w	r3, #4294967295
 801d47e:	e0c5      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d480:	68fb      	ldr	r3, [r7, #12]
 801d482:	68ba      	ldr	r2, [r7, #8]
 801d484:	605a      	str	r2, [r3, #4]
      break;
 801d486:	e02b      	b.n	801d4e0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d48a:	889b      	ldrh	r3, [r3, #4]
 801d48c:	b29a      	uxth	r2, r3
 801d48e:	693b      	ldr	r3, [r7, #16]
 801d490:	889b      	ldrh	r3, [r3, #4]
 801d492:	b29b      	uxth	r3, r3
 801d494:	429a      	cmp	r2, r3
 801d496:	d102      	bne.n	801d49e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d498:	f04f 33ff 	mov.w	r3, #4294967295
 801d49c:	e0b6      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4a0:	889b      	ldrh	r3, [r3, #4]
 801d4a2:	b29a      	uxth	r2, r3
 801d4a4:	693b      	ldr	r3, [r7, #16]
 801d4a6:	88db      	ldrh	r3, [r3, #6]
 801d4a8:	b29b      	uxth	r3, r3
 801d4aa:	429a      	cmp	r2, r3
 801d4ac:	d202      	bcs.n	801d4b4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d4ae:	f04f 33ff 	mov.w	r3, #4294967295
 801d4b2:	e0ab      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4b6:	2b00      	cmp	r3, #0
 801d4b8:	d009      	beq.n	801d4ce <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d4ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4bc:	88db      	ldrh	r3, [r3, #6]
 801d4be:	b29a      	uxth	r2, r3
 801d4c0:	693b      	ldr	r3, [r7, #16]
 801d4c2:	889b      	ldrh	r3, [r3, #4]
 801d4c4:	b29b      	uxth	r3, r3
 801d4c6:	429a      	cmp	r2, r3
 801d4c8:	d001      	beq.n	801d4ce <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d4ca:	2300      	movs	r3, #0
 801d4cc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d4ce:	693b      	ldr	r3, [r7, #16]
 801d4d0:	681b      	ldr	r3, [r3, #0]
 801d4d2:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801d4d4:	693b      	ldr	r3, [r7, #16]
 801d4d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801d4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4da:	2b00      	cmp	r3, #0
 801d4dc:	d193      	bne.n	801d406 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d4de:	e000      	b.n	801d4e2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d4e0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4e4:	2b00      	cmp	r3, #0
 801d4e6:	d12d      	bne.n	801d544 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4ea:	2b00      	cmp	r3, #0
 801d4ec:	d01c      	beq.n	801d528 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d4ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4f0:	88db      	ldrh	r3, [r3, #6]
 801d4f2:	b29a      	uxth	r2, r3
 801d4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4f6:	889b      	ldrh	r3, [r3, #4]
 801d4f8:	b29b      	uxth	r3, r3
 801d4fa:	429a      	cmp	r2, r3
 801d4fc:	d906      	bls.n	801d50c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d4fe:	4b45      	ldr	r3, [pc, #276]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d500:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801d504:	4944      	ldr	r1, [pc, #272]	@ (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d506:	4845      	ldr	r0, [pc, #276]	@ (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d508:	f001 fe38 	bl	801f17c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d50e:	68ba      	ldr	r2, [r7, #8]
 801d510:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d514:	88db      	ldrh	r3, [r3, #6]
 801d516:	b29a      	uxth	r2, r3
 801d518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d51a:	889b      	ldrh	r3, [r3, #4]
 801d51c:	b29b      	uxth	r3, r3
 801d51e:	429a      	cmp	r2, r3
 801d520:	d010      	beq.n	801d544 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d522:	2300      	movs	r3, #0
 801d524:	623b      	str	r3, [r7, #32]
 801d526:	e00d      	b.n	801d544 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d528:	68fb      	ldr	r3, [r7, #12]
 801d52a:	685b      	ldr	r3, [r3, #4]
 801d52c:	2b00      	cmp	r3, #0
 801d52e:	d006      	beq.n	801d53e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d530:	4b38      	ldr	r3, [pc, #224]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d532:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801d536:	493a      	ldr	r1, [pc, #232]	@ (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d538:	4838      	ldr	r0, [pc, #224]	@ (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d53a:	f001 fe1f 	bl	801f17c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d53e:	68fb      	ldr	r3, [r7, #12]
 801d540:	68ba      	ldr	r2, [r7, #8]
 801d542:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d544:	687b      	ldr	r3, [r7, #4]
 801d546:	2b00      	cmp	r3, #0
 801d548:	d105      	bne.n	801d556 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d54a:	68fb      	ldr	r3, [r7, #12]
 801d54c:	7f9b      	ldrb	r3, [r3, #30]
 801d54e:	f003 0301 	and.w	r3, r3, #1
 801d552:	2b00      	cmp	r3, #0
 801d554:	d059      	beq.n	801d60a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d556:	6a3b      	ldr	r3, [r7, #32]
 801d558:	2b00      	cmp	r3, #0
 801d55a:	d04f      	beq.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d55c:	68fb      	ldr	r3, [r7, #12]
 801d55e:	685b      	ldr	r3, [r3, #4]
 801d560:	2b00      	cmp	r3, #0
 801d562:	d006      	beq.n	801d572 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d564:	68fb      	ldr	r3, [r7, #12]
 801d566:	685b      	ldr	r3, [r3, #4]
 801d568:	685b      	ldr	r3, [r3, #4]
 801d56a:	889b      	ldrh	r3, [r3, #4]
 801d56c:	b29b      	uxth	r3, r3
 801d56e:	2b00      	cmp	r3, #0
 801d570:	d002      	beq.n	801d578 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d572:	2300      	movs	r3, #0
 801d574:	623b      	str	r3, [r7, #32]
 801d576:	e041      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d57a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801d57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d57e:	681b      	ldr	r3, [r3, #0]
 801d580:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d582:	e012      	b.n	801d5aa <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d586:	685b      	ldr	r3, [r3, #4]
 801d588:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801d58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d58c:	88db      	ldrh	r3, [r3, #6]
 801d58e:	b29a      	uxth	r2, r3
 801d590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d592:	889b      	ldrh	r3, [r3, #4]
 801d594:	b29b      	uxth	r3, r3
 801d596:	429a      	cmp	r2, r3
 801d598:	d002      	beq.n	801d5a0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d59a:	2300      	movs	r3, #0
 801d59c:	623b      	str	r3, [r7, #32]
            break;
 801d59e:	e007      	b.n	801d5b0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801d5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5a6:	681b      	ldr	r3, [r3, #0]
 801d5a8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d5ac:	2b00      	cmp	r3, #0
 801d5ae:	d1e9      	bne.n	801d584 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d5b0:	6a3b      	ldr	r3, [r7, #32]
 801d5b2:	2b00      	cmp	r3, #0
 801d5b4:	d022      	beq.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d5b6:	68fb      	ldr	r3, [r7, #12]
 801d5b8:	685b      	ldr	r3, [r3, #4]
 801d5ba:	2b00      	cmp	r3, #0
 801d5bc:	d106      	bne.n	801d5cc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d5be:	4b15      	ldr	r3, [pc, #84]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5c0:	f240 12df 	movw	r2, #479	@ 0x1df
 801d5c4:	4917      	ldr	r1, [pc, #92]	@ (801d624 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5c6:	4815      	ldr	r0, [pc, #84]	@ (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5c8:	f001 fdd8 	bl	801f17c <iprintf>
          LWIP_ASSERT("sanity check",
 801d5cc:	68fb      	ldr	r3, [r7, #12]
 801d5ce:	685b      	ldr	r3, [r3, #4]
 801d5d0:	685b      	ldr	r3, [r3, #4]
 801d5d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d5d4:	429a      	cmp	r2, r3
 801d5d6:	d106      	bne.n	801d5e6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d5d8:	4b0e      	ldr	r3, [pc, #56]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5da:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801d5de:	4911      	ldr	r1, [pc, #68]	@ (801d624 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5e0:	480e      	ldr	r0, [pc, #56]	@ (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5e2:	f001 fdcb 	bl	801f17c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5e8:	681b      	ldr	r3, [r3, #0]
 801d5ea:	2b00      	cmp	r3, #0
 801d5ec:	d006      	beq.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d5ee:	4b09      	ldr	r3, [pc, #36]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5f0:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801d5f4:	490c      	ldr	r1, [pc, #48]	@ (801d628 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d5f6:	4809      	ldr	r0, [pc, #36]	@ (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5f8:	f001 fdc0 	bl	801f17c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d5fc:	6a3b      	ldr	r3, [r7, #32]
 801d5fe:	2b00      	cmp	r3, #0
 801d600:	bf14      	ite	ne
 801d602:	2301      	movne	r3, #1
 801d604:	2300      	moveq	r3, #0
 801d606:	b2db      	uxtb	r3, r3
 801d608:	e000      	b.n	801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d60a:	2300      	movs	r3, #0
}
 801d60c:	4618      	mov	r0, r3
 801d60e:	3730      	adds	r7, #48	@ 0x30
 801d610:	46bd      	mov	sp, r7
 801d612:	bd80      	pop	{r7, pc}
 801d614:	08027298 	.word	0x08027298
 801d618:	0802737c 	.word	0x0802737c
 801d61c:	080272e0 	.word	0x080272e0
 801d620:	0802739c 	.word	0x0802739c
 801d624:	080273d4 	.word	0x080273d4
 801d628:	080273e4 	.word	0x080273e4

0801d62c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d62c:	b580      	push	{r7, lr}
 801d62e:	b08e      	sub	sp, #56	@ 0x38
 801d630:	af00      	add	r7, sp, #0
 801d632:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	685b      	ldr	r3, [r3, #4]
 801d638:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d63c:	781b      	ldrb	r3, [r3, #0]
 801d63e:	f003 030f 	and.w	r3, r3, #15
 801d642:	b2db      	uxtb	r3, r3
 801d644:	009b      	lsls	r3, r3, #2
 801d646:	b2db      	uxtb	r3, r3
 801d648:	2b14      	cmp	r3, #20
 801d64a:	f040 8171 	bne.w	801d930 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d650:	88db      	ldrh	r3, [r3, #6]
 801d652:	b29b      	uxth	r3, r3
 801d654:	4618      	mov	r0, r3
 801d656:	f7f3 fe13 	bl	8011280 <lwip_htons>
 801d65a:	4603      	mov	r3, r0
 801d65c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d660:	b29b      	uxth	r3, r3
 801d662:	00db      	lsls	r3, r3, #3
 801d664:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d668:	885b      	ldrh	r3, [r3, #2]
 801d66a:	b29b      	uxth	r3, r3
 801d66c:	4618      	mov	r0, r3
 801d66e:	f7f3 fe07 	bl	8011280 <lwip_htons>
 801d672:	4603      	mov	r3, r0
 801d674:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d678:	781b      	ldrb	r3, [r3, #0]
 801d67a:	f003 030f 	and.w	r3, r3, #15
 801d67e:	b2db      	uxtb	r3, r3
 801d680:	009b      	lsls	r3, r3, #2
 801d682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801d686:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d68a:	b29b      	uxth	r3, r3
 801d68c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d68e:	429a      	cmp	r2, r3
 801d690:	f0c0 8150 	bcc.w	801d934 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d694:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d698:	b29b      	uxth	r3, r3
 801d69a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d69c:	1ad3      	subs	r3, r2, r3
 801d69e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d6a0:	6878      	ldr	r0, [r7, #4]
 801d6a2:	f7f6 fa55 	bl	8013b50 <pbuf_clen>
 801d6a6:	4603      	mov	r3, r0
 801d6a8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d6aa:	4b8c      	ldr	r3, [pc, #560]	@ (801d8dc <ip4_reass+0x2b0>)
 801d6ac:	881b      	ldrh	r3, [r3, #0]
 801d6ae:	461a      	mov	r2, r3
 801d6b0:	8c3b      	ldrh	r3, [r7, #32]
 801d6b2:	4413      	add	r3, r2
 801d6b4:	2b0a      	cmp	r3, #10
 801d6b6:	dd10      	ble.n	801d6da <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6b8:	8c3b      	ldrh	r3, [r7, #32]
 801d6ba:	4619      	mov	r1, r3
 801d6bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d6be:	f7ff fd81 	bl	801d1c4 <ip_reass_remove_oldest_datagram>
 801d6c2:	4603      	mov	r3, r0
 801d6c4:	2b00      	cmp	r3, #0
 801d6c6:	f000 8137 	beq.w	801d938 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d6ca:	4b84      	ldr	r3, [pc, #528]	@ (801d8dc <ip4_reass+0x2b0>)
 801d6cc:	881b      	ldrh	r3, [r3, #0]
 801d6ce:	461a      	mov	r2, r3
 801d6d0:	8c3b      	ldrh	r3, [r7, #32]
 801d6d2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6d4:	2b0a      	cmp	r3, #10
 801d6d6:	f300 812f 	bgt.w	801d938 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d6da:	4b81      	ldr	r3, [pc, #516]	@ (801d8e0 <ip4_reass+0x2b4>)
 801d6dc:	681b      	ldr	r3, [r3, #0]
 801d6de:	633b      	str	r3, [r7, #48]	@ 0x30
 801d6e0:	e015      	b.n	801d70e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6e4:	695a      	ldr	r2, [r3, #20]
 801d6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6e8:	68db      	ldr	r3, [r3, #12]
 801d6ea:	429a      	cmp	r2, r3
 801d6ec:	d10c      	bne.n	801d708 <ip4_reass+0xdc>
 801d6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6f0:	699a      	ldr	r2, [r3, #24]
 801d6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6f4:	691b      	ldr	r3, [r3, #16]
 801d6f6:	429a      	cmp	r2, r3
 801d6f8:	d106      	bne.n	801d708 <ip4_reass+0xdc>
 801d6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6fc:	899a      	ldrh	r2, [r3, #12]
 801d6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d700:	889b      	ldrh	r3, [r3, #4]
 801d702:	b29b      	uxth	r3, r3
 801d704:	429a      	cmp	r2, r3
 801d706:	d006      	beq.n	801d716 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d70a:	681b      	ldr	r3, [r3, #0]
 801d70c:	633b      	str	r3, [r7, #48]	@ 0x30
 801d70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d710:	2b00      	cmp	r3, #0
 801d712:	d1e6      	bne.n	801d6e2 <ip4_reass+0xb6>
 801d714:	e000      	b.n	801d718 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d716:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d71a:	2b00      	cmp	r3, #0
 801d71c:	d109      	bne.n	801d732 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d71e:	8c3b      	ldrh	r3, [r7, #32]
 801d720:	4619      	mov	r1, r3
 801d722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d724:	f7ff fdb0 	bl	801d288 <ip_reass_enqueue_new_datagram>
 801d728:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d72c:	2b00      	cmp	r3, #0
 801d72e:	d11c      	bne.n	801d76a <ip4_reass+0x13e>
      goto nullreturn;
 801d730:	e105      	b.n	801d93e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d734:	88db      	ldrh	r3, [r3, #6]
 801d736:	b29b      	uxth	r3, r3
 801d738:	4618      	mov	r0, r3
 801d73a:	f7f3 fda1 	bl	8011280 <lwip_htons>
 801d73e:	4603      	mov	r3, r0
 801d740:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d744:	2b00      	cmp	r3, #0
 801d746:	d110      	bne.n	801d76a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d74a:	89db      	ldrh	r3, [r3, #14]
 801d74c:	4618      	mov	r0, r3
 801d74e:	f7f3 fd97 	bl	8011280 <lwip_htons>
 801d752:	4603      	mov	r3, r0
 801d754:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d758:	2b00      	cmp	r3, #0
 801d75a:	d006      	beq.n	801d76a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d75e:	3308      	adds	r3, #8
 801d760:	2214      	movs	r2, #20
 801d762:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d764:	4618      	mov	r0, r3
 801d766:	f002 f91a 	bl	801f99e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d76c:	88db      	ldrh	r3, [r3, #6]
 801d76e:	b29b      	uxth	r3, r3
 801d770:	f003 0320 	and.w	r3, r3, #32
 801d774:	2b00      	cmp	r3, #0
 801d776:	bf0c      	ite	eq
 801d778:	2301      	moveq	r3, #1
 801d77a:	2300      	movne	r3, #0
 801d77c:	b2db      	uxtb	r3, r3
 801d77e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d780:	69fb      	ldr	r3, [r7, #28]
 801d782:	2b00      	cmp	r3, #0
 801d784:	d00e      	beq.n	801d7a4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d786:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d788:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d78a:	4413      	add	r3, r2
 801d78c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d78e:	8b7a      	ldrh	r2, [r7, #26]
 801d790:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d792:	429a      	cmp	r2, r3
 801d794:	f0c0 80a0 	bcc.w	801d8d8 <ip4_reass+0x2ac>
 801d798:	8b7b      	ldrh	r3, [r7, #26]
 801d79a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801d79e:	4293      	cmp	r3, r2
 801d7a0:	f200 809a 	bhi.w	801d8d8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d7a4:	69fa      	ldr	r2, [r7, #28]
 801d7a6:	6879      	ldr	r1, [r7, #4]
 801d7a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d7aa:	f7ff fdd5 	bl	801d358 <ip_reass_chain_frag_into_datagram_and_validate>
 801d7ae:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d7b0:	697b      	ldr	r3, [r7, #20]
 801d7b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d7b6:	f000 809b 	beq.w	801d8f0 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d7ba:	4b48      	ldr	r3, [pc, #288]	@ (801d8dc <ip4_reass+0x2b0>)
 801d7bc:	881a      	ldrh	r2, [r3, #0]
 801d7be:	8c3b      	ldrh	r3, [r7, #32]
 801d7c0:	4413      	add	r3, r2
 801d7c2:	b29a      	uxth	r2, r3
 801d7c4:	4b45      	ldr	r3, [pc, #276]	@ (801d8dc <ip4_reass+0x2b0>)
 801d7c6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d7c8:	69fb      	ldr	r3, [r7, #28]
 801d7ca:	2b00      	cmp	r3, #0
 801d7cc:	d00d      	beq.n	801d7ea <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d7ce:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d7d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d7d2:	4413      	add	r3, r2
 801d7d4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7d8:	8a7a      	ldrh	r2, [r7, #18]
 801d7da:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7de:	7f9b      	ldrb	r3, [r3, #30]
 801d7e0:	f043 0301 	orr.w	r3, r3, #1
 801d7e4:	b2da      	uxtb	r2, r3
 801d7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7e8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d7ea:	697b      	ldr	r3, [r7, #20]
 801d7ec:	2b01      	cmp	r3, #1
 801d7ee:	d171      	bne.n	801d8d4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7f2:	8b9b      	ldrh	r3, [r3, #28]
 801d7f4:	3314      	adds	r3, #20
 801d7f6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d7f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7fa:	685b      	ldr	r3, [r3, #4]
 801d7fc:	685b      	ldr	r3, [r3, #4]
 801d7fe:	681b      	ldr	r3, [r3, #0]
 801d800:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d804:	685b      	ldr	r3, [r3, #4]
 801d806:	685b      	ldr	r3, [r3, #4]
 801d808:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d80c:	3308      	adds	r3, #8
 801d80e:	2214      	movs	r2, #20
 801d810:	4619      	mov	r1, r3
 801d812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d814:	f002 f8c3 	bl	801f99e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d818:	8a3b      	ldrh	r3, [r7, #16]
 801d81a:	4618      	mov	r0, r3
 801d81c:	f7f3 fd30 	bl	8011280 <lwip_htons>
 801d820:	4603      	mov	r3, r0
 801d822:	461a      	mov	r2, r3
 801d824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d826:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d82a:	2200      	movs	r2, #0
 801d82c:	719a      	strb	r2, [r3, #6]
 801d82e:	2200      	movs	r2, #0
 801d830:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d834:	2200      	movs	r2, #0
 801d836:	729a      	strb	r2, [r3, #10]
 801d838:	2200      	movs	r2, #0
 801d83a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d83c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d83e:	685b      	ldr	r3, [r3, #4]
 801d840:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d842:	e00d      	b.n	801d860 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d846:	685b      	ldr	r3, [r3, #4]
 801d848:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d84a:	2114      	movs	r1, #20
 801d84c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801d84e:	f7f6 f86b 	bl	8013928 <pbuf_remove_header>
      pbuf_cat(p, r);
 801d852:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d854:	6878      	ldr	r0, [r7, #4]
 801d856:	f7f6 f9bb 	bl	8013bd0 <pbuf_cat>
      r = iprh->next_pbuf;
 801d85a:	68fb      	ldr	r3, [r7, #12]
 801d85c:	681b      	ldr	r3, [r3, #0]
 801d85e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d862:	2b00      	cmp	r3, #0
 801d864:	d1ee      	bne.n	801d844 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d866:	4b1e      	ldr	r3, [pc, #120]	@ (801d8e0 <ip4_reass+0x2b4>)
 801d868:	681b      	ldr	r3, [r3, #0]
 801d86a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d86c:	429a      	cmp	r2, r3
 801d86e:	d102      	bne.n	801d876 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d870:	2300      	movs	r3, #0
 801d872:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d874:	e010      	b.n	801d898 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d876:	4b1a      	ldr	r3, [pc, #104]	@ (801d8e0 <ip4_reass+0x2b4>)
 801d878:	681b      	ldr	r3, [r3, #0]
 801d87a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d87c:	e007      	b.n	801d88e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d880:	681b      	ldr	r3, [r3, #0]
 801d882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d884:	429a      	cmp	r2, r3
 801d886:	d006      	beq.n	801d896 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d88a:	681b      	ldr	r3, [r3, #0]
 801d88c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d890:	2b00      	cmp	r3, #0
 801d892:	d1f4      	bne.n	801d87e <ip4_reass+0x252>
 801d894:	e000      	b.n	801d898 <ip4_reass+0x26c>
          break;
 801d896:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d898:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d89a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d89c:	f7ff fd2e 	bl	801d2fc <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d8a0:	6878      	ldr	r0, [r7, #4]
 801d8a2:	f7f6 f955 	bl	8013b50 <pbuf_clen>
 801d8a6:	4603      	mov	r3, r0
 801d8a8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d8aa:	4b0c      	ldr	r3, [pc, #48]	@ (801d8dc <ip4_reass+0x2b0>)
 801d8ac:	881b      	ldrh	r3, [r3, #0]
 801d8ae:	8c3a      	ldrh	r2, [r7, #32]
 801d8b0:	429a      	cmp	r2, r3
 801d8b2:	d906      	bls.n	801d8c2 <ip4_reass+0x296>
 801d8b4:	4b0b      	ldr	r3, [pc, #44]	@ (801d8e4 <ip4_reass+0x2b8>)
 801d8b6:	f240 229b 	movw	r2, #667	@ 0x29b
 801d8ba:	490b      	ldr	r1, [pc, #44]	@ (801d8e8 <ip4_reass+0x2bc>)
 801d8bc:	480b      	ldr	r0, [pc, #44]	@ (801d8ec <ip4_reass+0x2c0>)
 801d8be:	f001 fc5d 	bl	801f17c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d8c2:	4b06      	ldr	r3, [pc, #24]	@ (801d8dc <ip4_reass+0x2b0>)
 801d8c4:	881a      	ldrh	r2, [r3, #0]
 801d8c6:	8c3b      	ldrh	r3, [r7, #32]
 801d8c8:	1ad3      	subs	r3, r2, r3
 801d8ca:	b29a      	uxth	r2, r3
 801d8cc:	4b03      	ldr	r3, [pc, #12]	@ (801d8dc <ip4_reass+0x2b0>)
 801d8ce:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d8d0:	687b      	ldr	r3, [r7, #4]
 801d8d2:	e038      	b.n	801d946 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d8d4:	2300      	movs	r3, #0
 801d8d6:	e036      	b.n	801d946 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d8d8:	bf00      	nop
 801d8da:	e00a      	b.n	801d8f2 <ip4_reass+0x2c6>
 801d8dc:	200689d8 	.word	0x200689d8
 801d8e0:	200689d4 	.word	0x200689d4
 801d8e4:	08027298 	.word	0x08027298
 801d8e8:	08027408 	.word	0x08027408
 801d8ec:	080272e0 	.word	0x080272e0
    goto nullreturn_ipr;
 801d8f0:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8f4:	2b00      	cmp	r3, #0
 801d8f6:	d106      	bne.n	801d906 <ip4_reass+0x2da>
 801d8f8:	4b15      	ldr	r3, [pc, #84]	@ (801d950 <ip4_reass+0x324>)
 801d8fa:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d8fe:	4915      	ldr	r1, [pc, #84]	@ (801d954 <ip4_reass+0x328>)
 801d900:	4815      	ldr	r0, [pc, #84]	@ (801d958 <ip4_reass+0x32c>)
 801d902:	f001 fc3b 	bl	801f17c <iprintf>
  if (ipr->p == NULL) {
 801d906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d908:	685b      	ldr	r3, [r3, #4]
 801d90a:	2b00      	cmp	r3, #0
 801d90c:	d116      	bne.n	801d93c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d90e:	4b13      	ldr	r3, [pc, #76]	@ (801d95c <ip4_reass+0x330>)
 801d910:	681b      	ldr	r3, [r3, #0]
 801d912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d914:	429a      	cmp	r2, r3
 801d916:	d006      	beq.n	801d926 <ip4_reass+0x2fa>
 801d918:	4b0d      	ldr	r3, [pc, #52]	@ (801d950 <ip4_reass+0x324>)
 801d91a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d91e:	4910      	ldr	r1, [pc, #64]	@ (801d960 <ip4_reass+0x334>)
 801d920:	480d      	ldr	r0, [pc, #52]	@ (801d958 <ip4_reass+0x32c>)
 801d922:	f001 fc2b 	bl	801f17c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d926:	2100      	movs	r1, #0
 801d928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d92a:	f7ff fce7 	bl	801d2fc <ip_reass_dequeue_datagram>
 801d92e:	e006      	b.n	801d93e <ip4_reass+0x312>
    goto nullreturn;
 801d930:	bf00      	nop
 801d932:	e004      	b.n	801d93e <ip4_reass+0x312>
    goto nullreturn;
 801d934:	bf00      	nop
 801d936:	e002      	b.n	801d93e <ip4_reass+0x312>
      goto nullreturn;
 801d938:	bf00      	nop
 801d93a:	e000      	b.n	801d93e <ip4_reass+0x312>
  }

nullreturn:
 801d93c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d93e:	6878      	ldr	r0, [r7, #4]
 801d940:	f7f6 f878 	bl	8013a34 <pbuf_free>
  return NULL;
 801d944:	2300      	movs	r3, #0
}
 801d946:	4618      	mov	r0, r3
 801d948:	3738      	adds	r7, #56	@ 0x38
 801d94a:	46bd      	mov	sp, r7
 801d94c:	bd80      	pop	{r7, pc}
 801d94e:	bf00      	nop
 801d950:	08027298 	.word	0x08027298
 801d954:	08027424 	.word	0x08027424
 801d958:	080272e0 	.word	0x080272e0
 801d95c:	200689d4 	.word	0x200689d4
 801d960:	08027430 	.word	0x08027430

0801d964 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d964:	b580      	push	{r7, lr}
 801d966:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d968:	2005      	movs	r0, #5
 801d96a:	f7f5 f949 	bl	8012c00 <memp_malloc>
 801d96e:	4603      	mov	r3, r0
}
 801d970:	4618      	mov	r0, r3
 801d972:	bd80      	pop	{r7, pc}

0801d974 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d974:	b580      	push	{r7, lr}
 801d976:	b082      	sub	sp, #8
 801d978:	af00      	add	r7, sp, #0
 801d97a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d97c:	687b      	ldr	r3, [r7, #4]
 801d97e:	2b00      	cmp	r3, #0
 801d980:	d106      	bne.n	801d990 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d982:	4b07      	ldr	r3, [pc, #28]	@ (801d9a0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d984:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801d988:	4906      	ldr	r1, [pc, #24]	@ (801d9a4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d98a:	4807      	ldr	r0, [pc, #28]	@ (801d9a8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801d98c:	f001 fbf6 	bl	801f17c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d990:	6879      	ldr	r1, [r7, #4]
 801d992:	2005      	movs	r0, #5
 801d994:	f7f5 f9aa 	bl	8012cec <memp_free>
}
 801d998:	bf00      	nop
 801d99a:	3708      	adds	r7, #8
 801d99c:	46bd      	mov	sp, r7
 801d99e:	bd80      	pop	{r7, pc}
 801d9a0:	08027298 	.word	0x08027298
 801d9a4:	08027450 	.word	0x08027450
 801d9a8:	080272e0 	.word	0x080272e0

0801d9ac <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d9ac:	b580      	push	{r7, lr}
 801d9ae:	b084      	sub	sp, #16
 801d9b0:	af00      	add	r7, sp, #0
 801d9b2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d9b4:	687b      	ldr	r3, [r7, #4]
 801d9b6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d9b8:	68fb      	ldr	r3, [r7, #12]
 801d9ba:	2b00      	cmp	r3, #0
 801d9bc:	d106      	bne.n	801d9cc <ipfrag_free_pbuf_custom+0x20>
 801d9be:	4b11      	ldr	r3, [pc, #68]	@ (801da04 <ipfrag_free_pbuf_custom+0x58>)
 801d9c0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801d9c4:	4910      	ldr	r1, [pc, #64]	@ (801da08 <ipfrag_free_pbuf_custom+0x5c>)
 801d9c6:	4811      	ldr	r0, [pc, #68]	@ (801da0c <ipfrag_free_pbuf_custom+0x60>)
 801d9c8:	f001 fbd8 	bl	801f17c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d9cc:	68fa      	ldr	r2, [r7, #12]
 801d9ce:	687b      	ldr	r3, [r7, #4]
 801d9d0:	429a      	cmp	r2, r3
 801d9d2:	d006      	beq.n	801d9e2 <ipfrag_free_pbuf_custom+0x36>
 801d9d4:	4b0b      	ldr	r3, [pc, #44]	@ (801da04 <ipfrag_free_pbuf_custom+0x58>)
 801d9d6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801d9da:	490d      	ldr	r1, [pc, #52]	@ (801da10 <ipfrag_free_pbuf_custom+0x64>)
 801d9dc:	480b      	ldr	r0, [pc, #44]	@ (801da0c <ipfrag_free_pbuf_custom+0x60>)
 801d9de:	f001 fbcd 	bl	801f17c <iprintf>
  if (pcr->original != NULL) {
 801d9e2:	68fb      	ldr	r3, [r7, #12]
 801d9e4:	695b      	ldr	r3, [r3, #20]
 801d9e6:	2b00      	cmp	r3, #0
 801d9e8:	d004      	beq.n	801d9f4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d9ea:	68fb      	ldr	r3, [r7, #12]
 801d9ec:	695b      	ldr	r3, [r3, #20]
 801d9ee:	4618      	mov	r0, r3
 801d9f0:	f7f6 f820 	bl	8013a34 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d9f4:	68f8      	ldr	r0, [r7, #12]
 801d9f6:	f7ff ffbd 	bl	801d974 <ip_frag_free_pbuf_custom_ref>
}
 801d9fa:	bf00      	nop
 801d9fc:	3710      	adds	r7, #16
 801d9fe:	46bd      	mov	sp, r7
 801da00:	bd80      	pop	{r7, pc}
 801da02:	bf00      	nop
 801da04:	08027298 	.word	0x08027298
 801da08:	0802745c 	.word	0x0802745c
 801da0c:	080272e0 	.word	0x080272e0
 801da10:	08027468 	.word	0x08027468

0801da14 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801da14:	b580      	push	{r7, lr}
 801da16:	b094      	sub	sp, #80	@ 0x50
 801da18:	af02      	add	r7, sp, #8
 801da1a:	60f8      	str	r0, [r7, #12]
 801da1c:	60b9      	str	r1, [r7, #8]
 801da1e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801da20:	2300      	movs	r3, #0
 801da22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801da26:	68bb      	ldr	r3, [r7, #8]
 801da28:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801da2a:	3b14      	subs	r3, #20
 801da2c:	2b00      	cmp	r3, #0
 801da2e:	da00      	bge.n	801da32 <ip4_frag+0x1e>
 801da30:	3307      	adds	r3, #7
 801da32:	10db      	asrs	r3, r3, #3
 801da34:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801da36:	2314      	movs	r3, #20
 801da38:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801da3a:	68fb      	ldr	r3, [r7, #12]
 801da3c:	685b      	ldr	r3, [r3, #4]
 801da3e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801da40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801da42:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801da44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da46:	781b      	ldrb	r3, [r3, #0]
 801da48:	f003 030f 	and.w	r3, r3, #15
 801da4c:	b2db      	uxtb	r3, r3
 801da4e:	009b      	lsls	r3, r3, #2
 801da50:	b2db      	uxtb	r3, r3
 801da52:	2b14      	cmp	r3, #20
 801da54:	d002      	beq.n	801da5c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801da56:	f06f 0305 	mvn.w	r3, #5
 801da5a:	e110      	b.n	801dc7e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801da5c:	68fb      	ldr	r3, [r7, #12]
 801da5e:	895b      	ldrh	r3, [r3, #10]
 801da60:	2b13      	cmp	r3, #19
 801da62:	d809      	bhi.n	801da78 <ip4_frag+0x64>
 801da64:	4b88      	ldr	r3, [pc, #544]	@ (801dc88 <ip4_frag+0x274>)
 801da66:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801da6a:	4988      	ldr	r1, [pc, #544]	@ (801dc8c <ip4_frag+0x278>)
 801da6c:	4888      	ldr	r0, [pc, #544]	@ (801dc90 <ip4_frag+0x27c>)
 801da6e:	f001 fb85 	bl	801f17c <iprintf>
 801da72:	f06f 0305 	mvn.w	r3, #5
 801da76:	e102      	b.n	801dc7e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801da78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da7a:	88db      	ldrh	r3, [r3, #6]
 801da7c:	b29b      	uxth	r3, r3
 801da7e:	4618      	mov	r0, r3
 801da80:	f7f3 fbfe 	bl	8011280 <lwip_htons>
 801da84:	4603      	mov	r3, r0
 801da86:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801da88:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801da8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801da8e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801da92:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801da94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801da98:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801da9a:	68fb      	ldr	r3, [r7, #12]
 801da9c:	891b      	ldrh	r3, [r3, #8]
 801da9e:	3b14      	subs	r3, #20
 801daa0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801daa4:	e0e1      	b.n	801dc6a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801daa6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801daa8:	00db      	lsls	r3, r3, #3
 801daaa:	b29b      	uxth	r3, r3
 801daac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dab0:	4293      	cmp	r3, r2
 801dab2:	bf28      	it	cs
 801dab4:	4613      	movcs	r3, r2
 801dab6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801dab8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801dabc:	2114      	movs	r1, #20
 801dabe:	200e      	movs	r0, #14
 801dac0:	f7f5 fcd4 	bl	801346c <pbuf_alloc>
 801dac4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801dac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dac8:	2b00      	cmp	r3, #0
 801daca:	f000 80d5 	beq.w	801dc78 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801dace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dad0:	895b      	ldrh	r3, [r3, #10]
 801dad2:	2b13      	cmp	r3, #19
 801dad4:	d806      	bhi.n	801dae4 <ip4_frag+0xd0>
 801dad6:	4b6c      	ldr	r3, [pc, #432]	@ (801dc88 <ip4_frag+0x274>)
 801dad8:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801dadc:	496d      	ldr	r1, [pc, #436]	@ (801dc94 <ip4_frag+0x280>)
 801dade:	486c      	ldr	r0, [pc, #432]	@ (801dc90 <ip4_frag+0x27c>)
 801dae0:	f001 fb4c 	bl	801f17c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801dae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dae6:	685b      	ldr	r3, [r3, #4]
 801dae8:	2214      	movs	r2, #20
 801daea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801daec:	4618      	mov	r0, r3
 801daee:	f001 ff56 	bl	801f99e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801daf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801daf4:	685b      	ldr	r3, [r3, #4]
 801daf6:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801daf8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dafa:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801dafe:	e064      	b.n	801dbca <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801db00:	68fb      	ldr	r3, [r7, #12]
 801db02:	895a      	ldrh	r2, [r3, #10]
 801db04:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801db06:	1ad3      	subs	r3, r2, r3
 801db08:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801db0a:	68fb      	ldr	r3, [r7, #12]
 801db0c:	895b      	ldrh	r3, [r3, #10]
 801db0e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801db10:	429a      	cmp	r2, r3
 801db12:	d906      	bls.n	801db22 <ip4_frag+0x10e>
 801db14:	4b5c      	ldr	r3, [pc, #368]	@ (801dc88 <ip4_frag+0x274>)
 801db16:	f240 322d 	movw	r2, #813	@ 0x32d
 801db1a:	495f      	ldr	r1, [pc, #380]	@ (801dc98 <ip4_frag+0x284>)
 801db1c:	485c      	ldr	r0, [pc, #368]	@ (801dc90 <ip4_frag+0x27c>)
 801db1e:	f001 fb2d 	bl	801f17c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801db22:	8bfa      	ldrh	r2, [r7, #30]
 801db24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801db28:	4293      	cmp	r3, r2
 801db2a:	bf28      	it	cs
 801db2c:	4613      	movcs	r3, r2
 801db2e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801db32:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801db36:	2b00      	cmp	r3, #0
 801db38:	d105      	bne.n	801db46 <ip4_frag+0x132>
        poff = 0;
 801db3a:	2300      	movs	r3, #0
 801db3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801db3e:	68fb      	ldr	r3, [r7, #12]
 801db40:	681b      	ldr	r3, [r3, #0]
 801db42:	60fb      	str	r3, [r7, #12]
        continue;
 801db44:	e041      	b.n	801dbca <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801db46:	f7ff ff0d 	bl	801d964 <ip_frag_alloc_pbuf_custom_ref>
 801db4a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801db4c:	69bb      	ldr	r3, [r7, #24]
 801db4e:	2b00      	cmp	r3, #0
 801db50:	d103      	bne.n	801db5a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801db52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db54:	f7f5 ff6e 	bl	8013a34 <pbuf_free>
        goto memerr;
 801db58:	e08f      	b.n	801dc7a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db5a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801db5c:	68fb      	ldr	r3, [r7, #12]
 801db5e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801db62:	4413      	add	r3, r2
 801db64:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801db68:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801db6c:	9201      	str	r2, [sp, #4]
 801db6e:	9300      	str	r3, [sp, #0]
 801db70:	4603      	mov	r3, r0
 801db72:	2241      	movs	r2, #65	@ 0x41
 801db74:	2000      	movs	r0, #0
 801db76:	f7f5 fda3 	bl	80136c0 <pbuf_alloced_custom>
 801db7a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801db7c:	697b      	ldr	r3, [r7, #20]
 801db7e:	2b00      	cmp	r3, #0
 801db80:	d106      	bne.n	801db90 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801db82:	69b8      	ldr	r0, [r7, #24]
 801db84:	f7ff fef6 	bl	801d974 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801db88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db8a:	f7f5 ff53 	bl	8013a34 <pbuf_free>
        goto memerr;
 801db8e:	e074      	b.n	801dc7a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801db90:	68f8      	ldr	r0, [r7, #12]
 801db92:	f7f5 fff5 	bl	8013b80 <pbuf_ref>
      pcr->original = p;
 801db96:	69bb      	ldr	r3, [r7, #24]
 801db98:	68fa      	ldr	r2, [r7, #12]
 801db9a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801db9c:	69bb      	ldr	r3, [r7, #24]
 801db9e:	4a3f      	ldr	r2, [pc, #252]	@ (801dc9c <ip4_frag+0x288>)
 801dba0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801dba2:	6979      	ldr	r1, [r7, #20]
 801dba4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dba6:	f7f6 f813 	bl	8013bd0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801dbaa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801dbae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dbb2:	1ad3      	subs	r3, r2, r3
 801dbb4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801dbb8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dbbc:	2b00      	cmp	r3, #0
 801dbbe:	d004      	beq.n	801dbca <ip4_frag+0x1b6>
        poff = 0;
 801dbc0:	2300      	movs	r3, #0
 801dbc2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dbc4:	68fb      	ldr	r3, [r7, #12]
 801dbc6:	681b      	ldr	r3, [r3, #0]
 801dbc8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801dbca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dbce:	2b00      	cmp	r3, #0
 801dbd0:	d196      	bne.n	801db00 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801dbd2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dbd4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dbd8:	4413      	add	r3, r2
 801dbda:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801dbdc:	68bb      	ldr	r3, [r7, #8]
 801dbde:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dbe0:	f1a3 0213 	sub.w	r2, r3, #19
 801dbe4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dbe8:	429a      	cmp	r2, r3
 801dbea:	bfcc      	ite	gt
 801dbec:	2301      	movgt	r3, #1
 801dbee:	2300      	movle	r3, #0
 801dbf0:	b2db      	uxtb	r3, r3
 801dbf2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801dbf4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801dbf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dbfc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801dbfe:	6a3b      	ldr	r3, [r7, #32]
 801dc00:	2b00      	cmp	r3, #0
 801dc02:	d002      	beq.n	801dc0a <ip4_frag+0x1f6>
 801dc04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dc06:	2b00      	cmp	r3, #0
 801dc08:	d003      	beq.n	801dc12 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801dc0a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dc0c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801dc10:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801dc12:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dc14:	4618      	mov	r0, r3
 801dc16:	f7f3 fb33 	bl	8011280 <lwip_htons>
 801dc1a:	4603      	mov	r3, r0
 801dc1c:	461a      	mov	r2, r3
 801dc1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc20:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801dc22:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dc24:	3314      	adds	r3, #20
 801dc26:	b29b      	uxth	r3, r3
 801dc28:	4618      	mov	r0, r3
 801dc2a:	f7f3 fb29 	bl	8011280 <lwip_htons>
 801dc2e:	4603      	mov	r3, r0
 801dc30:	461a      	mov	r2, r3
 801dc32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc34:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801dc36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc38:	2200      	movs	r2, #0
 801dc3a:	729a      	strb	r2, [r3, #10]
 801dc3c:	2200      	movs	r2, #0
 801dc3e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801dc40:	68bb      	ldr	r3, [r7, #8]
 801dc42:	695b      	ldr	r3, [r3, #20]
 801dc44:	687a      	ldr	r2, [r7, #4]
 801dc46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801dc48:	68b8      	ldr	r0, [r7, #8]
 801dc4a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801dc4c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dc4e:	f7f5 fef1 	bl	8013a34 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801dc52:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dc56:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dc58:	1ad3      	subs	r3, r2, r3
 801dc5a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801dc5e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801dc62:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dc64:	4413      	add	r3, r2
 801dc66:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801dc6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dc6e:	2b00      	cmp	r3, #0
 801dc70:	f47f af19 	bne.w	801daa6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dc74:	2300      	movs	r3, #0
 801dc76:	e002      	b.n	801dc7e <ip4_frag+0x26a>
      goto memerr;
 801dc78:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801dc7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801dc7e:	4618      	mov	r0, r3
 801dc80:	3748      	adds	r7, #72	@ 0x48
 801dc82:	46bd      	mov	sp, r7
 801dc84:	bd80      	pop	{r7, pc}
 801dc86:	bf00      	nop
 801dc88:	08027298 	.word	0x08027298
 801dc8c:	08027474 	.word	0x08027474
 801dc90:	080272e0 	.word	0x080272e0
 801dc94:	08027490 	.word	0x08027490
 801dc98:	080274b0 	.word	0x080274b0
 801dc9c:	0801d9ad 	.word	0x0801d9ad

0801dca0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801dca0:	b580      	push	{r7, lr}
 801dca2:	b086      	sub	sp, #24
 801dca4:	af00      	add	r7, sp, #0
 801dca6:	6078      	str	r0, [r7, #4]
 801dca8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801dcaa:	230e      	movs	r3, #14
 801dcac:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801dcae:	687b      	ldr	r3, [r7, #4]
 801dcb0:	895b      	ldrh	r3, [r3, #10]
 801dcb2:	2b0e      	cmp	r3, #14
 801dcb4:	d96e      	bls.n	801dd94 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801dcb6:	687b      	ldr	r3, [r7, #4]
 801dcb8:	7bdb      	ldrb	r3, [r3, #15]
 801dcba:	2b00      	cmp	r3, #0
 801dcbc:	d106      	bne.n	801dccc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801dcbe:	683b      	ldr	r3, [r7, #0]
 801dcc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801dcc4:	3301      	adds	r3, #1
 801dcc6:	b2da      	uxtb	r2, r3
 801dcc8:	687b      	ldr	r3, [r7, #4]
 801dcca:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	685b      	ldr	r3, [r3, #4]
 801dcd0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801dcd2:	693b      	ldr	r3, [r7, #16]
 801dcd4:	7b1a      	ldrb	r2, [r3, #12]
 801dcd6:	7b5b      	ldrb	r3, [r3, #13]
 801dcd8:	021b      	lsls	r3, r3, #8
 801dcda:	4313      	orrs	r3, r2
 801dcdc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801dcde:	693b      	ldr	r3, [r7, #16]
 801dce0:	781b      	ldrb	r3, [r3, #0]
 801dce2:	f003 0301 	and.w	r3, r3, #1
 801dce6:	2b00      	cmp	r3, #0
 801dce8:	d023      	beq.n	801dd32 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801dcea:	693b      	ldr	r3, [r7, #16]
 801dcec:	781b      	ldrb	r3, [r3, #0]
 801dcee:	2b01      	cmp	r3, #1
 801dcf0:	d10f      	bne.n	801dd12 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dcf2:	693b      	ldr	r3, [r7, #16]
 801dcf4:	785b      	ldrb	r3, [r3, #1]
 801dcf6:	2b00      	cmp	r3, #0
 801dcf8:	d11b      	bne.n	801dd32 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801dcfa:	693b      	ldr	r3, [r7, #16]
 801dcfc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dcfe:	2b5e      	cmp	r3, #94	@ 0x5e
 801dd00:	d117      	bne.n	801dd32 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801dd02:	687b      	ldr	r3, [r7, #4]
 801dd04:	7b5b      	ldrb	r3, [r3, #13]
 801dd06:	f043 0310 	orr.w	r3, r3, #16
 801dd0a:	b2da      	uxtb	r2, r3
 801dd0c:	687b      	ldr	r3, [r7, #4]
 801dd0e:	735a      	strb	r2, [r3, #13]
 801dd10:	e00f      	b.n	801dd32 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801dd12:	693b      	ldr	r3, [r7, #16]
 801dd14:	2206      	movs	r2, #6
 801dd16:	4928      	ldr	r1, [pc, #160]	@ (801ddb8 <ethernet_input+0x118>)
 801dd18:	4618      	mov	r0, r3
 801dd1a:	f001 fc39 	bl	801f590 <memcmp>
 801dd1e:	4603      	mov	r3, r0
 801dd20:	2b00      	cmp	r3, #0
 801dd22:	d106      	bne.n	801dd32 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801dd24:	687b      	ldr	r3, [r7, #4]
 801dd26:	7b5b      	ldrb	r3, [r3, #13]
 801dd28:	f043 0308 	orr.w	r3, r3, #8
 801dd2c:	b2da      	uxtb	r2, r3
 801dd2e:	687b      	ldr	r3, [r7, #4]
 801dd30:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801dd32:	89fb      	ldrh	r3, [r7, #14]
 801dd34:	2b08      	cmp	r3, #8
 801dd36:	d003      	beq.n	801dd40 <ethernet_input+0xa0>
 801dd38:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801dd3c:	d014      	beq.n	801dd68 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801dd3e:	e032      	b.n	801dda6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd40:	683b      	ldr	r3, [r7, #0]
 801dd42:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dd46:	f003 0308 	and.w	r3, r3, #8
 801dd4a:	2b00      	cmp	r3, #0
 801dd4c:	d024      	beq.n	801dd98 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd4e:	8afb      	ldrh	r3, [r7, #22]
 801dd50:	4619      	mov	r1, r3
 801dd52:	6878      	ldr	r0, [r7, #4]
 801dd54:	f7f5 fde8 	bl	8013928 <pbuf_remove_header>
 801dd58:	4603      	mov	r3, r0
 801dd5a:	2b00      	cmp	r3, #0
 801dd5c:	d11e      	bne.n	801dd9c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801dd5e:	6839      	ldr	r1, [r7, #0]
 801dd60:	6878      	ldr	r0, [r7, #4]
 801dd62:	f7fe fd57 	bl	801c814 <ip4_input>
      break;
 801dd66:	e013      	b.n	801dd90 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd68:	683b      	ldr	r3, [r7, #0]
 801dd6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dd6e:	f003 0308 	and.w	r3, r3, #8
 801dd72:	2b00      	cmp	r3, #0
 801dd74:	d014      	beq.n	801dda0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd76:	8afb      	ldrh	r3, [r7, #22]
 801dd78:	4619      	mov	r1, r3
 801dd7a:	6878      	ldr	r0, [r7, #4]
 801dd7c:	f7f5 fdd4 	bl	8013928 <pbuf_remove_header>
 801dd80:	4603      	mov	r3, r0
 801dd82:	2b00      	cmp	r3, #0
 801dd84:	d10e      	bne.n	801dda4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801dd86:	6839      	ldr	r1, [r7, #0]
 801dd88:	6878      	ldr	r0, [r7, #4]
 801dd8a:	f7fd fe45 	bl	801ba18 <etharp_input>
      break;
 801dd8e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801dd90:	2300      	movs	r3, #0
 801dd92:	e00c      	b.n	801ddae <ethernet_input+0x10e>
    goto free_and_return;
 801dd94:	bf00      	nop
 801dd96:	e006      	b.n	801dda6 <ethernet_input+0x106>
        goto free_and_return;
 801dd98:	bf00      	nop
 801dd9a:	e004      	b.n	801dda6 <ethernet_input+0x106>
        goto free_and_return;
 801dd9c:	bf00      	nop
 801dd9e:	e002      	b.n	801dda6 <ethernet_input+0x106>
        goto free_and_return;
 801dda0:	bf00      	nop
 801dda2:	e000      	b.n	801dda6 <ethernet_input+0x106>
        goto free_and_return;
 801dda4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801dda6:	6878      	ldr	r0, [r7, #4]
 801dda8:	f7f5 fe44 	bl	8013a34 <pbuf_free>
  return ERR_OK;
 801ddac:	2300      	movs	r3, #0
}
 801ddae:	4618      	mov	r0, r3
 801ddb0:	3718      	adds	r7, #24
 801ddb2:	46bd      	mov	sp, r7
 801ddb4:	bd80      	pop	{r7, pc}
 801ddb6:	bf00      	nop
 801ddb8:	080276bc 	.word	0x080276bc

0801ddbc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ddbc:	b580      	push	{r7, lr}
 801ddbe:	b086      	sub	sp, #24
 801ddc0:	af00      	add	r7, sp, #0
 801ddc2:	60f8      	str	r0, [r7, #12]
 801ddc4:	60b9      	str	r1, [r7, #8]
 801ddc6:	607a      	str	r2, [r7, #4]
 801ddc8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801ddca:	8c3b      	ldrh	r3, [r7, #32]
 801ddcc:	4618      	mov	r0, r3
 801ddce:	f7f3 fa57 	bl	8011280 <lwip_htons>
 801ddd2:	4603      	mov	r3, r0
 801ddd4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ddd6:	210e      	movs	r1, #14
 801ddd8:	68b8      	ldr	r0, [r7, #8]
 801ddda:	f7f5 fd95 	bl	8013908 <pbuf_add_header>
 801ddde:	4603      	mov	r3, r0
 801dde0:	2b00      	cmp	r3, #0
 801dde2:	d125      	bne.n	801de30 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801dde4:	68bb      	ldr	r3, [r7, #8]
 801dde6:	685b      	ldr	r3, [r3, #4]
 801dde8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801ddea:	693b      	ldr	r3, [r7, #16]
 801ddec:	8afa      	ldrh	r2, [r7, #22]
 801ddee:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801ddf0:	693b      	ldr	r3, [r7, #16]
 801ddf2:	2206      	movs	r2, #6
 801ddf4:	6839      	ldr	r1, [r7, #0]
 801ddf6:	4618      	mov	r0, r3
 801ddf8:	f001 fdd1 	bl	801f99e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ddfc:	693b      	ldr	r3, [r7, #16]
 801ddfe:	3306      	adds	r3, #6
 801de00:	2206      	movs	r2, #6
 801de02:	6879      	ldr	r1, [r7, #4]
 801de04:	4618      	mov	r0, r3
 801de06:	f001 fdca 	bl	801f99e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801de0a:	68fb      	ldr	r3, [r7, #12]
 801de0c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801de10:	2b06      	cmp	r3, #6
 801de12:	d006      	beq.n	801de22 <ethernet_output+0x66>
 801de14:	4b0a      	ldr	r3, [pc, #40]	@ (801de40 <ethernet_output+0x84>)
 801de16:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801de1a:	490a      	ldr	r1, [pc, #40]	@ (801de44 <ethernet_output+0x88>)
 801de1c:	480a      	ldr	r0, [pc, #40]	@ (801de48 <ethernet_output+0x8c>)
 801de1e:	f001 f9ad 	bl	801f17c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801de22:	68fb      	ldr	r3, [r7, #12]
 801de24:	699b      	ldr	r3, [r3, #24]
 801de26:	68b9      	ldr	r1, [r7, #8]
 801de28:	68f8      	ldr	r0, [r7, #12]
 801de2a:	4798      	blx	r3
 801de2c:	4603      	mov	r3, r0
 801de2e:	e002      	b.n	801de36 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801de30:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801de32:	f06f 0301 	mvn.w	r3, #1
}
 801de36:	4618      	mov	r0, r3
 801de38:	3718      	adds	r7, #24
 801de3a:	46bd      	mov	sp, r7
 801de3c:	bd80      	pop	{r7, pc}
 801de3e:	bf00      	nop
 801de40:	080274c0 	.word	0x080274c0
 801de44:	080274f8 	.word	0x080274f8
 801de48:	0802752c 	.word	0x0802752c

0801de4c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801de4c:	b580      	push	{r7, lr}
 801de4e:	b086      	sub	sp, #24
 801de50:	af00      	add	r7, sp, #0
 801de52:	6078      	str	r0, [r7, #4]
 801de54:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801de56:	683b      	ldr	r3, [r7, #0]
 801de58:	60bb      	str	r3, [r7, #8]
 801de5a:	2304      	movs	r3, #4
 801de5c:	60fb      	str	r3, [r7, #12]
 801de5e:	2300      	movs	r3, #0
 801de60:	613b      	str	r3, [r7, #16]
 801de62:	2300      	movs	r3, #0
 801de64:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801de66:	f107 0308 	add.w	r3, r7, #8
 801de6a:	2100      	movs	r1, #0
 801de6c:	4618      	mov	r0, r3
 801de6e:	f7ed fe0e 	bl	800ba8e <osMessageCreate>
 801de72:	4602      	mov	r2, r0
 801de74:	687b      	ldr	r3, [r7, #4]
 801de76:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801de78:	687b      	ldr	r3, [r7, #4]
 801de7a:	681b      	ldr	r3, [r3, #0]
 801de7c:	2b00      	cmp	r3, #0
 801de7e:	d102      	bne.n	801de86 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801de80:	f04f 33ff 	mov.w	r3, #4294967295
 801de84:	e000      	b.n	801de88 <sys_mbox_new+0x3c>

  return ERR_OK;
 801de86:	2300      	movs	r3, #0
}
 801de88:	4618      	mov	r0, r3
 801de8a:	3718      	adds	r7, #24
 801de8c:	46bd      	mov	sp, r7
 801de8e:	bd80      	pop	{r7, pc}

0801de90 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801de90:	b580      	push	{r7, lr}
 801de92:	b082      	sub	sp, #8
 801de94:	af00      	add	r7, sp, #0
 801de96:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801de98:	687b      	ldr	r3, [r7, #4]
 801de9a:	681b      	ldr	r3, [r3, #0]
 801de9c:	4618      	mov	r0, r3
 801de9e:	f7ed fed3 	bl	800bc48 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801dea2:	687b      	ldr	r3, [r7, #4]
 801dea4:	681b      	ldr	r3, [r3, #0]
 801dea6:	4618      	mov	r0, r3
 801dea8:	f7ed fee4 	bl	800bc74 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801deac:	bf00      	nop
 801deae:	3708      	adds	r7, #8
 801deb0:	46bd      	mov	sp, r7
 801deb2:	bd80      	pop	{r7, pc}

0801deb4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801deb4:	b580      	push	{r7, lr}
 801deb6:	b084      	sub	sp, #16
 801deb8:	af00      	add	r7, sp, #0
 801deba:	6078      	str	r0, [r7, #4]
 801debc:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801debe:	687b      	ldr	r3, [r7, #4]
 801dec0:	681b      	ldr	r3, [r3, #0]
 801dec2:	6839      	ldr	r1, [r7, #0]
 801dec4:	2200      	movs	r2, #0
 801dec6:	4618      	mov	r0, r3
 801dec8:	f7ed fe0a 	bl	800bae0 <osMessagePut>
 801decc:	4603      	mov	r3, r0
 801dece:	2b00      	cmp	r3, #0
 801ded0:	d102      	bne.n	801ded8 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801ded2:	2300      	movs	r3, #0
 801ded4:	73fb      	strb	r3, [r7, #15]
 801ded6:	e001      	b.n	801dedc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801ded8:	23ff      	movs	r3, #255	@ 0xff
 801deda:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801dedc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801dee0:	4618      	mov	r0, r3
 801dee2:	3710      	adds	r7, #16
 801dee4:	46bd      	mov	sp, r7
 801dee6:	bd80      	pop	{r7, pc}

0801dee8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801dee8:	b580      	push	{r7, lr}
 801deea:	b08c      	sub	sp, #48	@ 0x30
 801deec:	af00      	add	r7, sp, #0
 801deee:	61f8      	str	r0, [r7, #28]
 801def0:	61b9      	str	r1, [r7, #24]
 801def2:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801def4:	f7ed fbe9 	bl	800b6ca <osKernelSysTick>
 801def8:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801defa:	697b      	ldr	r3, [r7, #20]
 801defc:	2b00      	cmp	r3, #0
 801defe:	d017      	beq.n	801df30 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801df00:	69fb      	ldr	r3, [r7, #28]
 801df02:	6819      	ldr	r1, [r3, #0]
 801df04:	f107 0320 	add.w	r3, r7, #32
 801df08:	697a      	ldr	r2, [r7, #20]
 801df0a:	4618      	mov	r0, r3
 801df0c:	f7ed fe28 	bl	800bb60 <osMessageGet>

    if(event.status == osEventMessage)
 801df10:	6a3b      	ldr	r3, [r7, #32]
 801df12:	2b10      	cmp	r3, #16
 801df14:	d109      	bne.n	801df2a <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801df16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df18:	461a      	mov	r2, r3
 801df1a:	69bb      	ldr	r3, [r7, #24]
 801df1c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801df1e:	f7ed fbd4 	bl	800b6ca <osKernelSysTick>
 801df22:	4602      	mov	r2, r0
 801df24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801df26:	1ad3      	subs	r3, r2, r3
 801df28:	e019      	b.n	801df5e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801df2a:	f04f 33ff 	mov.w	r3, #4294967295
 801df2e:	e016      	b.n	801df5e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801df30:	69fb      	ldr	r3, [r7, #28]
 801df32:	6819      	ldr	r1, [r3, #0]
 801df34:	463b      	mov	r3, r7
 801df36:	f04f 32ff 	mov.w	r2, #4294967295
 801df3a:	4618      	mov	r0, r3
 801df3c:	f7ed fe10 	bl	800bb60 <osMessageGet>
 801df40:	f107 0320 	add.w	r3, r7, #32
 801df44:	463a      	mov	r2, r7
 801df46:	ca07      	ldmia	r2, {r0, r1, r2}
 801df48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801df4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df4e:	461a      	mov	r2, r3
 801df50:	69bb      	ldr	r3, [r7, #24]
 801df52:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801df54:	f7ed fbb9 	bl	800b6ca <osKernelSysTick>
 801df58:	4602      	mov	r2, r0
 801df5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801df5c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801df5e:	4618      	mov	r0, r3
 801df60:	3730      	adds	r7, #48	@ 0x30
 801df62:	46bd      	mov	sp, r7
 801df64:	bd80      	pop	{r7, pc}

0801df66 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801df66:	b580      	push	{r7, lr}
 801df68:	b086      	sub	sp, #24
 801df6a:	af00      	add	r7, sp, #0
 801df6c:	6078      	str	r0, [r7, #4]
 801df6e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801df70:	687b      	ldr	r3, [r7, #4]
 801df72:	6819      	ldr	r1, [r3, #0]
 801df74:	f107 030c 	add.w	r3, r7, #12
 801df78:	2200      	movs	r2, #0
 801df7a:	4618      	mov	r0, r3
 801df7c:	f7ed fdf0 	bl	800bb60 <osMessageGet>

  if(event.status == osEventMessage)
 801df80:	68fb      	ldr	r3, [r7, #12]
 801df82:	2b10      	cmp	r3, #16
 801df84:	d105      	bne.n	801df92 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801df86:	693b      	ldr	r3, [r7, #16]
 801df88:	461a      	mov	r2, r3
 801df8a:	683b      	ldr	r3, [r7, #0]
 801df8c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801df8e:	2300      	movs	r3, #0
 801df90:	e001      	b.n	801df96 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801df92:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801df96:	4618      	mov	r0, r3
 801df98:	3718      	adds	r7, #24
 801df9a:	46bd      	mov	sp, r7
 801df9c:	bd80      	pop	{r7, pc}

0801df9e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801df9e:	b480      	push	{r7}
 801dfa0:	b083      	sub	sp, #12
 801dfa2:	af00      	add	r7, sp, #0
 801dfa4:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801dfa6:	687b      	ldr	r3, [r7, #4]
 801dfa8:	681b      	ldr	r3, [r3, #0]
 801dfaa:	2b00      	cmp	r3, #0
 801dfac:	d101      	bne.n	801dfb2 <sys_mbox_valid+0x14>
    return 0;
 801dfae:	2300      	movs	r3, #0
 801dfb0:	e000      	b.n	801dfb4 <sys_mbox_valid+0x16>
  else
    return 1;
 801dfb2:	2301      	movs	r3, #1
}
 801dfb4:	4618      	mov	r0, r3
 801dfb6:	370c      	adds	r7, #12
 801dfb8:	46bd      	mov	sp, r7
 801dfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfbe:	4770      	bx	lr

0801dfc0 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801dfc0:	b480      	push	{r7}
 801dfc2:	b083      	sub	sp, #12
 801dfc4:	af00      	add	r7, sp, #0
 801dfc6:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801dfc8:	687b      	ldr	r3, [r7, #4]
 801dfca:	2200      	movs	r2, #0
 801dfcc:	601a      	str	r2, [r3, #0]
}
 801dfce:	bf00      	nop
 801dfd0:	370c      	adds	r7, #12
 801dfd2:	46bd      	mov	sp, r7
 801dfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfd8:	4770      	bx	lr

0801dfda <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801dfda:	b580      	push	{r7, lr}
 801dfdc:	b084      	sub	sp, #16
 801dfde:	af00      	add	r7, sp, #0
 801dfe0:	6078      	str	r0, [r7, #4]
 801dfe2:	460b      	mov	r3, r1
 801dfe4:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801dfe6:	2300      	movs	r3, #0
 801dfe8:	60bb      	str	r3, [r7, #8]
 801dfea:	2300      	movs	r3, #0
 801dfec:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801dfee:	f107 0308 	add.w	r3, r7, #8
 801dff2:	2101      	movs	r1, #1
 801dff4:	4618      	mov	r0, r3
 801dff6:	f7ed fc81 	bl	800b8fc <osSemaphoreCreate>
 801dffa:	4602      	mov	r2, r0
 801dffc:	687b      	ldr	r3, [r7, #4]
 801dffe:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801e000:	687b      	ldr	r3, [r7, #4]
 801e002:	681b      	ldr	r3, [r3, #0]
 801e004:	2b00      	cmp	r3, #0
 801e006:	d102      	bne.n	801e00e <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e008:	f04f 33ff 	mov.w	r3, #4294967295
 801e00c:	e009      	b.n	801e022 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801e00e:	78fb      	ldrb	r3, [r7, #3]
 801e010:	2b00      	cmp	r3, #0
 801e012:	d105      	bne.n	801e020 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	681b      	ldr	r3, [r3, #0]
 801e018:	2100      	movs	r1, #0
 801e01a:	4618      	mov	r0, r3
 801e01c:	f7ed fca0 	bl	800b960 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801e020:	2300      	movs	r3, #0
}
 801e022:	4618      	mov	r0, r3
 801e024:	3710      	adds	r7, #16
 801e026:	46bd      	mov	sp, r7
 801e028:	bd80      	pop	{r7, pc}

0801e02a <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801e02a:	b580      	push	{r7, lr}
 801e02c:	b084      	sub	sp, #16
 801e02e:	af00      	add	r7, sp, #0
 801e030:	6078      	str	r0, [r7, #4]
 801e032:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801e034:	f7ed fb49 	bl	800b6ca <osKernelSysTick>
 801e038:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801e03a:	683b      	ldr	r3, [r7, #0]
 801e03c:	2b00      	cmp	r3, #0
 801e03e:	d011      	beq.n	801e064 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801e040:	687b      	ldr	r3, [r7, #4]
 801e042:	681b      	ldr	r3, [r3, #0]
 801e044:	6839      	ldr	r1, [r7, #0]
 801e046:	4618      	mov	r0, r3
 801e048:	f7ed fc8a 	bl	800b960 <osSemaphoreWait>
 801e04c:	4603      	mov	r3, r0
 801e04e:	2b00      	cmp	r3, #0
 801e050:	d105      	bne.n	801e05e <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801e052:	f7ed fb3a 	bl	800b6ca <osKernelSysTick>
 801e056:	4602      	mov	r2, r0
 801e058:	68fb      	ldr	r3, [r7, #12]
 801e05a:	1ad3      	subs	r3, r2, r3
 801e05c:	e012      	b.n	801e084 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e05e:	f04f 33ff 	mov.w	r3, #4294967295
 801e062:	e00f      	b.n	801e084 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801e064:	bf00      	nop
 801e066:	687b      	ldr	r3, [r7, #4]
 801e068:	681b      	ldr	r3, [r3, #0]
 801e06a:	f04f 31ff 	mov.w	r1, #4294967295
 801e06e:	4618      	mov	r0, r3
 801e070:	f7ed fc76 	bl	800b960 <osSemaphoreWait>
 801e074:	4603      	mov	r3, r0
 801e076:	2b00      	cmp	r3, #0
 801e078:	d1f5      	bne.n	801e066 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801e07a:	f7ed fb26 	bl	800b6ca <osKernelSysTick>
 801e07e:	4602      	mov	r2, r0
 801e080:	68fb      	ldr	r3, [r7, #12]
 801e082:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801e084:	4618      	mov	r0, r3
 801e086:	3710      	adds	r7, #16
 801e088:	46bd      	mov	sp, r7
 801e08a:	bd80      	pop	{r7, pc}

0801e08c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801e08c:	b580      	push	{r7, lr}
 801e08e:	b082      	sub	sp, #8
 801e090:	af00      	add	r7, sp, #0
 801e092:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801e094:	687b      	ldr	r3, [r7, #4]
 801e096:	681b      	ldr	r3, [r3, #0]
 801e098:	4618      	mov	r0, r3
 801e09a:	f7ed fcaf 	bl	800b9fc <osSemaphoreRelease>
}
 801e09e:	bf00      	nop
 801e0a0:	3708      	adds	r7, #8
 801e0a2:	46bd      	mov	sp, r7
 801e0a4:	bd80      	pop	{r7, pc}

0801e0a6 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801e0a6:	b580      	push	{r7, lr}
 801e0a8:	b082      	sub	sp, #8
 801e0aa:	af00      	add	r7, sp, #0
 801e0ac:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801e0ae:	687b      	ldr	r3, [r7, #4]
 801e0b0:	681b      	ldr	r3, [r3, #0]
 801e0b2:	4618      	mov	r0, r3
 801e0b4:	f7ed fcd8 	bl	800ba68 <osSemaphoreDelete>
}
 801e0b8:	bf00      	nop
 801e0ba:	3708      	adds	r7, #8
 801e0bc:	46bd      	mov	sp, r7
 801e0be:	bd80      	pop	{r7, pc}

0801e0c0 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801e0c0:	b480      	push	{r7}
 801e0c2:	b083      	sub	sp, #12
 801e0c4:	af00      	add	r7, sp, #0
 801e0c6:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801e0c8:	687b      	ldr	r3, [r7, #4]
 801e0ca:	681b      	ldr	r3, [r3, #0]
 801e0cc:	2b00      	cmp	r3, #0
 801e0ce:	d101      	bne.n	801e0d4 <sys_sem_valid+0x14>
    return 0;
 801e0d0:	2300      	movs	r3, #0
 801e0d2:	e000      	b.n	801e0d6 <sys_sem_valid+0x16>
  else
    return 1;
 801e0d4:	2301      	movs	r3, #1
}
 801e0d6:	4618      	mov	r0, r3
 801e0d8:	370c      	adds	r7, #12
 801e0da:	46bd      	mov	sp, r7
 801e0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e0e0:	4770      	bx	lr

0801e0e2 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801e0e2:	b480      	push	{r7}
 801e0e4:	b083      	sub	sp, #12
 801e0e6:	af00      	add	r7, sp, #0
 801e0e8:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801e0ea:	687b      	ldr	r3, [r7, #4]
 801e0ec:	2200      	movs	r2, #0
 801e0ee:	601a      	str	r2, [r3, #0]
}
 801e0f0:	bf00      	nop
 801e0f2:	370c      	adds	r7, #12
 801e0f4:	46bd      	mov	sp, r7
 801e0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e0fa:	4770      	bx	lr

0801e0fc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e0fc:	b580      	push	{r7, lr}
 801e0fe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801e100:	4803      	ldr	r0, [pc, #12]	@ (801e110 <sys_init+0x14>)
 801e102:	f7ed fb5e 	bl	800b7c2 <osMutexCreate>
 801e106:	4603      	mov	r3, r0
 801e108:	4a02      	ldr	r2, [pc, #8]	@ (801e114 <sys_init+0x18>)
 801e10a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801e10c:	bf00      	nop
 801e10e:	bd80      	pop	{r7, pc}
 801e110:	080276cc 	.word	0x080276cc
 801e114:	200689dc 	.word	0x200689dc

0801e118 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801e118:	b580      	push	{r7, lr}
 801e11a:	b084      	sub	sp, #16
 801e11c:	af00      	add	r7, sp, #0
 801e11e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801e120:	2300      	movs	r3, #0
 801e122:	60bb      	str	r3, [r7, #8]
 801e124:	2300      	movs	r3, #0
 801e126:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801e128:	f107 0308 	add.w	r3, r7, #8
 801e12c:	4618      	mov	r0, r3
 801e12e:	f7ed fb48 	bl	800b7c2 <osMutexCreate>
 801e132:	4602      	mov	r2, r0
 801e134:	687b      	ldr	r3, [r7, #4]
 801e136:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801e138:	687b      	ldr	r3, [r7, #4]
 801e13a:	681b      	ldr	r3, [r3, #0]
 801e13c:	2b00      	cmp	r3, #0
 801e13e:	d102      	bne.n	801e146 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e140:	f04f 33ff 	mov.w	r3, #4294967295
 801e144:	e000      	b.n	801e148 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801e146:	2300      	movs	r3, #0
}
 801e148:	4618      	mov	r0, r3
 801e14a:	3710      	adds	r7, #16
 801e14c:	46bd      	mov	sp, r7
 801e14e:	bd80      	pop	{r7, pc}

0801e150 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801e150:	b580      	push	{r7, lr}
 801e152:	b082      	sub	sp, #8
 801e154:	af00      	add	r7, sp, #0
 801e156:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801e158:	687b      	ldr	r3, [r7, #4]
 801e15a:	681b      	ldr	r3, [r3, #0]
 801e15c:	f04f 31ff 	mov.w	r1, #4294967295
 801e160:	4618      	mov	r0, r3
 801e162:	f7ed fb47 	bl	800b7f4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801e166:	bf00      	nop
 801e168:	3708      	adds	r7, #8
 801e16a:	46bd      	mov	sp, r7
 801e16c:	bd80      	pop	{r7, pc}

0801e16e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801e16e:	b580      	push	{r7, lr}
 801e170:	b082      	sub	sp, #8
 801e172:	af00      	add	r7, sp, #0
 801e174:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801e176:	687b      	ldr	r3, [r7, #4]
 801e178:	681b      	ldr	r3, [r3, #0]
 801e17a:	4618      	mov	r0, r3
 801e17c:	f7ed fb88 	bl	800b890 <osMutexRelease>
}
 801e180:	bf00      	nop
 801e182:	3708      	adds	r7, #8
 801e184:	46bd      	mov	sp, r7
 801e186:	bd80      	pop	{r7, pc}

0801e188 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801e188:	b580      	push	{r7, lr}
 801e18a:	b08c      	sub	sp, #48	@ 0x30
 801e18c:	af00      	add	r7, sp, #0
 801e18e:	60f8      	str	r0, [r7, #12]
 801e190:	60b9      	str	r1, [r7, #8]
 801e192:	607a      	str	r2, [r7, #4]
 801e194:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801e196:	f107 0314 	add.w	r3, r7, #20
 801e19a:	2200      	movs	r2, #0
 801e19c:	601a      	str	r2, [r3, #0]
 801e19e:	605a      	str	r2, [r3, #4]
 801e1a0:	609a      	str	r2, [r3, #8]
 801e1a2:	60da      	str	r2, [r3, #12]
 801e1a4:	611a      	str	r2, [r3, #16]
 801e1a6:	615a      	str	r2, [r3, #20]
 801e1a8:	619a      	str	r2, [r3, #24]
 801e1aa:	68fb      	ldr	r3, [r7, #12]
 801e1ac:	617b      	str	r3, [r7, #20]
 801e1ae:	68bb      	ldr	r3, [r7, #8]
 801e1b0:	61bb      	str	r3, [r7, #24]
 801e1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e1b4:	b21b      	sxth	r3, r3
 801e1b6:	83bb      	strh	r3, [r7, #28]
 801e1b8:	683b      	ldr	r3, [r7, #0]
 801e1ba:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801e1bc:	f107 0314 	add.w	r3, r7, #20
 801e1c0:	6879      	ldr	r1, [r7, #4]
 801e1c2:	4618      	mov	r0, r3
 801e1c4:	f7ed fa91 	bl	800b6ea <osThreadCreate>
 801e1c8:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801e1ca:	4618      	mov	r0, r3
 801e1cc:	3730      	adds	r7, #48	@ 0x30
 801e1ce:	46bd      	mov	sp, r7
 801e1d0:	bd80      	pop	{r7, pc}
	...

0801e1d4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801e1d4:	b580      	push	{r7, lr}
 801e1d6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801e1d8:	4b04      	ldr	r3, [pc, #16]	@ (801e1ec <sys_arch_protect+0x18>)
 801e1da:	681b      	ldr	r3, [r3, #0]
 801e1dc:	f04f 31ff 	mov.w	r1, #4294967295
 801e1e0:	4618      	mov	r0, r3
 801e1e2:	f7ed fb07 	bl	800b7f4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801e1e6:	2301      	movs	r3, #1
}
 801e1e8:	4618      	mov	r0, r3
 801e1ea:	bd80      	pop	{r7, pc}
 801e1ec:	200689dc 	.word	0x200689dc

0801e1f0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801e1f0:	b580      	push	{r7, lr}
 801e1f2:	b082      	sub	sp, #8
 801e1f4:	af00      	add	r7, sp, #0
 801e1f6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801e1f8:	4b04      	ldr	r3, [pc, #16]	@ (801e20c <sys_arch_unprotect+0x1c>)
 801e1fa:	681b      	ldr	r3, [r3, #0]
 801e1fc:	4618      	mov	r0, r3
 801e1fe:	f7ed fb47 	bl	800b890 <osMutexRelease>
}
 801e202:	bf00      	nop
 801e204:	3708      	adds	r7, #8
 801e206:	46bd      	mov	sp, r7
 801e208:	bd80      	pop	{r7, pc}
 801e20a:	bf00      	nop
 801e20c:	200689dc 	.word	0x200689dc

0801e210 <rand>:
 801e210:	4b16      	ldr	r3, [pc, #88]	@ (801e26c <rand+0x5c>)
 801e212:	b510      	push	{r4, lr}
 801e214:	681c      	ldr	r4, [r3, #0]
 801e216:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e218:	b9b3      	cbnz	r3, 801e248 <rand+0x38>
 801e21a:	2018      	movs	r0, #24
 801e21c:	f002 fa24 	bl	8020668 <malloc>
 801e220:	4602      	mov	r2, r0
 801e222:	6320      	str	r0, [r4, #48]	@ 0x30
 801e224:	b920      	cbnz	r0, 801e230 <rand+0x20>
 801e226:	4b12      	ldr	r3, [pc, #72]	@ (801e270 <rand+0x60>)
 801e228:	4812      	ldr	r0, [pc, #72]	@ (801e274 <rand+0x64>)
 801e22a:	2152      	movs	r1, #82	@ 0x52
 801e22c:	f001 fbcc 	bl	801f9c8 <__assert_func>
 801e230:	4911      	ldr	r1, [pc, #68]	@ (801e278 <rand+0x68>)
 801e232:	4b12      	ldr	r3, [pc, #72]	@ (801e27c <rand+0x6c>)
 801e234:	e9c0 1300 	strd	r1, r3, [r0]
 801e238:	4b11      	ldr	r3, [pc, #68]	@ (801e280 <rand+0x70>)
 801e23a:	6083      	str	r3, [r0, #8]
 801e23c:	230b      	movs	r3, #11
 801e23e:	8183      	strh	r3, [r0, #12]
 801e240:	2100      	movs	r1, #0
 801e242:	2001      	movs	r0, #1
 801e244:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e248:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e24a:	480e      	ldr	r0, [pc, #56]	@ (801e284 <rand+0x74>)
 801e24c:	690b      	ldr	r3, [r1, #16]
 801e24e:	694c      	ldr	r4, [r1, #20]
 801e250:	4a0d      	ldr	r2, [pc, #52]	@ (801e288 <rand+0x78>)
 801e252:	4358      	muls	r0, r3
 801e254:	fb02 0004 	mla	r0, r2, r4, r0
 801e258:	fba3 3202 	umull	r3, r2, r3, r2
 801e25c:	3301      	adds	r3, #1
 801e25e:	eb40 0002 	adc.w	r0, r0, r2
 801e262:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e266:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e26a:	bd10      	pop	{r4, pc}
 801e26c:	2000004c 	.word	0x2000004c
 801e270:	080276d4 	.word	0x080276d4
 801e274:	080276eb 	.word	0x080276eb
 801e278:	abcd330e 	.word	0xabcd330e
 801e27c:	e66d1234 	.word	0xe66d1234
 801e280:	0005deec 	.word	0x0005deec
 801e284:	5851f42d 	.word	0x5851f42d
 801e288:	4c957f2d 	.word	0x4c957f2d

0801e28c <_strtol_l.isra.0>:
 801e28c:	2b24      	cmp	r3, #36	@ 0x24
 801e28e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e292:	4686      	mov	lr, r0
 801e294:	4690      	mov	r8, r2
 801e296:	d801      	bhi.n	801e29c <_strtol_l.isra.0+0x10>
 801e298:	2b01      	cmp	r3, #1
 801e29a:	d106      	bne.n	801e2aa <_strtol_l.isra.0+0x1e>
 801e29c:	f001 fb52 	bl	801f944 <__errno>
 801e2a0:	2316      	movs	r3, #22
 801e2a2:	6003      	str	r3, [r0, #0]
 801e2a4:	2000      	movs	r0, #0
 801e2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2aa:	4834      	ldr	r0, [pc, #208]	@ (801e37c <_strtol_l.isra.0+0xf0>)
 801e2ac:	460d      	mov	r5, r1
 801e2ae:	462a      	mov	r2, r5
 801e2b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e2b4:	5d06      	ldrb	r6, [r0, r4]
 801e2b6:	f016 0608 	ands.w	r6, r6, #8
 801e2ba:	d1f8      	bne.n	801e2ae <_strtol_l.isra.0+0x22>
 801e2bc:	2c2d      	cmp	r4, #45	@ 0x2d
 801e2be:	d110      	bne.n	801e2e2 <_strtol_l.isra.0+0x56>
 801e2c0:	782c      	ldrb	r4, [r5, #0]
 801e2c2:	2601      	movs	r6, #1
 801e2c4:	1c95      	adds	r5, r2, #2
 801e2c6:	f033 0210 	bics.w	r2, r3, #16
 801e2ca:	d115      	bne.n	801e2f8 <_strtol_l.isra.0+0x6c>
 801e2cc:	2c30      	cmp	r4, #48	@ 0x30
 801e2ce:	d10d      	bne.n	801e2ec <_strtol_l.isra.0+0x60>
 801e2d0:	782a      	ldrb	r2, [r5, #0]
 801e2d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e2d6:	2a58      	cmp	r2, #88	@ 0x58
 801e2d8:	d108      	bne.n	801e2ec <_strtol_l.isra.0+0x60>
 801e2da:	786c      	ldrb	r4, [r5, #1]
 801e2dc:	3502      	adds	r5, #2
 801e2de:	2310      	movs	r3, #16
 801e2e0:	e00a      	b.n	801e2f8 <_strtol_l.isra.0+0x6c>
 801e2e2:	2c2b      	cmp	r4, #43	@ 0x2b
 801e2e4:	bf04      	itt	eq
 801e2e6:	782c      	ldrbeq	r4, [r5, #0]
 801e2e8:	1c95      	addeq	r5, r2, #2
 801e2ea:	e7ec      	b.n	801e2c6 <_strtol_l.isra.0+0x3a>
 801e2ec:	2b00      	cmp	r3, #0
 801e2ee:	d1f6      	bne.n	801e2de <_strtol_l.isra.0+0x52>
 801e2f0:	2c30      	cmp	r4, #48	@ 0x30
 801e2f2:	bf14      	ite	ne
 801e2f4:	230a      	movne	r3, #10
 801e2f6:	2308      	moveq	r3, #8
 801e2f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e2fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e300:	2200      	movs	r2, #0
 801e302:	fbbc f9f3 	udiv	r9, ip, r3
 801e306:	4610      	mov	r0, r2
 801e308:	fb03 ca19 	mls	sl, r3, r9, ip
 801e30c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e310:	2f09      	cmp	r7, #9
 801e312:	d80f      	bhi.n	801e334 <_strtol_l.isra.0+0xa8>
 801e314:	463c      	mov	r4, r7
 801e316:	42a3      	cmp	r3, r4
 801e318:	dd1b      	ble.n	801e352 <_strtol_l.isra.0+0xc6>
 801e31a:	1c57      	adds	r7, r2, #1
 801e31c:	d007      	beq.n	801e32e <_strtol_l.isra.0+0xa2>
 801e31e:	4581      	cmp	r9, r0
 801e320:	d314      	bcc.n	801e34c <_strtol_l.isra.0+0xc0>
 801e322:	d101      	bne.n	801e328 <_strtol_l.isra.0+0x9c>
 801e324:	45a2      	cmp	sl, r4
 801e326:	db11      	blt.n	801e34c <_strtol_l.isra.0+0xc0>
 801e328:	fb00 4003 	mla	r0, r0, r3, r4
 801e32c:	2201      	movs	r2, #1
 801e32e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e332:	e7eb      	b.n	801e30c <_strtol_l.isra.0+0x80>
 801e334:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e338:	2f19      	cmp	r7, #25
 801e33a:	d801      	bhi.n	801e340 <_strtol_l.isra.0+0xb4>
 801e33c:	3c37      	subs	r4, #55	@ 0x37
 801e33e:	e7ea      	b.n	801e316 <_strtol_l.isra.0+0x8a>
 801e340:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e344:	2f19      	cmp	r7, #25
 801e346:	d804      	bhi.n	801e352 <_strtol_l.isra.0+0xc6>
 801e348:	3c57      	subs	r4, #87	@ 0x57
 801e34a:	e7e4      	b.n	801e316 <_strtol_l.isra.0+0x8a>
 801e34c:	f04f 32ff 	mov.w	r2, #4294967295
 801e350:	e7ed      	b.n	801e32e <_strtol_l.isra.0+0xa2>
 801e352:	1c53      	adds	r3, r2, #1
 801e354:	d108      	bne.n	801e368 <_strtol_l.isra.0+0xdc>
 801e356:	2322      	movs	r3, #34	@ 0x22
 801e358:	f8ce 3000 	str.w	r3, [lr]
 801e35c:	4660      	mov	r0, ip
 801e35e:	f1b8 0f00 	cmp.w	r8, #0
 801e362:	d0a0      	beq.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e364:	1e69      	subs	r1, r5, #1
 801e366:	e006      	b.n	801e376 <_strtol_l.isra.0+0xea>
 801e368:	b106      	cbz	r6, 801e36c <_strtol_l.isra.0+0xe0>
 801e36a:	4240      	negs	r0, r0
 801e36c:	f1b8 0f00 	cmp.w	r8, #0
 801e370:	d099      	beq.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e372:	2a00      	cmp	r2, #0
 801e374:	d1f6      	bne.n	801e364 <_strtol_l.isra.0+0xd8>
 801e376:	f8c8 1000 	str.w	r1, [r8]
 801e37a:	e794      	b.n	801e2a6 <_strtol_l.isra.0+0x1a>
 801e37c:	08027974 	.word	0x08027974

0801e380 <_strtol_r>:
 801e380:	f7ff bf84 	b.w	801e28c <_strtol_l.isra.0>

0801e384 <__cvt>:
 801e384:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e386:	ed2d 8b02 	vpush	{d8}
 801e38a:	eeb0 8b40 	vmov.f64	d8, d0
 801e38e:	b085      	sub	sp, #20
 801e390:	4617      	mov	r7, r2
 801e392:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801e394:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e396:	ee18 2a90 	vmov	r2, s17
 801e39a:	f025 0520 	bic.w	r5, r5, #32
 801e39e:	2a00      	cmp	r2, #0
 801e3a0:	bfb6      	itet	lt
 801e3a2:	222d      	movlt	r2, #45	@ 0x2d
 801e3a4:	2200      	movge	r2, #0
 801e3a6:	eeb1 8b40 	vneglt.f64	d8, d0
 801e3aa:	2d46      	cmp	r5, #70	@ 0x46
 801e3ac:	460c      	mov	r4, r1
 801e3ae:	701a      	strb	r2, [r3, #0]
 801e3b0:	d004      	beq.n	801e3bc <__cvt+0x38>
 801e3b2:	2d45      	cmp	r5, #69	@ 0x45
 801e3b4:	d100      	bne.n	801e3b8 <__cvt+0x34>
 801e3b6:	3401      	adds	r4, #1
 801e3b8:	2102      	movs	r1, #2
 801e3ba:	e000      	b.n	801e3be <__cvt+0x3a>
 801e3bc:	2103      	movs	r1, #3
 801e3be:	ab03      	add	r3, sp, #12
 801e3c0:	9301      	str	r3, [sp, #4]
 801e3c2:	ab02      	add	r3, sp, #8
 801e3c4:	9300      	str	r3, [sp, #0]
 801e3c6:	4622      	mov	r2, r4
 801e3c8:	4633      	mov	r3, r6
 801e3ca:	eeb0 0b48 	vmov.f64	d0, d8
 801e3ce:	f001 fba3 	bl	801fb18 <_dtoa_r>
 801e3d2:	2d47      	cmp	r5, #71	@ 0x47
 801e3d4:	d114      	bne.n	801e400 <__cvt+0x7c>
 801e3d6:	07fb      	lsls	r3, r7, #31
 801e3d8:	d50a      	bpl.n	801e3f0 <__cvt+0x6c>
 801e3da:	1902      	adds	r2, r0, r4
 801e3dc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e3e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3e4:	bf08      	it	eq
 801e3e6:	9203      	streq	r2, [sp, #12]
 801e3e8:	2130      	movs	r1, #48	@ 0x30
 801e3ea:	9b03      	ldr	r3, [sp, #12]
 801e3ec:	4293      	cmp	r3, r2
 801e3ee:	d319      	bcc.n	801e424 <__cvt+0xa0>
 801e3f0:	9b03      	ldr	r3, [sp, #12]
 801e3f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e3f4:	1a1b      	subs	r3, r3, r0
 801e3f6:	6013      	str	r3, [r2, #0]
 801e3f8:	b005      	add	sp, #20
 801e3fa:	ecbd 8b02 	vpop	{d8}
 801e3fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e400:	2d46      	cmp	r5, #70	@ 0x46
 801e402:	eb00 0204 	add.w	r2, r0, r4
 801e406:	d1e9      	bne.n	801e3dc <__cvt+0x58>
 801e408:	7803      	ldrb	r3, [r0, #0]
 801e40a:	2b30      	cmp	r3, #48	@ 0x30
 801e40c:	d107      	bne.n	801e41e <__cvt+0x9a>
 801e40e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e416:	bf1c      	itt	ne
 801e418:	f1c4 0401 	rsbne	r4, r4, #1
 801e41c:	6034      	strne	r4, [r6, #0]
 801e41e:	6833      	ldr	r3, [r6, #0]
 801e420:	441a      	add	r2, r3
 801e422:	e7db      	b.n	801e3dc <__cvt+0x58>
 801e424:	1c5c      	adds	r4, r3, #1
 801e426:	9403      	str	r4, [sp, #12]
 801e428:	7019      	strb	r1, [r3, #0]
 801e42a:	e7de      	b.n	801e3ea <__cvt+0x66>

0801e42c <__exponent>:
 801e42c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e42e:	2900      	cmp	r1, #0
 801e430:	bfba      	itte	lt
 801e432:	4249      	neglt	r1, r1
 801e434:	232d      	movlt	r3, #45	@ 0x2d
 801e436:	232b      	movge	r3, #43	@ 0x2b
 801e438:	2909      	cmp	r1, #9
 801e43a:	7002      	strb	r2, [r0, #0]
 801e43c:	7043      	strb	r3, [r0, #1]
 801e43e:	dd29      	ble.n	801e494 <__exponent+0x68>
 801e440:	f10d 0307 	add.w	r3, sp, #7
 801e444:	461d      	mov	r5, r3
 801e446:	270a      	movs	r7, #10
 801e448:	461a      	mov	r2, r3
 801e44a:	fbb1 f6f7 	udiv	r6, r1, r7
 801e44e:	fb07 1416 	mls	r4, r7, r6, r1
 801e452:	3430      	adds	r4, #48	@ 0x30
 801e454:	f802 4c01 	strb.w	r4, [r2, #-1]
 801e458:	460c      	mov	r4, r1
 801e45a:	2c63      	cmp	r4, #99	@ 0x63
 801e45c:	f103 33ff 	add.w	r3, r3, #4294967295
 801e460:	4631      	mov	r1, r6
 801e462:	dcf1      	bgt.n	801e448 <__exponent+0x1c>
 801e464:	3130      	adds	r1, #48	@ 0x30
 801e466:	1e94      	subs	r4, r2, #2
 801e468:	f803 1c01 	strb.w	r1, [r3, #-1]
 801e46c:	1c41      	adds	r1, r0, #1
 801e46e:	4623      	mov	r3, r4
 801e470:	42ab      	cmp	r3, r5
 801e472:	d30a      	bcc.n	801e48a <__exponent+0x5e>
 801e474:	f10d 0309 	add.w	r3, sp, #9
 801e478:	1a9b      	subs	r3, r3, r2
 801e47a:	42ac      	cmp	r4, r5
 801e47c:	bf88      	it	hi
 801e47e:	2300      	movhi	r3, #0
 801e480:	3302      	adds	r3, #2
 801e482:	4403      	add	r3, r0
 801e484:	1a18      	subs	r0, r3, r0
 801e486:	b003      	add	sp, #12
 801e488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e48a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801e48e:	f801 6f01 	strb.w	r6, [r1, #1]!
 801e492:	e7ed      	b.n	801e470 <__exponent+0x44>
 801e494:	2330      	movs	r3, #48	@ 0x30
 801e496:	3130      	adds	r1, #48	@ 0x30
 801e498:	7083      	strb	r3, [r0, #2]
 801e49a:	70c1      	strb	r1, [r0, #3]
 801e49c:	1d03      	adds	r3, r0, #4
 801e49e:	e7f1      	b.n	801e484 <__exponent+0x58>

0801e4a0 <_printf_float>:
 801e4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e4a4:	b08d      	sub	sp, #52	@ 0x34
 801e4a6:	460c      	mov	r4, r1
 801e4a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801e4ac:	4616      	mov	r6, r2
 801e4ae:	461f      	mov	r7, r3
 801e4b0:	4605      	mov	r5, r0
 801e4b2:	f001 f99f 	bl	801f7f4 <_localeconv_r>
 801e4b6:	f8d0 b000 	ldr.w	fp, [r0]
 801e4ba:	4658      	mov	r0, fp
 801e4bc:	f7e1 ff20 	bl	8000300 <strlen>
 801e4c0:	2300      	movs	r3, #0
 801e4c2:	930a      	str	r3, [sp, #40]	@ 0x28
 801e4c4:	f8d8 3000 	ldr.w	r3, [r8]
 801e4c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801e4cc:	6822      	ldr	r2, [r4, #0]
 801e4ce:	9005      	str	r0, [sp, #20]
 801e4d0:	3307      	adds	r3, #7
 801e4d2:	f023 0307 	bic.w	r3, r3, #7
 801e4d6:	f103 0108 	add.w	r1, r3, #8
 801e4da:	f8c8 1000 	str.w	r1, [r8]
 801e4de:	ed93 0b00 	vldr	d0, [r3]
 801e4e2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801e740 <_printf_float+0x2a0>
 801e4e6:	eeb0 7bc0 	vabs.f64	d7, d0
 801e4ea:	eeb4 7b46 	vcmp.f64	d7, d6
 801e4ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4f2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801e4f6:	dd24      	ble.n	801e542 <_printf_float+0xa2>
 801e4f8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801e4fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e500:	d502      	bpl.n	801e508 <_printf_float+0x68>
 801e502:	232d      	movs	r3, #45	@ 0x2d
 801e504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e508:	498f      	ldr	r1, [pc, #572]	@ (801e748 <_printf_float+0x2a8>)
 801e50a:	4b90      	ldr	r3, [pc, #576]	@ (801e74c <_printf_float+0x2ac>)
 801e50c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801e510:	bf8c      	ite	hi
 801e512:	4688      	movhi	r8, r1
 801e514:	4698      	movls	r8, r3
 801e516:	f022 0204 	bic.w	r2, r2, #4
 801e51a:	2303      	movs	r3, #3
 801e51c:	6123      	str	r3, [r4, #16]
 801e51e:	6022      	str	r2, [r4, #0]
 801e520:	f04f 0a00 	mov.w	sl, #0
 801e524:	9700      	str	r7, [sp, #0]
 801e526:	4633      	mov	r3, r6
 801e528:	aa0b      	add	r2, sp, #44	@ 0x2c
 801e52a:	4621      	mov	r1, r4
 801e52c:	4628      	mov	r0, r5
 801e52e:	f000 f9d1 	bl	801e8d4 <_printf_common>
 801e532:	3001      	adds	r0, #1
 801e534:	f040 8089 	bne.w	801e64a <_printf_float+0x1aa>
 801e538:	f04f 30ff 	mov.w	r0, #4294967295
 801e53c:	b00d      	add	sp, #52	@ 0x34
 801e53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e542:	eeb4 0b40 	vcmp.f64	d0, d0
 801e546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e54a:	d709      	bvc.n	801e560 <_printf_float+0xc0>
 801e54c:	ee10 3a90 	vmov	r3, s1
 801e550:	2b00      	cmp	r3, #0
 801e552:	bfbc      	itt	lt
 801e554:	232d      	movlt	r3, #45	@ 0x2d
 801e556:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801e55a:	497d      	ldr	r1, [pc, #500]	@ (801e750 <_printf_float+0x2b0>)
 801e55c:	4b7d      	ldr	r3, [pc, #500]	@ (801e754 <_printf_float+0x2b4>)
 801e55e:	e7d5      	b.n	801e50c <_printf_float+0x6c>
 801e560:	6863      	ldr	r3, [r4, #4]
 801e562:	1c59      	adds	r1, r3, #1
 801e564:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801e568:	d139      	bne.n	801e5de <_printf_float+0x13e>
 801e56a:	2306      	movs	r3, #6
 801e56c:	6063      	str	r3, [r4, #4]
 801e56e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801e572:	2300      	movs	r3, #0
 801e574:	6022      	str	r2, [r4, #0]
 801e576:	9303      	str	r3, [sp, #12]
 801e578:	ab0a      	add	r3, sp, #40	@ 0x28
 801e57a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801e57e:	ab09      	add	r3, sp, #36	@ 0x24
 801e580:	9300      	str	r3, [sp, #0]
 801e582:	6861      	ldr	r1, [r4, #4]
 801e584:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801e588:	4628      	mov	r0, r5
 801e58a:	f7ff fefb 	bl	801e384 <__cvt>
 801e58e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e592:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e594:	4680      	mov	r8, r0
 801e596:	d129      	bne.n	801e5ec <_printf_float+0x14c>
 801e598:	1cc8      	adds	r0, r1, #3
 801e59a:	db02      	blt.n	801e5a2 <_printf_float+0x102>
 801e59c:	6863      	ldr	r3, [r4, #4]
 801e59e:	4299      	cmp	r1, r3
 801e5a0:	dd41      	ble.n	801e626 <_printf_float+0x186>
 801e5a2:	f1a9 0902 	sub.w	r9, r9, #2
 801e5a6:	fa5f f989 	uxtb.w	r9, r9
 801e5aa:	3901      	subs	r1, #1
 801e5ac:	464a      	mov	r2, r9
 801e5ae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801e5b2:	9109      	str	r1, [sp, #36]	@ 0x24
 801e5b4:	f7ff ff3a 	bl	801e42c <__exponent>
 801e5b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e5ba:	1813      	adds	r3, r2, r0
 801e5bc:	2a01      	cmp	r2, #1
 801e5be:	4682      	mov	sl, r0
 801e5c0:	6123      	str	r3, [r4, #16]
 801e5c2:	dc02      	bgt.n	801e5ca <_printf_float+0x12a>
 801e5c4:	6822      	ldr	r2, [r4, #0]
 801e5c6:	07d2      	lsls	r2, r2, #31
 801e5c8:	d501      	bpl.n	801e5ce <_printf_float+0x12e>
 801e5ca:	3301      	adds	r3, #1
 801e5cc:	6123      	str	r3, [r4, #16]
 801e5ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801e5d2:	2b00      	cmp	r3, #0
 801e5d4:	d0a6      	beq.n	801e524 <_printf_float+0x84>
 801e5d6:	232d      	movs	r3, #45	@ 0x2d
 801e5d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e5dc:	e7a2      	b.n	801e524 <_printf_float+0x84>
 801e5de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e5e2:	d1c4      	bne.n	801e56e <_printf_float+0xce>
 801e5e4:	2b00      	cmp	r3, #0
 801e5e6:	d1c2      	bne.n	801e56e <_printf_float+0xce>
 801e5e8:	2301      	movs	r3, #1
 801e5ea:	e7bf      	b.n	801e56c <_printf_float+0xcc>
 801e5ec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e5f0:	d9db      	bls.n	801e5aa <_printf_float+0x10a>
 801e5f2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801e5f6:	d118      	bne.n	801e62a <_printf_float+0x18a>
 801e5f8:	2900      	cmp	r1, #0
 801e5fa:	6863      	ldr	r3, [r4, #4]
 801e5fc:	dd0b      	ble.n	801e616 <_printf_float+0x176>
 801e5fe:	6121      	str	r1, [r4, #16]
 801e600:	b913      	cbnz	r3, 801e608 <_printf_float+0x168>
 801e602:	6822      	ldr	r2, [r4, #0]
 801e604:	07d0      	lsls	r0, r2, #31
 801e606:	d502      	bpl.n	801e60e <_printf_float+0x16e>
 801e608:	3301      	adds	r3, #1
 801e60a:	440b      	add	r3, r1
 801e60c:	6123      	str	r3, [r4, #16]
 801e60e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801e610:	f04f 0a00 	mov.w	sl, #0
 801e614:	e7db      	b.n	801e5ce <_printf_float+0x12e>
 801e616:	b913      	cbnz	r3, 801e61e <_printf_float+0x17e>
 801e618:	6822      	ldr	r2, [r4, #0]
 801e61a:	07d2      	lsls	r2, r2, #31
 801e61c:	d501      	bpl.n	801e622 <_printf_float+0x182>
 801e61e:	3302      	adds	r3, #2
 801e620:	e7f4      	b.n	801e60c <_printf_float+0x16c>
 801e622:	2301      	movs	r3, #1
 801e624:	e7f2      	b.n	801e60c <_printf_float+0x16c>
 801e626:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801e62a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e62c:	4299      	cmp	r1, r3
 801e62e:	db05      	blt.n	801e63c <_printf_float+0x19c>
 801e630:	6823      	ldr	r3, [r4, #0]
 801e632:	6121      	str	r1, [r4, #16]
 801e634:	07d8      	lsls	r0, r3, #31
 801e636:	d5ea      	bpl.n	801e60e <_printf_float+0x16e>
 801e638:	1c4b      	adds	r3, r1, #1
 801e63a:	e7e7      	b.n	801e60c <_printf_float+0x16c>
 801e63c:	2900      	cmp	r1, #0
 801e63e:	bfd4      	ite	le
 801e640:	f1c1 0202 	rsble	r2, r1, #2
 801e644:	2201      	movgt	r2, #1
 801e646:	4413      	add	r3, r2
 801e648:	e7e0      	b.n	801e60c <_printf_float+0x16c>
 801e64a:	6823      	ldr	r3, [r4, #0]
 801e64c:	055a      	lsls	r2, r3, #21
 801e64e:	d407      	bmi.n	801e660 <_printf_float+0x1c0>
 801e650:	6923      	ldr	r3, [r4, #16]
 801e652:	4642      	mov	r2, r8
 801e654:	4631      	mov	r1, r6
 801e656:	4628      	mov	r0, r5
 801e658:	47b8      	blx	r7
 801e65a:	3001      	adds	r0, #1
 801e65c:	d12a      	bne.n	801e6b4 <_printf_float+0x214>
 801e65e:	e76b      	b.n	801e538 <_printf_float+0x98>
 801e660:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e664:	f240 80e0 	bls.w	801e828 <_printf_float+0x388>
 801e668:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e66c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e674:	d133      	bne.n	801e6de <_printf_float+0x23e>
 801e676:	4a38      	ldr	r2, [pc, #224]	@ (801e758 <_printf_float+0x2b8>)
 801e678:	2301      	movs	r3, #1
 801e67a:	4631      	mov	r1, r6
 801e67c:	4628      	mov	r0, r5
 801e67e:	47b8      	blx	r7
 801e680:	3001      	adds	r0, #1
 801e682:	f43f af59 	beq.w	801e538 <_printf_float+0x98>
 801e686:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e68a:	4543      	cmp	r3, r8
 801e68c:	db02      	blt.n	801e694 <_printf_float+0x1f4>
 801e68e:	6823      	ldr	r3, [r4, #0]
 801e690:	07d8      	lsls	r0, r3, #31
 801e692:	d50f      	bpl.n	801e6b4 <_printf_float+0x214>
 801e694:	9b05      	ldr	r3, [sp, #20]
 801e696:	465a      	mov	r2, fp
 801e698:	4631      	mov	r1, r6
 801e69a:	4628      	mov	r0, r5
 801e69c:	47b8      	blx	r7
 801e69e:	3001      	adds	r0, #1
 801e6a0:	f43f af4a 	beq.w	801e538 <_printf_float+0x98>
 801e6a4:	f04f 0900 	mov.w	r9, #0
 801e6a8:	f108 38ff 	add.w	r8, r8, #4294967295
 801e6ac:	f104 0a1a 	add.w	sl, r4, #26
 801e6b0:	45c8      	cmp	r8, r9
 801e6b2:	dc09      	bgt.n	801e6c8 <_printf_float+0x228>
 801e6b4:	6823      	ldr	r3, [r4, #0]
 801e6b6:	079b      	lsls	r3, r3, #30
 801e6b8:	f100 8107 	bmi.w	801e8ca <_printf_float+0x42a>
 801e6bc:	68e0      	ldr	r0, [r4, #12]
 801e6be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e6c0:	4298      	cmp	r0, r3
 801e6c2:	bfb8      	it	lt
 801e6c4:	4618      	movlt	r0, r3
 801e6c6:	e739      	b.n	801e53c <_printf_float+0x9c>
 801e6c8:	2301      	movs	r3, #1
 801e6ca:	4652      	mov	r2, sl
 801e6cc:	4631      	mov	r1, r6
 801e6ce:	4628      	mov	r0, r5
 801e6d0:	47b8      	blx	r7
 801e6d2:	3001      	adds	r0, #1
 801e6d4:	f43f af30 	beq.w	801e538 <_printf_float+0x98>
 801e6d8:	f109 0901 	add.w	r9, r9, #1
 801e6dc:	e7e8      	b.n	801e6b0 <_printf_float+0x210>
 801e6de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e6e0:	2b00      	cmp	r3, #0
 801e6e2:	dc3b      	bgt.n	801e75c <_printf_float+0x2bc>
 801e6e4:	4a1c      	ldr	r2, [pc, #112]	@ (801e758 <_printf_float+0x2b8>)
 801e6e6:	2301      	movs	r3, #1
 801e6e8:	4631      	mov	r1, r6
 801e6ea:	4628      	mov	r0, r5
 801e6ec:	47b8      	blx	r7
 801e6ee:	3001      	adds	r0, #1
 801e6f0:	f43f af22 	beq.w	801e538 <_printf_float+0x98>
 801e6f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e6f8:	ea59 0303 	orrs.w	r3, r9, r3
 801e6fc:	d102      	bne.n	801e704 <_printf_float+0x264>
 801e6fe:	6823      	ldr	r3, [r4, #0]
 801e700:	07d9      	lsls	r1, r3, #31
 801e702:	d5d7      	bpl.n	801e6b4 <_printf_float+0x214>
 801e704:	9b05      	ldr	r3, [sp, #20]
 801e706:	465a      	mov	r2, fp
 801e708:	4631      	mov	r1, r6
 801e70a:	4628      	mov	r0, r5
 801e70c:	47b8      	blx	r7
 801e70e:	3001      	adds	r0, #1
 801e710:	f43f af12 	beq.w	801e538 <_printf_float+0x98>
 801e714:	f04f 0a00 	mov.w	sl, #0
 801e718:	f104 0b1a 	add.w	fp, r4, #26
 801e71c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e71e:	425b      	negs	r3, r3
 801e720:	4553      	cmp	r3, sl
 801e722:	dc01      	bgt.n	801e728 <_printf_float+0x288>
 801e724:	464b      	mov	r3, r9
 801e726:	e794      	b.n	801e652 <_printf_float+0x1b2>
 801e728:	2301      	movs	r3, #1
 801e72a:	465a      	mov	r2, fp
 801e72c:	4631      	mov	r1, r6
 801e72e:	4628      	mov	r0, r5
 801e730:	47b8      	blx	r7
 801e732:	3001      	adds	r0, #1
 801e734:	f43f af00 	beq.w	801e538 <_printf_float+0x98>
 801e738:	f10a 0a01 	add.w	sl, sl, #1
 801e73c:	e7ee      	b.n	801e71c <_printf_float+0x27c>
 801e73e:	bf00      	nop
 801e740:	ffffffff 	.word	0xffffffff
 801e744:	7fefffff 	.word	0x7fefffff
 801e748:	08027747 	.word	0x08027747
 801e74c:	08027743 	.word	0x08027743
 801e750:	0802774f 	.word	0x0802774f
 801e754:	0802774b 	.word	0x0802774b
 801e758:	08027906 	.word	0x08027906
 801e75c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e75e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e762:	4553      	cmp	r3, sl
 801e764:	bfa8      	it	ge
 801e766:	4653      	movge	r3, sl
 801e768:	2b00      	cmp	r3, #0
 801e76a:	4699      	mov	r9, r3
 801e76c:	dc37      	bgt.n	801e7de <_printf_float+0x33e>
 801e76e:	2300      	movs	r3, #0
 801e770:	9307      	str	r3, [sp, #28]
 801e772:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e776:	f104 021a 	add.w	r2, r4, #26
 801e77a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e77c:	9907      	ldr	r1, [sp, #28]
 801e77e:	9306      	str	r3, [sp, #24]
 801e780:	eba3 0309 	sub.w	r3, r3, r9
 801e784:	428b      	cmp	r3, r1
 801e786:	dc31      	bgt.n	801e7ec <_printf_float+0x34c>
 801e788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e78a:	459a      	cmp	sl, r3
 801e78c:	dc3b      	bgt.n	801e806 <_printf_float+0x366>
 801e78e:	6823      	ldr	r3, [r4, #0]
 801e790:	07da      	lsls	r2, r3, #31
 801e792:	d438      	bmi.n	801e806 <_printf_float+0x366>
 801e794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e796:	ebaa 0903 	sub.w	r9, sl, r3
 801e79a:	9b06      	ldr	r3, [sp, #24]
 801e79c:	ebaa 0303 	sub.w	r3, sl, r3
 801e7a0:	4599      	cmp	r9, r3
 801e7a2:	bfa8      	it	ge
 801e7a4:	4699      	movge	r9, r3
 801e7a6:	f1b9 0f00 	cmp.w	r9, #0
 801e7aa:	dc34      	bgt.n	801e816 <_printf_float+0x376>
 801e7ac:	f04f 0800 	mov.w	r8, #0
 801e7b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e7b4:	f104 0b1a 	add.w	fp, r4, #26
 801e7b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e7ba:	ebaa 0303 	sub.w	r3, sl, r3
 801e7be:	eba3 0309 	sub.w	r3, r3, r9
 801e7c2:	4543      	cmp	r3, r8
 801e7c4:	f77f af76 	ble.w	801e6b4 <_printf_float+0x214>
 801e7c8:	2301      	movs	r3, #1
 801e7ca:	465a      	mov	r2, fp
 801e7cc:	4631      	mov	r1, r6
 801e7ce:	4628      	mov	r0, r5
 801e7d0:	47b8      	blx	r7
 801e7d2:	3001      	adds	r0, #1
 801e7d4:	f43f aeb0 	beq.w	801e538 <_printf_float+0x98>
 801e7d8:	f108 0801 	add.w	r8, r8, #1
 801e7dc:	e7ec      	b.n	801e7b8 <_printf_float+0x318>
 801e7de:	4642      	mov	r2, r8
 801e7e0:	4631      	mov	r1, r6
 801e7e2:	4628      	mov	r0, r5
 801e7e4:	47b8      	blx	r7
 801e7e6:	3001      	adds	r0, #1
 801e7e8:	d1c1      	bne.n	801e76e <_printf_float+0x2ce>
 801e7ea:	e6a5      	b.n	801e538 <_printf_float+0x98>
 801e7ec:	2301      	movs	r3, #1
 801e7ee:	4631      	mov	r1, r6
 801e7f0:	4628      	mov	r0, r5
 801e7f2:	9206      	str	r2, [sp, #24]
 801e7f4:	47b8      	blx	r7
 801e7f6:	3001      	adds	r0, #1
 801e7f8:	f43f ae9e 	beq.w	801e538 <_printf_float+0x98>
 801e7fc:	9b07      	ldr	r3, [sp, #28]
 801e7fe:	9a06      	ldr	r2, [sp, #24]
 801e800:	3301      	adds	r3, #1
 801e802:	9307      	str	r3, [sp, #28]
 801e804:	e7b9      	b.n	801e77a <_printf_float+0x2da>
 801e806:	9b05      	ldr	r3, [sp, #20]
 801e808:	465a      	mov	r2, fp
 801e80a:	4631      	mov	r1, r6
 801e80c:	4628      	mov	r0, r5
 801e80e:	47b8      	blx	r7
 801e810:	3001      	adds	r0, #1
 801e812:	d1bf      	bne.n	801e794 <_printf_float+0x2f4>
 801e814:	e690      	b.n	801e538 <_printf_float+0x98>
 801e816:	9a06      	ldr	r2, [sp, #24]
 801e818:	464b      	mov	r3, r9
 801e81a:	4442      	add	r2, r8
 801e81c:	4631      	mov	r1, r6
 801e81e:	4628      	mov	r0, r5
 801e820:	47b8      	blx	r7
 801e822:	3001      	adds	r0, #1
 801e824:	d1c2      	bne.n	801e7ac <_printf_float+0x30c>
 801e826:	e687      	b.n	801e538 <_printf_float+0x98>
 801e828:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801e82c:	f1b9 0f01 	cmp.w	r9, #1
 801e830:	dc01      	bgt.n	801e836 <_printf_float+0x396>
 801e832:	07db      	lsls	r3, r3, #31
 801e834:	d536      	bpl.n	801e8a4 <_printf_float+0x404>
 801e836:	2301      	movs	r3, #1
 801e838:	4642      	mov	r2, r8
 801e83a:	4631      	mov	r1, r6
 801e83c:	4628      	mov	r0, r5
 801e83e:	47b8      	blx	r7
 801e840:	3001      	adds	r0, #1
 801e842:	f43f ae79 	beq.w	801e538 <_printf_float+0x98>
 801e846:	9b05      	ldr	r3, [sp, #20]
 801e848:	465a      	mov	r2, fp
 801e84a:	4631      	mov	r1, r6
 801e84c:	4628      	mov	r0, r5
 801e84e:	47b8      	blx	r7
 801e850:	3001      	adds	r0, #1
 801e852:	f43f ae71 	beq.w	801e538 <_printf_float+0x98>
 801e856:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e85a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e862:	f109 39ff 	add.w	r9, r9, #4294967295
 801e866:	d018      	beq.n	801e89a <_printf_float+0x3fa>
 801e868:	464b      	mov	r3, r9
 801e86a:	f108 0201 	add.w	r2, r8, #1
 801e86e:	4631      	mov	r1, r6
 801e870:	4628      	mov	r0, r5
 801e872:	47b8      	blx	r7
 801e874:	3001      	adds	r0, #1
 801e876:	d10c      	bne.n	801e892 <_printf_float+0x3f2>
 801e878:	e65e      	b.n	801e538 <_printf_float+0x98>
 801e87a:	2301      	movs	r3, #1
 801e87c:	465a      	mov	r2, fp
 801e87e:	4631      	mov	r1, r6
 801e880:	4628      	mov	r0, r5
 801e882:	47b8      	blx	r7
 801e884:	3001      	adds	r0, #1
 801e886:	f43f ae57 	beq.w	801e538 <_printf_float+0x98>
 801e88a:	f108 0801 	add.w	r8, r8, #1
 801e88e:	45c8      	cmp	r8, r9
 801e890:	dbf3      	blt.n	801e87a <_printf_float+0x3da>
 801e892:	4653      	mov	r3, sl
 801e894:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e898:	e6dc      	b.n	801e654 <_printf_float+0x1b4>
 801e89a:	f04f 0800 	mov.w	r8, #0
 801e89e:	f104 0b1a 	add.w	fp, r4, #26
 801e8a2:	e7f4      	b.n	801e88e <_printf_float+0x3ee>
 801e8a4:	2301      	movs	r3, #1
 801e8a6:	4642      	mov	r2, r8
 801e8a8:	e7e1      	b.n	801e86e <_printf_float+0x3ce>
 801e8aa:	2301      	movs	r3, #1
 801e8ac:	464a      	mov	r2, r9
 801e8ae:	4631      	mov	r1, r6
 801e8b0:	4628      	mov	r0, r5
 801e8b2:	47b8      	blx	r7
 801e8b4:	3001      	adds	r0, #1
 801e8b6:	f43f ae3f 	beq.w	801e538 <_printf_float+0x98>
 801e8ba:	f108 0801 	add.w	r8, r8, #1
 801e8be:	68e3      	ldr	r3, [r4, #12]
 801e8c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e8c2:	1a5b      	subs	r3, r3, r1
 801e8c4:	4543      	cmp	r3, r8
 801e8c6:	dcf0      	bgt.n	801e8aa <_printf_float+0x40a>
 801e8c8:	e6f8      	b.n	801e6bc <_printf_float+0x21c>
 801e8ca:	f04f 0800 	mov.w	r8, #0
 801e8ce:	f104 0919 	add.w	r9, r4, #25
 801e8d2:	e7f4      	b.n	801e8be <_printf_float+0x41e>

0801e8d4 <_printf_common>:
 801e8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e8d8:	4616      	mov	r6, r2
 801e8da:	4698      	mov	r8, r3
 801e8dc:	688a      	ldr	r2, [r1, #8]
 801e8de:	690b      	ldr	r3, [r1, #16]
 801e8e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e8e4:	4293      	cmp	r3, r2
 801e8e6:	bfb8      	it	lt
 801e8e8:	4613      	movlt	r3, r2
 801e8ea:	6033      	str	r3, [r6, #0]
 801e8ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e8f0:	4607      	mov	r7, r0
 801e8f2:	460c      	mov	r4, r1
 801e8f4:	b10a      	cbz	r2, 801e8fa <_printf_common+0x26>
 801e8f6:	3301      	adds	r3, #1
 801e8f8:	6033      	str	r3, [r6, #0]
 801e8fa:	6823      	ldr	r3, [r4, #0]
 801e8fc:	0699      	lsls	r1, r3, #26
 801e8fe:	bf42      	ittt	mi
 801e900:	6833      	ldrmi	r3, [r6, #0]
 801e902:	3302      	addmi	r3, #2
 801e904:	6033      	strmi	r3, [r6, #0]
 801e906:	6825      	ldr	r5, [r4, #0]
 801e908:	f015 0506 	ands.w	r5, r5, #6
 801e90c:	d106      	bne.n	801e91c <_printf_common+0x48>
 801e90e:	f104 0a19 	add.w	sl, r4, #25
 801e912:	68e3      	ldr	r3, [r4, #12]
 801e914:	6832      	ldr	r2, [r6, #0]
 801e916:	1a9b      	subs	r3, r3, r2
 801e918:	42ab      	cmp	r3, r5
 801e91a:	dc26      	bgt.n	801e96a <_printf_common+0x96>
 801e91c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e920:	6822      	ldr	r2, [r4, #0]
 801e922:	3b00      	subs	r3, #0
 801e924:	bf18      	it	ne
 801e926:	2301      	movne	r3, #1
 801e928:	0692      	lsls	r2, r2, #26
 801e92a:	d42b      	bmi.n	801e984 <_printf_common+0xb0>
 801e92c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e930:	4641      	mov	r1, r8
 801e932:	4638      	mov	r0, r7
 801e934:	47c8      	blx	r9
 801e936:	3001      	adds	r0, #1
 801e938:	d01e      	beq.n	801e978 <_printf_common+0xa4>
 801e93a:	6823      	ldr	r3, [r4, #0]
 801e93c:	6922      	ldr	r2, [r4, #16]
 801e93e:	f003 0306 	and.w	r3, r3, #6
 801e942:	2b04      	cmp	r3, #4
 801e944:	bf02      	ittt	eq
 801e946:	68e5      	ldreq	r5, [r4, #12]
 801e948:	6833      	ldreq	r3, [r6, #0]
 801e94a:	1aed      	subeq	r5, r5, r3
 801e94c:	68a3      	ldr	r3, [r4, #8]
 801e94e:	bf0c      	ite	eq
 801e950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e954:	2500      	movne	r5, #0
 801e956:	4293      	cmp	r3, r2
 801e958:	bfc4      	itt	gt
 801e95a:	1a9b      	subgt	r3, r3, r2
 801e95c:	18ed      	addgt	r5, r5, r3
 801e95e:	2600      	movs	r6, #0
 801e960:	341a      	adds	r4, #26
 801e962:	42b5      	cmp	r5, r6
 801e964:	d11a      	bne.n	801e99c <_printf_common+0xc8>
 801e966:	2000      	movs	r0, #0
 801e968:	e008      	b.n	801e97c <_printf_common+0xa8>
 801e96a:	2301      	movs	r3, #1
 801e96c:	4652      	mov	r2, sl
 801e96e:	4641      	mov	r1, r8
 801e970:	4638      	mov	r0, r7
 801e972:	47c8      	blx	r9
 801e974:	3001      	adds	r0, #1
 801e976:	d103      	bne.n	801e980 <_printf_common+0xac>
 801e978:	f04f 30ff 	mov.w	r0, #4294967295
 801e97c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e980:	3501      	adds	r5, #1
 801e982:	e7c6      	b.n	801e912 <_printf_common+0x3e>
 801e984:	18e1      	adds	r1, r4, r3
 801e986:	1c5a      	adds	r2, r3, #1
 801e988:	2030      	movs	r0, #48	@ 0x30
 801e98a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e98e:	4422      	add	r2, r4
 801e990:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e994:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e998:	3302      	adds	r3, #2
 801e99a:	e7c7      	b.n	801e92c <_printf_common+0x58>
 801e99c:	2301      	movs	r3, #1
 801e99e:	4622      	mov	r2, r4
 801e9a0:	4641      	mov	r1, r8
 801e9a2:	4638      	mov	r0, r7
 801e9a4:	47c8      	blx	r9
 801e9a6:	3001      	adds	r0, #1
 801e9a8:	d0e6      	beq.n	801e978 <_printf_common+0xa4>
 801e9aa:	3601      	adds	r6, #1
 801e9ac:	e7d9      	b.n	801e962 <_printf_common+0x8e>
	...

0801e9b0 <_printf_i>:
 801e9b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e9b4:	7e0f      	ldrb	r7, [r1, #24]
 801e9b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e9b8:	2f78      	cmp	r7, #120	@ 0x78
 801e9ba:	4691      	mov	r9, r2
 801e9bc:	4680      	mov	r8, r0
 801e9be:	460c      	mov	r4, r1
 801e9c0:	469a      	mov	sl, r3
 801e9c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e9c6:	d807      	bhi.n	801e9d8 <_printf_i+0x28>
 801e9c8:	2f62      	cmp	r7, #98	@ 0x62
 801e9ca:	d80a      	bhi.n	801e9e2 <_printf_i+0x32>
 801e9cc:	2f00      	cmp	r7, #0
 801e9ce:	f000 80d1 	beq.w	801eb74 <_printf_i+0x1c4>
 801e9d2:	2f58      	cmp	r7, #88	@ 0x58
 801e9d4:	f000 80b8 	beq.w	801eb48 <_printf_i+0x198>
 801e9d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e9dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e9e0:	e03a      	b.n	801ea58 <_printf_i+0xa8>
 801e9e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e9e6:	2b15      	cmp	r3, #21
 801e9e8:	d8f6      	bhi.n	801e9d8 <_printf_i+0x28>
 801e9ea:	a101      	add	r1, pc, #4	@ (adr r1, 801e9f0 <_printf_i+0x40>)
 801e9ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e9f0:	0801ea49 	.word	0x0801ea49
 801e9f4:	0801ea5d 	.word	0x0801ea5d
 801e9f8:	0801e9d9 	.word	0x0801e9d9
 801e9fc:	0801e9d9 	.word	0x0801e9d9
 801ea00:	0801e9d9 	.word	0x0801e9d9
 801ea04:	0801e9d9 	.word	0x0801e9d9
 801ea08:	0801ea5d 	.word	0x0801ea5d
 801ea0c:	0801e9d9 	.word	0x0801e9d9
 801ea10:	0801e9d9 	.word	0x0801e9d9
 801ea14:	0801e9d9 	.word	0x0801e9d9
 801ea18:	0801e9d9 	.word	0x0801e9d9
 801ea1c:	0801eb5b 	.word	0x0801eb5b
 801ea20:	0801ea87 	.word	0x0801ea87
 801ea24:	0801eb15 	.word	0x0801eb15
 801ea28:	0801e9d9 	.word	0x0801e9d9
 801ea2c:	0801e9d9 	.word	0x0801e9d9
 801ea30:	0801eb7d 	.word	0x0801eb7d
 801ea34:	0801e9d9 	.word	0x0801e9d9
 801ea38:	0801ea87 	.word	0x0801ea87
 801ea3c:	0801e9d9 	.word	0x0801e9d9
 801ea40:	0801e9d9 	.word	0x0801e9d9
 801ea44:	0801eb1d 	.word	0x0801eb1d
 801ea48:	6833      	ldr	r3, [r6, #0]
 801ea4a:	1d1a      	adds	r2, r3, #4
 801ea4c:	681b      	ldr	r3, [r3, #0]
 801ea4e:	6032      	str	r2, [r6, #0]
 801ea50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ea54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ea58:	2301      	movs	r3, #1
 801ea5a:	e09c      	b.n	801eb96 <_printf_i+0x1e6>
 801ea5c:	6833      	ldr	r3, [r6, #0]
 801ea5e:	6820      	ldr	r0, [r4, #0]
 801ea60:	1d19      	adds	r1, r3, #4
 801ea62:	6031      	str	r1, [r6, #0]
 801ea64:	0606      	lsls	r6, r0, #24
 801ea66:	d501      	bpl.n	801ea6c <_printf_i+0xbc>
 801ea68:	681d      	ldr	r5, [r3, #0]
 801ea6a:	e003      	b.n	801ea74 <_printf_i+0xc4>
 801ea6c:	0645      	lsls	r5, r0, #25
 801ea6e:	d5fb      	bpl.n	801ea68 <_printf_i+0xb8>
 801ea70:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ea74:	2d00      	cmp	r5, #0
 801ea76:	da03      	bge.n	801ea80 <_printf_i+0xd0>
 801ea78:	232d      	movs	r3, #45	@ 0x2d
 801ea7a:	426d      	negs	r5, r5
 801ea7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ea80:	4858      	ldr	r0, [pc, #352]	@ (801ebe4 <_printf_i+0x234>)
 801ea82:	230a      	movs	r3, #10
 801ea84:	e011      	b.n	801eaaa <_printf_i+0xfa>
 801ea86:	6821      	ldr	r1, [r4, #0]
 801ea88:	6833      	ldr	r3, [r6, #0]
 801ea8a:	0608      	lsls	r0, r1, #24
 801ea8c:	f853 5b04 	ldr.w	r5, [r3], #4
 801ea90:	d402      	bmi.n	801ea98 <_printf_i+0xe8>
 801ea92:	0649      	lsls	r1, r1, #25
 801ea94:	bf48      	it	mi
 801ea96:	b2ad      	uxthmi	r5, r5
 801ea98:	2f6f      	cmp	r7, #111	@ 0x6f
 801ea9a:	4852      	ldr	r0, [pc, #328]	@ (801ebe4 <_printf_i+0x234>)
 801ea9c:	6033      	str	r3, [r6, #0]
 801ea9e:	bf14      	ite	ne
 801eaa0:	230a      	movne	r3, #10
 801eaa2:	2308      	moveq	r3, #8
 801eaa4:	2100      	movs	r1, #0
 801eaa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801eaaa:	6866      	ldr	r6, [r4, #4]
 801eaac:	60a6      	str	r6, [r4, #8]
 801eaae:	2e00      	cmp	r6, #0
 801eab0:	db05      	blt.n	801eabe <_printf_i+0x10e>
 801eab2:	6821      	ldr	r1, [r4, #0]
 801eab4:	432e      	orrs	r6, r5
 801eab6:	f021 0104 	bic.w	r1, r1, #4
 801eaba:	6021      	str	r1, [r4, #0]
 801eabc:	d04b      	beq.n	801eb56 <_printf_i+0x1a6>
 801eabe:	4616      	mov	r6, r2
 801eac0:	fbb5 f1f3 	udiv	r1, r5, r3
 801eac4:	fb03 5711 	mls	r7, r3, r1, r5
 801eac8:	5dc7      	ldrb	r7, [r0, r7]
 801eaca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801eace:	462f      	mov	r7, r5
 801ead0:	42bb      	cmp	r3, r7
 801ead2:	460d      	mov	r5, r1
 801ead4:	d9f4      	bls.n	801eac0 <_printf_i+0x110>
 801ead6:	2b08      	cmp	r3, #8
 801ead8:	d10b      	bne.n	801eaf2 <_printf_i+0x142>
 801eada:	6823      	ldr	r3, [r4, #0]
 801eadc:	07df      	lsls	r7, r3, #31
 801eade:	d508      	bpl.n	801eaf2 <_printf_i+0x142>
 801eae0:	6923      	ldr	r3, [r4, #16]
 801eae2:	6861      	ldr	r1, [r4, #4]
 801eae4:	4299      	cmp	r1, r3
 801eae6:	bfde      	ittt	le
 801eae8:	2330      	movle	r3, #48	@ 0x30
 801eaea:	f806 3c01 	strble.w	r3, [r6, #-1]
 801eaee:	f106 36ff 	addle.w	r6, r6, #4294967295
 801eaf2:	1b92      	subs	r2, r2, r6
 801eaf4:	6122      	str	r2, [r4, #16]
 801eaf6:	f8cd a000 	str.w	sl, [sp]
 801eafa:	464b      	mov	r3, r9
 801eafc:	aa03      	add	r2, sp, #12
 801eafe:	4621      	mov	r1, r4
 801eb00:	4640      	mov	r0, r8
 801eb02:	f7ff fee7 	bl	801e8d4 <_printf_common>
 801eb06:	3001      	adds	r0, #1
 801eb08:	d14a      	bne.n	801eba0 <_printf_i+0x1f0>
 801eb0a:	f04f 30ff 	mov.w	r0, #4294967295
 801eb0e:	b004      	add	sp, #16
 801eb10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eb14:	6823      	ldr	r3, [r4, #0]
 801eb16:	f043 0320 	orr.w	r3, r3, #32
 801eb1a:	6023      	str	r3, [r4, #0]
 801eb1c:	4832      	ldr	r0, [pc, #200]	@ (801ebe8 <_printf_i+0x238>)
 801eb1e:	2778      	movs	r7, #120	@ 0x78
 801eb20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801eb24:	6823      	ldr	r3, [r4, #0]
 801eb26:	6831      	ldr	r1, [r6, #0]
 801eb28:	061f      	lsls	r7, r3, #24
 801eb2a:	f851 5b04 	ldr.w	r5, [r1], #4
 801eb2e:	d402      	bmi.n	801eb36 <_printf_i+0x186>
 801eb30:	065f      	lsls	r7, r3, #25
 801eb32:	bf48      	it	mi
 801eb34:	b2ad      	uxthmi	r5, r5
 801eb36:	6031      	str	r1, [r6, #0]
 801eb38:	07d9      	lsls	r1, r3, #31
 801eb3a:	bf44      	itt	mi
 801eb3c:	f043 0320 	orrmi.w	r3, r3, #32
 801eb40:	6023      	strmi	r3, [r4, #0]
 801eb42:	b11d      	cbz	r5, 801eb4c <_printf_i+0x19c>
 801eb44:	2310      	movs	r3, #16
 801eb46:	e7ad      	b.n	801eaa4 <_printf_i+0xf4>
 801eb48:	4826      	ldr	r0, [pc, #152]	@ (801ebe4 <_printf_i+0x234>)
 801eb4a:	e7e9      	b.n	801eb20 <_printf_i+0x170>
 801eb4c:	6823      	ldr	r3, [r4, #0]
 801eb4e:	f023 0320 	bic.w	r3, r3, #32
 801eb52:	6023      	str	r3, [r4, #0]
 801eb54:	e7f6      	b.n	801eb44 <_printf_i+0x194>
 801eb56:	4616      	mov	r6, r2
 801eb58:	e7bd      	b.n	801ead6 <_printf_i+0x126>
 801eb5a:	6833      	ldr	r3, [r6, #0]
 801eb5c:	6825      	ldr	r5, [r4, #0]
 801eb5e:	6961      	ldr	r1, [r4, #20]
 801eb60:	1d18      	adds	r0, r3, #4
 801eb62:	6030      	str	r0, [r6, #0]
 801eb64:	062e      	lsls	r6, r5, #24
 801eb66:	681b      	ldr	r3, [r3, #0]
 801eb68:	d501      	bpl.n	801eb6e <_printf_i+0x1be>
 801eb6a:	6019      	str	r1, [r3, #0]
 801eb6c:	e002      	b.n	801eb74 <_printf_i+0x1c4>
 801eb6e:	0668      	lsls	r0, r5, #25
 801eb70:	d5fb      	bpl.n	801eb6a <_printf_i+0x1ba>
 801eb72:	8019      	strh	r1, [r3, #0]
 801eb74:	2300      	movs	r3, #0
 801eb76:	6123      	str	r3, [r4, #16]
 801eb78:	4616      	mov	r6, r2
 801eb7a:	e7bc      	b.n	801eaf6 <_printf_i+0x146>
 801eb7c:	6833      	ldr	r3, [r6, #0]
 801eb7e:	1d1a      	adds	r2, r3, #4
 801eb80:	6032      	str	r2, [r6, #0]
 801eb82:	681e      	ldr	r6, [r3, #0]
 801eb84:	6862      	ldr	r2, [r4, #4]
 801eb86:	2100      	movs	r1, #0
 801eb88:	4630      	mov	r0, r6
 801eb8a:	f7e1 fb69 	bl	8000260 <memchr>
 801eb8e:	b108      	cbz	r0, 801eb94 <_printf_i+0x1e4>
 801eb90:	1b80      	subs	r0, r0, r6
 801eb92:	6060      	str	r0, [r4, #4]
 801eb94:	6863      	ldr	r3, [r4, #4]
 801eb96:	6123      	str	r3, [r4, #16]
 801eb98:	2300      	movs	r3, #0
 801eb9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801eb9e:	e7aa      	b.n	801eaf6 <_printf_i+0x146>
 801eba0:	6923      	ldr	r3, [r4, #16]
 801eba2:	4632      	mov	r2, r6
 801eba4:	4649      	mov	r1, r9
 801eba6:	4640      	mov	r0, r8
 801eba8:	47d0      	blx	sl
 801ebaa:	3001      	adds	r0, #1
 801ebac:	d0ad      	beq.n	801eb0a <_printf_i+0x15a>
 801ebae:	6823      	ldr	r3, [r4, #0]
 801ebb0:	079b      	lsls	r3, r3, #30
 801ebb2:	d413      	bmi.n	801ebdc <_printf_i+0x22c>
 801ebb4:	68e0      	ldr	r0, [r4, #12]
 801ebb6:	9b03      	ldr	r3, [sp, #12]
 801ebb8:	4298      	cmp	r0, r3
 801ebba:	bfb8      	it	lt
 801ebbc:	4618      	movlt	r0, r3
 801ebbe:	e7a6      	b.n	801eb0e <_printf_i+0x15e>
 801ebc0:	2301      	movs	r3, #1
 801ebc2:	4632      	mov	r2, r6
 801ebc4:	4649      	mov	r1, r9
 801ebc6:	4640      	mov	r0, r8
 801ebc8:	47d0      	blx	sl
 801ebca:	3001      	adds	r0, #1
 801ebcc:	d09d      	beq.n	801eb0a <_printf_i+0x15a>
 801ebce:	3501      	adds	r5, #1
 801ebd0:	68e3      	ldr	r3, [r4, #12]
 801ebd2:	9903      	ldr	r1, [sp, #12]
 801ebd4:	1a5b      	subs	r3, r3, r1
 801ebd6:	42ab      	cmp	r3, r5
 801ebd8:	dcf2      	bgt.n	801ebc0 <_printf_i+0x210>
 801ebda:	e7eb      	b.n	801ebb4 <_printf_i+0x204>
 801ebdc:	2500      	movs	r5, #0
 801ebde:	f104 0619 	add.w	r6, r4, #25
 801ebe2:	e7f5      	b.n	801ebd0 <_printf_i+0x220>
 801ebe4:	08027753 	.word	0x08027753
 801ebe8:	08027764 	.word	0x08027764

0801ebec <_scanf_float>:
 801ebec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ebf0:	b087      	sub	sp, #28
 801ebf2:	4691      	mov	r9, r2
 801ebf4:	9303      	str	r3, [sp, #12]
 801ebf6:	688b      	ldr	r3, [r1, #8]
 801ebf8:	1e5a      	subs	r2, r3, #1
 801ebfa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801ebfe:	bf81      	itttt	hi
 801ec00:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801ec04:	eb03 0b05 	addhi.w	fp, r3, r5
 801ec08:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801ec0c:	608b      	strhi	r3, [r1, #8]
 801ec0e:	680b      	ldr	r3, [r1, #0]
 801ec10:	460a      	mov	r2, r1
 801ec12:	f04f 0500 	mov.w	r5, #0
 801ec16:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801ec1a:	f842 3b1c 	str.w	r3, [r2], #28
 801ec1e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801ec22:	4680      	mov	r8, r0
 801ec24:	460c      	mov	r4, r1
 801ec26:	bf98      	it	ls
 801ec28:	f04f 0b00 	movls.w	fp, #0
 801ec2c:	9201      	str	r2, [sp, #4]
 801ec2e:	4616      	mov	r6, r2
 801ec30:	46aa      	mov	sl, r5
 801ec32:	462f      	mov	r7, r5
 801ec34:	9502      	str	r5, [sp, #8]
 801ec36:	68a2      	ldr	r2, [r4, #8]
 801ec38:	b15a      	cbz	r2, 801ec52 <_scanf_float+0x66>
 801ec3a:	f8d9 3000 	ldr.w	r3, [r9]
 801ec3e:	781b      	ldrb	r3, [r3, #0]
 801ec40:	2b4e      	cmp	r3, #78	@ 0x4e
 801ec42:	d863      	bhi.n	801ed0c <_scanf_float+0x120>
 801ec44:	2b40      	cmp	r3, #64	@ 0x40
 801ec46:	d83b      	bhi.n	801ecc0 <_scanf_float+0xd4>
 801ec48:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801ec4c:	b2c8      	uxtb	r0, r1
 801ec4e:	280e      	cmp	r0, #14
 801ec50:	d939      	bls.n	801ecc6 <_scanf_float+0xda>
 801ec52:	b11f      	cbz	r7, 801ec5c <_scanf_float+0x70>
 801ec54:	6823      	ldr	r3, [r4, #0]
 801ec56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ec5a:	6023      	str	r3, [r4, #0]
 801ec5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ec60:	f1ba 0f01 	cmp.w	sl, #1
 801ec64:	f200 8114 	bhi.w	801ee90 <_scanf_float+0x2a4>
 801ec68:	9b01      	ldr	r3, [sp, #4]
 801ec6a:	429e      	cmp	r6, r3
 801ec6c:	f200 8105 	bhi.w	801ee7a <_scanf_float+0x28e>
 801ec70:	2001      	movs	r0, #1
 801ec72:	b007      	add	sp, #28
 801ec74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ec78:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801ec7c:	2a0d      	cmp	r2, #13
 801ec7e:	d8e8      	bhi.n	801ec52 <_scanf_float+0x66>
 801ec80:	a101      	add	r1, pc, #4	@ (adr r1, 801ec88 <_scanf_float+0x9c>)
 801ec82:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ec86:	bf00      	nop
 801ec88:	0801edd1 	.word	0x0801edd1
 801ec8c:	0801ec53 	.word	0x0801ec53
 801ec90:	0801ec53 	.word	0x0801ec53
 801ec94:	0801ec53 	.word	0x0801ec53
 801ec98:	0801ee2d 	.word	0x0801ee2d
 801ec9c:	0801ee07 	.word	0x0801ee07
 801eca0:	0801ec53 	.word	0x0801ec53
 801eca4:	0801ec53 	.word	0x0801ec53
 801eca8:	0801eddf 	.word	0x0801eddf
 801ecac:	0801ec53 	.word	0x0801ec53
 801ecb0:	0801ec53 	.word	0x0801ec53
 801ecb4:	0801ec53 	.word	0x0801ec53
 801ecb8:	0801ec53 	.word	0x0801ec53
 801ecbc:	0801ed9b 	.word	0x0801ed9b
 801ecc0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801ecc4:	e7da      	b.n	801ec7c <_scanf_float+0x90>
 801ecc6:	290e      	cmp	r1, #14
 801ecc8:	d8c3      	bhi.n	801ec52 <_scanf_float+0x66>
 801ecca:	a001      	add	r0, pc, #4	@ (adr r0, 801ecd0 <_scanf_float+0xe4>)
 801eccc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801ecd0:	0801ed8b 	.word	0x0801ed8b
 801ecd4:	0801ec53 	.word	0x0801ec53
 801ecd8:	0801ed8b 	.word	0x0801ed8b
 801ecdc:	0801ee1b 	.word	0x0801ee1b
 801ece0:	0801ec53 	.word	0x0801ec53
 801ece4:	0801ed2d 	.word	0x0801ed2d
 801ece8:	0801ed71 	.word	0x0801ed71
 801ecec:	0801ed71 	.word	0x0801ed71
 801ecf0:	0801ed71 	.word	0x0801ed71
 801ecf4:	0801ed71 	.word	0x0801ed71
 801ecf8:	0801ed71 	.word	0x0801ed71
 801ecfc:	0801ed71 	.word	0x0801ed71
 801ed00:	0801ed71 	.word	0x0801ed71
 801ed04:	0801ed71 	.word	0x0801ed71
 801ed08:	0801ed71 	.word	0x0801ed71
 801ed0c:	2b6e      	cmp	r3, #110	@ 0x6e
 801ed0e:	d809      	bhi.n	801ed24 <_scanf_float+0x138>
 801ed10:	2b60      	cmp	r3, #96	@ 0x60
 801ed12:	d8b1      	bhi.n	801ec78 <_scanf_float+0x8c>
 801ed14:	2b54      	cmp	r3, #84	@ 0x54
 801ed16:	d07b      	beq.n	801ee10 <_scanf_float+0x224>
 801ed18:	2b59      	cmp	r3, #89	@ 0x59
 801ed1a:	d19a      	bne.n	801ec52 <_scanf_float+0x66>
 801ed1c:	2d07      	cmp	r5, #7
 801ed1e:	d198      	bne.n	801ec52 <_scanf_float+0x66>
 801ed20:	2508      	movs	r5, #8
 801ed22:	e02f      	b.n	801ed84 <_scanf_float+0x198>
 801ed24:	2b74      	cmp	r3, #116	@ 0x74
 801ed26:	d073      	beq.n	801ee10 <_scanf_float+0x224>
 801ed28:	2b79      	cmp	r3, #121	@ 0x79
 801ed2a:	e7f6      	b.n	801ed1a <_scanf_float+0x12e>
 801ed2c:	6821      	ldr	r1, [r4, #0]
 801ed2e:	05c8      	lsls	r0, r1, #23
 801ed30:	d51e      	bpl.n	801ed70 <_scanf_float+0x184>
 801ed32:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801ed36:	6021      	str	r1, [r4, #0]
 801ed38:	3701      	adds	r7, #1
 801ed3a:	f1bb 0f00 	cmp.w	fp, #0
 801ed3e:	d003      	beq.n	801ed48 <_scanf_float+0x15c>
 801ed40:	3201      	adds	r2, #1
 801ed42:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ed46:	60a2      	str	r2, [r4, #8]
 801ed48:	68a3      	ldr	r3, [r4, #8]
 801ed4a:	3b01      	subs	r3, #1
 801ed4c:	60a3      	str	r3, [r4, #8]
 801ed4e:	6923      	ldr	r3, [r4, #16]
 801ed50:	3301      	adds	r3, #1
 801ed52:	6123      	str	r3, [r4, #16]
 801ed54:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ed58:	3b01      	subs	r3, #1
 801ed5a:	2b00      	cmp	r3, #0
 801ed5c:	f8c9 3004 	str.w	r3, [r9, #4]
 801ed60:	f340 8082 	ble.w	801ee68 <_scanf_float+0x27c>
 801ed64:	f8d9 3000 	ldr.w	r3, [r9]
 801ed68:	3301      	adds	r3, #1
 801ed6a:	f8c9 3000 	str.w	r3, [r9]
 801ed6e:	e762      	b.n	801ec36 <_scanf_float+0x4a>
 801ed70:	eb1a 0105 	adds.w	r1, sl, r5
 801ed74:	f47f af6d 	bne.w	801ec52 <_scanf_float+0x66>
 801ed78:	6822      	ldr	r2, [r4, #0]
 801ed7a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801ed7e:	6022      	str	r2, [r4, #0]
 801ed80:	460d      	mov	r5, r1
 801ed82:	468a      	mov	sl, r1
 801ed84:	f806 3b01 	strb.w	r3, [r6], #1
 801ed88:	e7de      	b.n	801ed48 <_scanf_float+0x15c>
 801ed8a:	6822      	ldr	r2, [r4, #0]
 801ed8c:	0610      	lsls	r0, r2, #24
 801ed8e:	f57f af60 	bpl.w	801ec52 <_scanf_float+0x66>
 801ed92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801ed96:	6022      	str	r2, [r4, #0]
 801ed98:	e7f4      	b.n	801ed84 <_scanf_float+0x198>
 801ed9a:	f1ba 0f00 	cmp.w	sl, #0
 801ed9e:	d10c      	bne.n	801edba <_scanf_float+0x1ce>
 801eda0:	b977      	cbnz	r7, 801edc0 <_scanf_float+0x1d4>
 801eda2:	6822      	ldr	r2, [r4, #0]
 801eda4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801eda8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801edac:	d108      	bne.n	801edc0 <_scanf_float+0x1d4>
 801edae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801edb2:	6022      	str	r2, [r4, #0]
 801edb4:	f04f 0a01 	mov.w	sl, #1
 801edb8:	e7e4      	b.n	801ed84 <_scanf_float+0x198>
 801edba:	f1ba 0f02 	cmp.w	sl, #2
 801edbe:	d050      	beq.n	801ee62 <_scanf_float+0x276>
 801edc0:	2d01      	cmp	r5, #1
 801edc2:	d002      	beq.n	801edca <_scanf_float+0x1de>
 801edc4:	2d04      	cmp	r5, #4
 801edc6:	f47f af44 	bne.w	801ec52 <_scanf_float+0x66>
 801edca:	3501      	adds	r5, #1
 801edcc:	b2ed      	uxtb	r5, r5
 801edce:	e7d9      	b.n	801ed84 <_scanf_float+0x198>
 801edd0:	f1ba 0f01 	cmp.w	sl, #1
 801edd4:	f47f af3d 	bne.w	801ec52 <_scanf_float+0x66>
 801edd8:	f04f 0a02 	mov.w	sl, #2
 801eddc:	e7d2      	b.n	801ed84 <_scanf_float+0x198>
 801edde:	b975      	cbnz	r5, 801edfe <_scanf_float+0x212>
 801ede0:	2f00      	cmp	r7, #0
 801ede2:	f47f af37 	bne.w	801ec54 <_scanf_float+0x68>
 801ede6:	6822      	ldr	r2, [r4, #0]
 801ede8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801edec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801edf0:	f040 80fc 	bne.w	801efec <_scanf_float+0x400>
 801edf4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801edf8:	6022      	str	r2, [r4, #0]
 801edfa:	2501      	movs	r5, #1
 801edfc:	e7c2      	b.n	801ed84 <_scanf_float+0x198>
 801edfe:	2d03      	cmp	r5, #3
 801ee00:	d0e3      	beq.n	801edca <_scanf_float+0x1de>
 801ee02:	2d05      	cmp	r5, #5
 801ee04:	e7df      	b.n	801edc6 <_scanf_float+0x1da>
 801ee06:	2d02      	cmp	r5, #2
 801ee08:	f47f af23 	bne.w	801ec52 <_scanf_float+0x66>
 801ee0c:	2503      	movs	r5, #3
 801ee0e:	e7b9      	b.n	801ed84 <_scanf_float+0x198>
 801ee10:	2d06      	cmp	r5, #6
 801ee12:	f47f af1e 	bne.w	801ec52 <_scanf_float+0x66>
 801ee16:	2507      	movs	r5, #7
 801ee18:	e7b4      	b.n	801ed84 <_scanf_float+0x198>
 801ee1a:	6822      	ldr	r2, [r4, #0]
 801ee1c:	0591      	lsls	r1, r2, #22
 801ee1e:	f57f af18 	bpl.w	801ec52 <_scanf_float+0x66>
 801ee22:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801ee26:	6022      	str	r2, [r4, #0]
 801ee28:	9702      	str	r7, [sp, #8]
 801ee2a:	e7ab      	b.n	801ed84 <_scanf_float+0x198>
 801ee2c:	6822      	ldr	r2, [r4, #0]
 801ee2e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801ee32:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801ee36:	d005      	beq.n	801ee44 <_scanf_float+0x258>
 801ee38:	0550      	lsls	r0, r2, #21
 801ee3a:	f57f af0a 	bpl.w	801ec52 <_scanf_float+0x66>
 801ee3e:	2f00      	cmp	r7, #0
 801ee40:	f000 80d4 	beq.w	801efec <_scanf_float+0x400>
 801ee44:	0591      	lsls	r1, r2, #22
 801ee46:	bf58      	it	pl
 801ee48:	9902      	ldrpl	r1, [sp, #8]
 801ee4a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ee4e:	bf58      	it	pl
 801ee50:	1a79      	subpl	r1, r7, r1
 801ee52:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801ee56:	bf58      	it	pl
 801ee58:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801ee5c:	6022      	str	r2, [r4, #0]
 801ee5e:	2700      	movs	r7, #0
 801ee60:	e790      	b.n	801ed84 <_scanf_float+0x198>
 801ee62:	f04f 0a03 	mov.w	sl, #3
 801ee66:	e78d      	b.n	801ed84 <_scanf_float+0x198>
 801ee68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801ee6c:	4649      	mov	r1, r9
 801ee6e:	4640      	mov	r0, r8
 801ee70:	4798      	blx	r3
 801ee72:	2800      	cmp	r0, #0
 801ee74:	f43f aedf 	beq.w	801ec36 <_scanf_float+0x4a>
 801ee78:	e6eb      	b.n	801ec52 <_scanf_float+0x66>
 801ee7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ee7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ee82:	464a      	mov	r2, r9
 801ee84:	4640      	mov	r0, r8
 801ee86:	4798      	blx	r3
 801ee88:	6923      	ldr	r3, [r4, #16]
 801ee8a:	3b01      	subs	r3, #1
 801ee8c:	6123      	str	r3, [r4, #16]
 801ee8e:	e6eb      	b.n	801ec68 <_scanf_float+0x7c>
 801ee90:	1e6b      	subs	r3, r5, #1
 801ee92:	2b06      	cmp	r3, #6
 801ee94:	d824      	bhi.n	801eee0 <_scanf_float+0x2f4>
 801ee96:	2d02      	cmp	r5, #2
 801ee98:	d836      	bhi.n	801ef08 <_scanf_float+0x31c>
 801ee9a:	9b01      	ldr	r3, [sp, #4]
 801ee9c:	429e      	cmp	r6, r3
 801ee9e:	f67f aee7 	bls.w	801ec70 <_scanf_float+0x84>
 801eea2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801eea6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801eeaa:	464a      	mov	r2, r9
 801eeac:	4640      	mov	r0, r8
 801eeae:	4798      	blx	r3
 801eeb0:	6923      	ldr	r3, [r4, #16]
 801eeb2:	3b01      	subs	r3, #1
 801eeb4:	6123      	str	r3, [r4, #16]
 801eeb6:	e7f0      	b.n	801ee9a <_scanf_float+0x2ae>
 801eeb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801eebc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801eec0:	464a      	mov	r2, r9
 801eec2:	4640      	mov	r0, r8
 801eec4:	4798      	blx	r3
 801eec6:	6923      	ldr	r3, [r4, #16]
 801eec8:	3b01      	subs	r3, #1
 801eeca:	6123      	str	r3, [r4, #16]
 801eecc:	f10a 3aff 	add.w	sl, sl, #4294967295
 801eed0:	fa5f fa8a 	uxtb.w	sl, sl
 801eed4:	f1ba 0f02 	cmp.w	sl, #2
 801eed8:	d1ee      	bne.n	801eeb8 <_scanf_float+0x2cc>
 801eeda:	3d03      	subs	r5, #3
 801eedc:	b2ed      	uxtb	r5, r5
 801eede:	1b76      	subs	r6, r6, r5
 801eee0:	6823      	ldr	r3, [r4, #0]
 801eee2:	05da      	lsls	r2, r3, #23
 801eee4:	d530      	bpl.n	801ef48 <_scanf_float+0x35c>
 801eee6:	055b      	lsls	r3, r3, #21
 801eee8:	d511      	bpl.n	801ef0e <_scanf_float+0x322>
 801eeea:	9b01      	ldr	r3, [sp, #4]
 801eeec:	429e      	cmp	r6, r3
 801eeee:	f67f aebf 	bls.w	801ec70 <_scanf_float+0x84>
 801eef2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801eef6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801eefa:	464a      	mov	r2, r9
 801eefc:	4640      	mov	r0, r8
 801eefe:	4798      	blx	r3
 801ef00:	6923      	ldr	r3, [r4, #16]
 801ef02:	3b01      	subs	r3, #1
 801ef04:	6123      	str	r3, [r4, #16]
 801ef06:	e7f0      	b.n	801eeea <_scanf_float+0x2fe>
 801ef08:	46aa      	mov	sl, r5
 801ef0a:	46b3      	mov	fp, r6
 801ef0c:	e7de      	b.n	801eecc <_scanf_float+0x2e0>
 801ef0e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801ef12:	6923      	ldr	r3, [r4, #16]
 801ef14:	2965      	cmp	r1, #101	@ 0x65
 801ef16:	f103 33ff 	add.w	r3, r3, #4294967295
 801ef1a:	f106 35ff 	add.w	r5, r6, #4294967295
 801ef1e:	6123      	str	r3, [r4, #16]
 801ef20:	d00c      	beq.n	801ef3c <_scanf_float+0x350>
 801ef22:	2945      	cmp	r1, #69	@ 0x45
 801ef24:	d00a      	beq.n	801ef3c <_scanf_float+0x350>
 801ef26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ef2a:	464a      	mov	r2, r9
 801ef2c:	4640      	mov	r0, r8
 801ef2e:	4798      	blx	r3
 801ef30:	6923      	ldr	r3, [r4, #16]
 801ef32:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801ef36:	3b01      	subs	r3, #1
 801ef38:	1eb5      	subs	r5, r6, #2
 801ef3a:	6123      	str	r3, [r4, #16]
 801ef3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ef40:	464a      	mov	r2, r9
 801ef42:	4640      	mov	r0, r8
 801ef44:	4798      	blx	r3
 801ef46:	462e      	mov	r6, r5
 801ef48:	6822      	ldr	r2, [r4, #0]
 801ef4a:	f012 0210 	ands.w	r2, r2, #16
 801ef4e:	d001      	beq.n	801ef54 <_scanf_float+0x368>
 801ef50:	2000      	movs	r0, #0
 801ef52:	e68e      	b.n	801ec72 <_scanf_float+0x86>
 801ef54:	7032      	strb	r2, [r6, #0]
 801ef56:	6823      	ldr	r3, [r4, #0]
 801ef58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801ef5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ef60:	d123      	bne.n	801efaa <_scanf_float+0x3be>
 801ef62:	9b02      	ldr	r3, [sp, #8]
 801ef64:	429f      	cmp	r7, r3
 801ef66:	d00a      	beq.n	801ef7e <_scanf_float+0x392>
 801ef68:	1bda      	subs	r2, r3, r7
 801ef6a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801ef6e:	429e      	cmp	r6, r3
 801ef70:	bf28      	it	cs
 801ef72:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801ef76:	491e      	ldr	r1, [pc, #120]	@ (801eff0 <_scanf_float+0x404>)
 801ef78:	4630      	mov	r0, r6
 801ef7a:	f000 f9a5 	bl	801f2c8 <siprintf>
 801ef7e:	9901      	ldr	r1, [sp, #4]
 801ef80:	2200      	movs	r2, #0
 801ef82:	4640      	mov	r0, r8
 801ef84:	f002 fe82 	bl	8021c8c <_strtod_r>
 801ef88:	9b03      	ldr	r3, [sp, #12]
 801ef8a:	6821      	ldr	r1, [r4, #0]
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	f011 0f02 	tst.w	r1, #2
 801ef92:	f103 0204 	add.w	r2, r3, #4
 801ef96:	d015      	beq.n	801efc4 <_scanf_float+0x3d8>
 801ef98:	9903      	ldr	r1, [sp, #12]
 801ef9a:	600a      	str	r2, [r1, #0]
 801ef9c:	681b      	ldr	r3, [r3, #0]
 801ef9e:	ed83 0b00 	vstr	d0, [r3]
 801efa2:	68e3      	ldr	r3, [r4, #12]
 801efa4:	3301      	adds	r3, #1
 801efa6:	60e3      	str	r3, [r4, #12]
 801efa8:	e7d2      	b.n	801ef50 <_scanf_float+0x364>
 801efaa:	9b04      	ldr	r3, [sp, #16]
 801efac:	2b00      	cmp	r3, #0
 801efae:	d0e6      	beq.n	801ef7e <_scanf_float+0x392>
 801efb0:	9905      	ldr	r1, [sp, #20]
 801efb2:	230a      	movs	r3, #10
 801efb4:	3101      	adds	r1, #1
 801efb6:	4640      	mov	r0, r8
 801efb8:	f7ff f9e2 	bl	801e380 <_strtol_r>
 801efbc:	9b04      	ldr	r3, [sp, #16]
 801efbe:	9e05      	ldr	r6, [sp, #20]
 801efc0:	1ac2      	subs	r2, r0, r3
 801efc2:	e7d2      	b.n	801ef6a <_scanf_float+0x37e>
 801efc4:	f011 0f04 	tst.w	r1, #4
 801efc8:	9903      	ldr	r1, [sp, #12]
 801efca:	600a      	str	r2, [r1, #0]
 801efcc:	d1e6      	bne.n	801ef9c <_scanf_float+0x3b0>
 801efce:	eeb4 0b40 	vcmp.f64	d0, d0
 801efd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801efd6:	681d      	ldr	r5, [r3, #0]
 801efd8:	d705      	bvc.n	801efe6 <_scanf_float+0x3fa>
 801efda:	4806      	ldr	r0, [pc, #24]	@ (801eff4 <_scanf_float+0x408>)
 801efdc:	f000 fcee 	bl	801f9bc <nanf>
 801efe0:	ed85 0a00 	vstr	s0, [r5]
 801efe4:	e7dd      	b.n	801efa2 <_scanf_float+0x3b6>
 801efe6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801efea:	e7f9      	b.n	801efe0 <_scanf_float+0x3f4>
 801efec:	2700      	movs	r7, #0
 801efee:	e635      	b.n	801ec5c <_scanf_float+0x70>
 801eff0:	08027775 	.word	0x08027775
 801eff4:	0802780d 	.word	0x0802780d

0801eff8 <std>:
 801eff8:	2300      	movs	r3, #0
 801effa:	b510      	push	{r4, lr}
 801effc:	4604      	mov	r4, r0
 801effe:	e9c0 3300 	strd	r3, r3, [r0]
 801f002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f006:	6083      	str	r3, [r0, #8]
 801f008:	8181      	strh	r1, [r0, #12]
 801f00a:	6643      	str	r3, [r0, #100]	@ 0x64
 801f00c:	81c2      	strh	r2, [r0, #14]
 801f00e:	6183      	str	r3, [r0, #24]
 801f010:	4619      	mov	r1, r3
 801f012:	2208      	movs	r2, #8
 801f014:	305c      	adds	r0, #92	@ 0x5c
 801f016:	f000 fae5 	bl	801f5e4 <memset>
 801f01a:	4b0d      	ldr	r3, [pc, #52]	@ (801f050 <std+0x58>)
 801f01c:	6263      	str	r3, [r4, #36]	@ 0x24
 801f01e:	4b0d      	ldr	r3, [pc, #52]	@ (801f054 <std+0x5c>)
 801f020:	62a3      	str	r3, [r4, #40]	@ 0x28
 801f022:	4b0d      	ldr	r3, [pc, #52]	@ (801f058 <std+0x60>)
 801f024:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801f026:	4b0d      	ldr	r3, [pc, #52]	@ (801f05c <std+0x64>)
 801f028:	6323      	str	r3, [r4, #48]	@ 0x30
 801f02a:	4b0d      	ldr	r3, [pc, #52]	@ (801f060 <std+0x68>)
 801f02c:	6224      	str	r4, [r4, #32]
 801f02e:	429c      	cmp	r4, r3
 801f030:	d006      	beq.n	801f040 <std+0x48>
 801f032:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801f036:	4294      	cmp	r4, r2
 801f038:	d002      	beq.n	801f040 <std+0x48>
 801f03a:	33d0      	adds	r3, #208	@ 0xd0
 801f03c:	429c      	cmp	r4, r3
 801f03e:	d105      	bne.n	801f04c <std+0x54>
 801f040:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f048:	f000 bca6 	b.w	801f998 <__retarget_lock_init_recursive>
 801f04c:	bd10      	pop	{r4, pc}
 801f04e:	bf00      	nop
 801f050:	0801f365 	.word	0x0801f365
 801f054:	0801f38b 	.word	0x0801f38b
 801f058:	0801f3c3 	.word	0x0801f3c3
 801f05c:	0801f3e7 	.word	0x0801f3e7
 801f060:	200689e0 	.word	0x200689e0

0801f064 <stdio_exit_handler>:
 801f064:	4a02      	ldr	r2, [pc, #8]	@ (801f070 <stdio_exit_handler+0xc>)
 801f066:	4903      	ldr	r1, [pc, #12]	@ (801f074 <stdio_exit_handler+0x10>)
 801f068:	4803      	ldr	r0, [pc, #12]	@ (801f078 <stdio_exit_handler+0x14>)
 801f06a:	f000 b869 	b.w	801f140 <_fwalk_sglue>
 801f06e:	bf00      	nop
 801f070:	20000040 	.word	0x20000040
 801f074:	08022911 	.word	0x08022911
 801f078:	20000050 	.word	0x20000050

0801f07c <cleanup_stdio>:
 801f07c:	6841      	ldr	r1, [r0, #4]
 801f07e:	4b0c      	ldr	r3, [pc, #48]	@ (801f0b0 <cleanup_stdio+0x34>)
 801f080:	4299      	cmp	r1, r3
 801f082:	b510      	push	{r4, lr}
 801f084:	4604      	mov	r4, r0
 801f086:	d001      	beq.n	801f08c <cleanup_stdio+0x10>
 801f088:	f003 fc42 	bl	8022910 <_fflush_r>
 801f08c:	68a1      	ldr	r1, [r4, #8]
 801f08e:	4b09      	ldr	r3, [pc, #36]	@ (801f0b4 <cleanup_stdio+0x38>)
 801f090:	4299      	cmp	r1, r3
 801f092:	d002      	beq.n	801f09a <cleanup_stdio+0x1e>
 801f094:	4620      	mov	r0, r4
 801f096:	f003 fc3b 	bl	8022910 <_fflush_r>
 801f09a:	68e1      	ldr	r1, [r4, #12]
 801f09c:	4b06      	ldr	r3, [pc, #24]	@ (801f0b8 <cleanup_stdio+0x3c>)
 801f09e:	4299      	cmp	r1, r3
 801f0a0:	d004      	beq.n	801f0ac <cleanup_stdio+0x30>
 801f0a2:	4620      	mov	r0, r4
 801f0a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f0a8:	f003 bc32 	b.w	8022910 <_fflush_r>
 801f0ac:	bd10      	pop	{r4, pc}
 801f0ae:	bf00      	nop
 801f0b0:	200689e0 	.word	0x200689e0
 801f0b4:	20068a48 	.word	0x20068a48
 801f0b8:	20068ab0 	.word	0x20068ab0

0801f0bc <global_stdio_init.part.0>:
 801f0bc:	b510      	push	{r4, lr}
 801f0be:	4b0b      	ldr	r3, [pc, #44]	@ (801f0ec <global_stdio_init.part.0+0x30>)
 801f0c0:	4c0b      	ldr	r4, [pc, #44]	@ (801f0f0 <global_stdio_init.part.0+0x34>)
 801f0c2:	4a0c      	ldr	r2, [pc, #48]	@ (801f0f4 <global_stdio_init.part.0+0x38>)
 801f0c4:	601a      	str	r2, [r3, #0]
 801f0c6:	4620      	mov	r0, r4
 801f0c8:	2200      	movs	r2, #0
 801f0ca:	2104      	movs	r1, #4
 801f0cc:	f7ff ff94 	bl	801eff8 <std>
 801f0d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801f0d4:	2201      	movs	r2, #1
 801f0d6:	2109      	movs	r1, #9
 801f0d8:	f7ff ff8e 	bl	801eff8 <std>
 801f0dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801f0e0:	2202      	movs	r2, #2
 801f0e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f0e6:	2112      	movs	r1, #18
 801f0e8:	f7ff bf86 	b.w	801eff8 <std>
 801f0ec:	20068b18 	.word	0x20068b18
 801f0f0:	200689e0 	.word	0x200689e0
 801f0f4:	0801f065 	.word	0x0801f065

0801f0f8 <__sfp_lock_acquire>:
 801f0f8:	4801      	ldr	r0, [pc, #4]	@ (801f100 <__sfp_lock_acquire+0x8>)
 801f0fa:	f000 bc4e 	b.w	801f99a <__retarget_lock_acquire_recursive>
 801f0fe:	bf00      	nop
 801f100:	20068b21 	.word	0x20068b21

0801f104 <__sfp_lock_release>:
 801f104:	4801      	ldr	r0, [pc, #4]	@ (801f10c <__sfp_lock_release+0x8>)
 801f106:	f000 bc49 	b.w	801f99c <__retarget_lock_release_recursive>
 801f10a:	bf00      	nop
 801f10c:	20068b21 	.word	0x20068b21

0801f110 <__sinit>:
 801f110:	b510      	push	{r4, lr}
 801f112:	4604      	mov	r4, r0
 801f114:	f7ff fff0 	bl	801f0f8 <__sfp_lock_acquire>
 801f118:	6a23      	ldr	r3, [r4, #32]
 801f11a:	b11b      	cbz	r3, 801f124 <__sinit+0x14>
 801f11c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f120:	f7ff bff0 	b.w	801f104 <__sfp_lock_release>
 801f124:	4b04      	ldr	r3, [pc, #16]	@ (801f138 <__sinit+0x28>)
 801f126:	6223      	str	r3, [r4, #32]
 801f128:	4b04      	ldr	r3, [pc, #16]	@ (801f13c <__sinit+0x2c>)
 801f12a:	681b      	ldr	r3, [r3, #0]
 801f12c:	2b00      	cmp	r3, #0
 801f12e:	d1f5      	bne.n	801f11c <__sinit+0xc>
 801f130:	f7ff ffc4 	bl	801f0bc <global_stdio_init.part.0>
 801f134:	e7f2      	b.n	801f11c <__sinit+0xc>
 801f136:	bf00      	nop
 801f138:	0801f07d 	.word	0x0801f07d
 801f13c:	20068b18 	.word	0x20068b18

0801f140 <_fwalk_sglue>:
 801f140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f144:	4607      	mov	r7, r0
 801f146:	4688      	mov	r8, r1
 801f148:	4614      	mov	r4, r2
 801f14a:	2600      	movs	r6, #0
 801f14c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f150:	f1b9 0901 	subs.w	r9, r9, #1
 801f154:	d505      	bpl.n	801f162 <_fwalk_sglue+0x22>
 801f156:	6824      	ldr	r4, [r4, #0]
 801f158:	2c00      	cmp	r4, #0
 801f15a:	d1f7      	bne.n	801f14c <_fwalk_sglue+0xc>
 801f15c:	4630      	mov	r0, r6
 801f15e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f162:	89ab      	ldrh	r3, [r5, #12]
 801f164:	2b01      	cmp	r3, #1
 801f166:	d907      	bls.n	801f178 <_fwalk_sglue+0x38>
 801f168:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f16c:	3301      	adds	r3, #1
 801f16e:	d003      	beq.n	801f178 <_fwalk_sglue+0x38>
 801f170:	4629      	mov	r1, r5
 801f172:	4638      	mov	r0, r7
 801f174:	47c0      	blx	r8
 801f176:	4306      	orrs	r6, r0
 801f178:	3568      	adds	r5, #104	@ 0x68
 801f17a:	e7e9      	b.n	801f150 <_fwalk_sglue+0x10>

0801f17c <iprintf>:
 801f17c:	b40f      	push	{r0, r1, r2, r3}
 801f17e:	b507      	push	{r0, r1, r2, lr}
 801f180:	4906      	ldr	r1, [pc, #24]	@ (801f19c <iprintf+0x20>)
 801f182:	ab04      	add	r3, sp, #16
 801f184:	6808      	ldr	r0, [r1, #0]
 801f186:	f853 2b04 	ldr.w	r2, [r3], #4
 801f18a:	6881      	ldr	r1, [r0, #8]
 801f18c:	9301      	str	r3, [sp, #4]
 801f18e:	f003 f8d5 	bl	802233c <_vfiprintf_r>
 801f192:	b003      	add	sp, #12
 801f194:	f85d eb04 	ldr.w	lr, [sp], #4
 801f198:	b004      	add	sp, #16
 801f19a:	4770      	bx	lr
 801f19c:	2000004c 	.word	0x2000004c

0801f1a0 <_puts_r>:
 801f1a0:	6a03      	ldr	r3, [r0, #32]
 801f1a2:	b570      	push	{r4, r5, r6, lr}
 801f1a4:	6884      	ldr	r4, [r0, #8]
 801f1a6:	4605      	mov	r5, r0
 801f1a8:	460e      	mov	r6, r1
 801f1aa:	b90b      	cbnz	r3, 801f1b0 <_puts_r+0x10>
 801f1ac:	f7ff ffb0 	bl	801f110 <__sinit>
 801f1b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f1b2:	07db      	lsls	r3, r3, #31
 801f1b4:	d405      	bmi.n	801f1c2 <_puts_r+0x22>
 801f1b6:	89a3      	ldrh	r3, [r4, #12]
 801f1b8:	0598      	lsls	r0, r3, #22
 801f1ba:	d402      	bmi.n	801f1c2 <_puts_r+0x22>
 801f1bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f1be:	f000 fbec 	bl	801f99a <__retarget_lock_acquire_recursive>
 801f1c2:	89a3      	ldrh	r3, [r4, #12]
 801f1c4:	0719      	lsls	r1, r3, #28
 801f1c6:	d502      	bpl.n	801f1ce <_puts_r+0x2e>
 801f1c8:	6923      	ldr	r3, [r4, #16]
 801f1ca:	2b00      	cmp	r3, #0
 801f1cc:	d135      	bne.n	801f23a <_puts_r+0x9a>
 801f1ce:	4621      	mov	r1, r4
 801f1d0:	4628      	mov	r0, r5
 801f1d2:	f000 f987 	bl	801f4e4 <__swsetup_r>
 801f1d6:	b380      	cbz	r0, 801f23a <_puts_r+0x9a>
 801f1d8:	f04f 35ff 	mov.w	r5, #4294967295
 801f1dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f1de:	07da      	lsls	r2, r3, #31
 801f1e0:	d405      	bmi.n	801f1ee <_puts_r+0x4e>
 801f1e2:	89a3      	ldrh	r3, [r4, #12]
 801f1e4:	059b      	lsls	r3, r3, #22
 801f1e6:	d402      	bmi.n	801f1ee <_puts_r+0x4e>
 801f1e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f1ea:	f000 fbd7 	bl	801f99c <__retarget_lock_release_recursive>
 801f1ee:	4628      	mov	r0, r5
 801f1f0:	bd70      	pop	{r4, r5, r6, pc}
 801f1f2:	2b00      	cmp	r3, #0
 801f1f4:	da04      	bge.n	801f200 <_puts_r+0x60>
 801f1f6:	69a2      	ldr	r2, [r4, #24]
 801f1f8:	429a      	cmp	r2, r3
 801f1fa:	dc17      	bgt.n	801f22c <_puts_r+0x8c>
 801f1fc:	290a      	cmp	r1, #10
 801f1fe:	d015      	beq.n	801f22c <_puts_r+0x8c>
 801f200:	6823      	ldr	r3, [r4, #0]
 801f202:	1c5a      	adds	r2, r3, #1
 801f204:	6022      	str	r2, [r4, #0]
 801f206:	7019      	strb	r1, [r3, #0]
 801f208:	68a3      	ldr	r3, [r4, #8]
 801f20a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801f20e:	3b01      	subs	r3, #1
 801f210:	60a3      	str	r3, [r4, #8]
 801f212:	2900      	cmp	r1, #0
 801f214:	d1ed      	bne.n	801f1f2 <_puts_r+0x52>
 801f216:	2b00      	cmp	r3, #0
 801f218:	da11      	bge.n	801f23e <_puts_r+0x9e>
 801f21a:	4622      	mov	r2, r4
 801f21c:	210a      	movs	r1, #10
 801f21e:	4628      	mov	r0, r5
 801f220:	f000 f922 	bl	801f468 <__swbuf_r>
 801f224:	3001      	adds	r0, #1
 801f226:	d0d7      	beq.n	801f1d8 <_puts_r+0x38>
 801f228:	250a      	movs	r5, #10
 801f22a:	e7d7      	b.n	801f1dc <_puts_r+0x3c>
 801f22c:	4622      	mov	r2, r4
 801f22e:	4628      	mov	r0, r5
 801f230:	f000 f91a 	bl	801f468 <__swbuf_r>
 801f234:	3001      	adds	r0, #1
 801f236:	d1e7      	bne.n	801f208 <_puts_r+0x68>
 801f238:	e7ce      	b.n	801f1d8 <_puts_r+0x38>
 801f23a:	3e01      	subs	r6, #1
 801f23c:	e7e4      	b.n	801f208 <_puts_r+0x68>
 801f23e:	6823      	ldr	r3, [r4, #0]
 801f240:	1c5a      	adds	r2, r3, #1
 801f242:	6022      	str	r2, [r4, #0]
 801f244:	220a      	movs	r2, #10
 801f246:	701a      	strb	r2, [r3, #0]
 801f248:	e7ee      	b.n	801f228 <_puts_r+0x88>
	...

0801f24c <puts>:
 801f24c:	4b02      	ldr	r3, [pc, #8]	@ (801f258 <puts+0xc>)
 801f24e:	4601      	mov	r1, r0
 801f250:	6818      	ldr	r0, [r3, #0]
 801f252:	f7ff bfa5 	b.w	801f1a0 <_puts_r>
 801f256:	bf00      	nop
 801f258:	2000004c 	.word	0x2000004c

0801f25c <sniprintf>:
 801f25c:	b40c      	push	{r2, r3}
 801f25e:	b530      	push	{r4, r5, lr}
 801f260:	4b18      	ldr	r3, [pc, #96]	@ (801f2c4 <sniprintf+0x68>)
 801f262:	1e0c      	subs	r4, r1, #0
 801f264:	681d      	ldr	r5, [r3, #0]
 801f266:	b09d      	sub	sp, #116	@ 0x74
 801f268:	da08      	bge.n	801f27c <sniprintf+0x20>
 801f26a:	238b      	movs	r3, #139	@ 0x8b
 801f26c:	602b      	str	r3, [r5, #0]
 801f26e:	f04f 30ff 	mov.w	r0, #4294967295
 801f272:	b01d      	add	sp, #116	@ 0x74
 801f274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801f278:	b002      	add	sp, #8
 801f27a:	4770      	bx	lr
 801f27c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801f280:	f8ad 3014 	strh.w	r3, [sp, #20]
 801f284:	f04f 0300 	mov.w	r3, #0
 801f288:	931b      	str	r3, [sp, #108]	@ 0x6c
 801f28a:	bf14      	ite	ne
 801f28c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801f290:	4623      	moveq	r3, r4
 801f292:	9304      	str	r3, [sp, #16]
 801f294:	9307      	str	r3, [sp, #28]
 801f296:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f29a:	9002      	str	r0, [sp, #8]
 801f29c:	9006      	str	r0, [sp, #24]
 801f29e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801f2a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801f2a4:	ab21      	add	r3, sp, #132	@ 0x84
 801f2a6:	a902      	add	r1, sp, #8
 801f2a8:	4628      	mov	r0, r5
 801f2aa:	9301      	str	r3, [sp, #4]
 801f2ac:	f002 fd50 	bl	8021d50 <_svfiprintf_r>
 801f2b0:	1c43      	adds	r3, r0, #1
 801f2b2:	bfbc      	itt	lt
 801f2b4:	238b      	movlt	r3, #139	@ 0x8b
 801f2b6:	602b      	strlt	r3, [r5, #0]
 801f2b8:	2c00      	cmp	r4, #0
 801f2ba:	d0da      	beq.n	801f272 <sniprintf+0x16>
 801f2bc:	9b02      	ldr	r3, [sp, #8]
 801f2be:	2200      	movs	r2, #0
 801f2c0:	701a      	strb	r2, [r3, #0]
 801f2c2:	e7d6      	b.n	801f272 <sniprintf+0x16>
 801f2c4:	2000004c 	.word	0x2000004c

0801f2c8 <siprintf>:
 801f2c8:	b40e      	push	{r1, r2, r3}
 801f2ca:	b510      	push	{r4, lr}
 801f2cc:	b09d      	sub	sp, #116	@ 0x74
 801f2ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 801f2d0:	9002      	str	r0, [sp, #8]
 801f2d2:	9006      	str	r0, [sp, #24]
 801f2d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801f2d8:	480a      	ldr	r0, [pc, #40]	@ (801f304 <siprintf+0x3c>)
 801f2da:	9107      	str	r1, [sp, #28]
 801f2dc:	9104      	str	r1, [sp, #16]
 801f2de:	490a      	ldr	r1, [pc, #40]	@ (801f308 <siprintf+0x40>)
 801f2e0:	f853 2b04 	ldr.w	r2, [r3], #4
 801f2e4:	9105      	str	r1, [sp, #20]
 801f2e6:	2400      	movs	r4, #0
 801f2e8:	a902      	add	r1, sp, #8
 801f2ea:	6800      	ldr	r0, [r0, #0]
 801f2ec:	9301      	str	r3, [sp, #4]
 801f2ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 801f2f0:	f002 fd2e 	bl	8021d50 <_svfiprintf_r>
 801f2f4:	9b02      	ldr	r3, [sp, #8]
 801f2f6:	701c      	strb	r4, [r3, #0]
 801f2f8:	b01d      	add	sp, #116	@ 0x74
 801f2fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f2fe:	b003      	add	sp, #12
 801f300:	4770      	bx	lr
 801f302:	bf00      	nop
 801f304:	2000004c 	.word	0x2000004c
 801f308:	ffff0208 	.word	0xffff0208

0801f30c <siscanf>:
 801f30c:	b40e      	push	{r1, r2, r3}
 801f30e:	b570      	push	{r4, r5, r6, lr}
 801f310:	b09d      	sub	sp, #116	@ 0x74
 801f312:	ac21      	add	r4, sp, #132	@ 0x84
 801f314:	2500      	movs	r5, #0
 801f316:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801f31a:	f854 6b04 	ldr.w	r6, [r4], #4
 801f31e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801f322:	951b      	str	r5, [sp, #108]	@ 0x6c
 801f324:	9002      	str	r0, [sp, #8]
 801f326:	9006      	str	r0, [sp, #24]
 801f328:	f7e0 ffea 	bl	8000300 <strlen>
 801f32c:	4b0b      	ldr	r3, [pc, #44]	@ (801f35c <siscanf+0x50>)
 801f32e:	9003      	str	r0, [sp, #12]
 801f330:	9007      	str	r0, [sp, #28]
 801f332:	480b      	ldr	r0, [pc, #44]	@ (801f360 <siscanf+0x54>)
 801f334:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f336:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f33a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801f33e:	4632      	mov	r2, r6
 801f340:	4623      	mov	r3, r4
 801f342:	a902      	add	r1, sp, #8
 801f344:	6800      	ldr	r0, [r0, #0]
 801f346:	950f      	str	r5, [sp, #60]	@ 0x3c
 801f348:	9514      	str	r5, [sp, #80]	@ 0x50
 801f34a:	9401      	str	r4, [sp, #4]
 801f34c:	f002 fe56 	bl	8021ffc <__ssvfiscanf_r>
 801f350:	b01d      	add	sp, #116	@ 0x74
 801f352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f356:	b003      	add	sp, #12
 801f358:	4770      	bx	lr
 801f35a:	bf00      	nop
 801f35c:	0801f387 	.word	0x0801f387
 801f360:	2000004c 	.word	0x2000004c

0801f364 <__sread>:
 801f364:	b510      	push	{r4, lr}
 801f366:	460c      	mov	r4, r1
 801f368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f36c:	f000 fac6 	bl	801f8fc <_read_r>
 801f370:	2800      	cmp	r0, #0
 801f372:	bfab      	itete	ge
 801f374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801f376:	89a3      	ldrhlt	r3, [r4, #12]
 801f378:	181b      	addge	r3, r3, r0
 801f37a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801f37e:	bfac      	ite	ge
 801f380:	6563      	strge	r3, [r4, #84]	@ 0x54
 801f382:	81a3      	strhlt	r3, [r4, #12]
 801f384:	bd10      	pop	{r4, pc}

0801f386 <__seofread>:
 801f386:	2000      	movs	r0, #0
 801f388:	4770      	bx	lr

0801f38a <__swrite>:
 801f38a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f38e:	461f      	mov	r7, r3
 801f390:	898b      	ldrh	r3, [r1, #12]
 801f392:	05db      	lsls	r3, r3, #23
 801f394:	4605      	mov	r5, r0
 801f396:	460c      	mov	r4, r1
 801f398:	4616      	mov	r6, r2
 801f39a:	d505      	bpl.n	801f3a8 <__swrite+0x1e>
 801f39c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3a0:	2302      	movs	r3, #2
 801f3a2:	2200      	movs	r2, #0
 801f3a4:	f000 fa98 	bl	801f8d8 <_lseek_r>
 801f3a8:	89a3      	ldrh	r3, [r4, #12]
 801f3aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f3ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f3b2:	81a3      	strh	r3, [r4, #12]
 801f3b4:	4632      	mov	r2, r6
 801f3b6:	463b      	mov	r3, r7
 801f3b8:	4628      	mov	r0, r5
 801f3ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f3be:	f000 baaf 	b.w	801f920 <_write_r>

0801f3c2 <__sseek>:
 801f3c2:	b510      	push	{r4, lr}
 801f3c4:	460c      	mov	r4, r1
 801f3c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3ca:	f000 fa85 	bl	801f8d8 <_lseek_r>
 801f3ce:	1c43      	adds	r3, r0, #1
 801f3d0:	89a3      	ldrh	r3, [r4, #12]
 801f3d2:	bf15      	itete	ne
 801f3d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f3d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f3da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f3de:	81a3      	strheq	r3, [r4, #12]
 801f3e0:	bf18      	it	ne
 801f3e2:	81a3      	strhne	r3, [r4, #12]
 801f3e4:	bd10      	pop	{r4, pc}

0801f3e6 <__sclose>:
 801f3e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3ea:	f000 ba07 	b.w	801f7fc <_close_r>

0801f3ee <_vsniprintf_r>:
 801f3ee:	b530      	push	{r4, r5, lr}
 801f3f0:	4614      	mov	r4, r2
 801f3f2:	2c00      	cmp	r4, #0
 801f3f4:	b09b      	sub	sp, #108	@ 0x6c
 801f3f6:	4605      	mov	r5, r0
 801f3f8:	461a      	mov	r2, r3
 801f3fa:	da05      	bge.n	801f408 <_vsniprintf_r+0x1a>
 801f3fc:	238b      	movs	r3, #139	@ 0x8b
 801f3fe:	6003      	str	r3, [r0, #0]
 801f400:	f04f 30ff 	mov.w	r0, #4294967295
 801f404:	b01b      	add	sp, #108	@ 0x6c
 801f406:	bd30      	pop	{r4, r5, pc}
 801f408:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801f40c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801f410:	f04f 0300 	mov.w	r3, #0
 801f414:	9319      	str	r3, [sp, #100]	@ 0x64
 801f416:	bf14      	ite	ne
 801f418:	f104 33ff 	addne.w	r3, r4, #4294967295
 801f41c:	4623      	moveq	r3, r4
 801f41e:	9302      	str	r3, [sp, #8]
 801f420:	9305      	str	r3, [sp, #20]
 801f422:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f426:	9100      	str	r1, [sp, #0]
 801f428:	9104      	str	r1, [sp, #16]
 801f42a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801f42e:	4669      	mov	r1, sp
 801f430:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801f432:	f002 fc8d 	bl	8021d50 <_svfiprintf_r>
 801f436:	1c43      	adds	r3, r0, #1
 801f438:	bfbc      	itt	lt
 801f43a:	238b      	movlt	r3, #139	@ 0x8b
 801f43c:	602b      	strlt	r3, [r5, #0]
 801f43e:	2c00      	cmp	r4, #0
 801f440:	d0e0      	beq.n	801f404 <_vsniprintf_r+0x16>
 801f442:	9b00      	ldr	r3, [sp, #0]
 801f444:	2200      	movs	r2, #0
 801f446:	701a      	strb	r2, [r3, #0]
 801f448:	e7dc      	b.n	801f404 <_vsniprintf_r+0x16>
	...

0801f44c <vsniprintf>:
 801f44c:	b507      	push	{r0, r1, r2, lr}
 801f44e:	9300      	str	r3, [sp, #0]
 801f450:	4613      	mov	r3, r2
 801f452:	460a      	mov	r2, r1
 801f454:	4601      	mov	r1, r0
 801f456:	4803      	ldr	r0, [pc, #12]	@ (801f464 <vsniprintf+0x18>)
 801f458:	6800      	ldr	r0, [r0, #0]
 801f45a:	f7ff ffc8 	bl	801f3ee <_vsniprintf_r>
 801f45e:	b003      	add	sp, #12
 801f460:	f85d fb04 	ldr.w	pc, [sp], #4
 801f464:	2000004c 	.word	0x2000004c

0801f468 <__swbuf_r>:
 801f468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f46a:	460e      	mov	r6, r1
 801f46c:	4614      	mov	r4, r2
 801f46e:	4605      	mov	r5, r0
 801f470:	b118      	cbz	r0, 801f47a <__swbuf_r+0x12>
 801f472:	6a03      	ldr	r3, [r0, #32]
 801f474:	b90b      	cbnz	r3, 801f47a <__swbuf_r+0x12>
 801f476:	f7ff fe4b 	bl	801f110 <__sinit>
 801f47a:	69a3      	ldr	r3, [r4, #24]
 801f47c:	60a3      	str	r3, [r4, #8]
 801f47e:	89a3      	ldrh	r3, [r4, #12]
 801f480:	071a      	lsls	r2, r3, #28
 801f482:	d501      	bpl.n	801f488 <__swbuf_r+0x20>
 801f484:	6923      	ldr	r3, [r4, #16]
 801f486:	b943      	cbnz	r3, 801f49a <__swbuf_r+0x32>
 801f488:	4621      	mov	r1, r4
 801f48a:	4628      	mov	r0, r5
 801f48c:	f000 f82a 	bl	801f4e4 <__swsetup_r>
 801f490:	b118      	cbz	r0, 801f49a <__swbuf_r+0x32>
 801f492:	f04f 37ff 	mov.w	r7, #4294967295
 801f496:	4638      	mov	r0, r7
 801f498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f49a:	6823      	ldr	r3, [r4, #0]
 801f49c:	6922      	ldr	r2, [r4, #16]
 801f49e:	1a98      	subs	r0, r3, r2
 801f4a0:	6963      	ldr	r3, [r4, #20]
 801f4a2:	b2f6      	uxtb	r6, r6
 801f4a4:	4283      	cmp	r3, r0
 801f4a6:	4637      	mov	r7, r6
 801f4a8:	dc05      	bgt.n	801f4b6 <__swbuf_r+0x4e>
 801f4aa:	4621      	mov	r1, r4
 801f4ac:	4628      	mov	r0, r5
 801f4ae:	f003 fa2f 	bl	8022910 <_fflush_r>
 801f4b2:	2800      	cmp	r0, #0
 801f4b4:	d1ed      	bne.n	801f492 <__swbuf_r+0x2a>
 801f4b6:	68a3      	ldr	r3, [r4, #8]
 801f4b8:	3b01      	subs	r3, #1
 801f4ba:	60a3      	str	r3, [r4, #8]
 801f4bc:	6823      	ldr	r3, [r4, #0]
 801f4be:	1c5a      	adds	r2, r3, #1
 801f4c0:	6022      	str	r2, [r4, #0]
 801f4c2:	701e      	strb	r6, [r3, #0]
 801f4c4:	6962      	ldr	r2, [r4, #20]
 801f4c6:	1c43      	adds	r3, r0, #1
 801f4c8:	429a      	cmp	r2, r3
 801f4ca:	d004      	beq.n	801f4d6 <__swbuf_r+0x6e>
 801f4cc:	89a3      	ldrh	r3, [r4, #12]
 801f4ce:	07db      	lsls	r3, r3, #31
 801f4d0:	d5e1      	bpl.n	801f496 <__swbuf_r+0x2e>
 801f4d2:	2e0a      	cmp	r6, #10
 801f4d4:	d1df      	bne.n	801f496 <__swbuf_r+0x2e>
 801f4d6:	4621      	mov	r1, r4
 801f4d8:	4628      	mov	r0, r5
 801f4da:	f003 fa19 	bl	8022910 <_fflush_r>
 801f4de:	2800      	cmp	r0, #0
 801f4e0:	d0d9      	beq.n	801f496 <__swbuf_r+0x2e>
 801f4e2:	e7d6      	b.n	801f492 <__swbuf_r+0x2a>

0801f4e4 <__swsetup_r>:
 801f4e4:	b538      	push	{r3, r4, r5, lr}
 801f4e6:	4b29      	ldr	r3, [pc, #164]	@ (801f58c <__swsetup_r+0xa8>)
 801f4e8:	4605      	mov	r5, r0
 801f4ea:	6818      	ldr	r0, [r3, #0]
 801f4ec:	460c      	mov	r4, r1
 801f4ee:	b118      	cbz	r0, 801f4f8 <__swsetup_r+0x14>
 801f4f0:	6a03      	ldr	r3, [r0, #32]
 801f4f2:	b90b      	cbnz	r3, 801f4f8 <__swsetup_r+0x14>
 801f4f4:	f7ff fe0c 	bl	801f110 <__sinit>
 801f4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f4fc:	0719      	lsls	r1, r3, #28
 801f4fe:	d422      	bmi.n	801f546 <__swsetup_r+0x62>
 801f500:	06da      	lsls	r2, r3, #27
 801f502:	d407      	bmi.n	801f514 <__swsetup_r+0x30>
 801f504:	2209      	movs	r2, #9
 801f506:	602a      	str	r2, [r5, #0]
 801f508:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f50c:	81a3      	strh	r3, [r4, #12]
 801f50e:	f04f 30ff 	mov.w	r0, #4294967295
 801f512:	e033      	b.n	801f57c <__swsetup_r+0x98>
 801f514:	0758      	lsls	r0, r3, #29
 801f516:	d512      	bpl.n	801f53e <__swsetup_r+0x5a>
 801f518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f51a:	b141      	cbz	r1, 801f52e <__swsetup_r+0x4a>
 801f51c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f520:	4299      	cmp	r1, r3
 801f522:	d002      	beq.n	801f52a <__swsetup_r+0x46>
 801f524:	4628      	mov	r0, r5
 801f526:	f001 f855 	bl	80205d4 <_free_r>
 801f52a:	2300      	movs	r3, #0
 801f52c:	6363      	str	r3, [r4, #52]	@ 0x34
 801f52e:	89a3      	ldrh	r3, [r4, #12]
 801f530:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f534:	81a3      	strh	r3, [r4, #12]
 801f536:	2300      	movs	r3, #0
 801f538:	6063      	str	r3, [r4, #4]
 801f53a:	6923      	ldr	r3, [r4, #16]
 801f53c:	6023      	str	r3, [r4, #0]
 801f53e:	89a3      	ldrh	r3, [r4, #12]
 801f540:	f043 0308 	orr.w	r3, r3, #8
 801f544:	81a3      	strh	r3, [r4, #12]
 801f546:	6923      	ldr	r3, [r4, #16]
 801f548:	b94b      	cbnz	r3, 801f55e <__swsetup_r+0x7a>
 801f54a:	89a3      	ldrh	r3, [r4, #12]
 801f54c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f554:	d003      	beq.n	801f55e <__swsetup_r+0x7a>
 801f556:	4621      	mov	r1, r4
 801f558:	4628      	mov	r0, r5
 801f55a:	f003 fa39 	bl	80229d0 <__smakebuf_r>
 801f55e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f562:	f013 0201 	ands.w	r2, r3, #1
 801f566:	d00a      	beq.n	801f57e <__swsetup_r+0x9a>
 801f568:	2200      	movs	r2, #0
 801f56a:	60a2      	str	r2, [r4, #8]
 801f56c:	6962      	ldr	r2, [r4, #20]
 801f56e:	4252      	negs	r2, r2
 801f570:	61a2      	str	r2, [r4, #24]
 801f572:	6922      	ldr	r2, [r4, #16]
 801f574:	b942      	cbnz	r2, 801f588 <__swsetup_r+0xa4>
 801f576:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f57a:	d1c5      	bne.n	801f508 <__swsetup_r+0x24>
 801f57c:	bd38      	pop	{r3, r4, r5, pc}
 801f57e:	0799      	lsls	r1, r3, #30
 801f580:	bf58      	it	pl
 801f582:	6962      	ldrpl	r2, [r4, #20]
 801f584:	60a2      	str	r2, [r4, #8]
 801f586:	e7f4      	b.n	801f572 <__swsetup_r+0x8e>
 801f588:	2000      	movs	r0, #0
 801f58a:	e7f7      	b.n	801f57c <__swsetup_r+0x98>
 801f58c:	2000004c 	.word	0x2000004c

0801f590 <memcmp>:
 801f590:	b510      	push	{r4, lr}
 801f592:	3901      	subs	r1, #1
 801f594:	4402      	add	r2, r0
 801f596:	4290      	cmp	r0, r2
 801f598:	d101      	bne.n	801f59e <memcmp+0xe>
 801f59a:	2000      	movs	r0, #0
 801f59c:	e005      	b.n	801f5aa <memcmp+0x1a>
 801f59e:	7803      	ldrb	r3, [r0, #0]
 801f5a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f5a4:	42a3      	cmp	r3, r4
 801f5a6:	d001      	beq.n	801f5ac <memcmp+0x1c>
 801f5a8:	1b18      	subs	r0, r3, r4
 801f5aa:	bd10      	pop	{r4, pc}
 801f5ac:	3001      	adds	r0, #1
 801f5ae:	e7f2      	b.n	801f596 <memcmp+0x6>

0801f5b0 <memmove>:
 801f5b0:	4288      	cmp	r0, r1
 801f5b2:	b510      	push	{r4, lr}
 801f5b4:	eb01 0402 	add.w	r4, r1, r2
 801f5b8:	d902      	bls.n	801f5c0 <memmove+0x10>
 801f5ba:	4284      	cmp	r4, r0
 801f5bc:	4623      	mov	r3, r4
 801f5be:	d807      	bhi.n	801f5d0 <memmove+0x20>
 801f5c0:	1e43      	subs	r3, r0, #1
 801f5c2:	42a1      	cmp	r1, r4
 801f5c4:	d008      	beq.n	801f5d8 <memmove+0x28>
 801f5c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f5ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 801f5ce:	e7f8      	b.n	801f5c2 <memmove+0x12>
 801f5d0:	4402      	add	r2, r0
 801f5d2:	4601      	mov	r1, r0
 801f5d4:	428a      	cmp	r2, r1
 801f5d6:	d100      	bne.n	801f5da <memmove+0x2a>
 801f5d8:	bd10      	pop	{r4, pc}
 801f5da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f5de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801f5e2:	e7f7      	b.n	801f5d4 <memmove+0x24>

0801f5e4 <memset>:
 801f5e4:	4402      	add	r2, r0
 801f5e6:	4603      	mov	r3, r0
 801f5e8:	4293      	cmp	r3, r2
 801f5ea:	d100      	bne.n	801f5ee <memset+0xa>
 801f5ec:	4770      	bx	lr
 801f5ee:	f803 1b01 	strb.w	r1, [r3], #1
 801f5f2:	e7f9      	b.n	801f5e8 <memset+0x4>

0801f5f4 <strncmp>:
 801f5f4:	b510      	push	{r4, lr}
 801f5f6:	b16a      	cbz	r2, 801f614 <strncmp+0x20>
 801f5f8:	3901      	subs	r1, #1
 801f5fa:	1884      	adds	r4, r0, r2
 801f5fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f600:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801f604:	429a      	cmp	r2, r3
 801f606:	d103      	bne.n	801f610 <strncmp+0x1c>
 801f608:	42a0      	cmp	r0, r4
 801f60a:	d001      	beq.n	801f610 <strncmp+0x1c>
 801f60c:	2a00      	cmp	r2, #0
 801f60e:	d1f5      	bne.n	801f5fc <strncmp+0x8>
 801f610:	1ad0      	subs	r0, r2, r3
 801f612:	bd10      	pop	{r4, pc}
 801f614:	4610      	mov	r0, r2
 801f616:	e7fc      	b.n	801f612 <strncmp+0x1e>

0801f618 <strncpy>:
 801f618:	b510      	push	{r4, lr}
 801f61a:	3901      	subs	r1, #1
 801f61c:	4603      	mov	r3, r0
 801f61e:	b132      	cbz	r2, 801f62e <strncpy+0x16>
 801f620:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f624:	f803 4b01 	strb.w	r4, [r3], #1
 801f628:	3a01      	subs	r2, #1
 801f62a:	2c00      	cmp	r4, #0
 801f62c:	d1f7      	bne.n	801f61e <strncpy+0x6>
 801f62e:	441a      	add	r2, r3
 801f630:	2100      	movs	r1, #0
 801f632:	4293      	cmp	r3, r2
 801f634:	d100      	bne.n	801f638 <strncpy+0x20>
 801f636:	bd10      	pop	{r4, pc}
 801f638:	f803 1b01 	strb.w	r1, [r3], #1
 801f63c:	e7f9      	b.n	801f632 <strncpy+0x1a>

0801f63e <strstr>:
 801f63e:	780a      	ldrb	r2, [r1, #0]
 801f640:	b570      	push	{r4, r5, r6, lr}
 801f642:	b96a      	cbnz	r2, 801f660 <strstr+0x22>
 801f644:	bd70      	pop	{r4, r5, r6, pc}
 801f646:	429a      	cmp	r2, r3
 801f648:	d109      	bne.n	801f65e <strstr+0x20>
 801f64a:	460c      	mov	r4, r1
 801f64c:	4605      	mov	r5, r0
 801f64e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801f652:	2b00      	cmp	r3, #0
 801f654:	d0f6      	beq.n	801f644 <strstr+0x6>
 801f656:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801f65a:	429e      	cmp	r6, r3
 801f65c:	d0f7      	beq.n	801f64e <strstr+0x10>
 801f65e:	3001      	adds	r0, #1
 801f660:	7803      	ldrb	r3, [r0, #0]
 801f662:	2b00      	cmp	r3, #0
 801f664:	d1ef      	bne.n	801f646 <strstr+0x8>
 801f666:	4618      	mov	r0, r3
 801f668:	e7ec      	b.n	801f644 <strstr+0x6>
	...

0801f66c <gmtime>:
 801f66c:	b538      	push	{r3, r4, r5, lr}
 801f66e:	4b0b      	ldr	r3, [pc, #44]	@ (801f69c <gmtime+0x30>)
 801f670:	681d      	ldr	r5, [r3, #0]
 801f672:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801f674:	4604      	mov	r4, r0
 801f676:	b953      	cbnz	r3, 801f68e <gmtime+0x22>
 801f678:	2024      	movs	r0, #36	@ 0x24
 801f67a:	f000 fff5 	bl	8020668 <malloc>
 801f67e:	4602      	mov	r2, r0
 801f680:	6368      	str	r0, [r5, #52]	@ 0x34
 801f682:	b920      	cbnz	r0, 801f68e <gmtime+0x22>
 801f684:	4b06      	ldr	r3, [pc, #24]	@ (801f6a0 <gmtime+0x34>)
 801f686:	4807      	ldr	r0, [pc, #28]	@ (801f6a4 <gmtime+0x38>)
 801f688:	213d      	movs	r1, #61	@ 0x3d
 801f68a:	f000 f99d 	bl	801f9c8 <__assert_func>
 801f68e:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801f690:	4620      	mov	r0, r4
 801f692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f696:	f000 b807 	b.w	801f6a8 <gmtime_r>
 801f69a:	bf00      	nop
 801f69c:	2000004c 	.word	0x2000004c
 801f6a0:	080276d4 	.word	0x080276d4
 801f6a4:	0802777a 	.word	0x0802777a

0801f6a8 <gmtime_r>:
 801f6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f6ac:	4a4d      	ldr	r2, [pc, #308]	@ (801f7e4 <gmtime_r+0x13c>)
 801f6ae:	460c      	mov	r4, r1
 801f6b0:	2300      	movs	r3, #0
 801f6b2:	e9d0 0100 	ldrd	r0, r1, [r0]
 801f6b6:	f7e0 ffe7 	bl	8000688 <__aeabi_ldivmod>
 801f6ba:	2a00      	cmp	r2, #0
 801f6bc:	bfbc      	itt	lt
 801f6be:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801f6c2:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801f6c6:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801f6ca:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801f6ce:	fbb2 f3f1 	udiv	r3, r2, r1
 801f6d2:	fb01 2213 	mls	r2, r1, r3, r2
 801f6d6:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801f6da:	bfac      	ite	ge
 801f6dc:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801f6e0:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801f6e4:	60a3      	str	r3, [r4, #8]
 801f6e6:	fbb2 f3f1 	udiv	r3, r2, r1
 801f6ea:	fb01 2213 	mls	r2, r1, r3, r2
 801f6ee:	6063      	str	r3, [r4, #4]
 801f6f0:	6022      	str	r2, [r4, #0]
 801f6f2:	1cc3      	adds	r3, r0, #3
 801f6f4:	2207      	movs	r2, #7
 801f6f6:	fb93 f2f2 	sdiv	r2, r3, r2
 801f6fa:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801f6fe:	1a9b      	subs	r3, r3, r2
 801f700:	4939      	ldr	r1, [pc, #228]	@ (801f7e8 <gmtime_r+0x140>)
 801f702:	d555      	bpl.n	801f7b0 <gmtime_r+0x108>
 801f704:	3307      	adds	r3, #7
 801f706:	61a3      	str	r3, [r4, #24]
 801f708:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801f70c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801f710:	fb93 f1f1 	sdiv	r1, r3, r1
 801f714:	4b35      	ldr	r3, [pc, #212]	@ (801f7ec <gmtime_r+0x144>)
 801f716:	fb03 0001 	mla	r0, r3, r1, r0
 801f71a:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801f71e:	fbb0 f3f3 	udiv	r3, r0, r3
 801f722:	4403      	add	r3, r0
 801f724:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801f728:	fbb0 f2fc 	udiv	r2, r0, ip
 801f72c:	1a9b      	subs	r3, r3, r2
 801f72e:	f240 176d 	movw	r7, #365	@ 0x16d
 801f732:	4a2f      	ldr	r2, [pc, #188]	@ (801f7f0 <gmtime_r+0x148>)
 801f734:	fbb0 f2f2 	udiv	r2, r0, r2
 801f738:	2664      	movs	r6, #100	@ 0x64
 801f73a:	1a9b      	subs	r3, r3, r2
 801f73c:	fbb3 f2f7 	udiv	r2, r3, r7
 801f740:	fbb3 f3fc 	udiv	r3, r3, ip
 801f744:	fbb2 f5f6 	udiv	r5, r2, r6
 801f748:	1aeb      	subs	r3, r5, r3
 801f74a:	4403      	add	r3, r0
 801f74c:	fb07 3312 	mls	r3, r7, r2, r3
 801f750:	2099      	movs	r0, #153	@ 0x99
 801f752:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801f756:	3702      	adds	r7, #2
 801f758:	f103 0e01 	add.w	lr, r3, #1
 801f75c:	fbb7 fcf0 	udiv	ip, r7, r0
 801f760:	fb00 f00c 	mul.w	r0, r0, ip
 801f764:	3002      	adds	r0, #2
 801f766:	f04f 0805 	mov.w	r8, #5
 801f76a:	fbb0 f0f8 	udiv	r0, r0, r8
 801f76e:	ebae 0000 	sub.w	r0, lr, r0
 801f772:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801f776:	4577      	cmp	r7, lr
 801f778:	bf8c      	ite	hi
 801f77a:	f06f 0709 	mvnhi.w	r7, #9
 801f77e:	2702      	movls	r7, #2
 801f780:	4467      	add	r7, ip
 801f782:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801f786:	fb0c 2101 	mla	r1, ip, r1, r2
 801f78a:	2f01      	cmp	r7, #1
 801f78c:	bf98      	it	ls
 801f78e:	3101      	addls	r1, #1
 801f790:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801f794:	d312      	bcc.n	801f7bc <gmtime_r+0x114>
 801f796:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801f79a:	61e3      	str	r3, [r4, #28]
 801f79c:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801f7a0:	2300      	movs	r3, #0
 801f7a2:	60e0      	str	r0, [r4, #12]
 801f7a4:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801f7a8:	6223      	str	r3, [r4, #32]
 801f7aa:	4620      	mov	r0, r4
 801f7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f7b0:	2800      	cmp	r0, #0
 801f7b2:	61a3      	str	r3, [r4, #24]
 801f7b4:	dba8      	blt.n	801f708 <gmtime_r+0x60>
 801f7b6:	fb90 f1f1 	sdiv	r1, r0, r1
 801f7ba:	e7ab      	b.n	801f714 <gmtime_r+0x6c>
 801f7bc:	f012 0f03 	tst.w	r2, #3
 801f7c0:	d102      	bne.n	801f7c8 <gmtime_r+0x120>
 801f7c2:	fb06 2515 	mls	r5, r6, r5, r2
 801f7c6:	b95d      	cbnz	r5, 801f7e0 <gmtime_r+0x138>
 801f7c8:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801f7cc:	fbb2 f6f5 	udiv	r6, r2, r5
 801f7d0:	fb05 2216 	mls	r2, r5, r6, r2
 801f7d4:	fab2 f282 	clz	r2, r2
 801f7d8:	0952      	lsrs	r2, r2, #5
 801f7da:	333b      	adds	r3, #59	@ 0x3b
 801f7dc:	4413      	add	r3, r2
 801f7de:	e7dc      	b.n	801f79a <gmtime_r+0xf2>
 801f7e0:	2201      	movs	r2, #1
 801f7e2:	e7fa      	b.n	801f7da <gmtime_r+0x132>
 801f7e4:	00015180 	.word	0x00015180
 801f7e8:	00023ab1 	.word	0x00023ab1
 801f7ec:	fffdc54f 	.word	0xfffdc54f
 801f7f0:	00023ab0 	.word	0x00023ab0

0801f7f4 <_localeconv_r>:
 801f7f4:	4800      	ldr	r0, [pc, #0]	@ (801f7f8 <_localeconv_r+0x4>)
 801f7f6:	4770      	bx	lr
 801f7f8:	2000018c 	.word	0x2000018c

0801f7fc <_close_r>:
 801f7fc:	b538      	push	{r3, r4, r5, lr}
 801f7fe:	4d06      	ldr	r5, [pc, #24]	@ (801f818 <_close_r+0x1c>)
 801f800:	2300      	movs	r3, #0
 801f802:	4604      	mov	r4, r0
 801f804:	4608      	mov	r0, r1
 801f806:	602b      	str	r3, [r5, #0]
 801f808:	f7e3 fd52 	bl	80032b0 <_close>
 801f80c:	1c43      	adds	r3, r0, #1
 801f80e:	d102      	bne.n	801f816 <_close_r+0x1a>
 801f810:	682b      	ldr	r3, [r5, #0]
 801f812:	b103      	cbz	r3, 801f816 <_close_r+0x1a>
 801f814:	6023      	str	r3, [r4, #0]
 801f816:	bd38      	pop	{r3, r4, r5, pc}
 801f818:	20068b1c 	.word	0x20068b1c

0801f81c <_reclaim_reent>:
 801f81c:	4b2d      	ldr	r3, [pc, #180]	@ (801f8d4 <_reclaim_reent+0xb8>)
 801f81e:	681b      	ldr	r3, [r3, #0]
 801f820:	4283      	cmp	r3, r0
 801f822:	b570      	push	{r4, r5, r6, lr}
 801f824:	4604      	mov	r4, r0
 801f826:	d053      	beq.n	801f8d0 <_reclaim_reent+0xb4>
 801f828:	69c3      	ldr	r3, [r0, #28]
 801f82a:	b31b      	cbz	r3, 801f874 <_reclaim_reent+0x58>
 801f82c:	68db      	ldr	r3, [r3, #12]
 801f82e:	b163      	cbz	r3, 801f84a <_reclaim_reent+0x2e>
 801f830:	2500      	movs	r5, #0
 801f832:	69e3      	ldr	r3, [r4, #28]
 801f834:	68db      	ldr	r3, [r3, #12]
 801f836:	5959      	ldr	r1, [r3, r5]
 801f838:	b9b1      	cbnz	r1, 801f868 <_reclaim_reent+0x4c>
 801f83a:	3504      	adds	r5, #4
 801f83c:	2d80      	cmp	r5, #128	@ 0x80
 801f83e:	d1f8      	bne.n	801f832 <_reclaim_reent+0x16>
 801f840:	69e3      	ldr	r3, [r4, #28]
 801f842:	4620      	mov	r0, r4
 801f844:	68d9      	ldr	r1, [r3, #12]
 801f846:	f000 fec5 	bl	80205d4 <_free_r>
 801f84a:	69e3      	ldr	r3, [r4, #28]
 801f84c:	6819      	ldr	r1, [r3, #0]
 801f84e:	b111      	cbz	r1, 801f856 <_reclaim_reent+0x3a>
 801f850:	4620      	mov	r0, r4
 801f852:	f000 febf 	bl	80205d4 <_free_r>
 801f856:	69e3      	ldr	r3, [r4, #28]
 801f858:	689d      	ldr	r5, [r3, #8]
 801f85a:	b15d      	cbz	r5, 801f874 <_reclaim_reent+0x58>
 801f85c:	4629      	mov	r1, r5
 801f85e:	4620      	mov	r0, r4
 801f860:	682d      	ldr	r5, [r5, #0]
 801f862:	f000 feb7 	bl	80205d4 <_free_r>
 801f866:	e7f8      	b.n	801f85a <_reclaim_reent+0x3e>
 801f868:	680e      	ldr	r6, [r1, #0]
 801f86a:	4620      	mov	r0, r4
 801f86c:	f000 feb2 	bl	80205d4 <_free_r>
 801f870:	4631      	mov	r1, r6
 801f872:	e7e1      	b.n	801f838 <_reclaim_reent+0x1c>
 801f874:	6961      	ldr	r1, [r4, #20]
 801f876:	b111      	cbz	r1, 801f87e <_reclaim_reent+0x62>
 801f878:	4620      	mov	r0, r4
 801f87a:	f000 feab 	bl	80205d4 <_free_r>
 801f87e:	69e1      	ldr	r1, [r4, #28]
 801f880:	b111      	cbz	r1, 801f888 <_reclaim_reent+0x6c>
 801f882:	4620      	mov	r0, r4
 801f884:	f000 fea6 	bl	80205d4 <_free_r>
 801f888:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801f88a:	b111      	cbz	r1, 801f892 <_reclaim_reent+0x76>
 801f88c:	4620      	mov	r0, r4
 801f88e:	f000 fea1 	bl	80205d4 <_free_r>
 801f892:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f894:	b111      	cbz	r1, 801f89c <_reclaim_reent+0x80>
 801f896:	4620      	mov	r0, r4
 801f898:	f000 fe9c 	bl	80205d4 <_free_r>
 801f89c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801f89e:	b111      	cbz	r1, 801f8a6 <_reclaim_reent+0x8a>
 801f8a0:	4620      	mov	r0, r4
 801f8a2:	f000 fe97 	bl	80205d4 <_free_r>
 801f8a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801f8a8:	b111      	cbz	r1, 801f8b0 <_reclaim_reent+0x94>
 801f8aa:	4620      	mov	r0, r4
 801f8ac:	f000 fe92 	bl	80205d4 <_free_r>
 801f8b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801f8b2:	b111      	cbz	r1, 801f8ba <_reclaim_reent+0x9e>
 801f8b4:	4620      	mov	r0, r4
 801f8b6:	f000 fe8d 	bl	80205d4 <_free_r>
 801f8ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801f8bc:	b111      	cbz	r1, 801f8c4 <_reclaim_reent+0xa8>
 801f8be:	4620      	mov	r0, r4
 801f8c0:	f000 fe88 	bl	80205d4 <_free_r>
 801f8c4:	6a23      	ldr	r3, [r4, #32]
 801f8c6:	b11b      	cbz	r3, 801f8d0 <_reclaim_reent+0xb4>
 801f8c8:	4620      	mov	r0, r4
 801f8ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f8ce:	4718      	bx	r3
 801f8d0:	bd70      	pop	{r4, r5, r6, pc}
 801f8d2:	bf00      	nop
 801f8d4:	2000004c 	.word	0x2000004c

0801f8d8 <_lseek_r>:
 801f8d8:	b538      	push	{r3, r4, r5, lr}
 801f8da:	4d07      	ldr	r5, [pc, #28]	@ (801f8f8 <_lseek_r+0x20>)
 801f8dc:	4604      	mov	r4, r0
 801f8de:	4608      	mov	r0, r1
 801f8e0:	4611      	mov	r1, r2
 801f8e2:	2200      	movs	r2, #0
 801f8e4:	602a      	str	r2, [r5, #0]
 801f8e6:	461a      	mov	r2, r3
 801f8e8:	f7e3 fd09 	bl	80032fe <_lseek>
 801f8ec:	1c43      	adds	r3, r0, #1
 801f8ee:	d102      	bne.n	801f8f6 <_lseek_r+0x1e>
 801f8f0:	682b      	ldr	r3, [r5, #0]
 801f8f2:	b103      	cbz	r3, 801f8f6 <_lseek_r+0x1e>
 801f8f4:	6023      	str	r3, [r4, #0]
 801f8f6:	bd38      	pop	{r3, r4, r5, pc}
 801f8f8:	20068b1c 	.word	0x20068b1c

0801f8fc <_read_r>:
 801f8fc:	b538      	push	{r3, r4, r5, lr}
 801f8fe:	4d07      	ldr	r5, [pc, #28]	@ (801f91c <_read_r+0x20>)
 801f900:	4604      	mov	r4, r0
 801f902:	4608      	mov	r0, r1
 801f904:	4611      	mov	r1, r2
 801f906:	2200      	movs	r2, #0
 801f908:	602a      	str	r2, [r5, #0]
 801f90a:	461a      	mov	r2, r3
 801f90c:	f7e3 fc97 	bl	800323e <_read>
 801f910:	1c43      	adds	r3, r0, #1
 801f912:	d102      	bne.n	801f91a <_read_r+0x1e>
 801f914:	682b      	ldr	r3, [r5, #0]
 801f916:	b103      	cbz	r3, 801f91a <_read_r+0x1e>
 801f918:	6023      	str	r3, [r4, #0]
 801f91a:	bd38      	pop	{r3, r4, r5, pc}
 801f91c:	20068b1c 	.word	0x20068b1c

0801f920 <_write_r>:
 801f920:	b538      	push	{r3, r4, r5, lr}
 801f922:	4d07      	ldr	r5, [pc, #28]	@ (801f940 <_write_r+0x20>)
 801f924:	4604      	mov	r4, r0
 801f926:	4608      	mov	r0, r1
 801f928:	4611      	mov	r1, r2
 801f92a:	2200      	movs	r2, #0
 801f92c:	602a      	str	r2, [r5, #0]
 801f92e:	461a      	mov	r2, r3
 801f930:	f7e3 fca2 	bl	8003278 <_write>
 801f934:	1c43      	adds	r3, r0, #1
 801f936:	d102      	bne.n	801f93e <_write_r+0x1e>
 801f938:	682b      	ldr	r3, [r5, #0]
 801f93a:	b103      	cbz	r3, 801f93e <_write_r+0x1e>
 801f93c:	6023      	str	r3, [r4, #0]
 801f93e:	bd38      	pop	{r3, r4, r5, pc}
 801f940:	20068b1c 	.word	0x20068b1c

0801f944 <__errno>:
 801f944:	4b01      	ldr	r3, [pc, #4]	@ (801f94c <__errno+0x8>)
 801f946:	6818      	ldr	r0, [r3, #0]
 801f948:	4770      	bx	lr
 801f94a:	bf00      	nop
 801f94c:	2000004c 	.word	0x2000004c

0801f950 <__libc_init_array>:
 801f950:	b570      	push	{r4, r5, r6, lr}
 801f952:	4d0d      	ldr	r5, [pc, #52]	@ (801f988 <__libc_init_array+0x38>)
 801f954:	4c0d      	ldr	r4, [pc, #52]	@ (801f98c <__libc_init_array+0x3c>)
 801f956:	1b64      	subs	r4, r4, r5
 801f958:	10a4      	asrs	r4, r4, #2
 801f95a:	2600      	movs	r6, #0
 801f95c:	42a6      	cmp	r6, r4
 801f95e:	d109      	bne.n	801f974 <__libc_init_array+0x24>
 801f960:	4d0b      	ldr	r5, [pc, #44]	@ (801f990 <__libc_init_array+0x40>)
 801f962:	4c0c      	ldr	r4, [pc, #48]	@ (801f994 <__libc_init_array+0x44>)
 801f964:	f003 fdda 	bl	802351c <_init>
 801f968:	1b64      	subs	r4, r4, r5
 801f96a:	10a4      	asrs	r4, r4, #2
 801f96c:	2600      	movs	r6, #0
 801f96e:	42a6      	cmp	r6, r4
 801f970:	d105      	bne.n	801f97e <__libc_init_array+0x2e>
 801f972:	bd70      	pop	{r4, r5, r6, pc}
 801f974:	f855 3b04 	ldr.w	r3, [r5], #4
 801f978:	4798      	blx	r3
 801f97a:	3601      	adds	r6, #1
 801f97c:	e7ee      	b.n	801f95c <__libc_init_array+0xc>
 801f97e:	f855 3b04 	ldr.w	r3, [r5], #4
 801f982:	4798      	blx	r3
 801f984:	3601      	adds	r6, #1
 801f986:	e7f2      	b.n	801f96e <__libc_init_array+0x1e>
 801f988:	08027bc8 	.word	0x08027bc8
 801f98c:	08027bc8 	.word	0x08027bc8
 801f990:	08027bc8 	.word	0x08027bc8
 801f994:	08027bcc 	.word	0x08027bcc

0801f998 <__retarget_lock_init_recursive>:
 801f998:	4770      	bx	lr

0801f99a <__retarget_lock_acquire_recursive>:
 801f99a:	4770      	bx	lr

0801f99c <__retarget_lock_release_recursive>:
 801f99c:	4770      	bx	lr

0801f99e <memcpy>:
 801f99e:	440a      	add	r2, r1
 801f9a0:	4291      	cmp	r1, r2
 801f9a2:	f100 33ff 	add.w	r3, r0, #4294967295
 801f9a6:	d100      	bne.n	801f9aa <memcpy+0xc>
 801f9a8:	4770      	bx	lr
 801f9aa:	b510      	push	{r4, lr}
 801f9ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f9b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f9b4:	4291      	cmp	r1, r2
 801f9b6:	d1f9      	bne.n	801f9ac <memcpy+0xe>
 801f9b8:	bd10      	pop	{r4, pc}
	...

0801f9bc <nanf>:
 801f9bc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801f9c4 <nanf+0x8>
 801f9c0:	4770      	bx	lr
 801f9c2:	bf00      	nop
 801f9c4:	7fc00000 	.word	0x7fc00000

0801f9c8 <__assert_func>:
 801f9c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f9ca:	4614      	mov	r4, r2
 801f9cc:	461a      	mov	r2, r3
 801f9ce:	4b09      	ldr	r3, [pc, #36]	@ (801f9f4 <__assert_func+0x2c>)
 801f9d0:	681b      	ldr	r3, [r3, #0]
 801f9d2:	4605      	mov	r5, r0
 801f9d4:	68d8      	ldr	r0, [r3, #12]
 801f9d6:	b14c      	cbz	r4, 801f9ec <__assert_func+0x24>
 801f9d8:	4b07      	ldr	r3, [pc, #28]	@ (801f9f8 <__assert_func+0x30>)
 801f9da:	9100      	str	r1, [sp, #0]
 801f9dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f9e0:	4906      	ldr	r1, [pc, #24]	@ (801f9fc <__assert_func+0x34>)
 801f9e2:	462b      	mov	r3, r5
 801f9e4:	f002 ffbc 	bl	8022960 <fiprintf>
 801f9e8:	f003 f8de 	bl	8022ba8 <abort>
 801f9ec:	4b04      	ldr	r3, [pc, #16]	@ (801fa00 <__assert_func+0x38>)
 801f9ee:	461c      	mov	r4, r3
 801f9f0:	e7f3      	b.n	801f9da <__assert_func+0x12>
 801f9f2:	bf00      	nop
 801f9f4:	2000004c 	.word	0x2000004c
 801f9f8:	080277d2 	.word	0x080277d2
 801f9fc:	080277df 	.word	0x080277df
 801fa00:	0802780d 	.word	0x0802780d

0801fa04 <quorem>:
 801fa04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa08:	6903      	ldr	r3, [r0, #16]
 801fa0a:	690c      	ldr	r4, [r1, #16]
 801fa0c:	42a3      	cmp	r3, r4
 801fa0e:	4607      	mov	r7, r0
 801fa10:	db7e      	blt.n	801fb10 <quorem+0x10c>
 801fa12:	3c01      	subs	r4, #1
 801fa14:	f101 0814 	add.w	r8, r1, #20
 801fa18:	00a3      	lsls	r3, r4, #2
 801fa1a:	f100 0514 	add.w	r5, r0, #20
 801fa1e:	9300      	str	r3, [sp, #0]
 801fa20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fa24:	9301      	str	r3, [sp, #4]
 801fa26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801fa2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801fa2e:	3301      	adds	r3, #1
 801fa30:	429a      	cmp	r2, r3
 801fa32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801fa36:	fbb2 f6f3 	udiv	r6, r2, r3
 801fa3a:	d32e      	bcc.n	801fa9a <quorem+0x96>
 801fa3c:	f04f 0a00 	mov.w	sl, #0
 801fa40:	46c4      	mov	ip, r8
 801fa42:	46ae      	mov	lr, r5
 801fa44:	46d3      	mov	fp, sl
 801fa46:	f85c 3b04 	ldr.w	r3, [ip], #4
 801fa4a:	b298      	uxth	r0, r3
 801fa4c:	fb06 a000 	mla	r0, r6, r0, sl
 801fa50:	0c02      	lsrs	r2, r0, #16
 801fa52:	0c1b      	lsrs	r3, r3, #16
 801fa54:	fb06 2303 	mla	r3, r6, r3, r2
 801fa58:	f8de 2000 	ldr.w	r2, [lr]
 801fa5c:	b280      	uxth	r0, r0
 801fa5e:	b292      	uxth	r2, r2
 801fa60:	1a12      	subs	r2, r2, r0
 801fa62:	445a      	add	r2, fp
 801fa64:	f8de 0000 	ldr.w	r0, [lr]
 801fa68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801fa6c:	b29b      	uxth	r3, r3
 801fa6e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801fa72:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801fa76:	b292      	uxth	r2, r2
 801fa78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801fa7c:	45e1      	cmp	r9, ip
 801fa7e:	f84e 2b04 	str.w	r2, [lr], #4
 801fa82:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801fa86:	d2de      	bcs.n	801fa46 <quorem+0x42>
 801fa88:	9b00      	ldr	r3, [sp, #0]
 801fa8a:	58eb      	ldr	r3, [r5, r3]
 801fa8c:	b92b      	cbnz	r3, 801fa9a <quorem+0x96>
 801fa8e:	9b01      	ldr	r3, [sp, #4]
 801fa90:	3b04      	subs	r3, #4
 801fa92:	429d      	cmp	r5, r3
 801fa94:	461a      	mov	r2, r3
 801fa96:	d32f      	bcc.n	801faf8 <quorem+0xf4>
 801fa98:	613c      	str	r4, [r7, #16]
 801fa9a:	4638      	mov	r0, r7
 801fa9c:	f001 f956 	bl	8020d4c <__mcmp>
 801faa0:	2800      	cmp	r0, #0
 801faa2:	db25      	blt.n	801faf0 <quorem+0xec>
 801faa4:	4629      	mov	r1, r5
 801faa6:	2000      	movs	r0, #0
 801faa8:	f858 2b04 	ldr.w	r2, [r8], #4
 801faac:	f8d1 c000 	ldr.w	ip, [r1]
 801fab0:	fa1f fe82 	uxth.w	lr, r2
 801fab4:	fa1f f38c 	uxth.w	r3, ip
 801fab8:	eba3 030e 	sub.w	r3, r3, lr
 801fabc:	4403      	add	r3, r0
 801fabe:	0c12      	lsrs	r2, r2, #16
 801fac0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801fac4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801fac8:	b29b      	uxth	r3, r3
 801faca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801face:	45c1      	cmp	r9, r8
 801fad0:	f841 3b04 	str.w	r3, [r1], #4
 801fad4:	ea4f 4022 	mov.w	r0, r2, asr #16
 801fad8:	d2e6      	bcs.n	801faa8 <quorem+0xa4>
 801fada:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801fade:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fae2:	b922      	cbnz	r2, 801faee <quorem+0xea>
 801fae4:	3b04      	subs	r3, #4
 801fae6:	429d      	cmp	r5, r3
 801fae8:	461a      	mov	r2, r3
 801faea:	d30b      	bcc.n	801fb04 <quorem+0x100>
 801faec:	613c      	str	r4, [r7, #16]
 801faee:	3601      	adds	r6, #1
 801faf0:	4630      	mov	r0, r6
 801faf2:	b003      	add	sp, #12
 801faf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801faf8:	6812      	ldr	r2, [r2, #0]
 801fafa:	3b04      	subs	r3, #4
 801fafc:	2a00      	cmp	r2, #0
 801fafe:	d1cb      	bne.n	801fa98 <quorem+0x94>
 801fb00:	3c01      	subs	r4, #1
 801fb02:	e7c6      	b.n	801fa92 <quorem+0x8e>
 801fb04:	6812      	ldr	r2, [r2, #0]
 801fb06:	3b04      	subs	r3, #4
 801fb08:	2a00      	cmp	r2, #0
 801fb0a:	d1ef      	bne.n	801faec <quorem+0xe8>
 801fb0c:	3c01      	subs	r4, #1
 801fb0e:	e7ea      	b.n	801fae6 <quorem+0xe2>
 801fb10:	2000      	movs	r0, #0
 801fb12:	e7ee      	b.n	801faf2 <quorem+0xee>
 801fb14:	0000      	movs	r0, r0
	...

0801fb18 <_dtoa_r>:
 801fb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fb1c:	ed2d 8b02 	vpush	{d8}
 801fb20:	69c7      	ldr	r7, [r0, #28]
 801fb22:	b091      	sub	sp, #68	@ 0x44
 801fb24:	ed8d 0b02 	vstr	d0, [sp, #8]
 801fb28:	ec55 4b10 	vmov	r4, r5, d0
 801fb2c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801fb2e:	9107      	str	r1, [sp, #28]
 801fb30:	4681      	mov	r9, r0
 801fb32:	9209      	str	r2, [sp, #36]	@ 0x24
 801fb34:	930d      	str	r3, [sp, #52]	@ 0x34
 801fb36:	b97f      	cbnz	r7, 801fb58 <_dtoa_r+0x40>
 801fb38:	2010      	movs	r0, #16
 801fb3a:	f000 fd95 	bl	8020668 <malloc>
 801fb3e:	4602      	mov	r2, r0
 801fb40:	f8c9 001c 	str.w	r0, [r9, #28]
 801fb44:	b920      	cbnz	r0, 801fb50 <_dtoa_r+0x38>
 801fb46:	4ba0      	ldr	r3, [pc, #640]	@ (801fdc8 <_dtoa_r+0x2b0>)
 801fb48:	21ef      	movs	r1, #239	@ 0xef
 801fb4a:	48a0      	ldr	r0, [pc, #640]	@ (801fdcc <_dtoa_r+0x2b4>)
 801fb4c:	f7ff ff3c 	bl	801f9c8 <__assert_func>
 801fb50:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801fb54:	6007      	str	r7, [r0, #0]
 801fb56:	60c7      	str	r7, [r0, #12]
 801fb58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fb5c:	6819      	ldr	r1, [r3, #0]
 801fb5e:	b159      	cbz	r1, 801fb78 <_dtoa_r+0x60>
 801fb60:	685a      	ldr	r2, [r3, #4]
 801fb62:	604a      	str	r2, [r1, #4]
 801fb64:	2301      	movs	r3, #1
 801fb66:	4093      	lsls	r3, r2
 801fb68:	608b      	str	r3, [r1, #8]
 801fb6a:	4648      	mov	r0, r9
 801fb6c:	f000 fe72 	bl	8020854 <_Bfree>
 801fb70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fb74:	2200      	movs	r2, #0
 801fb76:	601a      	str	r2, [r3, #0]
 801fb78:	1e2b      	subs	r3, r5, #0
 801fb7a:	bfbb      	ittet	lt
 801fb7c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801fb80:	9303      	strlt	r3, [sp, #12]
 801fb82:	2300      	movge	r3, #0
 801fb84:	2201      	movlt	r2, #1
 801fb86:	bfac      	ite	ge
 801fb88:	6033      	strge	r3, [r6, #0]
 801fb8a:	6032      	strlt	r2, [r6, #0]
 801fb8c:	4b90      	ldr	r3, [pc, #576]	@ (801fdd0 <_dtoa_r+0x2b8>)
 801fb8e:	9e03      	ldr	r6, [sp, #12]
 801fb90:	43b3      	bics	r3, r6
 801fb92:	d110      	bne.n	801fbb6 <_dtoa_r+0x9e>
 801fb94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fb96:	f242 730f 	movw	r3, #9999	@ 0x270f
 801fb9a:	6013      	str	r3, [r2, #0]
 801fb9c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801fba0:	4323      	orrs	r3, r4
 801fba2:	f000 84e6 	beq.w	8020572 <_dtoa_r+0xa5a>
 801fba6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fba8:	4f8a      	ldr	r7, [pc, #552]	@ (801fdd4 <_dtoa_r+0x2bc>)
 801fbaa:	2b00      	cmp	r3, #0
 801fbac:	f000 84e8 	beq.w	8020580 <_dtoa_r+0xa68>
 801fbb0:	1cfb      	adds	r3, r7, #3
 801fbb2:	f000 bce3 	b.w	802057c <_dtoa_r+0xa64>
 801fbb6:	ed9d 8b02 	vldr	d8, [sp, #8]
 801fbba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801fbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fbc2:	d10a      	bne.n	801fbda <_dtoa_r+0xc2>
 801fbc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fbc6:	2301      	movs	r3, #1
 801fbc8:	6013      	str	r3, [r2, #0]
 801fbca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fbcc:	b113      	cbz	r3, 801fbd4 <_dtoa_r+0xbc>
 801fbce:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fbd0:	4b81      	ldr	r3, [pc, #516]	@ (801fdd8 <_dtoa_r+0x2c0>)
 801fbd2:	6013      	str	r3, [r2, #0]
 801fbd4:	4f81      	ldr	r7, [pc, #516]	@ (801fddc <_dtoa_r+0x2c4>)
 801fbd6:	f000 bcd3 	b.w	8020580 <_dtoa_r+0xa68>
 801fbda:	aa0e      	add	r2, sp, #56	@ 0x38
 801fbdc:	a90f      	add	r1, sp, #60	@ 0x3c
 801fbde:	4648      	mov	r0, r9
 801fbe0:	eeb0 0b48 	vmov.f64	d0, d8
 801fbe4:	f001 f9d2 	bl	8020f8c <__d2b>
 801fbe8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801fbec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fbee:	9001      	str	r0, [sp, #4]
 801fbf0:	2b00      	cmp	r3, #0
 801fbf2:	d045      	beq.n	801fc80 <_dtoa_r+0x168>
 801fbf4:	eeb0 7b48 	vmov.f64	d7, d8
 801fbf8:	ee18 1a90 	vmov	r1, s17
 801fbfc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801fc00:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801fc04:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801fc08:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801fc0c:	2500      	movs	r5, #0
 801fc0e:	ee07 1a90 	vmov	s15, r1
 801fc12:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801fc16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fdb0 <_dtoa_r+0x298>
 801fc1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801fc1e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801fdb8 <_dtoa_r+0x2a0>
 801fc22:	eea7 6b05 	vfma.f64	d6, d7, d5
 801fc26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fdc0 <_dtoa_r+0x2a8>
 801fc2a:	ee07 3a90 	vmov	s15, r3
 801fc2e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801fc32:	eeb0 7b46 	vmov.f64	d7, d6
 801fc36:	eea4 7b05 	vfma.f64	d7, d4, d5
 801fc3a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801fc3e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801fc42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc46:	ee16 8a90 	vmov	r8, s13
 801fc4a:	d508      	bpl.n	801fc5e <_dtoa_r+0x146>
 801fc4c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801fc50:	eeb4 6b47 	vcmp.f64	d6, d7
 801fc54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc58:	bf18      	it	ne
 801fc5a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801fc5e:	f1b8 0f16 	cmp.w	r8, #22
 801fc62:	d82b      	bhi.n	801fcbc <_dtoa_r+0x1a4>
 801fc64:	495e      	ldr	r1, [pc, #376]	@ (801fde0 <_dtoa_r+0x2c8>)
 801fc66:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801fc6a:	ed91 7b00 	vldr	d7, [r1]
 801fc6e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801fc72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc76:	d501      	bpl.n	801fc7c <_dtoa_r+0x164>
 801fc78:	f108 38ff 	add.w	r8, r8, #4294967295
 801fc7c:	2100      	movs	r1, #0
 801fc7e:	e01e      	b.n	801fcbe <_dtoa_r+0x1a6>
 801fc80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801fc82:	4413      	add	r3, r2
 801fc84:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801fc88:	2920      	cmp	r1, #32
 801fc8a:	bfc1      	itttt	gt
 801fc8c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801fc90:	408e      	lslgt	r6, r1
 801fc92:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801fc96:	fa24 f101 	lsrgt.w	r1, r4, r1
 801fc9a:	bfd6      	itet	le
 801fc9c:	f1c1 0120 	rsble	r1, r1, #32
 801fca0:	4331      	orrgt	r1, r6
 801fca2:	fa04 f101 	lslle.w	r1, r4, r1
 801fca6:	ee07 1a90 	vmov	s15, r1
 801fcaa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801fcae:	3b01      	subs	r3, #1
 801fcb0:	ee17 1a90 	vmov	r1, s15
 801fcb4:	2501      	movs	r5, #1
 801fcb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801fcba:	e7a8      	b.n	801fc0e <_dtoa_r+0xf6>
 801fcbc:	2101      	movs	r1, #1
 801fcbe:	1ad2      	subs	r2, r2, r3
 801fcc0:	1e53      	subs	r3, r2, #1
 801fcc2:	9306      	str	r3, [sp, #24]
 801fcc4:	bf45      	ittet	mi
 801fcc6:	f1c2 0301 	rsbmi	r3, r2, #1
 801fcca:	9304      	strmi	r3, [sp, #16]
 801fccc:	2300      	movpl	r3, #0
 801fcce:	2300      	movmi	r3, #0
 801fcd0:	bf4c      	ite	mi
 801fcd2:	9306      	strmi	r3, [sp, #24]
 801fcd4:	9304      	strpl	r3, [sp, #16]
 801fcd6:	f1b8 0f00 	cmp.w	r8, #0
 801fcda:	910c      	str	r1, [sp, #48]	@ 0x30
 801fcdc:	db18      	blt.n	801fd10 <_dtoa_r+0x1f8>
 801fcde:	9b06      	ldr	r3, [sp, #24]
 801fce0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801fce4:	4443      	add	r3, r8
 801fce6:	9306      	str	r3, [sp, #24]
 801fce8:	2300      	movs	r3, #0
 801fcea:	9a07      	ldr	r2, [sp, #28]
 801fcec:	2a09      	cmp	r2, #9
 801fcee:	d845      	bhi.n	801fd7c <_dtoa_r+0x264>
 801fcf0:	2a05      	cmp	r2, #5
 801fcf2:	bfc4      	itt	gt
 801fcf4:	3a04      	subgt	r2, #4
 801fcf6:	9207      	strgt	r2, [sp, #28]
 801fcf8:	9a07      	ldr	r2, [sp, #28]
 801fcfa:	f1a2 0202 	sub.w	r2, r2, #2
 801fcfe:	bfcc      	ite	gt
 801fd00:	2400      	movgt	r4, #0
 801fd02:	2401      	movle	r4, #1
 801fd04:	2a03      	cmp	r2, #3
 801fd06:	d844      	bhi.n	801fd92 <_dtoa_r+0x27a>
 801fd08:	e8df f002 	tbb	[pc, r2]
 801fd0c:	0b173634 	.word	0x0b173634
 801fd10:	9b04      	ldr	r3, [sp, #16]
 801fd12:	2200      	movs	r2, #0
 801fd14:	eba3 0308 	sub.w	r3, r3, r8
 801fd18:	9304      	str	r3, [sp, #16]
 801fd1a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fd1c:	f1c8 0300 	rsb	r3, r8, #0
 801fd20:	e7e3      	b.n	801fcea <_dtoa_r+0x1d2>
 801fd22:	2201      	movs	r2, #1
 801fd24:	9208      	str	r2, [sp, #32]
 801fd26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd28:	eb08 0b02 	add.w	fp, r8, r2
 801fd2c:	f10b 0a01 	add.w	sl, fp, #1
 801fd30:	4652      	mov	r2, sl
 801fd32:	2a01      	cmp	r2, #1
 801fd34:	bfb8      	it	lt
 801fd36:	2201      	movlt	r2, #1
 801fd38:	e006      	b.n	801fd48 <_dtoa_r+0x230>
 801fd3a:	2201      	movs	r2, #1
 801fd3c:	9208      	str	r2, [sp, #32]
 801fd3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd40:	2a00      	cmp	r2, #0
 801fd42:	dd29      	ble.n	801fd98 <_dtoa_r+0x280>
 801fd44:	4693      	mov	fp, r2
 801fd46:	4692      	mov	sl, r2
 801fd48:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801fd4c:	2100      	movs	r1, #0
 801fd4e:	2004      	movs	r0, #4
 801fd50:	f100 0614 	add.w	r6, r0, #20
 801fd54:	4296      	cmp	r6, r2
 801fd56:	d926      	bls.n	801fda6 <_dtoa_r+0x28e>
 801fd58:	6079      	str	r1, [r7, #4]
 801fd5a:	4648      	mov	r0, r9
 801fd5c:	9305      	str	r3, [sp, #20]
 801fd5e:	f000 fd39 	bl	80207d4 <_Balloc>
 801fd62:	9b05      	ldr	r3, [sp, #20]
 801fd64:	4607      	mov	r7, r0
 801fd66:	2800      	cmp	r0, #0
 801fd68:	d13e      	bne.n	801fde8 <_dtoa_r+0x2d0>
 801fd6a:	4b1e      	ldr	r3, [pc, #120]	@ (801fde4 <_dtoa_r+0x2cc>)
 801fd6c:	4602      	mov	r2, r0
 801fd6e:	f240 11af 	movw	r1, #431	@ 0x1af
 801fd72:	e6ea      	b.n	801fb4a <_dtoa_r+0x32>
 801fd74:	2200      	movs	r2, #0
 801fd76:	e7e1      	b.n	801fd3c <_dtoa_r+0x224>
 801fd78:	2200      	movs	r2, #0
 801fd7a:	e7d3      	b.n	801fd24 <_dtoa_r+0x20c>
 801fd7c:	2401      	movs	r4, #1
 801fd7e:	2200      	movs	r2, #0
 801fd80:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801fd84:	f04f 3bff 	mov.w	fp, #4294967295
 801fd88:	2100      	movs	r1, #0
 801fd8a:	46da      	mov	sl, fp
 801fd8c:	2212      	movs	r2, #18
 801fd8e:	9109      	str	r1, [sp, #36]	@ 0x24
 801fd90:	e7da      	b.n	801fd48 <_dtoa_r+0x230>
 801fd92:	2201      	movs	r2, #1
 801fd94:	9208      	str	r2, [sp, #32]
 801fd96:	e7f5      	b.n	801fd84 <_dtoa_r+0x26c>
 801fd98:	f04f 0b01 	mov.w	fp, #1
 801fd9c:	46da      	mov	sl, fp
 801fd9e:	465a      	mov	r2, fp
 801fda0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801fda4:	e7d0      	b.n	801fd48 <_dtoa_r+0x230>
 801fda6:	3101      	adds	r1, #1
 801fda8:	0040      	lsls	r0, r0, #1
 801fdaa:	e7d1      	b.n	801fd50 <_dtoa_r+0x238>
 801fdac:	f3af 8000 	nop.w
 801fdb0:	636f4361 	.word	0x636f4361
 801fdb4:	3fd287a7 	.word	0x3fd287a7
 801fdb8:	8b60c8b3 	.word	0x8b60c8b3
 801fdbc:	3fc68a28 	.word	0x3fc68a28
 801fdc0:	509f79fb 	.word	0x509f79fb
 801fdc4:	3fd34413 	.word	0x3fd34413
 801fdc8:	080276d4 	.word	0x080276d4
 801fdcc:	0802781b 	.word	0x0802781b
 801fdd0:	7ff00000 	.word	0x7ff00000
 801fdd4:	08027817 	.word	0x08027817
 801fdd8:	08027907 	.word	0x08027907
 801fddc:	08027906 	.word	0x08027906
 801fde0:	08027aa8 	.word	0x08027aa8
 801fde4:	08027873 	.word	0x08027873
 801fde8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801fdec:	f1ba 0f0e 	cmp.w	sl, #14
 801fdf0:	6010      	str	r0, [r2, #0]
 801fdf2:	d86e      	bhi.n	801fed2 <_dtoa_r+0x3ba>
 801fdf4:	2c00      	cmp	r4, #0
 801fdf6:	d06c      	beq.n	801fed2 <_dtoa_r+0x3ba>
 801fdf8:	f1b8 0f00 	cmp.w	r8, #0
 801fdfc:	f340 80b4 	ble.w	801ff68 <_dtoa_r+0x450>
 801fe00:	4ac8      	ldr	r2, [pc, #800]	@ (8020124 <_dtoa_r+0x60c>)
 801fe02:	f008 010f 	and.w	r1, r8, #15
 801fe06:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801fe0a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801fe0e:	ed92 7b00 	vldr	d7, [r2]
 801fe12:	ea4f 1128 	mov.w	r1, r8, asr #4
 801fe16:	f000 809b 	beq.w	801ff50 <_dtoa_r+0x438>
 801fe1a:	4ac3      	ldr	r2, [pc, #780]	@ (8020128 <_dtoa_r+0x610>)
 801fe1c:	ed92 6b08 	vldr	d6, [r2, #32]
 801fe20:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801fe24:	ed8d 6b02 	vstr	d6, [sp, #8]
 801fe28:	f001 010f 	and.w	r1, r1, #15
 801fe2c:	2203      	movs	r2, #3
 801fe2e:	48be      	ldr	r0, [pc, #760]	@ (8020128 <_dtoa_r+0x610>)
 801fe30:	2900      	cmp	r1, #0
 801fe32:	f040 808f 	bne.w	801ff54 <_dtoa_r+0x43c>
 801fe36:	ed9d 6b02 	vldr	d6, [sp, #8]
 801fe3a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801fe3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801fe42:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801fe44:	ed9d 7b02 	vldr	d7, [sp, #8]
 801fe48:	2900      	cmp	r1, #0
 801fe4a:	f000 80b3 	beq.w	801ffb4 <_dtoa_r+0x49c>
 801fe4e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801fe52:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801fe56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fe5a:	f140 80ab 	bpl.w	801ffb4 <_dtoa_r+0x49c>
 801fe5e:	f1ba 0f00 	cmp.w	sl, #0
 801fe62:	f000 80a7 	beq.w	801ffb4 <_dtoa_r+0x49c>
 801fe66:	f1bb 0f00 	cmp.w	fp, #0
 801fe6a:	dd30      	ble.n	801fece <_dtoa_r+0x3b6>
 801fe6c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801fe70:	ee27 7b06 	vmul.f64	d7, d7, d6
 801fe74:	ed8d 7b02 	vstr	d7, [sp, #8]
 801fe78:	f108 31ff 	add.w	r1, r8, #4294967295
 801fe7c:	9105      	str	r1, [sp, #20]
 801fe7e:	3201      	adds	r2, #1
 801fe80:	465c      	mov	r4, fp
 801fe82:	ed9d 6b02 	vldr	d6, [sp, #8]
 801fe86:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801fe8a:	ee07 2a90 	vmov	s15, r2
 801fe8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801fe92:	eea7 5b06 	vfma.f64	d5, d7, d6
 801fe96:	ee15 2a90 	vmov	r2, s11
 801fe9a:	ec51 0b15 	vmov	r0, r1, d5
 801fe9e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801fea2:	2c00      	cmp	r4, #0
 801fea4:	f040 808a 	bne.w	801ffbc <_dtoa_r+0x4a4>
 801fea8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801feac:	ee36 6b47 	vsub.f64	d6, d6, d7
 801feb0:	ec41 0b17 	vmov	d7, r0, r1
 801feb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801feb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801febc:	f300 826a 	bgt.w	8020394 <_dtoa_r+0x87c>
 801fec0:	eeb1 7b47 	vneg.f64	d7, d7
 801fec4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801fec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fecc:	d423      	bmi.n	801ff16 <_dtoa_r+0x3fe>
 801fece:	ed8d 8b02 	vstr	d8, [sp, #8]
 801fed2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801fed4:	2a00      	cmp	r2, #0
 801fed6:	f2c0 8129 	blt.w	802012c <_dtoa_r+0x614>
 801feda:	f1b8 0f0e 	cmp.w	r8, #14
 801fede:	f300 8125 	bgt.w	802012c <_dtoa_r+0x614>
 801fee2:	4b90      	ldr	r3, [pc, #576]	@ (8020124 <_dtoa_r+0x60c>)
 801fee4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801fee8:	ed93 6b00 	vldr	d6, [r3]
 801feec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801feee:	2b00      	cmp	r3, #0
 801fef0:	f280 80c8 	bge.w	8020084 <_dtoa_r+0x56c>
 801fef4:	f1ba 0f00 	cmp.w	sl, #0
 801fef8:	f300 80c4 	bgt.w	8020084 <_dtoa_r+0x56c>
 801fefc:	d10b      	bne.n	801ff16 <_dtoa_r+0x3fe>
 801fefe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801ff02:	ee26 6b07 	vmul.f64	d6, d6, d7
 801ff06:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ff0a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ff0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ff12:	f2c0 823c 	blt.w	802038e <_dtoa_r+0x876>
 801ff16:	2400      	movs	r4, #0
 801ff18:	4625      	mov	r5, r4
 801ff1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff1c:	43db      	mvns	r3, r3
 801ff1e:	9305      	str	r3, [sp, #20]
 801ff20:	463e      	mov	r6, r7
 801ff22:	f04f 0800 	mov.w	r8, #0
 801ff26:	4621      	mov	r1, r4
 801ff28:	4648      	mov	r0, r9
 801ff2a:	f000 fc93 	bl	8020854 <_Bfree>
 801ff2e:	2d00      	cmp	r5, #0
 801ff30:	f000 80a2 	beq.w	8020078 <_dtoa_r+0x560>
 801ff34:	f1b8 0f00 	cmp.w	r8, #0
 801ff38:	d005      	beq.n	801ff46 <_dtoa_r+0x42e>
 801ff3a:	45a8      	cmp	r8, r5
 801ff3c:	d003      	beq.n	801ff46 <_dtoa_r+0x42e>
 801ff3e:	4641      	mov	r1, r8
 801ff40:	4648      	mov	r0, r9
 801ff42:	f000 fc87 	bl	8020854 <_Bfree>
 801ff46:	4629      	mov	r1, r5
 801ff48:	4648      	mov	r0, r9
 801ff4a:	f000 fc83 	bl	8020854 <_Bfree>
 801ff4e:	e093      	b.n	8020078 <_dtoa_r+0x560>
 801ff50:	2202      	movs	r2, #2
 801ff52:	e76c      	b.n	801fe2e <_dtoa_r+0x316>
 801ff54:	07cc      	lsls	r4, r1, #31
 801ff56:	d504      	bpl.n	801ff62 <_dtoa_r+0x44a>
 801ff58:	ed90 6b00 	vldr	d6, [r0]
 801ff5c:	3201      	adds	r2, #1
 801ff5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ff62:	1049      	asrs	r1, r1, #1
 801ff64:	3008      	adds	r0, #8
 801ff66:	e763      	b.n	801fe30 <_dtoa_r+0x318>
 801ff68:	d022      	beq.n	801ffb0 <_dtoa_r+0x498>
 801ff6a:	f1c8 0100 	rsb	r1, r8, #0
 801ff6e:	4a6d      	ldr	r2, [pc, #436]	@ (8020124 <_dtoa_r+0x60c>)
 801ff70:	f001 000f 	and.w	r0, r1, #15
 801ff74:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801ff78:	ed92 7b00 	vldr	d7, [r2]
 801ff7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801ff80:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff84:	4868      	ldr	r0, [pc, #416]	@ (8020128 <_dtoa_r+0x610>)
 801ff86:	1109      	asrs	r1, r1, #4
 801ff88:	2400      	movs	r4, #0
 801ff8a:	2202      	movs	r2, #2
 801ff8c:	b929      	cbnz	r1, 801ff9a <_dtoa_r+0x482>
 801ff8e:	2c00      	cmp	r4, #0
 801ff90:	f43f af57 	beq.w	801fe42 <_dtoa_r+0x32a>
 801ff94:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff98:	e753      	b.n	801fe42 <_dtoa_r+0x32a>
 801ff9a:	07ce      	lsls	r6, r1, #31
 801ff9c:	d505      	bpl.n	801ffaa <_dtoa_r+0x492>
 801ff9e:	ed90 6b00 	vldr	d6, [r0]
 801ffa2:	3201      	adds	r2, #1
 801ffa4:	2401      	movs	r4, #1
 801ffa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ffaa:	1049      	asrs	r1, r1, #1
 801ffac:	3008      	adds	r0, #8
 801ffae:	e7ed      	b.n	801ff8c <_dtoa_r+0x474>
 801ffb0:	2202      	movs	r2, #2
 801ffb2:	e746      	b.n	801fe42 <_dtoa_r+0x32a>
 801ffb4:	f8cd 8014 	str.w	r8, [sp, #20]
 801ffb8:	4654      	mov	r4, sl
 801ffba:	e762      	b.n	801fe82 <_dtoa_r+0x36a>
 801ffbc:	4a59      	ldr	r2, [pc, #356]	@ (8020124 <_dtoa_r+0x60c>)
 801ffbe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801ffc2:	ed12 4b02 	vldr	d4, [r2, #-8]
 801ffc6:	9a08      	ldr	r2, [sp, #32]
 801ffc8:	ec41 0b17 	vmov	d7, r0, r1
 801ffcc:	443c      	add	r4, r7
 801ffce:	b34a      	cbz	r2, 8020024 <_dtoa_r+0x50c>
 801ffd0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801ffd4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801ffd8:	463e      	mov	r6, r7
 801ffda:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801ffde:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ffe2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ffe6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ffea:	ee14 2a90 	vmov	r2, s9
 801ffee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801fff2:	3230      	adds	r2, #48	@ 0x30
 801fff4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801fff8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801fffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020000:	f806 2b01 	strb.w	r2, [r6], #1
 8020004:	d438      	bmi.n	8020078 <_dtoa_r+0x560>
 8020006:	ee32 5b46 	vsub.f64	d5, d2, d6
 802000a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 802000e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020012:	d46e      	bmi.n	80200f2 <_dtoa_r+0x5da>
 8020014:	42a6      	cmp	r6, r4
 8020016:	f43f af5a 	beq.w	801fece <_dtoa_r+0x3b6>
 802001a:	ee27 7b03 	vmul.f64	d7, d7, d3
 802001e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020022:	e7e0      	b.n	801ffe6 <_dtoa_r+0x4ce>
 8020024:	4621      	mov	r1, r4
 8020026:	463e      	mov	r6, r7
 8020028:	ee27 7b04 	vmul.f64	d7, d7, d4
 802002c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8020030:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020034:	ee14 2a90 	vmov	r2, s9
 8020038:	3230      	adds	r2, #48	@ 0x30
 802003a:	f806 2b01 	strb.w	r2, [r6], #1
 802003e:	42a6      	cmp	r6, r4
 8020040:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020044:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020048:	d119      	bne.n	802007e <_dtoa_r+0x566>
 802004a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 802004e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8020052:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8020056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802005a:	dc4a      	bgt.n	80200f2 <_dtoa_r+0x5da>
 802005c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8020060:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8020064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020068:	f57f af31 	bpl.w	801fece <_dtoa_r+0x3b6>
 802006c:	460e      	mov	r6, r1
 802006e:	3901      	subs	r1, #1
 8020070:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8020074:	2b30      	cmp	r3, #48	@ 0x30
 8020076:	d0f9      	beq.n	802006c <_dtoa_r+0x554>
 8020078:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802007c:	e027      	b.n	80200ce <_dtoa_r+0x5b6>
 802007e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020082:	e7d5      	b.n	8020030 <_dtoa_r+0x518>
 8020084:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020088:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 802008c:	463e      	mov	r6, r7
 802008e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8020092:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8020096:	ee15 3a10 	vmov	r3, s10
 802009a:	3330      	adds	r3, #48	@ 0x30
 802009c:	f806 3b01 	strb.w	r3, [r6], #1
 80200a0:	1bf3      	subs	r3, r6, r7
 80200a2:	459a      	cmp	sl, r3
 80200a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80200a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80200ac:	d132      	bne.n	8020114 <_dtoa_r+0x5fc>
 80200ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 80200b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80200b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80200ba:	dc18      	bgt.n	80200ee <_dtoa_r+0x5d6>
 80200bc:	eeb4 7b46 	vcmp.f64	d7, d6
 80200c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80200c4:	d103      	bne.n	80200ce <_dtoa_r+0x5b6>
 80200c6:	ee15 3a10 	vmov	r3, s10
 80200ca:	07db      	lsls	r3, r3, #31
 80200cc:	d40f      	bmi.n	80200ee <_dtoa_r+0x5d6>
 80200ce:	9901      	ldr	r1, [sp, #4]
 80200d0:	4648      	mov	r0, r9
 80200d2:	f000 fbbf 	bl	8020854 <_Bfree>
 80200d6:	2300      	movs	r3, #0
 80200d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80200da:	7033      	strb	r3, [r6, #0]
 80200dc:	f108 0301 	add.w	r3, r8, #1
 80200e0:	6013      	str	r3, [r2, #0]
 80200e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80200e4:	2b00      	cmp	r3, #0
 80200e6:	f000 824b 	beq.w	8020580 <_dtoa_r+0xa68>
 80200ea:	601e      	str	r6, [r3, #0]
 80200ec:	e248      	b.n	8020580 <_dtoa_r+0xa68>
 80200ee:	f8cd 8014 	str.w	r8, [sp, #20]
 80200f2:	4633      	mov	r3, r6
 80200f4:	461e      	mov	r6, r3
 80200f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80200fa:	2a39      	cmp	r2, #57	@ 0x39
 80200fc:	d106      	bne.n	802010c <_dtoa_r+0x5f4>
 80200fe:	429f      	cmp	r7, r3
 8020100:	d1f8      	bne.n	80200f4 <_dtoa_r+0x5dc>
 8020102:	9a05      	ldr	r2, [sp, #20]
 8020104:	3201      	adds	r2, #1
 8020106:	9205      	str	r2, [sp, #20]
 8020108:	2230      	movs	r2, #48	@ 0x30
 802010a:	703a      	strb	r2, [r7, #0]
 802010c:	781a      	ldrb	r2, [r3, #0]
 802010e:	3201      	adds	r2, #1
 8020110:	701a      	strb	r2, [r3, #0]
 8020112:	e7b1      	b.n	8020078 <_dtoa_r+0x560>
 8020114:	ee27 7b04 	vmul.f64	d7, d7, d4
 8020118:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802011c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020120:	d1b5      	bne.n	802008e <_dtoa_r+0x576>
 8020122:	e7d4      	b.n	80200ce <_dtoa_r+0x5b6>
 8020124:	08027aa8 	.word	0x08027aa8
 8020128:	08027a80 	.word	0x08027a80
 802012c:	9908      	ldr	r1, [sp, #32]
 802012e:	2900      	cmp	r1, #0
 8020130:	f000 80e9 	beq.w	8020306 <_dtoa_r+0x7ee>
 8020134:	9907      	ldr	r1, [sp, #28]
 8020136:	2901      	cmp	r1, #1
 8020138:	f300 80cb 	bgt.w	80202d2 <_dtoa_r+0x7ba>
 802013c:	2d00      	cmp	r5, #0
 802013e:	f000 80c4 	beq.w	80202ca <_dtoa_r+0x7b2>
 8020142:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8020146:	9e04      	ldr	r6, [sp, #16]
 8020148:	461c      	mov	r4, r3
 802014a:	9305      	str	r3, [sp, #20]
 802014c:	9b04      	ldr	r3, [sp, #16]
 802014e:	4413      	add	r3, r2
 8020150:	9304      	str	r3, [sp, #16]
 8020152:	9b06      	ldr	r3, [sp, #24]
 8020154:	2101      	movs	r1, #1
 8020156:	4413      	add	r3, r2
 8020158:	4648      	mov	r0, r9
 802015a:	9306      	str	r3, [sp, #24]
 802015c:	f000 fc78 	bl	8020a50 <__i2b>
 8020160:	9b05      	ldr	r3, [sp, #20]
 8020162:	4605      	mov	r5, r0
 8020164:	b166      	cbz	r6, 8020180 <_dtoa_r+0x668>
 8020166:	9a06      	ldr	r2, [sp, #24]
 8020168:	2a00      	cmp	r2, #0
 802016a:	dd09      	ble.n	8020180 <_dtoa_r+0x668>
 802016c:	42b2      	cmp	r2, r6
 802016e:	9904      	ldr	r1, [sp, #16]
 8020170:	bfa8      	it	ge
 8020172:	4632      	movge	r2, r6
 8020174:	1a89      	subs	r1, r1, r2
 8020176:	9104      	str	r1, [sp, #16]
 8020178:	9906      	ldr	r1, [sp, #24]
 802017a:	1ab6      	subs	r6, r6, r2
 802017c:	1a8a      	subs	r2, r1, r2
 802017e:	9206      	str	r2, [sp, #24]
 8020180:	b30b      	cbz	r3, 80201c6 <_dtoa_r+0x6ae>
 8020182:	9a08      	ldr	r2, [sp, #32]
 8020184:	2a00      	cmp	r2, #0
 8020186:	f000 80c5 	beq.w	8020314 <_dtoa_r+0x7fc>
 802018a:	2c00      	cmp	r4, #0
 802018c:	f000 80bf 	beq.w	802030e <_dtoa_r+0x7f6>
 8020190:	4629      	mov	r1, r5
 8020192:	4622      	mov	r2, r4
 8020194:	4648      	mov	r0, r9
 8020196:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020198:	f000 fd12 	bl	8020bc0 <__pow5mult>
 802019c:	9a01      	ldr	r2, [sp, #4]
 802019e:	4601      	mov	r1, r0
 80201a0:	4605      	mov	r5, r0
 80201a2:	4648      	mov	r0, r9
 80201a4:	f000 fc6a 	bl	8020a7c <__multiply>
 80201a8:	9901      	ldr	r1, [sp, #4]
 80201aa:	9005      	str	r0, [sp, #20]
 80201ac:	4648      	mov	r0, r9
 80201ae:	f000 fb51 	bl	8020854 <_Bfree>
 80201b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80201b4:	1b1b      	subs	r3, r3, r4
 80201b6:	f000 80b0 	beq.w	802031a <_dtoa_r+0x802>
 80201ba:	9905      	ldr	r1, [sp, #20]
 80201bc:	461a      	mov	r2, r3
 80201be:	4648      	mov	r0, r9
 80201c0:	f000 fcfe 	bl	8020bc0 <__pow5mult>
 80201c4:	9001      	str	r0, [sp, #4]
 80201c6:	2101      	movs	r1, #1
 80201c8:	4648      	mov	r0, r9
 80201ca:	f000 fc41 	bl	8020a50 <__i2b>
 80201ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80201d0:	4604      	mov	r4, r0
 80201d2:	2b00      	cmp	r3, #0
 80201d4:	f000 81da 	beq.w	802058c <_dtoa_r+0xa74>
 80201d8:	461a      	mov	r2, r3
 80201da:	4601      	mov	r1, r0
 80201dc:	4648      	mov	r0, r9
 80201de:	f000 fcef 	bl	8020bc0 <__pow5mult>
 80201e2:	9b07      	ldr	r3, [sp, #28]
 80201e4:	2b01      	cmp	r3, #1
 80201e6:	4604      	mov	r4, r0
 80201e8:	f300 80a0 	bgt.w	802032c <_dtoa_r+0x814>
 80201ec:	9b02      	ldr	r3, [sp, #8]
 80201ee:	2b00      	cmp	r3, #0
 80201f0:	f040 8096 	bne.w	8020320 <_dtoa_r+0x808>
 80201f4:	9b03      	ldr	r3, [sp, #12]
 80201f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80201fa:	2a00      	cmp	r2, #0
 80201fc:	f040 8092 	bne.w	8020324 <_dtoa_r+0x80c>
 8020200:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8020204:	0d12      	lsrs	r2, r2, #20
 8020206:	0512      	lsls	r2, r2, #20
 8020208:	2a00      	cmp	r2, #0
 802020a:	f000 808d 	beq.w	8020328 <_dtoa_r+0x810>
 802020e:	9b04      	ldr	r3, [sp, #16]
 8020210:	3301      	adds	r3, #1
 8020212:	9304      	str	r3, [sp, #16]
 8020214:	9b06      	ldr	r3, [sp, #24]
 8020216:	3301      	adds	r3, #1
 8020218:	9306      	str	r3, [sp, #24]
 802021a:	2301      	movs	r3, #1
 802021c:	930b      	str	r3, [sp, #44]	@ 0x2c
 802021e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020220:	2b00      	cmp	r3, #0
 8020222:	f000 81b9 	beq.w	8020598 <_dtoa_r+0xa80>
 8020226:	6922      	ldr	r2, [r4, #16]
 8020228:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 802022c:	6910      	ldr	r0, [r2, #16]
 802022e:	f000 fbc3 	bl	80209b8 <__hi0bits>
 8020232:	f1c0 0020 	rsb	r0, r0, #32
 8020236:	9b06      	ldr	r3, [sp, #24]
 8020238:	4418      	add	r0, r3
 802023a:	f010 001f 	ands.w	r0, r0, #31
 802023e:	f000 8081 	beq.w	8020344 <_dtoa_r+0x82c>
 8020242:	f1c0 0220 	rsb	r2, r0, #32
 8020246:	2a04      	cmp	r2, #4
 8020248:	dd73      	ble.n	8020332 <_dtoa_r+0x81a>
 802024a:	9b04      	ldr	r3, [sp, #16]
 802024c:	f1c0 001c 	rsb	r0, r0, #28
 8020250:	4403      	add	r3, r0
 8020252:	9304      	str	r3, [sp, #16]
 8020254:	9b06      	ldr	r3, [sp, #24]
 8020256:	4406      	add	r6, r0
 8020258:	4403      	add	r3, r0
 802025a:	9306      	str	r3, [sp, #24]
 802025c:	9b04      	ldr	r3, [sp, #16]
 802025e:	2b00      	cmp	r3, #0
 8020260:	dd05      	ble.n	802026e <_dtoa_r+0x756>
 8020262:	9901      	ldr	r1, [sp, #4]
 8020264:	461a      	mov	r2, r3
 8020266:	4648      	mov	r0, r9
 8020268:	f000 fd04 	bl	8020c74 <__lshift>
 802026c:	9001      	str	r0, [sp, #4]
 802026e:	9b06      	ldr	r3, [sp, #24]
 8020270:	2b00      	cmp	r3, #0
 8020272:	dd05      	ble.n	8020280 <_dtoa_r+0x768>
 8020274:	4621      	mov	r1, r4
 8020276:	461a      	mov	r2, r3
 8020278:	4648      	mov	r0, r9
 802027a:	f000 fcfb 	bl	8020c74 <__lshift>
 802027e:	4604      	mov	r4, r0
 8020280:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020282:	2b00      	cmp	r3, #0
 8020284:	d060      	beq.n	8020348 <_dtoa_r+0x830>
 8020286:	9801      	ldr	r0, [sp, #4]
 8020288:	4621      	mov	r1, r4
 802028a:	f000 fd5f 	bl	8020d4c <__mcmp>
 802028e:	2800      	cmp	r0, #0
 8020290:	da5a      	bge.n	8020348 <_dtoa_r+0x830>
 8020292:	f108 33ff 	add.w	r3, r8, #4294967295
 8020296:	9305      	str	r3, [sp, #20]
 8020298:	9901      	ldr	r1, [sp, #4]
 802029a:	2300      	movs	r3, #0
 802029c:	220a      	movs	r2, #10
 802029e:	4648      	mov	r0, r9
 80202a0:	f000 fafa 	bl	8020898 <__multadd>
 80202a4:	9b08      	ldr	r3, [sp, #32]
 80202a6:	9001      	str	r0, [sp, #4]
 80202a8:	2b00      	cmp	r3, #0
 80202aa:	f000 8177 	beq.w	802059c <_dtoa_r+0xa84>
 80202ae:	4629      	mov	r1, r5
 80202b0:	2300      	movs	r3, #0
 80202b2:	220a      	movs	r2, #10
 80202b4:	4648      	mov	r0, r9
 80202b6:	f000 faef 	bl	8020898 <__multadd>
 80202ba:	f1bb 0f00 	cmp.w	fp, #0
 80202be:	4605      	mov	r5, r0
 80202c0:	dc6e      	bgt.n	80203a0 <_dtoa_r+0x888>
 80202c2:	9b07      	ldr	r3, [sp, #28]
 80202c4:	2b02      	cmp	r3, #2
 80202c6:	dc48      	bgt.n	802035a <_dtoa_r+0x842>
 80202c8:	e06a      	b.n	80203a0 <_dtoa_r+0x888>
 80202ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80202cc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80202d0:	e739      	b.n	8020146 <_dtoa_r+0x62e>
 80202d2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80202d6:	42a3      	cmp	r3, r4
 80202d8:	db07      	blt.n	80202ea <_dtoa_r+0x7d2>
 80202da:	f1ba 0f00 	cmp.w	sl, #0
 80202de:	eba3 0404 	sub.w	r4, r3, r4
 80202e2:	db0b      	blt.n	80202fc <_dtoa_r+0x7e4>
 80202e4:	9e04      	ldr	r6, [sp, #16]
 80202e6:	4652      	mov	r2, sl
 80202e8:	e72f      	b.n	802014a <_dtoa_r+0x632>
 80202ea:	1ae2      	subs	r2, r4, r3
 80202ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80202ee:	9e04      	ldr	r6, [sp, #16]
 80202f0:	4413      	add	r3, r2
 80202f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80202f4:	4652      	mov	r2, sl
 80202f6:	4623      	mov	r3, r4
 80202f8:	2400      	movs	r4, #0
 80202fa:	e726      	b.n	802014a <_dtoa_r+0x632>
 80202fc:	9a04      	ldr	r2, [sp, #16]
 80202fe:	eba2 060a 	sub.w	r6, r2, sl
 8020302:	2200      	movs	r2, #0
 8020304:	e721      	b.n	802014a <_dtoa_r+0x632>
 8020306:	9e04      	ldr	r6, [sp, #16]
 8020308:	9d08      	ldr	r5, [sp, #32]
 802030a:	461c      	mov	r4, r3
 802030c:	e72a      	b.n	8020164 <_dtoa_r+0x64c>
 802030e:	9a01      	ldr	r2, [sp, #4]
 8020310:	9205      	str	r2, [sp, #20]
 8020312:	e752      	b.n	80201ba <_dtoa_r+0x6a2>
 8020314:	9901      	ldr	r1, [sp, #4]
 8020316:	461a      	mov	r2, r3
 8020318:	e751      	b.n	80201be <_dtoa_r+0x6a6>
 802031a:	9b05      	ldr	r3, [sp, #20]
 802031c:	9301      	str	r3, [sp, #4]
 802031e:	e752      	b.n	80201c6 <_dtoa_r+0x6ae>
 8020320:	2300      	movs	r3, #0
 8020322:	e77b      	b.n	802021c <_dtoa_r+0x704>
 8020324:	9b02      	ldr	r3, [sp, #8]
 8020326:	e779      	b.n	802021c <_dtoa_r+0x704>
 8020328:	920b      	str	r2, [sp, #44]	@ 0x2c
 802032a:	e778      	b.n	802021e <_dtoa_r+0x706>
 802032c:	2300      	movs	r3, #0
 802032e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020330:	e779      	b.n	8020226 <_dtoa_r+0x70e>
 8020332:	d093      	beq.n	802025c <_dtoa_r+0x744>
 8020334:	9b04      	ldr	r3, [sp, #16]
 8020336:	321c      	adds	r2, #28
 8020338:	4413      	add	r3, r2
 802033a:	9304      	str	r3, [sp, #16]
 802033c:	9b06      	ldr	r3, [sp, #24]
 802033e:	4416      	add	r6, r2
 8020340:	4413      	add	r3, r2
 8020342:	e78a      	b.n	802025a <_dtoa_r+0x742>
 8020344:	4602      	mov	r2, r0
 8020346:	e7f5      	b.n	8020334 <_dtoa_r+0x81c>
 8020348:	f1ba 0f00 	cmp.w	sl, #0
 802034c:	f8cd 8014 	str.w	r8, [sp, #20]
 8020350:	46d3      	mov	fp, sl
 8020352:	dc21      	bgt.n	8020398 <_dtoa_r+0x880>
 8020354:	9b07      	ldr	r3, [sp, #28]
 8020356:	2b02      	cmp	r3, #2
 8020358:	dd1e      	ble.n	8020398 <_dtoa_r+0x880>
 802035a:	f1bb 0f00 	cmp.w	fp, #0
 802035e:	f47f addc 	bne.w	801ff1a <_dtoa_r+0x402>
 8020362:	4621      	mov	r1, r4
 8020364:	465b      	mov	r3, fp
 8020366:	2205      	movs	r2, #5
 8020368:	4648      	mov	r0, r9
 802036a:	f000 fa95 	bl	8020898 <__multadd>
 802036e:	4601      	mov	r1, r0
 8020370:	4604      	mov	r4, r0
 8020372:	9801      	ldr	r0, [sp, #4]
 8020374:	f000 fcea 	bl	8020d4c <__mcmp>
 8020378:	2800      	cmp	r0, #0
 802037a:	f77f adce 	ble.w	801ff1a <_dtoa_r+0x402>
 802037e:	463e      	mov	r6, r7
 8020380:	2331      	movs	r3, #49	@ 0x31
 8020382:	f806 3b01 	strb.w	r3, [r6], #1
 8020386:	9b05      	ldr	r3, [sp, #20]
 8020388:	3301      	adds	r3, #1
 802038a:	9305      	str	r3, [sp, #20]
 802038c:	e5c9      	b.n	801ff22 <_dtoa_r+0x40a>
 802038e:	f8cd 8014 	str.w	r8, [sp, #20]
 8020392:	4654      	mov	r4, sl
 8020394:	4625      	mov	r5, r4
 8020396:	e7f2      	b.n	802037e <_dtoa_r+0x866>
 8020398:	9b08      	ldr	r3, [sp, #32]
 802039a:	2b00      	cmp	r3, #0
 802039c:	f000 8102 	beq.w	80205a4 <_dtoa_r+0xa8c>
 80203a0:	2e00      	cmp	r6, #0
 80203a2:	dd05      	ble.n	80203b0 <_dtoa_r+0x898>
 80203a4:	4629      	mov	r1, r5
 80203a6:	4632      	mov	r2, r6
 80203a8:	4648      	mov	r0, r9
 80203aa:	f000 fc63 	bl	8020c74 <__lshift>
 80203ae:	4605      	mov	r5, r0
 80203b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80203b2:	2b00      	cmp	r3, #0
 80203b4:	d058      	beq.n	8020468 <_dtoa_r+0x950>
 80203b6:	6869      	ldr	r1, [r5, #4]
 80203b8:	4648      	mov	r0, r9
 80203ba:	f000 fa0b 	bl	80207d4 <_Balloc>
 80203be:	4606      	mov	r6, r0
 80203c0:	b928      	cbnz	r0, 80203ce <_dtoa_r+0x8b6>
 80203c2:	4b82      	ldr	r3, [pc, #520]	@ (80205cc <_dtoa_r+0xab4>)
 80203c4:	4602      	mov	r2, r0
 80203c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80203ca:	f7ff bbbe 	b.w	801fb4a <_dtoa_r+0x32>
 80203ce:	692a      	ldr	r2, [r5, #16]
 80203d0:	3202      	adds	r2, #2
 80203d2:	0092      	lsls	r2, r2, #2
 80203d4:	f105 010c 	add.w	r1, r5, #12
 80203d8:	300c      	adds	r0, #12
 80203da:	f7ff fae0 	bl	801f99e <memcpy>
 80203de:	2201      	movs	r2, #1
 80203e0:	4631      	mov	r1, r6
 80203e2:	4648      	mov	r0, r9
 80203e4:	f000 fc46 	bl	8020c74 <__lshift>
 80203e8:	1c7b      	adds	r3, r7, #1
 80203ea:	9304      	str	r3, [sp, #16]
 80203ec:	eb07 030b 	add.w	r3, r7, fp
 80203f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80203f2:	9b02      	ldr	r3, [sp, #8]
 80203f4:	f003 0301 	and.w	r3, r3, #1
 80203f8:	46a8      	mov	r8, r5
 80203fa:	9308      	str	r3, [sp, #32]
 80203fc:	4605      	mov	r5, r0
 80203fe:	9b04      	ldr	r3, [sp, #16]
 8020400:	9801      	ldr	r0, [sp, #4]
 8020402:	4621      	mov	r1, r4
 8020404:	f103 3bff 	add.w	fp, r3, #4294967295
 8020408:	f7ff fafc 	bl	801fa04 <quorem>
 802040c:	4641      	mov	r1, r8
 802040e:	9002      	str	r0, [sp, #8]
 8020410:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8020414:	9801      	ldr	r0, [sp, #4]
 8020416:	f000 fc99 	bl	8020d4c <__mcmp>
 802041a:	462a      	mov	r2, r5
 802041c:	9006      	str	r0, [sp, #24]
 802041e:	4621      	mov	r1, r4
 8020420:	4648      	mov	r0, r9
 8020422:	f000 fcaf 	bl	8020d84 <__mdiff>
 8020426:	68c2      	ldr	r2, [r0, #12]
 8020428:	4606      	mov	r6, r0
 802042a:	b9fa      	cbnz	r2, 802046c <_dtoa_r+0x954>
 802042c:	4601      	mov	r1, r0
 802042e:	9801      	ldr	r0, [sp, #4]
 8020430:	f000 fc8c 	bl	8020d4c <__mcmp>
 8020434:	4602      	mov	r2, r0
 8020436:	4631      	mov	r1, r6
 8020438:	4648      	mov	r0, r9
 802043a:	920a      	str	r2, [sp, #40]	@ 0x28
 802043c:	f000 fa0a 	bl	8020854 <_Bfree>
 8020440:	9b07      	ldr	r3, [sp, #28]
 8020442:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020444:	9e04      	ldr	r6, [sp, #16]
 8020446:	ea42 0103 	orr.w	r1, r2, r3
 802044a:	9b08      	ldr	r3, [sp, #32]
 802044c:	4319      	orrs	r1, r3
 802044e:	d10f      	bne.n	8020470 <_dtoa_r+0x958>
 8020450:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8020454:	d028      	beq.n	80204a8 <_dtoa_r+0x990>
 8020456:	9b06      	ldr	r3, [sp, #24]
 8020458:	2b00      	cmp	r3, #0
 802045a:	dd02      	ble.n	8020462 <_dtoa_r+0x94a>
 802045c:	9b02      	ldr	r3, [sp, #8]
 802045e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8020462:	f88b a000 	strb.w	sl, [fp]
 8020466:	e55e      	b.n	801ff26 <_dtoa_r+0x40e>
 8020468:	4628      	mov	r0, r5
 802046a:	e7bd      	b.n	80203e8 <_dtoa_r+0x8d0>
 802046c:	2201      	movs	r2, #1
 802046e:	e7e2      	b.n	8020436 <_dtoa_r+0x91e>
 8020470:	9b06      	ldr	r3, [sp, #24]
 8020472:	2b00      	cmp	r3, #0
 8020474:	db04      	blt.n	8020480 <_dtoa_r+0x968>
 8020476:	9907      	ldr	r1, [sp, #28]
 8020478:	430b      	orrs	r3, r1
 802047a:	9908      	ldr	r1, [sp, #32]
 802047c:	430b      	orrs	r3, r1
 802047e:	d120      	bne.n	80204c2 <_dtoa_r+0x9aa>
 8020480:	2a00      	cmp	r2, #0
 8020482:	ddee      	ble.n	8020462 <_dtoa_r+0x94a>
 8020484:	9901      	ldr	r1, [sp, #4]
 8020486:	2201      	movs	r2, #1
 8020488:	4648      	mov	r0, r9
 802048a:	f000 fbf3 	bl	8020c74 <__lshift>
 802048e:	4621      	mov	r1, r4
 8020490:	9001      	str	r0, [sp, #4]
 8020492:	f000 fc5b 	bl	8020d4c <__mcmp>
 8020496:	2800      	cmp	r0, #0
 8020498:	dc03      	bgt.n	80204a2 <_dtoa_r+0x98a>
 802049a:	d1e2      	bne.n	8020462 <_dtoa_r+0x94a>
 802049c:	f01a 0f01 	tst.w	sl, #1
 80204a0:	d0df      	beq.n	8020462 <_dtoa_r+0x94a>
 80204a2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80204a6:	d1d9      	bne.n	802045c <_dtoa_r+0x944>
 80204a8:	2339      	movs	r3, #57	@ 0x39
 80204aa:	f88b 3000 	strb.w	r3, [fp]
 80204ae:	4633      	mov	r3, r6
 80204b0:	461e      	mov	r6, r3
 80204b2:	3b01      	subs	r3, #1
 80204b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80204b8:	2a39      	cmp	r2, #57	@ 0x39
 80204ba:	d052      	beq.n	8020562 <_dtoa_r+0xa4a>
 80204bc:	3201      	adds	r2, #1
 80204be:	701a      	strb	r2, [r3, #0]
 80204c0:	e531      	b.n	801ff26 <_dtoa_r+0x40e>
 80204c2:	2a00      	cmp	r2, #0
 80204c4:	dd07      	ble.n	80204d6 <_dtoa_r+0x9be>
 80204c6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80204ca:	d0ed      	beq.n	80204a8 <_dtoa_r+0x990>
 80204cc:	f10a 0301 	add.w	r3, sl, #1
 80204d0:	f88b 3000 	strb.w	r3, [fp]
 80204d4:	e527      	b.n	801ff26 <_dtoa_r+0x40e>
 80204d6:	9b04      	ldr	r3, [sp, #16]
 80204d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80204da:	f803 ac01 	strb.w	sl, [r3, #-1]
 80204de:	4293      	cmp	r3, r2
 80204e0:	d029      	beq.n	8020536 <_dtoa_r+0xa1e>
 80204e2:	9901      	ldr	r1, [sp, #4]
 80204e4:	2300      	movs	r3, #0
 80204e6:	220a      	movs	r2, #10
 80204e8:	4648      	mov	r0, r9
 80204ea:	f000 f9d5 	bl	8020898 <__multadd>
 80204ee:	45a8      	cmp	r8, r5
 80204f0:	9001      	str	r0, [sp, #4]
 80204f2:	f04f 0300 	mov.w	r3, #0
 80204f6:	f04f 020a 	mov.w	r2, #10
 80204fa:	4641      	mov	r1, r8
 80204fc:	4648      	mov	r0, r9
 80204fe:	d107      	bne.n	8020510 <_dtoa_r+0x9f8>
 8020500:	f000 f9ca 	bl	8020898 <__multadd>
 8020504:	4680      	mov	r8, r0
 8020506:	4605      	mov	r5, r0
 8020508:	9b04      	ldr	r3, [sp, #16]
 802050a:	3301      	adds	r3, #1
 802050c:	9304      	str	r3, [sp, #16]
 802050e:	e776      	b.n	80203fe <_dtoa_r+0x8e6>
 8020510:	f000 f9c2 	bl	8020898 <__multadd>
 8020514:	4629      	mov	r1, r5
 8020516:	4680      	mov	r8, r0
 8020518:	2300      	movs	r3, #0
 802051a:	220a      	movs	r2, #10
 802051c:	4648      	mov	r0, r9
 802051e:	f000 f9bb 	bl	8020898 <__multadd>
 8020522:	4605      	mov	r5, r0
 8020524:	e7f0      	b.n	8020508 <_dtoa_r+0x9f0>
 8020526:	f1bb 0f00 	cmp.w	fp, #0
 802052a:	bfcc      	ite	gt
 802052c:	465e      	movgt	r6, fp
 802052e:	2601      	movle	r6, #1
 8020530:	443e      	add	r6, r7
 8020532:	f04f 0800 	mov.w	r8, #0
 8020536:	9901      	ldr	r1, [sp, #4]
 8020538:	2201      	movs	r2, #1
 802053a:	4648      	mov	r0, r9
 802053c:	f000 fb9a 	bl	8020c74 <__lshift>
 8020540:	4621      	mov	r1, r4
 8020542:	9001      	str	r0, [sp, #4]
 8020544:	f000 fc02 	bl	8020d4c <__mcmp>
 8020548:	2800      	cmp	r0, #0
 802054a:	dcb0      	bgt.n	80204ae <_dtoa_r+0x996>
 802054c:	d102      	bne.n	8020554 <_dtoa_r+0xa3c>
 802054e:	f01a 0f01 	tst.w	sl, #1
 8020552:	d1ac      	bne.n	80204ae <_dtoa_r+0x996>
 8020554:	4633      	mov	r3, r6
 8020556:	461e      	mov	r6, r3
 8020558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802055c:	2a30      	cmp	r2, #48	@ 0x30
 802055e:	d0fa      	beq.n	8020556 <_dtoa_r+0xa3e>
 8020560:	e4e1      	b.n	801ff26 <_dtoa_r+0x40e>
 8020562:	429f      	cmp	r7, r3
 8020564:	d1a4      	bne.n	80204b0 <_dtoa_r+0x998>
 8020566:	9b05      	ldr	r3, [sp, #20]
 8020568:	3301      	adds	r3, #1
 802056a:	9305      	str	r3, [sp, #20]
 802056c:	2331      	movs	r3, #49	@ 0x31
 802056e:	703b      	strb	r3, [r7, #0]
 8020570:	e4d9      	b.n	801ff26 <_dtoa_r+0x40e>
 8020572:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020574:	4f16      	ldr	r7, [pc, #88]	@ (80205d0 <_dtoa_r+0xab8>)
 8020576:	b11b      	cbz	r3, 8020580 <_dtoa_r+0xa68>
 8020578:	f107 0308 	add.w	r3, r7, #8
 802057c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 802057e:	6013      	str	r3, [r2, #0]
 8020580:	4638      	mov	r0, r7
 8020582:	b011      	add	sp, #68	@ 0x44
 8020584:	ecbd 8b02 	vpop	{d8}
 8020588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802058c:	9b07      	ldr	r3, [sp, #28]
 802058e:	2b01      	cmp	r3, #1
 8020590:	f77f ae2c 	ble.w	80201ec <_dtoa_r+0x6d4>
 8020594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020596:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020598:	2001      	movs	r0, #1
 802059a:	e64c      	b.n	8020236 <_dtoa_r+0x71e>
 802059c:	f1bb 0f00 	cmp.w	fp, #0
 80205a0:	f77f aed8 	ble.w	8020354 <_dtoa_r+0x83c>
 80205a4:	463e      	mov	r6, r7
 80205a6:	9801      	ldr	r0, [sp, #4]
 80205a8:	4621      	mov	r1, r4
 80205aa:	f7ff fa2b 	bl	801fa04 <quorem>
 80205ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80205b2:	f806 ab01 	strb.w	sl, [r6], #1
 80205b6:	1bf2      	subs	r2, r6, r7
 80205b8:	4593      	cmp	fp, r2
 80205ba:	ddb4      	ble.n	8020526 <_dtoa_r+0xa0e>
 80205bc:	9901      	ldr	r1, [sp, #4]
 80205be:	2300      	movs	r3, #0
 80205c0:	220a      	movs	r2, #10
 80205c2:	4648      	mov	r0, r9
 80205c4:	f000 f968 	bl	8020898 <__multadd>
 80205c8:	9001      	str	r0, [sp, #4]
 80205ca:	e7ec      	b.n	80205a6 <_dtoa_r+0xa8e>
 80205cc:	08027873 	.word	0x08027873
 80205d0:	0802780e 	.word	0x0802780e

080205d4 <_free_r>:
 80205d4:	b538      	push	{r3, r4, r5, lr}
 80205d6:	4605      	mov	r5, r0
 80205d8:	2900      	cmp	r1, #0
 80205da:	d041      	beq.n	8020660 <_free_r+0x8c>
 80205dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80205e0:	1f0c      	subs	r4, r1, #4
 80205e2:	2b00      	cmp	r3, #0
 80205e4:	bfb8      	it	lt
 80205e6:	18e4      	addlt	r4, r4, r3
 80205e8:	f000 f8e8 	bl	80207bc <__malloc_lock>
 80205ec:	4a1d      	ldr	r2, [pc, #116]	@ (8020664 <_free_r+0x90>)
 80205ee:	6813      	ldr	r3, [r2, #0]
 80205f0:	b933      	cbnz	r3, 8020600 <_free_r+0x2c>
 80205f2:	6063      	str	r3, [r4, #4]
 80205f4:	6014      	str	r4, [r2, #0]
 80205f6:	4628      	mov	r0, r5
 80205f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80205fc:	f000 b8e4 	b.w	80207c8 <__malloc_unlock>
 8020600:	42a3      	cmp	r3, r4
 8020602:	d908      	bls.n	8020616 <_free_r+0x42>
 8020604:	6820      	ldr	r0, [r4, #0]
 8020606:	1821      	adds	r1, r4, r0
 8020608:	428b      	cmp	r3, r1
 802060a:	bf01      	itttt	eq
 802060c:	6819      	ldreq	r1, [r3, #0]
 802060e:	685b      	ldreq	r3, [r3, #4]
 8020610:	1809      	addeq	r1, r1, r0
 8020612:	6021      	streq	r1, [r4, #0]
 8020614:	e7ed      	b.n	80205f2 <_free_r+0x1e>
 8020616:	461a      	mov	r2, r3
 8020618:	685b      	ldr	r3, [r3, #4]
 802061a:	b10b      	cbz	r3, 8020620 <_free_r+0x4c>
 802061c:	42a3      	cmp	r3, r4
 802061e:	d9fa      	bls.n	8020616 <_free_r+0x42>
 8020620:	6811      	ldr	r1, [r2, #0]
 8020622:	1850      	adds	r0, r2, r1
 8020624:	42a0      	cmp	r0, r4
 8020626:	d10b      	bne.n	8020640 <_free_r+0x6c>
 8020628:	6820      	ldr	r0, [r4, #0]
 802062a:	4401      	add	r1, r0
 802062c:	1850      	adds	r0, r2, r1
 802062e:	4283      	cmp	r3, r0
 8020630:	6011      	str	r1, [r2, #0]
 8020632:	d1e0      	bne.n	80205f6 <_free_r+0x22>
 8020634:	6818      	ldr	r0, [r3, #0]
 8020636:	685b      	ldr	r3, [r3, #4]
 8020638:	6053      	str	r3, [r2, #4]
 802063a:	4408      	add	r0, r1
 802063c:	6010      	str	r0, [r2, #0]
 802063e:	e7da      	b.n	80205f6 <_free_r+0x22>
 8020640:	d902      	bls.n	8020648 <_free_r+0x74>
 8020642:	230c      	movs	r3, #12
 8020644:	602b      	str	r3, [r5, #0]
 8020646:	e7d6      	b.n	80205f6 <_free_r+0x22>
 8020648:	6820      	ldr	r0, [r4, #0]
 802064a:	1821      	adds	r1, r4, r0
 802064c:	428b      	cmp	r3, r1
 802064e:	bf04      	itt	eq
 8020650:	6819      	ldreq	r1, [r3, #0]
 8020652:	685b      	ldreq	r3, [r3, #4]
 8020654:	6063      	str	r3, [r4, #4]
 8020656:	bf04      	itt	eq
 8020658:	1809      	addeq	r1, r1, r0
 802065a:	6021      	streq	r1, [r4, #0]
 802065c:	6054      	str	r4, [r2, #4]
 802065e:	e7ca      	b.n	80205f6 <_free_r+0x22>
 8020660:	bd38      	pop	{r3, r4, r5, pc}
 8020662:	bf00      	nop
 8020664:	20068b28 	.word	0x20068b28

08020668 <malloc>:
 8020668:	4b02      	ldr	r3, [pc, #8]	@ (8020674 <malloc+0xc>)
 802066a:	4601      	mov	r1, r0
 802066c:	6818      	ldr	r0, [r3, #0]
 802066e:	f000 b825 	b.w	80206bc <_malloc_r>
 8020672:	bf00      	nop
 8020674:	2000004c 	.word	0x2000004c

08020678 <sbrk_aligned>:
 8020678:	b570      	push	{r4, r5, r6, lr}
 802067a:	4e0f      	ldr	r6, [pc, #60]	@ (80206b8 <sbrk_aligned+0x40>)
 802067c:	460c      	mov	r4, r1
 802067e:	6831      	ldr	r1, [r6, #0]
 8020680:	4605      	mov	r5, r0
 8020682:	b911      	cbnz	r1, 802068a <sbrk_aligned+0x12>
 8020684:	f002 fa76 	bl	8022b74 <_sbrk_r>
 8020688:	6030      	str	r0, [r6, #0]
 802068a:	4621      	mov	r1, r4
 802068c:	4628      	mov	r0, r5
 802068e:	f002 fa71 	bl	8022b74 <_sbrk_r>
 8020692:	1c43      	adds	r3, r0, #1
 8020694:	d103      	bne.n	802069e <sbrk_aligned+0x26>
 8020696:	f04f 34ff 	mov.w	r4, #4294967295
 802069a:	4620      	mov	r0, r4
 802069c:	bd70      	pop	{r4, r5, r6, pc}
 802069e:	1cc4      	adds	r4, r0, #3
 80206a0:	f024 0403 	bic.w	r4, r4, #3
 80206a4:	42a0      	cmp	r0, r4
 80206a6:	d0f8      	beq.n	802069a <sbrk_aligned+0x22>
 80206a8:	1a21      	subs	r1, r4, r0
 80206aa:	4628      	mov	r0, r5
 80206ac:	f002 fa62 	bl	8022b74 <_sbrk_r>
 80206b0:	3001      	adds	r0, #1
 80206b2:	d1f2      	bne.n	802069a <sbrk_aligned+0x22>
 80206b4:	e7ef      	b.n	8020696 <sbrk_aligned+0x1e>
 80206b6:	bf00      	nop
 80206b8:	20068b24 	.word	0x20068b24

080206bc <_malloc_r>:
 80206bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80206c0:	1ccd      	adds	r5, r1, #3
 80206c2:	f025 0503 	bic.w	r5, r5, #3
 80206c6:	3508      	adds	r5, #8
 80206c8:	2d0c      	cmp	r5, #12
 80206ca:	bf38      	it	cc
 80206cc:	250c      	movcc	r5, #12
 80206ce:	2d00      	cmp	r5, #0
 80206d0:	4606      	mov	r6, r0
 80206d2:	db01      	blt.n	80206d8 <_malloc_r+0x1c>
 80206d4:	42a9      	cmp	r1, r5
 80206d6:	d904      	bls.n	80206e2 <_malloc_r+0x26>
 80206d8:	230c      	movs	r3, #12
 80206da:	6033      	str	r3, [r6, #0]
 80206dc:	2000      	movs	r0, #0
 80206de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80206e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80207b8 <_malloc_r+0xfc>
 80206e6:	f000 f869 	bl	80207bc <__malloc_lock>
 80206ea:	f8d8 3000 	ldr.w	r3, [r8]
 80206ee:	461c      	mov	r4, r3
 80206f0:	bb44      	cbnz	r4, 8020744 <_malloc_r+0x88>
 80206f2:	4629      	mov	r1, r5
 80206f4:	4630      	mov	r0, r6
 80206f6:	f7ff ffbf 	bl	8020678 <sbrk_aligned>
 80206fa:	1c43      	adds	r3, r0, #1
 80206fc:	4604      	mov	r4, r0
 80206fe:	d158      	bne.n	80207b2 <_malloc_r+0xf6>
 8020700:	f8d8 4000 	ldr.w	r4, [r8]
 8020704:	4627      	mov	r7, r4
 8020706:	2f00      	cmp	r7, #0
 8020708:	d143      	bne.n	8020792 <_malloc_r+0xd6>
 802070a:	2c00      	cmp	r4, #0
 802070c:	d04b      	beq.n	80207a6 <_malloc_r+0xea>
 802070e:	6823      	ldr	r3, [r4, #0]
 8020710:	4639      	mov	r1, r7
 8020712:	4630      	mov	r0, r6
 8020714:	eb04 0903 	add.w	r9, r4, r3
 8020718:	f002 fa2c 	bl	8022b74 <_sbrk_r>
 802071c:	4581      	cmp	r9, r0
 802071e:	d142      	bne.n	80207a6 <_malloc_r+0xea>
 8020720:	6821      	ldr	r1, [r4, #0]
 8020722:	1a6d      	subs	r5, r5, r1
 8020724:	4629      	mov	r1, r5
 8020726:	4630      	mov	r0, r6
 8020728:	f7ff ffa6 	bl	8020678 <sbrk_aligned>
 802072c:	3001      	adds	r0, #1
 802072e:	d03a      	beq.n	80207a6 <_malloc_r+0xea>
 8020730:	6823      	ldr	r3, [r4, #0]
 8020732:	442b      	add	r3, r5
 8020734:	6023      	str	r3, [r4, #0]
 8020736:	f8d8 3000 	ldr.w	r3, [r8]
 802073a:	685a      	ldr	r2, [r3, #4]
 802073c:	bb62      	cbnz	r2, 8020798 <_malloc_r+0xdc>
 802073e:	f8c8 7000 	str.w	r7, [r8]
 8020742:	e00f      	b.n	8020764 <_malloc_r+0xa8>
 8020744:	6822      	ldr	r2, [r4, #0]
 8020746:	1b52      	subs	r2, r2, r5
 8020748:	d420      	bmi.n	802078c <_malloc_r+0xd0>
 802074a:	2a0b      	cmp	r2, #11
 802074c:	d917      	bls.n	802077e <_malloc_r+0xc2>
 802074e:	1961      	adds	r1, r4, r5
 8020750:	42a3      	cmp	r3, r4
 8020752:	6025      	str	r5, [r4, #0]
 8020754:	bf18      	it	ne
 8020756:	6059      	strne	r1, [r3, #4]
 8020758:	6863      	ldr	r3, [r4, #4]
 802075a:	bf08      	it	eq
 802075c:	f8c8 1000 	streq.w	r1, [r8]
 8020760:	5162      	str	r2, [r4, r5]
 8020762:	604b      	str	r3, [r1, #4]
 8020764:	4630      	mov	r0, r6
 8020766:	f000 f82f 	bl	80207c8 <__malloc_unlock>
 802076a:	f104 000b 	add.w	r0, r4, #11
 802076e:	1d23      	adds	r3, r4, #4
 8020770:	f020 0007 	bic.w	r0, r0, #7
 8020774:	1ac2      	subs	r2, r0, r3
 8020776:	bf1c      	itt	ne
 8020778:	1a1b      	subne	r3, r3, r0
 802077a:	50a3      	strne	r3, [r4, r2]
 802077c:	e7af      	b.n	80206de <_malloc_r+0x22>
 802077e:	6862      	ldr	r2, [r4, #4]
 8020780:	42a3      	cmp	r3, r4
 8020782:	bf0c      	ite	eq
 8020784:	f8c8 2000 	streq.w	r2, [r8]
 8020788:	605a      	strne	r2, [r3, #4]
 802078a:	e7eb      	b.n	8020764 <_malloc_r+0xa8>
 802078c:	4623      	mov	r3, r4
 802078e:	6864      	ldr	r4, [r4, #4]
 8020790:	e7ae      	b.n	80206f0 <_malloc_r+0x34>
 8020792:	463c      	mov	r4, r7
 8020794:	687f      	ldr	r7, [r7, #4]
 8020796:	e7b6      	b.n	8020706 <_malloc_r+0x4a>
 8020798:	461a      	mov	r2, r3
 802079a:	685b      	ldr	r3, [r3, #4]
 802079c:	42a3      	cmp	r3, r4
 802079e:	d1fb      	bne.n	8020798 <_malloc_r+0xdc>
 80207a0:	2300      	movs	r3, #0
 80207a2:	6053      	str	r3, [r2, #4]
 80207a4:	e7de      	b.n	8020764 <_malloc_r+0xa8>
 80207a6:	230c      	movs	r3, #12
 80207a8:	6033      	str	r3, [r6, #0]
 80207aa:	4630      	mov	r0, r6
 80207ac:	f000 f80c 	bl	80207c8 <__malloc_unlock>
 80207b0:	e794      	b.n	80206dc <_malloc_r+0x20>
 80207b2:	6005      	str	r5, [r0, #0]
 80207b4:	e7d6      	b.n	8020764 <_malloc_r+0xa8>
 80207b6:	bf00      	nop
 80207b8:	20068b28 	.word	0x20068b28

080207bc <__malloc_lock>:
 80207bc:	4801      	ldr	r0, [pc, #4]	@ (80207c4 <__malloc_lock+0x8>)
 80207be:	f7ff b8ec 	b.w	801f99a <__retarget_lock_acquire_recursive>
 80207c2:	bf00      	nop
 80207c4:	20068b20 	.word	0x20068b20

080207c8 <__malloc_unlock>:
 80207c8:	4801      	ldr	r0, [pc, #4]	@ (80207d0 <__malloc_unlock+0x8>)
 80207ca:	f7ff b8e7 	b.w	801f99c <__retarget_lock_release_recursive>
 80207ce:	bf00      	nop
 80207d0:	20068b20 	.word	0x20068b20

080207d4 <_Balloc>:
 80207d4:	b570      	push	{r4, r5, r6, lr}
 80207d6:	69c6      	ldr	r6, [r0, #28]
 80207d8:	4604      	mov	r4, r0
 80207da:	460d      	mov	r5, r1
 80207dc:	b976      	cbnz	r6, 80207fc <_Balloc+0x28>
 80207de:	2010      	movs	r0, #16
 80207e0:	f7ff ff42 	bl	8020668 <malloc>
 80207e4:	4602      	mov	r2, r0
 80207e6:	61e0      	str	r0, [r4, #28]
 80207e8:	b920      	cbnz	r0, 80207f4 <_Balloc+0x20>
 80207ea:	4b18      	ldr	r3, [pc, #96]	@ (802084c <_Balloc+0x78>)
 80207ec:	4818      	ldr	r0, [pc, #96]	@ (8020850 <_Balloc+0x7c>)
 80207ee:	216b      	movs	r1, #107	@ 0x6b
 80207f0:	f7ff f8ea 	bl	801f9c8 <__assert_func>
 80207f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80207f8:	6006      	str	r6, [r0, #0]
 80207fa:	60c6      	str	r6, [r0, #12]
 80207fc:	69e6      	ldr	r6, [r4, #28]
 80207fe:	68f3      	ldr	r3, [r6, #12]
 8020800:	b183      	cbz	r3, 8020824 <_Balloc+0x50>
 8020802:	69e3      	ldr	r3, [r4, #28]
 8020804:	68db      	ldr	r3, [r3, #12]
 8020806:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802080a:	b9b8      	cbnz	r0, 802083c <_Balloc+0x68>
 802080c:	2101      	movs	r1, #1
 802080e:	fa01 f605 	lsl.w	r6, r1, r5
 8020812:	1d72      	adds	r2, r6, #5
 8020814:	0092      	lsls	r2, r2, #2
 8020816:	4620      	mov	r0, r4
 8020818:	f002 f9cd 	bl	8022bb6 <_calloc_r>
 802081c:	b160      	cbz	r0, 8020838 <_Balloc+0x64>
 802081e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8020822:	e00e      	b.n	8020842 <_Balloc+0x6e>
 8020824:	2221      	movs	r2, #33	@ 0x21
 8020826:	2104      	movs	r1, #4
 8020828:	4620      	mov	r0, r4
 802082a:	f002 f9c4 	bl	8022bb6 <_calloc_r>
 802082e:	69e3      	ldr	r3, [r4, #28]
 8020830:	60f0      	str	r0, [r6, #12]
 8020832:	68db      	ldr	r3, [r3, #12]
 8020834:	2b00      	cmp	r3, #0
 8020836:	d1e4      	bne.n	8020802 <_Balloc+0x2e>
 8020838:	2000      	movs	r0, #0
 802083a:	bd70      	pop	{r4, r5, r6, pc}
 802083c:	6802      	ldr	r2, [r0, #0]
 802083e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8020842:	2300      	movs	r3, #0
 8020844:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8020848:	e7f7      	b.n	802083a <_Balloc+0x66>
 802084a:	bf00      	nop
 802084c:	080276d4 	.word	0x080276d4
 8020850:	08027884 	.word	0x08027884

08020854 <_Bfree>:
 8020854:	b570      	push	{r4, r5, r6, lr}
 8020856:	69c6      	ldr	r6, [r0, #28]
 8020858:	4605      	mov	r5, r0
 802085a:	460c      	mov	r4, r1
 802085c:	b976      	cbnz	r6, 802087c <_Bfree+0x28>
 802085e:	2010      	movs	r0, #16
 8020860:	f7ff ff02 	bl	8020668 <malloc>
 8020864:	4602      	mov	r2, r0
 8020866:	61e8      	str	r0, [r5, #28]
 8020868:	b920      	cbnz	r0, 8020874 <_Bfree+0x20>
 802086a:	4b09      	ldr	r3, [pc, #36]	@ (8020890 <_Bfree+0x3c>)
 802086c:	4809      	ldr	r0, [pc, #36]	@ (8020894 <_Bfree+0x40>)
 802086e:	218f      	movs	r1, #143	@ 0x8f
 8020870:	f7ff f8aa 	bl	801f9c8 <__assert_func>
 8020874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020878:	6006      	str	r6, [r0, #0]
 802087a:	60c6      	str	r6, [r0, #12]
 802087c:	b13c      	cbz	r4, 802088e <_Bfree+0x3a>
 802087e:	69eb      	ldr	r3, [r5, #28]
 8020880:	6862      	ldr	r2, [r4, #4]
 8020882:	68db      	ldr	r3, [r3, #12]
 8020884:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8020888:	6021      	str	r1, [r4, #0]
 802088a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802088e:	bd70      	pop	{r4, r5, r6, pc}
 8020890:	080276d4 	.word	0x080276d4
 8020894:	08027884 	.word	0x08027884

08020898 <__multadd>:
 8020898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802089c:	690d      	ldr	r5, [r1, #16]
 802089e:	4607      	mov	r7, r0
 80208a0:	460c      	mov	r4, r1
 80208a2:	461e      	mov	r6, r3
 80208a4:	f101 0c14 	add.w	ip, r1, #20
 80208a8:	2000      	movs	r0, #0
 80208aa:	f8dc 3000 	ldr.w	r3, [ip]
 80208ae:	b299      	uxth	r1, r3
 80208b0:	fb02 6101 	mla	r1, r2, r1, r6
 80208b4:	0c1e      	lsrs	r6, r3, #16
 80208b6:	0c0b      	lsrs	r3, r1, #16
 80208b8:	fb02 3306 	mla	r3, r2, r6, r3
 80208bc:	b289      	uxth	r1, r1
 80208be:	3001      	adds	r0, #1
 80208c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80208c4:	4285      	cmp	r5, r0
 80208c6:	f84c 1b04 	str.w	r1, [ip], #4
 80208ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80208ce:	dcec      	bgt.n	80208aa <__multadd+0x12>
 80208d0:	b30e      	cbz	r6, 8020916 <__multadd+0x7e>
 80208d2:	68a3      	ldr	r3, [r4, #8]
 80208d4:	42ab      	cmp	r3, r5
 80208d6:	dc19      	bgt.n	802090c <__multadd+0x74>
 80208d8:	6861      	ldr	r1, [r4, #4]
 80208da:	4638      	mov	r0, r7
 80208dc:	3101      	adds	r1, #1
 80208de:	f7ff ff79 	bl	80207d4 <_Balloc>
 80208e2:	4680      	mov	r8, r0
 80208e4:	b928      	cbnz	r0, 80208f2 <__multadd+0x5a>
 80208e6:	4602      	mov	r2, r0
 80208e8:	4b0c      	ldr	r3, [pc, #48]	@ (802091c <__multadd+0x84>)
 80208ea:	480d      	ldr	r0, [pc, #52]	@ (8020920 <__multadd+0x88>)
 80208ec:	21ba      	movs	r1, #186	@ 0xba
 80208ee:	f7ff f86b 	bl	801f9c8 <__assert_func>
 80208f2:	6922      	ldr	r2, [r4, #16]
 80208f4:	3202      	adds	r2, #2
 80208f6:	f104 010c 	add.w	r1, r4, #12
 80208fa:	0092      	lsls	r2, r2, #2
 80208fc:	300c      	adds	r0, #12
 80208fe:	f7ff f84e 	bl	801f99e <memcpy>
 8020902:	4621      	mov	r1, r4
 8020904:	4638      	mov	r0, r7
 8020906:	f7ff ffa5 	bl	8020854 <_Bfree>
 802090a:	4644      	mov	r4, r8
 802090c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020910:	3501      	adds	r5, #1
 8020912:	615e      	str	r6, [r3, #20]
 8020914:	6125      	str	r5, [r4, #16]
 8020916:	4620      	mov	r0, r4
 8020918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802091c:	08027873 	.word	0x08027873
 8020920:	08027884 	.word	0x08027884

08020924 <__s2b>:
 8020924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020928:	460c      	mov	r4, r1
 802092a:	4615      	mov	r5, r2
 802092c:	461f      	mov	r7, r3
 802092e:	2209      	movs	r2, #9
 8020930:	3308      	adds	r3, #8
 8020932:	4606      	mov	r6, r0
 8020934:	fb93 f3f2 	sdiv	r3, r3, r2
 8020938:	2100      	movs	r1, #0
 802093a:	2201      	movs	r2, #1
 802093c:	429a      	cmp	r2, r3
 802093e:	db09      	blt.n	8020954 <__s2b+0x30>
 8020940:	4630      	mov	r0, r6
 8020942:	f7ff ff47 	bl	80207d4 <_Balloc>
 8020946:	b940      	cbnz	r0, 802095a <__s2b+0x36>
 8020948:	4602      	mov	r2, r0
 802094a:	4b19      	ldr	r3, [pc, #100]	@ (80209b0 <__s2b+0x8c>)
 802094c:	4819      	ldr	r0, [pc, #100]	@ (80209b4 <__s2b+0x90>)
 802094e:	21d3      	movs	r1, #211	@ 0xd3
 8020950:	f7ff f83a 	bl	801f9c8 <__assert_func>
 8020954:	0052      	lsls	r2, r2, #1
 8020956:	3101      	adds	r1, #1
 8020958:	e7f0      	b.n	802093c <__s2b+0x18>
 802095a:	9b08      	ldr	r3, [sp, #32]
 802095c:	6143      	str	r3, [r0, #20]
 802095e:	2d09      	cmp	r5, #9
 8020960:	f04f 0301 	mov.w	r3, #1
 8020964:	6103      	str	r3, [r0, #16]
 8020966:	dd16      	ble.n	8020996 <__s2b+0x72>
 8020968:	f104 0909 	add.w	r9, r4, #9
 802096c:	46c8      	mov	r8, r9
 802096e:	442c      	add	r4, r5
 8020970:	f818 3b01 	ldrb.w	r3, [r8], #1
 8020974:	4601      	mov	r1, r0
 8020976:	3b30      	subs	r3, #48	@ 0x30
 8020978:	220a      	movs	r2, #10
 802097a:	4630      	mov	r0, r6
 802097c:	f7ff ff8c 	bl	8020898 <__multadd>
 8020980:	45a0      	cmp	r8, r4
 8020982:	d1f5      	bne.n	8020970 <__s2b+0x4c>
 8020984:	f1a5 0408 	sub.w	r4, r5, #8
 8020988:	444c      	add	r4, r9
 802098a:	1b2d      	subs	r5, r5, r4
 802098c:	1963      	adds	r3, r4, r5
 802098e:	42bb      	cmp	r3, r7
 8020990:	db04      	blt.n	802099c <__s2b+0x78>
 8020992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020996:	340a      	adds	r4, #10
 8020998:	2509      	movs	r5, #9
 802099a:	e7f6      	b.n	802098a <__s2b+0x66>
 802099c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80209a0:	4601      	mov	r1, r0
 80209a2:	3b30      	subs	r3, #48	@ 0x30
 80209a4:	220a      	movs	r2, #10
 80209a6:	4630      	mov	r0, r6
 80209a8:	f7ff ff76 	bl	8020898 <__multadd>
 80209ac:	e7ee      	b.n	802098c <__s2b+0x68>
 80209ae:	bf00      	nop
 80209b0:	08027873 	.word	0x08027873
 80209b4:	08027884 	.word	0x08027884

080209b8 <__hi0bits>:
 80209b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80209bc:	4603      	mov	r3, r0
 80209be:	bf36      	itet	cc
 80209c0:	0403      	lslcc	r3, r0, #16
 80209c2:	2000      	movcs	r0, #0
 80209c4:	2010      	movcc	r0, #16
 80209c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80209ca:	bf3c      	itt	cc
 80209cc:	021b      	lslcc	r3, r3, #8
 80209ce:	3008      	addcc	r0, #8
 80209d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80209d4:	bf3c      	itt	cc
 80209d6:	011b      	lslcc	r3, r3, #4
 80209d8:	3004      	addcc	r0, #4
 80209da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80209de:	bf3c      	itt	cc
 80209e0:	009b      	lslcc	r3, r3, #2
 80209e2:	3002      	addcc	r0, #2
 80209e4:	2b00      	cmp	r3, #0
 80209e6:	db05      	blt.n	80209f4 <__hi0bits+0x3c>
 80209e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80209ec:	f100 0001 	add.w	r0, r0, #1
 80209f0:	bf08      	it	eq
 80209f2:	2020      	moveq	r0, #32
 80209f4:	4770      	bx	lr

080209f6 <__lo0bits>:
 80209f6:	6803      	ldr	r3, [r0, #0]
 80209f8:	4602      	mov	r2, r0
 80209fa:	f013 0007 	ands.w	r0, r3, #7
 80209fe:	d00b      	beq.n	8020a18 <__lo0bits+0x22>
 8020a00:	07d9      	lsls	r1, r3, #31
 8020a02:	d421      	bmi.n	8020a48 <__lo0bits+0x52>
 8020a04:	0798      	lsls	r0, r3, #30
 8020a06:	bf49      	itett	mi
 8020a08:	085b      	lsrmi	r3, r3, #1
 8020a0a:	089b      	lsrpl	r3, r3, #2
 8020a0c:	2001      	movmi	r0, #1
 8020a0e:	6013      	strmi	r3, [r2, #0]
 8020a10:	bf5c      	itt	pl
 8020a12:	6013      	strpl	r3, [r2, #0]
 8020a14:	2002      	movpl	r0, #2
 8020a16:	4770      	bx	lr
 8020a18:	b299      	uxth	r1, r3
 8020a1a:	b909      	cbnz	r1, 8020a20 <__lo0bits+0x2a>
 8020a1c:	0c1b      	lsrs	r3, r3, #16
 8020a1e:	2010      	movs	r0, #16
 8020a20:	b2d9      	uxtb	r1, r3
 8020a22:	b909      	cbnz	r1, 8020a28 <__lo0bits+0x32>
 8020a24:	3008      	adds	r0, #8
 8020a26:	0a1b      	lsrs	r3, r3, #8
 8020a28:	0719      	lsls	r1, r3, #28
 8020a2a:	bf04      	itt	eq
 8020a2c:	091b      	lsreq	r3, r3, #4
 8020a2e:	3004      	addeq	r0, #4
 8020a30:	0799      	lsls	r1, r3, #30
 8020a32:	bf04      	itt	eq
 8020a34:	089b      	lsreq	r3, r3, #2
 8020a36:	3002      	addeq	r0, #2
 8020a38:	07d9      	lsls	r1, r3, #31
 8020a3a:	d403      	bmi.n	8020a44 <__lo0bits+0x4e>
 8020a3c:	085b      	lsrs	r3, r3, #1
 8020a3e:	f100 0001 	add.w	r0, r0, #1
 8020a42:	d003      	beq.n	8020a4c <__lo0bits+0x56>
 8020a44:	6013      	str	r3, [r2, #0]
 8020a46:	4770      	bx	lr
 8020a48:	2000      	movs	r0, #0
 8020a4a:	4770      	bx	lr
 8020a4c:	2020      	movs	r0, #32
 8020a4e:	4770      	bx	lr

08020a50 <__i2b>:
 8020a50:	b510      	push	{r4, lr}
 8020a52:	460c      	mov	r4, r1
 8020a54:	2101      	movs	r1, #1
 8020a56:	f7ff febd 	bl	80207d4 <_Balloc>
 8020a5a:	4602      	mov	r2, r0
 8020a5c:	b928      	cbnz	r0, 8020a6a <__i2b+0x1a>
 8020a5e:	4b05      	ldr	r3, [pc, #20]	@ (8020a74 <__i2b+0x24>)
 8020a60:	4805      	ldr	r0, [pc, #20]	@ (8020a78 <__i2b+0x28>)
 8020a62:	f240 1145 	movw	r1, #325	@ 0x145
 8020a66:	f7fe ffaf 	bl	801f9c8 <__assert_func>
 8020a6a:	2301      	movs	r3, #1
 8020a6c:	6144      	str	r4, [r0, #20]
 8020a6e:	6103      	str	r3, [r0, #16]
 8020a70:	bd10      	pop	{r4, pc}
 8020a72:	bf00      	nop
 8020a74:	08027873 	.word	0x08027873
 8020a78:	08027884 	.word	0x08027884

08020a7c <__multiply>:
 8020a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a80:	4617      	mov	r7, r2
 8020a82:	690a      	ldr	r2, [r1, #16]
 8020a84:	693b      	ldr	r3, [r7, #16]
 8020a86:	429a      	cmp	r2, r3
 8020a88:	bfa8      	it	ge
 8020a8a:	463b      	movge	r3, r7
 8020a8c:	4689      	mov	r9, r1
 8020a8e:	bfa4      	itt	ge
 8020a90:	460f      	movge	r7, r1
 8020a92:	4699      	movge	r9, r3
 8020a94:	693d      	ldr	r5, [r7, #16]
 8020a96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8020a9a:	68bb      	ldr	r3, [r7, #8]
 8020a9c:	6879      	ldr	r1, [r7, #4]
 8020a9e:	eb05 060a 	add.w	r6, r5, sl
 8020aa2:	42b3      	cmp	r3, r6
 8020aa4:	b085      	sub	sp, #20
 8020aa6:	bfb8      	it	lt
 8020aa8:	3101      	addlt	r1, #1
 8020aaa:	f7ff fe93 	bl	80207d4 <_Balloc>
 8020aae:	b930      	cbnz	r0, 8020abe <__multiply+0x42>
 8020ab0:	4602      	mov	r2, r0
 8020ab2:	4b41      	ldr	r3, [pc, #260]	@ (8020bb8 <__multiply+0x13c>)
 8020ab4:	4841      	ldr	r0, [pc, #260]	@ (8020bbc <__multiply+0x140>)
 8020ab6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8020aba:	f7fe ff85 	bl	801f9c8 <__assert_func>
 8020abe:	f100 0414 	add.w	r4, r0, #20
 8020ac2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8020ac6:	4623      	mov	r3, r4
 8020ac8:	2200      	movs	r2, #0
 8020aca:	4573      	cmp	r3, lr
 8020acc:	d320      	bcc.n	8020b10 <__multiply+0x94>
 8020ace:	f107 0814 	add.w	r8, r7, #20
 8020ad2:	f109 0114 	add.w	r1, r9, #20
 8020ad6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8020ada:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8020ade:	9302      	str	r3, [sp, #8]
 8020ae0:	1beb      	subs	r3, r5, r7
 8020ae2:	3b15      	subs	r3, #21
 8020ae4:	f023 0303 	bic.w	r3, r3, #3
 8020ae8:	3304      	adds	r3, #4
 8020aea:	3715      	adds	r7, #21
 8020aec:	42bd      	cmp	r5, r7
 8020aee:	bf38      	it	cc
 8020af0:	2304      	movcc	r3, #4
 8020af2:	9301      	str	r3, [sp, #4]
 8020af4:	9b02      	ldr	r3, [sp, #8]
 8020af6:	9103      	str	r1, [sp, #12]
 8020af8:	428b      	cmp	r3, r1
 8020afa:	d80c      	bhi.n	8020b16 <__multiply+0x9a>
 8020afc:	2e00      	cmp	r6, #0
 8020afe:	dd03      	ble.n	8020b08 <__multiply+0x8c>
 8020b00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020b04:	2b00      	cmp	r3, #0
 8020b06:	d055      	beq.n	8020bb4 <__multiply+0x138>
 8020b08:	6106      	str	r6, [r0, #16]
 8020b0a:	b005      	add	sp, #20
 8020b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b10:	f843 2b04 	str.w	r2, [r3], #4
 8020b14:	e7d9      	b.n	8020aca <__multiply+0x4e>
 8020b16:	f8b1 a000 	ldrh.w	sl, [r1]
 8020b1a:	f1ba 0f00 	cmp.w	sl, #0
 8020b1e:	d01f      	beq.n	8020b60 <__multiply+0xe4>
 8020b20:	46c4      	mov	ip, r8
 8020b22:	46a1      	mov	r9, r4
 8020b24:	2700      	movs	r7, #0
 8020b26:	f85c 2b04 	ldr.w	r2, [ip], #4
 8020b2a:	f8d9 3000 	ldr.w	r3, [r9]
 8020b2e:	fa1f fb82 	uxth.w	fp, r2
 8020b32:	b29b      	uxth	r3, r3
 8020b34:	fb0a 330b 	mla	r3, sl, fp, r3
 8020b38:	443b      	add	r3, r7
 8020b3a:	f8d9 7000 	ldr.w	r7, [r9]
 8020b3e:	0c12      	lsrs	r2, r2, #16
 8020b40:	0c3f      	lsrs	r7, r7, #16
 8020b42:	fb0a 7202 	mla	r2, sl, r2, r7
 8020b46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8020b4a:	b29b      	uxth	r3, r3
 8020b4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020b50:	4565      	cmp	r5, ip
 8020b52:	f849 3b04 	str.w	r3, [r9], #4
 8020b56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8020b5a:	d8e4      	bhi.n	8020b26 <__multiply+0xaa>
 8020b5c:	9b01      	ldr	r3, [sp, #4]
 8020b5e:	50e7      	str	r7, [r4, r3]
 8020b60:	9b03      	ldr	r3, [sp, #12]
 8020b62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8020b66:	3104      	adds	r1, #4
 8020b68:	f1b9 0f00 	cmp.w	r9, #0
 8020b6c:	d020      	beq.n	8020bb0 <__multiply+0x134>
 8020b6e:	6823      	ldr	r3, [r4, #0]
 8020b70:	4647      	mov	r7, r8
 8020b72:	46a4      	mov	ip, r4
 8020b74:	f04f 0a00 	mov.w	sl, #0
 8020b78:	f8b7 b000 	ldrh.w	fp, [r7]
 8020b7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8020b80:	fb09 220b 	mla	r2, r9, fp, r2
 8020b84:	4452      	add	r2, sl
 8020b86:	b29b      	uxth	r3, r3
 8020b88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020b8c:	f84c 3b04 	str.w	r3, [ip], #4
 8020b90:	f857 3b04 	ldr.w	r3, [r7], #4
 8020b94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020b98:	f8bc 3000 	ldrh.w	r3, [ip]
 8020b9c:	fb09 330a 	mla	r3, r9, sl, r3
 8020ba0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020ba4:	42bd      	cmp	r5, r7
 8020ba6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020baa:	d8e5      	bhi.n	8020b78 <__multiply+0xfc>
 8020bac:	9a01      	ldr	r2, [sp, #4]
 8020bae:	50a3      	str	r3, [r4, r2]
 8020bb0:	3404      	adds	r4, #4
 8020bb2:	e79f      	b.n	8020af4 <__multiply+0x78>
 8020bb4:	3e01      	subs	r6, #1
 8020bb6:	e7a1      	b.n	8020afc <__multiply+0x80>
 8020bb8:	08027873 	.word	0x08027873
 8020bbc:	08027884 	.word	0x08027884

08020bc0 <__pow5mult>:
 8020bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020bc4:	4615      	mov	r5, r2
 8020bc6:	f012 0203 	ands.w	r2, r2, #3
 8020bca:	4607      	mov	r7, r0
 8020bcc:	460e      	mov	r6, r1
 8020bce:	d007      	beq.n	8020be0 <__pow5mult+0x20>
 8020bd0:	4c25      	ldr	r4, [pc, #148]	@ (8020c68 <__pow5mult+0xa8>)
 8020bd2:	3a01      	subs	r2, #1
 8020bd4:	2300      	movs	r3, #0
 8020bd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020bda:	f7ff fe5d 	bl	8020898 <__multadd>
 8020bde:	4606      	mov	r6, r0
 8020be0:	10ad      	asrs	r5, r5, #2
 8020be2:	d03d      	beq.n	8020c60 <__pow5mult+0xa0>
 8020be4:	69fc      	ldr	r4, [r7, #28]
 8020be6:	b97c      	cbnz	r4, 8020c08 <__pow5mult+0x48>
 8020be8:	2010      	movs	r0, #16
 8020bea:	f7ff fd3d 	bl	8020668 <malloc>
 8020bee:	4602      	mov	r2, r0
 8020bf0:	61f8      	str	r0, [r7, #28]
 8020bf2:	b928      	cbnz	r0, 8020c00 <__pow5mult+0x40>
 8020bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8020c6c <__pow5mult+0xac>)
 8020bf6:	481e      	ldr	r0, [pc, #120]	@ (8020c70 <__pow5mult+0xb0>)
 8020bf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020bfc:	f7fe fee4 	bl	801f9c8 <__assert_func>
 8020c00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020c04:	6004      	str	r4, [r0, #0]
 8020c06:	60c4      	str	r4, [r0, #12]
 8020c08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020c0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020c10:	b94c      	cbnz	r4, 8020c26 <__pow5mult+0x66>
 8020c12:	f240 2171 	movw	r1, #625	@ 0x271
 8020c16:	4638      	mov	r0, r7
 8020c18:	f7ff ff1a 	bl	8020a50 <__i2b>
 8020c1c:	2300      	movs	r3, #0
 8020c1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020c22:	4604      	mov	r4, r0
 8020c24:	6003      	str	r3, [r0, #0]
 8020c26:	f04f 0900 	mov.w	r9, #0
 8020c2a:	07eb      	lsls	r3, r5, #31
 8020c2c:	d50a      	bpl.n	8020c44 <__pow5mult+0x84>
 8020c2e:	4631      	mov	r1, r6
 8020c30:	4622      	mov	r2, r4
 8020c32:	4638      	mov	r0, r7
 8020c34:	f7ff ff22 	bl	8020a7c <__multiply>
 8020c38:	4631      	mov	r1, r6
 8020c3a:	4680      	mov	r8, r0
 8020c3c:	4638      	mov	r0, r7
 8020c3e:	f7ff fe09 	bl	8020854 <_Bfree>
 8020c42:	4646      	mov	r6, r8
 8020c44:	106d      	asrs	r5, r5, #1
 8020c46:	d00b      	beq.n	8020c60 <__pow5mult+0xa0>
 8020c48:	6820      	ldr	r0, [r4, #0]
 8020c4a:	b938      	cbnz	r0, 8020c5c <__pow5mult+0x9c>
 8020c4c:	4622      	mov	r2, r4
 8020c4e:	4621      	mov	r1, r4
 8020c50:	4638      	mov	r0, r7
 8020c52:	f7ff ff13 	bl	8020a7c <__multiply>
 8020c56:	6020      	str	r0, [r4, #0]
 8020c58:	f8c0 9000 	str.w	r9, [r0]
 8020c5c:	4604      	mov	r4, r0
 8020c5e:	e7e4      	b.n	8020c2a <__pow5mult+0x6a>
 8020c60:	4630      	mov	r0, r6
 8020c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020c66:	bf00      	nop
 8020c68:	08027a74 	.word	0x08027a74
 8020c6c:	080276d4 	.word	0x080276d4
 8020c70:	08027884 	.word	0x08027884

08020c74 <__lshift>:
 8020c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020c78:	460c      	mov	r4, r1
 8020c7a:	6849      	ldr	r1, [r1, #4]
 8020c7c:	6923      	ldr	r3, [r4, #16]
 8020c7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8020c82:	68a3      	ldr	r3, [r4, #8]
 8020c84:	4607      	mov	r7, r0
 8020c86:	4691      	mov	r9, r2
 8020c88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020c8c:	f108 0601 	add.w	r6, r8, #1
 8020c90:	42b3      	cmp	r3, r6
 8020c92:	db0b      	blt.n	8020cac <__lshift+0x38>
 8020c94:	4638      	mov	r0, r7
 8020c96:	f7ff fd9d 	bl	80207d4 <_Balloc>
 8020c9a:	4605      	mov	r5, r0
 8020c9c:	b948      	cbnz	r0, 8020cb2 <__lshift+0x3e>
 8020c9e:	4602      	mov	r2, r0
 8020ca0:	4b28      	ldr	r3, [pc, #160]	@ (8020d44 <__lshift+0xd0>)
 8020ca2:	4829      	ldr	r0, [pc, #164]	@ (8020d48 <__lshift+0xd4>)
 8020ca4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020ca8:	f7fe fe8e 	bl	801f9c8 <__assert_func>
 8020cac:	3101      	adds	r1, #1
 8020cae:	005b      	lsls	r3, r3, #1
 8020cb0:	e7ee      	b.n	8020c90 <__lshift+0x1c>
 8020cb2:	2300      	movs	r3, #0
 8020cb4:	f100 0114 	add.w	r1, r0, #20
 8020cb8:	f100 0210 	add.w	r2, r0, #16
 8020cbc:	4618      	mov	r0, r3
 8020cbe:	4553      	cmp	r3, sl
 8020cc0:	db33      	blt.n	8020d2a <__lshift+0xb6>
 8020cc2:	6920      	ldr	r0, [r4, #16]
 8020cc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020cc8:	f104 0314 	add.w	r3, r4, #20
 8020ccc:	f019 091f 	ands.w	r9, r9, #31
 8020cd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020cd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020cd8:	d02b      	beq.n	8020d32 <__lshift+0xbe>
 8020cda:	f1c9 0e20 	rsb	lr, r9, #32
 8020cde:	468a      	mov	sl, r1
 8020ce0:	2200      	movs	r2, #0
 8020ce2:	6818      	ldr	r0, [r3, #0]
 8020ce4:	fa00 f009 	lsl.w	r0, r0, r9
 8020ce8:	4310      	orrs	r0, r2
 8020cea:	f84a 0b04 	str.w	r0, [sl], #4
 8020cee:	f853 2b04 	ldr.w	r2, [r3], #4
 8020cf2:	459c      	cmp	ip, r3
 8020cf4:	fa22 f20e 	lsr.w	r2, r2, lr
 8020cf8:	d8f3      	bhi.n	8020ce2 <__lshift+0x6e>
 8020cfa:	ebac 0304 	sub.w	r3, ip, r4
 8020cfe:	3b15      	subs	r3, #21
 8020d00:	f023 0303 	bic.w	r3, r3, #3
 8020d04:	3304      	adds	r3, #4
 8020d06:	f104 0015 	add.w	r0, r4, #21
 8020d0a:	4560      	cmp	r0, ip
 8020d0c:	bf88      	it	hi
 8020d0e:	2304      	movhi	r3, #4
 8020d10:	50ca      	str	r2, [r1, r3]
 8020d12:	b10a      	cbz	r2, 8020d18 <__lshift+0xa4>
 8020d14:	f108 0602 	add.w	r6, r8, #2
 8020d18:	3e01      	subs	r6, #1
 8020d1a:	4638      	mov	r0, r7
 8020d1c:	612e      	str	r6, [r5, #16]
 8020d1e:	4621      	mov	r1, r4
 8020d20:	f7ff fd98 	bl	8020854 <_Bfree>
 8020d24:	4628      	mov	r0, r5
 8020d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020d2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8020d2e:	3301      	adds	r3, #1
 8020d30:	e7c5      	b.n	8020cbe <__lshift+0x4a>
 8020d32:	3904      	subs	r1, #4
 8020d34:	f853 2b04 	ldr.w	r2, [r3], #4
 8020d38:	f841 2f04 	str.w	r2, [r1, #4]!
 8020d3c:	459c      	cmp	ip, r3
 8020d3e:	d8f9      	bhi.n	8020d34 <__lshift+0xc0>
 8020d40:	e7ea      	b.n	8020d18 <__lshift+0xa4>
 8020d42:	bf00      	nop
 8020d44:	08027873 	.word	0x08027873
 8020d48:	08027884 	.word	0x08027884

08020d4c <__mcmp>:
 8020d4c:	690a      	ldr	r2, [r1, #16]
 8020d4e:	4603      	mov	r3, r0
 8020d50:	6900      	ldr	r0, [r0, #16]
 8020d52:	1a80      	subs	r0, r0, r2
 8020d54:	b530      	push	{r4, r5, lr}
 8020d56:	d10e      	bne.n	8020d76 <__mcmp+0x2a>
 8020d58:	3314      	adds	r3, #20
 8020d5a:	3114      	adds	r1, #20
 8020d5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8020d60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8020d64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8020d68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8020d6c:	4295      	cmp	r5, r2
 8020d6e:	d003      	beq.n	8020d78 <__mcmp+0x2c>
 8020d70:	d205      	bcs.n	8020d7e <__mcmp+0x32>
 8020d72:	f04f 30ff 	mov.w	r0, #4294967295
 8020d76:	bd30      	pop	{r4, r5, pc}
 8020d78:	42a3      	cmp	r3, r4
 8020d7a:	d3f3      	bcc.n	8020d64 <__mcmp+0x18>
 8020d7c:	e7fb      	b.n	8020d76 <__mcmp+0x2a>
 8020d7e:	2001      	movs	r0, #1
 8020d80:	e7f9      	b.n	8020d76 <__mcmp+0x2a>
	...

08020d84 <__mdiff>:
 8020d84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d88:	4689      	mov	r9, r1
 8020d8a:	4606      	mov	r6, r0
 8020d8c:	4611      	mov	r1, r2
 8020d8e:	4648      	mov	r0, r9
 8020d90:	4614      	mov	r4, r2
 8020d92:	f7ff ffdb 	bl	8020d4c <__mcmp>
 8020d96:	1e05      	subs	r5, r0, #0
 8020d98:	d112      	bne.n	8020dc0 <__mdiff+0x3c>
 8020d9a:	4629      	mov	r1, r5
 8020d9c:	4630      	mov	r0, r6
 8020d9e:	f7ff fd19 	bl	80207d4 <_Balloc>
 8020da2:	4602      	mov	r2, r0
 8020da4:	b928      	cbnz	r0, 8020db2 <__mdiff+0x2e>
 8020da6:	4b3f      	ldr	r3, [pc, #252]	@ (8020ea4 <__mdiff+0x120>)
 8020da8:	f240 2137 	movw	r1, #567	@ 0x237
 8020dac:	483e      	ldr	r0, [pc, #248]	@ (8020ea8 <__mdiff+0x124>)
 8020dae:	f7fe fe0b 	bl	801f9c8 <__assert_func>
 8020db2:	2301      	movs	r3, #1
 8020db4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020db8:	4610      	mov	r0, r2
 8020dba:	b003      	add	sp, #12
 8020dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020dc0:	bfbc      	itt	lt
 8020dc2:	464b      	movlt	r3, r9
 8020dc4:	46a1      	movlt	r9, r4
 8020dc6:	4630      	mov	r0, r6
 8020dc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020dcc:	bfba      	itte	lt
 8020dce:	461c      	movlt	r4, r3
 8020dd0:	2501      	movlt	r5, #1
 8020dd2:	2500      	movge	r5, #0
 8020dd4:	f7ff fcfe 	bl	80207d4 <_Balloc>
 8020dd8:	4602      	mov	r2, r0
 8020dda:	b918      	cbnz	r0, 8020de4 <__mdiff+0x60>
 8020ddc:	4b31      	ldr	r3, [pc, #196]	@ (8020ea4 <__mdiff+0x120>)
 8020dde:	f240 2145 	movw	r1, #581	@ 0x245
 8020de2:	e7e3      	b.n	8020dac <__mdiff+0x28>
 8020de4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020de8:	6926      	ldr	r6, [r4, #16]
 8020dea:	60c5      	str	r5, [r0, #12]
 8020dec:	f109 0310 	add.w	r3, r9, #16
 8020df0:	f109 0514 	add.w	r5, r9, #20
 8020df4:	f104 0e14 	add.w	lr, r4, #20
 8020df8:	f100 0b14 	add.w	fp, r0, #20
 8020dfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020e00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020e04:	9301      	str	r3, [sp, #4]
 8020e06:	46d9      	mov	r9, fp
 8020e08:	f04f 0c00 	mov.w	ip, #0
 8020e0c:	9b01      	ldr	r3, [sp, #4]
 8020e0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020e12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020e16:	9301      	str	r3, [sp, #4]
 8020e18:	fa1f f38a 	uxth.w	r3, sl
 8020e1c:	4619      	mov	r1, r3
 8020e1e:	b283      	uxth	r3, r0
 8020e20:	1acb      	subs	r3, r1, r3
 8020e22:	0c00      	lsrs	r0, r0, #16
 8020e24:	4463      	add	r3, ip
 8020e26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020e2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020e2e:	b29b      	uxth	r3, r3
 8020e30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020e34:	4576      	cmp	r6, lr
 8020e36:	f849 3b04 	str.w	r3, [r9], #4
 8020e3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020e3e:	d8e5      	bhi.n	8020e0c <__mdiff+0x88>
 8020e40:	1b33      	subs	r3, r6, r4
 8020e42:	3b15      	subs	r3, #21
 8020e44:	f023 0303 	bic.w	r3, r3, #3
 8020e48:	3415      	adds	r4, #21
 8020e4a:	3304      	adds	r3, #4
 8020e4c:	42a6      	cmp	r6, r4
 8020e4e:	bf38      	it	cc
 8020e50:	2304      	movcc	r3, #4
 8020e52:	441d      	add	r5, r3
 8020e54:	445b      	add	r3, fp
 8020e56:	461e      	mov	r6, r3
 8020e58:	462c      	mov	r4, r5
 8020e5a:	4544      	cmp	r4, r8
 8020e5c:	d30e      	bcc.n	8020e7c <__mdiff+0xf8>
 8020e5e:	f108 0103 	add.w	r1, r8, #3
 8020e62:	1b49      	subs	r1, r1, r5
 8020e64:	f021 0103 	bic.w	r1, r1, #3
 8020e68:	3d03      	subs	r5, #3
 8020e6a:	45a8      	cmp	r8, r5
 8020e6c:	bf38      	it	cc
 8020e6e:	2100      	movcc	r1, #0
 8020e70:	440b      	add	r3, r1
 8020e72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020e76:	b191      	cbz	r1, 8020e9e <__mdiff+0x11a>
 8020e78:	6117      	str	r7, [r2, #16]
 8020e7a:	e79d      	b.n	8020db8 <__mdiff+0x34>
 8020e7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8020e80:	46e6      	mov	lr, ip
 8020e82:	0c08      	lsrs	r0, r1, #16
 8020e84:	fa1c fc81 	uxtah	ip, ip, r1
 8020e88:	4471      	add	r1, lr
 8020e8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020e8e:	b289      	uxth	r1, r1
 8020e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020e94:	f846 1b04 	str.w	r1, [r6], #4
 8020e98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020e9c:	e7dd      	b.n	8020e5a <__mdiff+0xd6>
 8020e9e:	3f01      	subs	r7, #1
 8020ea0:	e7e7      	b.n	8020e72 <__mdiff+0xee>
 8020ea2:	bf00      	nop
 8020ea4:	08027873 	.word	0x08027873
 8020ea8:	08027884 	.word	0x08027884

08020eac <__ulp>:
 8020eac:	b082      	sub	sp, #8
 8020eae:	ed8d 0b00 	vstr	d0, [sp]
 8020eb2:	9a01      	ldr	r2, [sp, #4]
 8020eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8020ef4 <__ulp+0x48>)
 8020eb6:	4013      	ands	r3, r2
 8020eb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8020ebc:	2b00      	cmp	r3, #0
 8020ebe:	dc08      	bgt.n	8020ed2 <__ulp+0x26>
 8020ec0:	425b      	negs	r3, r3
 8020ec2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8020ec6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8020eca:	da04      	bge.n	8020ed6 <__ulp+0x2a>
 8020ecc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020ed0:	4113      	asrs	r3, r2
 8020ed2:	2200      	movs	r2, #0
 8020ed4:	e008      	b.n	8020ee8 <__ulp+0x3c>
 8020ed6:	f1a2 0314 	sub.w	r3, r2, #20
 8020eda:	2b1e      	cmp	r3, #30
 8020edc:	bfda      	itte	le
 8020ede:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8020ee2:	40da      	lsrle	r2, r3
 8020ee4:	2201      	movgt	r2, #1
 8020ee6:	2300      	movs	r3, #0
 8020ee8:	4619      	mov	r1, r3
 8020eea:	4610      	mov	r0, r2
 8020eec:	ec41 0b10 	vmov	d0, r0, r1
 8020ef0:	b002      	add	sp, #8
 8020ef2:	4770      	bx	lr
 8020ef4:	7ff00000 	.word	0x7ff00000

08020ef8 <__b2d>:
 8020ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020efc:	6906      	ldr	r6, [r0, #16]
 8020efe:	f100 0814 	add.w	r8, r0, #20
 8020f02:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8020f06:	1f37      	subs	r7, r6, #4
 8020f08:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8020f0c:	4610      	mov	r0, r2
 8020f0e:	f7ff fd53 	bl	80209b8 <__hi0bits>
 8020f12:	f1c0 0320 	rsb	r3, r0, #32
 8020f16:	280a      	cmp	r0, #10
 8020f18:	600b      	str	r3, [r1, #0]
 8020f1a:	491b      	ldr	r1, [pc, #108]	@ (8020f88 <__b2d+0x90>)
 8020f1c:	dc15      	bgt.n	8020f4a <__b2d+0x52>
 8020f1e:	f1c0 0c0b 	rsb	ip, r0, #11
 8020f22:	fa22 f30c 	lsr.w	r3, r2, ip
 8020f26:	45b8      	cmp	r8, r7
 8020f28:	ea43 0501 	orr.w	r5, r3, r1
 8020f2c:	bf34      	ite	cc
 8020f2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020f32:	2300      	movcs	r3, #0
 8020f34:	3015      	adds	r0, #21
 8020f36:	fa02 f000 	lsl.w	r0, r2, r0
 8020f3a:	fa23 f30c 	lsr.w	r3, r3, ip
 8020f3e:	4303      	orrs	r3, r0
 8020f40:	461c      	mov	r4, r3
 8020f42:	ec45 4b10 	vmov	d0, r4, r5
 8020f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020f4a:	45b8      	cmp	r8, r7
 8020f4c:	bf3a      	itte	cc
 8020f4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020f52:	f1a6 0708 	subcc.w	r7, r6, #8
 8020f56:	2300      	movcs	r3, #0
 8020f58:	380b      	subs	r0, #11
 8020f5a:	d012      	beq.n	8020f82 <__b2d+0x8a>
 8020f5c:	f1c0 0120 	rsb	r1, r0, #32
 8020f60:	fa23 f401 	lsr.w	r4, r3, r1
 8020f64:	4082      	lsls	r2, r0
 8020f66:	4322      	orrs	r2, r4
 8020f68:	4547      	cmp	r7, r8
 8020f6a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8020f6e:	bf8c      	ite	hi
 8020f70:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8020f74:	2200      	movls	r2, #0
 8020f76:	4083      	lsls	r3, r0
 8020f78:	40ca      	lsrs	r2, r1
 8020f7a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8020f7e:	4313      	orrs	r3, r2
 8020f80:	e7de      	b.n	8020f40 <__b2d+0x48>
 8020f82:	ea42 0501 	orr.w	r5, r2, r1
 8020f86:	e7db      	b.n	8020f40 <__b2d+0x48>
 8020f88:	3ff00000 	.word	0x3ff00000

08020f8c <__d2b>:
 8020f8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020f90:	460f      	mov	r7, r1
 8020f92:	2101      	movs	r1, #1
 8020f94:	ec59 8b10 	vmov	r8, r9, d0
 8020f98:	4616      	mov	r6, r2
 8020f9a:	f7ff fc1b 	bl	80207d4 <_Balloc>
 8020f9e:	4604      	mov	r4, r0
 8020fa0:	b930      	cbnz	r0, 8020fb0 <__d2b+0x24>
 8020fa2:	4602      	mov	r2, r0
 8020fa4:	4b23      	ldr	r3, [pc, #140]	@ (8021034 <__d2b+0xa8>)
 8020fa6:	4824      	ldr	r0, [pc, #144]	@ (8021038 <__d2b+0xac>)
 8020fa8:	f240 310f 	movw	r1, #783	@ 0x30f
 8020fac:	f7fe fd0c 	bl	801f9c8 <__assert_func>
 8020fb0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020fb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020fb8:	b10d      	cbz	r5, 8020fbe <__d2b+0x32>
 8020fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020fbe:	9301      	str	r3, [sp, #4]
 8020fc0:	f1b8 0300 	subs.w	r3, r8, #0
 8020fc4:	d023      	beq.n	802100e <__d2b+0x82>
 8020fc6:	4668      	mov	r0, sp
 8020fc8:	9300      	str	r3, [sp, #0]
 8020fca:	f7ff fd14 	bl	80209f6 <__lo0bits>
 8020fce:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020fd2:	b1d0      	cbz	r0, 802100a <__d2b+0x7e>
 8020fd4:	f1c0 0320 	rsb	r3, r0, #32
 8020fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8020fdc:	430b      	orrs	r3, r1
 8020fde:	40c2      	lsrs	r2, r0
 8020fe0:	6163      	str	r3, [r4, #20]
 8020fe2:	9201      	str	r2, [sp, #4]
 8020fe4:	9b01      	ldr	r3, [sp, #4]
 8020fe6:	61a3      	str	r3, [r4, #24]
 8020fe8:	2b00      	cmp	r3, #0
 8020fea:	bf0c      	ite	eq
 8020fec:	2201      	moveq	r2, #1
 8020fee:	2202      	movne	r2, #2
 8020ff0:	6122      	str	r2, [r4, #16]
 8020ff2:	b1a5      	cbz	r5, 802101e <__d2b+0x92>
 8020ff4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020ff8:	4405      	add	r5, r0
 8020ffa:	603d      	str	r5, [r7, #0]
 8020ffc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8021000:	6030      	str	r0, [r6, #0]
 8021002:	4620      	mov	r0, r4
 8021004:	b003      	add	sp, #12
 8021006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802100a:	6161      	str	r1, [r4, #20]
 802100c:	e7ea      	b.n	8020fe4 <__d2b+0x58>
 802100e:	a801      	add	r0, sp, #4
 8021010:	f7ff fcf1 	bl	80209f6 <__lo0bits>
 8021014:	9b01      	ldr	r3, [sp, #4]
 8021016:	6163      	str	r3, [r4, #20]
 8021018:	3020      	adds	r0, #32
 802101a:	2201      	movs	r2, #1
 802101c:	e7e8      	b.n	8020ff0 <__d2b+0x64>
 802101e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8021022:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8021026:	6038      	str	r0, [r7, #0]
 8021028:	6918      	ldr	r0, [r3, #16]
 802102a:	f7ff fcc5 	bl	80209b8 <__hi0bits>
 802102e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8021032:	e7e5      	b.n	8021000 <__d2b+0x74>
 8021034:	08027873 	.word	0x08027873
 8021038:	08027884 	.word	0x08027884

0802103c <__ratio>:
 802103c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021040:	4688      	mov	r8, r1
 8021042:	4669      	mov	r1, sp
 8021044:	4681      	mov	r9, r0
 8021046:	f7ff ff57 	bl	8020ef8 <__b2d>
 802104a:	a901      	add	r1, sp, #4
 802104c:	4640      	mov	r0, r8
 802104e:	ec55 4b10 	vmov	r4, r5, d0
 8021052:	f7ff ff51 	bl	8020ef8 <__b2d>
 8021056:	f8d8 3010 	ldr.w	r3, [r8, #16]
 802105a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 802105e:	1ad2      	subs	r2, r2, r3
 8021060:	e9dd 3100 	ldrd	r3, r1, [sp]
 8021064:	1a5b      	subs	r3, r3, r1
 8021066:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 802106a:	ec57 6b10 	vmov	r6, r7, d0
 802106e:	2b00      	cmp	r3, #0
 8021070:	bfd6      	itet	le
 8021072:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021076:	462a      	movgt	r2, r5
 8021078:	463a      	movle	r2, r7
 802107a:	46ab      	mov	fp, r5
 802107c:	46a2      	mov	sl, r4
 802107e:	bfce      	itee	gt
 8021080:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8021084:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8021088:	ee00 3a90 	vmovle	s1, r3
 802108c:	ec4b ab17 	vmov	d7, sl, fp
 8021090:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8021094:	b003      	add	sp, #12
 8021096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802109a <__copybits>:
 802109a:	3901      	subs	r1, #1
 802109c:	b570      	push	{r4, r5, r6, lr}
 802109e:	1149      	asrs	r1, r1, #5
 80210a0:	6914      	ldr	r4, [r2, #16]
 80210a2:	3101      	adds	r1, #1
 80210a4:	f102 0314 	add.w	r3, r2, #20
 80210a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80210ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80210b0:	1f05      	subs	r5, r0, #4
 80210b2:	42a3      	cmp	r3, r4
 80210b4:	d30c      	bcc.n	80210d0 <__copybits+0x36>
 80210b6:	1aa3      	subs	r3, r4, r2
 80210b8:	3b11      	subs	r3, #17
 80210ba:	f023 0303 	bic.w	r3, r3, #3
 80210be:	3211      	adds	r2, #17
 80210c0:	42a2      	cmp	r2, r4
 80210c2:	bf88      	it	hi
 80210c4:	2300      	movhi	r3, #0
 80210c6:	4418      	add	r0, r3
 80210c8:	2300      	movs	r3, #0
 80210ca:	4288      	cmp	r0, r1
 80210cc:	d305      	bcc.n	80210da <__copybits+0x40>
 80210ce:	bd70      	pop	{r4, r5, r6, pc}
 80210d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80210d4:	f845 6f04 	str.w	r6, [r5, #4]!
 80210d8:	e7eb      	b.n	80210b2 <__copybits+0x18>
 80210da:	f840 3b04 	str.w	r3, [r0], #4
 80210de:	e7f4      	b.n	80210ca <__copybits+0x30>

080210e0 <__any_on>:
 80210e0:	f100 0214 	add.w	r2, r0, #20
 80210e4:	6900      	ldr	r0, [r0, #16]
 80210e6:	114b      	asrs	r3, r1, #5
 80210e8:	4298      	cmp	r0, r3
 80210ea:	b510      	push	{r4, lr}
 80210ec:	db11      	blt.n	8021112 <__any_on+0x32>
 80210ee:	dd0a      	ble.n	8021106 <__any_on+0x26>
 80210f0:	f011 011f 	ands.w	r1, r1, #31
 80210f4:	d007      	beq.n	8021106 <__any_on+0x26>
 80210f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80210fa:	fa24 f001 	lsr.w	r0, r4, r1
 80210fe:	fa00 f101 	lsl.w	r1, r0, r1
 8021102:	428c      	cmp	r4, r1
 8021104:	d10b      	bne.n	802111e <__any_on+0x3e>
 8021106:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802110a:	4293      	cmp	r3, r2
 802110c:	d803      	bhi.n	8021116 <__any_on+0x36>
 802110e:	2000      	movs	r0, #0
 8021110:	bd10      	pop	{r4, pc}
 8021112:	4603      	mov	r3, r0
 8021114:	e7f7      	b.n	8021106 <__any_on+0x26>
 8021116:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802111a:	2900      	cmp	r1, #0
 802111c:	d0f5      	beq.n	802110a <__any_on+0x2a>
 802111e:	2001      	movs	r0, #1
 8021120:	e7f6      	b.n	8021110 <__any_on+0x30>

08021122 <sulp>:
 8021122:	b570      	push	{r4, r5, r6, lr}
 8021124:	4604      	mov	r4, r0
 8021126:	460d      	mov	r5, r1
 8021128:	4616      	mov	r6, r2
 802112a:	ec45 4b10 	vmov	d0, r4, r5
 802112e:	f7ff febd 	bl	8020eac <__ulp>
 8021132:	b17e      	cbz	r6, 8021154 <sulp+0x32>
 8021134:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8021138:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 802113c:	2b00      	cmp	r3, #0
 802113e:	dd09      	ble.n	8021154 <sulp+0x32>
 8021140:	051b      	lsls	r3, r3, #20
 8021142:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8021146:	2000      	movs	r0, #0
 8021148:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 802114c:	ec41 0b17 	vmov	d7, r0, r1
 8021150:	ee20 0b07 	vmul.f64	d0, d0, d7
 8021154:	bd70      	pop	{r4, r5, r6, pc}
	...

08021158 <_strtod_l>:
 8021158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802115c:	ed2d 8b0a 	vpush	{d8-d12}
 8021160:	b097      	sub	sp, #92	@ 0x5c
 8021162:	4688      	mov	r8, r1
 8021164:	920e      	str	r2, [sp, #56]	@ 0x38
 8021166:	2200      	movs	r2, #0
 8021168:	9212      	str	r2, [sp, #72]	@ 0x48
 802116a:	9005      	str	r0, [sp, #20]
 802116c:	f04f 0a00 	mov.w	sl, #0
 8021170:	f04f 0b00 	mov.w	fp, #0
 8021174:	460a      	mov	r2, r1
 8021176:	9211      	str	r2, [sp, #68]	@ 0x44
 8021178:	7811      	ldrb	r1, [r2, #0]
 802117a:	292b      	cmp	r1, #43	@ 0x2b
 802117c:	d04c      	beq.n	8021218 <_strtod_l+0xc0>
 802117e:	d839      	bhi.n	80211f4 <_strtod_l+0x9c>
 8021180:	290d      	cmp	r1, #13
 8021182:	d833      	bhi.n	80211ec <_strtod_l+0x94>
 8021184:	2908      	cmp	r1, #8
 8021186:	d833      	bhi.n	80211f0 <_strtod_l+0x98>
 8021188:	2900      	cmp	r1, #0
 802118a:	d03c      	beq.n	8021206 <_strtod_l+0xae>
 802118c:	2200      	movs	r2, #0
 802118e:	9208      	str	r2, [sp, #32]
 8021190:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8021192:	782a      	ldrb	r2, [r5, #0]
 8021194:	2a30      	cmp	r2, #48	@ 0x30
 8021196:	f040 80b7 	bne.w	8021308 <_strtod_l+0x1b0>
 802119a:	786a      	ldrb	r2, [r5, #1]
 802119c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80211a0:	2a58      	cmp	r2, #88	@ 0x58
 80211a2:	d170      	bne.n	8021286 <_strtod_l+0x12e>
 80211a4:	9302      	str	r3, [sp, #8]
 80211a6:	9b08      	ldr	r3, [sp, #32]
 80211a8:	9301      	str	r3, [sp, #4]
 80211aa:	ab12      	add	r3, sp, #72	@ 0x48
 80211ac:	9300      	str	r3, [sp, #0]
 80211ae:	4a90      	ldr	r2, [pc, #576]	@ (80213f0 <_strtod_l+0x298>)
 80211b0:	9805      	ldr	r0, [sp, #20]
 80211b2:	ab13      	add	r3, sp, #76	@ 0x4c
 80211b4:	a911      	add	r1, sp, #68	@ 0x44
 80211b6:	f001 fd79 	bl	8022cac <__gethex>
 80211ba:	f010 060f 	ands.w	r6, r0, #15
 80211be:	4604      	mov	r4, r0
 80211c0:	d005      	beq.n	80211ce <_strtod_l+0x76>
 80211c2:	2e06      	cmp	r6, #6
 80211c4:	d12a      	bne.n	802121c <_strtod_l+0xc4>
 80211c6:	3501      	adds	r5, #1
 80211c8:	2300      	movs	r3, #0
 80211ca:	9511      	str	r5, [sp, #68]	@ 0x44
 80211cc:	9308      	str	r3, [sp, #32]
 80211ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80211d0:	2b00      	cmp	r3, #0
 80211d2:	f040 8537 	bne.w	8021c44 <_strtod_l+0xaec>
 80211d6:	9b08      	ldr	r3, [sp, #32]
 80211d8:	ec4b ab10 	vmov	d0, sl, fp
 80211dc:	b1cb      	cbz	r3, 8021212 <_strtod_l+0xba>
 80211de:	eeb1 0b40 	vneg.f64	d0, d0
 80211e2:	b017      	add	sp, #92	@ 0x5c
 80211e4:	ecbd 8b0a 	vpop	{d8-d12}
 80211e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80211ec:	2920      	cmp	r1, #32
 80211ee:	d1cd      	bne.n	802118c <_strtod_l+0x34>
 80211f0:	3201      	adds	r2, #1
 80211f2:	e7c0      	b.n	8021176 <_strtod_l+0x1e>
 80211f4:	292d      	cmp	r1, #45	@ 0x2d
 80211f6:	d1c9      	bne.n	802118c <_strtod_l+0x34>
 80211f8:	2101      	movs	r1, #1
 80211fa:	9108      	str	r1, [sp, #32]
 80211fc:	1c51      	adds	r1, r2, #1
 80211fe:	9111      	str	r1, [sp, #68]	@ 0x44
 8021200:	7852      	ldrb	r2, [r2, #1]
 8021202:	2a00      	cmp	r2, #0
 8021204:	d1c4      	bne.n	8021190 <_strtod_l+0x38>
 8021206:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021208:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 802120c:	2b00      	cmp	r3, #0
 802120e:	f040 8517 	bne.w	8021c40 <_strtod_l+0xae8>
 8021212:	ec4b ab10 	vmov	d0, sl, fp
 8021216:	e7e4      	b.n	80211e2 <_strtod_l+0x8a>
 8021218:	2100      	movs	r1, #0
 802121a:	e7ee      	b.n	80211fa <_strtod_l+0xa2>
 802121c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 802121e:	b13a      	cbz	r2, 8021230 <_strtod_l+0xd8>
 8021220:	2135      	movs	r1, #53	@ 0x35
 8021222:	a814      	add	r0, sp, #80	@ 0x50
 8021224:	f7ff ff39 	bl	802109a <__copybits>
 8021228:	9912      	ldr	r1, [sp, #72]	@ 0x48
 802122a:	9805      	ldr	r0, [sp, #20]
 802122c:	f7ff fb12 	bl	8020854 <_Bfree>
 8021230:	1e73      	subs	r3, r6, #1
 8021232:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8021234:	2b04      	cmp	r3, #4
 8021236:	d806      	bhi.n	8021246 <_strtod_l+0xee>
 8021238:	e8df f003 	tbb	[pc, r3]
 802123c:	201d0314 	.word	0x201d0314
 8021240:	14          	.byte	0x14
 8021241:	00          	.byte	0x00
 8021242:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8021246:	05e3      	lsls	r3, r4, #23
 8021248:	bf48      	it	mi
 802124a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 802124e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8021252:	0d1b      	lsrs	r3, r3, #20
 8021254:	051b      	lsls	r3, r3, #20
 8021256:	2b00      	cmp	r3, #0
 8021258:	d1b9      	bne.n	80211ce <_strtod_l+0x76>
 802125a:	f7fe fb73 	bl	801f944 <__errno>
 802125e:	2322      	movs	r3, #34	@ 0x22
 8021260:	6003      	str	r3, [r0, #0]
 8021262:	e7b4      	b.n	80211ce <_strtod_l+0x76>
 8021264:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8021268:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 802126c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8021270:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8021274:	e7e7      	b.n	8021246 <_strtod_l+0xee>
 8021276:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80213f8 <_strtod_l+0x2a0>
 802127a:	e7e4      	b.n	8021246 <_strtod_l+0xee>
 802127c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8021280:	f04f 3aff 	mov.w	sl, #4294967295
 8021284:	e7df      	b.n	8021246 <_strtod_l+0xee>
 8021286:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021288:	1c5a      	adds	r2, r3, #1
 802128a:	9211      	str	r2, [sp, #68]	@ 0x44
 802128c:	785b      	ldrb	r3, [r3, #1]
 802128e:	2b30      	cmp	r3, #48	@ 0x30
 8021290:	d0f9      	beq.n	8021286 <_strtod_l+0x12e>
 8021292:	2b00      	cmp	r3, #0
 8021294:	d09b      	beq.n	80211ce <_strtod_l+0x76>
 8021296:	2301      	movs	r3, #1
 8021298:	9307      	str	r3, [sp, #28]
 802129a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802129c:	930a      	str	r3, [sp, #40]	@ 0x28
 802129e:	2300      	movs	r3, #0
 80212a0:	9306      	str	r3, [sp, #24]
 80212a2:	4699      	mov	r9, r3
 80212a4:	461d      	mov	r5, r3
 80212a6:	220a      	movs	r2, #10
 80212a8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80212aa:	7804      	ldrb	r4, [r0, #0]
 80212ac:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80212b0:	b2d9      	uxtb	r1, r3
 80212b2:	2909      	cmp	r1, #9
 80212b4:	d92a      	bls.n	802130c <_strtod_l+0x1b4>
 80212b6:	494f      	ldr	r1, [pc, #316]	@ (80213f4 <_strtod_l+0x29c>)
 80212b8:	2201      	movs	r2, #1
 80212ba:	f7fe f99b 	bl	801f5f4 <strncmp>
 80212be:	b398      	cbz	r0, 8021328 <_strtod_l+0x1d0>
 80212c0:	2000      	movs	r0, #0
 80212c2:	4622      	mov	r2, r4
 80212c4:	462b      	mov	r3, r5
 80212c6:	4607      	mov	r7, r0
 80212c8:	4601      	mov	r1, r0
 80212ca:	2a65      	cmp	r2, #101	@ 0x65
 80212cc:	d001      	beq.n	80212d2 <_strtod_l+0x17a>
 80212ce:	2a45      	cmp	r2, #69	@ 0x45
 80212d0:	d118      	bne.n	8021304 <_strtod_l+0x1ac>
 80212d2:	b91b      	cbnz	r3, 80212dc <_strtod_l+0x184>
 80212d4:	9b07      	ldr	r3, [sp, #28]
 80212d6:	4303      	orrs	r3, r0
 80212d8:	d095      	beq.n	8021206 <_strtod_l+0xae>
 80212da:	2300      	movs	r3, #0
 80212dc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80212e0:	f108 0201 	add.w	r2, r8, #1
 80212e4:	9211      	str	r2, [sp, #68]	@ 0x44
 80212e6:	f898 2001 	ldrb.w	r2, [r8, #1]
 80212ea:	2a2b      	cmp	r2, #43	@ 0x2b
 80212ec:	d074      	beq.n	80213d8 <_strtod_l+0x280>
 80212ee:	2a2d      	cmp	r2, #45	@ 0x2d
 80212f0:	d07a      	beq.n	80213e8 <_strtod_l+0x290>
 80212f2:	f04f 0e00 	mov.w	lr, #0
 80212f6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80212fa:	2c09      	cmp	r4, #9
 80212fc:	f240 8082 	bls.w	8021404 <_strtod_l+0x2ac>
 8021300:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8021304:	2400      	movs	r4, #0
 8021306:	e09d      	b.n	8021444 <_strtod_l+0x2ec>
 8021308:	2300      	movs	r3, #0
 802130a:	e7c5      	b.n	8021298 <_strtod_l+0x140>
 802130c:	2d08      	cmp	r5, #8
 802130e:	bfc8      	it	gt
 8021310:	9906      	ldrgt	r1, [sp, #24]
 8021312:	f100 0001 	add.w	r0, r0, #1
 8021316:	bfca      	itet	gt
 8021318:	fb02 3301 	mlagt	r3, r2, r1, r3
 802131c:	fb02 3909 	mlale	r9, r2, r9, r3
 8021320:	9306      	strgt	r3, [sp, #24]
 8021322:	3501      	adds	r5, #1
 8021324:	9011      	str	r0, [sp, #68]	@ 0x44
 8021326:	e7bf      	b.n	80212a8 <_strtod_l+0x150>
 8021328:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802132a:	1c5a      	adds	r2, r3, #1
 802132c:	9211      	str	r2, [sp, #68]	@ 0x44
 802132e:	785a      	ldrb	r2, [r3, #1]
 8021330:	b3bd      	cbz	r5, 80213a2 <_strtod_l+0x24a>
 8021332:	4607      	mov	r7, r0
 8021334:	462b      	mov	r3, r5
 8021336:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 802133a:	2909      	cmp	r1, #9
 802133c:	d912      	bls.n	8021364 <_strtod_l+0x20c>
 802133e:	2101      	movs	r1, #1
 8021340:	e7c3      	b.n	80212ca <_strtod_l+0x172>
 8021342:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021344:	1c5a      	adds	r2, r3, #1
 8021346:	9211      	str	r2, [sp, #68]	@ 0x44
 8021348:	785a      	ldrb	r2, [r3, #1]
 802134a:	3001      	adds	r0, #1
 802134c:	2a30      	cmp	r2, #48	@ 0x30
 802134e:	d0f8      	beq.n	8021342 <_strtod_l+0x1ea>
 8021350:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8021354:	2b08      	cmp	r3, #8
 8021356:	f200 847a 	bhi.w	8021c4e <_strtod_l+0xaf6>
 802135a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802135c:	930a      	str	r3, [sp, #40]	@ 0x28
 802135e:	4607      	mov	r7, r0
 8021360:	2000      	movs	r0, #0
 8021362:	4603      	mov	r3, r0
 8021364:	3a30      	subs	r2, #48	@ 0x30
 8021366:	f100 0101 	add.w	r1, r0, #1
 802136a:	d014      	beq.n	8021396 <_strtod_l+0x23e>
 802136c:	440f      	add	r7, r1
 802136e:	469c      	mov	ip, r3
 8021370:	f04f 0e0a 	mov.w	lr, #10
 8021374:	f10c 0401 	add.w	r4, ip, #1
 8021378:	1ae6      	subs	r6, r4, r3
 802137a:	42b1      	cmp	r1, r6
 802137c:	dc13      	bgt.n	80213a6 <_strtod_l+0x24e>
 802137e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8021382:	1819      	adds	r1, r3, r0
 8021384:	2908      	cmp	r1, #8
 8021386:	f103 0301 	add.w	r3, r3, #1
 802138a:	4403      	add	r3, r0
 802138c:	dc19      	bgt.n	80213c2 <_strtod_l+0x26a>
 802138e:	210a      	movs	r1, #10
 8021390:	fb01 2909 	mla	r9, r1, r9, r2
 8021394:	2100      	movs	r1, #0
 8021396:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021398:	1c50      	adds	r0, r2, #1
 802139a:	9011      	str	r0, [sp, #68]	@ 0x44
 802139c:	7852      	ldrb	r2, [r2, #1]
 802139e:	4608      	mov	r0, r1
 80213a0:	e7c9      	b.n	8021336 <_strtod_l+0x1de>
 80213a2:	4628      	mov	r0, r5
 80213a4:	e7d2      	b.n	802134c <_strtod_l+0x1f4>
 80213a6:	f1bc 0f08 	cmp.w	ip, #8
 80213aa:	dc03      	bgt.n	80213b4 <_strtod_l+0x25c>
 80213ac:	fb0e f909 	mul.w	r9, lr, r9
 80213b0:	46a4      	mov	ip, r4
 80213b2:	e7df      	b.n	8021374 <_strtod_l+0x21c>
 80213b4:	2c10      	cmp	r4, #16
 80213b6:	bfde      	ittt	le
 80213b8:	9e06      	ldrle	r6, [sp, #24]
 80213ba:	fb0e f606 	mulle.w	r6, lr, r6
 80213be:	9606      	strle	r6, [sp, #24]
 80213c0:	e7f6      	b.n	80213b0 <_strtod_l+0x258>
 80213c2:	290f      	cmp	r1, #15
 80213c4:	bfdf      	itttt	le
 80213c6:	9806      	ldrle	r0, [sp, #24]
 80213c8:	210a      	movle	r1, #10
 80213ca:	fb01 2200 	mlale	r2, r1, r0, r2
 80213ce:	9206      	strle	r2, [sp, #24]
 80213d0:	e7e0      	b.n	8021394 <_strtod_l+0x23c>
 80213d2:	2700      	movs	r7, #0
 80213d4:	2101      	movs	r1, #1
 80213d6:	e77d      	b.n	80212d4 <_strtod_l+0x17c>
 80213d8:	f04f 0e00 	mov.w	lr, #0
 80213dc:	f108 0202 	add.w	r2, r8, #2
 80213e0:	9211      	str	r2, [sp, #68]	@ 0x44
 80213e2:	f898 2002 	ldrb.w	r2, [r8, #2]
 80213e6:	e786      	b.n	80212f6 <_strtod_l+0x19e>
 80213e8:	f04f 0e01 	mov.w	lr, #1
 80213ec:	e7f6      	b.n	80213dc <_strtod_l+0x284>
 80213ee:	bf00      	nop
 80213f0:	08027b84 	.word	0x08027b84
 80213f4:	080278dd 	.word	0x080278dd
 80213f8:	7ff00000 	.word	0x7ff00000
 80213fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80213fe:	1c54      	adds	r4, r2, #1
 8021400:	9411      	str	r4, [sp, #68]	@ 0x44
 8021402:	7852      	ldrb	r2, [r2, #1]
 8021404:	2a30      	cmp	r2, #48	@ 0x30
 8021406:	d0f9      	beq.n	80213fc <_strtod_l+0x2a4>
 8021408:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 802140c:	2c08      	cmp	r4, #8
 802140e:	f63f af79 	bhi.w	8021304 <_strtod_l+0x1ac>
 8021412:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8021416:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021418:	9209      	str	r2, [sp, #36]	@ 0x24
 802141a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802141c:	1c54      	adds	r4, r2, #1
 802141e:	9411      	str	r4, [sp, #68]	@ 0x44
 8021420:	7852      	ldrb	r2, [r2, #1]
 8021422:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8021426:	2e09      	cmp	r6, #9
 8021428:	d937      	bls.n	802149a <_strtod_l+0x342>
 802142a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 802142c:	1ba4      	subs	r4, r4, r6
 802142e:	2c08      	cmp	r4, #8
 8021430:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8021434:	dc02      	bgt.n	802143c <_strtod_l+0x2e4>
 8021436:	4564      	cmp	r4, ip
 8021438:	bfa8      	it	ge
 802143a:	4664      	movge	r4, ip
 802143c:	f1be 0f00 	cmp.w	lr, #0
 8021440:	d000      	beq.n	8021444 <_strtod_l+0x2ec>
 8021442:	4264      	negs	r4, r4
 8021444:	2b00      	cmp	r3, #0
 8021446:	d14d      	bne.n	80214e4 <_strtod_l+0x38c>
 8021448:	9b07      	ldr	r3, [sp, #28]
 802144a:	4318      	orrs	r0, r3
 802144c:	f47f aebf 	bne.w	80211ce <_strtod_l+0x76>
 8021450:	2900      	cmp	r1, #0
 8021452:	f47f aed8 	bne.w	8021206 <_strtod_l+0xae>
 8021456:	2a69      	cmp	r2, #105	@ 0x69
 8021458:	d027      	beq.n	80214aa <_strtod_l+0x352>
 802145a:	dc24      	bgt.n	80214a6 <_strtod_l+0x34e>
 802145c:	2a49      	cmp	r2, #73	@ 0x49
 802145e:	d024      	beq.n	80214aa <_strtod_l+0x352>
 8021460:	2a4e      	cmp	r2, #78	@ 0x4e
 8021462:	f47f aed0 	bne.w	8021206 <_strtod_l+0xae>
 8021466:	4997      	ldr	r1, [pc, #604]	@ (80216c4 <_strtod_l+0x56c>)
 8021468:	a811      	add	r0, sp, #68	@ 0x44
 802146a:	f001 fe41 	bl	80230f0 <__match>
 802146e:	2800      	cmp	r0, #0
 8021470:	f43f aec9 	beq.w	8021206 <_strtod_l+0xae>
 8021474:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021476:	781b      	ldrb	r3, [r3, #0]
 8021478:	2b28      	cmp	r3, #40	@ 0x28
 802147a:	d12d      	bne.n	80214d8 <_strtod_l+0x380>
 802147c:	4992      	ldr	r1, [pc, #584]	@ (80216c8 <_strtod_l+0x570>)
 802147e:	aa14      	add	r2, sp, #80	@ 0x50
 8021480:	a811      	add	r0, sp, #68	@ 0x44
 8021482:	f001 fe49 	bl	8023118 <__hexnan>
 8021486:	2805      	cmp	r0, #5
 8021488:	d126      	bne.n	80214d8 <_strtod_l+0x380>
 802148a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802148c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8021490:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8021494:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8021498:	e699      	b.n	80211ce <_strtod_l+0x76>
 802149a:	240a      	movs	r4, #10
 802149c:	fb04 2c0c 	mla	ip, r4, ip, r2
 80214a0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80214a4:	e7b9      	b.n	802141a <_strtod_l+0x2c2>
 80214a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80214a8:	e7db      	b.n	8021462 <_strtod_l+0x30a>
 80214aa:	4988      	ldr	r1, [pc, #544]	@ (80216cc <_strtod_l+0x574>)
 80214ac:	a811      	add	r0, sp, #68	@ 0x44
 80214ae:	f001 fe1f 	bl	80230f0 <__match>
 80214b2:	2800      	cmp	r0, #0
 80214b4:	f43f aea7 	beq.w	8021206 <_strtod_l+0xae>
 80214b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80214ba:	4985      	ldr	r1, [pc, #532]	@ (80216d0 <_strtod_l+0x578>)
 80214bc:	3b01      	subs	r3, #1
 80214be:	a811      	add	r0, sp, #68	@ 0x44
 80214c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80214c2:	f001 fe15 	bl	80230f0 <__match>
 80214c6:	b910      	cbnz	r0, 80214ce <_strtod_l+0x376>
 80214c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80214ca:	3301      	adds	r3, #1
 80214cc:	9311      	str	r3, [sp, #68]	@ 0x44
 80214ce:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80216e4 <_strtod_l+0x58c>
 80214d2:	f04f 0a00 	mov.w	sl, #0
 80214d6:	e67a      	b.n	80211ce <_strtod_l+0x76>
 80214d8:	487e      	ldr	r0, [pc, #504]	@ (80216d4 <_strtod_l+0x57c>)
 80214da:	f001 fb5d 	bl	8022b98 <nan>
 80214de:	ec5b ab10 	vmov	sl, fp, d0
 80214e2:	e674      	b.n	80211ce <_strtod_l+0x76>
 80214e4:	ee07 9a90 	vmov	s15, r9
 80214e8:	1be2      	subs	r2, r4, r7
 80214ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80214ee:	2d00      	cmp	r5, #0
 80214f0:	bf08      	it	eq
 80214f2:	461d      	moveq	r5, r3
 80214f4:	2b10      	cmp	r3, #16
 80214f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80214f8:	461a      	mov	r2, r3
 80214fa:	bfa8      	it	ge
 80214fc:	2210      	movge	r2, #16
 80214fe:	2b09      	cmp	r3, #9
 8021500:	ec5b ab17 	vmov	sl, fp, d7
 8021504:	dc15      	bgt.n	8021532 <_strtod_l+0x3da>
 8021506:	1be1      	subs	r1, r4, r7
 8021508:	2900      	cmp	r1, #0
 802150a:	f43f ae60 	beq.w	80211ce <_strtod_l+0x76>
 802150e:	eba4 0107 	sub.w	r1, r4, r7
 8021512:	dd72      	ble.n	80215fa <_strtod_l+0x4a2>
 8021514:	2916      	cmp	r1, #22
 8021516:	dc59      	bgt.n	80215cc <_strtod_l+0x474>
 8021518:	4b6f      	ldr	r3, [pc, #444]	@ (80216d8 <_strtod_l+0x580>)
 802151a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802151c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8021520:	ed93 7b00 	vldr	d7, [r3]
 8021524:	ec4b ab16 	vmov	d6, sl, fp
 8021528:	ee27 7b06 	vmul.f64	d7, d7, d6
 802152c:	ec5b ab17 	vmov	sl, fp, d7
 8021530:	e64d      	b.n	80211ce <_strtod_l+0x76>
 8021532:	4969      	ldr	r1, [pc, #420]	@ (80216d8 <_strtod_l+0x580>)
 8021534:	eddd 6a06 	vldr	s13, [sp, #24]
 8021538:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 802153c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8021540:	2b0f      	cmp	r3, #15
 8021542:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8021546:	eea7 6b05 	vfma.f64	d6, d7, d5
 802154a:	ec5b ab16 	vmov	sl, fp, d6
 802154e:	ddda      	ble.n	8021506 <_strtod_l+0x3ae>
 8021550:	1a9a      	subs	r2, r3, r2
 8021552:	1be1      	subs	r1, r4, r7
 8021554:	440a      	add	r2, r1
 8021556:	2a00      	cmp	r2, #0
 8021558:	f340 8094 	ble.w	8021684 <_strtod_l+0x52c>
 802155c:	f012 000f 	ands.w	r0, r2, #15
 8021560:	d00a      	beq.n	8021578 <_strtod_l+0x420>
 8021562:	495d      	ldr	r1, [pc, #372]	@ (80216d8 <_strtod_l+0x580>)
 8021564:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8021568:	ed91 7b00 	vldr	d7, [r1]
 802156c:	ec4b ab16 	vmov	d6, sl, fp
 8021570:	ee27 7b06 	vmul.f64	d7, d7, d6
 8021574:	ec5b ab17 	vmov	sl, fp, d7
 8021578:	f032 020f 	bics.w	r2, r2, #15
 802157c:	d073      	beq.n	8021666 <_strtod_l+0x50e>
 802157e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8021582:	dd47      	ble.n	8021614 <_strtod_l+0x4bc>
 8021584:	2400      	movs	r4, #0
 8021586:	4625      	mov	r5, r4
 8021588:	9407      	str	r4, [sp, #28]
 802158a:	4626      	mov	r6, r4
 802158c:	9a05      	ldr	r2, [sp, #20]
 802158e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80216e4 <_strtod_l+0x58c>
 8021592:	2322      	movs	r3, #34	@ 0x22
 8021594:	6013      	str	r3, [r2, #0]
 8021596:	f04f 0a00 	mov.w	sl, #0
 802159a:	9b07      	ldr	r3, [sp, #28]
 802159c:	2b00      	cmp	r3, #0
 802159e:	f43f ae16 	beq.w	80211ce <_strtod_l+0x76>
 80215a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80215a4:	9805      	ldr	r0, [sp, #20]
 80215a6:	f7ff f955 	bl	8020854 <_Bfree>
 80215aa:	9805      	ldr	r0, [sp, #20]
 80215ac:	4631      	mov	r1, r6
 80215ae:	f7ff f951 	bl	8020854 <_Bfree>
 80215b2:	9805      	ldr	r0, [sp, #20]
 80215b4:	4629      	mov	r1, r5
 80215b6:	f7ff f94d 	bl	8020854 <_Bfree>
 80215ba:	9907      	ldr	r1, [sp, #28]
 80215bc:	9805      	ldr	r0, [sp, #20]
 80215be:	f7ff f949 	bl	8020854 <_Bfree>
 80215c2:	9805      	ldr	r0, [sp, #20]
 80215c4:	4621      	mov	r1, r4
 80215c6:	f7ff f945 	bl	8020854 <_Bfree>
 80215ca:	e600      	b.n	80211ce <_strtod_l+0x76>
 80215cc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80215d0:	1be0      	subs	r0, r4, r7
 80215d2:	4281      	cmp	r1, r0
 80215d4:	dbbc      	blt.n	8021550 <_strtod_l+0x3f8>
 80215d6:	4a40      	ldr	r2, [pc, #256]	@ (80216d8 <_strtod_l+0x580>)
 80215d8:	f1c3 030f 	rsb	r3, r3, #15
 80215dc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80215e0:	ed91 7b00 	vldr	d7, [r1]
 80215e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80215e6:	ec4b ab16 	vmov	d6, sl, fp
 80215ea:	1acb      	subs	r3, r1, r3
 80215ec:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80215f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80215f4:	ed92 6b00 	vldr	d6, [r2]
 80215f8:	e796      	b.n	8021528 <_strtod_l+0x3d0>
 80215fa:	3116      	adds	r1, #22
 80215fc:	dba8      	blt.n	8021550 <_strtod_l+0x3f8>
 80215fe:	4b36      	ldr	r3, [pc, #216]	@ (80216d8 <_strtod_l+0x580>)
 8021600:	1b3c      	subs	r4, r7, r4
 8021602:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8021606:	ed94 7b00 	vldr	d7, [r4]
 802160a:	ec4b ab16 	vmov	d6, sl, fp
 802160e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8021612:	e78b      	b.n	802152c <_strtod_l+0x3d4>
 8021614:	2000      	movs	r0, #0
 8021616:	ec4b ab17 	vmov	d7, sl, fp
 802161a:	4e30      	ldr	r6, [pc, #192]	@ (80216dc <_strtod_l+0x584>)
 802161c:	1112      	asrs	r2, r2, #4
 802161e:	4601      	mov	r1, r0
 8021620:	2a01      	cmp	r2, #1
 8021622:	dc23      	bgt.n	802166c <_strtod_l+0x514>
 8021624:	b108      	cbz	r0, 802162a <_strtod_l+0x4d2>
 8021626:	ec5b ab17 	vmov	sl, fp, d7
 802162a:	4a2c      	ldr	r2, [pc, #176]	@ (80216dc <_strtod_l+0x584>)
 802162c:	482c      	ldr	r0, [pc, #176]	@ (80216e0 <_strtod_l+0x588>)
 802162e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8021632:	ed92 7b00 	vldr	d7, [r2]
 8021636:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 802163a:	ec4b ab16 	vmov	d6, sl, fp
 802163e:	4a29      	ldr	r2, [pc, #164]	@ (80216e4 <_strtod_l+0x58c>)
 8021640:	ee27 7b06 	vmul.f64	d7, d7, d6
 8021644:	ee17 1a90 	vmov	r1, s15
 8021648:	400a      	ands	r2, r1
 802164a:	4282      	cmp	r2, r0
 802164c:	ec5b ab17 	vmov	sl, fp, d7
 8021650:	d898      	bhi.n	8021584 <_strtod_l+0x42c>
 8021652:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8021656:	4282      	cmp	r2, r0
 8021658:	bf86      	itte	hi
 802165a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80216e8 <_strtod_l+0x590>
 802165e:	f04f 3aff 	movhi.w	sl, #4294967295
 8021662:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8021666:	2200      	movs	r2, #0
 8021668:	9206      	str	r2, [sp, #24]
 802166a:	e076      	b.n	802175a <_strtod_l+0x602>
 802166c:	f012 0f01 	tst.w	r2, #1
 8021670:	d004      	beq.n	802167c <_strtod_l+0x524>
 8021672:	ed96 6b00 	vldr	d6, [r6]
 8021676:	2001      	movs	r0, #1
 8021678:	ee27 7b06 	vmul.f64	d7, d7, d6
 802167c:	3101      	adds	r1, #1
 802167e:	1052      	asrs	r2, r2, #1
 8021680:	3608      	adds	r6, #8
 8021682:	e7cd      	b.n	8021620 <_strtod_l+0x4c8>
 8021684:	d0ef      	beq.n	8021666 <_strtod_l+0x50e>
 8021686:	4252      	negs	r2, r2
 8021688:	f012 000f 	ands.w	r0, r2, #15
 802168c:	d00a      	beq.n	80216a4 <_strtod_l+0x54c>
 802168e:	4912      	ldr	r1, [pc, #72]	@ (80216d8 <_strtod_l+0x580>)
 8021690:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8021694:	ed91 7b00 	vldr	d7, [r1]
 8021698:	ec4b ab16 	vmov	d6, sl, fp
 802169c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80216a0:	ec5b ab17 	vmov	sl, fp, d7
 80216a4:	1112      	asrs	r2, r2, #4
 80216a6:	d0de      	beq.n	8021666 <_strtod_l+0x50e>
 80216a8:	2a1f      	cmp	r2, #31
 80216aa:	dd1f      	ble.n	80216ec <_strtod_l+0x594>
 80216ac:	2400      	movs	r4, #0
 80216ae:	4625      	mov	r5, r4
 80216b0:	9407      	str	r4, [sp, #28]
 80216b2:	4626      	mov	r6, r4
 80216b4:	9a05      	ldr	r2, [sp, #20]
 80216b6:	2322      	movs	r3, #34	@ 0x22
 80216b8:	f04f 0a00 	mov.w	sl, #0
 80216bc:	f04f 0b00 	mov.w	fp, #0
 80216c0:	6013      	str	r3, [r2, #0]
 80216c2:	e76a      	b.n	802159a <_strtod_l+0x442>
 80216c4:	08027750 	.word	0x08027750
 80216c8:	08027b70 	.word	0x08027b70
 80216cc:	08027748 	.word	0x08027748
 80216d0:	08027811 	.word	0x08027811
 80216d4:	0802780d 	.word	0x0802780d
 80216d8:	08027aa8 	.word	0x08027aa8
 80216dc:	08027a80 	.word	0x08027a80
 80216e0:	7ca00000 	.word	0x7ca00000
 80216e4:	7ff00000 	.word	0x7ff00000
 80216e8:	7fefffff 	.word	0x7fefffff
 80216ec:	f012 0110 	ands.w	r1, r2, #16
 80216f0:	bf18      	it	ne
 80216f2:	216a      	movne	r1, #106	@ 0x6a
 80216f4:	9106      	str	r1, [sp, #24]
 80216f6:	ec4b ab17 	vmov	d7, sl, fp
 80216fa:	49af      	ldr	r1, [pc, #700]	@ (80219b8 <_strtod_l+0x860>)
 80216fc:	2000      	movs	r0, #0
 80216fe:	07d6      	lsls	r6, r2, #31
 8021700:	d504      	bpl.n	802170c <_strtod_l+0x5b4>
 8021702:	ed91 6b00 	vldr	d6, [r1]
 8021706:	2001      	movs	r0, #1
 8021708:	ee27 7b06 	vmul.f64	d7, d7, d6
 802170c:	1052      	asrs	r2, r2, #1
 802170e:	f101 0108 	add.w	r1, r1, #8
 8021712:	d1f4      	bne.n	80216fe <_strtod_l+0x5a6>
 8021714:	b108      	cbz	r0, 802171a <_strtod_l+0x5c2>
 8021716:	ec5b ab17 	vmov	sl, fp, d7
 802171a:	9a06      	ldr	r2, [sp, #24]
 802171c:	b1b2      	cbz	r2, 802174c <_strtod_l+0x5f4>
 802171e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8021722:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8021726:	2a00      	cmp	r2, #0
 8021728:	4658      	mov	r0, fp
 802172a:	dd0f      	ble.n	802174c <_strtod_l+0x5f4>
 802172c:	2a1f      	cmp	r2, #31
 802172e:	dd55      	ble.n	80217dc <_strtod_l+0x684>
 8021730:	2a34      	cmp	r2, #52	@ 0x34
 8021732:	bfde      	ittt	le
 8021734:	f04f 32ff 	movle.w	r2, #4294967295
 8021738:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 802173c:	408a      	lslle	r2, r1
 802173e:	f04f 0a00 	mov.w	sl, #0
 8021742:	bfcc      	ite	gt
 8021744:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8021748:	ea02 0b00 	andle.w	fp, r2, r0
 802174c:	ec4b ab17 	vmov	d7, sl, fp
 8021750:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021758:	d0a8      	beq.n	80216ac <_strtod_l+0x554>
 802175a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802175c:	9805      	ldr	r0, [sp, #20]
 802175e:	f8cd 9000 	str.w	r9, [sp]
 8021762:	462a      	mov	r2, r5
 8021764:	f7ff f8de 	bl	8020924 <__s2b>
 8021768:	9007      	str	r0, [sp, #28]
 802176a:	2800      	cmp	r0, #0
 802176c:	f43f af0a 	beq.w	8021584 <_strtod_l+0x42c>
 8021770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021772:	1b3f      	subs	r7, r7, r4
 8021774:	2b00      	cmp	r3, #0
 8021776:	bfb4      	ite	lt
 8021778:	463b      	movlt	r3, r7
 802177a:	2300      	movge	r3, #0
 802177c:	930a      	str	r3, [sp, #40]	@ 0x28
 802177e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021780:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80219a8 <_strtod_l+0x850>
 8021784:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8021788:	2400      	movs	r4, #0
 802178a:	930d      	str	r3, [sp, #52]	@ 0x34
 802178c:	4625      	mov	r5, r4
 802178e:	9b07      	ldr	r3, [sp, #28]
 8021790:	9805      	ldr	r0, [sp, #20]
 8021792:	6859      	ldr	r1, [r3, #4]
 8021794:	f7ff f81e 	bl	80207d4 <_Balloc>
 8021798:	4606      	mov	r6, r0
 802179a:	2800      	cmp	r0, #0
 802179c:	f43f aef6 	beq.w	802158c <_strtod_l+0x434>
 80217a0:	9b07      	ldr	r3, [sp, #28]
 80217a2:	691a      	ldr	r2, [r3, #16]
 80217a4:	ec4b ab19 	vmov	d9, sl, fp
 80217a8:	3202      	adds	r2, #2
 80217aa:	f103 010c 	add.w	r1, r3, #12
 80217ae:	0092      	lsls	r2, r2, #2
 80217b0:	300c      	adds	r0, #12
 80217b2:	f7fe f8f4 	bl	801f99e <memcpy>
 80217b6:	eeb0 0b49 	vmov.f64	d0, d9
 80217ba:	9805      	ldr	r0, [sp, #20]
 80217bc:	aa14      	add	r2, sp, #80	@ 0x50
 80217be:	a913      	add	r1, sp, #76	@ 0x4c
 80217c0:	f7ff fbe4 	bl	8020f8c <__d2b>
 80217c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80217c6:	2800      	cmp	r0, #0
 80217c8:	f43f aee0 	beq.w	802158c <_strtod_l+0x434>
 80217cc:	9805      	ldr	r0, [sp, #20]
 80217ce:	2101      	movs	r1, #1
 80217d0:	f7ff f93e 	bl	8020a50 <__i2b>
 80217d4:	4605      	mov	r5, r0
 80217d6:	b940      	cbnz	r0, 80217ea <_strtod_l+0x692>
 80217d8:	2500      	movs	r5, #0
 80217da:	e6d7      	b.n	802158c <_strtod_l+0x434>
 80217dc:	f04f 31ff 	mov.w	r1, #4294967295
 80217e0:	fa01 f202 	lsl.w	r2, r1, r2
 80217e4:	ea02 0a0a 	and.w	sl, r2, sl
 80217e8:	e7b0      	b.n	802174c <_strtod_l+0x5f4>
 80217ea:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80217ec:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80217ee:	2f00      	cmp	r7, #0
 80217f0:	bfab      	itete	ge
 80217f2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80217f4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80217f6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80217fa:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80217fe:	bfac      	ite	ge
 8021800:	eb07 0903 	addge.w	r9, r7, r3
 8021804:	eba3 0807 	sublt.w	r8, r3, r7
 8021808:	9b06      	ldr	r3, [sp, #24]
 802180a:	1aff      	subs	r7, r7, r3
 802180c:	4417      	add	r7, r2
 802180e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8021812:	4a6a      	ldr	r2, [pc, #424]	@ (80219bc <_strtod_l+0x864>)
 8021814:	3f01      	subs	r7, #1
 8021816:	4297      	cmp	r7, r2
 8021818:	da51      	bge.n	80218be <_strtod_l+0x766>
 802181a:	1bd1      	subs	r1, r2, r7
 802181c:	291f      	cmp	r1, #31
 802181e:	eba3 0301 	sub.w	r3, r3, r1
 8021822:	f04f 0201 	mov.w	r2, #1
 8021826:	dc3e      	bgt.n	80218a6 <_strtod_l+0x74e>
 8021828:	408a      	lsls	r2, r1
 802182a:	920c      	str	r2, [sp, #48]	@ 0x30
 802182c:	2200      	movs	r2, #0
 802182e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8021830:	eb09 0703 	add.w	r7, r9, r3
 8021834:	4498      	add	r8, r3
 8021836:	9b06      	ldr	r3, [sp, #24]
 8021838:	45b9      	cmp	r9, r7
 802183a:	4498      	add	r8, r3
 802183c:	464b      	mov	r3, r9
 802183e:	bfa8      	it	ge
 8021840:	463b      	movge	r3, r7
 8021842:	4543      	cmp	r3, r8
 8021844:	bfa8      	it	ge
 8021846:	4643      	movge	r3, r8
 8021848:	2b00      	cmp	r3, #0
 802184a:	bfc2      	ittt	gt
 802184c:	1aff      	subgt	r7, r7, r3
 802184e:	eba8 0803 	subgt.w	r8, r8, r3
 8021852:	eba9 0903 	subgt.w	r9, r9, r3
 8021856:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021858:	2b00      	cmp	r3, #0
 802185a:	dd16      	ble.n	802188a <_strtod_l+0x732>
 802185c:	4629      	mov	r1, r5
 802185e:	9805      	ldr	r0, [sp, #20]
 8021860:	461a      	mov	r2, r3
 8021862:	f7ff f9ad 	bl	8020bc0 <__pow5mult>
 8021866:	4605      	mov	r5, r0
 8021868:	2800      	cmp	r0, #0
 802186a:	d0b5      	beq.n	80217d8 <_strtod_l+0x680>
 802186c:	4601      	mov	r1, r0
 802186e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8021870:	9805      	ldr	r0, [sp, #20]
 8021872:	f7ff f903 	bl	8020a7c <__multiply>
 8021876:	900f      	str	r0, [sp, #60]	@ 0x3c
 8021878:	2800      	cmp	r0, #0
 802187a:	f43f ae87 	beq.w	802158c <_strtod_l+0x434>
 802187e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021880:	9805      	ldr	r0, [sp, #20]
 8021882:	f7fe ffe7 	bl	8020854 <_Bfree>
 8021886:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021888:	9312      	str	r3, [sp, #72]	@ 0x48
 802188a:	2f00      	cmp	r7, #0
 802188c:	dc1b      	bgt.n	80218c6 <_strtod_l+0x76e>
 802188e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021890:	2b00      	cmp	r3, #0
 8021892:	dd21      	ble.n	80218d8 <_strtod_l+0x780>
 8021894:	4631      	mov	r1, r6
 8021896:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021898:	9805      	ldr	r0, [sp, #20]
 802189a:	f7ff f991 	bl	8020bc0 <__pow5mult>
 802189e:	4606      	mov	r6, r0
 80218a0:	b9d0      	cbnz	r0, 80218d8 <_strtod_l+0x780>
 80218a2:	2600      	movs	r6, #0
 80218a4:	e672      	b.n	802158c <_strtod_l+0x434>
 80218a6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80218aa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80218ae:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80218b2:	37e2      	adds	r7, #226	@ 0xe2
 80218b4:	fa02 f107 	lsl.w	r1, r2, r7
 80218b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80218ba:	920c      	str	r2, [sp, #48]	@ 0x30
 80218bc:	e7b8      	b.n	8021830 <_strtod_l+0x6d8>
 80218be:	2200      	movs	r2, #0
 80218c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80218c2:	2201      	movs	r2, #1
 80218c4:	e7f9      	b.n	80218ba <_strtod_l+0x762>
 80218c6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80218c8:	9805      	ldr	r0, [sp, #20]
 80218ca:	463a      	mov	r2, r7
 80218cc:	f7ff f9d2 	bl	8020c74 <__lshift>
 80218d0:	9012      	str	r0, [sp, #72]	@ 0x48
 80218d2:	2800      	cmp	r0, #0
 80218d4:	d1db      	bne.n	802188e <_strtod_l+0x736>
 80218d6:	e659      	b.n	802158c <_strtod_l+0x434>
 80218d8:	f1b8 0f00 	cmp.w	r8, #0
 80218dc:	dd07      	ble.n	80218ee <_strtod_l+0x796>
 80218de:	4631      	mov	r1, r6
 80218e0:	9805      	ldr	r0, [sp, #20]
 80218e2:	4642      	mov	r2, r8
 80218e4:	f7ff f9c6 	bl	8020c74 <__lshift>
 80218e8:	4606      	mov	r6, r0
 80218ea:	2800      	cmp	r0, #0
 80218ec:	d0d9      	beq.n	80218a2 <_strtod_l+0x74a>
 80218ee:	f1b9 0f00 	cmp.w	r9, #0
 80218f2:	dd08      	ble.n	8021906 <_strtod_l+0x7ae>
 80218f4:	4629      	mov	r1, r5
 80218f6:	9805      	ldr	r0, [sp, #20]
 80218f8:	464a      	mov	r2, r9
 80218fa:	f7ff f9bb 	bl	8020c74 <__lshift>
 80218fe:	4605      	mov	r5, r0
 8021900:	2800      	cmp	r0, #0
 8021902:	f43f ae43 	beq.w	802158c <_strtod_l+0x434>
 8021906:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021908:	9805      	ldr	r0, [sp, #20]
 802190a:	4632      	mov	r2, r6
 802190c:	f7ff fa3a 	bl	8020d84 <__mdiff>
 8021910:	4604      	mov	r4, r0
 8021912:	2800      	cmp	r0, #0
 8021914:	f43f ae3a 	beq.w	802158c <_strtod_l+0x434>
 8021918:	2300      	movs	r3, #0
 802191a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 802191e:	60c3      	str	r3, [r0, #12]
 8021920:	4629      	mov	r1, r5
 8021922:	f7ff fa13 	bl	8020d4c <__mcmp>
 8021926:	2800      	cmp	r0, #0
 8021928:	da4c      	bge.n	80219c4 <_strtod_l+0x86c>
 802192a:	ea58 080a 	orrs.w	r8, r8, sl
 802192e:	d172      	bne.n	8021a16 <_strtod_l+0x8be>
 8021930:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021934:	2b00      	cmp	r3, #0
 8021936:	d16e      	bne.n	8021a16 <_strtod_l+0x8be>
 8021938:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802193c:	0d1b      	lsrs	r3, r3, #20
 802193e:	051b      	lsls	r3, r3, #20
 8021940:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021944:	d967      	bls.n	8021a16 <_strtod_l+0x8be>
 8021946:	6963      	ldr	r3, [r4, #20]
 8021948:	b913      	cbnz	r3, 8021950 <_strtod_l+0x7f8>
 802194a:	6923      	ldr	r3, [r4, #16]
 802194c:	2b01      	cmp	r3, #1
 802194e:	dd62      	ble.n	8021a16 <_strtod_l+0x8be>
 8021950:	4621      	mov	r1, r4
 8021952:	2201      	movs	r2, #1
 8021954:	9805      	ldr	r0, [sp, #20]
 8021956:	f7ff f98d 	bl	8020c74 <__lshift>
 802195a:	4629      	mov	r1, r5
 802195c:	4604      	mov	r4, r0
 802195e:	f7ff f9f5 	bl	8020d4c <__mcmp>
 8021962:	2800      	cmp	r0, #0
 8021964:	dd57      	ble.n	8021a16 <_strtod_l+0x8be>
 8021966:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802196a:	9a06      	ldr	r2, [sp, #24]
 802196c:	0d1b      	lsrs	r3, r3, #20
 802196e:	051b      	lsls	r3, r3, #20
 8021970:	2a00      	cmp	r2, #0
 8021972:	d06e      	beq.n	8021a52 <_strtod_l+0x8fa>
 8021974:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021978:	d86b      	bhi.n	8021a52 <_strtod_l+0x8fa>
 802197a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 802197e:	f67f ae99 	bls.w	80216b4 <_strtod_l+0x55c>
 8021982:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80219b0 <_strtod_l+0x858>
 8021986:	ec4b ab16 	vmov	d6, sl, fp
 802198a:	4b0d      	ldr	r3, [pc, #52]	@ (80219c0 <_strtod_l+0x868>)
 802198c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021990:	ee17 2a90 	vmov	r2, s15
 8021994:	4013      	ands	r3, r2
 8021996:	ec5b ab17 	vmov	sl, fp, d7
 802199a:	2b00      	cmp	r3, #0
 802199c:	f47f ae01 	bne.w	80215a2 <_strtod_l+0x44a>
 80219a0:	9a05      	ldr	r2, [sp, #20]
 80219a2:	2322      	movs	r3, #34	@ 0x22
 80219a4:	6013      	str	r3, [r2, #0]
 80219a6:	e5fc      	b.n	80215a2 <_strtod_l+0x44a>
 80219a8:	ffc00000 	.word	0xffc00000
 80219ac:	41dfffff 	.word	0x41dfffff
 80219b0:	00000000 	.word	0x00000000
 80219b4:	39500000 	.word	0x39500000
 80219b8:	08027b98 	.word	0x08027b98
 80219bc:	fffffc02 	.word	0xfffffc02
 80219c0:	7ff00000 	.word	0x7ff00000
 80219c4:	46d9      	mov	r9, fp
 80219c6:	d15d      	bne.n	8021a84 <_strtod_l+0x92c>
 80219c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80219cc:	f1b8 0f00 	cmp.w	r8, #0
 80219d0:	d02a      	beq.n	8021a28 <_strtod_l+0x8d0>
 80219d2:	4aa9      	ldr	r2, [pc, #676]	@ (8021c78 <_strtod_l+0xb20>)
 80219d4:	4293      	cmp	r3, r2
 80219d6:	d12a      	bne.n	8021a2e <_strtod_l+0x8d6>
 80219d8:	9b06      	ldr	r3, [sp, #24]
 80219da:	4652      	mov	r2, sl
 80219dc:	b1fb      	cbz	r3, 8021a1e <_strtod_l+0x8c6>
 80219de:	4ba7      	ldr	r3, [pc, #668]	@ (8021c7c <_strtod_l+0xb24>)
 80219e0:	ea0b 0303 	and.w	r3, fp, r3
 80219e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80219e8:	f04f 31ff 	mov.w	r1, #4294967295
 80219ec:	d81a      	bhi.n	8021a24 <_strtod_l+0x8cc>
 80219ee:	0d1b      	lsrs	r3, r3, #20
 80219f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80219f4:	fa01 f303 	lsl.w	r3, r1, r3
 80219f8:	429a      	cmp	r2, r3
 80219fa:	d118      	bne.n	8021a2e <_strtod_l+0x8d6>
 80219fc:	4ba0      	ldr	r3, [pc, #640]	@ (8021c80 <_strtod_l+0xb28>)
 80219fe:	4599      	cmp	r9, r3
 8021a00:	d102      	bne.n	8021a08 <_strtod_l+0x8b0>
 8021a02:	3201      	adds	r2, #1
 8021a04:	f43f adc2 	beq.w	802158c <_strtod_l+0x434>
 8021a08:	4b9c      	ldr	r3, [pc, #624]	@ (8021c7c <_strtod_l+0xb24>)
 8021a0a:	ea09 0303 	and.w	r3, r9, r3
 8021a0e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8021a12:	f04f 0a00 	mov.w	sl, #0
 8021a16:	9b06      	ldr	r3, [sp, #24]
 8021a18:	2b00      	cmp	r3, #0
 8021a1a:	d1b2      	bne.n	8021982 <_strtod_l+0x82a>
 8021a1c:	e5c1      	b.n	80215a2 <_strtod_l+0x44a>
 8021a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8021a22:	e7e9      	b.n	80219f8 <_strtod_l+0x8a0>
 8021a24:	460b      	mov	r3, r1
 8021a26:	e7e7      	b.n	80219f8 <_strtod_l+0x8a0>
 8021a28:	ea53 030a 	orrs.w	r3, r3, sl
 8021a2c:	d09b      	beq.n	8021966 <_strtod_l+0x80e>
 8021a2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021a30:	b1c3      	cbz	r3, 8021a64 <_strtod_l+0x90c>
 8021a32:	ea13 0f09 	tst.w	r3, r9
 8021a36:	d0ee      	beq.n	8021a16 <_strtod_l+0x8be>
 8021a38:	9a06      	ldr	r2, [sp, #24]
 8021a3a:	4650      	mov	r0, sl
 8021a3c:	4659      	mov	r1, fp
 8021a3e:	f1b8 0f00 	cmp.w	r8, #0
 8021a42:	d013      	beq.n	8021a6c <_strtod_l+0x914>
 8021a44:	f7ff fb6d 	bl	8021122 <sulp>
 8021a48:	ee39 7b00 	vadd.f64	d7, d9, d0
 8021a4c:	ec5b ab17 	vmov	sl, fp, d7
 8021a50:	e7e1      	b.n	8021a16 <_strtod_l+0x8be>
 8021a52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8021a56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8021a5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8021a5e:	f04f 3aff 	mov.w	sl, #4294967295
 8021a62:	e7d8      	b.n	8021a16 <_strtod_l+0x8be>
 8021a64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021a66:	ea13 0f0a 	tst.w	r3, sl
 8021a6a:	e7e4      	b.n	8021a36 <_strtod_l+0x8de>
 8021a6c:	f7ff fb59 	bl	8021122 <sulp>
 8021a70:	ee39 0b40 	vsub.f64	d0, d9, d0
 8021a74:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8021a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a7c:	ec5b ab10 	vmov	sl, fp, d0
 8021a80:	d1c9      	bne.n	8021a16 <_strtod_l+0x8be>
 8021a82:	e617      	b.n	80216b4 <_strtod_l+0x55c>
 8021a84:	4629      	mov	r1, r5
 8021a86:	4620      	mov	r0, r4
 8021a88:	f7ff fad8 	bl	802103c <__ratio>
 8021a8c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8021a90:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8021a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a98:	d85d      	bhi.n	8021b56 <_strtod_l+0x9fe>
 8021a9a:	f1b8 0f00 	cmp.w	r8, #0
 8021a9e:	d164      	bne.n	8021b6a <_strtod_l+0xa12>
 8021aa0:	f1ba 0f00 	cmp.w	sl, #0
 8021aa4:	d14b      	bne.n	8021b3e <_strtod_l+0x9e6>
 8021aa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021aaa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021aae:	2b00      	cmp	r3, #0
 8021ab0:	d160      	bne.n	8021b74 <_strtod_l+0xa1c>
 8021ab2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8021ab6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8021aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021abe:	d401      	bmi.n	8021ac4 <_strtod_l+0x96c>
 8021ac0:	ee20 8b08 	vmul.f64	d8, d0, d8
 8021ac4:	eeb1 ab48 	vneg.f64	d10, d8
 8021ac8:	486c      	ldr	r0, [pc, #432]	@ (8021c7c <_strtod_l+0xb24>)
 8021aca:	496e      	ldr	r1, [pc, #440]	@ (8021c84 <_strtod_l+0xb2c>)
 8021acc:	ea09 0700 	and.w	r7, r9, r0
 8021ad0:	428f      	cmp	r7, r1
 8021ad2:	ec53 2b1a 	vmov	r2, r3, d10
 8021ad6:	d17d      	bne.n	8021bd4 <_strtod_l+0xa7c>
 8021ad8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8021adc:	ec4b ab1c 	vmov	d12, sl, fp
 8021ae0:	eeb0 0b4c 	vmov.f64	d0, d12
 8021ae4:	f7ff f9e2 	bl	8020eac <__ulp>
 8021ae8:	4864      	ldr	r0, [pc, #400]	@ (8021c7c <_strtod_l+0xb24>)
 8021aea:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8021aee:	ee1c 3a90 	vmov	r3, s25
 8021af2:	4a65      	ldr	r2, [pc, #404]	@ (8021c88 <_strtod_l+0xb30>)
 8021af4:	ea03 0100 	and.w	r1, r3, r0
 8021af8:	4291      	cmp	r1, r2
 8021afa:	ec5b ab1c 	vmov	sl, fp, d12
 8021afe:	d93c      	bls.n	8021b7a <_strtod_l+0xa22>
 8021b00:	ee19 2a90 	vmov	r2, s19
 8021b04:	4b5e      	ldr	r3, [pc, #376]	@ (8021c80 <_strtod_l+0xb28>)
 8021b06:	429a      	cmp	r2, r3
 8021b08:	d104      	bne.n	8021b14 <_strtod_l+0x9bc>
 8021b0a:	ee19 3a10 	vmov	r3, s18
 8021b0e:	3301      	adds	r3, #1
 8021b10:	f43f ad3c 	beq.w	802158c <_strtod_l+0x434>
 8021b14:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8021c80 <_strtod_l+0xb28>
 8021b18:	f04f 3aff 	mov.w	sl, #4294967295
 8021b1c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021b1e:	9805      	ldr	r0, [sp, #20]
 8021b20:	f7fe fe98 	bl	8020854 <_Bfree>
 8021b24:	9805      	ldr	r0, [sp, #20]
 8021b26:	4631      	mov	r1, r6
 8021b28:	f7fe fe94 	bl	8020854 <_Bfree>
 8021b2c:	9805      	ldr	r0, [sp, #20]
 8021b2e:	4629      	mov	r1, r5
 8021b30:	f7fe fe90 	bl	8020854 <_Bfree>
 8021b34:	9805      	ldr	r0, [sp, #20]
 8021b36:	4621      	mov	r1, r4
 8021b38:	f7fe fe8c 	bl	8020854 <_Bfree>
 8021b3c:	e627      	b.n	802178e <_strtod_l+0x636>
 8021b3e:	f1ba 0f01 	cmp.w	sl, #1
 8021b42:	d103      	bne.n	8021b4c <_strtod_l+0x9f4>
 8021b44:	f1bb 0f00 	cmp.w	fp, #0
 8021b48:	f43f adb4 	beq.w	80216b4 <_strtod_l+0x55c>
 8021b4c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021b50:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021b54:	e7b8      	b.n	8021ac8 <_strtod_l+0x970>
 8021b56:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8021b5a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8021b5e:	f1b8 0f00 	cmp.w	r8, #0
 8021b62:	d0af      	beq.n	8021ac4 <_strtod_l+0x96c>
 8021b64:	eeb0 ab48 	vmov.f64	d10, d8
 8021b68:	e7ae      	b.n	8021ac8 <_strtod_l+0x970>
 8021b6a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8021b6e:	eeb0 8b4a 	vmov.f64	d8, d10
 8021b72:	e7a9      	b.n	8021ac8 <_strtod_l+0x970>
 8021b74:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021b78:	e7a6      	b.n	8021ac8 <_strtod_l+0x970>
 8021b7a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8021b7e:	9b06      	ldr	r3, [sp, #24]
 8021b80:	46d9      	mov	r9, fp
 8021b82:	2b00      	cmp	r3, #0
 8021b84:	d1ca      	bne.n	8021b1c <_strtod_l+0x9c4>
 8021b86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8021b8a:	0d1b      	lsrs	r3, r3, #20
 8021b8c:	051b      	lsls	r3, r3, #20
 8021b8e:	429f      	cmp	r7, r3
 8021b90:	d1c4      	bne.n	8021b1c <_strtod_l+0x9c4>
 8021b92:	ec51 0b18 	vmov	r0, r1, d8
 8021b96:	f7de fddf 	bl	8000758 <__aeabi_d2lz>
 8021b9a:	f7de fd47 	bl	800062c <__aeabi_l2d>
 8021b9e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8021ba2:	ec41 0b17 	vmov	d7, r0, r1
 8021ba6:	ea49 090a 	orr.w	r9, r9, sl
 8021baa:	ea59 0908 	orrs.w	r9, r9, r8
 8021bae:	ee38 8b47 	vsub.f64	d8, d8, d7
 8021bb2:	d03c      	beq.n	8021c2e <_strtod_l+0xad6>
 8021bb4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8021c60 <_strtod_l+0xb08>
 8021bb8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bc0:	f53f acef 	bmi.w	80215a2 <_strtod_l+0x44a>
 8021bc4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8021c68 <_strtod_l+0xb10>
 8021bc8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bd0:	dda4      	ble.n	8021b1c <_strtod_l+0x9c4>
 8021bd2:	e4e6      	b.n	80215a2 <_strtod_l+0x44a>
 8021bd4:	9906      	ldr	r1, [sp, #24]
 8021bd6:	b1e1      	cbz	r1, 8021c12 <_strtod_l+0xaba>
 8021bd8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8021bdc:	d819      	bhi.n	8021c12 <_strtod_l+0xaba>
 8021bde:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8021be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021be6:	d811      	bhi.n	8021c0c <_strtod_l+0xab4>
 8021be8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8021bec:	ee18 3a10 	vmov	r3, s16
 8021bf0:	2b01      	cmp	r3, #1
 8021bf2:	bf38      	it	cc
 8021bf4:	2301      	movcc	r3, #1
 8021bf6:	ee08 3a10 	vmov	s16, r3
 8021bfa:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8021bfe:	f1b8 0f00 	cmp.w	r8, #0
 8021c02:	d111      	bne.n	8021c28 <_strtod_l+0xad0>
 8021c04:	eeb1 7b48 	vneg.f64	d7, d8
 8021c08:	ec53 2b17 	vmov	r2, r3, d7
 8021c0c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8021c10:	1bcb      	subs	r3, r1, r7
 8021c12:	eeb0 0b49 	vmov.f64	d0, d9
 8021c16:	ec43 2b1a 	vmov	d10, r2, r3
 8021c1a:	f7ff f947 	bl	8020eac <__ulp>
 8021c1e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8021c22:	ec5b ab19 	vmov	sl, fp, d9
 8021c26:	e7aa      	b.n	8021b7e <_strtod_l+0xa26>
 8021c28:	eeb0 7b48 	vmov.f64	d7, d8
 8021c2c:	e7ec      	b.n	8021c08 <_strtod_l+0xab0>
 8021c2e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8021c70 <_strtod_l+0xb18>
 8021c32:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c3a:	f57f af6f 	bpl.w	8021b1c <_strtod_l+0x9c4>
 8021c3e:	e4b0      	b.n	80215a2 <_strtod_l+0x44a>
 8021c40:	2300      	movs	r3, #0
 8021c42:	9308      	str	r3, [sp, #32]
 8021c44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021c46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021c48:	6013      	str	r3, [r2, #0]
 8021c4a:	f7ff bac4 	b.w	80211d6 <_strtod_l+0x7e>
 8021c4e:	2a65      	cmp	r2, #101	@ 0x65
 8021c50:	f43f abbf 	beq.w	80213d2 <_strtod_l+0x27a>
 8021c54:	2a45      	cmp	r2, #69	@ 0x45
 8021c56:	f43f abbc 	beq.w	80213d2 <_strtod_l+0x27a>
 8021c5a:	2101      	movs	r1, #1
 8021c5c:	f7ff bbf4 	b.w	8021448 <_strtod_l+0x2f0>
 8021c60:	94a03595 	.word	0x94a03595
 8021c64:	3fdfffff 	.word	0x3fdfffff
 8021c68:	35afe535 	.word	0x35afe535
 8021c6c:	3fe00000 	.word	0x3fe00000
 8021c70:	94a03595 	.word	0x94a03595
 8021c74:	3fcfffff 	.word	0x3fcfffff
 8021c78:	000fffff 	.word	0x000fffff
 8021c7c:	7ff00000 	.word	0x7ff00000
 8021c80:	7fefffff 	.word	0x7fefffff
 8021c84:	7fe00000 	.word	0x7fe00000
 8021c88:	7c9fffff 	.word	0x7c9fffff

08021c8c <_strtod_r>:
 8021c8c:	4b01      	ldr	r3, [pc, #4]	@ (8021c94 <_strtod_r+0x8>)
 8021c8e:	f7ff ba63 	b.w	8021158 <_strtod_l>
 8021c92:	bf00      	nop
 8021c94:	2000009c 	.word	0x2000009c

08021c98 <__ssputs_r>:
 8021c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021c9c:	688e      	ldr	r6, [r1, #8]
 8021c9e:	461f      	mov	r7, r3
 8021ca0:	42be      	cmp	r6, r7
 8021ca2:	680b      	ldr	r3, [r1, #0]
 8021ca4:	4682      	mov	sl, r0
 8021ca6:	460c      	mov	r4, r1
 8021ca8:	4690      	mov	r8, r2
 8021caa:	d82d      	bhi.n	8021d08 <__ssputs_r+0x70>
 8021cac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021cb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8021cb4:	d026      	beq.n	8021d04 <__ssputs_r+0x6c>
 8021cb6:	6965      	ldr	r5, [r4, #20]
 8021cb8:	6909      	ldr	r1, [r1, #16]
 8021cba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8021cbe:	eba3 0901 	sub.w	r9, r3, r1
 8021cc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8021cc6:	1c7b      	adds	r3, r7, #1
 8021cc8:	444b      	add	r3, r9
 8021cca:	106d      	asrs	r5, r5, #1
 8021ccc:	429d      	cmp	r5, r3
 8021cce:	bf38      	it	cc
 8021cd0:	461d      	movcc	r5, r3
 8021cd2:	0553      	lsls	r3, r2, #21
 8021cd4:	d527      	bpl.n	8021d26 <__ssputs_r+0x8e>
 8021cd6:	4629      	mov	r1, r5
 8021cd8:	f7fe fcf0 	bl	80206bc <_malloc_r>
 8021cdc:	4606      	mov	r6, r0
 8021cde:	b360      	cbz	r0, 8021d3a <__ssputs_r+0xa2>
 8021ce0:	6921      	ldr	r1, [r4, #16]
 8021ce2:	464a      	mov	r2, r9
 8021ce4:	f7fd fe5b 	bl	801f99e <memcpy>
 8021ce8:	89a3      	ldrh	r3, [r4, #12]
 8021cea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8021cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021cf2:	81a3      	strh	r3, [r4, #12]
 8021cf4:	6126      	str	r6, [r4, #16]
 8021cf6:	6165      	str	r5, [r4, #20]
 8021cf8:	444e      	add	r6, r9
 8021cfa:	eba5 0509 	sub.w	r5, r5, r9
 8021cfe:	6026      	str	r6, [r4, #0]
 8021d00:	60a5      	str	r5, [r4, #8]
 8021d02:	463e      	mov	r6, r7
 8021d04:	42be      	cmp	r6, r7
 8021d06:	d900      	bls.n	8021d0a <__ssputs_r+0x72>
 8021d08:	463e      	mov	r6, r7
 8021d0a:	6820      	ldr	r0, [r4, #0]
 8021d0c:	4632      	mov	r2, r6
 8021d0e:	4641      	mov	r1, r8
 8021d10:	f7fd fc4e 	bl	801f5b0 <memmove>
 8021d14:	68a3      	ldr	r3, [r4, #8]
 8021d16:	1b9b      	subs	r3, r3, r6
 8021d18:	60a3      	str	r3, [r4, #8]
 8021d1a:	6823      	ldr	r3, [r4, #0]
 8021d1c:	4433      	add	r3, r6
 8021d1e:	6023      	str	r3, [r4, #0]
 8021d20:	2000      	movs	r0, #0
 8021d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021d26:	462a      	mov	r2, r5
 8021d28:	f001 faa3 	bl	8023272 <_realloc_r>
 8021d2c:	4606      	mov	r6, r0
 8021d2e:	2800      	cmp	r0, #0
 8021d30:	d1e0      	bne.n	8021cf4 <__ssputs_r+0x5c>
 8021d32:	6921      	ldr	r1, [r4, #16]
 8021d34:	4650      	mov	r0, sl
 8021d36:	f7fe fc4d 	bl	80205d4 <_free_r>
 8021d3a:	230c      	movs	r3, #12
 8021d3c:	f8ca 3000 	str.w	r3, [sl]
 8021d40:	89a3      	ldrh	r3, [r4, #12]
 8021d42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021d46:	81a3      	strh	r3, [r4, #12]
 8021d48:	f04f 30ff 	mov.w	r0, #4294967295
 8021d4c:	e7e9      	b.n	8021d22 <__ssputs_r+0x8a>
	...

08021d50 <_svfiprintf_r>:
 8021d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d54:	4698      	mov	r8, r3
 8021d56:	898b      	ldrh	r3, [r1, #12]
 8021d58:	061b      	lsls	r3, r3, #24
 8021d5a:	b09d      	sub	sp, #116	@ 0x74
 8021d5c:	4607      	mov	r7, r0
 8021d5e:	460d      	mov	r5, r1
 8021d60:	4614      	mov	r4, r2
 8021d62:	d510      	bpl.n	8021d86 <_svfiprintf_r+0x36>
 8021d64:	690b      	ldr	r3, [r1, #16]
 8021d66:	b973      	cbnz	r3, 8021d86 <_svfiprintf_r+0x36>
 8021d68:	2140      	movs	r1, #64	@ 0x40
 8021d6a:	f7fe fca7 	bl	80206bc <_malloc_r>
 8021d6e:	6028      	str	r0, [r5, #0]
 8021d70:	6128      	str	r0, [r5, #16]
 8021d72:	b930      	cbnz	r0, 8021d82 <_svfiprintf_r+0x32>
 8021d74:	230c      	movs	r3, #12
 8021d76:	603b      	str	r3, [r7, #0]
 8021d78:	f04f 30ff 	mov.w	r0, #4294967295
 8021d7c:	b01d      	add	sp, #116	@ 0x74
 8021d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021d82:	2340      	movs	r3, #64	@ 0x40
 8021d84:	616b      	str	r3, [r5, #20]
 8021d86:	2300      	movs	r3, #0
 8021d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8021d8a:	2320      	movs	r3, #32
 8021d8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021d90:	f8cd 800c 	str.w	r8, [sp, #12]
 8021d94:	2330      	movs	r3, #48	@ 0x30
 8021d96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8021f34 <_svfiprintf_r+0x1e4>
 8021d9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021d9e:	f04f 0901 	mov.w	r9, #1
 8021da2:	4623      	mov	r3, r4
 8021da4:	469a      	mov	sl, r3
 8021da6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021daa:	b10a      	cbz	r2, 8021db0 <_svfiprintf_r+0x60>
 8021dac:	2a25      	cmp	r2, #37	@ 0x25
 8021dae:	d1f9      	bne.n	8021da4 <_svfiprintf_r+0x54>
 8021db0:	ebba 0b04 	subs.w	fp, sl, r4
 8021db4:	d00b      	beq.n	8021dce <_svfiprintf_r+0x7e>
 8021db6:	465b      	mov	r3, fp
 8021db8:	4622      	mov	r2, r4
 8021dba:	4629      	mov	r1, r5
 8021dbc:	4638      	mov	r0, r7
 8021dbe:	f7ff ff6b 	bl	8021c98 <__ssputs_r>
 8021dc2:	3001      	adds	r0, #1
 8021dc4:	f000 80a7 	beq.w	8021f16 <_svfiprintf_r+0x1c6>
 8021dc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021dca:	445a      	add	r2, fp
 8021dcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8021dce:	f89a 3000 	ldrb.w	r3, [sl]
 8021dd2:	2b00      	cmp	r3, #0
 8021dd4:	f000 809f 	beq.w	8021f16 <_svfiprintf_r+0x1c6>
 8021dd8:	2300      	movs	r3, #0
 8021dda:	f04f 32ff 	mov.w	r2, #4294967295
 8021dde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021de2:	f10a 0a01 	add.w	sl, sl, #1
 8021de6:	9304      	str	r3, [sp, #16]
 8021de8:	9307      	str	r3, [sp, #28]
 8021dea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021dee:	931a      	str	r3, [sp, #104]	@ 0x68
 8021df0:	4654      	mov	r4, sl
 8021df2:	2205      	movs	r2, #5
 8021df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021df8:	484e      	ldr	r0, [pc, #312]	@ (8021f34 <_svfiprintf_r+0x1e4>)
 8021dfa:	f7de fa31 	bl	8000260 <memchr>
 8021dfe:	9a04      	ldr	r2, [sp, #16]
 8021e00:	b9d8      	cbnz	r0, 8021e3a <_svfiprintf_r+0xea>
 8021e02:	06d0      	lsls	r0, r2, #27
 8021e04:	bf44      	itt	mi
 8021e06:	2320      	movmi	r3, #32
 8021e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021e0c:	0711      	lsls	r1, r2, #28
 8021e0e:	bf44      	itt	mi
 8021e10:	232b      	movmi	r3, #43	@ 0x2b
 8021e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021e16:	f89a 3000 	ldrb.w	r3, [sl]
 8021e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8021e1c:	d015      	beq.n	8021e4a <_svfiprintf_r+0xfa>
 8021e1e:	9a07      	ldr	r2, [sp, #28]
 8021e20:	4654      	mov	r4, sl
 8021e22:	2000      	movs	r0, #0
 8021e24:	f04f 0c0a 	mov.w	ip, #10
 8021e28:	4621      	mov	r1, r4
 8021e2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8021e2e:	3b30      	subs	r3, #48	@ 0x30
 8021e30:	2b09      	cmp	r3, #9
 8021e32:	d94b      	bls.n	8021ecc <_svfiprintf_r+0x17c>
 8021e34:	b1b0      	cbz	r0, 8021e64 <_svfiprintf_r+0x114>
 8021e36:	9207      	str	r2, [sp, #28]
 8021e38:	e014      	b.n	8021e64 <_svfiprintf_r+0x114>
 8021e3a:	eba0 0308 	sub.w	r3, r0, r8
 8021e3e:	fa09 f303 	lsl.w	r3, r9, r3
 8021e42:	4313      	orrs	r3, r2
 8021e44:	9304      	str	r3, [sp, #16]
 8021e46:	46a2      	mov	sl, r4
 8021e48:	e7d2      	b.n	8021df0 <_svfiprintf_r+0xa0>
 8021e4a:	9b03      	ldr	r3, [sp, #12]
 8021e4c:	1d19      	adds	r1, r3, #4
 8021e4e:	681b      	ldr	r3, [r3, #0]
 8021e50:	9103      	str	r1, [sp, #12]
 8021e52:	2b00      	cmp	r3, #0
 8021e54:	bfbb      	ittet	lt
 8021e56:	425b      	neglt	r3, r3
 8021e58:	f042 0202 	orrlt.w	r2, r2, #2
 8021e5c:	9307      	strge	r3, [sp, #28]
 8021e5e:	9307      	strlt	r3, [sp, #28]
 8021e60:	bfb8      	it	lt
 8021e62:	9204      	strlt	r2, [sp, #16]
 8021e64:	7823      	ldrb	r3, [r4, #0]
 8021e66:	2b2e      	cmp	r3, #46	@ 0x2e
 8021e68:	d10a      	bne.n	8021e80 <_svfiprintf_r+0x130>
 8021e6a:	7863      	ldrb	r3, [r4, #1]
 8021e6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8021e6e:	d132      	bne.n	8021ed6 <_svfiprintf_r+0x186>
 8021e70:	9b03      	ldr	r3, [sp, #12]
 8021e72:	1d1a      	adds	r2, r3, #4
 8021e74:	681b      	ldr	r3, [r3, #0]
 8021e76:	9203      	str	r2, [sp, #12]
 8021e78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8021e7c:	3402      	adds	r4, #2
 8021e7e:	9305      	str	r3, [sp, #20]
 8021e80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8021f44 <_svfiprintf_r+0x1f4>
 8021e84:	7821      	ldrb	r1, [r4, #0]
 8021e86:	2203      	movs	r2, #3
 8021e88:	4650      	mov	r0, sl
 8021e8a:	f7de f9e9 	bl	8000260 <memchr>
 8021e8e:	b138      	cbz	r0, 8021ea0 <_svfiprintf_r+0x150>
 8021e90:	9b04      	ldr	r3, [sp, #16]
 8021e92:	eba0 000a 	sub.w	r0, r0, sl
 8021e96:	2240      	movs	r2, #64	@ 0x40
 8021e98:	4082      	lsls	r2, r0
 8021e9a:	4313      	orrs	r3, r2
 8021e9c:	3401      	adds	r4, #1
 8021e9e:	9304      	str	r3, [sp, #16]
 8021ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021ea4:	4824      	ldr	r0, [pc, #144]	@ (8021f38 <_svfiprintf_r+0x1e8>)
 8021ea6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8021eaa:	2206      	movs	r2, #6
 8021eac:	f7de f9d8 	bl	8000260 <memchr>
 8021eb0:	2800      	cmp	r0, #0
 8021eb2:	d036      	beq.n	8021f22 <_svfiprintf_r+0x1d2>
 8021eb4:	4b21      	ldr	r3, [pc, #132]	@ (8021f3c <_svfiprintf_r+0x1ec>)
 8021eb6:	bb1b      	cbnz	r3, 8021f00 <_svfiprintf_r+0x1b0>
 8021eb8:	9b03      	ldr	r3, [sp, #12]
 8021eba:	3307      	adds	r3, #7
 8021ebc:	f023 0307 	bic.w	r3, r3, #7
 8021ec0:	3308      	adds	r3, #8
 8021ec2:	9303      	str	r3, [sp, #12]
 8021ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021ec6:	4433      	add	r3, r6
 8021ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8021eca:	e76a      	b.n	8021da2 <_svfiprintf_r+0x52>
 8021ecc:	fb0c 3202 	mla	r2, ip, r2, r3
 8021ed0:	460c      	mov	r4, r1
 8021ed2:	2001      	movs	r0, #1
 8021ed4:	e7a8      	b.n	8021e28 <_svfiprintf_r+0xd8>
 8021ed6:	2300      	movs	r3, #0
 8021ed8:	3401      	adds	r4, #1
 8021eda:	9305      	str	r3, [sp, #20]
 8021edc:	4619      	mov	r1, r3
 8021ede:	f04f 0c0a 	mov.w	ip, #10
 8021ee2:	4620      	mov	r0, r4
 8021ee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8021ee8:	3a30      	subs	r2, #48	@ 0x30
 8021eea:	2a09      	cmp	r2, #9
 8021eec:	d903      	bls.n	8021ef6 <_svfiprintf_r+0x1a6>
 8021eee:	2b00      	cmp	r3, #0
 8021ef0:	d0c6      	beq.n	8021e80 <_svfiprintf_r+0x130>
 8021ef2:	9105      	str	r1, [sp, #20]
 8021ef4:	e7c4      	b.n	8021e80 <_svfiprintf_r+0x130>
 8021ef6:	fb0c 2101 	mla	r1, ip, r1, r2
 8021efa:	4604      	mov	r4, r0
 8021efc:	2301      	movs	r3, #1
 8021efe:	e7f0      	b.n	8021ee2 <_svfiprintf_r+0x192>
 8021f00:	ab03      	add	r3, sp, #12
 8021f02:	9300      	str	r3, [sp, #0]
 8021f04:	462a      	mov	r2, r5
 8021f06:	4b0e      	ldr	r3, [pc, #56]	@ (8021f40 <_svfiprintf_r+0x1f0>)
 8021f08:	a904      	add	r1, sp, #16
 8021f0a:	4638      	mov	r0, r7
 8021f0c:	f7fc fac8 	bl	801e4a0 <_printf_float>
 8021f10:	1c42      	adds	r2, r0, #1
 8021f12:	4606      	mov	r6, r0
 8021f14:	d1d6      	bne.n	8021ec4 <_svfiprintf_r+0x174>
 8021f16:	89ab      	ldrh	r3, [r5, #12]
 8021f18:	065b      	lsls	r3, r3, #25
 8021f1a:	f53f af2d 	bmi.w	8021d78 <_svfiprintf_r+0x28>
 8021f1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021f20:	e72c      	b.n	8021d7c <_svfiprintf_r+0x2c>
 8021f22:	ab03      	add	r3, sp, #12
 8021f24:	9300      	str	r3, [sp, #0]
 8021f26:	462a      	mov	r2, r5
 8021f28:	4b05      	ldr	r3, [pc, #20]	@ (8021f40 <_svfiprintf_r+0x1f0>)
 8021f2a:	a904      	add	r1, sp, #16
 8021f2c:	4638      	mov	r0, r7
 8021f2e:	f7fc fd3f 	bl	801e9b0 <_printf_i>
 8021f32:	e7ed      	b.n	8021f10 <_svfiprintf_r+0x1c0>
 8021f34:	080278df 	.word	0x080278df
 8021f38:	080278e9 	.word	0x080278e9
 8021f3c:	0801e4a1 	.word	0x0801e4a1
 8021f40:	08021c99 	.word	0x08021c99
 8021f44:	080278e5 	.word	0x080278e5

08021f48 <_sungetc_r>:
 8021f48:	b538      	push	{r3, r4, r5, lr}
 8021f4a:	1c4b      	adds	r3, r1, #1
 8021f4c:	4614      	mov	r4, r2
 8021f4e:	d103      	bne.n	8021f58 <_sungetc_r+0x10>
 8021f50:	f04f 35ff 	mov.w	r5, #4294967295
 8021f54:	4628      	mov	r0, r5
 8021f56:	bd38      	pop	{r3, r4, r5, pc}
 8021f58:	8993      	ldrh	r3, [r2, #12]
 8021f5a:	f023 0320 	bic.w	r3, r3, #32
 8021f5e:	8193      	strh	r3, [r2, #12]
 8021f60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8021f62:	6852      	ldr	r2, [r2, #4]
 8021f64:	b2cd      	uxtb	r5, r1
 8021f66:	b18b      	cbz	r3, 8021f8c <_sungetc_r+0x44>
 8021f68:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8021f6a:	4293      	cmp	r3, r2
 8021f6c:	dd08      	ble.n	8021f80 <_sungetc_r+0x38>
 8021f6e:	6823      	ldr	r3, [r4, #0]
 8021f70:	1e5a      	subs	r2, r3, #1
 8021f72:	6022      	str	r2, [r4, #0]
 8021f74:	f803 5c01 	strb.w	r5, [r3, #-1]
 8021f78:	6863      	ldr	r3, [r4, #4]
 8021f7a:	3301      	adds	r3, #1
 8021f7c:	6063      	str	r3, [r4, #4]
 8021f7e:	e7e9      	b.n	8021f54 <_sungetc_r+0xc>
 8021f80:	4621      	mov	r1, r4
 8021f82:	f000 fd9a 	bl	8022aba <__submore>
 8021f86:	2800      	cmp	r0, #0
 8021f88:	d0f1      	beq.n	8021f6e <_sungetc_r+0x26>
 8021f8a:	e7e1      	b.n	8021f50 <_sungetc_r+0x8>
 8021f8c:	6921      	ldr	r1, [r4, #16]
 8021f8e:	6823      	ldr	r3, [r4, #0]
 8021f90:	b151      	cbz	r1, 8021fa8 <_sungetc_r+0x60>
 8021f92:	4299      	cmp	r1, r3
 8021f94:	d208      	bcs.n	8021fa8 <_sungetc_r+0x60>
 8021f96:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8021f9a:	42a9      	cmp	r1, r5
 8021f9c:	d104      	bne.n	8021fa8 <_sungetc_r+0x60>
 8021f9e:	3b01      	subs	r3, #1
 8021fa0:	3201      	adds	r2, #1
 8021fa2:	6023      	str	r3, [r4, #0]
 8021fa4:	6062      	str	r2, [r4, #4]
 8021fa6:	e7d5      	b.n	8021f54 <_sungetc_r+0xc>
 8021fa8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8021fac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021fb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8021fb2:	2303      	movs	r3, #3
 8021fb4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8021fb6:	4623      	mov	r3, r4
 8021fb8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8021fbc:	6023      	str	r3, [r4, #0]
 8021fbe:	2301      	movs	r3, #1
 8021fc0:	e7dc      	b.n	8021f7c <_sungetc_r+0x34>

08021fc2 <__ssrefill_r>:
 8021fc2:	b510      	push	{r4, lr}
 8021fc4:	460c      	mov	r4, r1
 8021fc6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8021fc8:	b169      	cbz	r1, 8021fe6 <__ssrefill_r+0x24>
 8021fca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021fce:	4299      	cmp	r1, r3
 8021fd0:	d001      	beq.n	8021fd6 <__ssrefill_r+0x14>
 8021fd2:	f7fe faff 	bl	80205d4 <_free_r>
 8021fd6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021fd8:	6063      	str	r3, [r4, #4]
 8021fda:	2000      	movs	r0, #0
 8021fdc:	6360      	str	r0, [r4, #52]	@ 0x34
 8021fde:	b113      	cbz	r3, 8021fe6 <__ssrefill_r+0x24>
 8021fe0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8021fe2:	6023      	str	r3, [r4, #0]
 8021fe4:	bd10      	pop	{r4, pc}
 8021fe6:	6923      	ldr	r3, [r4, #16]
 8021fe8:	6023      	str	r3, [r4, #0]
 8021fea:	2300      	movs	r3, #0
 8021fec:	6063      	str	r3, [r4, #4]
 8021fee:	89a3      	ldrh	r3, [r4, #12]
 8021ff0:	f043 0320 	orr.w	r3, r3, #32
 8021ff4:	81a3      	strh	r3, [r4, #12]
 8021ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8021ffa:	e7f3      	b.n	8021fe4 <__ssrefill_r+0x22>

08021ffc <__ssvfiscanf_r>:
 8021ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022000:	460c      	mov	r4, r1
 8022002:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8022006:	2100      	movs	r1, #0
 8022008:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 802200c:	49a6      	ldr	r1, [pc, #664]	@ (80222a8 <__ssvfiscanf_r+0x2ac>)
 802200e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8022010:	f10d 0804 	add.w	r8, sp, #4
 8022014:	49a5      	ldr	r1, [pc, #660]	@ (80222ac <__ssvfiscanf_r+0x2b0>)
 8022016:	4fa6      	ldr	r7, [pc, #664]	@ (80222b0 <__ssvfiscanf_r+0x2b4>)
 8022018:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 802201c:	4606      	mov	r6, r0
 802201e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8022020:	9300      	str	r3, [sp, #0]
 8022022:	f892 9000 	ldrb.w	r9, [r2]
 8022026:	f1b9 0f00 	cmp.w	r9, #0
 802202a:	f000 8158 	beq.w	80222de <__ssvfiscanf_r+0x2e2>
 802202e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8022032:	f013 0308 	ands.w	r3, r3, #8
 8022036:	f102 0501 	add.w	r5, r2, #1
 802203a:	d019      	beq.n	8022070 <__ssvfiscanf_r+0x74>
 802203c:	6863      	ldr	r3, [r4, #4]
 802203e:	2b00      	cmp	r3, #0
 8022040:	dd0f      	ble.n	8022062 <__ssvfiscanf_r+0x66>
 8022042:	6823      	ldr	r3, [r4, #0]
 8022044:	781a      	ldrb	r2, [r3, #0]
 8022046:	5cba      	ldrb	r2, [r7, r2]
 8022048:	0712      	lsls	r2, r2, #28
 802204a:	d401      	bmi.n	8022050 <__ssvfiscanf_r+0x54>
 802204c:	462a      	mov	r2, r5
 802204e:	e7e8      	b.n	8022022 <__ssvfiscanf_r+0x26>
 8022050:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022052:	3201      	adds	r2, #1
 8022054:	9245      	str	r2, [sp, #276]	@ 0x114
 8022056:	6862      	ldr	r2, [r4, #4]
 8022058:	3301      	adds	r3, #1
 802205a:	3a01      	subs	r2, #1
 802205c:	6062      	str	r2, [r4, #4]
 802205e:	6023      	str	r3, [r4, #0]
 8022060:	e7ec      	b.n	802203c <__ssvfiscanf_r+0x40>
 8022062:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022064:	4621      	mov	r1, r4
 8022066:	4630      	mov	r0, r6
 8022068:	4798      	blx	r3
 802206a:	2800      	cmp	r0, #0
 802206c:	d0e9      	beq.n	8022042 <__ssvfiscanf_r+0x46>
 802206e:	e7ed      	b.n	802204c <__ssvfiscanf_r+0x50>
 8022070:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8022074:	f040 8085 	bne.w	8022182 <__ssvfiscanf_r+0x186>
 8022078:	9341      	str	r3, [sp, #260]	@ 0x104
 802207a:	9343      	str	r3, [sp, #268]	@ 0x10c
 802207c:	7853      	ldrb	r3, [r2, #1]
 802207e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022080:	bf02      	ittt	eq
 8022082:	2310      	moveq	r3, #16
 8022084:	1c95      	addeq	r5, r2, #2
 8022086:	9341      	streq	r3, [sp, #260]	@ 0x104
 8022088:	220a      	movs	r2, #10
 802208a:	46aa      	mov	sl, r5
 802208c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8022090:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8022094:	2b09      	cmp	r3, #9
 8022096:	d91e      	bls.n	80220d6 <__ssvfiscanf_r+0xda>
 8022098:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80222b4 <__ssvfiscanf_r+0x2b8>
 802209c:	2203      	movs	r2, #3
 802209e:	4658      	mov	r0, fp
 80220a0:	f7de f8de 	bl	8000260 <memchr>
 80220a4:	b138      	cbz	r0, 80220b6 <__ssvfiscanf_r+0xba>
 80220a6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80220a8:	eba0 000b 	sub.w	r0, r0, fp
 80220ac:	2301      	movs	r3, #1
 80220ae:	4083      	lsls	r3, r0
 80220b0:	4313      	orrs	r3, r2
 80220b2:	9341      	str	r3, [sp, #260]	@ 0x104
 80220b4:	4655      	mov	r5, sl
 80220b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80220ba:	2b78      	cmp	r3, #120	@ 0x78
 80220bc:	d806      	bhi.n	80220cc <__ssvfiscanf_r+0xd0>
 80220be:	2b57      	cmp	r3, #87	@ 0x57
 80220c0:	d810      	bhi.n	80220e4 <__ssvfiscanf_r+0xe8>
 80220c2:	2b25      	cmp	r3, #37	@ 0x25
 80220c4:	d05d      	beq.n	8022182 <__ssvfiscanf_r+0x186>
 80220c6:	d857      	bhi.n	8022178 <__ssvfiscanf_r+0x17c>
 80220c8:	2b00      	cmp	r3, #0
 80220ca:	d075      	beq.n	80221b8 <__ssvfiscanf_r+0x1bc>
 80220cc:	2303      	movs	r3, #3
 80220ce:	9347      	str	r3, [sp, #284]	@ 0x11c
 80220d0:	230a      	movs	r3, #10
 80220d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80220d4:	e088      	b.n	80221e8 <__ssvfiscanf_r+0x1ec>
 80220d6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80220d8:	fb02 1103 	mla	r1, r2, r3, r1
 80220dc:	3930      	subs	r1, #48	@ 0x30
 80220de:	9143      	str	r1, [sp, #268]	@ 0x10c
 80220e0:	4655      	mov	r5, sl
 80220e2:	e7d2      	b.n	802208a <__ssvfiscanf_r+0x8e>
 80220e4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80220e8:	2a20      	cmp	r2, #32
 80220ea:	d8ef      	bhi.n	80220cc <__ssvfiscanf_r+0xd0>
 80220ec:	a101      	add	r1, pc, #4	@ (adr r1, 80220f4 <__ssvfiscanf_r+0xf8>)
 80220ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80220f2:	bf00      	nop
 80220f4:	080221c7 	.word	0x080221c7
 80220f8:	080220cd 	.word	0x080220cd
 80220fc:	080220cd 	.word	0x080220cd
 8022100:	08022221 	.word	0x08022221
 8022104:	080220cd 	.word	0x080220cd
 8022108:	080220cd 	.word	0x080220cd
 802210c:	080220cd 	.word	0x080220cd
 8022110:	080220cd 	.word	0x080220cd
 8022114:	080220cd 	.word	0x080220cd
 8022118:	080220cd 	.word	0x080220cd
 802211c:	080220cd 	.word	0x080220cd
 8022120:	08022237 	.word	0x08022237
 8022124:	0802221d 	.word	0x0802221d
 8022128:	0802217f 	.word	0x0802217f
 802212c:	0802217f 	.word	0x0802217f
 8022130:	0802217f 	.word	0x0802217f
 8022134:	080220cd 	.word	0x080220cd
 8022138:	080221d9 	.word	0x080221d9
 802213c:	080220cd 	.word	0x080220cd
 8022140:	080220cd 	.word	0x080220cd
 8022144:	080220cd 	.word	0x080220cd
 8022148:	080220cd 	.word	0x080220cd
 802214c:	08022247 	.word	0x08022247
 8022150:	080221e1 	.word	0x080221e1
 8022154:	080221bf 	.word	0x080221bf
 8022158:	080220cd 	.word	0x080220cd
 802215c:	080220cd 	.word	0x080220cd
 8022160:	08022243 	.word	0x08022243
 8022164:	080220cd 	.word	0x080220cd
 8022168:	0802221d 	.word	0x0802221d
 802216c:	080220cd 	.word	0x080220cd
 8022170:	080220cd 	.word	0x080220cd
 8022174:	080221c7 	.word	0x080221c7
 8022178:	3b45      	subs	r3, #69	@ 0x45
 802217a:	2b02      	cmp	r3, #2
 802217c:	d8a6      	bhi.n	80220cc <__ssvfiscanf_r+0xd0>
 802217e:	2305      	movs	r3, #5
 8022180:	e031      	b.n	80221e6 <__ssvfiscanf_r+0x1ea>
 8022182:	6863      	ldr	r3, [r4, #4]
 8022184:	2b00      	cmp	r3, #0
 8022186:	dd0d      	ble.n	80221a4 <__ssvfiscanf_r+0x1a8>
 8022188:	6823      	ldr	r3, [r4, #0]
 802218a:	781a      	ldrb	r2, [r3, #0]
 802218c:	454a      	cmp	r2, r9
 802218e:	f040 80a6 	bne.w	80222de <__ssvfiscanf_r+0x2e2>
 8022192:	3301      	adds	r3, #1
 8022194:	6862      	ldr	r2, [r4, #4]
 8022196:	6023      	str	r3, [r4, #0]
 8022198:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 802219a:	3a01      	subs	r2, #1
 802219c:	3301      	adds	r3, #1
 802219e:	6062      	str	r2, [r4, #4]
 80221a0:	9345      	str	r3, [sp, #276]	@ 0x114
 80221a2:	e753      	b.n	802204c <__ssvfiscanf_r+0x50>
 80221a4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80221a6:	4621      	mov	r1, r4
 80221a8:	4630      	mov	r0, r6
 80221aa:	4798      	blx	r3
 80221ac:	2800      	cmp	r0, #0
 80221ae:	d0eb      	beq.n	8022188 <__ssvfiscanf_r+0x18c>
 80221b0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80221b2:	2800      	cmp	r0, #0
 80221b4:	f040 808b 	bne.w	80222ce <__ssvfiscanf_r+0x2d2>
 80221b8:	f04f 30ff 	mov.w	r0, #4294967295
 80221bc:	e08b      	b.n	80222d6 <__ssvfiscanf_r+0x2da>
 80221be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80221c0:	f042 0220 	orr.w	r2, r2, #32
 80221c4:	9241      	str	r2, [sp, #260]	@ 0x104
 80221c6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80221c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80221cc:	9241      	str	r2, [sp, #260]	@ 0x104
 80221ce:	2210      	movs	r2, #16
 80221d0:	2b6e      	cmp	r3, #110	@ 0x6e
 80221d2:	9242      	str	r2, [sp, #264]	@ 0x108
 80221d4:	d902      	bls.n	80221dc <__ssvfiscanf_r+0x1e0>
 80221d6:	e005      	b.n	80221e4 <__ssvfiscanf_r+0x1e8>
 80221d8:	2300      	movs	r3, #0
 80221da:	9342      	str	r3, [sp, #264]	@ 0x108
 80221dc:	2303      	movs	r3, #3
 80221de:	e002      	b.n	80221e6 <__ssvfiscanf_r+0x1ea>
 80221e0:	2308      	movs	r3, #8
 80221e2:	9342      	str	r3, [sp, #264]	@ 0x108
 80221e4:	2304      	movs	r3, #4
 80221e6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80221e8:	6863      	ldr	r3, [r4, #4]
 80221ea:	2b00      	cmp	r3, #0
 80221ec:	dd39      	ble.n	8022262 <__ssvfiscanf_r+0x266>
 80221ee:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80221f0:	0659      	lsls	r1, r3, #25
 80221f2:	d404      	bmi.n	80221fe <__ssvfiscanf_r+0x202>
 80221f4:	6823      	ldr	r3, [r4, #0]
 80221f6:	781a      	ldrb	r2, [r3, #0]
 80221f8:	5cba      	ldrb	r2, [r7, r2]
 80221fa:	0712      	lsls	r2, r2, #28
 80221fc:	d438      	bmi.n	8022270 <__ssvfiscanf_r+0x274>
 80221fe:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8022200:	2b02      	cmp	r3, #2
 8022202:	dc47      	bgt.n	8022294 <__ssvfiscanf_r+0x298>
 8022204:	466b      	mov	r3, sp
 8022206:	4622      	mov	r2, r4
 8022208:	a941      	add	r1, sp, #260	@ 0x104
 802220a:	4630      	mov	r0, r6
 802220c:	f000 f9ae 	bl	802256c <_scanf_chars>
 8022210:	2801      	cmp	r0, #1
 8022212:	d064      	beq.n	80222de <__ssvfiscanf_r+0x2e2>
 8022214:	2802      	cmp	r0, #2
 8022216:	f47f af19 	bne.w	802204c <__ssvfiscanf_r+0x50>
 802221a:	e7c9      	b.n	80221b0 <__ssvfiscanf_r+0x1b4>
 802221c:	220a      	movs	r2, #10
 802221e:	e7d7      	b.n	80221d0 <__ssvfiscanf_r+0x1d4>
 8022220:	4629      	mov	r1, r5
 8022222:	4640      	mov	r0, r8
 8022224:	f000 fc10 	bl	8022a48 <__sccl>
 8022228:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 802222a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802222e:	9341      	str	r3, [sp, #260]	@ 0x104
 8022230:	4605      	mov	r5, r0
 8022232:	2301      	movs	r3, #1
 8022234:	e7d7      	b.n	80221e6 <__ssvfiscanf_r+0x1ea>
 8022236:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8022238:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802223c:	9341      	str	r3, [sp, #260]	@ 0x104
 802223e:	2300      	movs	r3, #0
 8022240:	e7d1      	b.n	80221e6 <__ssvfiscanf_r+0x1ea>
 8022242:	2302      	movs	r3, #2
 8022244:	e7cf      	b.n	80221e6 <__ssvfiscanf_r+0x1ea>
 8022246:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8022248:	06c3      	lsls	r3, r0, #27
 802224a:	f53f aeff 	bmi.w	802204c <__ssvfiscanf_r+0x50>
 802224e:	9b00      	ldr	r3, [sp, #0]
 8022250:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022252:	1d19      	adds	r1, r3, #4
 8022254:	9100      	str	r1, [sp, #0]
 8022256:	681b      	ldr	r3, [r3, #0]
 8022258:	07c0      	lsls	r0, r0, #31
 802225a:	bf4c      	ite	mi
 802225c:	801a      	strhmi	r2, [r3, #0]
 802225e:	601a      	strpl	r2, [r3, #0]
 8022260:	e6f4      	b.n	802204c <__ssvfiscanf_r+0x50>
 8022262:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022264:	4621      	mov	r1, r4
 8022266:	4630      	mov	r0, r6
 8022268:	4798      	blx	r3
 802226a:	2800      	cmp	r0, #0
 802226c:	d0bf      	beq.n	80221ee <__ssvfiscanf_r+0x1f2>
 802226e:	e79f      	b.n	80221b0 <__ssvfiscanf_r+0x1b4>
 8022270:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022272:	3201      	adds	r2, #1
 8022274:	9245      	str	r2, [sp, #276]	@ 0x114
 8022276:	6862      	ldr	r2, [r4, #4]
 8022278:	3a01      	subs	r2, #1
 802227a:	2a00      	cmp	r2, #0
 802227c:	6062      	str	r2, [r4, #4]
 802227e:	dd02      	ble.n	8022286 <__ssvfiscanf_r+0x28a>
 8022280:	3301      	adds	r3, #1
 8022282:	6023      	str	r3, [r4, #0]
 8022284:	e7b6      	b.n	80221f4 <__ssvfiscanf_r+0x1f8>
 8022286:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022288:	4621      	mov	r1, r4
 802228a:	4630      	mov	r0, r6
 802228c:	4798      	blx	r3
 802228e:	2800      	cmp	r0, #0
 8022290:	d0b0      	beq.n	80221f4 <__ssvfiscanf_r+0x1f8>
 8022292:	e78d      	b.n	80221b0 <__ssvfiscanf_r+0x1b4>
 8022294:	2b04      	cmp	r3, #4
 8022296:	dc0f      	bgt.n	80222b8 <__ssvfiscanf_r+0x2bc>
 8022298:	466b      	mov	r3, sp
 802229a:	4622      	mov	r2, r4
 802229c:	a941      	add	r1, sp, #260	@ 0x104
 802229e:	4630      	mov	r0, r6
 80222a0:	f000 f9be 	bl	8022620 <_scanf_i>
 80222a4:	e7b4      	b.n	8022210 <__ssvfiscanf_r+0x214>
 80222a6:	bf00      	nop
 80222a8:	08021f49 	.word	0x08021f49
 80222ac:	08021fc3 	.word	0x08021fc3
 80222b0:	08027974 	.word	0x08027974
 80222b4:	080278e5 	.word	0x080278e5
 80222b8:	4b0a      	ldr	r3, [pc, #40]	@ (80222e4 <__ssvfiscanf_r+0x2e8>)
 80222ba:	2b00      	cmp	r3, #0
 80222bc:	f43f aec6 	beq.w	802204c <__ssvfiscanf_r+0x50>
 80222c0:	466b      	mov	r3, sp
 80222c2:	4622      	mov	r2, r4
 80222c4:	a941      	add	r1, sp, #260	@ 0x104
 80222c6:	4630      	mov	r0, r6
 80222c8:	f7fc fc90 	bl	801ebec <_scanf_float>
 80222cc:	e7a0      	b.n	8022210 <__ssvfiscanf_r+0x214>
 80222ce:	89a3      	ldrh	r3, [r4, #12]
 80222d0:	065b      	lsls	r3, r3, #25
 80222d2:	f53f af71 	bmi.w	80221b8 <__ssvfiscanf_r+0x1bc>
 80222d6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80222da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80222de:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80222e0:	e7f9      	b.n	80222d6 <__ssvfiscanf_r+0x2da>
 80222e2:	bf00      	nop
 80222e4:	0801ebed 	.word	0x0801ebed

080222e8 <__sfputc_r>:
 80222e8:	6893      	ldr	r3, [r2, #8]
 80222ea:	3b01      	subs	r3, #1
 80222ec:	2b00      	cmp	r3, #0
 80222ee:	b410      	push	{r4}
 80222f0:	6093      	str	r3, [r2, #8]
 80222f2:	da08      	bge.n	8022306 <__sfputc_r+0x1e>
 80222f4:	6994      	ldr	r4, [r2, #24]
 80222f6:	42a3      	cmp	r3, r4
 80222f8:	db01      	blt.n	80222fe <__sfputc_r+0x16>
 80222fa:	290a      	cmp	r1, #10
 80222fc:	d103      	bne.n	8022306 <__sfputc_r+0x1e>
 80222fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022302:	f7fd b8b1 	b.w	801f468 <__swbuf_r>
 8022306:	6813      	ldr	r3, [r2, #0]
 8022308:	1c58      	adds	r0, r3, #1
 802230a:	6010      	str	r0, [r2, #0]
 802230c:	7019      	strb	r1, [r3, #0]
 802230e:	4608      	mov	r0, r1
 8022310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022314:	4770      	bx	lr

08022316 <__sfputs_r>:
 8022316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022318:	4606      	mov	r6, r0
 802231a:	460f      	mov	r7, r1
 802231c:	4614      	mov	r4, r2
 802231e:	18d5      	adds	r5, r2, r3
 8022320:	42ac      	cmp	r4, r5
 8022322:	d101      	bne.n	8022328 <__sfputs_r+0x12>
 8022324:	2000      	movs	r0, #0
 8022326:	e007      	b.n	8022338 <__sfputs_r+0x22>
 8022328:	f814 1b01 	ldrb.w	r1, [r4], #1
 802232c:	463a      	mov	r2, r7
 802232e:	4630      	mov	r0, r6
 8022330:	f7ff ffda 	bl	80222e8 <__sfputc_r>
 8022334:	1c43      	adds	r3, r0, #1
 8022336:	d1f3      	bne.n	8022320 <__sfputs_r+0xa>
 8022338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802233c <_vfiprintf_r>:
 802233c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022340:	460d      	mov	r5, r1
 8022342:	b09d      	sub	sp, #116	@ 0x74
 8022344:	4614      	mov	r4, r2
 8022346:	4698      	mov	r8, r3
 8022348:	4606      	mov	r6, r0
 802234a:	b118      	cbz	r0, 8022354 <_vfiprintf_r+0x18>
 802234c:	6a03      	ldr	r3, [r0, #32]
 802234e:	b90b      	cbnz	r3, 8022354 <_vfiprintf_r+0x18>
 8022350:	f7fc fede 	bl	801f110 <__sinit>
 8022354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022356:	07d9      	lsls	r1, r3, #31
 8022358:	d405      	bmi.n	8022366 <_vfiprintf_r+0x2a>
 802235a:	89ab      	ldrh	r3, [r5, #12]
 802235c:	059a      	lsls	r2, r3, #22
 802235e:	d402      	bmi.n	8022366 <_vfiprintf_r+0x2a>
 8022360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022362:	f7fd fb1a 	bl	801f99a <__retarget_lock_acquire_recursive>
 8022366:	89ab      	ldrh	r3, [r5, #12]
 8022368:	071b      	lsls	r3, r3, #28
 802236a:	d501      	bpl.n	8022370 <_vfiprintf_r+0x34>
 802236c:	692b      	ldr	r3, [r5, #16]
 802236e:	b99b      	cbnz	r3, 8022398 <_vfiprintf_r+0x5c>
 8022370:	4629      	mov	r1, r5
 8022372:	4630      	mov	r0, r6
 8022374:	f7fd f8b6 	bl	801f4e4 <__swsetup_r>
 8022378:	b170      	cbz	r0, 8022398 <_vfiprintf_r+0x5c>
 802237a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802237c:	07dc      	lsls	r4, r3, #31
 802237e:	d504      	bpl.n	802238a <_vfiprintf_r+0x4e>
 8022380:	f04f 30ff 	mov.w	r0, #4294967295
 8022384:	b01d      	add	sp, #116	@ 0x74
 8022386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802238a:	89ab      	ldrh	r3, [r5, #12]
 802238c:	0598      	lsls	r0, r3, #22
 802238e:	d4f7      	bmi.n	8022380 <_vfiprintf_r+0x44>
 8022390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022392:	f7fd fb03 	bl	801f99c <__retarget_lock_release_recursive>
 8022396:	e7f3      	b.n	8022380 <_vfiprintf_r+0x44>
 8022398:	2300      	movs	r3, #0
 802239a:	9309      	str	r3, [sp, #36]	@ 0x24
 802239c:	2320      	movs	r3, #32
 802239e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80223a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80223a6:	2330      	movs	r3, #48	@ 0x30
 80223a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8022558 <_vfiprintf_r+0x21c>
 80223ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80223b0:	f04f 0901 	mov.w	r9, #1
 80223b4:	4623      	mov	r3, r4
 80223b6:	469a      	mov	sl, r3
 80223b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80223bc:	b10a      	cbz	r2, 80223c2 <_vfiprintf_r+0x86>
 80223be:	2a25      	cmp	r2, #37	@ 0x25
 80223c0:	d1f9      	bne.n	80223b6 <_vfiprintf_r+0x7a>
 80223c2:	ebba 0b04 	subs.w	fp, sl, r4
 80223c6:	d00b      	beq.n	80223e0 <_vfiprintf_r+0xa4>
 80223c8:	465b      	mov	r3, fp
 80223ca:	4622      	mov	r2, r4
 80223cc:	4629      	mov	r1, r5
 80223ce:	4630      	mov	r0, r6
 80223d0:	f7ff ffa1 	bl	8022316 <__sfputs_r>
 80223d4:	3001      	adds	r0, #1
 80223d6:	f000 80a7 	beq.w	8022528 <_vfiprintf_r+0x1ec>
 80223da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80223dc:	445a      	add	r2, fp
 80223de:	9209      	str	r2, [sp, #36]	@ 0x24
 80223e0:	f89a 3000 	ldrb.w	r3, [sl]
 80223e4:	2b00      	cmp	r3, #0
 80223e6:	f000 809f 	beq.w	8022528 <_vfiprintf_r+0x1ec>
 80223ea:	2300      	movs	r3, #0
 80223ec:	f04f 32ff 	mov.w	r2, #4294967295
 80223f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80223f4:	f10a 0a01 	add.w	sl, sl, #1
 80223f8:	9304      	str	r3, [sp, #16]
 80223fa:	9307      	str	r3, [sp, #28]
 80223fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022400:	931a      	str	r3, [sp, #104]	@ 0x68
 8022402:	4654      	mov	r4, sl
 8022404:	2205      	movs	r2, #5
 8022406:	f814 1b01 	ldrb.w	r1, [r4], #1
 802240a:	4853      	ldr	r0, [pc, #332]	@ (8022558 <_vfiprintf_r+0x21c>)
 802240c:	f7dd ff28 	bl	8000260 <memchr>
 8022410:	9a04      	ldr	r2, [sp, #16]
 8022412:	b9d8      	cbnz	r0, 802244c <_vfiprintf_r+0x110>
 8022414:	06d1      	lsls	r1, r2, #27
 8022416:	bf44      	itt	mi
 8022418:	2320      	movmi	r3, #32
 802241a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802241e:	0713      	lsls	r3, r2, #28
 8022420:	bf44      	itt	mi
 8022422:	232b      	movmi	r3, #43	@ 0x2b
 8022424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022428:	f89a 3000 	ldrb.w	r3, [sl]
 802242c:	2b2a      	cmp	r3, #42	@ 0x2a
 802242e:	d015      	beq.n	802245c <_vfiprintf_r+0x120>
 8022430:	9a07      	ldr	r2, [sp, #28]
 8022432:	4654      	mov	r4, sl
 8022434:	2000      	movs	r0, #0
 8022436:	f04f 0c0a 	mov.w	ip, #10
 802243a:	4621      	mov	r1, r4
 802243c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022440:	3b30      	subs	r3, #48	@ 0x30
 8022442:	2b09      	cmp	r3, #9
 8022444:	d94b      	bls.n	80224de <_vfiprintf_r+0x1a2>
 8022446:	b1b0      	cbz	r0, 8022476 <_vfiprintf_r+0x13a>
 8022448:	9207      	str	r2, [sp, #28]
 802244a:	e014      	b.n	8022476 <_vfiprintf_r+0x13a>
 802244c:	eba0 0308 	sub.w	r3, r0, r8
 8022450:	fa09 f303 	lsl.w	r3, r9, r3
 8022454:	4313      	orrs	r3, r2
 8022456:	9304      	str	r3, [sp, #16]
 8022458:	46a2      	mov	sl, r4
 802245a:	e7d2      	b.n	8022402 <_vfiprintf_r+0xc6>
 802245c:	9b03      	ldr	r3, [sp, #12]
 802245e:	1d19      	adds	r1, r3, #4
 8022460:	681b      	ldr	r3, [r3, #0]
 8022462:	9103      	str	r1, [sp, #12]
 8022464:	2b00      	cmp	r3, #0
 8022466:	bfbb      	ittet	lt
 8022468:	425b      	neglt	r3, r3
 802246a:	f042 0202 	orrlt.w	r2, r2, #2
 802246e:	9307      	strge	r3, [sp, #28]
 8022470:	9307      	strlt	r3, [sp, #28]
 8022472:	bfb8      	it	lt
 8022474:	9204      	strlt	r2, [sp, #16]
 8022476:	7823      	ldrb	r3, [r4, #0]
 8022478:	2b2e      	cmp	r3, #46	@ 0x2e
 802247a:	d10a      	bne.n	8022492 <_vfiprintf_r+0x156>
 802247c:	7863      	ldrb	r3, [r4, #1]
 802247e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022480:	d132      	bne.n	80224e8 <_vfiprintf_r+0x1ac>
 8022482:	9b03      	ldr	r3, [sp, #12]
 8022484:	1d1a      	adds	r2, r3, #4
 8022486:	681b      	ldr	r3, [r3, #0]
 8022488:	9203      	str	r2, [sp, #12]
 802248a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802248e:	3402      	adds	r4, #2
 8022490:	9305      	str	r3, [sp, #20]
 8022492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8022568 <_vfiprintf_r+0x22c>
 8022496:	7821      	ldrb	r1, [r4, #0]
 8022498:	2203      	movs	r2, #3
 802249a:	4650      	mov	r0, sl
 802249c:	f7dd fee0 	bl	8000260 <memchr>
 80224a0:	b138      	cbz	r0, 80224b2 <_vfiprintf_r+0x176>
 80224a2:	9b04      	ldr	r3, [sp, #16]
 80224a4:	eba0 000a 	sub.w	r0, r0, sl
 80224a8:	2240      	movs	r2, #64	@ 0x40
 80224aa:	4082      	lsls	r2, r0
 80224ac:	4313      	orrs	r3, r2
 80224ae:	3401      	adds	r4, #1
 80224b0:	9304      	str	r3, [sp, #16]
 80224b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80224b6:	4829      	ldr	r0, [pc, #164]	@ (802255c <_vfiprintf_r+0x220>)
 80224b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80224bc:	2206      	movs	r2, #6
 80224be:	f7dd fecf 	bl	8000260 <memchr>
 80224c2:	2800      	cmp	r0, #0
 80224c4:	d03f      	beq.n	8022546 <_vfiprintf_r+0x20a>
 80224c6:	4b26      	ldr	r3, [pc, #152]	@ (8022560 <_vfiprintf_r+0x224>)
 80224c8:	bb1b      	cbnz	r3, 8022512 <_vfiprintf_r+0x1d6>
 80224ca:	9b03      	ldr	r3, [sp, #12]
 80224cc:	3307      	adds	r3, #7
 80224ce:	f023 0307 	bic.w	r3, r3, #7
 80224d2:	3308      	adds	r3, #8
 80224d4:	9303      	str	r3, [sp, #12]
 80224d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80224d8:	443b      	add	r3, r7
 80224da:	9309      	str	r3, [sp, #36]	@ 0x24
 80224dc:	e76a      	b.n	80223b4 <_vfiprintf_r+0x78>
 80224de:	fb0c 3202 	mla	r2, ip, r2, r3
 80224e2:	460c      	mov	r4, r1
 80224e4:	2001      	movs	r0, #1
 80224e6:	e7a8      	b.n	802243a <_vfiprintf_r+0xfe>
 80224e8:	2300      	movs	r3, #0
 80224ea:	3401      	adds	r4, #1
 80224ec:	9305      	str	r3, [sp, #20]
 80224ee:	4619      	mov	r1, r3
 80224f0:	f04f 0c0a 	mov.w	ip, #10
 80224f4:	4620      	mov	r0, r4
 80224f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80224fa:	3a30      	subs	r2, #48	@ 0x30
 80224fc:	2a09      	cmp	r2, #9
 80224fe:	d903      	bls.n	8022508 <_vfiprintf_r+0x1cc>
 8022500:	2b00      	cmp	r3, #0
 8022502:	d0c6      	beq.n	8022492 <_vfiprintf_r+0x156>
 8022504:	9105      	str	r1, [sp, #20]
 8022506:	e7c4      	b.n	8022492 <_vfiprintf_r+0x156>
 8022508:	fb0c 2101 	mla	r1, ip, r1, r2
 802250c:	4604      	mov	r4, r0
 802250e:	2301      	movs	r3, #1
 8022510:	e7f0      	b.n	80224f4 <_vfiprintf_r+0x1b8>
 8022512:	ab03      	add	r3, sp, #12
 8022514:	9300      	str	r3, [sp, #0]
 8022516:	462a      	mov	r2, r5
 8022518:	4b12      	ldr	r3, [pc, #72]	@ (8022564 <_vfiprintf_r+0x228>)
 802251a:	a904      	add	r1, sp, #16
 802251c:	4630      	mov	r0, r6
 802251e:	f7fb ffbf 	bl	801e4a0 <_printf_float>
 8022522:	4607      	mov	r7, r0
 8022524:	1c78      	adds	r0, r7, #1
 8022526:	d1d6      	bne.n	80224d6 <_vfiprintf_r+0x19a>
 8022528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802252a:	07d9      	lsls	r1, r3, #31
 802252c:	d405      	bmi.n	802253a <_vfiprintf_r+0x1fe>
 802252e:	89ab      	ldrh	r3, [r5, #12]
 8022530:	059a      	lsls	r2, r3, #22
 8022532:	d402      	bmi.n	802253a <_vfiprintf_r+0x1fe>
 8022534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022536:	f7fd fa31 	bl	801f99c <__retarget_lock_release_recursive>
 802253a:	89ab      	ldrh	r3, [r5, #12]
 802253c:	065b      	lsls	r3, r3, #25
 802253e:	f53f af1f 	bmi.w	8022380 <_vfiprintf_r+0x44>
 8022542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022544:	e71e      	b.n	8022384 <_vfiprintf_r+0x48>
 8022546:	ab03      	add	r3, sp, #12
 8022548:	9300      	str	r3, [sp, #0]
 802254a:	462a      	mov	r2, r5
 802254c:	4b05      	ldr	r3, [pc, #20]	@ (8022564 <_vfiprintf_r+0x228>)
 802254e:	a904      	add	r1, sp, #16
 8022550:	4630      	mov	r0, r6
 8022552:	f7fc fa2d 	bl	801e9b0 <_printf_i>
 8022556:	e7e4      	b.n	8022522 <_vfiprintf_r+0x1e6>
 8022558:	080278df 	.word	0x080278df
 802255c:	080278e9 	.word	0x080278e9
 8022560:	0801e4a1 	.word	0x0801e4a1
 8022564:	08022317 	.word	0x08022317
 8022568:	080278e5 	.word	0x080278e5

0802256c <_scanf_chars>:
 802256c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022570:	4615      	mov	r5, r2
 8022572:	688a      	ldr	r2, [r1, #8]
 8022574:	4680      	mov	r8, r0
 8022576:	460c      	mov	r4, r1
 8022578:	b932      	cbnz	r2, 8022588 <_scanf_chars+0x1c>
 802257a:	698a      	ldr	r2, [r1, #24]
 802257c:	2a00      	cmp	r2, #0
 802257e:	bf14      	ite	ne
 8022580:	f04f 32ff 	movne.w	r2, #4294967295
 8022584:	2201      	moveq	r2, #1
 8022586:	608a      	str	r2, [r1, #8]
 8022588:	6822      	ldr	r2, [r4, #0]
 802258a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 802261c <_scanf_chars+0xb0>
 802258e:	06d1      	lsls	r1, r2, #27
 8022590:	bf5f      	itttt	pl
 8022592:	681a      	ldrpl	r2, [r3, #0]
 8022594:	1d11      	addpl	r1, r2, #4
 8022596:	6019      	strpl	r1, [r3, #0]
 8022598:	6816      	ldrpl	r6, [r2, #0]
 802259a:	2700      	movs	r7, #0
 802259c:	69a0      	ldr	r0, [r4, #24]
 802259e:	b188      	cbz	r0, 80225c4 <_scanf_chars+0x58>
 80225a0:	2801      	cmp	r0, #1
 80225a2:	d107      	bne.n	80225b4 <_scanf_chars+0x48>
 80225a4:	682b      	ldr	r3, [r5, #0]
 80225a6:	781a      	ldrb	r2, [r3, #0]
 80225a8:	6963      	ldr	r3, [r4, #20]
 80225aa:	5c9b      	ldrb	r3, [r3, r2]
 80225ac:	b953      	cbnz	r3, 80225c4 <_scanf_chars+0x58>
 80225ae:	2f00      	cmp	r7, #0
 80225b0:	d031      	beq.n	8022616 <_scanf_chars+0xaa>
 80225b2:	e022      	b.n	80225fa <_scanf_chars+0x8e>
 80225b4:	2802      	cmp	r0, #2
 80225b6:	d120      	bne.n	80225fa <_scanf_chars+0x8e>
 80225b8:	682b      	ldr	r3, [r5, #0]
 80225ba:	781b      	ldrb	r3, [r3, #0]
 80225bc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80225c0:	071b      	lsls	r3, r3, #28
 80225c2:	d41a      	bmi.n	80225fa <_scanf_chars+0x8e>
 80225c4:	6823      	ldr	r3, [r4, #0]
 80225c6:	06da      	lsls	r2, r3, #27
 80225c8:	bf5e      	ittt	pl
 80225ca:	682b      	ldrpl	r3, [r5, #0]
 80225cc:	781b      	ldrbpl	r3, [r3, #0]
 80225ce:	f806 3b01 	strbpl.w	r3, [r6], #1
 80225d2:	682a      	ldr	r2, [r5, #0]
 80225d4:	686b      	ldr	r3, [r5, #4]
 80225d6:	3201      	adds	r2, #1
 80225d8:	602a      	str	r2, [r5, #0]
 80225da:	68a2      	ldr	r2, [r4, #8]
 80225dc:	3b01      	subs	r3, #1
 80225de:	3a01      	subs	r2, #1
 80225e0:	606b      	str	r3, [r5, #4]
 80225e2:	3701      	adds	r7, #1
 80225e4:	60a2      	str	r2, [r4, #8]
 80225e6:	b142      	cbz	r2, 80225fa <_scanf_chars+0x8e>
 80225e8:	2b00      	cmp	r3, #0
 80225ea:	dcd7      	bgt.n	802259c <_scanf_chars+0x30>
 80225ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80225f0:	4629      	mov	r1, r5
 80225f2:	4640      	mov	r0, r8
 80225f4:	4798      	blx	r3
 80225f6:	2800      	cmp	r0, #0
 80225f8:	d0d0      	beq.n	802259c <_scanf_chars+0x30>
 80225fa:	6823      	ldr	r3, [r4, #0]
 80225fc:	f013 0310 	ands.w	r3, r3, #16
 8022600:	d105      	bne.n	802260e <_scanf_chars+0xa2>
 8022602:	68e2      	ldr	r2, [r4, #12]
 8022604:	3201      	adds	r2, #1
 8022606:	60e2      	str	r2, [r4, #12]
 8022608:	69a2      	ldr	r2, [r4, #24]
 802260a:	b102      	cbz	r2, 802260e <_scanf_chars+0xa2>
 802260c:	7033      	strb	r3, [r6, #0]
 802260e:	6923      	ldr	r3, [r4, #16]
 8022610:	443b      	add	r3, r7
 8022612:	6123      	str	r3, [r4, #16]
 8022614:	2000      	movs	r0, #0
 8022616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802261a:	bf00      	nop
 802261c:	08027974 	.word	0x08027974

08022620 <_scanf_i>:
 8022620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022624:	4698      	mov	r8, r3
 8022626:	4b74      	ldr	r3, [pc, #464]	@ (80227f8 <_scanf_i+0x1d8>)
 8022628:	460c      	mov	r4, r1
 802262a:	4682      	mov	sl, r0
 802262c:	4616      	mov	r6, r2
 802262e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8022632:	b087      	sub	sp, #28
 8022634:	ab03      	add	r3, sp, #12
 8022636:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 802263a:	4b70      	ldr	r3, [pc, #448]	@ (80227fc <_scanf_i+0x1dc>)
 802263c:	69a1      	ldr	r1, [r4, #24]
 802263e:	4a70      	ldr	r2, [pc, #448]	@ (8022800 <_scanf_i+0x1e0>)
 8022640:	2903      	cmp	r1, #3
 8022642:	bf08      	it	eq
 8022644:	461a      	moveq	r2, r3
 8022646:	68a3      	ldr	r3, [r4, #8]
 8022648:	9201      	str	r2, [sp, #4]
 802264a:	1e5a      	subs	r2, r3, #1
 802264c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8022650:	bf88      	it	hi
 8022652:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8022656:	4627      	mov	r7, r4
 8022658:	bf82      	ittt	hi
 802265a:	eb03 0905 	addhi.w	r9, r3, r5
 802265e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8022662:	60a3      	strhi	r3, [r4, #8]
 8022664:	f857 3b1c 	ldr.w	r3, [r7], #28
 8022668:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 802266c:	bf98      	it	ls
 802266e:	f04f 0900 	movls.w	r9, #0
 8022672:	6023      	str	r3, [r4, #0]
 8022674:	463d      	mov	r5, r7
 8022676:	f04f 0b00 	mov.w	fp, #0
 802267a:	6831      	ldr	r1, [r6, #0]
 802267c:	ab03      	add	r3, sp, #12
 802267e:	7809      	ldrb	r1, [r1, #0]
 8022680:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8022684:	2202      	movs	r2, #2
 8022686:	f7dd fdeb 	bl	8000260 <memchr>
 802268a:	b328      	cbz	r0, 80226d8 <_scanf_i+0xb8>
 802268c:	f1bb 0f01 	cmp.w	fp, #1
 8022690:	d159      	bne.n	8022746 <_scanf_i+0x126>
 8022692:	6862      	ldr	r2, [r4, #4]
 8022694:	b92a      	cbnz	r2, 80226a2 <_scanf_i+0x82>
 8022696:	6822      	ldr	r2, [r4, #0]
 8022698:	2108      	movs	r1, #8
 802269a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 802269e:	6061      	str	r1, [r4, #4]
 80226a0:	6022      	str	r2, [r4, #0]
 80226a2:	6822      	ldr	r2, [r4, #0]
 80226a4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80226a8:	6022      	str	r2, [r4, #0]
 80226aa:	68a2      	ldr	r2, [r4, #8]
 80226ac:	1e51      	subs	r1, r2, #1
 80226ae:	60a1      	str	r1, [r4, #8]
 80226b0:	b192      	cbz	r2, 80226d8 <_scanf_i+0xb8>
 80226b2:	6832      	ldr	r2, [r6, #0]
 80226b4:	1c51      	adds	r1, r2, #1
 80226b6:	6031      	str	r1, [r6, #0]
 80226b8:	7812      	ldrb	r2, [r2, #0]
 80226ba:	f805 2b01 	strb.w	r2, [r5], #1
 80226be:	6872      	ldr	r2, [r6, #4]
 80226c0:	3a01      	subs	r2, #1
 80226c2:	2a00      	cmp	r2, #0
 80226c4:	6072      	str	r2, [r6, #4]
 80226c6:	dc07      	bgt.n	80226d8 <_scanf_i+0xb8>
 80226c8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80226cc:	4631      	mov	r1, r6
 80226ce:	4650      	mov	r0, sl
 80226d0:	4790      	blx	r2
 80226d2:	2800      	cmp	r0, #0
 80226d4:	f040 8085 	bne.w	80227e2 <_scanf_i+0x1c2>
 80226d8:	f10b 0b01 	add.w	fp, fp, #1
 80226dc:	f1bb 0f03 	cmp.w	fp, #3
 80226e0:	d1cb      	bne.n	802267a <_scanf_i+0x5a>
 80226e2:	6863      	ldr	r3, [r4, #4]
 80226e4:	b90b      	cbnz	r3, 80226ea <_scanf_i+0xca>
 80226e6:	230a      	movs	r3, #10
 80226e8:	6063      	str	r3, [r4, #4]
 80226ea:	6863      	ldr	r3, [r4, #4]
 80226ec:	4945      	ldr	r1, [pc, #276]	@ (8022804 <_scanf_i+0x1e4>)
 80226ee:	6960      	ldr	r0, [r4, #20]
 80226f0:	1ac9      	subs	r1, r1, r3
 80226f2:	f000 f9a9 	bl	8022a48 <__sccl>
 80226f6:	f04f 0b00 	mov.w	fp, #0
 80226fa:	68a3      	ldr	r3, [r4, #8]
 80226fc:	6822      	ldr	r2, [r4, #0]
 80226fe:	2b00      	cmp	r3, #0
 8022700:	d03d      	beq.n	802277e <_scanf_i+0x15e>
 8022702:	6831      	ldr	r1, [r6, #0]
 8022704:	6960      	ldr	r0, [r4, #20]
 8022706:	f891 c000 	ldrb.w	ip, [r1]
 802270a:	f810 000c 	ldrb.w	r0, [r0, ip]
 802270e:	2800      	cmp	r0, #0
 8022710:	d035      	beq.n	802277e <_scanf_i+0x15e>
 8022712:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8022716:	d124      	bne.n	8022762 <_scanf_i+0x142>
 8022718:	0510      	lsls	r0, r2, #20
 802271a:	d522      	bpl.n	8022762 <_scanf_i+0x142>
 802271c:	f10b 0b01 	add.w	fp, fp, #1
 8022720:	f1b9 0f00 	cmp.w	r9, #0
 8022724:	d003      	beq.n	802272e <_scanf_i+0x10e>
 8022726:	3301      	adds	r3, #1
 8022728:	f109 39ff 	add.w	r9, r9, #4294967295
 802272c:	60a3      	str	r3, [r4, #8]
 802272e:	6873      	ldr	r3, [r6, #4]
 8022730:	3b01      	subs	r3, #1
 8022732:	2b00      	cmp	r3, #0
 8022734:	6073      	str	r3, [r6, #4]
 8022736:	dd1b      	ble.n	8022770 <_scanf_i+0x150>
 8022738:	6833      	ldr	r3, [r6, #0]
 802273a:	3301      	adds	r3, #1
 802273c:	6033      	str	r3, [r6, #0]
 802273e:	68a3      	ldr	r3, [r4, #8]
 8022740:	3b01      	subs	r3, #1
 8022742:	60a3      	str	r3, [r4, #8]
 8022744:	e7d9      	b.n	80226fa <_scanf_i+0xda>
 8022746:	f1bb 0f02 	cmp.w	fp, #2
 802274a:	d1ae      	bne.n	80226aa <_scanf_i+0x8a>
 802274c:	6822      	ldr	r2, [r4, #0]
 802274e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8022752:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8022756:	d1c4      	bne.n	80226e2 <_scanf_i+0xc2>
 8022758:	2110      	movs	r1, #16
 802275a:	6061      	str	r1, [r4, #4]
 802275c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8022760:	e7a2      	b.n	80226a8 <_scanf_i+0x88>
 8022762:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8022766:	6022      	str	r2, [r4, #0]
 8022768:	780b      	ldrb	r3, [r1, #0]
 802276a:	f805 3b01 	strb.w	r3, [r5], #1
 802276e:	e7de      	b.n	802272e <_scanf_i+0x10e>
 8022770:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8022774:	4631      	mov	r1, r6
 8022776:	4650      	mov	r0, sl
 8022778:	4798      	blx	r3
 802277a:	2800      	cmp	r0, #0
 802277c:	d0df      	beq.n	802273e <_scanf_i+0x11e>
 802277e:	6823      	ldr	r3, [r4, #0]
 8022780:	05d9      	lsls	r1, r3, #23
 8022782:	d50d      	bpl.n	80227a0 <_scanf_i+0x180>
 8022784:	42bd      	cmp	r5, r7
 8022786:	d909      	bls.n	802279c <_scanf_i+0x17c>
 8022788:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 802278c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8022790:	4632      	mov	r2, r6
 8022792:	4650      	mov	r0, sl
 8022794:	4798      	blx	r3
 8022796:	f105 39ff 	add.w	r9, r5, #4294967295
 802279a:	464d      	mov	r5, r9
 802279c:	42bd      	cmp	r5, r7
 802279e:	d028      	beq.n	80227f2 <_scanf_i+0x1d2>
 80227a0:	6822      	ldr	r2, [r4, #0]
 80227a2:	f012 0210 	ands.w	r2, r2, #16
 80227a6:	d113      	bne.n	80227d0 <_scanf_i+0x1b0>
 80227a8:	702a      	strb	r2, [r5, #0]
 80227aa:	6863      	ldr	r3, [r4, #4]
 80227ac:	9e01      	ldr	r6, [sp, #4]
 80227ae:	4639      	mov	r1, r7
 80227b0:	4650      	mov	r0, sl
 80227b2:	47b0      	blx	r6
 80227b4:	f8d8 3000 	ldr.w	r3, [r8]
 80227b8:	6821      	ldr	r1, [r4, #0]
 80227ba:	1d1a      	adds	r2, r3, #4
 80227bc:	f8c8 2000 	str.w	r2, [r8]
 80227c0:	f011 0f20 	tst.w	r1, #32
 80227c4:	681b      	ldr	r3, [r3, #0]
 80227c6:	d00f      	beq.n	80227e8 <_scanf_i+0x1c8>
 80227c8:	6018      	str	r0, [r3, #0]
 80227ca:	68e3      	ldr	r3, [r4, #12]
 80227cc:	3301      	adds	r3, #1
 80227ce:	60e3      	str	r3, [r4, #12]
 80227d0:	6923      	ldr	r3, [r4, #16]
 80227d2:	1bed      	subs	r5, r5, r7
 80227d4:	445d      	add	r5, fp
 80227d6:	442b      	add	r3, r5
 80227d8:	6123      	str	r3, [r4, #16]
 80227da:	2000      	movs	r0, #0
 80227dc:	b007      	add	sp, #28
 80227de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80227e2:	f04f 0b00 	mov.w	fp, #0
 80227e6:	e7ca      	b.n	802277e <_scanf_i+0x15e>
 80227e8:	07ca      	lsls	r2, r1, #31
 80227ea:	bf4c      	ite	mi
 80227ec:	8018      	strhmi	r0, [r3, #0]
 80227ee:	6018      	strpl	r0, [r3, #0]
 80227f0:	e7eb      	b.n	80227ca <_scanf_i+0x1aa>
 80227f2:	2001      	movs	r0, #1
 80227f4:	e7f2      	b.n	80227dc <_scanf_i+0x1bc>
 80227f6:	bf00      	nop
 80227f8:	08027554 	.word	0x08027554
 80227fc:	0801e381 	.word	0x0801e381
 8022800:	080233ad 	.word	0x080233ad
 8022804:	08027900 	.word	0x08027900

08022808 <__sflush_r>:
 8022808:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802280c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022810:	0716      	lsls	r6, r2, #28
 8022812:	4605      	mov	r5, r0
 8022814:	460c      	mov	r4, r1
 8022816:	d454      	bmi.n	80228c2 <__sflush_r+0xba>
 8022818:	684b      	ldr	r3, [r1, #4]
 802281a:	2b00      	cmp	r3, #0
 802281c:	dc02      	bgt.n	8022824 <__sflush_r+0x1c>
 802281e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022820:	2b00      	cmp	r3, #0
 8022822:	dd48      	ble.n	80228b6 <__sflush_r+0xae>
 8022824:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022826:	2e00      	cmp	r6, #0
 8022828:	d045      	beq.n	80228b6 <__sflush_r+0xae>
 802282a:	2300      	movs	r3, #0
 802282c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022830:	682f      	ldr	r7, [r5, #0]
 8022832:	6a21      	ldr	r1, [r4, #32]
 8022834:	602b      	str	r3, [r5, #0]
 8022836:	d030      	beq.n	802289a <__sflush_r+0x92>
 8022838:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802283a:	89a3      	ldrh	r3, [r4, #12]
 802283c:	0759      	lsls	r1, r3, #29
 802283e:	d505      	bpl.n	802284c <__sflush_r+0x44>
 8022840:	6863      	ldr	r3, [r4, #4]
 8022842:	1ad2      	subs	r2, r2, r3
 8022844:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8022846:	b10b      	cbz	r3, 802284c <__sflush_r+0x44>
 8022848:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802284a:	1ad2      	subs	r2, r2, r3
 802284c:	2300      	movs	r3, #0
 802284e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022850:	6a21      	ldr	r1, [r4, #32]
 8022852:	4628      	mov	r0, r5
 8022854:	47b0      	blx	r6
 8022856:	1c43      	adds	r3, r0, #1
 8022858:	89a3      	ldrh	r3, [r4, #12]
 802285a:	d106      	bne.n	802286a <__sflush_r+0x62>
 802285c:	6829      	ldr	r1, [r5, #0]
 802285e:	291d      	cmp	r1, #29
 8022860:	d82b      	bhi.n	80228ba <__sflush_r+0xb2>
 8022862:	4a2a      	ldr	r2, [pc, #168]	@ (802290c <__sflush_r+0x104>)
 8022864:	40ca      	lsrs	r2, r1
 8022866:	07d6      	lsls	r6, r2, #31
 8022868:	d527      	bpl.n	80228ba <__sflush_r+0xb2>
 802286a:	2200      	movs	r2, #0
 802286c:	6062      	str	r2, [r4, #4]
 802286e:	04d9      	lsls	r1, r3, #19
 8022870:	6922      	ldr	r2, [r4, #16]
 8022872:	6022      	str	r2, [r4, #0]
 8022874:	d504      	bpl.n	8022880 <__sflush_r+0x78>
 8022876:	1c42      	adds	r2, r0, #1
 8022878:	d101      	bne.n	802287e <__sflush_r+0x76>
 802287a:	682b      	ldr	r3, [r5, #0]
 802287c:	b903      	cbnz	r3, 8022880 <__sflush_r+0x78>
 802287e:	6560      	str	r0, [r4, #84]	@ 0x54
 8022880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022882:	602f      	str	r7, [r5, #0]
 8022884:	b1b9      	cbz	r1, 80228b6 <__sflush_r+0xae>
 8022886:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802288a:	4299      	cmp	r1, r3
 802288c:	d002      	beq.n	8022894 <__sflush_r+0x8c>
 802288e:	4628      	mov	r0, r5
 8022890:	f7fd fea0 	bl	80205d4 <_free_r>
 8022894:	2300      	movs	r3, #0
 8022896:	6363      	str	r3, [r4, #52]	@ 0x34
 8022898:	e00d      	b.n	80228b6 <__sflush_r+0xae>
 802289a:	2301      	movs	r3, #1
 802289c:	4628      	mov	r0, r5
 802289e:	47b0      	blx	r6
 80228a0:	4602      	mov	r2, r0
 80228a2:	1c50      	adds	r0, r2, #1
 80228a4:	d1c9      	bne.n	802283a <__sflush_r+0x32>
 80228a6:	682b      	ldr	r3, [r5, #0]
 80228a8:	2b00      	cmp	r3, #0
 80228aa:	d0c6      	beq.n	802283a <__sflush_r+0x32>
 80228ac:	2b1d      	cmp	r3, #29
 80228ae:	d001      	beq.n	80228b4 <__sflush_r+0xac>
 80228b0:	2b16      	cmp	r3, #22
 80228b2:	d11e      	bne.n	80228f2 <__sflush_r+0xea>
 80228b4:	602f      	str	r7, [r5, #0]
 80228b6:	2000      	movs	r0, #0
 80228b8:	e022      	b.n	8022900 <__sflush_r+0xf8>
 80228ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80228be:	b21b      	sxth	r3, r3
 80228c0:	e01b      	b.n	80228fa <__sflush_r+0xf2>
 80228c2:	690f      	ldr	r7, [r1, #16]
 80228c4:	2f00      	cmp	r7, #0
 80228c6:	d0f6      	beq.n	80228b6 <__sflush_r+0xae>
 80228c8:	0793      	lsls	r3, r2, #30
 80228ca:	680e      	ldr	r6, [r1, #0]
 80228cc:	bf08      	it	eq
 80228ce:	694b      	ldreq	r3, [r1, #20]
 80228d0:	600f      	str	r7, [r1, #0]
 80228d2:	bf18      	it	ne
 80228d4:	2300      	movne	r3, #0
 80228d6:	eba6 0807 	sub.w	r8, r6, r7
 80228da:	608b      	str	r3, [r1, #8]
 80228dc:	f1b8 0f00 	cmp.w	r8, #0
 80228e0:	dde9      	ble.n	80228b6 <__sflush_r+0xae>
 80228e2:	6a21      	ldr	r1, [r4, #32]
 80228e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80228e6:	4643      	mov	r3, r8
 80228e8:	463a      	mov	r2, r7
 80228ea:	4628      	mov	r0, r5
 80228ec:	47b0      	blx	r6
 80228ee:	2800      	cmp	r0, #0
 80228f0:	dc08      	bgt.n	8022904 <__sflush_r+0xfc>
 80228f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80228f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80228fa:	81a3      	strh	r3, [r4, #12]
 80228fc:	f04f 30ff 	mov.w	r0, #4294967295
 8022900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022904:	4407      	add	r7, r0
 8022906:	eba8 0800 	sub.w	r8, r8, r0
 802290a:	e7e7      	b.n	80228dc <__sflush_r+0xd4>
 802290c:	20400001 	.word	0x20400001

08022910 <_fflush_r>:
 8022910:	b538      	push	{r3, r4, r5, lr}
 8022912:	690b      	ldr	r3, [r1, #16]
 8022914:	4605      	mov	r5, r0
 8022916:	460c      	mov	r4, r1
 8022918:	b913      	cbnz	r3, 8022920 <_fflush_r+0x10>
 802291a:	2500      	movs	r5, #0
 802291c:	4628      	mov	r0, r5
 802291e:	bd38      	pop	{r3, r4, r5, pc}
 8022920:	b118      	cbz	r0, 802292a <_fflush_r+0x1a>
 8022922:	6a03      	ldr	r3, [r0, #32]
 8022924:	b90b      	cbnz	r3, 802292a <_fflush_r+0x1a>
 8022926:	f7fc fbf3 	bl	801f110 <__sinit>
 802292a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802292e:	2b00      	cmp	r3, #0
 8022930:	d0f3      	beq.n	802291a <_fflush_r+0xa>
 8022932:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8022934:	07d0      	lsls	r0, r2, #31
 8022936:	d404      	bmi.n	8022942 <_fflush_r+0x32>
 8022938:	0599      	lsls	r1, r3, #22
 802293a:	d402      	bmi.n	8022942 <_fflush_r+0x32>
 802293c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802293e:	f7fd f82c 	bl	801f99a <__retarget_lock_acquire_recursive>
 8022942:	4628      	mov	r0, r5
 8022944:	4621      	mov	r1, r4
 8022946:	f7ff ff5f 	bl	8022808 <__sflush_r>
 802294a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802294c:	07da      	lsls	r2, r3, #31
 802294e:	4605      	mov	r5, r0
 8022950:	d4e4      	bmi.n	802291c <_fflush_r+0xc>
 8022952:	89a3      	ldrh	r3, [r4, #12]
 8022954:	059b      	lsls	r3, r3, #22
 8022956:	d4e1      	bmi.n	802291c <_fflush_r+0xc>
 8022958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802295a:	f7fd f81f 	bl	801f99c <__retarget_lock_release_recursive>
 802295e:	e7dd      	b.n	802291c <_fflush_r+0xc>

08022960 <fiprintf>:
 8022960:	b40e      	push	{r1, r2, r3}
 8022962:	b503      	push	{r0, r1, lr}
 8022964:	4601      	mov	r1, r0
 8022966:	ab03      	add	r3, sp, #12
 8022968:	4805      	ldr	r0, [pc, #20]	@ (8022980 <fiprintf+0x20>)
 802296a:	f853 2b04 	ldr.w	r2, [r3], #4
 802296e:	6800      	ldr	r0, [r0, #0]
 8022970:	9301      	str	r3, [sp, #4]
 8022972:	f7ff fce3 	bl	802233c <_vfiprintf_r>
 8022976:	b002      	add	sp, #8
 8022978:	f85d eb04 	ldr.w	lr, [sp], #4
 802297c:	b003      	add	sp, #12
 802297e:	4770      	bx	lr
 8022980:	2000004c 	.word	0x2000004c

08022984 <__swhatbuf_r>:
 8022984:	b570      	push	{r4, r5, r6, lr}
 8022986:	460c      	mov	r4, r1
 8022988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802298c:	2900      	cmp	r1, #0
 802298e:	b096      	sub	sp, #88	@ 0x58
 8022990:	4615      	mov	r5, r2
 8022992:	461e      	mov	r6, r3
 8022994:	da0d      	bge.n	80229b2 <__swhatbuf_r+0x2e>
 8022996:	89a3      	ldrh	r3, [r4, #12]
 8022998:	f013 0f80 	tst.w	r3, #128	@ 0x80
 802299c:	f04f 0100 	mov.w	r1, #0
 80229a0:	bf14      	ite	ne
 80229a2:	2340      	movne	r3, #64	@ 0x40
 80229a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80229a8:	2000      	movs	r0, #0
 80229aa:	6031      	str	r1, [r6, #0]
 80229ac:	602b      	str	r3, [r5, #0]
 80229ae:	b016      	add	sp, #88	@ 0x58
 80229b0:	bd70      	pop	{r4, r5, r6, pc}
 80229b2:	466a      	mov	r2, sp
 80229b4:	f000 f8bc 	bl	8022b30 <_fstat_r>
 80229b8:	2800      	cmp	r0, #0
 80229ba:	dbec      	blt.n	8022996 <__swhatbuf_r+0x12>
 80229bc:	9901      	ldr	r1, [sp, #4]
 80229be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80229c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80229c6:	4259      	negs	r1, r3
 80229c8:	4159      	adcs	r1, r3
 80229ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80229ce:	e7eb      	b.n	80229a8 <__swhatbuf_r+0x24>

080229d0 <__smakebuf_r>:
 80229d0:	898b      	ldrh	r3, [r1, #12]
 80229d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80229d4:	079d      	lsls	r5, r3, #30
 80229d6:	4606      	mov	r6, r0
 80229d8:	460c      	mov	r4, r1
 80229da:	d507      	bpl.n	80229ec <__smakebuf_r+0x1c>
 80229dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80229e0:	6023      	str	r3, [r4, #0]
 80229e2:	6123      	str	r3, [r4, #16]
 80229e4:	2301      	movs	r3, #1
 80229e6:	6163      	str	r3, [r4, #20]
 80229e8:	b003      	add	sp, #12
 80229ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80229ec:	ab01      	add	r3, sp, #4
 80229ee:	466a      	mov	r2, sp
 80229f0:	f7ff ffc8 	bl	8022984 <__swhatbuf_r>
 80229f4:	9f00      	ldr	r7, [sp, #0]
 80229f6:	4605      	mov	r5, r0
 80229f8:	4639      	mov	r1, r7
 80229fa:	4630      	mov	r0, r6
 80229fc:	f7fd fe5e 	bl	80206bc <_malloc_r>
 8022a00:	b948      	cbnz	r0, 8022a16 <__smakebuf_r+0x46>
 8022a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022a06:	059a      	lsls	r2, r3, #22
 8022a08:	d4ee      	bmi.n	80229e8 <__smakebuf_r+0x18>
 8022a0a:	f023 0303 	bic.w	r3, r3, #3
 8022a0e:	f043 0302 	orr.w	r3, r3, #2
 8022a12:	81a3      	strh	r3, [r4, #12]
 8022a14:	e7e2      	b.n	80229dc <__smakebuf_r+0xc>
 8022a16:	89a3      	ldrh	r3, [r4, #12]
 8022a18:	6020      	str	r0, [r4, #0]
 8022a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022a1e:	81a3      	strh	r3, [r4, #12]
 8022a20:	9b01      	ldr	r3, [sp, #4]
 8022a22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8022a26:	b15b      	cbz	r3, 8022a40 <__smakebuf_r+0x70>
 8022a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022a2c:	4630      	mov	r0, r6
 8022a2e:	f000 f891 	bl	8022b54 <_isatty_r>
 8022a32:	b128      	cbz	r0, 8022a40 <__smakebuf_r+0x70>
 8022a34:	89a3      	ldrh	r3, [r4, #12]
 8022a36:	f023 0303 	bic.w	r3, r3, #3
 8022a3a:	f043 0301 	orr.w	r3, r3, #1
 8022a3e:	81a3      	strh	r3, [r4, #12]
 8022a40:	89a3      	ldrh	r3, [r4, #12]
 8022a42:	431d      	orrs	r5, r3
 8022a44:	81a5      	strh	r5, [r4, #12]
 8022a46:	e7cf      	b.n	80229e8 <__smakebuf_r+0x18>

08022a48 <__sccl>:
 8022a48:	b570      	push	{r4, r5, r6, lr}
 8022a4a:	780b      	ldrb	r3, [r1, #0]
 8022a4c:	4604      	mov	r4, r0
 8022a4e:	2b5e      	cmp	r3, #94	@ 0x5e
 8022a50:	bf0b      	itete	eq
 8022a52:	784b      	ldrbeq	r3, [r1, #1]
 8022a54:	1c4a      	addne	r2, r1, #1
 8022a56:	1c8a      	addeq	r2, r1, #2
 8022a58:	2100      	movne	r1, #0
 8022a5a:	bf08      	it	eq
 8022a5c:	2101      	moveq	r1, #1
 8022a5e:	3801      	subs	r0, #1
 8022a60:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8022a64:	f800 1f01 	strb.w	r1, [r0, #1]!
 8022a68:	42a8      	cmp	r0, r5
 8022a6a:	d1fb      	bne.n	8022a64 <__sccl+0x1c>
 8022a6c:	b90b      	cbnz	r3, 8022a72 <__sccl+0x2a>
 8022a6e:	1e50      	subs	r0, r2, #1
 8022a70:	bd70      	pop	{r4, r5, r6, pc}
 8022a72:	f081 0101 	eor.w	r1, r1, #1
 8022a76:	54e1      	strb	r1, [r4, r3]
 8022a78:	4610      	mov	r0, r2
 8022a7a:	4602      	mov	r2, r0
 8022a7c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8022a80:	2d2d      	cmp	r5, #45	@ 0x2d
 8022a82:	d005      	beq.n	8022a90 <__sccl+0x48>
 8022a84:	2d5d      	cmp	r5, #93	@ 0x5d
 8022a86:	d016      	beq.n	8022ab6 <__sccl+0x6e>
 8022a88:	2d00      	cmp	r5, #0
 8022a8a:	d0f1      	beq.n	8022a70 <__sccl+0x28>
 8022a8c:	462b      	mov	r3, r5
 8022a8e:	e7f2      	b.n	8022a76 <__sccl+0x2e>
 8022a90:	7846      	ldrb	r6, [r0, #1]
 8022a92:	2e5d      	cmp	r6, #93	@ 0x5d
 8022a94:	d0fa      	beq.n	8022a8c <__sccl+0x44>
 8022a96:	42b3      	cmp	r3, r6
 8022a98:	dcf8      	bgt.n	8022a8c <__sccl+0x44>
 8022a9a:	3002      	adds	r0, #2
 8022a9c:	461a      	mov	r2, r3
 8022a9e:	3201      	adds	r2, #1
 8022aa0:	4296      	cmp	r6, r2
 8022aa2:	54a1      	strb	r1, [r4, r2]
 8022aa4:	dcfb      	bgt.n	8022a9e <__sccl+0x56>
 8022aa6:	1af2      	subs	r2, r6, r3
 8022aa8:	3a01      	subs	r2, #1
 8022aaa:	1c5d      	adds	r5, r3, #1
 8022aac:	42b3      	cmp	r3, r6
 8022aae:	bfa8      	it	ge
 8022ab0:	2200      	movge	r2, #0
 8022ab2:	18ab      	adds	r3, r5, r2
 8022ab4:	e7e1      	b.n	8022a7a <__sccl+0x32>
 8022ab6:	4610      	mov	r0, r2
 8022ab8:	e7da      	b.n	8022a70 <__sccl+0x28>

08022aba <__submore>:
 8022aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022abe:	460c      	mov	r4, r1
 8022ac0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8022ac2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022ac6:	4299      	cmp	r1, r3
 8022ac8:	d11d      	bne.n	8022b06 <__submore+0x4c>
 8022aca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8022ace:	f7fd fdf5 	bl	80206bc <_malloc_r>
 8022ad2:	b918      	cbnz	r0, 8022adc <__submore+0x22>
 8022ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8022ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022adc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022ae0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8022ae2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8022ae6:	6360      	str	r0, [r4, #52]	@ 0x34
 8022ae8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8022aec:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8022af0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8022af4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8022af8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8022afc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8022b00:	6020      	str	r0, [r4, #0]
 8022b02:	2000      	movs	r0, #0
 8022b04:	e7e8      	b.n	8022ad8 <__submore+0x1e>
 8022b06:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8022b08:	0077      	lsls	r7, r6, #1
 8022b0a:	463a      	mov	r2, r7
 8022b0c:	f000 fbb1 	bl	8023272 <_realloc_r>
 8022b10:	4605      	mov	r5, r0
 8022b12:	2800      	cmp	r0, #0
 8022b14:	d0de      	beq.n	8022ad4 <__submore+0x1a>
 8022b16:	eb00 0806 	add.w	r8, r0, r6
 8022b1a:	4601      	mov	r1, r0
 8022b1c:	4632      	mov	r2, r6
 8022b1e:	4640      	mov	r0, r8
 8022b20:	f7fc ff3d 	bl	801f99e <memcpy>
 8022b24:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8022b28:	f8c4 8000 	str.w	r8, [r4]
 8022b2c:	e7e9      	b.n	8022b02 <__submore+0x48>
	...

08022b30 <_fstat_r>:
 8022b30:	b538      	push	{r3, r4, r5, lr}
 8022b32:	4d07      	ldr	r5, [pc, #28]	@ (8022b50 <_fstat_r+0x20>)
 8022b34:	2300      	movs	r3, #0
 8022b36:	4604      	mov	r4, r0
 8022b38:	4608      	mov	r0, r1
 8022b3a:	4611      	mov	r1, r2
 8022b3c:	602b      	str	r3, [r5, #0]
 8022b3e:	f7e0 fbc3 	bl	80032c8 <_fstat>
 8022b42:	1c43      	adds	r3, r0, #1
 8022b44:	d102      	bne.n	8022b4c <_fstat_r+0x1c>
 8022b46:	682b      	ldr	r3, [r5, #0]
 8022b48:	b103      	cbz	r3, 8022b4c <_fstat_r+0x1c>
 8022b4a:	6023      	str	r3, [r4, #0]
 8022b4c:	bd38      	pop	{r3, r4, r5, pc}
 8022b4e:	bf00      	nop
 8022b50:	20068b1c 	.word	0x20068b1c

08022b54 <_isatty_r>:
 8022b54:	b538      	push	{r3, r4, r5, lr}
 8022b56:	4d06      	ldr	r5, [pc, #24]	@ (8022b70 <_isatty_r+0x1c>)
 8022b58:	2300      	movs	r3, #0
 8022b5a:	4604      	mov	r4, r0
 8022b5c:	4608      	mov	r0, r1
 8022b5e:	602b      	str	r3, [r5, #0]
 8022b60:	f7e0 fbc2 	bl	80032e8 <_isatty>
 8022b64:	1c43      	adds	r3, r0, #1
 8022b66:	d102      	bne.n	8022b6e <_isatty_r+0x1a>
 8022b68:	682b      	ldr	r3, [r5, #0]
 8022b6a:	b103      	cbz	r3, 8022b6e <_isatty_r+0x1a>
 8022b6c:	6023      	str	r3, [r4, #0]
 8022b6e:	bd38      	pop	{r3, r4, r5, pc}
 8022b70:	20068b1c 	.word	0x20068b1c

08022b74 <_sbrk_r>:
 8022b74:	b538      	push	{r3, r4, r5, lr}
 8022b76:	4d06      	ldr	r5, [pc, #24]	@ (8022b90 <_sbrk_r+0x1c>)
 8022b78:	2300      	movs	r3, #0
 8022b7a:	4604      	mov	r4, r0
 8022b7c:	4608      	mov	r0, r1
 8022b7e:	602b      	str	r3, [r5, #0]
 8022b80:	f7e0 fbca 	bl	8003318 <_sbrk>
 8022b84:	1c43      	adds	r3, r0, #1
 8022b86:	d102      	bne.n	8022b8e <_sbrk_r+0x1a>
 8022b88:	682b      	ldr	r3, [r5, #0]
 8022b8a:	b103      	cbz	r3, 8022b8e <_sbrk_r+0x1a>
 8022b8c:	6023      	str	r3, [r4, #0]
 8022b8e:	bd38      	pop	{r3, r4, r5, pc}
 8022b90:	20068b1c 	.word	0x20068b1c
 8022b94:	00000000 	.word	0x00000000

08022b98 <nan>:
 8022b98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022ba0 <nan+0x8>
 8022b9c:	4770      	bx	lr
 8022b9e:	bf00      	nop
 8022ba0:	00000000 	.word	0x00000000
 8022ba4:	7ff80000 	.word	0x7ff80000

08022ba8 <abort>:
 8022ba8:	b508      	push	{r3, lr}
 8022baa:	2006      	movs	r0, #6
 8022bac:	f000 fc36 	bl	802341c <raise>
 8022bb0:	2001      	movs	r0, #1
 8022bb2:	f7e0 fb39 	bl	8003228 <_exit>

08022bb6 <_calloc_r>:
 8022bb6:	b570      	push	{r4, r5, r6, lr}
 8022bb8:	fba1 5402 	umull	r5, r4, r1, r2
 8022bbc:	b934      	cbnz	r4, 8022bcc <_calloc_r+0x16>
 8022bbe:	4629      	mov	r1, r5
 8022bc0:	f7fd fd7c 	bl	80206bc <_malloc_r>
 8022bc4:	4606      	mov	r6, r0
 8022bc6:	b928      	cbnz	r0, 8022bd4 <_calloc_r+0x1e>
 8022bc8:	4630      	mov	r0, r6
 8022bca:	bd70      	pop	{r4, r5, r6, pc}
 8022bcc:	220c      	movs	r2, #12
 8022bce:	6002      	str	r2, [r0, #0]
 8022bd0:	2600      	movs	r6, #0
 8022bd2:	e7f9      	b.n	8022bc8 <_calloc_r+0x12>
 8022bd4:	462a      	mov	r2, r5
 8022bd6:	4621      	mov	r1, r4
 8022bd8:	f7fc fd04 	bl	801f5e4 <memset>
 8022bdc:	e7f4      	b.n	8022bc8 <_calloc_r+0x12>

08022bde <rshift>:
 8022bde:	6903      	ldr	r3, [r0, #16]
 8022be0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8022be4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8022be8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8022bec:	f100 0414 	add.w	r4, r0, #20
 8022bf0:	dd45      	ble.n	8022c7e <rshift+0xa0>
 8022bf2:	f011 011f 	ands.w	r1, r1, #31
 8022bf6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8022bfa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8022bfe:	d10c      	bne.n	8022c1a <rshift+0x3c>
 8022c00:	f100 0710 	add.w	r7, r0, #16
 8022c04:	4629      	mov	r1, r5
 8022c06:	42b1      	cmp	r1, r6
 8022c08:	d334      	bcc.n	8022c74 <rshift+0x96>
 8022c0a:	1a9b      	subs	r3, r3, r2
 8022c0c:	009b      	lsls	r3, r3, #2
 8022c0e:	1eea      	subs	r2, r5, #3
 8022c10:	4296      	cmp	r6, r2
 8022c12:	bf38      	it	cc
 8022c14:	2300      	movcc	r3, #0
 8022c16:	4423      	add	r3, r4
 8022c18:	e015      	b.n	8022c46 <rshift+0x68>
 8022c1a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8022c1e:	f1c1 0820 	rsb	r8, r1, #32
 8022c22:	40cf      	lsrs	r7, r1
 8022c24:	f105 0e04 	add.w	lr, r5, #4
 8022c28:	46a1      	mov	r9, r4
 8022c2a:	4576      	cmp	r6, lr
 8022c2c:	46f4      	mov	ip, lr
 8022c2e:	d815      	bhi.n	8022c5c <rshift+0x7e>
 8022c30:	1a9a      	subs	r2, r3, r2
 8022c32:	0092      	lsls	r2, r2, #2
 8022c34:	3a04      	subs	r2, #4
 8022c36:	3501      	adds	r5, #1
 8022c38:	42ae      	cmp	r6, r5
 8022c3a:	bf38      	it	cc
 8022c3c:	2200      	movcc	r2, #0
 8022c3e:	18a3      	adds	r3, r4, r2
 8022c40:	50a7      	str	r7, [r4, r2]
 8022c42:	b107      	cbz	r7, 8022c46 <rshift+0x68>
 8022c44:	3304      	adds	r3, #4
 8022c46:	1b1a      	subs	r2, r3, r4
 8022c48:	42a3      	cmp	r3, r4
 8022c4a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8022c4e:	bf08      	it	eq
 8022c50:	2300      	moveq	r3, #0
 8022c52:	6102      	str	r2, [r0, #16]
 8022c54:	bf08      	it	eq
 8022c56:	6143      	streq	r3, [r0, #20]
 8022c58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022c5c:	f8dc c000 	ldr.w	ip, [ip]
 8022c60:	fa0c fc08 	lsl.w	ip, ip, r8
 8022c64:	ea4c 0707 	orr.w	r7, ip, r7
 8022c68:	f849 7b04 	str.w	r7, [r9], #4
 8022c6c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8022c70:	40cf      	lsrs	r7, r1
 8022c72:	e7da      	b.n	8022c2a <rshift+0x4c>
 8022c74:	f851 cb04 	ldr.w	ip, [r1], #4
 8022c78:	f847 cf04 	str.w	ip, [r7, #4]!
 8022c7c:	e7c3      	b.n	8022c06 <rshift+0x28>
 8022c7e:	4623      	mov	r3, r4
 8022c80:	e7e1      	b.n	8022c46 <rshift+0x68>

08022c82 <__hexdig_fun>:
 8022c82:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8022c86:	2b09      	cmp	r3, #9
 8022c88:	d802      	bhi.n	8022c90 <__hexdig_fun+0xe>
 8022c8a:	3820      	subs	r0, #32
 8022c8c:	b2c0      	uxtb	r0, r0
 8022c8e:	4770      	bx	lr
 8022c90:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8022c94:	2b05      	cmp	r3, #5
 8022c96:	d801      	bhi.n	8022c9c <__hexdig_fun+0x1a>
 8022c98:	3847      	subs	r0, #71	@ 0x47
 8022c9a:	e7f7      	b.n	8022c8c <__hexdig_fun+0xa>
 8022c9c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8022ca0:	2b05      	cmp	r3, #5
 8022ca2:	d801      	bhi.n	8022ca8 <__hexdig_fun+0x26>
 8022ca4:	3827      	subs	r0, #39	@ 0x27
 8022ca6:	e7f1      	b.n	8022c8c <__hexdig_fun+0xa>
 8022ca8:	2000      	movs	r0, #0
 8022caa:	4770      	bx	lr

08022cac <__gethex>:
 8022cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cb0:	b085      	sub	sp, #20
 8022cb2:	468a      	mov	sl, r1
 8022cb4:	9302      	str	r3, [sp, #8]
 8022cb6:	680b      	ldr	r3, [r1, #0]
 8022cb8:	9001      	str	r0, [sp, #4]
 8022cba:	4690      	mov	r8, r2
 8022cbc:	1c9c      	adds	r4, r3, #2
 8022cbe:	46a1      	mov	r9, r4
 8022cc0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8022cc4:	2830      	cmp	r0, #48	@ 0x30
 8022cc6:	d0fa      	beq.n	8022cbe <__gethex+0x12>
 8022cc8:	eba9 0303 	sub.w	r3, r9, r3
 8022ccc:	f1a3 0b02 	sub.w	fp, r3, #2
 8022cd0:	f7ff ffd7 	bl	8022c82 <__hexdig_fun>
 8022cd4:	4605      	mov	r5, r0
 8022cd6:	2800      	cmp	r0, #0
 8022cd8:	d168      	bne.n	8022dac <__gethex+0x100>
 8022cda:	49a0      	ldr	r1, [pc, #640]	@ (8022f5c <__gethex+0x2b0>)
 8022cdc:	2201      	movs	r2, #1
 8022cde:	4648      	mov	r0, r9
 8022ce0:	f7fc fc88 	bl	801f5f4 <strncmp>
 8022ce4:	4607      	mov	r7, r0
 8022ce6:	2800      	cmp	r0, #0
 8022ce8:	d167      	bne.n	8022dba <__gethex+0x10e>
 8022cea:	f899 0001 	ldrb.w	r0, [r9, #1]
 8022cee:	4626      	mov	r6, r4
 8022cf0:	f7ff ffc7 	bl	8022c82 <__hexdig_fun>
 8022cf4:	2800      	cmp	r0, #0
 8022cf6:	d062      	beq.n	8022dbe <__gethex+0x112>
 8022cf8:	4623      	mov	r3, r4
 8022cfa:	7818      	ldrb	r0, [r3, #0]
 8022cfc:	2830      	cmp	r0, #48	@ 0x30
 8022cfe:	4699      	mov	r9, r3
 8022d00:	f103 0301 	add.w	r3, r3, #1
 8022d04:	d0f9      	beq.n	8022cfa <__gethex+0x4e>
 8022d06:	f7ff ffbc 	bl	8022c82 <__hexdig_fun>
 8022d0a:	fab0 f580 	clz	r5, r0
 8022d0e:	096d      	lsrs	r5, r5, #5
 8022d10:	f04f 0b01 	mov.w	fp, #1
 8022d14:	464a      	mov	r2, r9
 8022d16:	4616      	mov	r6, r2
 8022d18:	3201      	adds	r2, #1
 8022d1a:	7830      	ldrb	r0, [r6, #0]
 8022d1c:	f7ff ffb1 	bl	8022c82 <__hexdig_fun>
 8022d20:	2800      	cmp	r0, #0
 8022d22:	d1f8      	bne.n	8022d16 <__gethex+0x6a>
 8022d24:	498d      	ldr	r1, [pc, #564]	@ (8022f5c <__gethex+0x2b0>)
 8022d26:	2201      	movs	r2, #1
 8022d28:	4630      	mov	r0, r6
 8022d2a:	f7fc fc63 	bl	801f5f4 <strncmp>
 8022d2e:	2800      	cmp	r0, #0
 8022d30:	d13f      	bne.n	8022db2 <__gethex+0x106>
 8022d32:	b944      	cbnz	r4, 8022d46 <__gethex+0x9a>
 8022d34:	1c74      	adds	r4, r6, #1
 8022d36:	4622      	mov	r2, r4
 8022d38:	4616      	mov	r6, r2
 8022d3a:	3201      	adds	r2, #1
 8022d3c:	7830      	ldrb	r0, [r6, #0]
 8022d3e:	f7ff ffa0 	bl	8022c82 <__hexdig_fun>
 8022d42:	2800      	cmp	r0, #0
 8022d44:	d1f8      	bne.n	8022d38 <__gethex+0x8c>
 8022d46:	1ba4      	subs	r4, r4, r6
 8022d48:	00a7      	lsls	r7, r4, #2
 8022d4a:	7833      	ldrb	r3, [r6, #0]
 8022d4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8022d50:	2b50      	cmp	r3, #80	@ 0x50
 8022d52:	d13e      	bne.n	8022dd2 <__gethex+0x126>
 8022d54:	7873      	ldrb	r3, [r6, #1]
 8022d56:	2b2b      	cmp	r3, #43	@ 0x2b
 8022d58:	d033      	beq.n	8022dc2 <__gethex+0x116>
 8022d5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8022d5c:	d034      	beq.n	8022dc8 <__gethex+0x11c>
 8022d5e:	1c71      	adds	r1, r6, #1
 8022d60:	2400      	movs	r4, #0
 8022d62:	7808      	ldrb	r0, [r1, #0]
 8022d64:	f7ff ff8d 	bl	8022c82 <__hexdig_fun>
 8022d68:	1e43      	subs	r3, r0, #1
 8022d6a:	b2db      	uxtb	r3, r3
 8022d6c:	2b18      	cmp	r3, #24
 8022d6e:	d830      	bhi.n	8022dd2 <__gethex+0x126>
 8022d70:	f1a0 0210 	sub.w	r2, r0, #16
 8022d74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8022d78:	f7ff ff83 	bl	8022c82 <__hexdig_fun>
 8022d7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8022d80:	fa5f fc8c 	uxtb.w	ip, ip
 8022d84:	f1bc 0f18 	cmp.w	ip, #24
 8022d88:	f04f 030a 	mov.w	r3, #10
 8022d8c:	d91e      	bls.n	8022dcc <__gethex+0x120>
 8022d8e:	b104      	cbz	r4, 8022d92 <__gethex+0xe6>
 8022d90:	4252      	negs	r2, r2
 8022d92:	4417      	add	r7, r2
 8022d94:	f8ca 1000 	str.w	r1, [sl]
 8022d98:	b1ed      	cbz	r5, 8022dd6 <__gethex+0x12a>
 8022d9a:	f1bb 0f00 	cmp.w	fp, #0
 8022d9e:	bf0c      	ite	eq
 8022da0:	2506      	moveq	r5, #6
 8022da2:	2500      	movne	r5, #0
 8022da4:	4628      	mov	r0, r5
 8022da6:	b005      	add	sp, #20
 8022da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022dac:	2500      	movs	r5, #0
 8022dae:	462c      	mov	r4, r5
 8022db0:	e7b0      	b.n	8022d14 <__gethex+0x68>
 8022db2:	2c00      	cmp	r4, #0
 8022db4:	d1c7      	bne.n	8022d46 <__gethex+0x9a>
 8022db6:	4627      	mov	r7, r4
 8022db8:	e7c7      	b.n	8022d4a <__gethex+0x9e>
 8022dba:	464e      	mov	r6, r9
 8022dbc:	462f      	mov	r7, r5
 8022dbe:	2501      	movs	r5, #1
 8022dc0:	e7c3      	b.n	8022d4a <__gethex+0x9e>
 8022dc2:	2400      	movs	r4, #0
 8022dc4:	1cb1      	adds	r1, r6, #2
 8022dc6:	e7cc      	b.n	8022d62 <__gethex+0xb6>
 8022dc8:	2401      	movs	r4, #1
 8022dca:	e7fb      	b.n	8022dc4 <__gethex+0x118>
 8022dcc:	fb03 0002 	mla	r0, r3, r2, r0
 8022dd0:	e7ce      	b.n	8022d70 <__gethex+0xc4>
 8022dd2:	4631      	mov	r1, r6
 8022dd4:	e7de      	b.n	8022d94 <__gethex+0xe8>
 8022dd6:	eba6 0309 	sub.w	r3, r6, r9
 8022dda:	3b01      	subs	r3, #1
 8022ddc:	4629      	mov	r1, r5
 8022dde:	2b07      	cmp	r3, #7
 8022de0:	dc0a      	bgt.n	8022df8 <__gethex+0x14c>
 8022de2:	9801      	ldr	r0, [sp, #4]
 8022de4:	f7fd fcf6 	bl	80207d4 <_Balloc>
 8022de8:	4604      	mov	r4, r0
 8022dea:	b940      	cbnz	r0, 8022dfe <__gethex+0x152>
 8022dec:	4b5c      	ldr	r3, [pc, #368]	@ (8022f60 <__gethex+0x2b4>)
 8022dee:	4602      	mov	r2, r0
 8022df0:	21e4      	movs	r1, #228	@ 0xe4
 8022df2:	485c      	ldr	r0, [pc, #368]	@ (8022f64 <__gethex+0x2b8>)
 8022df4:	f7fc fde8 	bl	801f9c8 <__assert_func>
 8022df8:	3101      	adds	r1, #1
 8022dfa:	105b      	asrs	r3, r3, #1
 8022dfc:	e7ef      	b.n	8022dde <__gethex+0x132>
 8022dfe:	f100 0a14 	add.w	sl, r0, #20
 8022e02:	2300      	movs	r3, #0
 8022e04:	4655      	mov	r5, sl
 8022e06:	469b      	mov	fp, r3
 8022e08:	45b1      	cmp	r9, r6
 8022e0a:	d337      	bcc.n	8022e7c <__gethex+0x1d0>
 8022e0c:	f845 bb04 	str.w	fp, [r5], #4
 8022e10:	eba5 050a 	sub.w	r5, r5, sl
 8022e14:	10ad      	asrs	r5, r5, #2
 8022e16:	6125      	str	r5, [r4, #16]
 8022e18:	4658      	mov	r0, fp
 8022e1a:	f7fd fdcd 	bl	80209b8 <__hi0bits>
 8022e1e:	016d      	lsls	r5, r5, #5
 8022e20:	f8d8 6000 	ldr.w	r6, [r8]
 8022e24:	1a2d      	subs	r5, r5, r0
 8022e26:	42b5      	cmp	r5, r6
 8022e28:	dd54      	ble.n	8022ed4 <__gethex+0x228>
 8022e2a:	1bad      	subs	r5, r5, r6
 8022e2c:	4629      	mov	r1, r5
 8022e2e:	4620      	mov	r0, r4
 8022e30:	f7fe f956 	bl	80210e0 <__any_on>
 8022e34:	4681      	mov	r9, r0
 8022e36:	b178      	cbz	r0, 8022e58 <__gethex+0x1ac>
 8022e38:	1e6b      	subs	r3, r5, #1
 8022e3a:	1159      	asrs	r1, r3, #5
 8022e3c:	f003 021f 	and.w	r2, r3, #31
 8022e40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8022e44:	f04f 0901 	mov.w	r9, #1
 8022e48:	fa09 f202 	lsl.w	r2, r9, r2
 8022e4c:	420a      	tst	r2, r1
 8022e4e:	d003      	beq.n	8022e58 <__gethex+0x1ac>
 8022e50:	454b      	cmp	r3, r9
 8022e52:	dc36      	bgt.n	8022ec2 <__gethex+0x216>
 8022e54:	f04f 0902 	mov.w	r9, #2
 8022e58:	4629      	mov	r1, r5
 8022e5a:	4620      	mov	r0, r4
 8022e5c:	f7ff febf 	bl	8022bde <rshift>
 8022e60:	442f      	add	r7, r5
 8022e62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8022e66:	42bb      	cmp	r3, r7
 8022e68:	da42      	bge.n	8022ef0 <__gethex+0x244>
 8022e6a:	9801      	ldr	r0, [sp, #4]
 8022e6c:	4621      	mov	r1, r4
 8022e6e:	f7fd fcf1 	bl	8020854 <_Bfree>
 8022e72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022e74:	2300      	movs	r3, #0
 8022e76:	6013      	str	r3, [r2, #0]
 8022e78:	25a3      	movs	r5, #163	@ 0xa3
 8022e7a:	e793      	b.n	8022da4 <__gethex+0xf8>
 8022e7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8022e80:	2a2e      	cmp	r2, #46	@ 0x2e
 8022e82:	d012      	beq.n	8022eaa <__gethex+0x1fe>
 8022e84:	2b20      	cmp	r3, #32
 8022e86:	d104      	bne.n	8022e92 <__gethex+0x1e6>
 8022e88:	f845 bb04 	str.w	fp, [r5], #4
 8022e8c:	f04f 0b00 	mov.w	fp, #0
 8022e90:	465b      	mov	r3, fp
 8022e92:	7830      	ldrb	r0, [r6, #0]
 8022e94:	9303      	str	r3, [sp, #12]
 8022e96:	f7ff fef4 	bl	8022c82 <__hexdig_fun>
 8022e9a:	9b03      	ldr	r3, [sp, #12]
 8022e9c:	f000 000f 	and.w	r0, r0, #15
 8022ea0:	4098      	lsls	r0, r3
 8022ea2:	ea4b 0b00 	orr.w	fp, fp, r0
 8022ea6:	3304      	adds	r3, #4
 8022ea8:	e7ae      	b.n	8022e08 <__gethex+0x15c>
 8022eaa:	45b1      	cmp	r9, r6
 8022eac:	d8ea      	bhi.n	8022e84 <__gethex+0x1d8>
 8022eae:	492b      	ldr	r1, [pc, #172]	@ (8022f5c <__gethex+0x2b0>)
 8022eb0:	9303      	str	r3, [sp, #12]
 8022eb2:	2201      	movs	r2, #1
 8022eb4:	4630      	mov	r0, r6
 8022eb6:	f7fc fb9d 	bl	801f5f4 <strncmp>
 8022eba:	9b03      	ldr	r3, [sp, #12]
 8022ebc:	2800      	cmp	r0, #0
 8022ebe:	d1e1      	bne.n	8022e84 <__gethex+0x1d8>
 8022ec0:	e7a2      	b.n	8022e08 <__gethex+0x15c>
 8022ec2:	1ea9      	subs	r1, r5, #2
 8022ec4:	4620      	mov	r0, r4
 8022ec6:	f7fe f90b 	bl	80210e0 <__any_on>
 8022eca:	2800      	cmp	r0, #0
 8022ecc:	d0c2      	beq.n	8022e54 <__gethex+0x1a8>
 8022ece:	f04f 0903 	mov.w	r9, #3
 8022ed2:	e7c1      	b.n	8022e58 <__gethex+0x1ac>
 8022ed4:	da09      	bge.n	8022eea <__gethex+0x23e>
 8022ed6:	1b75      	subs	r5, r6, r5
 8022ed8:	4621      	mov	r1, r4
 8022eda:	9801      	ldr	r0, [sp, #4]
 8022edc:	462a      	mov	r2, r5
 8022ede:	f7fd fec9 	bl	8020c74 <__lshift>
 8022ee2:	1b7f      	subs	r7, r7, r5
 8022ee4:	4604      	mov	r4, r0
 8022ee6:	f100 0a14 	add.w	sl, r0, #20
 8022eea:	f04f 0900 	mov.w	r9, #0
 8022eee:	e7b8      	b.n	8022e62 <__gethex+0x1b6>
 8022ef0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8022ef4:	42bd      	cmp	r5, r7
 8022ef6:	dd6f      	ble.n	8022fd8 <__gethex+0x32c>
 8022ef8:	1bed      	subs	r5, r5, r7
 8022efa:	42ae      	cmp	r6, r5
 8022efc:	dc34      	bgt.n	8022f68 <__gethex+0x2bc>
 8022efe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8022f02:	2b02      	cmp	r3, #2
 8022f04:	d022      	beq.n	8022f4c <__gethex+0x2a0>
 8022f06:	2b03      	cmp	r3, #3
 8022f08:	d024      	beq.n	8022f54 <__gethex+0x2a8>
 8022f0a:	2b01      	cmp	r3, #1
 8022f0c:	d115      	bne.n	8022f3a <__gethex+0x28e>
 8022f0e:	42ae      	cmp	r6, r5
 8022f10:	d113      	bne.n	8022f3a <__gethex+0x28e>
 8022f12:	2e01      	cmp	r6, #1
 8022f14:	d10b      	bne.n	8022f2e <__gethex+0x282>
 8022f16:	9a02      	ldr	r2, [sp, #8]
 8022f18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8022f1c:	6013      	str	r3, [r2, #0]
 8022f1e:	2301      	movs	r3, #1
 8022f20:	6123      	str	r3, [r4, #16]
 8022f22:	f8ca 3000 	str.w	r3, [sl]
 8022f26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022f28:	2562      	movs	r5, #98	@ 0x62
 8022f2a:	601c      	str	r4, [r3, #0]
 8022f2c:	e73a      	b.n	8022da4 <__gethex+0xf8>
 8022f2e:	1e71      	subs	r1, r6, #1
 8022f30:	4620      	mov	r0, r4
 8022f32:	f7fe f8d5 	bl	80210e0 <__any_on>
 8022f36:	2800      	cmp	r0, #0
 8022f38:	d1ed      	bne.n	8022f16 <__gethex+0x26a>
 8022f3a:	9801      	ldr	r0, [sp, #4]
 8022f3c:	4621      	mov	r1, r4
 8022f3e:	f7fd fc89 	bl	8020854 <_Bfree>
 8022f42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022f44:	2300      	movs	r3, #0
 8022f46:	6013      	str	r3, [r2, #0]
 8022f48:	2550      	movs	r5, #80	@ 0x50
 8022f4a:	e72b      	b.n	8022da4 <__gethex+0xf8>
 8022f4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022f4e:	2b00      	cmp	r3, #0
 8022f50:	d1f3      	bne.n	8022f3a <__gethex+0x28e>
 8022f52:	e7e0      	b.n	8022f16 <__gethex+0x26a>
 8022f54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022f56:	2b00      	cmp	r3, #0
 8022f58:	d1dd      	bne.n	8022f16 <__gethex+0x26a>
 8022f5a:	e7ee      	b.n	8022f3a <__gethex+0x28e>
 8022f5c:	080278dd 	.word	0x080278dd
 8022f60:	08027873 	.word	0x08027873
 8022f64:	08027913 	.word	0x08027913
 8022f68:	1e6f      	subs	r7, r5, #1
 8022f6a:	f1b9 0f00 	cmp.w	r9, #0
 8022f6e:	d130      	bne.n	8022fd2 <__gethex+0x326>
 8022f70:	b127      	cbz	r7, 8022f7c <__gethex+0x2d0>
 8022f72:	4639      	mov	r1, r7
 8022f74:	4620      	mov	r0, r4
 8022f76:	f7fe f8b3 	bl	80210e0 <__any_on>
 8022f7a:	4681      	mov	r9, r0
 8022f7c:	117a      	asrs	r2, r7, #5
 8022f7e:	2301      	movs	r3, #1
 8022f80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8022f84:	f007 071f 	and.w	r7, r7, #31
 8022f88:	40bb      	lsls	r3, r7
 8022f8a:	4213      	tst	r3, r2
 8022f8c:	4629      	mov	r1, r5
 8022f8e:	4620      	mov	r0, r4
 8022f90:	bf18      	it	ne
 8022f92:	f049 0902 	orrne.w	r9, r9, #2
 8022f96:	f7ff fe22 	bl	8022bde <rshift>
 8022f9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8022f9e:	1b76      	subs	r6, r6, r5
 8022fa0:	2502      	movs	r5, #2
 8022fa2:	f1b9 0f00 	cmp.w	r9, #0
 8022fa6:	d047      	beq.n	8023038 <__gethex+0x38c>
 8022fa8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8022fac:	2b02      	cmp	r3, #2
 8022fae:	d015      	beq.n	8022fdc <__gethex+0x330>
 8022fb0:	2b03      	cmp	r3, #3
 8022fb2:	d017      	beq.n	8022fe4 <__gethex+0x338>
 8022fb4:	2b01      	cmp	r3, #1
 8022fb6:	d109      	bne.n	8022fcc <__gethex+0x320>
 8022fb8:	f019 0f02 	tst.w	r9, #2
 8022fbc:	d006      	beq.n	8022fcc <__gethex+0x320>
 8022fbe:	f8da 3000 	ldr.w	r3, [sl]
 8022fc2:	ea49 0903 	orr.w	r9, r9, r3
 8022fc6:	f019 0f01 	tst.w	r9, #1
 8022fca:	d10e      	bne.n	8022fea <__gethex+0x33e>
 8022fcc:	f045 0510 	orr.w	r5, r5, #16
 8022fd0:	e032      	b.n	8023038 <__gethex+0x38c>
 8022fd2:	f04f 0901 	mov.w	r9, #1
 8022fd6:	e7d1      	b.n	8022f7c <__gethex+0x2d0>
 8022fd8:	2501      	movs	r5, #1
 8022fda:	e7e2      	b.n	8022fa2 <__gethex+0x2f6>
 8022fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022fde:	f1c3 0301 	rsb	r3, r3, #1
 8022fe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022fe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022fe6:	2b00      	cmp	r3, #0
 8022fe8:	d0f0      	beq.n	8022fcc <__gethex+0x320>
 8022fea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8022fee:	f104 0314 	add.w	r3, r4, #20
 8022ff2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8022ff6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8022ffa:	f04f 0c00 	mov.w	ip, #0
 8022ffe:	4618      	mov	r0, r3
 8023000:	f853 2b04 	ldr.w	r2, [r3], #4
 8023004:	f1b2 3fff 	cmp.w	r2, #4294967295
 8023008:	d01b      	beq.n	8023042 <__gethex+0x396>
 802300a:	3201      	adds	r2, #1
 802300c:	6002      	str	r2, [r0, #0]
 802300e:	2d02      	cmp	r5, #2
 8023010:	f104 0314 	add.w	r3, r4, #20
 8023014:	d13c      	bne.n	8023090 <__gethex+0x3e4>
 8023016:	f8d8 2000 	ldr.w	r2, [r8]
 802301a:	3a01      	subs	r2, #1
 802301c:	42b2      	cmp	r2, r6
 802301e:	d109      	bne.n	8023034 <__gethex+0x388>
 8023020:	1171      	asrs	r1, r6, #5
 8023022:	2201      	movs	r2, #1
 8023024:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8023028:	f006 061f 	and.w	r6, r6, #31
 802302c:	fa02 f606 	lsl.w	r6, r2, r6
 8023030:	421e      	tst	r6, r3
 8023032:	d13a      	bne.n	80230aa <__gethex+0x3fe>
 8023034:	f045 0520 	orr.w	r5, r5, #32
 8023038:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802303a:	601c      	str	r4, [r3, #0]
 802303c:	9b02      	ldr	r3, [sp, #8]
 802303e:	601f      	str	r7, [r3, #0]
 8023040:	e6b0      	b.n	8022da4 <__gethex+0xf8>
 8023042:	4299      	cmp	r1, r3
 8023044:	f843 cc04 	str.w	ip, [r3, #-4]
 8023048:	d8d9      	bhi.n	8022ffe <__gethex+0x352>
 802304a:	68a3      	ldr	r3, [r4, #8]
 802304c:	459b      	cmp	fp, r3
 802304e:	db17      	blt.n	8023080 <__gethex+0x3d4>
 8023050:	6861      	ldr	r1, [r4, #4]
 8023052:	9801      	ldr	r0, [sp, #4]
 8023054:	3101      	adds	r1, #1
 8023056:	f7fd fbbd 	bl	80207d4 <_Balloc>
 802305a:	4681      	mov	r9, r0
 802305c:	b918      	cbnz	r0, 8023066 <__gethex+0x3ba>
 802305e:	4b1a      	ldr	r3, [pc, #104]	@ (80230c8 <__gethex+0x41c>)
 8023060:	4602      	mov	r2, r0
 8023062:	2184      	movs	r1, #132	@ 0x84
 8023064:	e6c5      	b.n	8022df2 <__gethex+0x146>
 8023066:	6922      	ldr	r2, [r4, #16]
 8023068:	3202      	adds	r2, #2
 802306a:	f104 010c 	add.w	r1, r4, #12
 802306e:	0092      	lsls	r2, r2, #2
 8023070:	300c      	adds	r0, #12
 8023072:	f7fc fc94 	bl	801f99e <memcpy>
 8023076:	4621      	mov	r1, r4
 8023078:	9801      	ldr	r0, [sp, #4]
 802307a:	f7fd fbeb 	bl	8020854 <_Bfree>
 802307e:	464c      	mov	r4, r9
 8023080:	6923      	ldr	r3, [r4, #16]
 8023082:	1c5a      	adds	r2, r3, #1
 8023084:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8023088:	6122      	str	r2, [r4, #16]
 802308a:	2201      	movs	r2, #1
 802308c:	615a      	str	r2, [r3, #20]
 802308e:	e7be      	b.n	802300e <__gethex+0x362>
 8023090:	6922      	ldr	r2, [r4, #16]
 8023092:	455a      	cmp	r2, fp
 8023094:	dd0b      	ble.n	80230ae <__gethex+0x402>
 8023096:	2101      	movs	r1, #1
 8023098:	4620      	mov	r0, r4
 802309a:	f7ff fda0 	bl	8022bde <rshift>
 802309e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80230a2:	3701      	adds	r7, #1
 80230a4:	42bb      	cmp	r3, r7
 80230a6:	f6ff aee0 	blt.w	8022e6a <__gethex+0x1be>
 80230aa:	2501      	movs	r5, #1
 80230ac:	e7c2      	b.n	8023034 <__gethex+0x388>
 80230ae:	f016 061f 	ands.w	r6, r6, #31
 80230b2:	d0fa      	beq.n	80230aa <__gethex+0x3fe>
 80230b4:	4453      	add	r3, sl
 80230b6:	f1c6 0620 	rsb	r6, r6, #32
 80230ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80230be:	f7fd fc7b 	bl	80209b8 <__hi0bits>
 80230c2:	42b0      	cmp	r0, r6
 80230c4:	dbe7      	blt.n	8023096 <__gethex+0x3ea>
 80230c6:	e7f0      	b.n	80230aa <__gethex+0x3fe>
 80230c8:	08027873 	.word	0x08027873

080230cc <L_shift>:
 80230cc:	f1c2 0208 	rsb	r2, r2, #8
 80230d0:	0092      	lsls	r2, r2, #2
 80230d2:	b570      	push	{r4, r5, r6, lr}
 80230d4:	f1c2 0620 	rsb	r6, r2, #32
 80230d8:	6843      	ldr	r3, [r0, #4]
 80230da:	6804      	ldr	r4, [r0, #0]
 80230dc:	fa03 f506 	lsl.w	r5, r3, r6
 80230e0:	432c      	orrs	r4, r5
 80230e2:	40d3      	lsrs	r3, r2
 80230e4:	6004      	str	r4, [r0, #0]
 80230e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80230ea:	4288      	cmp	r0, r1
 80230ec:	d3f4      	bcc.n	80230d8 <L_shift+0xc>
 80230ee:	bd70      	pop	{r4, r5, r6, pc}

080230f0 <__match>:
 80230f0:	b530      	push	{r4, r5, lr}
 80230f2:	6803      	ldr	r3, [r0, #0]
 80230f4:	3301      	adds	r3, #1
 80230f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80230fa:	b914      	cbnz	r4, 8023102 <__match+0x12>
 80230fc:	6003      	str	r3, [r0, #0]
 80230fe:	2001      	movs	r0, #1
 8023100:	bd30      	pop	{r4, r5, pc}
 8023102:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023106:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 802310a:	2d19      	cmp	r5, #25
 802310c:	bf98      	it	ls
 802310e:	3220      	addls	r2, #32
 8023110:	42a2      	cmp	r2, r4
 8023112:	d0f0      	beq.n	80230f6 <__match+0x6>
 8023114:	2000      	movs	r0, #0
 8023116:	e7f3      	b.n	8023100 <__match+0x10>

08023118 <__hexnan>:
 8023118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802311c:	680b      	ldr	r3, [r1, #0]
 802311e:	6801      	ldr	r1, [r0, #0]
 8023120:	115e      	asrs	r6, r3, #5
 8023122:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8023126:	f013 031f 	ands.w	r3, r3, #31
 802312a:	b087      	sub	sp, #28
 802312c:	bf18      	it	ne
 802312e:	3604      	addne	r6, #4
 8023130:	2500      	movs	r5, #0
 8023132:	1f37      	subs	r7, r6, #4
 8023134:	4682      	mov	sl, r0
 8023136:	4690      	mov	r8, r2
 8023138:	9301      	str	r3, [sp, #4]
 802313a:	f846 5c04 	str.w	r5, [r6, #-4]
 802313e:	46b9      	mov	r9, r7
 8023140:	463c      	mov	r4, r7
 8023142:	9502      	str	r5, [sp, #8]
 8023144:	46ab      	mov	fp, r5
 8023146:	784a      	ldrb	r2, [r1, #1]
 8023148:	1c4b      	adds	r3, r1, #1
 802314a:	9303      	str	r3, [sp, #12]
 802314c:	b342      	cbz	r2, 80231a0 <__hexnan+0x88>
 802314e:	4610      	mov	r0, r2
 8023150:	9105      	str	r1, [sp, #20]
 8023152:	9204      	str	r2, [sp, #16]
 8023154:	f7ff fd95 	bl	8022c82 <__hexdig_fun>
 8023158:	2800      	cmp	r0, #0
 802315a:	d151      	bne.n	8023200 <__hexnan+0xe8>
 802315c:	9a04      	ldr	r2, [sp, #16]
 802315e:	9905      	ldr	r1, [sp, #20]
 8023160:	2a20      	cmp	r2, #32
 8023162:	d818      	bhi.n	8023196 <__hexnan+0x7e>
 8023164:	9b02      	ldr	r3, [sp, #8]
 8023166:	459b      	cmp	fp, r3
 8023168:	dd13      	ble.n	8023192 <__hexnan+0x7a>
 802316a:	454c      	cmp	r4, r9
 802316c:	d206      	bcs.n	802317c <__hexnan+0x64>
 802316e:	2d07      	cmp	r5, #7
 8023170:	dc04      	bgt.n	802317c <__hexnan+0x64>
 8023172:	462a      	mov	r2, r5
 8023174:	4649      	mov	r1, r9
 8023176:	4620      	mov	r0, r4
 8023178:	f7ff ffa8 	bl	80230cc <L_shift>
 802317c:	4544      	cmp	r4, r8
 802317e:	d952      	bls.n	8023226 <__hexnan+0x10e>
 8023180:	2300      	movs	r3, #0
 8023182:	f1a4 0904 	sub.w	r9, r4, #4
 8023186:	f844 3c04 	str.w	r3, [r4, #-4]
 802318a:	f8cd b008 	str.w	fp, [sp, #8]
 802318e:	464c      	mov	r4, r9
 8023190:	461d      	mov	r5, r3
 8023192:	9903      	ldr	r1, [sp, #12]
 8023194:	e7d7      	b.n	8023146 <__hexnan+0x2e>
 8023196:	2a29      	cmp	r2, #41	@ 0x29
 8023198:	d157      	bne.n	802324a <__hexnan+0x132>
 802319a:	3102      	adds	r1, #2
 802319c:	f8ca 1000 	str.w	r1, [sl]
 80231a0:	f1bb 0f00 	cmp.w	fp, #0
 80231a4:	d051      	beq.n	802324a <__hexnan+0x132>
 80231a6:	454c      	cmp	r4, r9
 80231a8:	d206      	bcs.n	80231b8 <__hexnan+0xa0>
 80231aa:	2d07      	cmp	r5, #7
 80231ac:	dc04      	bgt.n	80231b8 <__hexnan+0xa0>
 80231ae:	462a      	mov	r2, r5
 80231b0:	4649      	mov	r1, r9
 80231b2:	4620      	mov	r0, r4
 80231b4:	f7ff ff8a 	bl	80230cc <L_shift>
 80231b8:	4544      	cmp	r4, r8
 80231ba:	d936      	bls.n	802322a <__hexnan+0x112>
 80231bc:	f1a8 0204 	sub.w	r2, r8, #4
 80231c0:	4623      	mov	r3, r4
 80231c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80231c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80231ca:	429f      	cmp	r7, r3
 80231cc:	d2f9      	bcs.n	80231c2 <__hexnan+0xaa>
 80231ce:	1b3b      	subs	r3, r7, r4
 80231d0:	f023 0303 	bic.w	r3, r3, #3
 80231d4:	3304      	adds	r3, #4
 80231d6:	3401      	adds	r4, #1
 80231d8:	3e03      	subs	r6, #3
 80231da:	42b4      	cmp	r4, r6
 80231dc:	bf88      	it	hi
 80231de:	2304      	movhi	r3, #4
 80231e0:	4443      	add	r3, r8
 80231e2:	2200      	movs	r2, #0
 80231e4:	f843 2b04 	str.w	r2, [r3], #4
 80231e8:	429f      	cmp	r7, r3
 80231ea:	d2fb      	bcs.n	80231e4 <__hexnan+0xcc>
 80231ec:	683b      	ldr	r3, [r7, #0]
 80231ee:	b91b      	cbnz	r3, 80231f8 <__hexnan+0xe0>
 80231f0:	4547      	cmp	r7, r8
 80231f2:	d128      	bne.n	8023246 <__hexnan+0x12e>
 80231f4:	2301      	movs	r3, #1
 80231f6:	603b      	str	r3, [r7, #0]
 80231f8:	2005      	movs	r0, #5
 80231fa:	b007      	add	sp, #28
 80231fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023200:	3501      	adds	r5, #1
 8023202:	2d08      	cmp	r5, #8
 8023204:	f10b 0b01 	add.w	fp, fp, #1
 8023208:	dd06      	ble.n	8023218 <__hexnan+0x100>
 802320a:	4544      	cmp	r4, r8
 802320c:	d9c1      	bls.n	8023192 <__hexnan+0x7a>
 802320e:	2300      	movs	r3, #0
 8023210:	f844 3c04 	str.w	r3, [r4, #-4]
 8023214:	2501      	movs	r5, #1
 8023216:	3c04      	subs	r4, #4
 8023218:	6822      	ldr	r2, [r4, #0]
 802321a:	f000 000f 	and.w	r0, r0, #15
 802321e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8023222:	6020      	str	r0, [r4, #0]
 8023224:	e7b5      	b.n	8023192 <__hexnan+0x7a>
 8023226:	2508      	movs	r5, #8
 8023228:	e7b3      	b.n	8023192 <__hexnan+0x7a>
 802322a:	9b01      	ldr	r3, [sp, #4]
 802322c:	2b00      	cmp	r3, #0
 802322e:	d0dd      	beq.n	80231ec <__hexnan+0xd4>
 8023230:	f1c3 0320 	rsb	r3, r3, #32
 8023234:	f04f 32ff 	mov.w	r2, #4294967295
 8023238:	40da      	lsrs	r2, r3
 802323a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802323e:	4013      	ands	r3, r2
 8023240:	f846 3c04 	str.w	r3, [r6, #-4]
 8023244:	e7d2      	b.n	80231ec <__hexnan+0xd4>
 8023246:	3f04      	subs	r7, #4
 8023248:	e7d0      	b.n	80231ec <__hexnan+0xd4>
 802324a:	2004      	movs	r0, #4
 802324c:	e7d5      	b.n	80231fa <__hexnan+0xe2>

0802324e <__ascii_mbtowc>:
 802324e:	b082      	sub	sp, #8
 8023250:	b901      	cbnz	r1, 8023254 <__ascii_mbtowc+0x6>
 8023252:	a901      	add	r1, sp, #4
 8023254:	b142      	cbz	r2, 8023268 <__ascii_mbtowc+0x1a>
 8023256:	b14b      	cbz	r3, 802326c <__ascii_mbtowc+0x1e>
 8023258:	7813      	ldrb	r3, [r2, #0]
 802325a:	600b      	str	r3, [r1, #0]
 802325c:	7812      	ldrb	r2, [r2, #0]
 802325e:	1e10      	subs	r0, r2, #0
 8023260:	bf18      	it	ne
 8023262:	2001      	movne	r0, #1
 8023264:	b002      	add	sp, #8
 8023266:	4770      	bx	lr
 8023268:	4610      	mov	r0, r2
 802326a:	e7fb      	b.n	8023264 <__ascii_mbtowc+0x16>
 802326c:	f06f 0001 	mvn.w	r0, #1
 8023270:	e7f8      	b.n	8023264 <__ascii_mbtowc+0x16>

08023272 <_realloc_r>:
 8023272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023276:	4607      	mov	r7, r0
 8023278:	4614      	mov	r4, r2
 802327a:	460d      	mov	r5, r1
 802327c:	b921      	cbnz	r1, 8023288 <_realloc_r+0x16>
 802327e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8023282:	4611      	mov	r1, r2
 8023284:	f7fd ba1a 	b.w	80206bc <_malloc_r>
 8023288:	b92a      	cbnz	r2, 8023296 <_realloc_r+0x24>
 802328a:	f7fd f9a3 	bl	80205d4 <_free_r>
 802328e:	4625      	mov	r5, r4
 8023290:	4628      	mov	r0, r5
 8023292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023296:	f000 f8dd 	bl	8023454 <_malloc_usable_size_r>
 802329a:	4284      	cmp	r4, r0
 802329c:	4606      	mov	r6, r0
 802329e:	d802      	bhi.n	80232a6 <_realloc_r+0x34>
 80232a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80232a4:	d8f4      	bhi.n	8023290 <_realloc_r+0x1e>
 80232a6:	4621      	mov	r1, r4
 80232a8:	4638      	mov	r0, r7
 80232aa:	f7fd fa07 	bl	80206bc <_malloc_r>
 80232ae:	4680      	mov	r8, r0
 80232b0:	b908      	cbnz	r0, 80232b6 <_realloc_r+0x44>
 80232b2:	4645      	mov	r5, r8
 80232b4:	e7ec      	b.n	8023290 <_realloc_r+0x1e>
 80232b6:	42b4      	cmp	r4, r6
 80232b8:	4622      	mov	r2, r4
 80232ba:	4629      	mov	r1, r5
 80232bc:	bf28      	it	cs
 80232be:	4632      	movcs	r2, r6
 80232c0:	f7fc fb6d 	bl	801f99e <memcpy>
 80232c4:	4629      	mov	r1, r5
 80232c6:	4638      	mov	r0, r7
 80232c8:	f7fd f984 	bl	80205d4 <_free_r>
 80232cc:	e7f1      	b.n	80232b2 <_realloc_r+0x40>
	...

080232d0 <_strtoul_l.isra.0>:
 80232d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80232d4:	4e34      	ldr	r6, [pc, #208]	@ (80233a8 <_strtoul_l.isra.0+0xd8>)
 80232d6:	4686      	mov	lr, r0
 80232d8:	460d      	mov	r5, r1
 80232da:	4628      	mov	r0, r5
 80232dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80232e0:	5d37      	ldrb	r7, [r6, r4]
 80232e2:	f017 0708 	ands.w	r7, r7, #8
 80232e6:	d1f8      	bne.n	80232da <_strtoul_l.isra.0+0xa>
 80232e8:	2c2d      	cmp	r4, #45	@ 0x2d
 80232ea:	d110      	bne.n	802330e <_strtoul_l.isra.0+0x3e>
 80232ec:	782c      	ldrb	r4, [r5, #0]
 80232ee:	2701      	movs	r7, #1
 80232f0:	1c85      	adds	r5, r0, #2
 80232f2:	f033 0010 	bics.w	r0, r3, #16
 80232f6:	d115      	bne.n	8023324 <_strtoul_l.isra.0+0x54>
 80232f8:	2c30      	cmp	r4, #48	@ 0x30
 80232fa:	d10d      	bne.n	8023318 <_strtoul_l.isra.0+0x48>
 80232fc:	7828      	ldrb	r0, [r5, #0]
 80232fe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8023302:	2858      	cmp	r0, #88	@ 0x58
 8023304:	d108      	bne.n	8023318 <_strtoul_l.isra.0+0x48>
 8023306:	786c      	ldrb	r4, [r5, #1]
 8023308:	3502      	adds	r5, #2
 802330a:	2310      	movs	r3, #16
 802330c:	e00a      	b.n	8023324 <_strtoul_l.isra.0+0x54>
 802330e:	2c2b      	cmp	r4, #43	@ 0x2b
 8023310:	bf04      	itt	eq
 8023312:	782c      	ldrbeq	r4, [r5, #0]
 8023314:	1c85      	addeq	r5, r0, #2
 8023316:	e7ec      	b.n	80232f2 <_strtoul_l.isra.0+0x22>
 8023318:	2b00      	cmp	r3, #0
 802331a:	d1f6      	bne.n	802330a <_strtoul_l.isra.0+0x3a>
 802331c:	2c30      	cmp	r4, #48	@ 0x30
 802331e:	bf14      	ite	ne
 8023320:	230a      	movne	r3, #10
 8023322:	2308      	moveq	r3, #8
 8023324:	f04f 38ff 	mov.w	r8, #4294967295
 8023328:	2600      	movs	r6, #0
 802332a:	fbb8 f8f3 	udiv	r8, r8, r3
 802332e:	fb03 f908 	mul.w	r9, r3, r8
 8023332:	ea6f 0909 	mvn.w	r9, r9
 8023336:	4630      	mov	r0, r6
 8023338:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 802333c:	f1bc 0f09 	cmp.w	ip, #9
 8023340:	d810      	bhi.n	8023364 <_strtoul_l.isra.0+0x94>
 8023342:	4664      	mov	r4, ip
 8023344:	42a3      	cmp	r3, r4
 8023346:	dd1e      	ble.n	8023386 <_strtoul_l.isra.0+0xb6>
 8023348:	f1b6 3fff 	cmp.w	r6, #4294967295
 802334c:	d007      	beq.n	802335e <_strtoul_l.isra.0+0x8e>
 802334e:	4580      	cmp	r8, r0
 8023350:	d316      	bcc.n	8023380 <_strtoul_l.isra.0+0xb0>
 8023352:	d101      	bne.n	8023358 <_strtoul_l.isra.0+0x88>
 8023354:	45a1      	cmp	r9, r4
 8023356:	db13      	blt.n	8023380 <_strtoul_l.isra.0+0xb0>
 8023358:	fb00 4003 	mla	r0, r0, r3, r4
 802335c:	2601      	movs	r6, #1
 802335e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8023362:	e7e9      	b.n	8023338 <_strtoul_l.isra.0+0x68>
 8023364:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8023368:	f1bc 0f19 	cmp.w	ip, #25
 802336c:	d801      	bhi.n	8023372 <_strtoul_l.isra.0+0xa2>
 802336e:	3c37      	subs	r4, #55	@ 0x37
 8023370:	e7e8      	b.n	8023344 <_strtoul_l.isra.0+0x74>
 8023372:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8023376:	f1bc 0f19 	cmp.w	ip, #25
 802337a:	d804      	bhi.n	8023386 <_strtoul_l.isra.0+0xb6>
 802337c:	3c57      	subs	r4, #87	@ 0x57
 802337e:	e7e1      	b.n	8023344 <_strtoul_l.isra.0+0x74>
 8023380:	f04f 36ff 	mov.w	r6, #4294967295
 8023384:	e7eb      	b.n	802335e <_strtoul_l.isra.0+0x8e>
 8023386:	1c73      	adds	r3, r6, #1
 8023388:	d106      	bne.n	8023398 <_strtoul_l.isra.0+0xc8>
 802338a:	2322      	movs	r3, #34	@ 0x22
 802338c:	f8ce 3000 	str.w	r3, [lr]
 8023390:	4630      	mov	r0, r6
 8023392:	b932      	cbnz	r2, 80233a2 <_strtoul_l.isra.0+0xd2>
 8023394:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023398:	b107      	cbz	r7, 802339c <_strtoul_l.isra.0+0xcc>
 802339a:	4240      	negs	r0, r0
 802339c:	2a00      	cmp	r2, #0
 802339e:	d0f9      	beq.n	8023394 <_strtoul_l.isra.0+0xc4>
 80233a0:	b106      	cbz	r6, 80233a4 <_strtoul_l.isra.0+0xd4>
 80233a2:	1e69      	subs	r1, r5, #1
 80233a4:	6011      	str	r1, [r2, #0]
 80233a6:	e7f5      	b.n	8023394 <_strtoul_l.isra.0+0xc4>
 80233a8:	08027974 	.word	0x08027974

080233ac <_strtoul_r>:
 80233ac:	f7ff bf90 	b.w	80232d0 <_strtoul_l.isra.0>

080233b0 <__ascii_wctomb>:
 80233b0:	4603      	mov	r3, r0
 80233b2:	4608      	mov	r0, r1
 80233b4:	b141      	cbz	r1, 80233c8 <__ascii_wctomb+0x18>
 80233b6:	2aff      	cmp	r2, #255	@ 0xff
 80233b8:	d904      	bls.n	80233c4 <__ascii_wctomb+0x14>
 80233ba:	228a      	movs	r2, #138	@ 0x8a
 80233bc:	601a      	str	r2, [r3, #0]
 80233be:	f04f 30ff 	mov.w	r0, #4294967295
 80233c2:	4770      	bx	lr
 80233c4:	700a      	strb	r2, [r1, #0]
 80233c6:	2001      	movs	r0, #1
 80233c8:	4770      	bx	lr

080233ca <_raise_r>:
 80233ca:	291f      	cmp	r1, #31
 80233cc:	b538      	push	{r3, r4, r5, lr}
 80233ce:	4605      	mov	r5, r0
 80233d0:	460c      	mov	r4, r1
 80233d2:	d904      	bls.n	80233de <_raise_r+0x14>
 80233d4:	2316      	movs	r3, #22
 80233d6:	6003      	str	r3, [r0, #0]
 80233d8:	f04f 30ff 	mov.w	r0, #4294967295
 80233dc:	bd38      	pop	{r3, r4, r5, pc}
 80233de:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80233e0:	b112      	cbz	r2, 80233e8 <_raise_r+0x1e>
 80233e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80233e6:	b94b      	cbnz	r3, 80233fc <_raise_r+0x32>
 80233e8:	4628      	mov	r0, r5
 80233ea:	f000 f831 	bl	8023450 <_getpid_r>
 80233ee:	4622      	mov	r2, r4
 80233f0:	4601      	mov	r1, r0
 80233f2:	4628      	mov	r0, r5
 80233f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80233f8:	f000 b818 	b.w	802342c <_kill_r>
 80233fc:	2b01      	cmp	r3, #1
 80233fe:	d00a      	beq.n	8023416 <_raise_r+0x4c>
 8023400:	1c59      	adds	r1, r3, #1
 8023402:	d103      	bne.n	802340c <_raise_r+0x42>
 8023404:	2316      	movs	r3, #22
 8023406:	6003      	str	r3, [r0, #0]
 8023408:	2001      	movs	r0, #1
 802340a:	e7e7      	b.n	80233dc <_raise_r+0x12>
 802340c:	2100      	movs	r1, #0
 802340e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8023412:	4620      	mov	r0, r4
 8023414:	4798      	blx	r3
 8023416:	2000      	movs	r0, #0
 8023418:	e7e0      	b.n	80233dc <_raise_r+0x12>
	...

0802341c <raise>:
 802341c:	4b02      	ldr	r3, [pc, #8]	@ (8023428 <raise+0xc>)
 802341e:	4601      	mov	r1, r0
 8023420:	6818      	ldr	r0, [r3, #0]
 8023422:	f7ff bfd2 	b.w	80233ca <_raise_r>
 8023426:	bf00      	nop
 8023428:	2000004c 	.word	0x2000004c

0802342c <_kill_r>:
 802342c:	b538      	push	{r3, r4, r5, lr}
 802342e:	4d07      	ldr	r5, [pc, #28]	@ (802344c <_kill_r+0x20>)
 8023430:	2300      	movs	r3, #0
 8023432:	4604      	mov	r4, r0
 8023434:	4608      	mov	r0, r1
 8023436:	4611      	mov	r1, r2
 8023438:	602b      	str	r3, [r5, #0]
 802343a:	f7df fee3 	bl	8003204 <_kill>
 802343e:	1c43      	adds	r3, r0, #1
 8023440:	d102      	bne.n	8023448 <_kill_r+0x1c>
 8023442:	682b      	ldr	r3, [r5, #0]
 8023444:	b103      	cbz	r3, 8023448 <_kill_r+0x1c>
 8023446:	6023      	str	r3, [r4, #0]
 8023448:	bd38      	pop	{r3, r4, r5, pc}
 802344a:	bf00      	nop
 802344c:	20068b1c 	.word	0x20068b1c

08023450 <_getpid_r>:
 8023450:	f7df bed0 	b.w	80031f4 <_getpid>

08023454 <_malloc_usable_size_r>:
 8023454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023458:	1f18      	subs	r0, r3, #4
 802345a:	2b00      	cmp	r3, #0
 802345c:	bfbc      	itt	lt
 802345e:	580b      	ldrlt	r3, [r1, r0]
 8023460:	18c0      	addlt	r0, r0, r3
 8023462:	4770      	bx	lr

08023464 <sqrtf>:
 8023464:	b508      	push	{r3, lr}
 8023466:	ed2d 8b02 	vpush	{d8}
 802346a:	eeb0 8a40 	vmov.f32	s16, s0
 802346e:	f000 f851 	bl	8023514 <__ieee754_sqrtf>
 8023472:	eeb4 8a48 	vcmp.f32	s16, s16
 8023476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802347a:	d60c      	bvs.n	8023496 <sqrtf+0x32>
 802347c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 802349c <sqrtf+0x38>
 8023480:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8023484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023488:	d505      	bpl.n	8023496 <sqrtf+0x32>
 802348a:	f7fc fa5b 	bl	801f944 <__errno>
 802348e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8023492:	2321      	movs	r3, #33	@ 0x21
 8023494:	6003      	str	r3, [r0, #0]
 8023496:	ecbd 8b02 	vpop	{d8}
 802349a:	bd08      	pop	{r3, pc}
 802349c:	00000000 	.word	0x00000000

080234a0 <fmaxf>:
 80234a0:	b508      	push	{r3, lr}
 80234a2:	ed2d 8b02 	vpush	{d8}
 80234a6:	eeb0 8a40 	vmov.f32	s16, s0
 80234aa:	eef0 8a60 	vmov.f32	s17, s1
 80234ae:	f000 f815 	bl	80234dc <__fpclassifyf>
 80234b2:	b930      	cbnz	r0, 80234c2 <fmaxf+0x22>
 80234b4:	eeb0 8a68 	vmov.f32	s16, s17
 80234b8:	eeb0 0a48 	vmov.f32	s0, s16
 80234bc:	ecbd 8b02 	vpop	{d8}
 80234c0:	bd08      	pop	{r3, pc}
 80234c2:	eeb0 0a68 	vmov.f32	s0, s17
 80234c6:	f000 f809 	bl	80234dc <__fpclassifyf>
 80234ca:	2800      	cmp	r0, #0
 80234cc:	d0f4      	beq.n	80234b8 <fmaxf+0x18>
 80234ce:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80234d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80234d6:	dded      	ble.n	80234b4 <fmaxf+0x14>
 80234d8:	e7ee      	b.n	80234b8 <fmaxf+0x18>
	...

080234dc <__fpclassifyf>:
 80234dc:	ee10 3a10 	vmov	r3, s0
 80234e0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80234e4:	d00d      	beq.n	8023502 <__fpclassifyf+0x26>
 80234e6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80234ea:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80234ee:	d30a      	bcc.n	8023506 <__fpclassifyf+0x2a>
 80234f0:	4b07      	ldr	r3, [pc, #28]	@ (8023510 <__fpclassifyf+0x34>)
 80234f2:	1e42      	subs	r2, r0, #1
 80234f4:	429a      	cmp	r2, r3
 80234f6:	d908      	bls.n	802350a <__fpclassifyf+0x2e>
 80234f8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80234fc:	4258      	negs	r0, r3
 80234fe:	4158      	adcs	r0, r3
 8023500:	4770      	bx	lr
 8023502:	2002      	movs	r0, #2
 8023504:	4770      	bx	lr
 8023506:	2004      	movs	r0, #4
 8023508:	4770      	bx	lr
 802350a:	2003      	movs	r0, #3
 802350c:	4770      	bx	lr
 802350e:	bf00      	nop
 8023510:	007ffffe 	.word	0x007ffffe

08023514 <__ieee754_sqrtf>:
 8023514:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8023518:	4770      	bx	lr
	...

0802351c <_init>:
 802351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802351e:	bf00      	nop
 8023520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023522:	bc08      	pop	{r3}
 8023524:	469e      	mov	lr, r3
 8023526:	4770      	bx	lr

08023528 <_fini>:
 8023528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802352a:	bf00      	nop
 802352c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802352e:	bc08      	pop	{r3}
 8023530:	469e      	mov	lr, r3
 8023532:	4770      	bx	lr
