static void F_1 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nF_2 ( ( V_1 & 0xfc ) | V_3 , 0xcf8 ) ;\r\nF_3 ( V_2 , ( V_1 & 3 ) | 0xcfc ) ;\r\n}\r\nstatic T_2 F_4 ( T_1 V_1 )\r\n{\r\nF_2 ( ( V_1 & 0xfc ) | V_3 , 0xcf8 ) ;\r\nreturn F_5 ( ( V_1 & 3 ) | 0xcfc ) ;\r\n}\r\nstatic void F_6 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nF_3 ( 0x10 , 0xcf8 ) ;\r\nF_3 ( V_2 , V_3 + V_1 ) ;\r\nF_3 ( 0 , 0xcf8 ) ;\r\n}\r\nstatic T_2 F_7 ( T_1 V_1 )\r\n{\r\nT_2 V_4 ;\r\nF_3 ( 0x10 , 0xcf8 ) ;\r\nV_4 = F_5 ( V_3 + V_1 ) ;\r\nF_3 ( 0 , 0xcf8 ) ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_8 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nF_3 ( V_1 , V_3 ) ;\r\nF_3 ( V_2 , V_3 + 4 ) ;\r\n}\r\nstatic T_2 F_9 ( T_1 V_1 )\r\n{\r\nF_3 ( V_1 , V_3 ) ;\r\nreturn F_5 ( V_3 + 4 ) ;\r\n}\r\nstatic T_2 F_10 ( T_1 V_1 )\r\n{\r\nunsigned long V_5 ;\r\nT_2 V_4 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nV_4 = F_12 ( V_1 ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_14 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nunsigned long V_5 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nF_15 ( V_1 , V_2 ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\n}\r\nstatic int T_3 F_16 ( void )\r\n{\r\nconst T_2 V_7 [ 4 ] = { 0x95 , 0x10 , 0x40 , 0x06 } ;\r\nunsigned int V_8 ;\r\nfor ( V_8 = 0 ; V_8 < 4 ; V_8 ++ ) {\r\nif ( F_10 ( V_8 ) != V_7 [ V_8 ] )\r\nreturn 0 ;\r\n}\r\n#ifdef F_17\r\nif ( ( F_10 ( V_9 ) & V_10 ) == 0 ) {\r\nF_18 ( L_1 ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\nreturn 1 ;\r\n}\r\nstatic int T_3 F_19 ( void )\r\n{\r\nF_12 = F_4 ;\r\nF_15 = F_1 ;\r\nfor ( V_3 = 0x80000000 ;\r\nV_3 <= 0x8000f800 ;\r\nV_3 += 0x800 ) {\r\nif ( F_16 () )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_20 ( void )\r\n{\r\nF_12 = F_7 ;\r\nF_15 = F_6 ;\r\nfor ( V_3 = 0xc000 ; V_3 <= 0xcf00 ; V_3 += 0x100 ) {\r\nif ( F_16 () )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_21 ( void )\r\n{\r\nT_2 V_4 ;\r\nF_12 = F_9 ;\r\nF_15 = F_8 ;\r\nV_3 = 0x178 ;\r\nV_4 = F_10 ( V_11 ) ;\r\nif ( V_4 == 0xff || V_4 == 0x00 || ( V_4 & V_12 ) ) {\r\nV_3 = 0x78 ;\r\nV_4 = F_10 ( V_11 ) ;\r\nif ( V_4 == 0xff || V_4 == 0x00 || ! ( V_4 & V_12 ) )\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int T_3 F_22 ( void )\r\n{\r\nunsigned long V_5 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nF_3 ( 0x0a , 0x176 ) ;\r\nF_23 ( 100 ) ;\r\nif ( ( F_5 ( 0x176 ) & 0x1f ) != 0x0a ) {\r\nF_3 ( 0x1a , 0x176 ) ;\r\nF_23 ( 100 ) ;\r\nif ( ( F_5 ( 0x176 ) & 0x1f ) != 0x1a ) {\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_24 ( void )\r\n{\r\nunsigned int V_1 = V_13 ? 0x50 : 0x00 ;\r\nF_18 ( L_2 ) ;\r\nfor (; V_1 <= 0x59 ; V_1 ++ ) {\r\nif ( ! ( V_1 & 0x0f ) )\r\nF_18 ( L_3 , V_1 ) ;\r\nF_18 ( L_4 , F_10 ( V_1 ) ) ;\r\n}\r\nF_18 ( L_5 ) ;\r\n}\r\nstatic void F_25 ( T_4 * V_14 , int V_15 )\r\n{\r\nif ( V_15 ) {\r\n#if V_16\r\nV_14 -> V_17 |= V_18 ;\r\nV_14 -> V_17 &= ~ V_19 ;\r\n#endif\r\nV_14 -> V_17 &= ~ V_20 ;\r\n} else {\r\nV_14 -> V_17 &= ~ V_18 ;\r\nV_14 -> V_17 |= V_20 ;\r\nV_14 -> V_21 = 0 ;\r\n}\r\n}\r\nstatic void T_3 F_26 ( T_4 * V_14 , unsigned int V_22 )\r\n{\r\nT_2 V_4 = F_10 ( V_23 [ V_22 ] ) ;\r\nF_25 ( V_14 , ( V_4 & V_24 [ V_22 ] ) ? 0 : 1 ) ;\r\n}\r\nstatic void F_27 ( T_4 * V_14 , unsigned int V_22 , int V_15 )\r\n{\r\nunsigned long V_5 ;\r\nint V_1 = V_23 [ V_22 ] ;\r\nT_2 V_4 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nV_4 = F_12 ( V_1 ) ;\r\nF_25 ( V_14 , V_15 ) ;\r\nif ( V_15 )\r\nV_4 &= ~ V_24 [ V_22 ] ;\r\nelse\r\nV_4 |= V_24 [ V_22 ] ;\r\nF_15 ( V_1 , V_4 ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\n}\r\nstatic void F_28 ( unsigned int V_22 )\r\n{\r\nT_2 V_25 , V_26 ;\r\nV_25 = V_27 [ V_22 ] ;\r\nif ( V_25 == 1 )\r\n++ V_25 ;\r\nV_26 = V_28 [ V_22 ] ;\r\nif ( V_25 > 3 && V_26 == 1 )\r\n++ V_26 ;\r\nif ( V_29 > 1 )\r\nV_26 += 1 ;\r\nF_18 ( L_6 , V_30 [ V_22 ] , V_25 , V_26 ) ;\r\n}\r\nstatic inline T_2 F_29 ( T_2 V_31 , T_2 V_32 )\r\n{\r\nreturn ( ( V_31 & 0x0f ) << 4 ) | ( V_32 & 0x0f ) ;\r\n}\r\nstatic void F_30 ( T_4 * V_14 , unsigned int V_22 )\r\n{\r\nunsigned long V_5 ;\r\nT_2 V_33 = V_30 [ V_22 ] ;\r\nT_2 V_25 = V_27 [ V_22 ] ;\r\nT_2 V_26 = V_28 [ V_22 ] ;\r\nif ( V_22 > 1 ) {\r\nT_4 * V_34 = F_31 ( V_14 ) ;\r\nunsigned int V_35 = V_22 ^ 1 ;\r\nif ( V_34 ) {\r\nif ( V_33 < V_30 [ V_35 ] )\r\nV_33 = V_30 [ V_35 ] ;\r\nif ( V_25 < V_27 [ V_35 ] )\r\nV_25 = V_27 [ V_35 ] ;\r\nif ( V_26 < V_28 [ V_35 ] )\r\nV_26 = V_28 [ V_35 ] ;\r\n}\r\n}\r\nswitch ( V_33 ) {\r\ncase 4 : V_33 = 0x00 ; break;\r\ncase 3 : V_33 = 0x80 ; break;\r\ncase 1 :\r\ncase 2 : V_33 = 0x40 ; break;\r\ndefault: V_33 = 0xc0 ;\r\n}\r\nF_11 ( & V_6 , V_5 ) ;\r\nV_33 |= F_12 ( V_36 [ V_22 ] ) & 0x3f ;\r\nF_15 ( V_36 [ V_22 ] , V_33 ) ;\r\nF_15 ( V_37 [ V_22 ] , F_29 ( V_25 , V_26 ) ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\n}\r\nstatic void F_32 ( T_4 * V_14 , unsigned int V_22 ,\r\nT_2 V_38 , unsigned int V_39 )\r\n{\r\nstruct V_40 * V_41 ;\r\nint V_42 , V_43 , V_44 , V_45 ;\r\nT_2 V_33 , V_25 , V_26 , V_46 , V_47 ;\r\nint V_48 ;\r\nif ( V_13 )\r\nV_48 = V_49 ? V_49 : 50 ;\r\nelse\r\nV_48 = V_50 ? V_50 : 33 ;\r\nif ( V_38 > 5 )\r\nV_38 = 5 ;\r\nV_41 = F_33 ( V_51 + V_38 ) ;\r\nV_42 = V_41 -> V_52 ;\r\nV_43 = V_41 -> V_53 ;\r\nV_44 = V_39 - ( V_42 + V_43 ) ;\r\nV_45 = 1000 / V_48 ;\r\nV_47 = F_34 ( V_39 , V_45 ) ;\r\nV_33 = F_34 ( V_42 , V_45 ) ;\r\nV_25 = F_34 ( V_43 , V_45 ) ;\r\nif ( V_25 < 2 )\r\nV_25 = 2 ;\r\nV_26 = F_34 ( V_44 , V_45 ) ;\r\nV_46 = V_47 - ( V_33 + V_25 ) ;\r\nif ( V_46 > V_26 )\r\nV_26 = V_46 ;\r\nif ( V_26 < 2 )\r\nV_26 = 2 ;\r\nif ( V_26 > 17 ) {\r\nV_25 += V_26 - 17 ;\r\nV_26 = 17 ;\r\n}\r\nif ( V_25 > 16 )\r\nV_25 = 16 ;\r\nif ( V_29 > 1 )\r\nV_26 -= 1 ;\r\nif ( V_26 > 16 )\r\nV_26 = 16 ;\r\nV_30 [ V_22 ] = V_33 ;\r\nV_27 [ V_22 ] = V_25 ;\r\nV_28 [ V_22 ] = V_26 ;\r\nF_30 ( V_14 , V_22 ) ;\r\n}\r\nstatic void F_35 ( T_5 * V_54 , T_4 * V_14 )\r\n{\r\nunsigned int V_22 = 0 , V_39 ;\r\nconst T_2 V_55 = V_14 -> V_38 - V_51 ;\r\nT_2 V_4 ;\r\nswitch ( V_55 ) {\r\ncase 6 :\r\ncase 7 :\r\nV_4 = F_10 ( V_56 ) & ~ 0x27 ;\r\nif ( V_55 & 1 )\r\nV_4 |= 0x27 ;\r\nF_14 ( V_56 , V_4 ) ;\r\nF_18 ( L_7 ,\r\nV_14 -> V_57 , ( V_55 & 1 ) ? L_8 : L_9 ) ;\r\nreturn;\r\ncase 8 :\r\ncase 9 :\r\nF_27 ( V_14 , V_22 , V_55 & 1 ) ;\r\nF_18 ( L_10 ,\r\nV_14 -> V_57 , ( V_55 & 1 ) ? L_8 : L_9 ) ;\r\nreturn;\r\n}\r\nV_39 = F_36 ( V_14 , V_55 ) ;\r\nF_32 ( V_14 , V_22 , V_55 , V_39 ) ;\r\nF_18 ( L_11 ,\r\nV_14 -> V_57 , V_55 , V_39 ) ;\r\nF_28 ( V_22 ) ;\r\n}\r\nstatic void T_3 F_37 ( T_4 * V_14 )\r\n{\r\nunsigned int V_8 = V_14 -> V_54 -> V_58 * 2 + ( V_14 -> V_59 & 1 ) ;\r\n#ifdef F_38\r\nV_30 [ V_8 ] = 4 ;\r\nV_27 [ V_8 ] = 16 ;\r\nV_28 [ V_8 ] = 16 ;\r\nF_30 ( V_14 , V_8 ) ;\r\nF_27 ( V_14 , V_8 , 0 ) ;\r\nF_18 (KERN_INFO DRV_NAME L_12 , i) ;\r\n#else\r\nF_26 ( V_14 , V_8 ) ;\r\nF_18 (KERN_INFO DRV_NAME L_13 ,\r\ni, (drive->dev_flags & IDE_DFLAG_NO_IO_32BIT) ? L_14 : L_15 ) ;\r\n#endif\r\n}\r\nstatic int F_39 ( T_5 * V_54 )\r\n{\r\nint V_60 = V_54 -> V_58 ? V_61 : V_11 ;\r\nT_2 V_62 = V_54 -> V_58 ? V_63 :\r\nV_64 ;\r\nT_2 V_65 = F_10 ( V_60 ) ;\r\nreturn ( V_65 & V_62 ) ? 1 : 0 ;\r\n}\r\nstatic int F_40 ( void )\r\n{\r\nunsigned long V_5 ;\r\nT_6 V_66 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nF_41 ( 0x01 , 0xCFB ) ;\r\nV_66 = F_42 ( 0xCF8 ) ;\r\nF_43 ( 0x80000000 , 0xCF8 ) ;\r\nif ( F_42 ( 0xCF8 ) == 0x80000000 ) {\r\nF_43 ( V_66 , 0xCF8 ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 1 ;\r\n}\r\nF_43 ( V_66 , 0xCF8 ) ;\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_44 ( void )\r\n{\r\nunsigned long V_5 ;\r\nF_11 ( & V_6 , V_5 ) ;\r\nF_41 ( 0x00 , 0xCFB ) ;\r\nF_41 ( 0x00 , 0xCF8 ) ;\r\nF_41 ( 0x00 , 0xCFA ) ;\r\nif ( F_45 ( 0xCF8 ) == 0x00 && F_45 ( 0xCF8 ) == 0x00 ) {\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 1 ;\r\n}\r\nF_13 ( & V_6 , V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_46 ( unsigned long V_67 , unsigned long V_68 )\r\n{\r\nif ( ! F_47 ( V_67 , 8 , V_69 ) ) {\r\nF_18 ( V_70 L_16 ,\r\nV_69 , V_67 , V_67 + 7 ) ;\r\nreturn - V_71 ;\r\n}\r\nif ( ! F_47 ( V_68 , 1 , V_69 ) ) {\r\nF_18 ( V_70 L_17 ,\r\nV_69 , V_68 ) ;\r\nF_48 ( V_67 , 8 ) ;\r\nreturn - V_71 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_49 ( void )\r\n{\r\nint V_72 = 0 , V_73 ;\r\nconst char * V_74 , * V_75 ;\r\nT_2 V_4 , V_76 ;\r\nstruct V_77 V_78 [ 2 ] , * V_79 [ 2 ] ;\r\nif ( V_13 && F_21 () ) {\r\nV_74 = L_18 ;\r\n} else {\r\nV_13 = 0 ;\r\nif ( F_40 () && F_19 () )\r\nV_74 = L_19 ;\r\nelse if ( F_44 () && F_20 () )\r\nV_74 = L_20 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nF_14 ( 0x5b , 0xbd ) ;\r\nif ( F_10 ( 0x5b ) != 0xbd ) {\r\nF_18 ( V_70 L_21 ) ;\r\nreturn 0 ;\r\n}\r\nF_14 ( 0x5b , 0 ) ;\r\n#ifdef F_50\r\nF_24 () ;\r\n#endif\r\nV_76 = F_10 ( V_11 ) ;\r\nV_29 = V_76 & V_80 ;\r\nif ( V_29 == 0 ) {\r\nF_18 ( L_22 , V_29 ) ;\r\nreturn 0 ;\r\n}\r\nV_73 = F_46 ( 0x1f0 , 0x3f6 ) ;\r\nif ( V_73 )\r\nreturn V_73 ;\r\nV_73 = F_46 ( 0x170 , 0x376 ) ;\r\nif ( V_73 ) {\r\nF_48 ( 0x3f6 , 1 ) ;\r\nF_48 ( 0x1f0 , 8 ) ;\r\nreturn V_73 ;\r\n}\r\nmemset ( & V_78 , 0 , sizeof( V_78 ) ) ;\r\nF_51 ( & V_78 [ 0 ] , 0x1f0 , 0x3f6 ) ;\r\nV_78 [ 0 ] . V_81 = 14 ;\r\nF_51 ( & V_78 [ 1 ] , 0x170 , 0x376 ) ;\r\nV_78 [ 1 ] . V_81 = 15 ;\r\nF_18 ( V_82 L_23\r\nL_5 , 'a' + V_29 - 1 , V_74 , V_76 ) ;\r\nV_79 [ 0 ] = & V_78 [ 0 ] ;\r\nF_14 ( V_83 , 0 ) ;\r\nF_14 ( V_84 , 0x40 ) ;\r\nV_4 = F_10 ( V_56 ) ;\r\nif ( F_22 () ) {\r\nif ( ( V_4 & V_85 ) ) {\r\nV_72 = 1 ;\r\nV_75 = L_24 ;\r\n} else if ( V_13 ) {\r\nV_72 = 1 ;\r\nV_75 = L_25 ;\r\n} else\r\nV_75 = L_26 ;\r\n} else {\r\nF_14 ( V_56 , V_4 ^ V_85 ) ;\r\nif ( F_22 () ) {\r\nV_72 = 1 ;\r\nV_75 = L_27 ;\r\n} else {\r\nF_14 ( V_56 , V_4 ) ;\r\nV_75 = L_28 ;\r\n}\r\n}\r\nif ( V_72 )\r\nV_79 [ 1 ] = & V_78 [ 1 ] ;\r\nF_18 ( V_82 L_29 ,\r\nV_72 ? L_30 : L_31 , V_75 ) ;\r\n#ifdef F_50\r\nF_24 () ;\r\n#endif\r\nreturn F_52 ( & V_86 , V_79 , V_72 ? 2 : 1 ,\r\nNULL ) ;\r\n}
