      Lattice Mapping Report File for Design Module 'smack_buds_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Mon Dec  5 22:40:24 2022

Design Information
------------------

Command line:   map smack_buds_impl_1_syn.udb
     //vs-home/tlyons01/es4/smack_buds/smack_buds.pdc -o
     smack_buds_impl_1_map.udb -mp smack_buds_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 133 out of  5280 (3%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           561 out of  5280 (11%)
      Number of logic LUT4s:             320
      Number of inserted feedthru LUT4s:  15
      Number of ripple logic:            113 (226 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             9 out of 30 (30%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  6
      Net internal25clk: 43 loads, 43 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net internal60hzclk: 30 loads, 30 rising, 0 falling (Driver: Pin
     sixtyHZclock.i6336_4_lut/OUT)
      Net ext12m_c: 1 loads, 1 rising, 0 falling (Driver: Port ext12m)
      Net controller1.counter[20]: 13 loads, 13 rising, 0 falling (Driver: Pin
     controller1.counter_168__i21/Q)
      Net controller1.clk: 11 loads, 11 rising, 0 falling (Driver: Pin
     controller1.the_hsosc/CLKHF)
      Net controller_clock_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     controller1.i1_4_lut/OUT)
   Number of Clock Enables:  7
      Net n399: 6 loads, 6 SLICEs
      Net RGB_pad[4].vcc: 28 loads, 0 SLICEs
      Net n2965: 3 loads, 3 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n3111: 4 loads, 4 SLICEs
      Net game.phys_map.n2920: 2 loads, 2 SLICEs
      Net controller1.n15: 8 loads, 8 SLICEs
      Net controller1.counter[20]_enable_1: 5 loads, 4 SLICEs
   Number of LSRs:  8
      Net row_10__N_152: 6 loads, 6 SLICEs
      Net col_10__N_140: 6 loads, 6 SLICEs
      Net internal60hzclk: 10 loads, 10 SLICEs
      Net n2679: 3 loads, 3 SLICEs
      Net x_10__N_385: 17 loads, 17 SLICEs
      Net game.phys_map.n237: 6 loads, 6 SLICEs
      Net game.phys_map.n2663: 3 loads, 3 SLICEs
      Net controller1.counter_19__N_59: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net RGB_pad[4].vcc: 62 loads
      Net x_10__N_385: 24 loads
      Net game.phys_map.n644: 20 loads
      Net game.phys_map.n62[10]: 15 loads
      Net game.phys_map.n609: 14 loads
      Net game.phys_map.n62_adj_488[10]: 14 loads
      Net xVelocity[3]: 13 loads
      Net controller1.counter_19__N_59: 11 loads
      Net patternmaker.diff_x_vector[1]: 11 loads
      Net game.phys_map.n4542: 10 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| up                  | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| RGB[1]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| testPLLout          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controller_latch    | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controller_clock    | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext12m              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controller_in       | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ext12m_c
  Output Clock(CoreA):                 PIN      testPLLout_c
  Output Clock(GlobalA):               NODE     internal25clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value

                                    Page 3





OSC Summary (cont)
------------------
  OSC Instance Name:                            controller1/the_hsosc
  Power UP:                            NODE     RGB_pad[4].vcc
  Enable Signal:                       NODE     RGB_pad[4].vcc
  OSC Output:                          NODE     controller1.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: patternmaker/tony_run_map2/mux_25
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_26
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_27
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_24
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_23
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_22
         Type: EBR
Instance Name: patternmaker/tony_map/mux_20
         Type: EBR
Instance Name: patternmaker/tony_map/mux_21
         Type: EBR
Instance Name: patternmaker/tony_map/mux_19
         Type: EBR
Instance Name: controller1/shift_i0
         Type: IOLOGIC
Instance Name: controller1/output__i3
         Type: IOLOGIC
Instance Name: controller1/the_hsosc
         Type: HFOSC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 61 MB
















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
