{"vcs1":{"timestamp_begin":1677632298.985577427, "rt":0.36, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677632299.408878371, "rt":0.41, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677632299.873015299, "rt":0.21, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677632298.666409731}
{"VCS_COMP_START_TIME": 1677632298.666409731}
{"VCS_COMP_END_TIME": 1677632300.143412934}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338528}}
{"stitch_vcselab": {"peak_mem": 238980}}
