VERILOG_SOURCES = $(PWD)/Tile.v
TOPLEVEL = Tile
MODULE = test

include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim