Inputs: in, sel;
Outputs: out1, out2;
Parts: NOT1 NOT, AND1 AND, AND2 AND;

Wires: 
  sel->NOT1.in, NOT1.out->AND1.in1, in->AND1.in2, AND1.out->out1,
  sel->AND2.in1, in->AND2.in2, AND2.out->out2
;