#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc543e5e810 .scope module, "j_type_prueba" "j_type_prueba" 2 1;
 .timescale 0 0;
v0x7fc543e7d940_0 .net "ALUControl", 0 3, v0x7fc543f07810_0;  1 drivers
v0x7fc543e7da20_0 .net "ALUOp", 0 1, v0x7fc543f087a0_0;  1 drivers
v0x7fc543e7db00_0 .net "ALUOpImmmediate", 0 2, v0x7fc543f08850_0;  1 drivers
v0x7fc543e7dbf0_0 .net "ALUSrc", 0 0, v0x7fc543f08900_0;  1 drivers
v0x7fc543e7dcc0_0 .net "Branch", 0 0, v0x7fc543f089b0_0;  1 drivers
v0x7fc543e7ddd0_0 .net "Jump", 0 0, v0x7fc543f08a60_0;  1 drivers
v0x7fc543e7dea0_0 .net "MemRead", 0 2, v0x7fc543f08b30_0;  1 drivers
v0x7fc543e7df80_0 .net "MemToReg", 0 1, v0x7fc543f08bd0_0;  1 drivers
v0x7fc543e7e060_0 .net "MemWrite", 0 1, v0x7fc543f08c80_0;  1 drivers
v0x7fc543e7e170_0 .var "Opcode", 0 5;
v0x7fc543e7e220_0 .net "RegDst", 0 0, v0x7fc543f08e40_0;  1 drivers
v0x7fc543e7e2f0_0 .net "RegWrite", 0 1, v0x7fc543f08ee0_0;  1 drivers
v0x7fc543e7e3d0_0 .net "alures", 0 31, v0x7fc543f07340_0;  1 drivers
v0x7fc543e7e470_0 .var "clk", 0 0;
v0x7fc543e7e500_0 .net "data", 0 31, v0x7fc543f095a0_0;  1 drivers
v0x7fc543e7e5e0_0 .net "eliminar2", 0 31, L_0x7fc543e80fe0;  1 drivers
v0x7fc543e7e6c0_0 .net "fandout", 0 31, L_0x7fc543e80790;  1 drivers
v0x7fc543e7e8a0_0 .var "func", 0 5;
v0x7fc543e7e980_0 .net "in", 0 31, v0x7fc543c0d6a0_0;  1 drivers
v0x7fc543e7ea40_0 .net "instruction", 0 31, v0x7fc543c03e10_0;  1 drivers
v0x7fc543e7eb00_0 .net "jaddress", 0 31, v0x7fc543c0fa70_0;  1 drivers
v0x7fc543e7ebe0_0 .net "out", 0 31, v0x7fc543c0e6c0_0;  1 drivers
v0x7fc543e7ec80_0 .net "outand", 0 0, L_0x7fc543e80080;  1 drivers
v0x7fc543e7ed50_0 .net "outpcshift", 0 31, L_0x7fc543e7ff00;  1 drivers
v0x7fc543e7ee30_0 .var "rad1", 0 4;
v0x7fc543e7eef0_0 .var "rad2", 0 4;
v0x7fc543e7efd0_0 .net "readdata1", 0 31, v0x7fc543c0eef0_0;  1 drivers
v0x7fc543e7f070_0 .net "readdata2", 0 31, v0x7fc543c0efc0_0;  1 drivers
v0x7fc543e7f110_0 .var "reset", 0 0;
v0x7fc543e7f1c0_0 .net "resmux", 0 31, L_0x7fc543c109d0;  1 drivers
v0x7fc543e7f2a0_0 .var "shiftin", 0 25;
v0x7fc543e7f360_0 .net "shiftout", 0 27, L_0x7fc543e7fb20;  1 drivers
v0x7fc543e7f440_0 .net "shiftout2", 0 31, L_0x7fc543e7fd80;  1 drivers
v0x7fc543e7e7a0_0 .var "sign_in", 0 15;
v0x7fc543e7f6f0_0 .net "sign_out", 0 31, L_0x7fc543e81950;  1 drivers
v0x7fc543e7f780_0 .var "writeadd", 0 4;
v0x7fc543e7f830_0 .net "writedata", 0 31, L_0x7fc543c11ab0;  1 drivers
v0x7fc543e7f910_0 .net "writereg", 0 4, L_0x7fc543e81780;  1 drivers
v0x7fc543e7f9f0_0 .net "zero", 0 0, v0x7fc543f07430_0;  1 drivers
S_0x7fc543e77520 .scope module, "alu1" "alu" 2 54, 3 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 4 "ALUControl"
    .port_info 4 /OUTPUT 32 "res"
    .port_info 5 /OUTPUT 1 "zero"
v0x7fc543e4af70_0 .net "ALUControl", 0 3, v0x7fc543f07810_0;  alias, 1 drivers
v0x7fc543f07120_0 .net "clk", 0 0, v0x7fc543e7e470_0;  1 drivers
v0x7fc543f071d0_0 .net "in1", 0 31, v0x7fc543c0eef0_0;  alias, 1 drivers
v0x7fc543f07290_0 .net "in2", 0 31, L_0x7fc543c109d0;  alias, 1 drivers
v0x7fc543f07340_0 .var "res", 0 31;
v0x7fc543f07430_0 .var "zero", 0 0;
E_0x7fc543e69ca0 .event negedge, v0x7fc543f07120_0;
E_0x7fc543e4ad00 .event posedge, v0x7fc543f07120_0;
E_0x7fc543e4bde0 .event edge, v0x7fc543e4af70_0, v0x7fc543f071d0_0, v0x7fc543f07290_0;
S_0x7fc543f07560 .scope module, "aluc1" "alu_control" 2 51, 4 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 3 "ALUOpImmmediate"
    .port_info 2 /INPUT 6 "func"
    .port_info 3 /OUTPUT 4 "ALUControl"
L_0x7fc543e81b50 .functor AND 6, L_0x7fc543e81a70, v0x7fc543e7e8a0_0, C4<111111>, C4<111111>;
L_0x7fc543e81d60 .functor AND 3, L_0x7fc543e81c00, v0x7fc543f08850_0, C4<111>, C4<111>;
v0x7fc543f07810_0 .var "ALUControl", 0 3;
v0x7fc543f078e0_0 .net "ALUOp", 0 1, v0x7fc543f087a0_0;  alias, 1 drivers
v0x7fc543f07980_0 .net "ALUOpImmmediate", 0 2, v0x7fc543f08850_0;  alias, 1 drivers
v0x7fc543f07a40_0 .net *"_s1", 5 0, L_0x7fc543e81a70;  1 drivers
L_0x1028ef5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc543f07af0_0 .net *"_s12", 0 0, L_0x1028ef5f0;  1 drivers
v0x7fc543f07be0_0 .net *"_s13", 2 0, L_0x7fc543e81d60;  1 drivers
L_0x1028ef5a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc543f07c90_0 .net *"_s4", 3 0, L_0x1028ef5a8;  1 drivers
v0x7fc543f07d40_0 .net *"_s5", 5 0, L_0x7fc543e81b50;  1 drivers
v0x7fc543f07df0_0 .net *"_s9", 2 0, L_0x7fc543e81c00;  1 drivers
v0x7fc543f07f00_0 .net "func", 0 5, v0x7fc543e7e8a0_0;  1 drivers
E_0x7fc543f07780 .event edge, L_0x7fc543e81d60;
E_0x7fc543f077d0 .event edge, L_0x7fc543e81b50;
L_0x7fc543e81a70 .concat [ 2 4 0 0], v0x7fc543f087a0_0, L_0x1028ef5a8;
L_0x7fc543e81c00 .concat [ 2 1 0 0], v0x7fc543f087a0_0, L_0x1028ef5f0;
S_0x7fc543f08010 .scope module, "and1" "andm" 2 44, 5 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fc543e80080 .functor AND 1, v0x7fc543f07430_0, v0x7fc543f089b0_0, C4<1>, C4<1>;
v0x7fc543f08210_0 .net "in1", 0 0, v0x7fc543f07430_0;  alias, 1 drivers
v0x7fc543f082a0_0 .net "in2", 0 0, v0x7fc543f089b0_0;  alias, 1 drivers
v0x7fc543f08330_0 .net "out", 0 0, L_0x7fc543e80080;  alias, 1 drivers
S_0x7fc543f08430 .scope module, "con1" "control" 2 39, 6 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 3 "MemRead"
    .port_info 5 /OUTPUT 2 "MemToReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 3 "ALUOpImmmediate"
    .port_info 8 /OUTPUT 2 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 2 "RegWrite"
v0x7fc543f087a0_0 .var "ALUOp", 0 1;
v0x7fc543f08850_0 .var "ALUOpImmmediate", 0 2;
v0x7fc543f08900_0 .var "ALUSrc", 0 0;
v0x7fc543f089b0_0 .var "Branch", 0 0;
v0x7fc543f08a60_0 .var "Jump", 0 0;
v0x7fc543f08b30_0 .var "MemRead", 0 2;
v0x7fc543f08bd0_0 .var "MemToReg", 0 1;
v0x7fc543f08c80_0 .var "MemWrite", 0 1;
v0x7fc543f08d30_0 .net "Opcode", 0 5, v0x7fc543e7e170_0;  1 drivers
v0x7fc543f08e40_0 .var "RegDst", 0 0;
v0x7fc543f08ee0_0 .var "RegWrite", 0 1;
E_0x7fc543f08750 .event edge, v0x7fc543f08d30_0;
S_0x7fc543f090a0 .scope module, "data1" "data_memory" 2 55, 7 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "writedata"
    .port_info 3 /INPUT 3 "MemRead"
    .port_info 4 /INPUT 2 "MemWrite"
    .port_info 5 /OUTPUT 32 "data"
v0x7fc543f092e0_0 .net "MemRead", 0 2, v0x7fc543f08b30_0;  alias, 1 drivers
v0x7fc543f09370_0 .net "MemWrite", 0 1, v0x7fc543f08c80_0;  alias, 1 drivers
v0x7fc543f09420_0 .net "address", 0 31, v0x7fc543f07340_0;  alias, 1 drivers
v0x7fc543f094f0_0 .net "clk", 0 0, v0x7fc543e7e470_0;  alias, 1 drivers
v0x7fc543f095a0_0 .var "data", 0 31;
v0x7fc543f09670 .array "datamem", 0 2047, 0 7;
v0x7fc543f09700_0 .net "writedata", 0 31, v0x7fc543c0efc0_0;  alias, 1 drivers
S_0x7fc543f09830 .scope module, "in1" "InstructionMemory" 2 38, 8 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7fc543f09a30_0 .net "address", 0 31, v0x7fc543c0e6c0_0;  alias, 1 drivers
v0x7fc543f09af0_0 .net "clk", 0 0, v0x7fc543e7e470_0;  alias, 1 drivers
v0x7fc543c09910 .array "insmem", 0 2047, 0 7;
v0x7fc543c03e10_0 .var "instruction", 0 31;
S_0x7fc543c03ea0 .scope module, "mux1" "ins_mux_reg" 2 49, 9 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "RegDst"
    .port_info 3 /OUTPUT 5 "out"
v0x7fc543c09a10_0 .net "RegDst", 0 0, v0x7fc543f08e40_0;  alias, 1 drivers
v0x7fc543c09aa0_0 .net *"_s0", 31 0, L_0x7fc543e810c0;  1 drivers
L_0x1028ef488 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c09b30_0 .net *"_s11", 30 0, L_0x1028ef488;  1 drivers
L_0x1028ef4d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c09bc0_0 .net/2u *"_s12", 31 0, L_0x1028ef4d0;  1 drivers
v0x7fc543c09c50_0 .net *"_s14", 0 0, L_0x7fc543e81520;  1 drivers
L_0x1028ef518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c09ce0_0 .net/2u *"_s16", 4 0, L_0x1028ef518;  1 drivers
v0x7fc543c09d70_0 .net *"_s18", 4 0, L_0x7fc543e81620;  1 drivers
L_0x1028ef3f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c09e00_0 .net *"_s3", 30 0, L_0x1028ef3f8;  1 drivers
L_0x1028ef440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc543c09e90_0 .net/2u *"_s4", 31 0, L_0x1028ef440;  1 drivers
v0x7fc543c09fa0_0 .net *"_s6", 0 0, L_0x7fc543e811a0;  1 drivers
v0x7fc543c0a030_0 .net *"_s8", 31 0, L_0x7fc543e812e0;  1 drivers
v0x7fc543c0a0c0_0 .net "in1", 0 4, v0x7fc543e7eef0_0;  1 drivers
v0x7fc543c0a150_0 .net "in2", 0 4, v0x7fc543e7f780_0;  1 drivers
v0x7fc543c0a1e0_0 .net "out", 0 4, L_0x7fc543e81780;  alias, 1 drivers
L_0x7fc543e810c0 .concat [ 1 31 0 0], v0x7fc543f08e40_0, L_0x1028ef3f8;
L_0x7fc543e811a0 .cmp/eq 32, L_0x7fc543e810c0, L_0x1028ef440;
L_0x7fc543e812e0 .concat [ 1 31 0 0], v0x7fc543f08e40_0, L_0x1028ef488;
L_0x7fc543e81520 .cmp/eq 32, L_0x7fc543e812e0, L_0x1028ef4d0;
L_0x7fc543e81620 .functor MUXZ 5, L_0x1028ef518, v0x7fc543e7f780_0, L_0x7fc543e81520, C4<>;
L_0x7fc543e81780 .functor MUXZ 5, L_0x7fc543e81620, v0x7fc543e7eef0_0, L_0x7fc543e811a0, C4<>;
S_0x7fc543c0a2c0 .scope module, "mux2" "reg_mux_alu" 2 53, 10 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fc543c0a4d0_0 .net *"_s0", 31 0, L_0x7fc543e81e30;  1 drivers
L_0x1028ef6c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0a560_0 .net *"_s11", 30 0, L_0x1028ef6c8;  1 drivers
L_0x1028ef710 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0a600_0 .net/2u *"_s12", 31 0, L_0x1028ef710;  1 drivers
v0x7fc543c0a6c0_0 .net *"_s14", 0 0, L_0x7fc543c107d0;  1 drivers
L_0x1028ef758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0a760_0 .net/2u *"_s16", 31 0, L_0x1028ef758;  1 drivers
v0x7fc543c0a850_0 .net *"_s18", 31 0, L_0x7fc543c108b0;  1 drivers
L_0x1028ef638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0a900_0 .net *"_s3", 30 0, L_0x1028ef638;  1 drivers
L_0x1028ef680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0a9b0_0 .net/2u *"_s4", 31 0, L_0x1028ef680;  1 drivers
v0x7fc543c0aa60_0 .net *"_s6", 0 0, L_0x7fc543e81f60;  1 drivers
v0x7fc543c0ab70_0 .net *"_s8", 31 0, L_0x7fc543e820a0;  1 drivers
v0x7fc543c0ac10_0 .net "alusrc", 0 0, v0x7fc543f08900_0;  alias, 1 drivers
v0x7fc543c0acc0_0 .net "in1", 0 31, v0x7fc543c0efc0_0;  alias, 1 drivers
v0x7fc543c0ad80_0 .net "in2", 0 31, L_0x7fc543e81950;  alias, 1 drivers
v0x7fc543c0ae30_0 .net "out", 0 31, L_0x7fc543c109d0;  alias, 1 drivers
L_0x7fc543e81e30 .concat [ 1 31 0 0], v0x7fc543f08900_0, L_0x1028ef638;
L_0x7fc543e81f60 .cmp/eq 32, L_0x7fc543e81e30, L_0x1028ef680;
L_0x7fc543e820a0 .concat [ 1 31 0 0], v0x7fc543f08900_0, L_0x1028ef6c8;
L_0x7fc543c107d0 .cmp/eq 32, L_0x7fc543e820a0, L_0x1028ef710;
L_0x7fc543c108b0 .functor MUXZ 32, L_0x1028ef758, L_0x7fc543e81950, L_0x7fc543c107d0, C4<>;
L_0x7fc543c109d0 .functor MUXZ 32, L_0x7fc543c108b0, v0x7fc543c0efc0_0, L_0x7fc543e81f60, C4<>;
S_0x7fc543c0af50 .scope module, "mux3" "data_mux_reg" 2 56, 11 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 32 "aluout"
    .port_info 2 /INPUT 32 "lui"
    .port_info 3 /INPUT 32 "pcaddress"
    .port_info 4 /INPUT 2 "MemToReg"
    .port_info 5 /OUTPUT 32 "finalres"
v0x7fc543c0b210_0 .net "MemToReg", 0 1, v0x7fc543f08bd0_0;  alias, 1 drivers
v0x7fc543c0b2b0_0 .net *"_s0", 31 0, L_0x7fc543c10b70;  1 drivers
L_0x1028ef830 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0b360_0 .net *"_s11", 29 0, L_0x1028ef830;  1 drivers
L_0x1028ef878 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0b420_0 .net/2u *"_s12", 31 0, L_0x1028ef878;  1 drivers
v0x7fc543c0b4d0_0 .net *"_s14", 0 0, L_0x7fc543c10e90;  1 drivers
v0x7fc543c0b5b0_0 .net *"_s16", 31 0, L_0x7fc543c10fb0;  1 drivers
L_0x1028ef8c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0b660_0 .net *"_s19", 29 0, L_0x1028ef8c0;  1 drivers
L_0x1028ef908 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0b710_0 .net/2u *"_s20", 31 0, L_0x1028ef908;  1 drivers
v0x7fc543c0b7c0_0 .net *"_s22", 0 0, L_0x7fc543c112c0;  1 drivers
v0x7fc543c0b8d0_0 .net *"_s24", 31 0, L_0x7fc543c113e0;  1 drivers
L_0x1028ef950 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0b970_0 .net *"_s27", 29 0, L_0x1028ef950;  1 drivers
L_0x1028ef998 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0ba20_0 .net/2u *"_s28", 31 0, L_0x1028ef998;  1 drivers
L_0x1028ef7a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0bad0_0 .net *"_s3", 29 0, L_0x1028ef7a0;  1 drivers
v0x7fc543c0bb80_0 .net *"_s30", 0 0, L_0x7fc543c11500;  1 drivers
L_0x1028ef9e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0bc20_0 .net/2u *"_s32", 31 0, L_0x1028ef9e0;  1 drivers
v0x7fc543c0bcd0_0 .net *"_s34", 31 0, L_0x7fc543c11620;  1 drivers
v0x7fc543c0bd80_0 .net *"_s36", 31 0, L_0x7fc543c11750;  1 drivers
v0x7fc543c0bf10_0 .net *"_s38", 31 0, L_0x7fc543c11870;  1 drivers
L_0x1028ef7e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0bfa0_0 .net/2u *"_s4", 31 0, L_0x1028ef7e8;  1 drivers
v0x7fc543c0c050_0 .net *"_s6", 0 0, L_0x7fc543c10c10;  1 drivers
v0x7fc543c0c0f0_0 .net *"_s8", 31 0, L_0x7fc543c10d30;  1 drivers
v0x7fc543c0c1a0_0 .net "aluout", 0 31, v0x7fc543f07340_0;  alias, 1 drivers
v0x7fc543c0c280_0 .net "data", 0 31, v0x7fc543f095a0_0;  alias, 1 drivers
v0x7fc543c0c340_0 .net "finalres", 0 31, L_0x7fc543c11ab0;  alias, 1 drivers
v0x7fc543c0c3f0_0 .net "lui", 0 31, L_0x7fc543e81950;  alias, 1 drivers
v0x7fc543c0c4b0_0 .net "pcaddress", 0 31, v0x7fc543c0e6c0_0;  alias, 1 drivers
L_0x7fc543c10b70 .concat [ 2 30 0 0], v0x7fc543f08bd0_0, L_0x1028ef7a0;
L_0x7fc543c10c10 .cmp/eq 32, L_0x7fc543c10b70, L_0x1028ef7e8;
L_0x7fc543c10d30 .concat [ 2 30 0 0], v0x7fc543f08bd0_0, L_0x1028ef830;
L_0x7fc543c10e90 .cmp/eq 32, L_0x7fc543c10d30, L_0x1028ef878;
L_0x7fc543c10fb0 .concat [ 2 30 0 0], v0x7fc543f08bd0_0, L_0x1028ef8c0;
L_0x7fc543c112c0 .cmp/eq 32, L_0x7fc543c10fb0, L_0x1028ef908;
L_0x7fc543c113e0 .concat [ 2 30 0 0], v0x7fc543f08bd0_0, L_0x1028ef950;
L_0x7fc543c11500 .cmp/eq 32, L_0x7fc543c113e0, L_0x1028ef998;
L_0x7fc543c11620 .functor MUXZ 32, L_0x1028ef9e0, v0x7fc543f095a0_0, L_0x7fc543c11500, C4<>;
L_0x7fc543c11750 .functor MUXZ 32, L_0x7fc543c11620, v0x7fc543c0e6c0_0, L_0x7fc543c112c0, C4<>;
L_0x7fc543c11870 .functor MUXZ 32, L_0x7fc543c11750, L_0x7fc543e81950, L_0x7fc543c10e90, C4<>;
L_0x7fc543c11ab0 .functor MUXZ 32, L_0x7fc543c11870, v0x7fc543f07340_0, L_0x7fc543c10c10, C4<>;
S_0x7fc543c0c570 .scope module, "mux4" "control_mux_pc" 2 46, 12 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "jump"
    .port_info 3 /OUTPUT 32 "out"
v0x7fc543c0c7a0_0 .net *"_s0", 31 0, L_0x7fc543e80970;  1 drivers
L_0x1028ef320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0c860_0 .net *"_s11", 30 0, L_0x1028ef320;  1 drivers
L_0x1028ef368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0c900_0 .net/2u *"_s12", 31 0, L_0x1028ef368;  1 drivers
v0x7fc543c0c9a0_0 .net *"_s14", 0 0, L_0x7fc543e80cd0;  1 drivers
L_0x1028ef3b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0ca40_0 .net/2u *"_s16", 31 0, L_0x1028ef3b0;  1 drivers
v0x7fc543c0cb30_0 .net *"_s18", 31 0, L_0x7fc543e80e10;  1 drivers
L_0x1028ef290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0cbe0_0 .net *"_s3", 30 0, L_0x1028ef290;  1 drivers
L_0x1028ef2d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0cc90_0 .net/2u *"_s4", 31 0, L_0x1028ef2d8;  1 drivers
v0x7fc543c0cd40_0 .net *"_s6", 0 0, L_0x7fc543e80a50;  1 drivers
v0x7fc543c0ce50_0 .net *"_s8", 31 0, L_0x7fc543e80b90;  1 drivers
v0x7fc543c0cef0_0 .net "in1", 0 31, v0x7fc543c0fa70_0;  alias, 1 drivers
v0x7fc543c0cfa0_0 .net "in2", 0 31, L_0x7fc543e80790;  alias, 1 drivers
v0x7fc543c0d050_0 .net "jump", 0 0, v0x7fc543f08a60_0;  alias, 1 drivers
v0x7fc543c0d100_0 .net "out", 0 31, L_0x7fc543e80fe0;  alias, 1 drivers
L_0x7fc543e80970 .concat [ 1 31 0 0], v0x7fc543f08a60_0, L_0x1028ef290;
L_0x7fc543e80a50 .cmp/eq 32, L_0x7fc543e80970, L_0x1028ef2d8;
L_0x7fc543e80b90 .concat [ 1 31 0 0], v0x7fc543f08a60_0, L_0x1028ef320;
L_0x7fc543e80cd0 .cmp/eq 32, L_0x7fc543e80b90, L_0x1028ef368;
L_0x7fc543e80e10 .functor MUXZ 32, L_0x1028ef3b0, L_0x7fc543e80790, L_0x7fc543e80cd0, C4<>;
L_0x7fc543e80fe0 .functor MUXZ 32, L_0x7fc543e80e10, v0x7fc543c0fa70_0, L_0x7fc543e80a50, C4<>;
S_0x7fc543c0d210 .scope module, "mux5" "rad1_mux_pc" 2 47, 13 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 6 "func"
    .port_info 3 /OUTPUT 32 "out"
v0x7fc543c0d440_0 .net "func", 0 5, v0x7fc543e7e8a0_0;  alias, 1 drivers
v0x7fc543c0d510_0 .net "in1", 0 31, L_0x7fc543e80fe0;  alias, 1 drivers
v0x7fc543c0d5d0_0 .net "in2", 0 31, v0x7fc543c0eef0_0;  alias, 1 drivers
v0x7fc543c0d6a0_0 .var "out", 0 31;
E_0x7fc543c0cad0 .event edge, v0x7fc543f07f00_0, v0x7fc543f071d0_0, v0x7fc543c0d100_0;
S_0x7fc543c0d7a0 .scope module, "mux6" "pc4_mux_sl2add" 2 45, 14 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "opt"
    .port_info 3 /OUTPUT 32 "out"
v0x7fc543c0d9b0_0 .net *"_s0", 31 0, L_0x7fc543e800f0;  1 drivers
L_0x1028ef1b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0da70_0 .net *"_s11", 30 0, L_0x1028ef1b8;  1 drivers
L_0x1028ef200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0db20_0 .net/2u *"_s12", 31 0, L_0x1028ef200;  1 drivers
v0x7fc543c0dbe0_0 .net *"_s14", 0 0, L_0x7fc543e80440;  1 drivers
L_0x1028ef248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0dc80_0 .net/2u *"_s16", 31 0, L_0x1028ef248;  1 drivers
v0x7fc543c0dd70_0 .net *"_s18", 31 0, L_0x7fc543e80600;  1 drivers
L_0x1028ef128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0de20_0 .net *"_s3", 30 0, L_0x1028ef128;  1 drivers
L_0x1028ef170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0ded0_0 .net/2u *"_s4", 31 0, L_0x1028ef170;  1 drivers
v0x7fc543c0df80_0 .net *"_s6", 0 0, L_0x7fc543e80240;  1 drivers
v0x7fc543c0e090_0 .net *"_s8", 31 0, L_0x7fc543e80360;  1 drivers
v0x7fc543c0e130_0 .net "in1", 0 31, v0x7fc543c0e6c0_0;  alias, 1 drivers
v0x7fc543c0e1d0_0 .net "in2", 0 31, L_0x7fc543e7ff00;  alias, 1 drivers
v0x7fc543c0e280_0 .net "opt", 0 0, L_0x7fc543e80080;  alias, 1 drivers
v0x7fc543c0e310_0 .net "out", 0 31, L_0x7fc543e80790;  alias, 1 drivers
L_0x7fc543e800f0 .concat [ 1 31 0 0], L_0x7fc543e80080, L_0x1028ef128;
L_0x7fc543e80240 .cmp/eq 32, L_0x7fc543e800f0, L_0x1028ef170;
L_0x7fc543e80360 .concat [ 1 31 0 0], L_0x7fc543e80080, L_0x1028ef1b8;
L_0x7fc543e80440 .cmp/eq 32, L_0x7fc543e80360, L_0x1028ef200;
L_0x7fc543e80600 .functor MUXZ 32, L_0x1028ef248, L_0x7fc543e7ff00, L_0x7fc543e80440, C4<>;
L_0x7fc543e80790 .functor MUXZ 32, L_0x7fc543e80600, v0x7fc543c0e6c0_0, L_0x7fc543e80240, C4<>;
S_0x7fc543c0e420 .scope module, "pc1" "pc" 2 37, 15 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "out"
v0x7fc543c0e620_0 .net "clk", 0 0, v0x7fc543e7e470_0;  alias, 1 drivers
v0x7fc543c0e6c0_0 .var "out", 0 31;
v0x7fc543c0e760_0 .net "reset", 0 0, v0x7fc543e7f110_0;  1 drivers
S_0x7fc543c0e860 .scope module, "reg1" "reg_file" 2 52, 16 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readadd1"
    .port_info 2 /INPUT 5 "readadd2"
    .port_info 3 /INPUT 5 "writeadd"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 2 "RegWrite"
    .port_info 6 /OUTPUT 32 "readdata1"
    .port_info 7 /OUTPUT 32 "readdata2"
v0x7fc543c0eb10_0 .net "RegWrite", 0 1, v0x7fc543f08ee0_0;  alias, 1 drivers
v0x7fc543c0ebc0_0 .net "clk", 0 0, v0x7fc543e7e470_0;  alias, 1 drivers
v0x7fc543c0ece0_0 .var "lui", 0 31;
v0x7fc543c0ed90_0 .net "readadd1", 0 4, v0x7fc543e7ee30_0;  1 drivers
v0x7fc543c0ee20_0 .net "readadd2", 0 4, v0x7fc543e7eef0_0;  alias, 1 drivers
v0x7fc543c0eef0_0 .var "readdata1", 0 31;
v0x7fc543c0efc0_0 .var "readdata2", 0 31;
v0x7fc543c0f090 .array "regmem", 0 31, 0 31;
v0x7fc543c0f120_0 .net "writeadd", 0 4, L_0x7fc543e81780;  alias, 1 drivers
v0x7fc543c0f230_0 .net "writedata", 0 31, L_0x7fc543c11ab0;  alias, 1 drivers
S_0x7fc543c0f350 .scope module, "shift1" "pc_shift_left" 2 40, 17 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in"
    .port_info 1 /OUTPUT 28 "out"
L_0x1028ef008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0f540_0 .net/2u *"_s0", 0 0, L_0x1028ef008;  1 drivers
L_0x1028ef050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc543c0f600_0 .net/2u *"_s2", 0 0, L_0x1028ef050;  1 drivers
v0x7fc543c0f6a0_0 .net "in", 0 25, v0x7fc543e7f2a0_0;  1 drivers
v0x7fc543c0f730_0 .net "out", 0 27, L_0x7fc543e7fb20;  alias, 1 drivers
L_0x7fc543e7fb20 .concat [ 1 1 26 0], L_0x1028ef050, L_0x1028ef008, v0x7fc543e7f2a0_0;
S_0x7fc543c0f810 .scope module, "shift2" "shift_plus_pc" 2 41, 18 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "shiftin"
    .port_info 1 /INPUT 32 "pcin"
    .port_info 2 /OUTPUT 32 "jaddress"
v0x7fc543c0fa70_0 .var "jaddress", 0 31;
v0x7fc543c0fb40_0 .net "pcin", 0 31, v0x7fc543c0e6c0_0;  alias, 1 drivers
v0x7fc543c0fc50_0 .net "shiftin", 0 27, L_0x7fc543e7fb20;  alias, 1 drivers
E_0x7fc543c0fa30 .event edge, v0x7fc543f09a30_0, v0x7fc543c0f730_0;
S_0x7fc543c0fd20 .scope module, "shift3" "immediate_shift_left" 2 42, 19 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x7fc543c10000_0 .net *"_s1", 29 0, L_0x7fc543e7fca0;  1 drivers
L_0x1028ef098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc543c100b0_0 .net/2u *"_s2", 0 0, L_0x1028ef098;  1 drivers
L_0x1028ef0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc543c10150_0 .net/2u *"_s4", 0 0, L_0x1028ef0e0;  1 drivers
v0x7fc543c101e0_0 .net "in", 0 31, L_0x7fc543e81950;  alias, 1 drivers
v0x7fc543c102b0_0 .net "out", 0 31, L_0x7fc543e7fd80;  alias, 1 drivers
L_0x7fc543e7fca0 .part L_0x7fc543e81950, 0, 30;
L_0x7fc543e7fd80 .concat [ 1 1 30 0], L_0x1028ef0e0, L_0x1028ef098, L_0x7fc543e7fca0;
S_0x7fc543c10380 .scope module, "shift4" "pc_add_shift2" 2 43, 20 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x7fc543c10580_0 .net "in1", 0 31, v0x7fc543c0e6c0_0;  alias, 1 drivers
v0x7fc543c10620_0 .net "in2", 0 31, L_0x7fc543e7fd80;  alias, 1 drivers
v0x7fc543c106e0_0 .net "out", 0 31, L_0x7fc543e7ff00;  alias, 1 drivers
L_0x7fc543e7ff00 .arith/sum 32, v0x7fc543c0e6c0_0, L_0x7fc543e7fd80;
S_0x7fc543e7d470 .scope module, "sign1" "sign_extend" 2 50, 21 1 0, S_0x7fc543e5e810;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "sign_in"
    .port_info 1 /OUTPUT 32 "sign_out"
L_0x7fc543e818a0 .functor BUFZ 16, v0x7fc543e7e7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc543e7d650_0 .net *"_s3", 15 0, L_0x7fc543e818a0;  1 drivers
L_0x1028ef560 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc543e7d700_0 .net/2u *"_s7", 15 0, L_0x1028ef560;  1 drivers
v0x7fc543e7d7b0_0 .net "sign_in", 0 15, v0x7fc543e7e7a0_0;  1 drivers
v0x7fc543e7d870_0 .net "sign_out", 0 31, L_0x7fc543e81950;  alias, 1 drivers
L_0x7fc543e81950 .concat8 [ 16 16 0 0], L_0x7fc543e818a0, L_0x1028ef560;
    .scope S_0x7fc543c0e420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc543c0e6c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fc543c0e420;
T_1 ;
    %wait E_0x7fc543e69ca0;
    %load/vec4 v0x7fc543c0e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc543c0e6c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fc543c0e6c0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc543c0e6c0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc543f09830;
T_2 ;
    %vpi_call 8 14 "$readmemb", "j_instructions_insmem.txt", v0x7fc543c09910 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fc543f09830;
T_3 ;
    %wait E_0x7fc543e4ad00;
    %load/vec4 v0x7fc543f09a30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543c09910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c03e10_0, 4, 8;
    %load/vec4 v0x7fc543f09a30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543c09910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c03e10_0, 4, 8;
    %load/vec4 v0x7fc543f09a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543c09910, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c03e10_0, 4, 8;
    %ix/getv 4, v0x7fc543f09a30_0;
    %load/vec4a v0x7fc543c09910, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c03e10_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc543f08430;
T_4 ;
    %wait E_0x7fc543f08750;
    %load/vec4 v0x7fc543f08d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f089b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc543f08b30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08bd0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc543f087a0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc543f08850_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f08900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc543f08ee0_0, 0, 2;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc543c0f810;
T_5 ;
    %wait E_0x7fc543c0fa30;
    %load/vec4 v0x7fc543c0fb40_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc543c0fa70_0, 4, 5;
    %load/vec4 v0x7fc543c0fc50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc543c0fa70_0, 4, 5;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc543c0d210;
T_6 ;
    %wait E_0x7fc543c0cad0;
    %load/vec4 v0x7fc543c0d440_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fc543c0d5d0_0;
    %store/vec4 v0x7fc543c0d6a0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc543c0d510_0;
    %store/vec4 v0x7fc543c0d6a0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc543f07560;
T_7 ;
    %wait E_0x7fc543f077d0;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.0 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.2 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.4 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 39, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.6 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.8 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07f00_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc543f07560;
T_8 ;
    %wait E_0x7fc543f07780;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07980_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_8.0 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07980_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_8.2 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07980_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_8.4 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07980_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_8.6 ;
    %load/vec4 v0x7fc543f078e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc543f07980_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc543f07810_0, 0, 4;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc543c0e860;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x7fc543c0e860;
T_10 ;
    %wait E_0x7fc543e4ad00;
    %load/vec4 v0x7fc543c0ed90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc543c0f090, 4;
    %assign/vec4 v0x7fc543c0eef0_0, 0;
    %load/vec4 v0x7fc543c0ee20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc543c0f090, 4;
    %assign/vec4 v0x7fc543c0efc0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc543c0e860;
T_11 ;
    %wait E_0x7fc543e69ca0;
    %load/vec4 v0x7fc543c0eb10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fc543c0f230_0;
    %load/vec4 v0x7fc543c0f120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %vpi_call 16 54 "$writememb", "out.txt", v0x7fc543c0f090 {0 0 0};
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fc543c0f230_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c0ece0_0, 4, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543c0ece0_0, 4, 16;
    %load/vec4 v0x7fc543c0ece0_0;
    %load/vec4 v0x7fc543c0f120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %vpi_call 16 60 "$writememb", "out.txt", v0x7fc543c0f090 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fc543c0f230_0;
    %load/vec4 v0x7fc543c0f120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc543c0f090, 0, 4;
    %vpi_call 16 64 "$writememb", "out.txt", v0x7fc543c0f090 {0 0 0};
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fc543e77520;
T_12 ;
    %wait E_0x7fc543e4bde0;
    %load/vec4 v0x7fc543e4af70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %add;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %sub;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %and;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %or;
    %inv;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %or;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x7fc543f071d0_0;
    %load/vec4 v0x7fc543f07290_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fc543f07340_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc543e77520;
T_13 ;
    %wait E_0x7fc543e4ad00;
    %load/vec4 v0x7fc543f07340_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc543f07430_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f07430_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc543e77520;
T_14 ;
    %wait E_0x7fc543e69ca0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc543f07340_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543f07430_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc543f090a0;
T_15 ;
    %vpi_call 7 12 "$readmemb", "datamem.txt", v0x7fc543f09670 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fc543f090a0;
T_16 ;
    %wait E_0x7fc543e69ca0;
    %load/vec4 v0x7fc543f09370_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fc543f09420_0;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %vpi_call 7 22 "$writememb", "out2.txt", v0x7fc543f09670 {0 0 0};
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %vpi_call 7 27 "$writememb", "out2.txt", v0x7fc543f09670 {0 0 0};
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fc543f09700_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc543f09670, 4, 0;
    %vpi_call 7 31 "$writememb", "out2.txt", v0x7fc543f09670 {0 0 0};
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fc543f090a0;
T_17 ;
    %wait E_0x7fc543e4ad00;
    %load/vec4 v0x7fc543f092e0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %ix/getv 4, v0x7fc543f09420_0;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %jmp T_17.4;
T_17.3 ;
    %ix/getv 4, v0x7fc543f09420_0;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %load/vec4 v0x7fc543f09420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc543f09670, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc543f095a0_0, 4, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc543e5e810;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543e7e470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc543e7f110_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fc543e7f780_0, 0, 5;
    %delay 30, 0;
    %load/vec4 v0x7fc543e7f110_0;
    %nor/r;
    %store/vec4 v0x7fc543e7f110_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fc543e5e810;
T_19 ;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fc543e7e170_0, 0;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0x7fc543e7f2a0_0, 0;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fc543e7ee30_0, 0;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fc543e7eef0_0, 0;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7fc543e7e8a0_0, 0;
    %load/vec4 v0x7fc543e7ea40_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fc543e7e7a0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fc543e7e470_0;
    %nor/r;
    %store/vec4 v0x7fc543e7e470_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc543e5e810;
T_20 ;
    %delay 20, 0;
    %load/vec4 v0x7fc543e7e170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %vpi_call 2 80 "$display", "JR readata 1 = %b ---- new pc = %b , time=%d", v0x7fc543e7efd0_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.1 ;
    %vpi_call 2 81 "$display", "J address = %b ---- new pc = %b , time=%d", v0x7fc543e7eb00_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.2 ;
    %vpi_call 2 82 "$display", "JAL old pc = %b ---- new pc = %b , time=%d", v0x7fc543e7f830_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.3 ;
    %vpi_call 2 83 "$display", "BEQ pc+imm = %b ---- new pc = %b , time=%d", v0x7fc543e7ed50_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.4 ;
    %vpi_call 2 84 "$display", "BNE pc+imm = %b ---- new pc = %b , time=%d", v0x7fc543e7ed50_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.5 ;
    %vpi_call 2 85 "$display", "BGEZ pc+imm = %b ---- new pc = %b , time=%d", v0x7fc543e7ed50_0, v0x7fc543e7e980_0, $time {0 0 0};
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "j_instructions_tb.v";
    "alu.v";
    "alu_control.v";
    "and.v";
    "control.v";
    "data_memory.v";
    "ins_mem.v";
    "ins_mux_reg.v";
    "reg_mux_alu.v";
    "data_mux_reg.v";
    "control_mux_pc.v";
    "rad1_mux_pc.v";
    "pc4_mux_sl2add.v";
    "pc.v";
    "reg_file.v";
    "pc_shift_left.v";
    "shift_plus_pc.v";
    "immediate_shift_left.v";
    "pc_add_shift2.v";
    "sign_extend.v";
