{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553286543642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553286543649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 21:29:03 2019 " "Processing started: Fri Mar 22 21:29:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553286543649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286543649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286543649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553286544622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553286544622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.qxp 1 1 " "Found 1 design units, including 1 entities, in source file register_file.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/register_file.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/mux2x32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x16.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "mux2x16.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/mux2x16.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ir.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/IR.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.qxp 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/mux2x5.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.qxp 1 1 " "Found 1 design units, including 1 entities, in source file extend.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/extend.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file decoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/decoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.qxp 1 1 " "Found 1 design units, including 1 entities, in source file alu.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/ALU.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286561963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286561963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/rom_obfuscated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/rom_obfuscated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_s_B88a693_7E3412f0_E-id_s_455b727d_1f58D85f_e " "Found design unit 1: id_s_B88a693_7E3412f0_E-id_s_455b727d_1f58D85f_e" {  } { { "../vhdl/ROM_obfuscated.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_obfuscated.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563122 ""} { "Info" "ISGN_ENTITY_NAME" "1 iD_S_b88a693_7e3412F0_e " "Found entity 1: iD_S_b88a693_7e3412F0_e" {  } { { "../vhdl/ROM_obfuscated.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_obfuscated.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/ram_obfuscated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/ram_obfuscated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iD_s_B88A4C5_7e3415fF_E-ID_s_10643F3B_2fc543eB_E " "Found design unit 1: iD_s_B88A4C5_7e3415fF_E-ID_s_10643F3B_2fc543eB_E" {  } { { "../vhdl/RAM_obfuscated.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/RAM_obfuscated.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563126 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_S_B88a4C5_7E3415Ff_e " "Found entity 1: ID_S_B88a4C5_7E3415Ff_e" {  } { { "../vhdl/RAM_obfuscated.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/RAM_obfuscated.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtOns-id_S_10643f3b_2FC543eB_e " "Found design unit 1: BUTtOns-id_S_10643f3b_2FC543eB_e" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButToNs " "Found entity 1: ButToNs" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/buttons.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/control_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/control_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_registers-synth " "Found design unit 1: control_registers-synth" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563140 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563145 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563149 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563154 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/RAM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-synth " "Found design unit 1: timer-synth" {  } { { "../vhdl/timer.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563166 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../vhdl/timer.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prog/arcsoc/project_template/vhdl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /prog/arcsoc/project_template/vhdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UarT-Id_s_10643F3B_2fC543eB_E " "Found design unit 1: UarT-Id_s_10643F3B_2fC543eB_E" {  } { { "../vhdl/uart.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/uart.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563171 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarT " "Found entity 1: uarT" {  } { { "../vhdl/uart.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/uart.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553286563311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarT uarT:uart_0 " "Elaborating entity \"uarT\" for hierarchy \"uarT:uart_0\"" {  } { { "GECKO.bdf" "uart_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 1160 1304 248 "uart_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 48 272 416 200 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu_0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu_0\"" {  } { { "GECKO.bdf" "cpu_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 280 88 296 424 "cpu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:cpu_0\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:cpu_0\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { -304 240 408 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers CPU:cpu_0\|control_registers:control_registers_0 " "Elaborating entity \"control_registers\" for hierarchy \"CPU:cpu_0\|control_registers:control_registers_0\"" {  } { { "CPU.bdf" "control_registers_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { -376 832 992 -200 "control_registers_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_cpuid control_registers.vhd(23) " "Verilog HDL or VHDL warning at control_registers.vhd(23): object \"r_cpuid\" assigned a value but never read" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[0\] control_registers.vhd(32) " "Inferred latch for \"rddata\[0\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[1\] control_registers.vhd(32) " "Inferred latch for \"rddata\[1\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[2\] control_registers.vhd(32) " "Inferred latch for \"rddata\[2\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[3\] control_registers.vhd(32) " "Inferred latch for \"rddata\[3\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[4\] control_registers.vhd(32) " "Inferred latch for \"rddata\[4\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563365 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[5\] control_registers.vhd(32) " "Inferred latch for \"rddata\[5\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[6\] control_registers.vhd(32) " "Inferred latch for \"rddata\[6\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[7\] control_registers.vhd(32) " "Inferred latch for \"rddata\[7\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[8\] control_registers.vhd(32) " "Inferred latch for \"rddata\[8\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[9\] control_registers.vhd(32) " "Inferred latch for \"rddata\[9\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[10\] control_registers.vhd(32) " "Inferred latch for \"rddata\[10\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[11\] control_registers.vhd(32) " "Inferred latch for \"rddata\[11\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[12\] control_registers.vhd(32) " "Inferred latch for \"rddata\[12\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[13\] control_registers.vhd(32) " "Inferred latch for \"rddata\[13\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[14\] control_registers.vhd(32) " "Inferred latch for \"rddata\[14\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[15\] control_registers.vhd(32) " "Inferred latch for \"rddata\[15\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[16\] control_registers.vhd(32) " "Inferred latch for \"rddata\[16\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[17\] control_registers.vhd(32) " "Inferred latch for \"rddata\[17\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[18\] control_registers.vhd(32) " "Inferred latch for \"rddata\[18\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[19\] control_registers.vhd(32) " "Inferred latch for \"rddata\[19\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563366 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[20\] control_registers.vhd(32) " "Inferred latch for \"rddata\[20\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[21\] control_registers.vhd(32) " "Inferred latch for \"rddata\[21\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[22\] control_registers.vhd(32) " "Inferred latch for \"rddata\[22\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[23\] control_registers.vhd(32) " "Inferred latch for \"rddata\[23\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[24\] control_registers.vhd(32) " "Inferred latch for \"rddata\[24\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[25\] control_registers.vhd(32) " "Inferred latch for \"rddata\[25\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[26\] control_registers.vhd(32) " "Inferred latch for \"rddata\[26\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[27\] control_registers.vhd(32) " "Inferred latch for \"rddata\[27\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[28\] control_registers.vhd(32) " "Inferred latch for \"rddata\[28\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[29\] control_registers.vhd(32) " "Inferred latch for \"rddata\[29\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[30\] control_registers.vhd(32) " "Inferred latch for \"rddata\[30\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rddata\[31\] control_registers.vhd(32) " "Inferred latch for \"rddata\[31\]\" at control_registers.vhd(32)" {  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563367 "|GECKO|CPU:cpu_0|control_registers:control_registers_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:cpu_0\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:cpu_0\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu_0\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu_0\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:cpu_0\|mux2x5:mux_ra " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:cpu_0\|mux2x5:mux_ra\"" {  } { { "CPU.bdf" "mux_ra" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 152 440 496 248 "mux_ra" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:cpu_0\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:cpu_0\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 160 1136 1192 256 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu_0\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu_0\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:cpu_0\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:cpu_0\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu_0\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu_0\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { -184 832 992 8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563525 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en PC.vhd(38) " "VHDL Process Statement warning at PC.vhd(38): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/PC.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/PC.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553286563526 "|GECKO|CPU:cpu_0|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:cpu_0\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:cpu_0\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst " "Elaborating entity \"timer\" for hierarchy \"timer:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 1376 1520 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563544 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_status timer.vhd(30) " "VHDL Process Statement warning at timer.vhd(30): inferring latch(es) for signal or variable \"r_status\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/timer.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/timer.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553286563546 "|GECKO|timer:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_control timer.vhd(30) " "VHDL Process Statement warning at timer.vhd(30): inferring latch(es) for signal or variable \"r_control\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/timer.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/timer.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553286563546 "|GECKO|timer:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButToNs ButToNs:buttons_0 " "Elaborating entity \"ButToNs\" for hierarchy \"ButToNs:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 1592 1728 256 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_0\"" {  } { { "GECKO.bdf" "rom_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 544 664 232 "rom_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iD_S_b88a693_7e3412F0_e ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst " "Elaborating entity \"iD_S_b88a693_7e3412F0_e\" for hierarchy \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\"" {  } { { "../vhdl/ROM.vhd" "ROM_inst" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\"" {  } { { "../vhdl/ROM_obfuscated.vhd" "iD_s_30739CAe_5A20DAf5_E" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_obfuscated.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286563670 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553286563670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "D:/prog/ArcSoc/project_template/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286563774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286563774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:rom_0\|iD_S_b88a693_7e3412F0_e:ROM_inst\|ROM_Block:iD_s_30739CAe_5A20DAf5_E\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_0\"" {  } { { "GECKO.bdf" "ram_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 736 880 232 "ram_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_B88a4C5_7E3415Ff_e RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst " "Elaborating entity \"ID_S_B88a4C5_7E3415Ff_e\" for hierarchy \"RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\"" {  } { { "../vhdl/RAM.vhd" "ram_inst" { Text "D:/prog/ArcSoc/project_template/vhdl/RAM.vhd" 1 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "D:/prog/ArcSoc/project_template/quartus/GECKO.bdf" { { 112 952 1088 288 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286563809 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1553286564356 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 272 1048 1104 368 "mux_mem" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1553286564667 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1553286564667 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|Id_S_B889004_7e48Ff67_e_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|Id_S_B889004_7e48Ff67_e_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553286565319 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553286565319 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553286565319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Elaborated megafunction instantiation \"RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286565379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 " "Instantiated megafunction \"RAM:ram_0\|ID_S_B88a4C5_7E3415Ff_e:ram_inst\|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553286565379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553286565379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "D:/prog/ArcSoc/project_template/quartus/db/altsyncram_vh41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553286565471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286565471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[0\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[8\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[10\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[11\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[12\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[13\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566151 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[14\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[15\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[16\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[17\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[18\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566152 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[19\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[1\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[20\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[21\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[22\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566153 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[23\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[24\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[25\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[26\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566154 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[27\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[28\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[29\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566155 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[2\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[30\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[31\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[3\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[4\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566156 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[5\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[6\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[7\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[8\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu_0\|control_registers:control_registers_0\|rddata\[9\] " "Latch CPU:cpu_0\|control_registers:control_registers_0\|rddata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu_0\|IR_0.Q\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU:cpu_0\|IR_0.Q\[7\] " "Ports ENA and CLR on the latch are fed by the same signal CPU:cpu_0\|IR_0.Q\[7\]" {  } { { "CPU.bdf" "" { Schematic "D:/prog/ArcSoc/project_template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553286566157 ""}  } { { "../vhdl/control_registers.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/control_registers.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553286566157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/uart.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/uart.vhd" 59 -1 0 } } { "../vhdl/LEDs.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/LEDs.vhd" 79 -1 0 } } { "../vhdl/uart.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/uart.vhd" 39 -1 0 } } { "../vhdl/uart.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/uart.vhd" 20 -1 0 } } { "../vhdl/buttons.vhd" "" { Text "D:/prog/ArcSoc/project_template/vhdl/buttons.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553286566161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553286566161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286566745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553286568648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553286568648 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "3 " "Optimize away 3 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:cpu_0\|mux2x16:mux_addr\|o\[0\] " "Node: \"CPU:cpu_0\|mux2x16:mux_addr\|o\[0\]\"" {  } { { "mux2x16.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553286568729 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "CPU:cpu_0\|mux2x16:mux_addr\|o\[1\] " "Node: \"CPU:cpu_0\|mux2x16:mux_addr\|o\[1\]\"" {  } { { "mux2x16.qxp" "" { Text "D:/prog/ArcSoc/project_template/quartus/mux2x16.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553286568729 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1553286568729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4342 " "Implemented 4342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553286568985 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553286568985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4174 " "Implemented 4174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553286568985 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553286568985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553286568985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553286569027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 21:29:29 2019 " "Processing ended: Fri Mar 22 21:29:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553286569027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553286569027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553286569027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553286569027 ""}
