
FND_rand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025dc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  080026e8  080026e8  000126e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002854  08002854  000200dc  2**0
                  CONTENTS
  4 .ARM          00000000  08002854  08002854  000200dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002854  08002854  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002854  08002854  00012854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002858  08002858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  0800285c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  200000dc  08002938  000200dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08002938  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000373f  00000000  00000000  00020105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001127  00000000  00000000  00023844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b0  00000000  00000000  00024970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000408  00000000  00000000  00024e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170a5  00000000  00000000  00025228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005323  00000000  00000000  0003c2cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080f5a  00000000  00000000  000415f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c254a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a50  00000000  00000000  000c259c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000dc 	.word	0x200000dc
 8000128:	00000000 	.word	0x00000000
 800012c:	080026d0 	.word	0x080026d0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000e0 	.word	0x200000e0
 8000148:	080026d0 	.word	0x080026d0

0800014c <display_fnd>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void display_fnd(uint8_t data, uint8_t position , uint8_t time){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
 8000156:	460b      	mov	r3, r1
 8000158:	71bb      	strb	r3, [r7, #6]
 800015a:	4613      	mov	r3, r2
 800015c:	717b      	strb	r3, [r7, #5]
	int i;
	for(i = 0 ; i < 4; i++){
 800015e:	2300      	movs	r3, #0
 8000160:	60fb      	str	r3, [r7, #12]
 8000162:	e021      	b.n	80001a8 <display_fnd+0x5c>
		if(i == position){
 8000164:	79bb      	ldrb	r3, [r7, #6]
 8000166:	68fa      	ldr	r2, [r7, #12]
 8000168:	429a      	cmp	r2, r3
 800016a:	d10d      	bne.n	8000188 <display_fnd+0x3c>
			HAL_GPIO_WritePin(sel[i].port, sel[i].pin, 1);
 800016c:	4a2a      	ldr	r2, [pc, #168]	; (8000218 <display_fnd+0xcc>)
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000174:	4a28      	ldr	r2, [pc, #160]	; (8000218 <display_fnd+0xcc>)
 8000176:	68fb      	ldr	r3, [r7, #12]
 8000178:	00db      	lsls	r3, r3, #3
 800017a:	4413      	add	r3, r2
 800017c:	889b      	ldrh	r3, [r3, #4]
 800017e:	2201      	movs	r2, #1
 8000180:	4619      	mov	r1, r3
 8000182:	f000 fe27 	bl	8000dd4 <HAL_GPIO_WritePin>
 8000186:	e00c      	b.n	80001a2 <display_fnd+0x56>
		}
		else{
			HAL_GPIO_WritePin(sel[i].port, sel[i].pin, 0);
 8000188:	4a23      	ldr	r2, [pc, #140]	; (8000218 <display_fnd+0xcc>)
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000190:	4a21      	ldr	r2, [pc, #132]	; (8000218 <display_fnd+0xcc>)
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	00db      	lsls	r3, r3, #3
 8000196:	4413      	add	r3, r2
 8000198:	889b      	ldrh	r3, [r3, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	4619      	mov	r1, r3
 800019e:	f000 fe19 	bl	8000dd4 <HAL_GPIO_WritePin>
	for(i = 0 ; i < 4; i++){
 80001a2:	68fb      	ldr	r3, [r7, #12]
 80001a4:	3301      	adds	r3, #1
 80001a6:	60fb      	str	r3, [r7, #12]
 80001a8:	68fb      	ldr	r3, [r7, #12]
 80001aa:	2b03      	cmp	r3, #3
 80001ac:	ddda      	ble.n	8000164 <display_fnd+0x18>
		}
	}
	for(i = 0 ; i < 8; i++){
 80001ae:	2300      	movs	r3, #0
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	e025      	b.n	8000200 <display_fnd+0xb4>

			if(data & (1<<i)){
 80001b4:	79fa      	ldrb	r2, [r7, #7]
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	fa42 f303 	asr.w	r3, r2, r3
 80001bc:	f003 0301 	and.w	r3, r3, #1
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d00d      	beq.n	80001e0 <display_fnd+0x94>
				HAL_GPIO_WritePin(value[i].port, value[i].pin, 1);
 80001c4:	4a15      	ldr	r2, [pc, #84]	; (800021c <display_fnd+0xd0>)
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80001cc:	4a13      	ldr	r2, [pc, #76]	; (800021c <display_fnd+0xd0>)
 80001ce:	68fb      	ldr	r3, [r7, #12]
 80001d0:	00db      	lsls	r3, r3, #3
 80001d2:	4413      	add	r3, r2
 80001d4:	889b      	ldrh	r3, [r3, #4]
 80001d6:	2201      	movs	r2, #1
 80001d8:	4619      	mov	r1, r3
 80001da:	f000 fdfb 	bl	8000dd4 <HAL_GPIO_WritePin>
 80001de:	e00c      	b.n	80001fa <display_fnd+0xae>
			}
			else{
				HAL_GPIO_WritePin(value[i].port, value[i].pin, 0);
 80001e0:	4a0e      	ldr	r2, [pc, #56]	; (800021c <display_fnd+0xd0>)
 80001e2:	68fb      	ldr	r3, [r7, #12]
 80001e4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80001e8:	4a0c      	ldr	r2, [pc, #48]	; (800021c <display_fnd+0xd0>)
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	00db      	lsls	r3, r3, #3
 80001ee:	4413      	add	r3, r2
 80001f0:	889b      	ldrh	r3, [r3, #4]
 80001f2:	2200      	movs	r2, #0
 80001f4:	4619      	mov	r1, r3
 80001f6:	f000 fded 	bl	8000dd4 <HAL_GPIO_WritePin>
	for(i = 0 ; i < 8; i++){
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	3301      	adds	r3, #1
 80001fe:	60fb      	str	r3, [r7, #12]
 8000200:	68fb      	ldr	r3, [r7, #12]
 8000202:	2b07      	cmp	r3, #7
 8000204:	ddd6      	ble.n	80001b4 <display_fnd+0x68>
			}
		}
	HAL_Delay(time);
 8000206:	797b      	ldrb	r3, [r7, #5]
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fb2d 	bl	8000868 <HAL_Delay>
}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	2000004c 	.word	0x2000004c
 800021c:	2000000c 	.word	0x2000000c

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fabd 	bl	80007a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f867 	bl	80002fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8ab 	bl	8000388 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  a = rand()%10;
 8000232:	f001 fa0f 	bl	8001654 <rand>
 8000236:	4602      	mov	r2, r0
 8000238:	4b2e      	ldr	r3, [pc, #184]	; (80002f4 <main+0xd4>)
 800023a:	fb83 1302 	smull	r1, r3, r3, r2
 800023e:	1099      	asrs	r1, r3, #2
 8000240:	17d3      	asrs	r3, r2, #31
 8000242:	1ac9      	subs	r1, r1, r3
 8000244:	460b      	mov	r3, r1
 8000246:	009b      	lsls	r3, r3, #2
 8000248:	440b      	add	r3, r1
 800024a:	005b      	lsls	r3, r3, #1
 800024c:	1ad3      	subs	r3, r2, r3
 800024e:	60fb      	str	r3, [r7, #12]
	  b = rand()%10;
 8000250:	f001 fa00 	bl	8001654 <rand>
 8000254:	4602      	mov	r2, r0
 8000256:	4b27      	ldr	r3, [pc, #156]	; (80002f4 <main+0xd4>)
 8000258:	fb83 1302 	smull	r1, r3, r3, r2
 800025c:	1099      	asrs	r1, r3, #2
 800025e:	17d3      	asrs	r3, r2, #31
 8000260:	1ac9      	subs	r1, r1, r3
 8000262:	460b      	mov	r3, r1
 8000264:	009b      	lsls	r3, r3, #2
 8000266:	440b      	add	r3, r1
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	1ad3      	subs	r3, r2, r3
 800026c:	60bb      	str	r3, [r7, #8]
	  c = rand()%10;
 800026e:	f001 f9f1 	bl	8001654 <rand>
 8000272:	4602      	mov	r2, r0
 8000274:	4b1f      	ldr	r3, [pc, #124]	; (80002f4 <main+0xd4>)
 8000276:	fb83 1302 	smull	r1, r3, r3, r2
 800027a:	1099      	asrs	r1, r3, #2
 800027c:	17d3      	asrs	r3, r2, #31
 800027e:	1ac9      	subs	r1, r1, r3
 8000280:	460b      	mov	r3, r1
 8000282:	009b      	lsls	r3, r3, #2
 8000284:	440b      	add	r3, r1
 8000286:	005b      	lsls	r3, r3, #1
 8000288:	1ad3      	subs	r3, r2, r3
 800028a:	607b      	str	r3, [r7, #4]
	  d = rand()%10;
 800028c:	f001 f9e2 	bl	8001654 <rand>
 8000290:	4602      	mov	r2, r0
 8000292:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <main+0xd4>)
 8000294:	fb83 1302 	smull	r1, r3, r3, r2
 8000298:	1099      	asrs	r1, r3, #2
 800029a:	17d3      	asrs	r3, r2, #31
 800029c:	1ac9      	subs	r1, r1, r3
 800029e:	460b      	mov	r3, r1
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	440b      	add	r3, r1
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	1ad3      	subs	r3, r2, r3
 80002a8:	603b      	str	r3, [r7, #0]
    /* USER CODE END WHILE */
	 display_fnd(number[a],3,5);
 80002aa:	4a13      	ldr	r2, [pc, #76]	; (80002f8 <main+0xd8>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	4413      	add	r3, r2
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2205      	movs	r2, #5
 80002b4:	2103      	movs	r1, #3
 80002b6:	4618      	mov	r0, r3
 80002b8:	f7ff ff48 	bl	800014c <display_fnd>
	 display_fnd(number[b],2,5);
 80002bc:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <main+0xd8>)
 80002be:	68bb      	ldr	r3, [r7, #8]
 80002c0:	4413      	add	r3, r2
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	2205      	movs	r2, #5
 80002c6:	2102      	movs	r1, #2
 80002c8:	4618      	mov	r0, r3
 80002ca:	f7ff ff3f 	bl	800014c <display_fnd>
	 display_fnd(number[c],1,5);
 80002ce:	4a0a      	ldr	r2, [pc, #40]	; (80002f8 <main+0xd8>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4413      	add	r3, r2
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	2205      	movs	r2, #5
 80002d8:	2101      	movs	r1, #1
 80002da:	4618      	mov	r0, r3
 80002dc:	f7ff ff36 	bl	800014c <display_fnd>
	 display_fnd(number[d],0,5);
 80002e0:	4a05      	ldr	r2, [pc, #20]	; (80002f8 <main+0xd8>)
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	4413      	add	r3, r2
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2205      	movs	r2, #5
 80002ea:	2100      	movs	r1, #0
 80002ec:	4618      	mov	r0, r3
 80002ee:	f7ff ff2d 	bl	800014c <display_fnd>
  {
 80002f2:	e79e      	b.n	8000232 <main+0x12>
 80002f4:	66666667 	.word	0x66666667
 80002f8:	20000000 	.word	0x20000000

080002fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b090      	sub	sp, #64	; 0x40
 8000300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000302:	f107 0318 	add.w	r3, r7, #24
 8000306:	2228      	movs	r2, #40	; 0x28
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f001 f99a 	bl	8001644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	605a      	str	r2, [r3, #4]
 8000318:	609a      	str	r2, [r3, #8]
 800031a:	60da      	str	r2, [r3, #12]
 800031c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800031e:	2301      	movs	r3, #1
 8000320:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000322:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000326:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032c:	2301      	movs	r3, #1
 800032e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000330:	2302      	movs	r3, #2
 8000332:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000334:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000338:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800033a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800033e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000340:	f107 0318 	add.w	r3, r7, #24
 8000344:	4618      	mov	r0, r3
 8000346:	f000 fd75 	bl	8000e34 <HAL_RCC_OscConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000350:	f000 f8d6 	bl	8000500 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000354:	230f      	movs	r3, #15
 8000356:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000358:	2302      	movs	r3, #2
 800035a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035c:	2300      	movs	r3, #0
 800035e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000360:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2102      	movs	r1, #2
 800036e:	4618      	mov	r0, r3
 8000370:	f000 ffe2 	bl	8001338 <HAL_RCC_ClockConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800037a:	f000 f8c1 	bl	8000500 <Error_Handler>
  }
}
 800037e:	bf00      	nop
 8000380:	3740      	adds	r7, #64	; 0x40
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b088      	sub	sp, #32
 800038c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	f107 0310 	add.w	r3, r7, #16
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800039c:	4b47      	ldr	r3, [pc, #284]	; (80004bc <MX_GPIO_Init+0x134>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	4a46      	ldr	r2, [pc, #280]	; (80004bc <MX_GPIO_Init+0x134>)
 80003a2:	f043 0310 	orr.w	r3, r3, #16
 80003a6:	6193      	str	r3, [r2, #24]
 80003a8:	4b44      	ldr	r3, [pc, #272]	; (80004bc <MX_GPIO_Init+0x134>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	f003 0310 	and.w	r3, r3, #16
 80003b0:	60fb      	str	r3, [r7, #12]
 80003b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003b4:	4b41      	ldr	r3, [pc, #260]	; (80004bc <MX_GPIO_Init+0x134>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a40      	ldr	r2, [pc, #256]	; (80004bc <MX_GPIO_Init+0x134>)
 80003ba:	f043 0320 	orr.w	r3, r3, #32
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b3e      	ldr	r3, [pc, #248]	; (80004bc <MX_GPIO_Init+0x134>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0320 	and.w	r3, r3, #32
 80003c8:	60bb      	str	r3, [r7, #8]
 80003ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003cc:	4b3b      	ldr	r3, [pc, #236]	; (80004bc <MX_GPIO_Init+0x134>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a3a      	ldr	r2, [pc, #232]	; (80004bc <MX_GPIO_Init+0x134>)
 80003d2:	f043 0308 	orr.w	r3, r3, #8
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b38      	ldr	r3, [pc, #224]	; (80004bc <MX_GPIO_Init+0x134>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0308 	and.w	r3, r3, #8
 80003e0:	607b      	str	r3, [r7, #4]
 80003e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e4:	4b35      	ldr	r3, [pc, #212]	; (80004bc <MX_GPIO_Init+0x134>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a34      	ldr	r2, [pc, #208]	; (80004bc <MX_GPIO_Init+0x134>)
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b32      	ldr	r3, [pc, #200]	; (80004bc <MX_GPIO_Init+0x134>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0304 	and.w	r3, r3, #4
 80003f8:	603b      	str	r3, [r7, #0]
 80003fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80003fc:	2200      	movs	r2, #0
 80003fe:	211f      	movs	r1, #31
 8000400:	482f      	ldr	r0, [pc, #188]	; (80004c0 <MX_GPIO_Init+0x138>)
 8000402:	f000 fce7 	bl	8000dd4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000406:	2200      	movs	r2, #0
 8000408:	21df      	movs	r1, #223	; 0xdf
 800040a:	482e      	ldr	r0, [pc, #184]	; (80004c4 <MX_GPIO_Init+0x13c>)
 800040c:	f000 fce2 	bl	8000dd4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000416:	482c      	ldr	r0, [pc, #176]	; (80004c8 <MX_GPIO_Init+0x140>)
 8000418:	f000 fcdc 	bl	8000dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800041c:	231f      	movs	r3, #31
 800041e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000420:	2301      	movs	r3, #1
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000424:	2300      	movs	r3, #0
 8000426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000428:	2302      	movs	r3, #2
 800042a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800042c:	f107 0310 	add.w	r3, r7, #16
 8000430:	4619      	mov	r1, r3
 8000432:	4823      	ldr	r0, [pc, #140]	; (80004c0 <MX_GPIO_Init+0x138>)
 8000434:	f000 fb4a 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000438:	23df      	movs	r3, #223	; 0xdf
 800043a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043c:	2301      	movs	r3, #1
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000444:	2302      	movs	r3, #2
 8000446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000448:	f107 0310 	add.w	r3, r7, #16
 800044c:	4619      	mov	r1, r3
 800044e:	481d      	ldr	r0, [pc, #116]	; (80004c4 <MX_GPIO_Init+0x13c>)
 8000450:	f000 fb3c 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000454:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000458:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	2301      	movs	r3, #1
 800045c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	2302      	movs	r3, #2
 8000464:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000466:	f107 0310 	add.w	r3, r7, #16
 800046a:	4619      	mov	r1, r3
 800046c:	4816      	ldr	r0, [pc, #88]	; (80004c8 <MX_GPIO_Init+0x140>)
 800046e:	f000 fb2d 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000472:	2304      	movs	r3, #4
 8000474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000476:	4b15      	ldr	r3, [pc, #84]	; (80004cc <MX_GPIO_Init+0x144>)
 8000478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	2300      	movs	r3, #0
 800047c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800047e:	f107 0310 	add.w	r3, r7, #16
 8000482:	4619      	mov	r1, r3
 8000484:	4812      	ldr	r0, [pc, #72]	; (80004d0 <MX_GPIO_Init+0x148>)
 8000486:	f000 fb21 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800048a:	2320      	movs	r3, #32
 800048c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800048e:	4b11      	ldr	r3, [pc, #68]	; (80004d4 <MX_GPIO_Init+0x14c>)
 8000490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000492:	2300      	movs	r3, #0
 8000494:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000496:	f107 0310 	add.w	r3, r7, #16
 800049a:	4619      	mov	r1, r3
 800049c:	4809      	ldr	r0, [pc, #36]	; (80004c4 <MX_GPIO_Init+0x13c>)
 800049e:	f000 fb15 	bl	8000acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80004a2:	2200      	movs	r2, #0
 80004a4:	2100      	movs	r1, #0
 80004a6:	2008      	movs	r0, #8
 80004a8:	f000 fad9 	bl	8000a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80004ac:	2008      	movs	r0, #8
 80004ae:	f000 faf2 	bl	8000a96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004b2:	bf00      	nop
 80004b4:	3720      	adds	r7, #32
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40021000 	.word	0x40021000
 80004c0:	40011000 	.word	0x40011000
 80004c4:	40010c00 	.word	0x40010c00
 80004c8:	40010800 	.word	0x40010800
 80004cc:	10210000 	.word	0x10210000
 80004d0:	40011400 	.word	0x40011400
 80004d4:	10110000 	.word	0x10110000

080004d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	80fb      	strh	r3, [r7, #6]
	if(f == ON){
 80004e2:	4b06      	ldr	r3, [pc, #24]	; (80004fc <HAL_GPIO_EXTI_Callback+0x24>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d102      	bne.n	80004f0 <HAL_GPIO_EXTI_Callback+0x18>

		f = OFF;
 80004ea:	4b04      	ldr	r3, [pc, #16]	; (80004fc <HAL_GPIO_EXTI_Callback+0x24>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
	}
	else{

	}
}
 80004f0:	bf00      	nop
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	200000f8 	.word	0x200000f8

08000500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000504:	b672      	cpsid	i
}
 8000506:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000508:	e7fe      	b.n	8000508 <Error_Handler+0x8>
	...

0800050c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <HAL_MspInit+0x5c>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	4a14      	ldr	r2, [pc, #80]	; (8000568 <HAL_MspInit+0x5c>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6193      	str	r3, [r2, #24]
 800051e:	4b12      	ldr	r3, [pc, #72]	; (8000568 <HAL_MspInit+0x5c>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	60bb      	str	r3, [r7, #8]
 8000528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800052a:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <HAL_MspInit+0x5c>)
 800052c:	69db      	ldr	r3, [r3, #28]
 800052e:	4a0e      	ldr	r2, [pc, #56]	; (8000568 <HAL_MspInit+0x5c>)
 8000530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000534:	61d3      	str	r3, [r2, #28]
 8000536:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <HAL_MspInit+0x5c>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000542:	4b0a      	ldr	r3, [pc, #40]	; (800056c <HAL_MspInit+0x60>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	4a04      	ldr	r2, [pc, #16]	; (800056c <HAL_MspInit+0x60>)
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055e:	bf00      	nop
 8000560:	3714      	adds	r7, #20
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	40021000 	.word	0x40021000
 800056c:	40010000 	.word	0x40010000

08000570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <NMI_Handler+0x4>

08000576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <HardFault_Handler+0x4>

0800057c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <MemManage_Handler+0x4>

08000582 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000586:	e7fe      	b.n	8000586 <BusFault_Handler+0x4>

08000588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058c:	e7fe      	b.n	800058c <UsageFault_Handler+0x4>

0800058e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr

0800059a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr

080005a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr

080005b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b6:	f000 f93b 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}

080005be <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80005c2:	2004      	movs	r0, #4
 80005c4:	f000 fc1e 	bl	8000e04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}

080005cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return 1;
 80005d0:	2301      	movs	r3, #1
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr

080005da <_kill>:

int _kill(int pid, int sig)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80005e4:	f001 f804 	bl	80015f0 <__errno>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2216      	movs	r2, #22
 80005ec:	601a      	str	r2, [r3, #0]
  return -1;
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <_exit>:

void _exit (int status)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000602:	f04f 31ff 	mov.w	r1, #4294967295
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f7ff ffe7 	bl	80005da <_kill>
  while (1) {}    /* Make sure we hang here */
 800060c:	e7fe      	b.n	800060c <_exit+0x12>

0800060e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b086      	sub	sp, #24
 8000612:	af00      	add	r7, sp, #0
 8000614:	60f8      	str	r0, [r7, #12]
 8000616:	60b9      	str	r1, [r7, #8]
 8000618:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	e00a      	b.n	8000636 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000620:	f3af 8000 	nop.w
 8000624:	4601      	mov	r1, r0
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	1c5a      	adds	r2, r3, #1
 800062a:	60ba      	str	r2, [r7, #8]
 800062c:	b2ca      	uxtb	r2, r1
 800062e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	3301      	adds	r3, #1
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697a      	ldr	r2, [r7, #20]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	429a      	cmp	r2, r3
 800063c:	dbf0      	blt.n	8000620 <_read+0x12>
  }

  return len;
 800063e:	687b      	ldr	r3, [r7, #4]
}
 8000640:	4618      	mov	r0, r3
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]
 8000658:	e009      	b.n	800066e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	1c5a      	adds	r2, r3, #1
 800065e:	60ba      	str	r2, [r7, #8]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	4618      	mov	r0, r3
 8000664:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	3301      	adds	r3, #1
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	697a      	ldr	r2, [r7, #20]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	429a      	cmp	r2, r3
 8000674:	dbf1      	blt.n	800065a <_write+0x12>
  }
  return len;
 8000676:	687b      	ldr	r3, [r7, #4]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3718      	adds	r7, #24
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <_close>:

int _close(int file)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000688:	f04f 33ff 	mov.w	r3, #4294967295
}
 800068c:	4618      	mov	r0, r3
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr

08000696 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000696:	b480      	push	{r7}
 8000698:	b083      	sub	sp, #12
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
 800069e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006a6:	605a      	str	r2, [r3, #4]
  return 0;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <_isatty>:

int _isatty(int file)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006bc:	2301      	movs	r3, #1
}
 80006be:	4618      	mov	r0, r3
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr

080006c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	60f8      	str	r0, [r7, #12]
 80006d0:	60b9      	str	r1, [r7, #8]
 80006d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3714      	adds	r7, #20
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006e8:	4a14      	ldr	r2, [pc, #80]	; (800073c <_sbrk+0x5c>)
 80006ea:	4b15      	ldr	r3, [pc, #84]	; (8000740 <_sbrk+0x60>)
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006f4:	4b13      	ldr	r3, [pc, #76]	; (8000744 <_sbrk+0x64>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d102      	bne.n	8000702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006fc:	4b11      	ldr	r3, [pc, #68]	; (8000744 <_sbrk+0x64>)
 80006fe:	4a12      	ldr	r2, [pc, #72]	; (8000748 <_sbrk+0x68>)
 8000700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000702:	4b10      	ldr	r3, [pc, #64]	; (8000744 <_sbrk+0x64>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4413      	add	r3, r2
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	429a      	cmp	r2, r3
 800070e:	d207      	bcs.n	8000720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000710:	f000 ff6e 	bl	80015f0 <__errno>
 8000714:	4603      	mov	r3, r0
 8000716:	220c      	movs	r2, #12
 8000718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800071a:	f04f 33ff 	mov.w	r3, #4294967295
 800071e:	e009      	b.n	8000734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000720:	4b08      	ldr	r3, [pc, #32]	; (8000744 <_sbrk+0x64>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <_sbrk+0x64>)
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	4413      	add	r3, r2
 800072e:	4a05      	ldr	r2, [pc, #20]	; (8000744 <_sbrk+0x64>)
 8000730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000732:	68fb      	ldr	r3, [r7, #12]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3718      	adds	r7, #24
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20005000 	.word	0x20005000
 8000740:	00000400 	.word	0x00000400
 8000744:	200000fc 	.word	0x200000fc
 8000748:	20000118 	.word	0x20000118

0800074c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000758:	f7ff fff8 	bl	800074c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480b      	ldr	r0, [pc, #44]	; (800078c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800075e:	490c      	ldr	r1, [pc, #48]	; (8000790 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000760:	4a0c      	ldr	r2, [pc, #48]	; (8000794 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a09      	ldr	r2, [pc, #36]	; (8000798 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000774:	4c09      	ldr	r4, [pc, #36]	; (800079c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000782:	f000 ff3b 	bl	80015fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000786:	f7ff fd4b 	bl	8000220 <main>
  bx lr
 800078a:	4770      	bx	lr
  ldr r0, =_sdata
 800078c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000790:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8000794:	0800285c 	.word	0x0800285c
  ldr r2, =_sbss
 8000798:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 800079c:	20000114 	.word	0x20000114

080007a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007a0:	e7fe      	b.n	80007a0 <ADC1_2_IRQHandler>
	...

080007a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a8:	4b08      	ldr	r3, [pc, #32]	; (80007cc <HAL_Init+0x28>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a07      	ldr	r2, [pc, #28]	; (80007cc <HAL_Init+0x28>)
 80007ae:	f043 0310 	orr.w	r3, r3, #16
 80007b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f000 f947 	bl	8000a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ba:	200f      	movs	r0, #15
 80007bc:	f000 f808 	bl	80007d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c0:	f7ff fea4 	bl	800050c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40022000 	.word	0x40022000

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <HAL_InitTick+0x54>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b12      	ldr	r3, [pc, #72]	; (8000828 <HAL_InitTick+0x58>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f95f 	bl	8000ab2 <HAL_SYSTICK_Config>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e00e      	b.n	800081c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b0f      	cmp	r3, #15
 8000802:	d80a      	bhi.n	800081a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000804:	2200      	movs	r2, #0
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	f000 f927 	bl	8000a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000810:	4a06      	ldr	r2, [pc, #24]	; (800082c <HAL_InitTick+0x5c>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	e000      	b.n	800081c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800081a:	2301      	movs	r3, #1
}
 800081c:	4618      	mov	r0, r3
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	2000006c 	.word	0x2000006c
 8000828:	20000074 	.word	0x20000074
 800082c:	20000070 	.word	0x20000070

08000830 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000834:	4b05      	ldr	r3, [pc, #20]	; (800084c <HAL_IncTick+0x1c>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b05      	ldr	r3, [pc, #20]	; (8000850 <HAL_IncTick+0x20>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4413      	add	r3, r2
 8000840:	4a03      	ldr	r2, [pc, #12]	; (8000850 <HAL_IncTick+0x20>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr
 800084c:	20000074 	.word	0x20000074
 8000850:	20000100 	.word	0x20000100

08000854 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return uwTick;
 8000858:	4b02      	ldr	r3, [pc, #8]	; (8000864 <HAL_GetTick+0x10>)
 800085a:	681b      	ldr	r3, [r3, #0]
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr
 8000864:	20000100 	.word	0x20000100

08000868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000870:	f7ff fff0 	bl	8000854 <HAL_GetTick>
 8000874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000880:	d005      	beq.n	800088e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <HAL_Delay+0x44>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	461a      	mov	r2, r3
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	4413      	add	r3, r2
 800088c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800088e:	bf00      	nop
 8000890:	f7ff ffe0 	bl	8000854 <HAL_GetTick>
 8000894:	4602      	mov	r2, r0
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	429a      	cmp	r2, r3
 800089e:	d8f7      	bhi.n	8000890 <HAL_Delay+0x28>
  {
  }
}
 80008a0:	bf00      	nop
 80008a2:	bf00      	nop
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000074 	.word	0x20000074

080008b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <__NVIC_SetPriorityGrouping+0x44>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008c6:	68ba      	ldr	r2, [r7, #8]
 80008c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008cc:	4013      	ands	r3, r2
 80008ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008e2:	4a04      	ldr	r2, [pc, #16]	; (80008f4 <__NVIC_SetPriorityGrouping+0x44>)
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	60d3      	str	r3, [r2, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	e000ed00 	.word	0xe000ed00

080008f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008fc:	4b04      	ldr	r3, [pc, #16]	; (8000910 <__NVIC_GetPriorityGrouping+0x18>)
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	0a1b      	lsrs	r3, r3, #8
 8000902:	f003 0307 	and.w	r3, r3, #7
}
 8000906:	4618      	mov	r0, r3
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000922:	2b00      	cmp	r3, #0
 8000924:	db0b      	blt.n	800093e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	f003 021f 	and.w	r2, r3, #31
 800092c:	4906      	ldr	r1, [pc, #24]	; (8000948 <__NVIC_EnableIRQ+0x34>)
 800092e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000932:	095b      	lsrs	r3, r3, #5
 8000934:	2001      	movs	r0, #1
 8000936:	fa00 f202 	lsl.w	r2, r0, r2
 800093a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr
 8000948:	e000e100 	.word	0xe000e100

0800094c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095c:	2b00      	cmp	r3, #0
 800095e:	db0a      	blt.n	8000976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	b2da      	uxtb	r2, r3
 8000964:	490c      	ldr	r1, [pc, #48]	; (8000998 <__NVIC_SetPriority+0x4c>)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	0112      	lsls	r2, r2, #4
 800096c:	b2d2      	uxtb	r2, r2
 800096e:	440b      	add	r3, r1
 8000970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000974:	e00a      	b.n	800098c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4908      	ldr	r1, [pc, #32]	; (800099c <__NVIC_SetPriority+0x50>)
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	f003 030f 	and.w	r3, r3, #15
 8000982:	3b04      	subs	r3, #4
 8000984:	0112      	lsls	r2, r2, #4
 8000986:	b2d2      	uxtb	r2, r2
 8000988:	440b      	add	r3, r1
 800098a:	761a      	strb	r2, [r3, #24]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	e000e100 	.word	0xe000e100
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b089      	sub	sp, #36	; 0x24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	f1c3 0307 	rsb	r3, r3, #7
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	bf28      	it	cs
 80009be:	2304      	movcs	r3, #4
 80009c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	3304      	adds	r3, #4
 80009c6:	2b06      	cmp	r3, #6
 80009c8:	d902      	bls.n	80009d0 <NVIC_EncodePriority+0x30>
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	3b03      	subs	r3, #3
 80009ce:	e000      	b.n	80009d2 <NVIC_EncodePriority+0x32>
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	f04f 32ff 	mov.w	r2, #4294967295
 80009d8:	69bb      	ldr	r3, [r7, #24]
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	43da      	mvns	r2, r3
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	401a      	ands	r2, r3
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	fa01 f303 	lsl.w	r3, r1, r3
 80009f2:	43d9      	mvns	r1, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f8:	4313      	orrs	r3, r2
         );
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3724      	adds	r7, #36	; 0x24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a14:	d301      	bcc.n	8000a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a16:	2301      	movs	r3, #1
 8000a18:	e00f      	b.n	8000a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	; (8000a44 <SysTick_Config+0x40>)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a22:	210f      	movs	r1, #15
 8000a24:	f04f 30ff 	mov.w	r0, #4294967295
 8000a28:	f7ff ff90 	bl	800094c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <SysTick_Config+0x40>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a32:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <SysTick_Config+0x40>)
 8000a34:	2207      	movs	r2, #7
 8000a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	e000e010 	.word	0xe000e010

08000a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f7ff ff2d 	bl	80008b0 <__NVIC_SetPriorityGrouping>
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b086      	sub	sp, #24
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	4603      	mov	r3, r0
 8000a66:	60b9      	str	r1, [r7, #8]
 8000a68:	607a      	str	r2, [r7, #4]
 8000a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a70:	f7ff ff42 	bl	80008f8 <__NVIC_GetPriorityGrouping>
 8000a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	68b9      	ldr	r1, [r7, #8]
 8000a7a:	6978      	ldr	r0, [r7, #20]
 8000a7c:	f7ff ff90 	bl	80009a0 <NVIC_EncodePriority>
 8000a80:	4602      	mov	r2, r0
 8000a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a86:	4611      	mov	r1, r2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff5f 	bl	800094c <__NVIC_SetPriority>
}
 8000a8e:	bf00      	nop
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b082      	sub	sp, #8
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff35 	bl	8000914 <__NVIC_EnableIRQ>
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ffa2 	bl	8000a04 <SysTick_Config>
 8000ac0:	4603      	mov	r3, r0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b08b      	sub	sp, #44	; 0x2c
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ade:	e169      	b.n	8000db4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	69fa      	ldr	r2, [r7, #28]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	f040 8158 	bne.w	8000dae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	4a9a      	ldr	r2, [pc, #616]	; (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d05e      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b08:	4a98      	ldr	r2, [pc, #608]	; (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d875      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b0e:	4a98      	ldr	r2, [pc, #608]	; (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d058      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b14:	4a96      	ldr	r2, [pc, #600]	; (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d86f      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b1a:	4a96      	ldr	r2, [pc, #600]	; (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d052      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b20:	4a94      	ldr	r2, [pc, #592]	; (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d869      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b26:	4a94      	ldr	r2, [pc, #592]	; (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d04c      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b2c:	4a92      	ldr	r2, [pc, #584]	; (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d863      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b32:	4a92      	ldr	r2, [pc, #584]	; (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d046      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b38:	4a90      	ldr	r2, [pc, #576]	; (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d85d      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b3e:	2b12      	cmp	r3, #18
 8000b40:	d82a      	bhi.n	8000b98 <HAL_GPIO_Init+0xcc>
 8000b42:	2b12      	cmp	r3, #18
 8000b44:	d859      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b46:	a201      	add	r2, pc, #4	; (adr r2, 8000b4c <HAL_GPIO_Init+0x80>)
 8000b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b4c:	08000bc7 	.word	0x08000bc7
 8000b50:	08000ba1 	.word	0x08000ba1
 8000b54:	08000bb3 	.word	0x08000bb3
 8000b58:	08000bf5 	.word	0x08000bf5
 8000b5c:	08000bfb 	.word	0x08000bfb
 8000b60:	08000bfb 	.word	0x08000bfb
 8000b64:	08000bfb 	.word	0x08000bfb
 8000b68:	08000bfb 	.word	0x08000bfb
 8000b6c:	08000bfb 	.word	0x08000bfb
 8000b70:	08000bfb 	.word	0x08000bfb
 8000b74:	08000bfb 	.word	0x08000bfb
 8000b78:	08000bfb 	.word	0x08000bfb
 8000b7c:	08000bfb 	.word	0x08000bfb
 8000b80:	08000bfb 	.word	0x08000bfb
 8000b84:	08000bfb 	.word	0x08000bfb
 8000b88:	08000bfb 	.word	0x08000bfb
 8000b8c:	08000bfb 	.word	0x08000bfb
 8000b90:	08000ba9 	.word	0x08000ba9
 8000b94:	08000bbd 	.word	0x08000bbd
 8000b98:	4a79      	ldr	r2, [pc, #484]	; (8000d80 <HAL_GPIO_Init+0x2b4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d013      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b9e:	e02c      	b.n	8000bfa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	623b      	str	r3, [r7, #32]
          break;
 8000ba6:	e029      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	3304      	adds	r3, #4
 8000bae:	623b      	str	r3, [r7, #32]
          break;
 8000bb0:	e024      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	623b      	str	r3, [r7, #32]
          break;
 8000bba:	e01f      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	330c      	adds	r3, #12
 8000bc2:	623b      	str	r3, [r7, #32]
          break;
 8000bc4:	e01a      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	623b      	str	r3, [r7, #32]
          break;
 8000bd2:	e013      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d105      	bne.n	8000be8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	611a      	str	r2, [r3, #16]
          break;
 8000be6:	e009      	b.n	8000bfc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000be8:	2308      	movs	r3, #8
 8000bea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	615a      	str	r2, [r3, #20]
          break;
 8000bf2:	e003      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
          break;
 8000bf8:	e000      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          break;
 8000bfa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	2bff      	cmp	r3, #255	; 0xff
 8000c00:	d801      	bhi.n	8000c06 <HAL_GPIO_Init+0x13a>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	e001      	b.n	8000c0a <HAL_GPIO_Init+0x13e>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3304      	adds	r3, #4
 8000c0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2bff      	cmp	r3, #255	; 0xff
 8000c10:	d802      	bhi.n	8000c18 <HAL_GPIO_Init+0x14c>
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	e002      	b.n	8000c1e <HAL_GPIO_Init+0x152>
 8000c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1a:	3b08      	subs	r3, #8
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	210f      	movs	r1, #15
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	6a39      	ldr	r1, [r7, #32]
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	fa01 f303 	lsl.w	r3, r1, r3
 8000c38:	431a      	orrs	r2, r3
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f000 80b1 	beq.w	8000dae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c4c:	4b4d      	ldr	r3, [pc, #308]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a4c      	ldr	r2, [pc, #304]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b4a      	ldr	r3, [pc, #296]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c64:	4a48      	ldr	r2, [pc, #288]	; (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a40      	ldr	r2, [pc, #256]	; (8000d8c <HAL_GPIO_Init+0x2c0>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d013      	beq.n	8000cb8 <HAL_GPIO_Init+0x1ec>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a3f      	ldr	r2, [pc, #252]	; (8000d90 <HAL_GPIO_Init+0x2c4>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d00d      	beq.n	8000cb4 <HAL_GPIO_Init+0x1e8>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	; (8000d94 <HAL_GPIO_Init+0x2c8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d007      	beq.n	8000cb0 <HAL_GPIO_Init+0x1e4>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a3d      	ldr	r2, [pc, #244]	; (8000d98 <HAL_GPIO_Init+0x2cc>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d101      	bne.n	8000cac <HAL_GPIO_Init+0x1e0>
 8000ca8:	2303      	movs	r3, #3
 8000caa:	e006      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e004      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	e002      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e000      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cbc:	f002 0203 	and.w	r2, r2, #3
 8000cc0:	0092      	lsls	r2, r2, #2
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cca:	492f      	ldr	r1, [pc, #188]	; (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	3302      	adds	r3, #2
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d006      	beq.n	8000cf2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce4:	4b2d      	ldr	r3, [pc, #180]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	492c      	ldr	r1, [pc, #176]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	608b      	str	r3, [r1, #8]
 8000cf0:	e006      	b.n	8000d00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cf2:	4b2a      	ldr	r3, [pc, #168]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	4928      	ldr	r1, [pc, #160]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d006      	beq.n	8000d1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d0c:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	4922      	ldr	r1, [pc, #136]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	60cb      	str	r3, [r1, #12]
 8000d18:	e006      	b.n	8000d28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	43db      	mvns	r3, r3
 8000d22:	491e      	ldr	r1, [pc, #120]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d24:	4013      	ands	r3, r2
 8000d26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d006      	beq.n	8000d42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d34:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	4918      	ldr	r1, [pc, #96]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	604b      	str	r3, [r1, #4]
 8000d40:	e006      	b.n	8000d50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	4914      	ldr	r1, [pc, #80]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d021      	beq.n	8000da0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	490e      	ldr	r1, [pc, #56]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	600b      	str	r3, [r1, #0]
 8000d68:	e021      	b.n	8000dae <HAL_GPIO_Init+0x2e2>
 8000d6a:	bf00      	nop
 8000d6c:	10320000 	.word	0x10320000
 8000d70:	10310000 	.word	0x10310000
 8000d74:	10220000 	.word	0x10220000
 8000d78:	10210000 	.word	0x10210000
 8000d7c:	10120000 	.word	0x10120000
 8000d80:	10110000 	.word	0x10110000
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	40010800 	.word	0x40010800
 8000d90:	40010c00 	.word	0x40010c00
 8000d94:	40011000 	.word	0x40011000
 8000d98:	40011400 	.word	0x40011400
 8000d9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000da0:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <HAL_GPIO_Init+0x304>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	43db      	mvns	r3, r3
 8000da8:	4909      	ldr	r1, [pc, #36]	; (8000dd0 <HAL_GPIO_Init+0x304>)
 8000daa:	4013      	ands	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	3301      	adds	r3, #1
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	fa22 f303 	lsr.w	r3, r2, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f47f ae8e 	bne.w	8000ae0 <HAL_GPIO_Init+0x14>
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	372c      	adds	r7, #44	; 0x2c
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	40010400 	.word	0x40010400

08000dd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
 8000de0:	4613      	mov	r3, r2
 8000de2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000de4:	787b      	ldrb	r3, [r7, #1]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d003      	beq.n	8000df2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dea:	887a      	ldrh	r2, [r7, #2]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000df0:	e003      	b.n	8000dfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	041a      	lsls	r2, r3, #16
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e0e:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e10:	695a      	ldr	r2, [r3, #20]
 8000e12:	88fb      	ldrh	r3, [r7, #6]
 8000e14:	4013      	ands	r3, r2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d006      	beq.n	8000e28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e1a:	4a05      	ldr	r2, [pc, #20]	; (8000e30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e1c:	88fb      	ldrh	r3, [r7, #6]
 8000e1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff fb58 	bl	80004d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40010400 	.word	0x40010400

08000e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d101      	bne.n	8000e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e272      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 8087 	beq.w	8000f62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e54:	4b92      	ldr	r3, [pc, #584]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 030c 	and.w	r3, r3, #12
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	d00c      	beq.n	8000e7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e60:	4b8f      	ldr	r3, [pc, #572]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 030c 	and.w	r3, r3, #12
 8000e68:	2b08      	cmp	r3, #8
 8000e6a:	d112      	bne.n	8000e92 <HAL_RCC_OscConfig+0x5e>
 8000e6c:	4b8c      	ldr	r3, [pc, #560]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e78:	d10b      	bne.n	8000e92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7a:	4b89      	ldr	r3, [pc, #548]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d06c      	beq.n	8000f60 <HAL_RCC_OscConfig+0x12c>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d168      	bne.n	8000f60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e24c      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e9a:	d106      	bne.n	8000eaa <HAL_RCC_OscConfig+0x76>
 8000e9c:	4b80      	ldr	r3, [pc, #512]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a7f      	ldr	r2, [pc, #508]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	e02e      	b.n	8000f08 <HAL_RCC_OscConfig+0xd4>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d10c      	bne.n	8000ecc <HAL_RCC_OscConfig+0x98>
 8000eb2:	4b7b      	ldr	r3, [pc, #492]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a7a      	ldr	r2, [pc, #488]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	4b78      	ldr	r3, [pc, #480]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a77      	ldr	r2, [pc, #476]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	e01d      	b.n	8000f08 <HAL_RCC_OscConfig+0xd4>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ed4:	d10c      	bne.n	8000ef0 <HAL_RCC_OscConfig+0xbc>
 8000ed6:	4b72      	ldr	r3, [pc, #456]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a71      	ldr	r2, [pc, #452]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]
 8000ee2:	4b6f      	ldr	r3, [pc, #444]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a6e      	ldr	r2, [pc, #440]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e00b      	b.n	8000f08 <HAL_RCC_OscConfig+0xd4>
 8000ef0:	4b6b      	ldr	r3, [pc, #428]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a6a      	ldr	r2, [pc, #424]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	4b68      	ldr	r3, [pc, #416]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a67      	ldr	r2, [pc, #412]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d013      	beq.n	8000f38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f10:	f7ff fca0 	bl	8000854 <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f18:	f7ff fc9c 	bl	8000854 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b64      	cmp	r3, #100	; 0x64
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e200      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f2a:	4b5d      	ldr	r3, [pc, #372]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f0      	beq.n	8000f18 <HAL_RCC_OscConfig+0xe4>
 8000f36:	e014      	b.n	8000f62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f38:	f7ff fc8c 	bl	8000854 <HAL_GetTick>
 8000f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f3e:	e008      	b.n	8000f52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f40:	f7ff fc88 	bl	8000854 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b64      	cmp	r3, #100	; 0x64
 8000f4c:	d901      	bls.n	8000f52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e1ec      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f52:	4b53      	ldr	r3, [pc, #332]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1f0      	bne.n	8000f40 <HAL_RCC_OscConfig+0x10c>
 8000f5e:	e000      	b.n	8000f62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0302 	and.w	r3, r3, #2
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d063      	beq.n	8001036 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f6e:	4b4c      	ldr	r3, [pc, #304]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f003 030c 	and.w	r3, r3, #12
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00b      	beq.n	8000f92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f7a:	4b49      	ldr	r3, [pc, #292]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 030c 	and.w	r3, r3, #12
 8000f82:	2b08      	cmp	r3, #8
 8000f84:	d11c      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x18c>
 8000f86:	4b46      	ldr	r3, [pc, #280]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d116      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f92:	4b43      	ldr	r3, [pc, #268]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <HAL_RCC_OscConfig+0x176>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	691b      	ldr	r3, [r3, #16]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d001      	beq.n	8000faa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e1c0      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000faa:	4b3d      	ldr	r3, [pc, #244]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	00db      	lsls	r3, r3, #3
 8000fb8:	4939      	ldr	r1, [pc, #228]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fbe:	e03a      	b.n	8001036 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	691b      	ldr	r3, [r3, #16]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d020      	beq.n	800100a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc8:	4b36      	ldr	r3, [pc, #216]	; (80010a4 <HAL_RCC_OscConfig+0x270>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fce:	f7ff fc41 	bl	8000854 <HAL_GetTick>
 8000fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fd6:	f7ff fc3d 	bl	8000854 <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e1a1      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	4b2d      	ldr	r3, [pc, #180]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0f0      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4927      	ldr	r1, [pc, #156]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 8001004:	4313      	orrs	r3, r2
 8001006:	600b      	str	r3, [r1, #0]
 8001008:	e015      	b.n	8001036 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800100a:	4b26      	ldr	r3, [pc, #152]	; (80010a4 <HAL_RCC_OscConfig+0x270>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001010:	f7ff fc20 	bl	8000854 <HAL_GetTick>
 8001014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001018:	f7ff fc1c 	bl	8000854 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b02      	cmp	r3, #2
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e180      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f0      	bne.n	8001018 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	2b00      	cmp	r3, #0
 8001040:	d03a      	beq.n	80010b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d019      	beq.n	800107e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800104a:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <HAL_RCC_OscConfig+0x274>)
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001050:	f7ff fc00 	bl	8000854 <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001058:	f7ff fbfc 	bl	8000854 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e160      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <HAL_RCC_OscConfig+0x26c>)
 800106c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d0f0      	beq.n	8001058 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001076:	2001      	movs	r0, #1
 8001078:	f000 fa9c 	bl	80015b4 <RCC_Delay>
 800107c:	e01c      	b.n	80010b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800107e:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <HAL_RCC_OscConfig+0x274>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001084:	f7ff fbe6 	bl	8000854 <HAL_GetTick>
 8001088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800108a:	e00f      	b.n	80010ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800108c:	f7ff fbe2 	bl	8000854 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d908      	bls.n	80010ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e146      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000
 80010a4:	42420000 	.word	0x42420000
 80010a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ac:	4b92      	ldr	r3, [pc, #584]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80010ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b0:	f003 0302 	and.w	r3, r3, #2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1e9      	bne.n	800108c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0304 	and.w	r3, r3, #4
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 80a6 	beq.w	8001212 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010c6:	2300      	movs	r3, #0
 80010c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ca:	4b8b      	ldr	r3, [pc, #556]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10d      	bne.n	80010f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	4b88      	ldr	r3, [pc, #544]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	4a87      	ldr	r2, [pc, #540]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	61d3      	str	r3, [r2, #28]
 80010e2:	4b85      	ldr	r3, [pc, #532]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010ee:	2301      	movs	r3, #1
 80010f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f2:	4b82      	ldr	r3, [pc, #520]	; (80012fc <HAL_RCC_OscConfig+0x4c8>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d118      	bne.n	8001130 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010fe:	4b7f      	ldr	r3, [pc, #508]	; (80012fc <HAL_RCC_OscConfig+0x4c8>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a7e      	ldr	r2, [pc, #504]	; (80012fc <HAL_RCC_OscConfig+0x4c8>)
 8001104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800110a:	f7ff fba3 	bl	8000854 <HAL_GetTick>
 800110e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001110:	e008      	b.n	8001124 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001112:	f7ff fb9f 	bl	8000854 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	2b64      	cmp	r3, #100	; 0x64
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e103      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001124:	4b75      	ldr	r3, [pc, #468]	; (80012fc <HAL_RCC_OscConfig+0x4c8>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800112c:	2b00      	cmp	r3, #0
 800112e:	d0f0      	beq.n	8001112 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d106      	bne.n	8001146 <HAL_RCC_OscConfig+0x312>
 8001138:	4b6f      	ldr	r3, [pc, #444]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	4a6e      	ldr	r2, [pc, #440]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	6213      	str	r3, [r2, #32]
 8001144:	e02d      	b.n	80011a2 <HAL_RCC_OscConfig+0x36e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10c      	bne.n	8001168 <HAL_RCC_OscConfig+0x334>
 800114e:	4b6a      	ldr	r3, [pc, #424]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	4a69      	ldr	r2, [pc, #420]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	6213      	str	r3, [r2, #32]
 800115a:	4b67      	ldr	r3, [pc, #412]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	4a66      	ldr	r2, [pc, #408]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001160:	f023 0304 	bic.w	r3, r3, #4
 8001164:	6213      	str	r3, [r2, #32]
 8001166:	e01c      	b.n	80011a2 <HAL_RCC_OscConfig+0x36e>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	2b05      	cmp	r3, #5
 800116e:	d10c      	bne.n	800118a <HAL_RCC_OscConfig+0x356>
 8001170:	4b61      	ldr	r3, [pc, #388]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	4a60      	ldr	r2, [pc, #384]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001176:	f043 0304 	orr.w	r3, r3, #4
 800117a:	6213      	str	r3, [r2, #32]
 800117c:	4b5e      	ldr	r3, [pc, #376]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800117e:	6a1b      	ldr	r3, [r3, #32]
 8001180:	4a5d      	ldr	r2, [pc, #372]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6213      	str	r3, [r2, #32]
 8001188:	e00b      	b.n	80011a2 <HAL_RCC_OscConfig+0x36e>
 800118a:	4b5b      	ldr	r3, [pc, #364]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800118c:	6a1b      	ldr	r3, [r3, #32]
 800118e:	4a5a      	ldr	r2, [pc, #360]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001190:	f023 0301 	bic.w	r3, r3, #1
 8001194:	6213      	str	r3, [r2, #32]
 8001196:	4b58      	ldr	r3, [pc, #352]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001198:	6a1b      	ldr	r3, [r3, #32]
 800119a:	4a57      	ldr	r2, [pc, #348]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800119c:	f023 0304 	bic.w	r3, r3, #4
 80011a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d015      	beq.n	80011d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011aa:	f7ff fb53 	bl	8000854 <HAL_GetTick>
 80011ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011b0:	e00a      	b.n	80011c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011b2:	f7ff fb4f 	bl	8000854 <HAL_GetTick>
 80011b6:	4602      	mov	r2, r0
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e0b1      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c8:	4b4b      	ldr	r3, [pc, #300]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0ee      	beq.n	80011b2 <HAL_RCC_OscConfig+0x37e>
 80011d4:	e014      	b.n	8001200 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb3d 	bl	8000854 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011dc:	e00a      	b.n	80011f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011de:	f7ff fb39 	bl	8000854 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e09b      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011f4:	4b40      	ldr	r3, [pc, #256]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	f003 0302 	and.w	r3, r3, #2
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1ee      	bne.n	80011de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001200:	7dfb      	ldrb	r3, [r7, #23]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d105      	bne.n	8001212 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001206:	4b3c      	ldr	r3, [pc, #240]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	4a3b      	ldr	r2, [pc, #236]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800120c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001210:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 8087 	beq.w	800132a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f003 030c 	and.w	r3, r3, #12
 8001224:	2b08      	cmp	r3, #8
 8001226:	d061      	beq.n	80012ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	69db      	ldr	r3, [r3, #28]
 800122c:	2b02      	cmp	r3, #2
 800122e:	d146      	bne.n	80012be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001230:	4b33      	ldr	r3, [pc, #204]	; (8001300 <HAL_RCC_OscConfig+0x4cc>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001236:	f7ff fb0d 	bl	8000854 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800123c:	e008      	b.n	8001250 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800123e:	f7ff fb09 	bl	8000854 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e06d      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001250:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f0      	bne.n	800123e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001264:	d108      	bne.n	8001278 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001266:	4b24      	ldr	r3, [pc, #144]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	4921      	ldr	r1, [pc, #132]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 8001274:	4313      	orrs	r3, r2
 8001276:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a19      	ldr	r1, [r3, #32]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001288:	430b      	orrs	r3, r1
 800128a:	491b      	ldr	r1, [pc, #108]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	4313      	orrs	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001290:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <HAL_RCC_OscConfig+0x4cc>)
 8001292:	2201      	movs	r2, #1
 8001294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001296:	f7ff fadd 	bl	8000854 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129e:	f7ff fad9 	bl	8000854 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e03d      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f0      	beq.n	800129e <HAL_RCC_OscConfig+0x46a>
 80012bc:	e035      	b.n	800132a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <HAL_RCC_OscConfig+0x4cc>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c4:	f7ff fac6 	bl	8000854 <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012cc:	f7ff fac2 	bl	8000854 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e026      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x498>
 80012ea:	e01e      	b.n	800132a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	69db      	ldr	r3, [r3, #28]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d107      	bne.n	8001304 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e019      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
 80012f8:	40021000 	.word	0x40021000
 80012fc:	40007000 	.word	0x40007000
 8001300:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_RCC_OscConfig+0x500>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	429a      	cmp	r2, r3
 8001316:	d106      	bne.n	8001326 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001322:	429a      	cmp	r2, r3
 8001324:	d001      	beq.n	800132a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e000      	b.n	800132c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40021000 	.word	0x40021000

08001338 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d101      	bne.n	800134c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e0d0      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800134c:	4b6a      	ldr	r3, [pc, #424]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d910      	bls.n	800137c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135a:	4b67      	ldr	r3, [pc, #412]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f023 0207 	bic.w	r2, r3, #7
 8001362:	4965      	ldr	r1, [pc, #404]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	4313      	orrs	r3, r2
 8001368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800136a:	4b63      	ldr	r3, [pc, #396]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d001      	beq.n	800137c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e0b8      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d020      	beq.n	80013ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001394:	4b59      	ldr	r3, [pc, #356]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4a58      	ldr	r2, [pc, #352]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 800139a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800139e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0308 	and.w	r3, r3, #8
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d005      	beq.n	80013b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013ac:	4b53      	ldr	r3, [pc, #332]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	4a52      	ldr	r2, [pc, #328]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013b8:	4b50      	ldr	r3, [pc, #320]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	494d      	ldr	r1, [pc, #308]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	4313      	orrs	r3, r2
 80013c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d040      	beq.n	8001458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d107      	bne.n	80013ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013de:	4b47      	ldr	r3, [pc, #284]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d115      	bne.n	8001416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e07f      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d107      	bne.n	8001406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f6:	4b41      	ldr	r3, [pc, #260]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d109      	bne.n	8001416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e073      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001406:	4b3d      	ldr	r3, [pc, #244]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e06b      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001416:	4b39      	ldr	r3, [pc, #228]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f023 0203 	bic.w	r2, r3, #3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4936      	ldr	r1, [pc, #216]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001424:	4313      	orrs	r3, r2
 8001426:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001428:	f7ff fa14 	bl	8000854 <HAL_GetTick>
 800142c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800142e:	e00a      	b.n	8001446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001430:	f7ff fa10 	bl	8000854 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f241 3288 	movw	r2, #5000	; 0x1388
 800143e:	4293      	cmp	r3, r2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e053      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001446:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 020c 	and.w	r2, r3, #12
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	429a      	cmp	r2, r3
 8001456:	d1eb      	bne.n	8001430 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001458:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d210      	bcs.n	8001488 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001466:	4b24      	ldr	r3, [pc, #144]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f023 0207 	bic.w	r2, r3, #7
 800146e:	4922      	ldr	r1, [pc, #136]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	4313      	orrs	r3, r2
 8001474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001476:	4b20      	ldr	r3, [pc, #128]	; (80014f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	429a      	cmp	r2, r3
 8001482:	d001      	beq.n	8001488 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e032      	b.n	80014ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	d008      	beq.n	80014a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001494:	4b19      	ldr	r3, [pc, #100]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	4916      	ldr	r1, [pc, #88]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80014a2:	4313      	orrs	r3, r2
 80014a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d009      	beq.n	80014c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	490e      	ldr	r1, [pc, #56]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80014c2:	4313      	orrs	r3, r2
 80014c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014c6:	f000 f821 	bl	800150c <HAL_RCC_GetSysClockFreq>
 80014ca:	4602      	mov	r2, r0
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <HAL_RCC_ClockConfig+0x1c4>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f003 030f 	and.w	r3, r3, #15
 80014d6:	490a      	ldr	r1, [pc, #40]	; (8001500 <HAL_RCC_ClockConfig+0x1c8>)
 80014d8:	5ccb      	ldrb	r3, [r1, r3]
 80014da:	fa22 f303 	lsr.w	r3, r2, r3
 80014de:	4a09      	ldr	r2, [pc, #36]	; (8001504 <HAL_RCC_ClockConfig+0x1cc>)
 80014e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <HAL_RCC_ClockConfig+0x1d0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f972 	bl	80007d0 <HAL_InitTick>

  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40022000 	.word	0x40022000
 80014fc:	40021000 	.word	0x40021000
 8001500:	080026e8 	.word	0x080026e8
 8001504:	2000006c 	.word	0x2000006c
 8001508:	20000070 	.word	0x20000070

0800150c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800150c:	b480      	push	{r7}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001526:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f003 030c 	and.w	r3, r3, #12
 8001532:	2b04      	cmp	r3, #4
 8001534:	d002      	beq.n	800153c <HAL_RCC_GetSysClockFreq+0x30>
 8001536:	2b08      	cmp	r3, #8
 8001538:	d003      	beq.n	8001542 <HAL_RCC_GetSysClockFreq+0x36>
 800153a:	e027      	b.n	800158c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800153c:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800153e:	613b      	str	r3, [r7, #16]
      break;
 8001540:	e027      	b.n	8001592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	0c9b      	lsrs	r3, r3, #18
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800154c:	5cd3      	ldrb	r3, [r2, r3]
 800154e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d010      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	0c5b      	lsrs	r3, r3, #17
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001566:	5cd3      	ldrb	r3, [r2, r3]
 8001568:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a0d      	ldr	r2, [pc, #52]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800156e:	fb03 f202 	mul.w	r2, r3, r2
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	fbb2 f3f3 	udiv	r3, r2, r3
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	e004      	b.n	8001586 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a0c      	ldr	r2, [pc, #48]	; (80015b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001580:	fb02 f303 	mul.w	r3, r2, r3
 8001584:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	613b      	str	r3, [r7, #16]
      break;
 800158a:	e002      	b.n	8001592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800158e:	613b      	str	r3, [r7, #16]
      break;
 8001590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001592:	693b      	ldr	r3, [r7, #16]
}
 8001594:	4618      	mov	r0, r3
 8001596:	371c      	adds	r7, #28
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	007a1200 	.word	0x007a1200
 80015a8:	080026f8 	.word	0x080026f8
 80015ac:	08002708 	.word	0x08002708
 80015b0:	003d0900 	.word	0x003d0900

080015b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <RCC_Delay+0x34>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <RCC_Delay+0x38>)
 80015c2:	fba2 2303 	umull	r2, r3, r2, r3
 80015c6:	0a5b      	lsrs	r3, r3, #9
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	fb02 f303 	mul.w	r3, r2, r3
 80015ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015d0:	bf00      	nop
  }
  while (Delay --);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	1e5a      	subs	r2, r3, #1
 80015d6:	60fa      	str	r2, [r7, #12]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1f9      	bne.n	80015d0 <RCC_Delay+0x1c>
}
 80015dc:	bf00      	nop
 80015de:	bf00      	nop
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	2000006c 	.word	0x2000006c
 80015ec:	10624dd3 	.word	0x10624dd3

080015f0 <__errno>:
 80015f0:	4b01      	ldr	r3, [pc, #4]	; (80015f8 <__errno+0x8>)
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000078 	.word	0x20000078

080015fc <__libc_init_array>:
 80015fc:	b570      	push	{r4, r5, r6, lr}
 80015fe:	2600      	movs	r6, #0
 8001600:	4d0c      	ldr	r5, [pc, #48]	; (8001634 <__libc_init_array+0x38>)
 8001602:	4c0d      	ldr	r4, [pc, #52]	; (8001638 <__libc_init_array+0x3c>)
 8001604:	1b64      	subs	r4, r4, r5
 8001606:	10a4      	asrs	r4, r4, #2
 8001608:	42a6      	cmp	r6, r4
 800160a:	d109      	bne.n	8001620 <__libc_init_array+0x24>
 800160c:	f001 f860 	bl	80026d0 <_init>
 8001610:	2600      	movs	r6, #0
 8001612:	4d0a      	ldr	r5, [pc, #40]	; (800163c <__libc_init_array+0x40>)
 8001614:	4c0a      	ldr	r4, [pc, #40]	; (8001640 <__libc_init_array+0x44>)
 8001616:	1b64      	subs	r4, r4, r5
 8001618:	10a4      	asrs	r4, r4, #2
 800161a:	42a6      	cmp	r6, r4
 800161c:	d105      	bne.n	800162a <__libc_init_array+0x2e>
 800161e:	bd70      	pop	{r4, r5, r6, pc}
 8001620:	f855 3b04 	ldr.w	r3, [r5], #4
 8001624:	4798      	blx	r3
 8001626:	3601      	adds	r6, #1
 8001628:	e7ee      	b.n	8001608 <__libc_init_array+0xc>
 800162a:	f855 3b04 	ldr.w	r3, [r5], #4
 800162e:	4798      	blx	r3
 8001630:	3601      	adds	r6, #1
 8001632:	e7f2      	b.n	800161a <__libc_init_array+0x1e>
 8001634:	08002854 	.word	0x08002854
 8001638:	08002854 	.word	0x08002854
 800163c:	08002854 	.word	0x08002854
 8001640:	08002858 	.word	0x08002858

08001644 <memset>:
 8001644:	4603      	mov	r3, r0
 8001646:	4402      	add	r2, r0
 8001648:	4293      	cmp	r3, r2
 800164a:	d100      	bne.n	800164e <memset+0xa>
 800164c:	4770      	bx	lr
 800164e:	f803 1b01 	strb.w	r1, [r3], #1
 8001652:	e7f9      	b.n	8001648 <memset+0x4>

08001654 <rand>:
 8001654:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <rand+0x5c>)
 8001656:	b510      	push	{r4, lr}
 8001658:	681c      	ldr	r4, [r3, #0]
 800165a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800165c:	b9b3      	cbnz	r3, 800168c <rand+0x38>
 800165e:	2018      	movs	r0, #24
 8001660:	f000 f866 	bl	8001730 <malloc>
 8001664:	4602      	mov	r2, r0
 8001666:	63a0      	str	r0, [r4, #56]	; 0x38
 8001668:	b920      	cbnz	r0, 8001674 <rand+0x20>
 800166a:	214e      	movs	r1, #78	; 0x4e
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <rand+0x60>)
 800166e:	4812      	ldr	r0, [pc, #72]	; (80016b8 <rand+0x64>)
 8001670:	f000 f82e 	bl	80016d0 <__assert_func>
 8001674:	4911      	ldr	r1, [pc, #68]	; (80016bc <rand+0x68>)
 8001676:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <rand+0x6c>)
 8001678:	e9c0 1300 	strd	r1, r3, [r0]
 800167c:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <rand+0x70>)
 800167e:	2100      	movs	r1, #0
 8001680:	6083      	str	r3, [r0, #8]
 8001682:	230b      	movs	r3, #11
 8001684:	8183      	strh	r3, [r0, #12]
 8001686:	2001      	movs	r0, #1
 8001688:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800168c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800168e:	4a0e      	ldr	r2, [pc, #56]	; (80016c8 <rand+0x74>)
 8001690:	6920      	ldr	r0, [r4, #16]
 8001692:	6963      	ldr	r3, [r4, #20]
 8001694:	4342      	muls	r2, r0
 8001696:	490d      	ldr	r1, [pc, #52]	; (80016cc <rand+0x78>)
 8001698:	fb01 2203 	mla	r2, r1, r3, r2
 800169c:	fba0 0101 	umull	r0, r1, r0, r1
 80016a0:	1c43      	adds	r3, r0, #1
 80016a2:	eb42 0001 	adc.w	r0, r2, r1
 80016a6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80016aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80016ae:	bd10      	pop	{r4, pc}
 80016b0:	20000078 	.word	0x20000078
 80016b4:	08002710 	.word	0x08002710
 80016b8:	08002727 	.word	0x08002727
 80016bc:	abcd330e 	.word	0xabcd330e
 80016c0:	e66d1234 	.word	0xe66d1234
 80016c4:	0005deec 	.word	0x0005deec
 80016c8:	5851f42d 	.word	0x5851f42d
 80016cc:	4c957f2d 	.word	0x4c957f2d

080016d0 <__assert_func>:
 80016d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80016d2:	4614      	mov	r4, r2
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <__assert_func+0x2c>)
 80016d8:	4605      	mov	r5, r0
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68d8      	ldr	r0, [r3, #12]
 80016de:	b14c      	cbz	r4, 80016f4 <__assert_func+0x24>
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <__assert_func+0x30>)
 80016e2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80016e6:	9100      	str	r1, [sp, #0]
 80016e8:	462b      	mov	r3, r5
 80016ea:	4906      	ldr	r1, [pc, #24]	; (8001704 <__assert_func+0x34>)
 80016ec:	f000 f80e 	bl	800170c <fiprintf>
 80016f0:	f000 fcc0 	bl	8002074 <abort>
 80016f4:	4b04      	ldr	r3, [pc, #16]	; (8001708 <__assert_func+0x38>)
 80016f6:	461c      	mov	r4, r3
 80016f8:	e7f3      	b.n	80016e2 <__assert_func+0x12>
 80016fa:	bf00      	nop
 80016fc:	20000078 	.word	0x20000078
 8001700:	08002782 	.word	0x08002782
 8001704:	0800278f 	.word	0x0800278f
 8001708:	080027bd 	.word	0x080027bd

0800170c <fiprintf>:
 800170c:	b40e      	push	{r1, r2, r3}
 800170e:	b503      	push	{r0, r1, lr}
 8001710:	4601      	mov	r1, r0
 8001712:	ab03      	add	r3, sp, #12
 8001714:	4805      	ldr	r0, [pc, #20]	; (800172c <fiprintf+0x20>)
 8001716:	f853 2b04 	ldr.w	r2, [r3], #4
 800171a:	6800      	ldr	r0, [r0, #0]
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	f000 f913 	bl	8001948 <_vfiprintf_r>
 8001722:	b002      	add	sp, #8
 8001724:	f85d eb04 	ldr.w	lr, [sp], #4
 8001728:	b003      	add	sp, #12
 800172a:	4770      	bx	lr
 800172c:	20000078 	.word	0x20000078

08001730 <malloc>:
 8001730:	4b02      	ldr	r3, [pc, #8]	; (800173c <malloc+0xc>)
 8001732:	4601      	mov	r1, r0
 8001734:	6818      	ldr	r0, [r3, #0]
 8001736:	f000 b86b 	b.w	8001810 <_malloc_r>
 800173a:	bf00      	nop
 800173c:	20000078 	.word	0x20000078

08001740 <_free_r>:
 8001740:	b538      	push	{r3, r4, r5, lr}
 8001742:	4605      	mov	r5, r0
 8001744:	2900      	cmp	r1, #0
 8001746:	d040      	beq.n	80017ca <_free_r+0x8a>
 8001748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800174c:	1f0c      	subs	r4, r1, #4
 800174e:	2b00      	cmp	r3, #0
 8001750:	bfb8      	it	lt
 8001752:	18e4      	addlt	r4, r4, r3
 8001754:	f000 fec0 	bl	80024d8 <__malloc_lock>
 8001758:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <_free_r+0x8c>)
 800175a:	6813      	ldr	r3, [r2, #0]
 800175c:	b933      	cbnz	r3, 800176c <_free_r+0x2c>
 800175e:	6063      	str	r3, [r4, #4]
 8001760:	6014      	str	r4, [r2, #0]
 8001762:	4628      	mov	r0, r5
 8001764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001768:	f000 bebc 	b.w	80024e4 <__malloc_unlock>
 800176c:	42a3      	cmp	r3, r4
 800176e:	d908      	bls.n	8001782 <_free_r+0x42>
 8001770:	6820      	ldr	r0, [r4, #0]
 8001772:	1821      	adds	r1, r4, r0
 8001774:	428b      	cmp	r3, r1
 8001776:	bf01      	itttt	eq
 8001778:	6819      	ldreq	r1, [r3, #0]
 800177a:	685b      	ldreq	r3, [r3, #4]
 800177c:	1809      	addeq	r1, r1, r0
 800177e:	6021      	streq	r1, [r4, #0]
 8001780:	e7ed      	b.n	800175e <_free_r+0x1e>
 8001782:	461a      	mov	r2, r3
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	b10b      	cbz	r3, 800178c <_free_r+0x4c>
 8001788:	42a3      	cmp	r3, r4
 800178a:	d9fa      	bls.n	8001782 <_free_r+0x42>
 800178c:	6811      	ldr	r1, [r2, #0]
 800178e:	1850      	adds	r0, r2, r1
 8001790:	42a0      	cmp	r0, r4
 8001792:	d10b      	bne.n	80017ac <_free_r+0x6c>
 8001794:	6820      	ldr	r0, [r4, #0]
 8001796:	4401      	add	r1, r0
 8001798:	1850      	adds	r0, r2, r1
 800179a:	4283      	cmp	r3, r0
 800179c:	6011      	str	r1, [r2, #0]
 800179e:	d1e0      	bne.n	8001762 <_free_r+0x22>
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4401      	add	r1, r0
 80017a6:	6011      	str	r1, [r2, #0]
 80017a8:	6053      	str	r3, [r2, #4]
 80017aa:	e7da      	b.n	8001762 <_free_r+0x22>
 80017ac:	d902      	bls.n	80017b4 <_free_r+0x74>
 80017ae:	230c      	movs	r3, #12
 80017b0:	602b      	str	r3, [r5, #0]
 80017b2:	e7d6      	b.n	8001762 <_free_r+0x22>
 80017b4:	6820      	ldr	r0, [r4, #0]
 80017b6:	1821      	adds	r1, r4, r0
 80017b8:	428b      	cmp	r3, r1
 80017ba:	bf01      	itttt	eq
 80017bc:	6819      	ldreq	r1, [r3, #0]
 80017be:	685b      	ldreq	r3, [r3, #4]
 80017c0:	1809      	addeq	r1, r1, r0
 80017c2:	6021      	streq	r1, [r4, #0]
 80017c4:	6063      	str	r3, [r4, #4]
 80017c6:	6054      	str	r4, [r2, #4]
 80017c8:	e7cb      	b.n	8001762 <_free_r+0x22>
 80017ca:	bd38      	pop	{r3, r4, r5, pc}
 80017cc:	20000104 	.word	0x20000104

080017d0 <sbrk_aligned>:
 80017d0:	b570      	push	{r4, r5, r6, lr}
 80017d2:	4e0e      	ldr	r6, [pc, #56]	; (800180c <sbrk_aligned+0x3c>)
 80017d4:	460c      	mov	r4, r1
 80017d6:	6831      	ldr	r1, [r6, #0]
 80017d8:	4605      	mov	r5, r0
 80017da:	b911      	cbnz	r1, 80017e2 <sbrk_aligned+0x12>
 80017dc:	f000 fb7a 	bl	8001ed4 <_sbrk_r>
 80017e0:	6030      	str	r0, [r6, #0]
 80017e2:	4621      	mov	r1, r4
 80017e4:	4628      	mov	r0, r5
 80017e6:	f000 fb75 	bl	8001ed4 <_sbrk_r>
 80017ea:	1c43      	adds	r3, r0, #1
 80017ec:	d00a      	beq.n	8001804 <sbrk_aligned+0x34>
 80017ee:	1cc4      	adds	r4, r0, #3
 80017f0:	f024 0403 	bic.w	r4, r4, #3
 80017f4:	42a0      	cmp	r0, r4
 80017f6:	d007      	beq.n	8001808 <sbrk_aligned+0x38>
 80017f8:	1a21      	subs	r1, r4, r0
 80017fa:	4628      	mov	r0, r5
 80017fc:	f000 fb6a 	bl	8001ed4 <_sbrk_r>
 8001800:	3001      	adds	r0, #1
 8001802:	d101      	bne.n	8001808 <sbrk_aligned+0x38>
 8001804:	f04f 34ff 	mov.w	r4, #4294967295
 8001808:	4620      	mov	r0, r4
 800180a:	bd70      	pop	{r4, r5, r6, pc}
 800180c:	20000108 	.word	0x20000108

08001810 <_malloc_r>:
 8001810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001814:	1ccd      	adds	r5, r1, #3
 8001816:	f025 0503 	bic.w	r5, r5, #3
 800181a:	3508      	adds	r5, #8
 800181c:	2d0c      	cmp	r5, #12
 800181e:	bf38      	it	cc
 8001820:	250c      	movcc	r5, #12
 8001822:	2d00      	cmp	r5, #0
 8001824:	4607      	mov	r7, r0
 8001826:	db01      	blt.n	800182c <_malloc_r+0x1c>
 8001828:	42a9      	cmp	r1, r5
 800182a:	d905      	bls.n	8001838 <_malloc_r+0x28>
 800182c:	230c      	movs	r3, #12
 800182e:	2600      	movs	r6, #0
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	4630      	mov	r0, r6
 8001834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001838:	4e2e      	ldr	r6, [pc, #184]	; (80018f4 <_malloc_r+0xe4>)
 800183a:	f000 fe4d 	bl	80024d8 <__malloc_lock>
 800183e:	6833      	ldr	r3, [r6, #0]
 8001840:	461c      	mov	r4, r3
 8001842:	bb34      	cbnz	r4, 8001892 <_malloc_r+0x82>
 8001844:	4629      	mov	r1, r5
 8001846:	4638      	mov	r0, r7
 8001848:	f7ff ffc2 	bl	80017d0 <sbrk_aligned>
 800184c:	1c43      	adds	r3, r0, #1
 800184e:	4604      	mov	r4, r0
 8001850:	d14d      	bne.n	80018ee <_malloc_r+0xde>
 8001852:	6834      	ldr	r4, [r6, #0]
 8001854:	4626      	mov	r6, r4
 8001856:	2e00      	cmp	r6, #0
 8001858:	d140      	bne.n	80018dc <_malloc_r+0xcc>
 800185a:	6823      	ldr	r3, [r4, #0]
 800185c:	4631      	mov	r1, r6
 800185e:	4638      	mov	r0, r7
 8001860:	eb04 0803 	add.w	r8, r4, r3
 8001864:	f000 fb36 	bl	8001ed4 <_sbrk_r>
 8001868:	4580      	cmp	r8, r0
 800186a:	d13a      	bne.n	80018e2 <_malloc_r+0xd2>
 800186c:	6821      	ldr	r1, [r4, #0]
 800186e:	3503      	adds	r5, #3
 8001870:	1a6d      	subs	r5, r5, r1
 8001872:	f025 0503 	bic.w	r5, r5, #3
 8001876:	3508      	adds	r5, #8
 8001878:	2d0c      	cmp	r5, #12
 800187a:	bf38      	it	cc
 800187c:	250c      	movcc	r5, #12
 800187e:	4638      	mov	r0, r7
 8001880:	4629      	mov	r1, r5
 8001882:	f7ff ffa5 	bl	80017d0 <sbrk_aligned>
 8001886:	3001      	adds	r0, #1
 8001888:	d02b      	beq.n	80018e2 <_malloc_r+0xd2>
 800188a:	6823      	ldr	r3, [r4, #0]
 800188c:	442b      	add	r3, r5
 800188e:	6023      	str	r3, [r4, #0]
 8001890:	e00e      	b.n	80018b0 <_malloc_r+0xa0>
 8001892:	6822      	ldr	r2, [r4, #0]
 8001894:	1b52      	subs	r2, r2, r5
 8001896:	d41e      	bmi.n	80018d6 <_malloc_r+0xc6>
 8001898:	2a0b      	cmp	r2, #11
 800189a:	d916      	bls.n	80018ca <_malloc_r+0xba>
 800189c:	1961      	adds	r1, r4, r5
 800189e:	42a3      	cmp	r3, r4
 80018a0:	6025      	str	r5, [r4, #0]
 80018a2:	bf18      	it	ne
 80018a4:	6059      	strne	r1, [r3, #4]
 80018a6:	6863      	ldr	r3, [r4, #4]
 80018a8:	bf08      	it	eq
 80018aa:	6031      	streq	r1, [r6, #0]
 80018ac:	5162      	str	r2, [r4, r5]
 80018ae:	604b      	str	r3, [r1, #4]
 80018b0:	4638      	mov	r0, r7
 80018b2:	f104 060b 	add.w	r6, r4, #11
 80018b6:	f000 fe15 	bl	80024e4 <__malloc_unlock>
 80018ba:	f026 0607 	bic.w	r6, r6, #7
 80018be:	1d23      	adds	r3, r4, #4
 80018c0:	1af2      	subs	r2, r6, r3
 80018c2:	d0b6      	beq.n	8001832 <_malloc_r+0x22>
 80018c4:	1b9b      	subs	r3, r3, r6
 80018c6:	50a3      	str	r3, [r4, r2]
 80018c8:	e7b3      	b.n	8001832 <_malloc_r+0x22>
 80018ca:	6862      	ldr	r2, [r4, #4]
 80018cc:	42a3      	cmp	r3, r4
 80018ce:	bf0c      	ite	eq
 80018d0:	6032      	streq	r2, [r6, #0]
 80018d2:	605a      	strne	r2, [r3, #4]
 80018d4:	e7ec      	b.n	80018b0 <_malloc_r+0xa0>
 80018d6:	4623      	mov	r3, r4
 80018d8:	6864      	ldr	r4, [r4, #4]
 80018da:	e7b2      	b.n	8001842 <_malloc_r+0x32>
 80018dc:	4634      	mov	r4, r6
 80018de:	6876      	ldr	r6, [r6, #4]
 80018e0:	e7b9      	b.n	8001856 <_malloc_r+0x46>
 80018e2:	230c      	movs	r3, #12
 80018e4:	4638      	mov	r0, r7
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	f000 fdfc 	bl	80024e4 <__malloc_unlock>
 80018ec:	e7a1      	b.n	8001832 <_malloc_r+0x22>
 80018ee:	6025      	str	r5, [r4, #0]
 80018f0:	e7de      	b.n	80018b0 <_malloc_r+0xa0>
 80018f2:	bf00      	nop
 80018f4:	20000104 	.word	0x20000104

080018f8 <__sfputc_r>:
 80018f8:	6893      	ldr	r3, [r2, #8]
 80018fa:	b410      	push	{r4}
 80018fc:	3b01      	subs	r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	6093      	str	r3, [r2, #8]
 8001902:	da07      	bge.n	8001914 <__sfputc_r+0x1c>
 8001904:	6994      	ldr	r4, [r2, #24]
 8001906:	42a3      	cmp	r3, r4
 8001908:	db01      	blt.n	800190e <__sfputc_r+0x16>
 800190a:	290a      	cmp	r1, #10
 800190c:	d102      	bne.n	8001914 <__sfputc_r+0x1c>
 800190e:	bc10      	pop	{r4}
 8001910:	f000 baf0 	b.w	8001ef4 <__swbuf_r>
 8001914:	6813      	ldr	r3, [r2, #0]
 8001916:	1c58      	adds	r0, r3, #1
 8001918:	6010      	str	r0, [r2, #0]
 800191a:	7019      	strb	r1, [r3, #0]
 800191c:	4608      	mov	r0, r1
 800191e:	bc10      	pop	{r4}
 8001920:	4770      	bx	lr

08001922 <__sfputs_r>:
 8001922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001924:	4606      	mov	r6, r0
 8001926:	460f      	mov	r7, r1
 8001928:	4614      	mov	r4, r2
 800192a:	18d5      	adds	r5, r2, r3
 800192c:	42ac      	cmp	r4, r5
 800192e:	d101      	bne.n	8001934 <__sfputs_r+0x12>
 8001930:	2000      	movs	r0, #0
 8001932:	e007      	b.n	8001944 <__sfputs_r+0x22>
 8001934:	463a      	mov	r2, r7
 8001936:	4630      	mov	r0, r6
 8001938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800193c:	f7ff ffdc 	bl	80018f8 <__sfputc_r>
 8001940:	1c43      	adds	r3, r0, #1
 8001942:	d1f3      	bne.n	800192c <__sfputs_r+0xa>
 8001944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001948 <_vfiprintf_r>:
 8001948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800194c:	460d      	mov	r5, r1
 800194e:	4614      	mov	r4, r2
 8001950:	4698      	mov	r8, r3
 8001952:	4606      	mov	r6, r0
 8001954:	b09d      	sub	sp, #116	; 0x74
 8001956:	b118      	cbz	r0, 8001960 <_vfiprintf_r+0x18>
 8001958:	6983      	ldr	r3, [r0, #24]
 800195a:	b90b      	cbnz	r3, 8001960 <_vfiprintf_r+0x18>
 800195c:	f000 fca8 	bl	80022b0 <__sinit>
 8001960:	4b89      	ldr	r3, [pc, #548]	; (8001b88 <_vfiprintf_r+0x240>)
 8001962:	429d      	cmp	r5, r3
 8001964:	d11b      	bne.n	800199e <_vfiprintf_r+0x56>
 8001966:	6875      	ldr	r5, [r6, #4]
 8001968:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800196a:	07d9      	lsls	r1, r3, #31
 800196c:	d405      	bmi.n	800197a <_vfiprintf_r+0x32>
 800196e:	89ab      	ldrh	r3, [r5, #12]
 8001970:	059a      	lsls	r2, r3, #22
 8001972:	d402      	bmi.n	800197a <_vfiprintf_r+0x32>
 8001974:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001976:	f000 fd39 	bl	80023ec <__retarget_lock_acquire_recursive>
 800197a:	89ab      	ldrh	r3, [r5, #12]
 800197c:	071b      	lsls	r3, r3, #28
 800197e:	d501      	bpl.n	8001984 <_vfiprintf_r+0x3c>
 8001980:	692b      	ldr	r3, [r5, #16]
 8001982:	b9eb      	cbnz	r3, 80019c0 <_vfiprintf_r+0x78>
 8001984:	4629      	mov	r1, r5
 8001986:	4630      	mov	r0, r6
 8001988:	f000 fb06 	bl	8001f98 <__swsetup_r>
 800198c:	b1c0      	cbz	r0, 80019c0 <_vfiprintf_r+0x78>
 800198e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001990:	07dc      	lsls	r4, r3, #31
 8001992:	d50e      	bpl.n	80019b2 <_vfiprintf_r+0x6a>
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	b01d      	add	sp, #116	; 0x74
 800199a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800199e:	4b7b      	ldr	r3, [pc, #492]	; (8001b8c <_vfiprintf_r+0x244>)
 80019a0:	429d      	cmp	r5, r3
 80019a2:	d101      	bne.n	80019a8 <_vfiprintf_r+0x60>
 80019a4:	68b5      	ldr	r5, [r6, #8]
 80019a6:	e7df      	b.n	8001968 <_vfiprintf_r+0x20>
 80019a8:	4b79      	ldr	r3, [pc, #484]	; (8001b90 <_vfiprintf_r+0x248>)
 80019aa:	429d      	cmp	r5, r3
 80019ac:	bf08      	it	eq
 80019ae:	68f5      	ldreq	r5, [r6, #12]
 80019b0:	e7da      	b.n	8001968 <_vfiprintf_r+0x20>
 80019b2:	89ab      	ldrh	r3, [r5, #12]
 80019b4:	0598      	lsls	r0, r3, #22
 80019b6:	d4ed      	bmi.n	8001994 <_vfiprintf_r+0x4c>
 80019b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80019ba:	f000 fd18 	bl	80023ee <__retarget_lock_release_recursive>
 80019be:	e7e9      	b.n	8001994 <_vfiprintf_r+0x4c>
 80019c0:	2300      	movs	r3, #0
 80019c2:	9309      	str	r3, [sp, #36]	; 0x24
 80019c4:	2320      	movs	r3, #32
 80019c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80019ca:	2330      	movs	r3, #48	; 0x30
 80019cc:	f04f 0901 	mov.w	r9, #1
 80019d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80019d4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8001b94 <_vfiprintf_r+0x24c>
 80019d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80019dc:	4623      	mov	r3, r4
 80019de:	469a      	mov	sl, r3
 80019e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80019e4:	b10a      	cbz	r2, 80019ea <_vfiprintf_r+0xa2>
 80019e6:	2a25      	cmp	r2, #37	; 0x25
 80019e8:	d1f9      	bne.n	80019de <_vfiprintf_r+0x96>
 80019ea:	ebba 0b04 	subs.w	fp, sl, r4
 80019ee:	d00b      	beq.n	8001a08 <_vfiprintf_r+0xc0>
 80019f0:	465b      	mov	r3, fp
 80019f2:	4622      	mov	r2, r4
 80019f4:	4629      	mov	r1, r5
 80019f6:	4630      	mov	r0, r6
 80019f8:	f7ff ff93 	bl	8001922 <__sfputs_r>
 80019fc:	3001      	adds	r0, #1
 80019fe:	f000 80aa 	beq.w	8001b56 <_vfiprintf_r+0x20e>
 8001a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001a04:	445a      	add	r2, fp
 8001a06:	9209      	str	r2, [sp, #36]	; 0x24
 8001a08:	f89a 3000 	ldrb.w	r3, [sl]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f000 80a2 	beq.w	8001b56 <_vfiprintf_r+0x20e>
 8001a12:	2300      	movs	r3, #0
 8001a14:	f04f 32ff 	mov.w	r2, #4294967295
 8001a18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001a1c:	f10a 0a01 	add.w	sl, sl, #1
 8001a20:	9304      	str	r3, [sp, #16]
 8001a22:	9307      	str	r3, [sp, #28]
 8001a24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001a28:	931a      	str	r3, [sp, #104]	; 0x68
 8001a2a:	4654      	mov	r4, sl
 8001a2c:	2205      	movs	r2, #5
 8001a2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a32:	4858      	ldr	r0, [pc, #352]	; (8001b94 <_vfiprintf_r+0x24c>)
 8001a34:	f000 fd42 	bl	80024bc <memchr>
 8001a38:	9a04      	ldr	r2, [sp, #16]
 8001a3a:	b9d8      	cbnz	r0, 8001a74 <_vfiprintf_r+0x12c>
 8001a3c:	06d1      	lsls	r1, r2, #27
 8001a3e:	bf44      	itt	mi
 8001a40:	2320      	movmi	r3, #32
 8001a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001a46:	0713      	lsls	r3, r2, #28
 8001a48:	bf44      	itt	mi
 8001a4a:	232b      	movmi	r3, #43	; 0x2b
 8001a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001a50:	f89a 3000 	ldrb.w	r3, [sl]
 8001a54:	2b2a      	cmp	r3, #42	; 0x2a
 8001a56:	d015      	beq.n	8001a84 <_vfiprintf_r+0x13c>
 8001a58:	4654      	mov	r4, sl
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f04f 0c0a 	mov.w	ip, #10
 8001a60:	9a07      	ldr	r2, [sp, #28]
 8001a62:	4621      	mov	r1, r4
 8001a64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001a68:	3b30      	subs	r3, #48	; 0x30
 8001a6a:	2b09      	cmp	r3, #9
 8001a6c:	d94e      	bls.n	8001b0c <_vfiprintf_r+0x1c4>
 8001a6e:	b1b0      	cbz	r0, 8001a9e <_vfiprintf_r+0x156>
 8001a70:	9207      	str	r2, [sp, #28]
 8001a72:	e014      	b.n	8001a9e <_vfiprintf_r+0x156>
 8001a74:	eba0 0308 	sub.w	r3, r0, r8
 8001a78:	fa09 f303 	lsl.w	r3, r9, r3
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	46a2      	mov	sl, r4
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	e7d2      	b.n	8001a2a <_vfiprintf_r+0xe2>
 8001a84:	9b03      	ldr	r3, [sp, #12]
 8001a86:	1d19      	adds	r1, r3, #4
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	9103      	str	r1, [sp, #12]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bfbb      	ittet	lt
 8001a90:	425b      	neglt	r3, r3
 8001a92:	f042 0202 	orrlt.w	r2, r2, #2
 8001a96:	9307      	strge	r3, [sp, #28]
 8001a98:	9307      	strlt	r3, [sp, #28]
 8001a9a:	bfb8      	it	lt
 8001a9c:	9204      	strlt	r2, [sp, #16]
 8001a9e:	7823      	ldrb	r3, [r4, #0]
 8001aa0:	2b2e      	cmp	r3, #46	; 0x2e
 8001aa2:	d10c      	bne.n	8001abe <_vfiprintf_r+0x176>
 8001aa4:	7863      	ldrb	r3, [r4, #1]
 8001aa6:	2b2a      	cmp	r3, #42	; 0x2a
 8001aa8:	d135      	bne.n	8001b16 <_vfiprintf_r+0x1ce>
 8001aaa:	9b03      	ldr	r3, [sp, #12]
 8001aac:	3402      	adds	r4, #2
 8001aae:	1d1a      	adds	r2, r3, #4
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	9203      	str	r2, [sp, #12]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	bfb8      	it	lt
 8001ab8:	f04f 33ff 	movlt.w	r3, #4294967295
 8001abc:	9305      	str	r3, [sp, #20]
 8001abe:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001b98 <_vfiprintf_r+0x250>
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	4650      	mov	r0, sl
 8001ac6:	7821      	ldrb	r1, [r4, #0]
 8001ac8:	f000 fcf8 	bl	80024bc <memchr>
 8001acc:	b140      	cbz	r0, 8001ae0 <_vfiprintf_r+0x198>
 8001ace:	2340      	movs	r3, #64	; 0x40
 8001ad0:	eba0 000a 	sub.w	r0, r0, sl
 8001ad4:	fa03 f000 	lsl.w	r0, r3, r0
 8001ad8:	9b04      	ldr	r3, [sp, #16]
 8001ada:	3401      	adds	r4, #1
 8001adc:	4303      	orrs	r3, r0
 8001ade:	9304      	str	r3, [sp, #16]
 8001ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ae4:	2206      	movs	r2, #6
 8001ae6:	482d      	ldr	r0, [pc, #180]	; (8001b9c <_vfiprintf_r+0x254>)
 8001ae8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001aec:	f000 fce6 	bl	80024bc <memchr>
 8001af0:	2800      	cmp	r0, #0
 8001af2:	d03f      	beq.n	8001b74 <_vfiprintf_r+0x22c>
 8001af4:	4b2a      	ldr	r3, [pc, #168]	; (8001ba0 <_vfiprintf_r+0x258>)
 8001af6:	bb1b      	cbnz	r3, 8001b40 <_vfiprintf_r+0x1f8>
 8001af8:	9b03      	ldr	r3, [sp, #12]
 8001afa:	3307      	adds	r3, #7
 8001afc:	f023 0307 	bic.w	r3, r3, #7
 8001b00:	3308      	adds	r3, #8
 8001b02:	9303      	str	r3, [sp, #12]
 8001b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001b06:	443b      	add	r3, r7
 8001b08:	9309      	str	r3, [sp, #36]	; 0x24
 8001b0a:	e767      	b.n	80019dc <_vfiprintf_r+0x94>
 8001b0c:	460c      	mov	r4, r1
 8001b0e:	2001      	movs	r0, #1
 8001b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8001b14:	e7a5      	b.n	8001a62 <_vfiprintf_r+0x11a>
 8001b16:	2300      	movs	r3, #0
 8001b18:	f04f 0c0a 	mov.w	ip, #10
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	3401      	adds	r4, #1
 8001b20:	9305      	str	r3, [sp, #20]
 8001b22:	4620      	mov	r0, r4
 8001b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001b28:	3a30      	subs	r2, #48	; 0x30
 8001b2a:	2a09      	cmp	r2, #9
 8001b2c:	d903      	bls.n	8001b36 <_vfiprintf_r+0x1ee>
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d0c5      	beq.n	8001abe <_vfiprintf_r+0x176>
 8001b32:	9105      	str	r1, [sp, #20]
 8001b34:	e7c3      	b.n	8001abe <_vfiprintf_r+0x176>
 8001b36:	4604      	mov	r4, r0
 8001b38:	2301      	movs	r3, #1
 8001b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8001b3e:	e7f0      	b.n	8001b22 <_vfiprintf_r+0x1da>
 8001b40:	ab03      	add	r3, sp, #12
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	462a      	mov	r2, r5
 8001b46:	4630      	mov	r0, r6
 8001b48:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <_vfiprintf_r+0x25c>)
 8001b4a:	a904      	add	r1, sp, #16
 8001b4c:	f3af 8000 	nop.w
 8001b50:	4607      	mov	r7, r0
 8001b52:	1c78      	adds	r0, r7, #1
 8001b54:	d1d6      	bne.n	8001b04 <_vfiprintf_r+0x1bc>
 8001b56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001b58:	07d9      	lsls	r1, r3, #31
 8001b5a:	d405      	bmi.n	8001b68 <_vfiprintf_r+0x220>
 8001b5c:	89ab      	ldrh	r3, [r5, #12]
 8001b5e:	059a      	lsls	r2, r3, #22
 8001b60:	d402      	bmi.n	8001b68 <_vfiprintf_r+0x220>
 8001b62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001b64:	f000 fc43 	bl	80023ee <__retarget_lock_release_recursive>
 8001b68:	89ab      	ldrh	r3, [r5, #12]
 8001b6a:	065b      	lsls	r3, r3, #25
 8001b6c:	f53f af12 	bmi.w	8001994 <_vfiprintf_r+0x4c>
 8001b70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001b72:	e711      	b.n	8001998 <_vfiprintf_r+0x50>
 8001b74:	ab03      	add	r3, sp, #12
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	462a      	mov	r2, r5
 8001b7a:	4630      	mov	r0, r6
 8001b7c:	4b09      	ldr	r3, [pc, #36]	; (8001ba4 <_vfiprintf_r+0x25c>)
 8001b7e:	a904      	add	r1, sp, #16
 8001b80:	f000 f882 	bl	8001c88 <_printf_i>
 8001b84:	e7e4      	b.n	8001b50 <_vfiprintf_r+0x208>
 8001b86:	bf00      	nop
 8001b88:	08002814 	.word	0x08002814
 8001b8c:	08002834 	.word	0x08002834
 8001b90:	080027f4 	.word	0x080027f4
 8001b94:	080027be 	.word	0x080027be
 8001b98:	080027c4 	.word	0x080027c4
 8001b9c:	080027c8 	.word	0x080027c8
 8001ba0:	00000000 	.word	0x00000000
 8001ba4:	08001923 	.word	0x08001923

08001ba8 <_printf_common>:
 8001ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bac:	4616      	mov	r6, r2
 8001bae:	4699      	mov	r9, r3
 8001bb0:	688a      	ldr	r2, [r1, #8]
 8001bb2:	690b      	ldr	r3, [r1, #16]
 8001bb4:	4607      	mov	r7, r0
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	bfb8      	it	lt
 8001bba:	4613      	movlt	r3, r2
 8001bbc:	6033      	str	r3, [r6, #0]
 8001bbe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001bc8:	b10a      	cbz	r2, 8001bce <_printf_common+0x26>
 8001bca:	3301      	adds	r3, #1
 8001bcc:	6033      	str	r3, [r6, #0]
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	0699      	lsls	r1, r3, #26
 8001bd2:	bf42      	ittt	mi
 8001bd4:	6833      	ldrmi	r3, [r6, #0]
 8001bd6:	3302      	addmi	r3, #2
 8001bd8:	6033      	strmi	r3, [r6, #0]
 8001bda:	6825      	ldr	r5, [r4, #0]
 8001bdc:	f015 0506 	ands.w	r5, r5, #6
 8001be0:	d106      	bne.n	8001bf0 <_printf_common+0x48>
 8001be2:	f104 0a19 	add.w	sl, r4, #25
 8001be6:	68e3      	ldr	r3, [r4, #12]
 8001be8:	6832      	ldr	r2, [r6, #0]
 8001bea:	1a9b      	subs	r3, r3, r2
 8001bec:	42ab      	cmp	r3, r5
 8001bee:	dc28      	bgt.n	8001c42 <_printf_common+0x9a>
 8001bf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001bf4:	1e13      	subs	r3, r2, #0
 8001bf6:	6822      	ldr	r2, [r4, #0]
 8001bf8:	bf18      	it	ne
 8001bfa:	2301      	movne	r3, #1
 8001bfc:	0692      	lsls	r2, r2, #26
 8001bfe:	d42d      	bmi.n	8001c5c <_printf_common+0xb4>
 8001c00:	4649      	mov	r1, r9
 8001c02:	4638      	mov	r0, r7
 8001c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001c08:	47c0      	blx	r8
 8001c0a:	3001      	adds	r0, #1
 8001c0c:	d020      	beq.n	8001c50 <_printf_common+0xa8>
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	68e5      	ldr	r5, [r4, #12]
 8001c12:	f003 0306 	and.w	r3, r3, #6
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	bf18      	it	ne
 8001c1a:	2500      	movne	r5, #0
 8001c1c:	6832      	ldr	r2, [r6, #0]
 8001c1e:	f04f 0600 	mov.w	r6, #0
 8001c22:	68a3      	ldr	r3, [r4, #8]
 8001c24:	bf08      	it	eq
 8001c26:	1aad      	subeq	r5, r5, r2
 8001c28:	6922      	ldr	r2, [r4, #16]
 8001c2a:	bf08      	it	eq
 8001c2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001c30:	4293      	cmp	r3, r2
 8001c32:	bfc4      	itt	gt
 8001c34:	1a9b      	subgt	r3, r3, r2
 8001c36:	18ed      	addgt	r5, r5, r3
 8001c38:	341a      	adds	r4, #26
 8001c3a:	42b5      	cmp	r5, r6
 8001c3c:	d11a      	bne.n	8001c74 <_printf_common+0xcc>
 8001c3e:	2000      	movs	r0, #0
 8001c40:	e008      	b.n	8001c54 <_printf_common+0xac>
 8001c42:	2301      	movs	r3, #1
 8001c44:	4652      	mov	r2, sl
 8001c46:	4649      	mov	r1, r9
 8001c48:	4638      	mov	r0, r7
 8001c4a:	47c0      	blx	r8
 8001c4c:	3001      	adds	r0, #1
 8001c4e:	d103      	bne.n	8001c58 <_printf_common+0xb0>
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295
 8001c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c58:	3501      	adds	r5, #1
 8001c5a:	e7c4      	b.n	8001be6 <_printf_common+0x3e>
 8001c5c:	2030      	movs	r0, #48	; 0x30
 8001c5e:	18e1      	adds	r1, r4, r3
 8001c60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001c6a:	4422      	add	r2, r4
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001c72:	e7c5      	b.n	8001c00 <_printf_common+0x58>
 8001c74:	2301      	movs	r3, #1
 8001c76:	4622      	mov	r2, r4
 8001c78:	4649      	mov	r1, r9
 8001c7a:	4638      	mov	r0, r7
 8001c7c:	47c0      	blx	r8
 8001c7e:	3001      	adds	r0, #1
 8001c80:	d0e6      	beq.n	8001c50 <_printf_common+0xa8>
 8001c82:	3601      	adds	r6, #1
 8001c84:	e7d9      	b.n	8001c3a <_printf_common+0x92>
	...

08001c88 <_printf_i>:
 8001c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001c8c:	7e0f      	ldrb	r7, [r1, #24]
 8001c8e:	4691      	mov	r9, r2
 8001c90:	2f78      	cmp	r7, #120	; 0x78
 8001c92:	4680      	mov	r8, r0
 8001c94:	460c      	mov	r4, r1
 8001c96:	469a      	mov	sl, r3
 8001c98:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001c9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001c9e:	d807      	bhi.n	8001cb0 <_printf_i+0x28>
 8001ca0:	2f62      	cmp	r7, #98	; 0x62
 8001ca2:	d80a      	bhi.n	8001cba <_printf_i+0x32>
 8001ca4:	2f00      	cmp	r7, #0
 8001ca6:	f000 80d9 	beq.w	8001e5c <_printf_i+0x1d4>
 8001caa:	2f58      	cmp	r7, #88	; 0x58
 8001cac:	f000 80a4 	beq.w	8001df8 <_printf_i+0x170>
 8001cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001cb8:	e03a      	b.n	8001d30 <_printf_i+0xa8>
 8001cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001cbe:	2b15      	cmp	r3, #21
 8001cc0:	d8f6      	bhi.n	8001cb0 <_printf_i+0x28>
 8001cc2:	a101      	add	r1, pc, #4	; (adr r1, 8001cc8 <_printf_i+0x40>)
 8001cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001cc8:	08001d21 	.word	0x08001d21
 8001ccc:	08001d35 	.word	0x08001d35
 8001cd0:	08001cb1 	.word	0x08001cb1
 8001cd4:	08001cb1 	.word	0x08001cb1
 8001cd8:	08001cb1 	.word	0x08001cb1
 8001cdc:	08001cb1 	.word	0x08001cb1
 8001ce0:	08001d35 	.word	0x08001d35
 8001ce4:	08001cb1 	.word	0x08001cb1
 8001ce8:	08001cb1 	.word	0x08001cb1
 8001cec:	08001cb1 	.word	0x08001cb1
 8001cf0:	08001cb1 	.word	0x08001cb1
 8001cf4:	08001e43 	.word	0x08001e43
 8001cf8:	08001d65 	.word	0x08001d65
 8001cfc:	08001e25 	.word	0x08001e25
 8001d00:	08001cb1 	.word	0x08001cb1
 8001d04:	08001cb1 	.word	0x08001cb1
 8001d08:	08001e65 	.word	0x08001e65
 8001d0c:	08001cb1 	.word	0x08001cb1
 8001d10:	08001d65 	.word	0x08001d65
 8001d14:	08001cb1 	.word	0x08001cb1
 8001d18:	08001cb1 	.word	0x08001cb1
 8001d1c:	08001e2d 	.word	0x08001e2d
 8001d20:	682b      	ldr	r3, [r5, #0]
 8001d22:	1d1a      	adds	r2, r3, #4
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	602a      	str	r2, [r5, #0]
 8001d28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0a4      	b.n	8001e7e <_printf_i+0x1f6>
 8001d34:	6820      	ldr	r0, [r4, #0]
 8001d36:	6829      	ldr	r1, [r5, #0]
 8001d38:	0606      	lsls	r6, r0, #24
 8001d3a:	f101 0304 	add.w	r3, r1, #4
 8001d3e:	d50a      	bpl.n	8001d56 <_printf_i+0xce>
 8001d40:	680e      	ldr	r6, [r1, #0]
 8001d42:	602b      	str	r3, [r5, #0]
 8001d44:	2e00      	cmp	r6, #0
 8001d46:	da03      	bge.n	8001d50 <_printf_i+0xc8>
 8001d48:	232d      	movs	r3, #45	; 0x2d
 8001d4a:	4276      	negs	r6, r6
 8001d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d50:	230a      	movs	r3, #10
 8001d52:	485e      	ldr	r0, [pc, #376]	; (8001ecc <_printf_i+0x244>)
 8001d54:	e019      	b.n	8001d8a <_printf_i+0x102>
 8001d56:	680e      	ldr	r6, [r1, #0]
 8001d58:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001d5c:	602b      	str	r3, [r5, #0]
 8001d5e:	bf18      	it	ne
 8001d60:	b236      	sxthne	r6, r6
 8001d62:	e7ef      	b.n	8001d44 <_printf_i+0xbc>
 8001d64:	682b      	ldr	r3, [r5, #0]
 8001d66:	6820      	ldr	r0, [r4, #0]
 8001d68:	1d19      	adds	r1, r3, #4
 8001d6a:	6029      	str	r1, [r5, #0]
 8001d6c:	0601      	lsls	r1, r0, #24
 8001d6e:	d501      	bpl.n	8001d74 <_printf_i+0xec>
 8001d70:	681e      	ldr	r6, [r3, #0]
 8001d72:	e002      	b.n	8001d7a <_printf_i+0xf2>
 8001d74:	0646      	lsls	r6, r0, #25
 8001d76:	d5fb      	bpl.n	8001d70 <_printf_i+0xe8>
 8001d78:	881e      	ldrh	r6, [r3, #0]
 8001d7a:	2f6f      	cmp	r7, #111	; 0x6f
 8001d7c:	bf0c      	ite	eq
 8001d7e:	2308      	moveq	r3, #8
 8001d80:	230a      	movne	r3, #10
 8001d82:	4852      	ldr	r0, [pc, #328]	; (8001ecc <_printf_i+0x244>)
 8001d84:	2100      	movs	r1, #0
 8001d86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001d8a:	6865      	ldr	r5, [r4, #4]
 8001d8c:	2d00      	cmp	r5, #0
 8001d8e:	bfa8      	it	ge
 8001d90:	6821      	ldrge	r1, [r4, #0]
 8001d92:	60a5      	str	r5, [r4, #8]
 8001d94:	bfa4      	itt	ge
 8001d96:	f021 0104 	bicge.w	r1, r1, #4
 8001d9a:	6021      	strge	r1, [r4, #0]
 8001d9c:	b90e      	cbnz	r6, 8001da2 <_printf_i+0x11a>
 8001d9e:	2d00      	cmp	r5, #0
 8001da0:	d04d      	beq.n	8001e3e <_printf_i+0x1b6>
 8001da2:	4615      	mov	r5, r2
 8001da4:	fbb6 f1f3 	udiv	r1, r6, r3
 8001da8:	fb03 6711 	mls	r7, r3, r1, r6
 8001dac:	5dc7      	ldrb	r7, [r0, r7]
 8001dae:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001db2:	4637      	mov	r7, r6
 8001db4:	42bb      	cmp	r3, r7
 8001db6:	460e      	mov	r6, r1
 8001db8:	d9f4      	bls.n	8001da4 <_printf_i+0x11c>
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d10b      	bne.n	8001dd6 <_printf_i+0x14e>
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	07de      	lsls	r6, r3, #31
 8001dc2:	d508      	bpl.n	8001dd6 <_printf_i+0x14e>
 8001dc4:	6923      	ldr	r3, [r4, #16]
 8001dc6:	6861      	ldr	r1, [r4, #4]
 8001dc8:	4299      	cmp	r1, r3
 8001dca:	bfde      	ittt	le
 8001dcc:	2330      	movle	r3, #48	; 0x30
 8001dce:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001dd2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001dd6:	1b52      	subs	r2, r2, r5
 8001dd8:	6122      	str	r2, [r4, #16]
 8001dda:	464b      	mov	r3, r9
 8001ddc:	4621      	mov	r1, r4
 8001dde:	4640      	mov	r0, r8
 8001de0:	f8cd a000 	str.w	sl, [sp]
 8001de4:	aa03      	add	r2, sp, #12
 8001de6:	f7ff fedf 	bl	8001ba8 <_printf_common>
 8001dea:	3001      	adds	r0, #1
 8001dec:	d14c      	bne.n	8001e88 <_printf_i+0x200>
 8001dee:	f04f 30ff 	mov.w	r0, #4294967295
 8001df2:	b004      	add	sp, #16
 8001df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001df8:	4834      	ldr	r0, [pc, #208]	; (8001ecc <_printf_i+0x244>)
 8001dfa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001dfe:	6829      	ldr	r1, [r5, #0]
 8001e00:	6823      	ldr	r3, [r4, #0]
 8001e02:	f851 6b04 	ldr.w	r6, [r1], #4
 8001e06:	6029      	str	r1, [r5, #0]
 8001e08:	061d      	lsls	r5, r3, #24
 8001e0a:	d514      	bpl.n	8001e36 <_printf_i+0x1ae>
 8001e0c:	07df      	lsls	r7, r3, #31
 8001e0e:	bf44      	itt	mi
 8001e10:	f043 0320 	orrmi.w	r3, r3, #32
 8001e14:	6023      	strmi	r3, [r4, #0]
 8001e16:	b91e      	cbnz	r6, 8001e20 <_printf_i+0x198>
 8001e18:	6823      	ldr	r3, [r4, #0]
 8001e1a:	f023 0320 	bic.w	r3, r3, #32
 8001e1e:	6023      	str	r3, [r4, #0]
 8001e20:	2310      	movs	r3, #16
 8001e22:	e7af      	b.n	8001d84 <_printf_i+0xfc>
 8001e24:	6823      	ldr	r3, [r4, #0]
 8001e26:	f043 0320 	orr.w	r3, r3, #32
 8001e2a:	6023      	str	r3, [r4, #0]
 8001e2c:	2378      	movs	r3, #120	; 0x78
 8001e2e:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <_printf_i+0x248>)
 8001e30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001e34:	e7e3      	b.n	8001dfe <_printf_i+0x176>
 8001e36:	0659      	lsls	r1, r3, #25
 8001e38:	bf48      	it	mi
 8001e3a:	b2b6      	uxthmi	r6, r6
 8001e3c:	e7e6      	b.n	8001e0c <_printf_i+0x184>
 8001e3e:	4615      	mov	r5, r2
 8001e40:	e7bb      	b.n	8001dba <_printf_i+0x132>
 8001e42:	682b      	ldr	r3, [r5, #0]
 8001e44:	6826      	ldr	r6, [r4, #0]
 8001e46:	1d18      	adds	r0, r3, #4
 8001e48:	6961      	ldr	r1, [r4, #20]
 8001e4a:	6028      	str	r0, [r5, #0]
 8001e4c:	0635      	lsls	r5, r6, #24
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	d501      	bpl.n	8001e56 <_printf_i+0x1ce>
 8001e52:	6019      	str	r1, [r3, #0]
 8001e54:	e002      	b.n	8001e5c <_printf_i+0x1d4>
 8001e56:	0670      	lsls	r0, r6, #25
 8001e58:	d5fb      	bpl.n	8001e52 <_printf_i+0x1ca>
 8001e5a:	8019      	strh	r1, [r3, #0]
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	4615      	mov	r5, r2
 8001e60:	6123      	str	r3, [r4, #16]
 8001e62:	e7ba      	b.n	8001dda <_printf_i+0x152>
 8001e64:	682b      	ldr	r3, [r5, #0]
 8001e66:	2100      	movs	r1, #0
 8001e68:	1d1a      	adds	r2, r3, #4
 8001e6a:	602a      	str	r2, [r5, #0]
 8001e6c:	681d      	ldr	r5, [r3, #0]
 8001e6e:	6862      	ldr	r2, [r4, #4]
 8001e70:	4628      	mov	r0, r5
 8001e72:	f000 fb23 	bl	80024bc <memchr>
 8001e76:	b108      	cbz	r0, 8001e7c <_printf_i+0x1f4>
 8001e78:	1b40      	subs	r0, r0, r5
 8001e7a:	6060      	str	r0, [r4, #4]
 8001e7c:	6863      	ldr	r3, [r4, #4]
 8001e7e:	6123      	str	r3, [r4, #16]
 8001e80:	2300      	movs	r3, #0
 8001e82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e86:	e7a8      	b.n	8001dda <_printf_i+0x152>
 8001e88:	462a      	mov	r2, r5
 8001e8a:	4649      	mov	r1, r9
 8001e8c:	4640      	mov	r0, r8
 8001e8e:	6923      	ldr	r3, [r4, #16]
 8001e90:	47d0      	blx	sl
 8001e92:	3001      	adds	r0, #1
 8001e94:	d0ab      	beq.n	8001dee <_printf_i+0x166>
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	079b      	lsls	r3, r3, #30
 8001e9a:	d413      	bmi.n	8001ec4 <_printf_i+0x23c>
 8001e9c:	68e0      	ldr	r0, [r4, #12]
 8001e9e:	9b03      	ldr	r3, [sp, #12]
 8001ea0:	4298      	cmp	r0, r3
 8001ea2:	bfb8      	it	lt
 8001ea4:	4618      	movlt	r0, r3
 8001ea6:	e7a4      	b.n	8001df2 <_printf_i+0x16a>
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	4632      	mov	r2, r6
 8001eac:	4649      	mov	r1, r9
 8001eae:	4640      	mov	r0, r8
 8001eb0:	47d0      	blx	sl
 8001eb2:	3001      	adds	r0, #1
 8001eb4:	d09b      	beq.n	8001dee <_printf_i+0x166>
 8001eb6:	3501      	adds	r5, #1
 8001eb8:	68e3      	ldr	r3, [r4, #12]
 8001eba:	9903      	ldr	r1, [sp, #12]
 8001ebc:	1a5b      	subs	r3, r3, r1
 8001ebe:	42ab      	cmp	r3, r5
 8001ec0:	dcf2      	bgt.n	8001ea8 <_printf_i+0x220>
 8001ec2:	e7eb      	b.n	8001e9c <_printf_i+0x214>
 8001ec4:	2500      	movs	r5, #0
 8001ec6:	f104 0619 	add.w	r6, r4, #25
 8001eca:	e7f5      	b.n	8001eb8 <_printf_i+0x230>
 8001ecc:	080027cf 	.word	0x080027cf
 8001ed0:	080027e0 	.word	0x080027e0

08001ed4 <_sbrk_r>:
 8001ed4:	b538      	push	{r3, r4, r5, lr}
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	4d05      	ldr	r5, [pc, #20]	; (8001ef0 <_sbrk_r+0x1c>)
 8001eda:	4604      	mov	r4, r0
 8001edc:	4608      	mov	r0, r1
 8001ede:	602b      	str	r3, [r5, #0]
 8001ee0:	f7fe fbfe 	bl	80006e0 <_sbrk>
 8001ee4:	1c43      	adds	r3, r0, #1
 8001ee6:	d102      	bne.n	8001eee <_sbrk_r+0x1a>
 8001ee8:	682b      	ldr	r3, [r5, #0]
 8001eea:	b103      	cbz	r3, 8001eee <_sbrk_r+0x1a>
 8001eec:	6023      	str	r3, [r4, #0]
 8001eee:	bd38      	pop	{r3, r4, r5, pc}
 8001ef0:	20000110 	.word	0x20000110

08001ef4 <__swbuf_r>:
 8001ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef6:	460e      	mov	r6, r1
 8001ef8:	4614      	mov	r4, r2
 8001efa:	4605      	mov	r5, r0
 8001efc:	b118      	cbz	r0, 8001f06 <__swbuf_r+0x12>
 8001efe:	6983      	ldr	r3, [r0, #24]
 8001f00:	b90b      	cbnz	r3, 8001f06 <__swbuf_r+0x12>
 8001f02:	f000 f9d5 	bl	80022b0 <__sinit>
 8001f06:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <__swbuf_r+0x98>)
 8001f08:	429c      	cmp	r4, r3
 8001f0a:	d12b      	bne.n	8001f64 <__swbuf_r+0x70>
 8001f0c:	686c      	ldr	r4, [r5, #4]
 8001f0e:	69a3      	ldr	r3, [r4, #24]
 8001f10:	60a3      	str	r3, [r4, #8]
 8001f12:	89a3      	ldrh	r3, [r4, #12]
 8001f14:	071a      	lsls	r2, r3, #28
 8001f16:	d52f      	bpl.n	8001f78 <__swbuf_r+0x84>
 8001f18:	6923      	ldr	r3, [r4, #16]
 8001f1a:	b36b      	cbz	r3, 8001f78 <__swbuf_r+0x84>
 8001f1c:	6923      	ldr	r3, [r4, #16]
 8001f1e:	6820      	ldr	r0, [r4, #0]
 8001f20:	b2f6      	uxtb	r6, r6
 8001f22:	1ac0      	subs	r0, r0, r3
 8001f24:	6963      	ldr	r3, [r4, #20]
 8001f26:	4637      	mov	r7, r6
 8001f28:	4283      	cmp	r3, r0
 8001f2a:	dc04      	bgt.n	8001f36 <__swbuf_r+0x42>
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	4628      	mov	r0, r5
 8001f30:	f000 f92a 	bl	8002188 <_fflush_r>
 8001f34:	bb30      	cbnz	r0, 8001f84 <__swbuf_r+0x90>
 8001f36:	68a3      	ldr	r3, [r4, #8]
 8001f38:	3001      	adds	r0, #1
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	60a3      	str	r3, [r4, #8]
 8001f3e:	6823      	ldr	r3, [r4, #0]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	6022      	str	r2, [r4, #0]
 8001f44:	701e      	strb	r6, [r3, #0]
 8001f46:	6963      	ldr	r3, [r4, #20]
 8001f48:	4283      	cmp	r3, r0
 8001f4a:	d004      	beq.n	8001f56 <__swbuf_r+0x62>
 8001f4c:	89a3      	ldrh	r3, [r4, #12]
 8001f4e:	07db      	lsls	r3, r3, #31
 8001f50:	d506      	bpl.n	8001f60 <__swbuf_r+0x6c>
 8001f52:	2e0a      	cmp	r6, #10
 8001f54:	d104      	bne.n	8001f60 <__swbuf_r+0x6c>
 8001f56:	4621      	mov	r1, r4
 8001f58:	4628      	mov	r0, r5
 8001f5a:	f000 f915 	bl	8002188 <_fflush_r>
 8001f5e:	b988      	cbnz	r0, 8001f84 <__swbuf_r+0x90>
 8001f60:	4638      	mov	r0, r7
 8001f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f64:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <__swbuf_r+0x9c>)
 8001f66:	429c      	cmp	r4, r3
 8001f68:	d101      	bne.n	8001f6e <__swbuf_r+0x7a>
 8001f6a:	68ac      	ldr	r4, [r5, #8]
 8001f6c:	e7cf      	b.n	8001f0e <__swbuf_r+0x1a>
 8001f6e:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <__swbuf_r+0xa0>)
 8001f70:	429c      	cmp	r4, r3
 8001f72:	bf08      	it	eq
 8001f74:	68ec      	ldreq	r4, [r5, #12]
 8001f76:	e7ca      	b.n	8001f0e <__swbuf_r+0x1a>
 8001f78:	4621      	mov	r1, r4
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	f000 f80c 	bl	8001f98 <__swsetup_r>
 8001f80:	2800      	cmp	r0, #0
 8001f82:	d0cb      	beq.n	8001f1c <__swbuf_r+0x28>
 8001f84:	f04f 37ff 	mov.w	r7, #4294967295
 8001f88:	e7ea      	b.n	8001f60 <__swbuf_r+0x6c>
 8001f8a:	bf00      	nop
 8001f8c:	08002814 	.word	0x08002814
 8001f90:	08002834 	.word	0x08002834
 8001f94:	080027f4 	.word	0x080027f4

08001f98 <__swsetup_r>:
 8001f98:	4b32      	ldr	r3, [pc, #200]	; (8002064 <__swsetup_r+0xcc>)
 8001f9a:	b570      	push	{r4, r5, r6, lr}
 8001f9c:	681d      	ldr	r5, [r3, #0]
 8001f9e:	4606      	mov	r6, r0
 8001fa0:	460c      	mov	r4, r1
 8001fa2:	b125      	cbz	r5, 8001fae <__swsetup_r+0x16>
 8001fa4:	69ab      	ldr	r3, [r5, #24]
 8001fa6:	b913      	cbnz	r3, 8001fae <__swsetup_r+0x16>
 8001fa8:	4628      	mov	r0, r5
 8001faa:	f000 f981 	bl	80022b0 <__sinit>
 8001fae:	4b2e      	ldr	r3, [pc, #184]	; (8002068 <__swsetup_r+0xd0>)
 8001fb0:	429c      	cmp	r4, r3
 8001fb2:	d10f      	bne.n	8001fd4 <__swsetup_r+0x3c>
 8001fb4:	686c      	ldr	r4, [r5, #4]
 8001fb6:	89a3      	ldrh	r3, [r4, #12]
 8001fb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fbc:	0719      	lsls	r1, r3, #28
 8001fbe:	d42c      	bmi.n	800201a <__swsetup_r+0x82>
 8001fc0:	06dd      	lsls	r5, r3, #27
 8001fc2:	d411      	bmi.n	8001fe8 <__swsetup_r+0x50>
 8001fc4:	2309      	movs	r3, #9
 8001fc6:	6033      	str	r3, [r6, #0]
 8001fc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd0:	81a3      	strh	r3, [r4, #12]
 8001fd2:	e03e      	b.n	8002052 <__swsetup_r+0xba>
 8001fd4:	4b25      	ldr	r3, [pc, #148]	; (800206c <__swsetup_r+0xd4>)
 8001fd6:	429c      	cmp	r4, r3
 8001fd8:	d101      	bne.n	8001fde <__swsetup_r+0x46>
 8001fda:	68ac      	ldr	r4, [r5, #8]
 8001fdc:	e7eb      	b.n	8001fb6 <__swsetup_r+0x1e>
 8001fde:	4b24      	ldr	r3, [pc, #144]	; (8002070 <__swsetup_r+0xd8>)
 8001fe0:	429c      	cmp	r4, r3
 8001fe2:	bf08      	it	eq
 8001fe4:	68ec      	ldreq	r4, [r5, #12]
 8001fe6:	e7e6      	b.n	8001fb6 <__swsetup_r+0x1e>
 8001fe8:	0758      	lsls	r0, r3, #29
 8001fea:	d512      	bpl.n	8002012 <__swsetup_r+0x7a>
 8001fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fee:	b141      	cbz	r1, 8002002 <__swsetup_r+0x6a>
 8001ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001ff4:	4299      	cmp	r1, r3
 8001ff6:	d002      	beq.n	8001ffe <__swsetup_r+0x66>
 8001ff8:	4630      	mov	r0, r6
 8001ffa:	f7ff fba1 	bl	8001740 <_free_r>
 8001ffe:	2300      	movs	r3, #0
 8002000:	6363      	str	r3, [r4, #52]	; 0x34
 8002002:	89a3      	ldrh	r3, [r4, #12]
 8002004:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002008:	81a3      	strh	r3, [r4, #12]
 800200a:	2300      	movs	r3, #0
 800200c:	6063      	str	r3, [r4, #4]
 800200e:	6923      	ldr	r3, [r4, #16]
 8002010:	6023      	str	r3, [r4, #0]
 8002012:	89a3      	ldrh	r3, [r4, #12]
 8002014:	f043 0308 	orr.w	r3, r3, #8
 8002018:	81a3      	strh	r3, [r4, #12]
 800201a:	6923      	ldr	r3, [r4, #16]
 800201c:	b94b      	cbnz	r3, 8002032 <__swsetup_r+0x9a>
 800201e:	89a3      	ldrh	r3, [r4, #12]
 8002020:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002028:	d003      	beq.n	8002032 <__swsetup_r+0x9a>
 800202a:	4621      	mov	r1, r4
 800202c:	4630      	mov	r0, r6
 800202e:	f000 fa05 	bl	800243c <__smakebuf_r>
 8002032:	89a0      	ldrh	r0, [r4, #12]
 8002034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002038:	f010 0301 	ands.w	r3, r0, #1
 800203c:	d00a      	beq.n	8002054 <__swsetup_r+0xbc>
 800203e:	2300      	movs	r3, #0
 8002040:	60a3      	str	r3, [r4, #8]
 8002042:	6963      	ldr	r3, [r4, #20]
 8002044:	425b      	negs	r3, r3
 8002046:	61a3      	str	r3, [r4, #24]
 8002048:	6923      	ldr	r3, [r4, #16]
 800204a:	b943      	cbnz	r3, 800205e <__swsetup_r+0xc6>
 800204c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002050:	d1ba      	bne.n	8001fc8 <__swsetup_r+0x30>
 8002052:	bd70      	pop	{r4, r5, r6, pc}
 8002054:	0781      	lsls	r1, r0, #30
 8002056:	bf58      	it	pl
 8002058:	6963      	ldrpl	r3, [r4, #20]
 800205a:	60a3      	str	r3, [r4, #8]
 800205c:	e7f4      	b.n	8002048 <__swsetup_r+0xb0>
 800205e:	2000      	movs	r0, #0
 8002060:	e7f7      	b.n	8002052 <__swsetup_r+0xba>
 8002062:	bf00      	nop
 8002064:	20000078 	.word	0x20000078
 8002068:	08002814 	.word	0x08002814
 800206c:	08002834 	.word	0x08002834
 8002070:	080027f4 	.word	0x080027f4

08002074 <abort>:
 8002074:	2006      	movs	r0, #6
 8002076:	b508      	push	{r3, lr}
 8002078:	f000 fa62 	bl	8002540 <raise>
 800207c:	2001      	movs	r0, #1
 800207e:	f7fe fabc 	bl	80005fa <_exit>
	...

08002084 <__sflush_r>:
 8002084:	898a      	ldrh	r2, [r1, #12]
 8002086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002088:	4605      	mov	r5, r0
 800208a:	0710      	lsls	r0, r2, #28
 800208c:	460c      	mov	r4, r1
 800208e:	d457      	bmi.n	8002140 <__sflush_r+0xbc>
 8002090:	684b      	ldr	r3, [r1, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	dc04      	bgt.n	80020a0 <__sflush_r+0x1c>
 8002096:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002098:	2b00      	cmp	r3, #0
 800209a:	dc01      	bgt.n	80020a0 <__sflush_r+0x1c>
 800209c:	2000      	movs	r0, #0
 800209e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80020a2:	2e00      	cmp	r6, #0
 80020a4:	d0fa      	beq.n	800209c <__sflush_r+0x18>
 80020a6:	2300      	movs	r3, #0
 80020a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80020ac:	682f      	ldr	r7, [r5, #0]
 80020ae:	602b      	str	r3, [r5, #0]
 80020b0:	d032      	beq.n	8002118 <__sflush_r+0x94>
 80020b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80020b4:	89a3      	ldrh	r3, [r4, #12]
 80020b6:	075a      	lsls	r2, r3, #29
 80020b8:	d505      	bpl.n	80020c6 <__sflush_r+0x42>
 80020ba:	6863      	ldr	r3, [r4, #4]
 80020bc:	1ac0      	subs	r0, r0, r3
 80020be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020c0:	b10b      	cbz	r3, 80020c6 <__sflush_r+0x42>
 80020c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020c4:	1ac0      	subs	r0, r0, r3
 80020c6:	2300      	movs	r3, #0
 80020c8:	4602      	mov	r2, r0
 80020ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80020cc:	4628      	mov	r0, r5
 80020ce:	6a21      	ldr	r1, [r4, #32]
 80020d0:	47b0      	blx	r6
 80020d2:	1c43      	adds	r3, r0, #1
 80020d4:	89a3      	ldrh	r3, [r4, #12]
 80020d6:	d106      	bne.n	80020e6 <__sflush_r+0x62>
 80020d8:	6829      	ldr	r1, [r5, #0]
 80020da:	291d      	cmp	r1, #29
 80020dc:	d82c      	bhi.n	8002138 <__sflush_r+0xb4>
 80020de:	4a29      	ldr	r2, [pc, #164]	; (8002184 <__sflush_r+0x100>)
 80020e0:	40ca      	lsrs	r2, r1
 80020e2:	07d6      	lsls	r6, r2, #31
 80020e4:	d528      	bpl.n	8002138 <__sflush_r+0xb4>
 80020e6:	2200      	movs	r2, #0
 80020e8:	6062      	str	r2, [r4, #4]
 80020ea:	6922      	ldr	r2, [r4, #16]
 80020ec:	04d9      	lsls	r1, r3, #19
 80020ee:	6022      	str	r2, [r4, #0]
 80020f0:	d504      	bpl.n	80020fc <__sflush_r+0x78>
 80020f2:	1c42      	adds	r2, r0, #1
 80020f4:	d101      	bne.n	80020fa <__sflush_r+0x76>
 80020f6:	682b      	ldr	r3, [r5, #0]
 80020f8:	b903      	cbnz	r3, 80020fc <__sflush_r+0x78>
 80020fa:	6560      	str	r0, [r4, #84]	; 0x54
 80020fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020fe:	602f      	str	r7, [r5, #0]
 8002100:	2900      	cmp	r1, #0
 8002102:	d0cb      	beq.n	800209c <__sflush_r+0x18>
 8002104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002108:	4299      	cmp	r1, r3
 800210a:	d002      	beq.n	8002112 <__sflush_r+0x8e>
 800210c:	4628      	mov	r0, r5
 800210e:	f7ff fb17 	bl	8001740 <_free_r>
 8002112:	2000      	movs	r0, #0
 8002114:	6360      	str	r0, [r4, #52]	; 0x34
 8002116:	e7c2      	b.n	800209e <__sflush_r+0x1a>
 8002118:	6a21      	ldr	r1, [r4, #32]
 800211a:	2301      	movs	r3, #1
 800211c:	4628      	mov	r0, r5
 800211e:	47b0      	blx	r6
 8002120:	1c41      	adds	r1, r0, #1
 8002122:	d1c7      	bne.n	80020b4 <__sflush_r+0x30>
 8002124:	682b      	ldr	r3, [r5, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0c4      	beq.n	80020b4 <__sflush_r+0x30>
 800212a:	2b1d      	cmp	r3, #29
 800212c:	d001      	beq.n	8002132 <__sflush_r+0xae>
 800212e:	2b16      	cmp	r3, #22
 8002130:	d101      	bne.n	8002136 <__sflush_r+0xb2>
 8002132:	602f      	str	r7, [r5, #0]
 8002134:	e7b2      	b.n	800209c <__sflush_r+0x18>
 8002136:	89a3      	ldrh	r3, [r4, #12]
 8002138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800213c:	81a3      	strh	r3, [r4, #12]
 800213e:	e7ae      	b.n	800209e <__sflush_r+0x1a>
 8002140:	690f      	ldr	r7, [r1, #16]
 8002142:	2f00      	cmp	r7, #0
 8002144:	d0aa      	beq.n	800209c <__sflush_r+0x18>
 8002146:	0793      	lsls	r3, r2, #30
 8002148:	bf18      	it	ne
 800214a:	2300      	movne	r3, #0
 800214c:	680e      	ldr	r6, [r1, #0]
 800214e:	bf08      	it	eq
 8002150:	694b      	ldreq	r3, [r1, #20]
 8002152:	1bf6      	subs	r6, r6, r7
 8002154:	600f      	str	r7, [r1, #0]
 8002156:	608b      	str	r3, [r1, #8]
 8002158:	2e00      	cmp	r6, #0
 800215a:	dd9f      	ble.n	800209c <__sflush_r+0x18>
 800215c:	4633      	mov	r3, r6
 800215e:	463a      	mov	r2, r7
 8002160:	4628      	mov	r0, r5
 8002162:	6a21      	ldr	r1, [r4, #32]
 8002164:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002168:	47e0      	blx	ip
 800216a:	2800      	cmp	r0, #0
 800216c:	dc06      	bgt.n	800217c <__sflush_r+0xf8>
 800216e:	89a3      	ldrh	r3, [r4, #12]
 8002170:	f04f 30ff 	mov.w	r0, #4294967295
 8002174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002178:	81a3      	strh	r3, [r4, #12]
 800217a:	e790      	b.n	800209e <__sflush_r+0x1a>
 800217c:	4407      	add	r7, r0
 800217e:	1a36      	subs	r6, r6, r0
 8002180:	e7ea      	b.n	8002158 <__sflush_r+0xd4>
 8002182:	bf00      	nop
 8002184:	20400001 	.word	0x20400001

08002188 <_fflush_r>:
 8002188:	b538      	push	{r3, r4, r5, lr}
 800218a:	690b      	ldr	r3, [r1, #16]
 800218c:	4605      	mov	r5, r0
 800218e:	460c      	mov	r4, r1
 8002190:	b913      	cbnz	r3, 8002198 <_fflush_r+0x10>
 8002192:	2500      	movs	r5, #0
 8002194:	4628      	mov	r0, r5
 8002196:	bd38      	pop	{r3, r4, r5, pc}
 8002198:	b118      	cbz	r0, 80021a2 <_fflush_r+0x1a>
 800219a:	6983      	ldr	r3, [r0, #24]
 800219c:	b90b      	cbnz	r3, 80021a2 <_fflush_r+0x1a>
 800219e:	f000 f887 	bl	80022b0 <__sinit>
 80021a2:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <_fflush_r+0x6c>)
 80021a4:	429c      	cmp	r4, r3
 80021a6:	d11b      	bne.n	80021e0 <_fflush_r+0x58>
 80021a8:	686c      	ldr	r4, [r5, #4]
 80021aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0ef      	beq.n	8002192 <_fflush_r+0xa>
 80021b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80021b4:	07d0      	lsls	r0, r2, #31
 80021b6:	d404      	bmi.n	80021c2 <_fflush_r+0x3a>
 80021b8:	0599      	lsls	r1, r3, #22
 80021ba:	d402      	bmi.n	80021c2 <_fflush_r+0x3a>
 80021bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021be:	f000 f915 	bl	80023ec <__retarget_lock_acquire_recursive>
 80021c2:	4628      	mov	r0, r5
 80021c4:	4621      	mov	r1, r4
 80021c6:	f7ff ff5d 	bl	8002084 <__sflush_r>
 80021ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80021cc:	4605      	mov	r5, r0
 80021ce:	07da      	lsls	r2, r3, #31
 80021d0:	d4e0      	bmi.n	8002194 <_fflush_r+0xc>
 80021d2:	89a3      	ldrh	r3, [r4, #12]
 80021d4:	059b      	lsls	r3, r3, #22
 80021d6:	d4dd      	bmi.n	8002194 <_fflush_r+0xc>
 80021d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021da:	f000 f908 	bl	80023ee <__retarget_lock_release_recursive>
 80021de:	e7d9      	b.n	8002194 <_fflush_r+0xc>
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <_fflush_r+0x70>)
 80021e2:	429c      	cmp	r4, r3
 80021e4:	d101      	bne.n	80021ea <_fflush_r+0x62>
 80021e6:	68ac      	ldr	r4, [r5, #8]
 80021e8:	e7df      	b.n	80021aa <_fflush_r+0x22>
 80021ea:	4b04      	ldr	r3, [pc, #16]	; (80021fc <_fflush_r+0x74>)
 80021ec:	429c      	cmp	r4, r3
 80021ee:	bf08      	it	eq
 80021f0:	68ec      	ldreq	r4, [r5, #12]
 80021f2:	e7da      	b.n	80021aa <_fflush_r+0x22>
 80021f4:	08002814 	.word	0x08002814
 80021f8:	08002834 	.word	0x08002834
 80021fc:	080027f4 	.word	0x080027f4

08002200 <std>:
 8002200:	2300      	movs	r3, #0
 8002202:	b510      	push	{r4, lr}
 8002204:	4604      	mov	r4, r0
 8002206:	e9c0 3300 	strd	r3, r3, [r0]
 800220a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800220e:	6083      	str	r3, [r0, #8]
 8002210:	8181      	strh	r1, [r0, #12]
 8002212:	6643      	str	r3, [r0, #100]	; 0x64
 8002214:	81c2      	strh	r2, [r0, #14]
 8002216:	6183      	str	r3, [r0, #24]
 8002218:	4619      	mov	r1, r3
 800221a:	2208      	movs	r2, #8
 800221c:	305c      	adds	r0, #92	; 0x5c
 800221e:	f7ff fa11 	bl	8001644 <memset>
 8002222:	4b05      	ldr	r3, [pc, #20]	; (8002238 <std+0x38>)
 8002224:	6224      	str	r4, [r4, #32]
 8002226:	6263      	str	r3, [r4, #36]	; 0x24
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <std+0x3c>)
 800222a:	62a3      	str	r3, [r4, #40]	; 0x28
 800222c:	4b04      	ldr	r3, [pc, #16]	; (8002240 <std+0x40>)
 800222e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002230:	4b04      	ldr	r3, [pc, #16]	; (8002244 <std+0x44>)
 8002232:	6323      	str	r3, [r4, #48]	; 0x30
 8002234:	bd10      	pop	{r4, pc}
 8002236:	bf00      	nop
 8002238:	08002579 	.word	0x08002579
 800223c:	0800259b 	.word	0x0800259b
 8002240:	080025d3 	.word	0x080025d3
 8002244:	080025f7 	.word	0x080025f7

08002248 <_cleanup_r>:
 8002248:	4901      	ldr	r1, [pc, #4]	; (8002250 <_cleanup_r+0x8>)
 800224a:	f000 b8af 	b.w	80023ac <_fwalk_reent>
 800224e:	bf00      	nop
 8002250:	08002189 	.word	0x08002189

08002254 <__sfmoreglue>:
 8002254:	2268      	movs	r2, #104	; 0x68
 8002256:	b570      	push	{r4, r5, r6, lr}
 8002258:	1e4d      	subs	r5, r1, #1
 800225a:	4355      	muls	r5, r2
 800225c:	460e      	mov	r6, r1
 800225e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002262:	f7ff fad5 	bl	8001810 <_malloc_r>
 8002266:	4604      	mov	r4, r0
 8002268:	b140      	cbz	r0, 800227c <__sfmoreglue+0x28>
 800226a:	2100      	movs	r1, #0
 800226c:	e9c0 1600 	strd	r1, r6, [r0]
 8002270:	300c      	adds	r0, #12
 8002272:	60a0      	str	r0, [r4, #8]
 8002274:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002278:	f7ff f9e4 	bl	8001644 <memset>
 800227c:	4620      	mov	r0, r4
 800227e:	bd70      	pop	{r4, r5, r6, pc}

08002280 <__sfp_lock_acquire>:
 8002280:	4801      	ldr	r0, [pc, #4]	; (8002288 <__sfp_lock_acquire+0x8>)
 8002282:	f000 b8b3 	b.w	80023ec <__retarget_lock_acquire_recursive>
 8002286:	bf00      	nop
 8002288:	2000010d 	.word	0x2000010d

0800228c <__sfp_lock_release>:
 800228c:	4801      	ldr	r0, [pc, #4]	; (8002294 <__sfp_lock_release+0x8>)
 800228e:	f000 b8ae 	b.w	80023ee <__retarget_lock_release_recursive>
 8002292:	bf00      	nop
 8002294:	2000010d 	.word	0x2000010d

08002298 <__sinit_lock_acquire>:
 8002298:	4801      	ldr	r0, [pc, #4]	; (80022a0 <__sinit_lock_acquire+0x8>)
 800229a:	f000 b8a7 	b.w	80023ec <__retarget_lock_acquire_recursive>
 800229e:	bf00      	nop
 80022a0:	2000010e 	.word	0x2000010e

080022a4 <__sinit_lock_release>:
 80022a4:	4801      	ldr	r0, [pc, #4]	; (80022ac <__sinit_lock_release+0x8>)
 80022a6:	f000 b8a2 	b.w	80023ee <__retarget_lock_release_recursive>
 80022aa:	bf00      	nop
 80022ac:	2000010e 	.word	0x2000010e

080022b0 <__sinit>:
 80022b0:	b510      	push	{r4, lr}
 80022b2:	4604      	mov	r4, r0
 80022b4:	f7ff fff0 	bl	8002298 <__sinit_lock_acquire>
 80022b8:	69a3      	ldr	r3, [r4, #24]
 80022ba:	b11b      	cbz	r3, 80022c4 <__sinit+0x14>
 80022bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022c0:	f7ff bff0 	b.w	80022a4 <__sinit_lock_release>
 80022c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80022c8:	6523      	str	r3, [r4, #80]	; 0x50
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <__sinit+0x68>)
 80022cc:	4a13      	ldr	r2, [pc, #76]	; (800231c <__sinit+0x6c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80022d2:	42a3      	cmp	r3, r4
 80022d4:	bf08      	it	eq
 80022d6:	2301      	moveq	r3, #1
 80022d8:	4620      	mov	r0, r4
 80022da:	bf08      	it	eq
 80022dc:	61a3      	streq	r3, [r4, #24]
 80022de:	f000 f81f 	bl	8002320 <__sfp>
 80022e2:	6060      	str	r0, [r4, #4]
 80022e4:	4620      	mov	r0, r4
 80022e6:	f000 f81b 	bl	8002320 <__sfp>
 80022ea:	60a0      	str	r0, [r4, #8]
 80022ec:	4620      	mov	r0, r4
 80022ee:	f000 f817 	bl	8002320 <__sfp>
 80022f2:	2200      	movs	r2, #0
 80022f4:	2104      	movs	r1, #4
 80022f6:	60e0      	str	r0, [r4, #12]
 80022f8:	6860      	ldr	r0, [r4, #4]
 80022fa:	f7ff ff81 	bl	8002200 <std>
 80022fe:	2201      	movs	r2, #1
 8002300:	2109      	movs	r1, #9
 8002302:	68a0      	ldr	r0, [r4, #8]
 8002304:	f7ff ff7c 	bl	8002200 <std>
 8002308:	2202      	movs	r2, #2
 800230a:	2112      	movs	r1, #18
 800230c:	68e0      	ldr	r0, [r4, #12]
 800230e:	f7ff ff77 	bl	8002200 <std>
 8002312:	2301      	movs	r3, #1
 8002314:	61a3      	str	r3, [r4, #24]
 8002316:	e7d1      	b.n	80022bc <__sinit+0xc>
 8002318:	0800270c 	.word	0x0800270c
 800231c:	08002249 	.word	0x08002249

08002320 <__sfp>:
 8002320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002322:	4607      	mov	r7, r0
 8002324:	f7ff ffac 	bl	8002280 <__sfp_lock_acquire>
 8002328:	4b1e      	ldr	r3, [pc, #120]	; (80023a4 <__sfp+0x84>)
 800232a:	681e      	ldr	r6, [r3, #0]
 800232c:	69b3      	ldr	r3, [r6, #24]
 800232e:	b913      	cbnz	r3, 8002336 <__sfp+0x16>
 8002330:	4630      	mov	r0, r6
 8002332:	f7ff ffbd 	bl	80022b0 <__sinit>
 8002336:	3648      	adds	r6, #72	; 0x48
 8002338:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800233c:	3b01      	subs	r3, #1
 800233e:	d503      	bpl.n	8002348 <__sfp+0x28>
 8002340:	6833      	ldr	r3, [r6, #0]
 8002342:	b30b      	cbz	r3, 8002388 <__sfp+0x68>
 8002344:	6836      	ldr	r6, [r6, #0]
 8002346:	e7f7      	b.n	8002338 <__sfp+0x18>
 8002348:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800234c:	b9d5      	cbnz	r5, 8002384 <__sfp+0x64>
 800234e:	4b16      	ldr	r3, [pc, #88]	; (80023a8 <__sfp+0x88>)
 8002350:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002354:	60e3      	str	r3, [r4, #12]
 8002356:	6665      	str	r5, [r4, #100]	; 0x64
 8002358:	f000 f847 	bl	80023ea <__retarget_lock_init_recursive>
 800235c:	f7ff ff96 	bl	800228c <__sfp_lock_release>
 8002360:	2208      	movs	r2, #8
 8002362:	4629      	mov	r1, r5
 8002364:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002368:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800236c:	6025      	str	r5, [r4, #0]
 800236e:	61a5      	str	r5, [r4, #24]
 8002370:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002374:	f7ff f966 	bl	8001644 <memset>
 8002378:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800237c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002380:	4620      	mov	r0, r4
 8002382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002384:	3468      	adds	r4, #104	; 0x68
 8002386:	e7d9      	b.n	800233c <__sfp+0x1c>
 8002388:	2104      	movs	r1, #4
 800238a:	4638      	mov	r0, r7
 800238c:	f7ff ff62 	bl	8002254 <__sfmoreglue>
 8002390:	4604      	mov	r4, r0
 8002392:	6030      	str	r0, [r6, #0]
 8002394:	2800      	cmp	r0, #0
 8002396:	d1d5      	bne.n	8002344 <__sfp+0x24>
 8002398:	f7ff ff78 	bl	800228c <__sfp_lock_release>
 800239c:	230c      	movs	r3, #12
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	e7ee      	b.n	8002380 <__sfp+0x60>
 80023a2:	bf00      	nop
 80023a4:	0800270c 	.word	0x0800270c
 80023a8:	ffff0001 	.word	0xffff0001

080023ac <_fwalk_reent>:
 80023ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023b0:	4606      	mov	r6, r0
 80023b2:	4688      	mov	r8, r1
 80023b4:	2700      	movs	r7, #0
 80023b6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80023ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023be:	f1b9 0901 	subs.w	r9, r9, #1
 80023c2:	d505      	bpl.n	80023d0 <_fwalk_reent+0x24>
 80023c4:	6824      	ldr	r4, [r4, #0]
 80023c6:	2c00      	cmp	r4, #0
 80023c8:	d1f7      	bne.n	80023ba <_fwalk_reent+0xe>
 80023ca:	4638      	mov	r0, r7
 80023cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023d0:	89ab      	ldrh	r3, [r5, #12]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d907      	bls.n	80023e6 <_fwalk_reent+0x3a>
 80023d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023da:	3301      	adds	r3, #1
 80023dc:	d003      	beq.n	80023e6 <_fwalk_reent+0x3a>
 80023de:	4629      	mov	r1, r5
 80023e0:	4630      	mov	r0, r6
 80023e2:	47c0      	blx	r8
 80023e4:	4307      	orrs	r7, r0
 80023e6:	3568      	adds	r5, #104	; 0x68
 80023e8:	e7e9      	b.n	80023be <_fwalk_reent+0x12>

080023ea <__retarget_lock_init_recursive>:
 80023ea:	4770      	bx	lr

080023ec <__retarget_lock_acquire_recursive>:
 80023ec:	4770      	bx	lr

080023ee <__retarget_lock_release_recursive>:
 80023ee:	4770      	bx	lr

080023f0 <__swhatbuf_r>:
 80023f0:	b570      	push	{r4, r5, r6, lr}
 80023f2:	460e      	mov	r6, r1
 80023f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023f8:	4614      	mov	r4, r2
 80023fa:	2900      	cmp	r1, #0
 80023fc:	461d      	mov	r5, r3
 80023fe:	b096      	sub	sp, #88	; 0x58
 8002400:	da08      	bge.n	8002414 <__swhatbuf_r+0x24>
 8002402:	2200      	movs	r2, #0
 8002404:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002408:	602a      	str	r2, [r5, #0]
 800240a:	061a      	lsls	r2, r3, #24
 800240c:	d410      	bmi.n	8002430 <__swhatbuf_r+0x40>
 800240e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002412:	e00e      	b.n	8002432 <__swhatbuf_r+0x42>
 8002414:	466a      	mov	r2, sp
 8002416:	f000 f915 	bl	8002644 <_fstat_r>
 800241a:	2800      	cmp	r0, #0
 800241c:	dbf1      	blt.n	8002402 <__swhatbuf_r+0x12>
 800241e:	9a01      	ldr	r2, [sp, #4]
 8002420:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002424:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002428:	425a      	negs	r2, r3
 800242a:	415a      	adcs	r2, r3
 800242c:	602a      	str	r2, [r5, #0]
 800242e:	e7ee      	b.n	800240e <__swhatbuf_r+0x1e>
 8002430:	2340      	movs	r3, #64	; 0x40
 8002432:	2000      	movs	r0, #0
 8002434:	6023      	str	r3, [r4, #0]
 8002436:	b016      	add	sp, #88	; 0x58
 8002438:	bd70      	pop	{r4, r5, r6, pc}
	...

0800243c <__smakebuf_r>:
 800243c:	898b      	ldrh	r3, [r1, #12]
 800243e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002440:	079d      	lsls	r5, r3, #30
 8002442:	4606      	mov	r6, r0
 8002444:	460c      	mov	r4, r1
 8002446:	d507      	bpl.n	8002458 <__smakebuf_r+0x1c>
 8002448:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800244c:	6023      	str	r3, [r4, #0]
 800244e:	6123      	str	r3, [r4, #16]
 8002450:	2301      	movs	r3, #1
 8002452:	6163      	str	r3, [r4, #20]
 8002454:	b002      	add	sp, #8
 8002456:	bd70      	pop	{r4, r5, r6, pc}
 8002458:	466a      	mov	r2, sp
 800245a:	ab01      	add	r3, sp, #4
 800245c:	f7ff ffc8 	bl	80023f0 <__swhatbuf_r>
 8002460:	9900      	ldr	r1, [sp, #0]
 8002462:	4605      	mov	r5, r0
 8002464:	4630      	mov	r0, r6
 8002466:	f7ff f9d3 	bl	8001810 <_malloc_r>
 800246a:	b948      	cbnz	r0, 8002480 <__smakebuf_r+0x44>
 800246c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002470:	059a      	lsls	r2, r3, #22
 8002472:	d4ef      	bmi.n	8002454 <__smakebuf_r+0x18>
 8002474:	f023 0303 	bic.w	r3, r3, #3
 8002478:	f043 0302 	orr.w	r3, r3, #2
 800247c:	81a3      	strh	r3, [r4, #12]
 800247e:	e7e3      	b.n	8002448 <__smakebuf_r+0xc>
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <__smakebuf_r+0x7c>)
 8002482:	62b3      	str	r3, [r6, #40]	; 0x28
 8002484:	89a3      	ldrh	r3, [r4, #12]
 8002486:	6020      	str	r0, [r4, #0]
 8002488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800248c:	81a3      	strh	r3, [r4, #12]
 800248e:	9b00      	ldr	r3, [sp, #0]
 8002490:	6120      	str	r0, [r4, #16]
 8002492:	6163      	str	r3, [r4, #20]
 8002494:	9b01      	ldr	r3, [sp, #4]
 8002496:	b15b      	cbz	r3, 80024b0 <__smakebuf_r+0x74>
 8002498:	4630      	mov	r0, r6
 800249a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800249e:	f000 f8e3 	bl	8002668 <_isatty_r>
 80024a2:	b128      	cbz	r0, 80024b0 <__smakebuf_r+0x74>
 80024a4:	89a3      	ldrh	r3, [r4, #12]
 80024a6:	f023 0303 	bic.w	r3, r3, #3
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	81a3      	strh	r3, [r4, #12]
 80024b0:	89a0      	ldrh	r0, [r4, #12]
 80024b2:	4305      	orrs	r5, r0
 80024b4:	81a5      	strh	r5, [r4, #12]
 80024b6:	e7cd      	b.n	8002454 <__smakebuf_r+0x18>
 80024b8:	08002249 	.word	0x08002249

080024bc <memchr>:
 80024bc:	4603      	mov	r3, r0
 80024be:	b510      	push	{r4, lr}
 80024c0:	b2c9      	uxtb	r1, r1
 80024c2:	4402      	add	r2, r0
 80024c4:	4293      	cmp	r3, r2
 80024c6:	4618      	mov	r0, r3
 80024c8:	d101      	bne.n	80024ce <memchr+0x12>
 80024ca:	2000      	movs	r0, #0
 80024cc:	e003      	b.n	80024d6 <memchr+0x1a>
 80024ce:	7804      	ldrb	r4, [r0, #0]
 80024d0:	3301      	adds	r3, #1
 80024d2:	428c      	cmp	r4, r1
 80024d4:	d1f6      	bne.n	80024c4 <memchr+0x8>
 80024d6:	bd10      	pop	{r4, pc}

080024d8 <__malloc_lock>:
 80024d8:	4801      	ldr	r0, [pc, #4]	; (80024e0 <__malloc_lock+0x8>)
 80024da:	f7ff bf87 	b.w	80023ec <__retarget_lock_acquire_recursive>
 80024de:	bf00      	nop
 80024e0:	2000010c 	.word	0x2000010c

080024e4 <__malloc_unlock>:
 80024e4:	4801      	ldr	r0, [pc, #4]	; (80024ec <__malloc_unlock+0x8>)
 80024e6:	f7ff bf82 	b.w	80023ee <__retarget_lock_release_recursive>
 80024ea:	bf00      	nop
 80024ec:	2000010c 	.word	0x2000010c

080024f0 <_raise_r>:
 80024f0:	291f      	cmp	r1, #31
 80024f2:	b538      	push	{r3, r4, r5, lr}
 80024f4:	4604      	mov	r4, r0
 80024f6:	460d      	mov	r5, r1
 80024f8:	d904      	bls.n	8002504 <_raise_r+0x14>
 80024fa:	2316      	movs	r3, #22
 80024fc:	6003      	str	r3, [r0, #0]
 80024fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002502:	bd38      	pop	{r3, r4, r5, pc}
 8002504:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002506:	b112      	cbz	r2, 800250e <_raise_r+0x1e>
 8002508:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800250c:	b94b      	cbnz	r3, 8002522 <_raise_r+0x32>
 800250e:	4620      	mov	r0, r4
 8002510:	f000 f830 	bl	8002574 <_getpid_r>
 8002514:	462a      	mov	r2, r5
 8002516:	4601      	mov	r1, r0
 8002518:	4620      	mov	r0, r4
 800251a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800251e:	f000 b817 	b.w	8002550 <_kill_r>
 8002522:	2b01      	cmp	r3, #1
 8002524:	d00a      	beq.n	800253c <_raise_r+0x4c>
 8002526:	1c59      	adds	r1, r3, #1
 8002528:	d103      	bne.n	8002532 <_raise_r+0x42>
 800252a:	2316      	movs	r3, #22
 800252c:	6003      	str	r3, [r0, #0]
 800252e:	2001      	movs	r0, #1
 8002530:	e7e7      	b.n	8002502 <_raise_r+0x12>
 8002532:	2400      	movs	r4, #0
 8002534:	4628      	mov	r0, r5
 8002536:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800253a:	4798      	blx	r3
 800253c:	2000      	movs	r0, #0
 800253e:	e7e0      	b.n	8002502 <_raise_r+0x12>

08002540 <raise>:
 8002540:	4b02      	ldr	r3, [pc, #8]	; (800254c <raise+0xc>)
 8002542:	4601      	mov	r1, r0
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	f7ff bfd3 	b.w	80024f0 <_raise_r>
 800254a:	bf00      	nop
 800254c:	20000078 	.word	0x20000078

08002550 <_kill_r>:
 8002550:	b538      	push	{r3, r4, r5, lr}
 8002552:	2300      	movs	r3, #0
 8002554:	4d06      	ldr	r5, [pc, #24]	; (8002570 <_kill_r+0x20>)
 8002556:	4604      	mov	r4, r0
 8002558:	4608      	mov	r0, r1
 800255a:	4611      	mov	r1, r2
 800255c:	602b      	str	r3, [r5, #0]
 800255e:	f7fe f83c 	bl	80005da <_kill>
 8002562:	1c43      	adds	r3, r0, #1
 8002564:	d102      	bne.n	800256c <_kill_r+0x1c>
 8002566:	682b      	ldr	r3, [r5, #0]
 8002568:	b103      	cbz	r3, 800256c <_kill_r+0x1c>
 800256a:	6023      	str	r3, [r4, #0]
 800256c:	bd38      	pop	{r3, r4, r5, pc}
 800256e:	bf00      	nop
 8002570:	20000110 	.word	0x20000110

08002574 <_getpid_r>:
 8002574:	f7fe b82a 	b.w	80005cc <_getpid>

08002578 <__sread>:
 8002578:	b510      	push	{r4, lr}
 800257a:	460c      	mov	r4, r1
 800257c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002580:	f000 f894 	bl	80026ac <_read_r>
 8002584:	2800      	cmp	r0, #0
 8002586:	bfab      	itete	ge
 8002588:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800258a:	89a3      	ldrhlt	r3, [r4, #12]
 800258c:	181b      	addge	r3, r3, r0
 800258e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002592:	bfac      	ite	ge
 8002594:	6563      	strge	r3, [r4, #84]	; 0x54
 8002596:	81a3      	strhlt	r3, [r4, #12]
 8002598:	bd10      	pop	{r4, pc}

0800259a <__swrite>:
 800259a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800259e:	461f      	mov	r7, r3
 80025a0:	898b      	ldrh	r3, [r1, #12]
 80025a2:	4605      	mov	r5, r0
 80025a4:	05db      	lsls	r3, r3, #23
 80025a6:	460c      	mov	r4, r1
 80025a8:	4616      	mov	r6, r2
 80025aa:	d505      	bpl.n	80025b8 <__swrite+0x1e>
 80025ac:	2302      	movs	r3, #2
 80025ae:	2200      	movs	r2, #0
 80025b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025b4:	f000 f868 	bl	8002688 <_lseek_r>
 80025b8:	89a3      	ldrh	r3, [r4, #12]
 80025ba:	4632      	mov	r2, r6
 80025bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025c0:	81a3      	strh	r3, [r4, #12]
 80025c2:	4628      	mov	r0, r5
 80025c4:	463b      	mov	r3, r7
 80025c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80025ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025ce:	f000 b817 	b.w	8002600 <_write_r>

080025d2 <__sseek>:
 80025d2:	b510      	push	{r4, lr}
 80025d4:	460c      	mov	r4, r1
 80025d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025da:	f000 f855 	bl	8002688 <_lseek_r>
 80025de:	1c43      	adds	r3, r0, #1
 80025e0:	89a3      	ldrh	r3, [r4, #12]
 80025e2:	bf15      	itete	ne
 80025e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80025e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80025ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80025ee:	81a3      	strheq	r3, [r4, #12]
 80025f0:	bf18      	it	ne
 80025f2:	81a3      	strhne	r3, [r4, #12]
 80025f4:	bd10      	pop	{r4, pc}

080025f6 <__sclose>:
 80025f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025fa:	f000 b813 	b.w	8002624 <_close_r>
	...

08002600 <_write_r>:
 8002600:	b538      	push	{r3, r4, r5, lr}
 8002602:	4604      	mov	r4, r0
 8002604:	4608      	mov	r0, r1
 8002606:	4611      	mov	r1, r2
 8002608:	2200      	movs	r2, #0
 800260a:	4d05      	ldr	r5, [pc, #20]	; (8002620 <_write_r+0x20>)
 800260c:	602a      	str	r2, [r5, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	f7fe f81a 	bl	8000648 <_write>
 8002614:	1c43      	adds	r3, r0, #1
 8002616:	d102      	bne.n	800261e <_write_r+0x1e>
 8002618:	682b      	ldr	r3, [r5, #0]
 800261a:	b103      	cbz	r3, 800261e <_write_r+0x1e>
 800261c:	6023      	str	r3, [r4, #0]
 800261e:	bd38      	pop	{r3, r4, r5, pc}
 8002620:	20000110 	.word	0x20000110

08002624 <_close_r>:
 8002624:	b538      	push	{r3, r4, r5, lr}
 8002626:	2300      	movs	r3, #0
 8002628:	4d05      	ldr	r5, [pc, #20]	; (8002640 <_close_r+0x1c>)
 800262a:	4604      	mov	r4, r0
 800262c:	4608      	mov	r0, r1
 800262e:	602b      	str	r3, [r5, #0]
 8002630:	f7fe f826 	bl	8000680 <_close>
 8002634:	1c43      	adds	r3, r0, #1
 8002636:	d102      	bne.n	800263e <_close_r+0x1a>
 8002638:	682b      	ldr	r3, [r5, #0]
 800263a:	b103      	cbz	r3, 800263e <_close_r+0x1a>
 800263c:	6023      	str	r3, [r4, #0]
 800263e:	bd38      	pop	{r3, r4, r5, pc}
 8002640:	20000110 	.word	0x20000110

08002644 <_fstat_r>:
 8002644:	b538      	push	{r3, r4, r5, lr}
 8002646:	2300      	movs	r3, #0
 8002648:	4d06      	ldr	r5, [pc, #24]	; (8002664 <_fstat_r+0x20>)
 800264a:	4604      	mov	r4, r0
 800264c:	4608      	mov	r0, r1
 800264e:	4611      	mov	r1, r2
 8002650:	602b      	str	r3, [r5, #0]
 8002652:	f7fe f820 	bl	8000696 <_fstat>
 8002656:	1c43      	adds	r3, r0, #1
 8002658:	d102      	bne.n	8002660 <_fstat_r+0x1c>
 800265a:	682b      	ldr	r3, [r5, #0]
 800265c:	b103      	cbz	r3, 8002660 <_fstat_r+0x1c>
 800265e:	6023      	str	r3, [r4, #0]
 8002660:	bd38      	pop	{r3, r4, r5, pc}
 8002662:	bf00      	nop
 8002664:	20000110 	.word	0x20000110

08002668 <_isatty_r>:
 8002668:	b538      	push	{r3, r4, r5, lr}
 800266a:	2300      	movs	r3, #0
 800266c:	4d05      	ldr	r5, [pc, #20]	; (8002684 <_isatty_r+0x1c>)
 800266e:	4604      	mov	r4, r0
 8002670:	4608      	mov	r0, r1
 8002672:	602b      	str	r3, [r5, #0]
 8002674:	f7fe f81e 	bl	80006b4 <_isatty>
 8002678:	1c43      	adds	r3, r0, #1
 800267a:	d102      	bne.n	8002682 <_isatty_r+0x1a>
 800267c:	682b      	ldr	r3, [r5, #0]
 800267e:	b103      	cbz	r3, 8002682 <_isatty_r+0x1a>
 8002680:	6023      	str	r3, [r4, #0]
 8002682:	bd38      	pop	{r3, r4, r5, pc}
 8002684:	20000110 	.word	0x20000110

08002688 <_lseek_r>:
 8002688:	b538      	push	{r3, r4, r5, lr}
 800268a:	4604      	mov	r4, r0
 800268c:	4608      	mov	r0, r1
 800268e:	4611      	mov	r1, r2
 8002690:	2200      	movs	r2, #0
 8002692:	4d05      	ldr	r5, [pc, #20]	; (80026a8 <_lseek_r+0x20>)
 8002694:	602a      	str	r2, [r5, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	f7fe f816 	bl	80006c8 <_lseek>
 800269c:	1c43      	adds	r3, r0, #1
 800269e:	d102      	bne.n	80026a6 <_lseek_r+0x1e>
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	b103      	cbz	r3, 80026a6 <_lseek_r+0x1e>
 80026a4:	6023      	str	r3, [r4, #0]
 80026a6:	bd38      	pop	{r3, r4, r5, pc}
 80026a8:	20000110 	.word	0x20000110

080026ac <_read_r>:
 80026ac:	b538      	push	{r3, r4, r5, lr}
 80026ae:	4604      	mov	r4, r0
 80026b0:	4608      	mov	r0, r1
 80026b2:	4611      	mov	r1, r2
 80026b4:	2200      	movs	r2, #0
 80026b6:	4d05      	ldr	r5, [pc, #20]	; (80026cc <_read_r+0x20>)
 80026b8:	602a      	str	r2, [r5, #0]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f7fd ffa7 	bl	800060e <_read>
 80026c0:	1c43      	adds	r3, r0, #1
 80026c2:	d102      	bne.n	80026ca <_read_r+0x1e>
 80026c4:	682b      	ldr	r3, [r5, #0]
 80026c6:	b103      	cbz	r3, 80026ca <_read_r+0x1e>
 80026c8:	6023      	str	r3, [r4, #0]
 80026ca:	bd38      	pop	{r3, r4, r5, pc}
 80026cc:	20000110 	.word	0x20000110

080026d0 <_init>:
 80026d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026d2:	bf00      	nop
 80026d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026d6:	bc08      	pop	{r3}
 80026d8:	469e      	mov	lr, r3
 80026da:	4770      	bx	lr

080026dc <_fini>:
 80026dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026de:	bf00      	nop
 80026e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026e2:	bc08      	pop	{r3}
 80026e4:	469e      	mov	lr, r3
 80026e6:	4770      	bx	lr
