
ESD_FINAL_RECEIEVER_DEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003694  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000035f0  08003834  08003834  00004834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e24  08006e24  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006e24  08006e24  00007e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e2c  08006e2c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e2c  08006e2c  00007e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e30  08006e30  00007e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006e34  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000068  08006e9c  00008068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08006e9c  000081f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005f8a  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018c3  00000000  00000000  0000e022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000668  00000000  00000000  0000f8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000496  00000000  00000000  0000ff50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168cd  00000000  00000000  000103e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a20  00000000  00000000  00026cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085f60  00000000  00000000  0002e6d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4633  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002194  00000000  00000000  000b4678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000b680c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800381c 	.word	0x0800381c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800381c 	.word	0x0800381c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <millis>:
}



uint64_t millis()
	{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000576:	b672      	cpsid	i
}
 8000578:	bf00      	nop
	__disable_irq();
	uint64_t ml=mil;
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <millis+0x2c>)
 800057c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000580:	e9c7 2300 	strd	r2, r3, [r7]
  __ASM volatile ("cpsie i" : : : "memory");
 8000584:	b662      	cpsie	i
}
 8000586:	bf00      	nop
	__enable_irq();
	return ml;
 8000588:	e9d7 2300 	ldrd	r2, r3, [r7]
	}
 800058c:	4610      	mov	r0, r2
 800058e:	4619      	mov	r1, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000088 	.word	0x20000088

080005a0 <delay>:



void delay(uint32_t time)
	{
 80005a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80005a4:	b084      	sub	sp, #16
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]

	uint64_t start=millis();
 80005aa:	f7ff ffe1 	bl	8000570 <millis>
 80005ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
	while((millis() - start) < time);
 80005b2:	bf00      	nop
 80005b4:	f7ff ffdc 	bl	8000570 <millis>
 80005b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80005bc:	1a84      	subs	r4, r0, r2
 80005be:	eb61 0503 	sbc.w	r5, r1, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2200      	movs	r2, #0
 80005c6:	4698      	mov	r8, r3
 80005c8:	4691      	mov	r9, r2
 80005ca:	4544      	cmp	r4, r8
 80005cc:	eb75 0309 	sbcs.w	r3, r5, r9
 80005d0:	d3f0      	bcc.n	80005b4 <delay+0x14>

	}
 80005d2:	bf00      	nop
 80005d4:	bf00      	nop
 80005d6:	3710      	adds	r7, #16
 80005d8:	46bd      	mov	sp, r7
 80005da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080005e0 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	mil++;
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <SysTick_Handler+0x20>)
 80005e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005ea:	1c50      	adds	r0, r2, #1
 80005ec:	f143 0100 	adc.w	r1, r3, #0
 80005f0:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <SysTick_Handler+0x20>)
 80005f2:	e9c3 0100 	strd	r0, r1, [r3]
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	20000088 	.word	0x20000088

08000604 <init_CSN_CE_PINS>:
	#include"SPI.h"
	#include"utilities.h"
#include<stdio.h>
extern volatile char ack_payload[10];

void init_CSN_CE_PINS(){
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000608:	4b0d      	ldr	r3, [pc, #52]	@ (8000640 <init_CSN_CE_PINS+0x3c>)
 800060a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060c:	4a0c      	ldr	r2, [pc, #48]	@ (8000640 <init_CSN_CE_PINS+0x3c>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6313      	str	r3, [r2, #48]	@ 0x30
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER4, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 8000614:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800061c:	4a09      	ldr	r2, [pc, #36]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 800061e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000622:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER0, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 8000624:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f023 0303 	bic.w	r3, r3, #3
 800062c:	4a05      	ldr	r2, [pc, #20]	@ (8000644 <init_CSN_CE_PINS+0x40>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	40020000 	.word	0x40020000

08000648 <CSN_SELECT_NRF>:


	void CSN_SELECT_NRF(){
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
		  GPIOA->BSRR |= GPIO_BSRR_BR_4; //pull low to enable nrf
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <CSN_SELECT_NRF+0x1c>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <CSN_SELECT_NRF+0x1c>)
 8000652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000656:	6193      	str	r3, [r2, #24]
	}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40020000 	.word	0x40020000

08000668 <CSN_UNSELECT_NRF>:

	void CSN_UNSELECT_NRF(){
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
		  GPIOA->BSRR |= GPIO_BSRR_BS_4; //make high to disable
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <CSN_UNSELECT_NRF+0x1c>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a04      	ldr	r2, [pc, #16]	@ (8000684 <CSN_UNSELECT_NRF+0x1c>)
 8000672:	f043 0310 	orr.w	r3, r3, #16
 8000676:	6193      	str	r3, [r2, #24]
	}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40020000 	.word	0x40020000

08000688 <NRF_ENABLE>:

	void NRF_ENABLE(){
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
		GPIOA->BSRR |= GPIO_BSRR_BS_0;
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <NRF_ENABLE+0x1c>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <NRF_ENABLE+0x1c>)
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	6193      	str	r3, [r2, #24]
	}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40020000 	.word	0x40020000

080006a8 <NRF_DISABLE>:

	void NRF_DISABLE(){
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
		GPIOA->BSRR |= GPIO_BSRR_BR_0;
 80006ac:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <NRF_DISABLE+0x1c>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a04      	ldr	r2, [pc, #16]	@ (80006c4 <NRF_DISABLE+0x1c>)
 80006b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006b6:	6193      	str	r3, [r2, #24]
	}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	40020000 	.word	0x40020000

080006c8 <NRF_WRITE_REGISTER>:


	void NRF_WRITE_REGISTER(uint8_t REG_ADDRESS,uint8_t data){
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	460a      	mov	r2, r1
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	4613      	mov	r3, r2
 80006d6:	71bb      	strb	r3, [r7, #6]
		uint8_t trans_buff[2];
		trans_buff[0]=REG_ADDRESS|W_REGISTER;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	733b      	strb	r3, [r7, #12]
		trans_buff[1]=data;
 80006e2:	79bb      	ldrb	r3, [r7, #6]
 80006e4:	737b      	strb	r3, [r7, #13]
		CSN_SELECT_NRF();
 80006e6:	f7ff ffaf 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(trans_buff,2);
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	2102      	movs	r1, #2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f000 fa4f 	bl	8000b94 <SPI_TX_MULTI>
		CSN_UNSELECT_NRF();
 80006f6:	f7ff ffb7 	bl	8000668 <CSN_UNSELECT_NRF>

	}
 80006fa:	bf00      	nop
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <NRF_WRITE_REG_MULTI_BYTES>:
	void NRF_WRITE_REG_MULTI_BYTES(uint8_t REG_ADDRESS,uint8_t* data_trans,int size_trans){
 8000702:	b580      	push	{r7, lr}
 8000704:	b086      	sub	sp, #24
 8000706:	af00      	add	r7, sp, #0
 8000708:	4603      	mov	r3, r0
 800070a:	60b9      	str	r1, [r7, #8]
 800070c:	607a      	str	r2, [r7, #4]
 800070e:	73fb      	strb	r3, [r7, #15]
		uint8_t trans_buff[2];
		trans_buff[0]=REG_ADDRESS|W_REGISTER;
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	f043 0320 	orr.w	r3, r3, #32
 8000716:	b2db      	uxtb	r3, r3
 8000718:	753b      	strb	r3, [r7, #20]
		CSN_SELECT_NRF();
 800071a:	f7ff ff95 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(trans_buff,1);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2101      	movs	r1, #1
 8000724:	4618      	mov	r0, r3
 8000726:	f000 fa35 	bl	8000b94 <SPI_TX_MULTI>
		SPI_TX_MULTI(data_trans,size_trans);
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	68b8      	ldr	r0, [r7, #8]
 800072e:	f000 fa31 	bl	8000b94 <SPI_TX_MULTI>
		CSN_UNSELECT_NRF();
 8000732:	f7ff ff99 	bl	8000668 <CSN_UNSELECT_NRF>
	}
 8000736:	bf00      	nop
 8000738:	3718      	adds	r7, #24
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <NRF_READ_REGISTER>:

	uint8_t NRF_READ_REGISTER(uint8_t REG_ADDRESS){
 800073e:	b580      	push	{r7, lr}
 8000740:	b084      	sub	sp, #16
 8000742:	af00      	add	r7, sp, #0
 8000744:	4603      	mov	r3, r0
 8000746:	71fb      	strb	r3, [r7, #7]
		uint8_t data_returned=0;
 8000748:	2300      	movs	r3, #0
 800074a:	73fb      	strb	r3, [r7, #15]
		CSN_SELECT_NRF();
 800074c:	f7ff ff7c 	bl	8000648 <CSN_SELECT_NRF>
		SPI_TX_MULTI(&REG_ADDRESS,1);
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	2101      	movs	r1, #1
 8000754:	4618      	mov	r0, r3
 8000756:	f000 fa1d 	bl	8000b94 <SPI_TX_MULTI>
		SPI_READ_MULTI(&data_returned,1);
 800075a:	f107 030f 	add.w	r3, r7, #15
 800075e:	2101      	movs	r1, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f000 fa4f 	bl	8000c04 <SPI_READ_MULTI>
		CSN_UNSELECT_NRF();
 8000766:	f7ff ff7f 	bl	8000668 <CSN_UNSELECT_NRF>
		return data_returned;
 800076a:	7bfb      	ldrb	r3, [r7, #15]
	}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <NRF_PRX_CONFIG>:
		NRF_WRITE_REGISTER(CONFIG,0x0a); //powwr on device and keep in tx mode
		delay(5);
		//NRF_ENABLE();
	}

	void NRF_PRX_CONFIG(uint8_t *Address, uint8_t channel){
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	70fb      	strb	r3, [r7, #3]
		NRF_DISABLE();
 8000780:	f7ff ff92 	bl	80006a8 <NRF_DISABLE>
		NRF_WRITE_REGISTER(RF_CH,channel); //select channel
 8000784:	78fb      	ldrb	r3, [r7, #3]
 8000786:	4619      	mov	r1, r3
 8000788:	2005      	movs	r0, #5
 800078a:	f7ff ff9d 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REG_MULTI_BYTES(TX_ADDR,Address,5); //set address
 800078e:	2205      	movs	r2, #5
 8000790:	6879      	ldr	r1, [r7, #4]
 8000792:	2010      	movs	r0, #16
 8000794:	f7ff ffb5 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>
		uint8_t current_pipe_status=NRF_READ_REGISTER(EN_RXADDR);
 8000798:	2002      	movs	r0, #2
 800079a:	f7ff ffd0 	bl	800073e <NRF_READ_REGISTER>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]
		current_pipe_status=current_pipe_status|(1<<0);//enable pipe 1
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	73fb      	strb	r3, [r7, #15]
		NRF_WRITE_REGISTER(EN_RXADDR,current_pipe_status);
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	4619      	mov	r1, r3
 80007ae:	2002      	movs	r0, #2
 80007b0:	f7ff ff8a 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REG_MULTI_BYTES(RX_ADDR_P0,Address,5); //pipe address
 80007b4:	2205      	movs	r2, #5
 80007b6:	6879      	ldr	r1, [r7, #4]
 80007b8:	200a      	movs	r0, #10
 80007ba:	f7ff ffa2 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>

		//since we have dynamic payload we dont need thus below
		//NRF_WRITE_REGISTER(RX_PW_P1,32); //data 32 bytes width
		NRF_WRITE_REGISTER(CONFIG,0x0b); //powwr on device and keep in tx mode
 80007be:	210b      	movs	r1, #11
 80007c0:	2000      	movs	r0, #0
 80007c2:	f7ff ff81 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_ENABLE();
 80007c6:	f7ff ff5f 	bl	8000688 <NRF_ENABLE>
	}
 80007ca:	bf00      	nop
 80007cc:	3710      	adds	r7, #16
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <nrf24_reset>:

	void nrf24_reset(uint8_t REG)
	{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b088      	sub	sp, #32
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
		if (REG == STATUS)
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b07      	cmp	r3, #7
 80007e2:	d104      	bne.n	80007ee <nrf24_reset+0x1a>
		{
			NRF_WRITE_REGISTER(STATUS, 0x00);
 80007e4:	2100      	movs	r1, #0
 80007e6:	2007      	movs	r0, #7
 80007e8:	f7ff ff6e 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P5, 0);
		NRF_WRITE_REGISTER(FIFO_STATUS, 0x11);
		NRF_WRITE_REGISTER(DYNPD, 0);
		NRF_WRITE_REGISTER(FEATURE, 0);
		}
	}
 80007ec:	e090      	b.n	8000910 <nrf24_reset+0x13c>
		else if (REG == FIFO_STATUS)
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b17      	cmp	r3, #23
 80007f2:	d104      	bne.n	80007fe <nrf24_reset+0x2a>
			NRF_WRITE_REGISTER(FIFO_STATUS, 0x11);
 80007f4:	2111      	movs	r1, #17
 80007f6:	2017      	movs	r0, #23
 80007f8:	f7ff ff66 	bl	80006c8 <NRF_WRITE_REGISTER>
	}
 80007fc:	e088      	b.n	8000910 <nrf24_reset+0x13c>
		NRF_WRITE_REGISTER(CONFIG, 0x08);
 80007fe:	2108      	movs	r1, #8
 8000800:	2000      	movs	r0, #0
 8000802:	f7ff ff61 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(EN_AA, 0x3F);
 8000806:	213f      	movs	r1, #63	@ 0x3f
 8000808:	2001      	movs	r0, #1
 800080a:	f7ff ff5d 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(EN_RXADDR, 0x03);
 800080e:	2103      	movs	r1, #3
 8000810:	2002      	movs	r0, #2
 8000812:	f7ff ff59 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(SETUP_AW, 0x03);
 8000816:	2103      	movs	r1, #3
 8000818:	2003      	movs	r0, #3
 800081a:	f7ff ff55 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(SETUP_RETR, 0x03);
 800081e:	2103      	movs	r1, #3
 8000820:	2004      	movs	r0, #4
 8000822:	f7ff ff51 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RF_CH, 0x02);
 8000826:	2102      	movs	r1, #2
 8000828:	2005      	movs	r0, #5
 800082a:	f7ff ff4d 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RF_SETUP, 0x0E);
 800082e:	210e      	movs	r1, #14
 8000830:	2006      	movs	r0, #6
 8000832:	f7ff ff49 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(STATUS, 0x00);
 8000836:	2100      	movs	r1, #0
 8000838:	2007      	movs	r0, #7
 800083a:	f7ff ff45 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(OBSERVE_TX, 0x00);
 800083e:	2100      	movs	r1, #0
 8000840:	2008      	movs	r0, #8
 8000842:	f7ff ff41 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(CD, 0x00);
 8000846:	2100      	movs	r1, #0
 8000848:	2009      	movs	r0, #9
 800084a:	f7ff ff3d 	bl	80006c8 <NRF_WRITE_REGISTER>
		uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800084e:	4a32      	ldr	r2, [pc, #200]	@ (8000918 <nrf24_reset+0x144>)
 8000850:	f107 0318 	add.w	r3, r7, #24
 8000854:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000858:	6018      	str	r0, [r3, #0]
 800085a:	3304      	adds	r3, #4
 800085c:	7019      	strb	r1, [r3, #0]
		NRF_WRITE_REG_MULTI_BYTES(RX_ADDR_P0, rx_addr_p0_def, 5);
 800085e:	f107 0318 	add.w	r3, r7, #24
 8000862:	2205      	movs	r2, #5
 8000864:	4619      	mov	r1, r3
 8000866:	200a      	movs	r0, #10
 8000868:	f7ff ff4b 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>
		uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 800086c:	4a2b      	ldr	r2, [pc, #172]	@ (800091c <nrf24_reset+0x148>)
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000876:	6018      	str	r0, [r3, #0]
 8000878:	3304      	adds	r3, #4
 800087a:	7019      	strb	r1, [r3, #0]
		NRF_WRITE_REG_MULTI_BYTES(RX_ADDR_P1, rx_addr_p1_def, 5);
 800087c:	f107 0310 	add.w	r3, r7, #16
 8000880:	2205      	movs	r2, #5
 8000882:	4619      	mov	r1, r3
 8000884:	200b      	movs	r0, #11
 8000886:	f7ff ff3c 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>
		NRF_WRITE_REGISTER(RX_ADDR_P2, 0xC3);
 800088a:	21c3      	movs	r1, #195	@ 0xc3
 800088c:	200c      	movs	r0, #12
 800088e:	f7ff ff1b 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_ADDR_P3, 0xC4);
 8000892:	21c4      	movs	r1, #196	@ 0xc4
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff ff17 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_ADDR_P4, 0xC5);
 800089a:	21c5      	movs	r1, #197	@ 0xc5
 800089c:	200e      	movs	r0, #14
 800089e:	f7ff ff13 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_ADDR_P5, 0xC6);
 80008a2:	21c6      	movs	r1, #198	@ 0xc6
 80008a4:	200f      	movs	r0, #15
 80008a6:	f7ff ff0f 	bl	80006c8 <NRF_WRITE_REGISTER>
		uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80008aa:	4a1b      	ldr	r2, [pc, #108]	@ (8000918 <nrf24_reset+0x144>)
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008b4:	6018      	str	r0, [r3, #0]
 80008b6:	3304      	adds	r3, #4
 80008b8:	7019      	strb	r1, [r3, #0]
		NRF_WRITE_REG_MULTI_BYTES(TX_ADDR, tx_addr_def, 5);
 80008ba:	f107 0308 	add.w	r3, r7, #8
 80008be:	2205      	movs	r2, #5
 80008c0:	4619      	mov	r1, r3
 80008c2:	2010      	movs	r0, #16
 80008c4:	f7ff ff1d 	bl	8000702 <NRF_WRITE_REG_MULTI_BYTES>
		NRF_WRITE_REGISTER(RX_PW_P0, 0);
 80008c8:	2100      	movs	r1, #0
 80008ca:	2011      	movs	r0, #17
 80008cc:	f7ff fefc 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P1, 0);
 80008d0:	2100      	movs	r1, #0
 80008d2:	2012      	movs	r0, #18
 80008d4:	f7ff fef8 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P2, 0);
 80008d8:	2100      	movs	r1, #0
 80008da:	2013      	movs	r0, #19
 80008dc:	f7ff fef4 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P3, 0);
 80008e0:	2100      	movs	r1, #0
 80008e2:	2014      	movs	r0, #20
 80008e4:	f7ff fef0 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P4, 0);
 80008e8:	2100      	movs	r1, #0
 80008ea:	2015      	movs	r0, #21
 80008ec:	f7ff feec 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(RX_PW_P5, 0);
 80008f0:	2100      	movs	r1, #0
 80008f2:	2016      	movs	r0, #22
 80008f4:	f7ff fee8 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(FIFO_STATUS, 0x11);
 80008f8:	2111      	movs	r1, #17
 80008fa:	2017      	movs	r0, #23
 80008fc:	f7ff fee4 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(DYNPD, 0);
 8000900:	2100      	movs	r1, #0
 8000902:	201c      	movs	r0, #28
 8000904:	f7ff fee0 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(FEATURE, 0);
 8000908:	2100      	movs	r1, #0
 800090a:	201d      	movs	r0, #29
 800090c:	f7ff fedc 	bl	80006c8 <NRF_WRITE_REGISTER>
	}
 8000910:	bf00      	nop
 8000912:	3720      	adds	r7, #32
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	08003834 	.word	0x08003834
 800091c:	0800383c 	.word	0x0800383c

08000920 <NRF_INIT>:


	void NRF_INIT(){
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
		//SPI_INIT(); //initalize spi comms
		init_CSN_CE_PINS();
 8000924:	f7ff fe6e 	bl	8000604 <init_CSN_CE_PINS>
		setup_enable_status_leds();
 8000928:	f000 ffb2 	bl	8001890 <setup_enable_status_leds>
		NRF_DISABLE();
 800092c:	f7ff febc 	bl	80006a8 <NRF_DISABLE>
		nrf24_reset(0);
 8000930:	2000      	movs	r0, #0
 8000932:	f7ff ff4f 	bl	80007d4 <nrf24_reset>
		NRF_WRITE_REGISTER(CONFIG, 0);  // will be configured later
 8000936:	2100      	movs	r1, #0
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff fec5 	bl	80006c8 <NRF_WRITE_REGISTER>

		/*uncomment below code to enable auto ack stuff*/
		//NRF_WRITE_REGISTER(EN_AA, 0x3f);  // No Auto ACK
		//NRF_WRITE_REGISTER(SETUP_RETR, 0x03); // 15 retries, 500µs delay

		NRF_WRITE_REGISTER (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 800093e:	2100      	movs	r1, #0
 8000940:	2002      	movs	r0, #2
 8000942:	f7ff fec1 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 8000946:	2103      	movs	r1, #3
 8000948:	2003      	movs	r0, #3
 800094a:	f7ff febd 	bl	80006c8 <NRF_WRITE_REGISTER>

		//NRF_WRITE_REGISTER (SETUP_RETR, 0x00);   // No retransmission

		NRF_WRITE_REGISTER (RF_CH, 0);  // will be setup during Tx or RX
 800094e:	2100      	movs	r1, #0
 8000950:	2005      	movs	r0, #5
 8000952:	f7ff feb9 	bl	80006c8 <NRF_WRITE_REGISTER>

		//enable dynamic payloads on all pipes
		//for DYNP I require EN_AA and Requires EN_DPL and ENAA_P0
		NRF_WRITE_REGISTER (DYNPD, 0x3f);  // will be setup during Tx or RX
 8000956:	213f      	movs	r1, #63	@ 0x3f
 8000958:	201c      	movs	r0, #28
 800095a:	f7ff feb5 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER (FEATURE, 0x6);  // enable dynamic payload length
 800095e:	2106      	movs	r1, #6
 8000960:	201d      	movs	r0, #29
 8000962:	f7ff feb1 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(EN_AA, 0x3f);  // No Auto ACK
 8000966:	213f      	movs	r1, #63	@ 0x3f
 8000968:	2001      	movs	r0, #1
 800096a:	f7ff fead 	bl	80006c8 <NRF_WRITE_REGISTER>
		NRF_WRITE_REGISTER(SETUP_RETR, 0xff); // 15 retries, 500µs delay
 800096e:	21ff      	movs	r1, #255	@ 0xff
 8000970:	2004      	movs	r0, #4
 8000972:	f7ff fea9 	bl	80006c8 <NRF_WRITE_REGISTER>

		NRF_WRITE_REGISTER (RF_SETUP, 0x0e);   // Power= 0db, data rate = 2Mbps
 8000976:	210e      	movs	r1, #14
 8000978:	2006      	movs	r0, #6
 800097a:	f7ff fea5 	bl	80006c8 <NRF_WRITE_REGISTER>
		//NRF_ENABLE();



	}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}

08000982 <NRD_SEND_CMD>:


	void NRD_SEND_CMD (uint8_t cmd)
	{
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
 8000988:	4603      	mov	r3, r0
 800098a:	71fb      	strb	r3, [r7, #7]
		// Pull the CS Pin LOW to select the device
		CSN_SELECT_NRF();
 800098c:	f7ff fe5c 	bl	8000648 <CSN_SELECT_NRF>

		SPI_TX_MULTI(&cmd, 1);
 8000990:	1dfb      	adds	r3, r7, #7
 8000992:	2101      	movs	r1, #1
 8000994:	4618      	mov	r0, r3
 8000996:	f000 f8fd 	bl	8000b94 <SPI_TX_MULTI>

		// Pull the CS HIGH to release the device
		CSN_UNSELECT_NRF();
 800099a:	f7ff fe65 	bl	8000668 <CSN_UNSELECT_NRF>
	}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <is_data_on_pipe>:

		return 0;

	}

uint8_t is_data_on_pipe(uint8_t pipenum){
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b084      	sub	sp, #16
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	4603      	mov	r3, r0
 80009ae:	71fb      	strb	r3, [r7, #7]
uint8_t status_reg=NRF_READ_REGISTER(STATUS);
 80009b0:	2007      	movs	r0, #7
 80009b2:	f7ff fec4 	bl	800073e <NRF_READ_REGISTER>
 80009b6:	4603      	mov	r3, r0
 80009b8:	73fb      	strb	r3, [r7, #15]

if((status_reg & (1<<6))){
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
 80009bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d005      	beq.n	80009d0 <is_data_on_pipe+0x2a>
	NRF_WRITE_REGISTER(STATUS,(1<<6));
 80009c4:	2140      	movs	r1, #64	@ 0x40
 80009c6:	2007      	movs	r0, #7
 80009c8:	f7ff fe7e 	bl	80006c8 <NRF_WRITE_REGISTER>
	return 1;
 80009cc:	2301      	movs	r3, #1
 80009ce:	e000      	b.n	80009d2 <is_data_on_pipe+0x2c>
}
return 0;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <NRF_RECV_DATA>:


uint8_t NRF_RECV_DATA(uint8_t *data_ptr_RECV){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]

	uint8_t status_reg=NRF_READ_REGISTER(STATUS);
 80009e4:	2007      	movs	r0, #7
 80009e6:	f7ff feaa 	bl	800073e <NRF_READ_REGISTER>
 80009ea:	4603      	mov	r3, r0
 80009ec:	73fb      	strb	r3, [r7, #15]
	uint8_t tx_fifo_stat=NRF_READ_REGISTER(FIFO_STATUS);
 80009ee:	2017      	movs	r0, #23
 80009f0:	f7ff fea5 	bl	800073e <NRF_READ_REGISTER>
 80009f4:	4603      	mov	r3, r0
 80009f6:	73bb      	strb	r3, [r7, #14]


	//uint8_t ack[]="CUSTOM_ACK!";
	CSN_SELECT_NRF();
 80009f8:	f7ff fe26 	bl	8000648 <CSN_SELECT_NRF>
	uint8_t ack_cmd=W_ACK_PAYLOAD;
 80009fc:	23a8      	movs	r3, #168	@ 0xa8
 80009fe:	737b      	strb	r3, [r7, #13]
	SPI_TX_MULTI( &ack_cmd, 1);
 8000a00:	f107 030d 	add.w	r3, r7, #13
 8000a04:	2101      	movs	r1, #1
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 f8c4 	bl	8000b94 <SPI_TX_MULTI>
	SPI_TX_MULTI(ack_payload,sizeof(ack_payload));
 8000a0c:	210a      	movs	r1, #10
 8000a0e:	482f      	ldr	r0, [pc, #188]	@ (8000acc <NRF_RECV_DATA+0xf0>)
 8000a10:	f000 f8c0 	bl	8000b94 <SPI_TX_MULTI>
	CSN_UNSELECT_NRF();
 8000a14:	f7ff fe28 	bl	8000668 <CSN_UNSELECT_NRF>

	delay(10);
 8000a18:	200a      	movs	r0, #10
 8000a1a:	f7ff fdc1 	bl	80005a0 <delay>
	uint8_t cmd = R_RX_PL_WID;
 8000a1e:	2360      	movs	r3, #96	@ 0x60
 8000a20:	733b      	strb	r3, [r7, #12]
	uint8_t payLoad_width=0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	72fb      	strb	r3, [r7, #11]
	CSN_SELECT_NRF();
 8000a26:	f7ff fe0f 	bl	8000648 <CSN_SELECT_NRF>
	//payLoad_width=NRF_SEND_PAYLOAD_WIDTH_READ(cmd);
	//next comand to read payload
	SPI_TX_MULTI( &cmd, 1);
 8000a2a:	f107 030c 	add.w	r3, r7, #12
 8000a2e:	2101      	movs	r1, #1
 8000a30:	4618      	mov	r0, r3
 8000a32:	f000 f8af 	bl	8000b94 <SPI_TX_MULTI>
	SPI_READ_MULTI(&payLoad_width,1);//recieve width
 8000a36:	f107 030b 	add.w	r3, r7, #11
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f000 f8e1 	bl	8000c04 <SPI_READ_MULTI>
	printf("\n \r  payloadWidth %d \n \r",payLoad_width);
 8000a42:	7afb      	ldrb	r3, [r7, #11]
 8000a44:	4619      	mov	r1, r3
 8000a46:	4822      	ldr	r0, [pc, #136]	@ (8000ad0 <NRF_RECV_DATA+0xf4>)
 8000a48:	f001 ff56 	bl	80028f8 <iprintf>
	CSN_UNSELECT_NRF();
 8000a4c:	f7ff fe0c 	bl	8000668 <CSN_UNSELECT_NRF>
	delay(10);
 8000a50:	200a      	movs	r0, #10
 8000a52:	f7ff fda5 	bl	80005a0 <delay>

	printf("status_reg here %d \n \r",status_reg);
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	481e      	ldr	r0, [pc, #120]	@ (8000ad4 <NRF_RECV_DATA+0xf8>)
 8000a5c:	f001 ff4c 	bl	80028f8 <iprintf>
	printf("tx_fifo_stat here %d \n \r",tx_fifo_stat);
 8000a60:	7bbb      	ldrb	r3, [r7, #14]
 8000a62:	4619      	mov	r1, r3
 8000a64:	481c      	ldr	r0, [pc, #112]	@ (8000ad8 <NRF_RECV_DATA+0xfc>)
 8000a66:	f001 ff47 	bl	80028f8 <iprintf>

	CSN_SELECT_NRF();
 8000a6a:	f7ff fded 	bl	8000648 <CSN_SELECT_NRF>
	cmd=R_RX_PAYLOAD;
 8000a6e:	2361      	movs	r3, #97	@ 0x61
 8000a70:	733b      	strb	r3, [r7, #12]
	SPI_TX_MULTI( &cmd, 1);
 8000a72:	f107 030c 	add.w	r3, r7, #12
 8000a76:	2101      	movs	r1, #1
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f000 f88b 	bl	8000b94 <SPI_TX_MULTI>
	SPI_READ_MULTI(data_ptr_RECV,payLoad_width);//recieve data
 8000a7e:	7afb      	ldrb	r3, [r7, #11]
 8000a80:	4619      	mov	r1, r3
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f000 f8be 	bl	8000c04 <SPI_READ_MULTI>
	CSN_UNSELECT_NRF();
 8000a88:	f7ff fdee 	bl	8000668 <CSN_UNSELECT_NRF>

	cmd=FLUSH_RX;
 8000a8c:	23e2      	movs	r3, #226	@ 0xe2
 8000a8e:	733b      	strb	r3, [r7, #12]
	delay(20);
 8000a90:	2014      	movs	r0, #20
 8000a92:	f7ff fd85 	bl	80005a0 <delay>
	NRD_SEND_CMD(cmd); //flush rx fifo
 8000a96:	7b3b      	ldrb	r3, [r7, #12]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff ff72 	bl	8000982 <NRD_SEND_CMD>

	delay(10);
 8000a9e:	200a      	movs	r0, #10
 8000aa0:	f7ff fd7e 	bl	80005a0 <delay>

	if(tx_fifo_stat&(1<<5)){
 8000aa4:	7bbb      	ldrb	r3, [r7, #14]
 8000aa6:	f003 0320 	and.w	r3, r3, #32
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d008      	beq.n	8000ac0 <NRF_RECV_DATA+0xe4>
	printf("TX buffer became full ? \n \r");
 8000aae:	480b      	ldr	r0, [pc, #44]	@ (8000adc <NRF_RECV_DATA+0x100>)
 8000ab0:	f001 ff22 	bl	80028f8 <iprintf>
	 cmd=FLUSH_TX;
 8000ab4:	23e1      	movs	r3, #225	@ 0xe1
 8000ab6:	733b      	strb	r3, [r7, #12]
     NRD_SEND_CMD(cmd);
 8000ab8:	7b3b      	ldrb	r3, [r7, #12]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff61 	bl	8000982 <NRD_SEND_CMD>
	}


return payLoad_width;
 8000ac0:	7afb      	ldrb	r3, [r7, #11]

}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000090 	.word	0x20000090
 8000ad0:	080038b4 	.word	0x080038b4
 8000ad4:	080038d0 	.word	0x080038d0
 8000ad8:	080038e8 	.word	0x080038e8
 8000adc:	08003904 	.word	0x08003904

08000ae0 <SPI_INIT>:
#include"SPI.h"
#include"stdio.h"
#define AF05  (0x05)


void SPI_INIT(){
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
	//enable clock for GPIOA
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000ae4:	4b28      	ldr	r3, [pc, #160]	@ (8000b88 <SPI_INIT+0xa8>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae8:	4a27      	ldr	r2, [pc, #156]	@ (8000b88 <SPI_INIT+0xa8>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	6313      	str	r3, [r2, #48]	@ 0x30
	//set PA5, PA6 and PA7 to alternate function mode
	GPIOA->MODER|=GPIO_MODER_MODE5_1|GPIO_MODER_MODE6_1|GPIO_MODER_MODE7_1;
 8000af0:	4b26      	ldr	r3, [pc, #152]	@ (8000b8c <SPI_INIT+0xac>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a25      	ldr	r2, [pc, #148]	@ (8000b8c <SPI_INIT+0xac>)
 8000af6:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000afa:	6013      	str	r3, [r2, #0]
	//set which type of alternate function is
	GPIOA->AFR[0]|=(AF05<<20)|(AF05<<24)|(AF05<<28);
 8000afc:	4b23      	ldr	r3, [pc, #140]	@ (8000b8c <SPI_INIT+0xac>)
 8000afe:	6a1b      	ldr	r3, [r3, #32]
 8000b00:	4a22      	ldr	r2, [pc, #136]	@ (8000b8c <SPI_INIT+0xac>)
 8000b02:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000b06:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000b0a:	6213      	str	r3, [r2, #32]
	//enable clock access to SPI1
	RCC->APB2ENR|=RCC_APB2ENR_SPI1EN;
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <SPI_INIT+0xa8>)
 8000b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b10:	4a1d      	ldr	r2, [pc, #116]	@ (8000b88 <SPI_INIT+0xa8>)
 8000b12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b16:	6453      	str	r3, [r2, #68]	@ 0x44
	//set software slave managment
	SPI1->CR1|=SPI_CR1_SSM|SPI_CR1_SSI;
 8000b18:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b1e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000b22:	6013      	str	r3, [r2, #0]
	//set SPI in master mode
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_MSTR, 1);
 8000b24:	4b1a      	ldr	r3, [pc, #104]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a19      	ldr	r2, [pc, #100]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b2a:	f043 0304 	orr.w	r3, r3, #4
 8000b2e:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_BR,  3);
 8000b30:	4b17      	ldr	r3, [pc, #92]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000b38:	4a15      	ldr	r2, [pc, #84]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b3a:	f043 0318 	orr.w	r3, r3, #24
 8000b3e:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPHA, 0);
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b46:	f023 0301 	bic.w	r3, r3, #1
 8000b4a:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_CPOL, 0);
 8000b4c:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0f      	ldr	r2, [pc, #60]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b52:	f023 0302 	bic.w	r3, r3, #2
 8000b56:	6013      	str	r3, [r2, #0]
	//MODIFY_FIELD(SPI1->CR1, SPI_CR1_LSBFIRST, 1);
	SPI1->CR2 |= 0x4;
 8000b58:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b5e:	f043 0304 	orr.w	r3, r3, #4
 8000b62:	6053      	str	r3, [r2, #4]
	SPI1->CR1 |= 0x40; // Enabling SPI SPI periph
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b6e:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(SPI1->CR1, SPI_CR1_SPE, 1);
 8000b70:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a06      	ldr	r2, [pc, #24]	@ (8000b90 <SPI_INIT+0xb0>)
 8000b76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b7a:	6013      	str	r3, [r2, #0]
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40020000 	.word	0x40020000
 8000b90:	40013000 	.word	0x40013000

08000b94 <SPI_TX_MULTI>:

//send multiple bytes in case size>1
void SPI_TX_MULTI(uint8_t *data_ptr,int size){
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
int i=0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
uint8_t temp;
while(i<size){
 8000ba2:	e00f      	b.n	8000bc4 <SPI_TX_MULTI+0x30>
	while(!(SPI1->SR & (SPI_SR_TXE))){}
 8000ba4:	bf00      	nop
 8000ba6:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0f9      	beq.n	8000ba6 <SPI_TX_MULTI+0x12>
	SPI1->DR = data_ptr[i];
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	781a      	ldrb	r2, [r3, #0]
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000bbc:	60da      	str	r2, [r3, #12]
	i++;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
while(i<size){
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	dbeb      	blt.n	8000ba4 <SPI_TX_MULTI+0x10>
}
/*Wait until TXE is set*/
while(!(SPI1->SR & (SPI_SR_TXE))){}
 8000bcc:	bf00      	nop
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d0f9      	beq.n	8000bce <SPI_TX_MULTI+0x3a>

/*Wait for BUSY flag to reset*/
while((SPI1->SR & (SPI_SR_BSY))){}
 8000bda:	bf00      	nop
 8000bdc:	4b08      	ldr	r3, [pc, #32]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f9      	bne.n	8000bdc <SPI_TX_MULTI+0x48>

/*Clear OVR flag*/
temp = SPI1->DR;
 8000be8:	4b05      	ldr	r3, [pc, #20]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	72fb      	strb	r3, [r7, #11]
temp = SPI1->SR;
 8000bee:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <SPI_TX_MULTI+0x6c>)
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	72fb      	strb	r3, [r7, #11]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	40013000 	.word	0x40013000

08000c04 <SPI_READ_MULTI>:


void SPI_READ_MULTI(uint8_t *data_ptr,int size){
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
	while(size)
 8000c0e:	e013      	b.n	8000c38 <SPI_READ_MULTI+0x34>
	{
		/*Send dummy data*/
		SPI1->DR =0;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <SPI_READ_MULTI+0x48>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]

		/*Wait for RXNE flag to be set*/
		while(!(SPI1->SR & (SPI_SR_RXNE))){}
 8000c16:	bf00      	nop
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <SPI_READ_MULTI+0x48>)
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	f003 0301 	and.w	r3, r3, #1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d0f9      	beq.n	8000c18 <SPI_READ_MULTI+0x14>

		/*Read data from data register*/
		*data_ptr++ = (SPI1->DR);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <SPI_READ_MULTI+0x48>)
 8000c26:	68d9      	ldr	r1, [r3, #12]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	607a      	str	r2, [r7, #4]
 8000c2e:	b2ca      	uxtb	r2, r1
 8000c30:	701a      	strb	r2, [r3, #0]
		size--;
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	3b01      	subs	r3, #1
 8000c36:	603b      	str	r3, [r7, #0]
	while(size)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1e8      	bne.n	8000c10 <SPI_READ_MULTI+0xc>
	}
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	40013000 	.word	0x40013000

08000c50 <print>:

void SystemClock_Config(void);


void print(uint8_t data[], uint32_t len)
	{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
	int i=0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
	while(len--){
 8000c5e:	e009      	b.n	8000c74 <print+0x24>
		putchar(data[i]);
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f001 fe57 	bl	800291c <putchar>
		i++;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	3301      	adds	r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
	while(len--){
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	1e5a      	subs	r2, r3, #1
 8000c78:	603a      	str	r2, [r7, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1f0      	bne.n	8000c60 <print+0x10>
	}
	printf("\n \r");
 8000c7e:	4803      	ldr	r0, [pc, #12]	@ (8000c8c <print+0x3c>)
 8000c80:	f001 fe3a 	bl	80028f8 <iprintf>
	}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	08003920 	.word	0x08003920

08000c90 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	static int i=0;
	static int j=0;

    if (EXTI->PR & EXTI_PR_PR6) { // Check if interrupt occurred on PC6
 8000c94:	4b36      	ldr	r3, [pc, #216]	@ (8000d70 <EXTI9_5_IRQHandler+0xe0>)
 8000c96:	695b      	ldr	r3, [r3, #20]
 8000c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d02f      	beq.n	8000d00 <EXTI9_5_IRQHandler+0x70>
        EXTI->PR = EXTI_PR_PR6;   // Clear interrupt flag for PC6
 8000ca0:	4b33      	ldr	r3, [pc, #204]	@ (8000d70 <EXTI9_5_IRQHandler+0xe0>)
 8000ca2:	2240      	movs	r2, #64	@ 0x40
 8000ca4:	615a      	str	r2, [r3, #20]
    	i++;
 8000ca6:	4b33      	ldr	r3, [pc, #204]	@ (8000d74 <EXTI9_5_IRQHandler+0xe4>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	3301      	adds	r3, #1
 8000cac:	4a31      	ldr	r2, [pc, #196]	@ (8000d74 <EXTI9_5_IRQHandler+0xe4>)
 8000cae:	6013      	str	r3, [r2, #0]
        if(i%2==1){
 8000cb0:	4b30      	ldr	r3, [pc, #192]	@ (8000d74 <EXTI9_5_IRQHandler+0xe4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	bfb8      	it	lt
 8000cbc:	425b      	neglt	r3, r3
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d10f      	bne.n	8000ce2 <EXTI9_5_IRQHandler+0x52>
         printf("\n \r disabling GPS \n \r");
 8000cc2:	482d      	ldr	r0, [pc, #180]	@ (8000d78 <EXTI9_5_IRQHandler+0xe8>)
 8000cc4:	f001 fe18 	bl	80028f8 <iprintf>
        GPIOA->BSRR |=MAX30102_OFF_INDICATOR;
 8000cc8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000cce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cd2:	6193      	str	r3, [r2, #24]
        strcpy(ack_payload,DISABLE_GPS_COMMAND);
 8000cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8000d80 <EXTI9_5_IRQHandler+0xf0>)
 8000cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8000d84 <EXTI9_5_IRQHandler+0xf4>)
 8000cd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cdc:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ce0:	e00e      	b.n	8000d00 <EXTI9_5_IRQHandler+0x70>
        }
        else{
       	 printf("\n \r enabling GPS \n \r");
 8000ce2:	4829      	ldr	r0, [pc, #164]	@ (8000d88 <EXTI9_5_IRQHandler+0xf8>)
 8000ce4:	f001 fe08 	bl	80028f8 <iprintf>
        	 GPIOA->BSRR |=MAX30102_ON_INDICATOR;
 8000ce8:	4b24      	ldr	r3, [pc, #144]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a23      	ldr	r2, [pc, #140]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000cee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cf2:	6193      	str	r3, [r2, #24]
        	 strcpy(ack_payload, ACK_DEF_COMMAND);
 8000cf4:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <EXTI9_5_IRQHandler+0xf0>)
 8000cf6:	4a25      	ldr	r2, [pc, #148]	@ (8000d8c <EXTI9_5_IRQHandler+0xfc>)
 8000cf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cfc:	e883 0003 	stmia.w	r3, {r0, r1}
        }
        // Handle PC6 button press logic here
    }

    if (EXTI->PR & EXTI_PR_PR7) { // Check if interrupt occurred on PC7
 8000d00:	4b1b      	ldr	r3, [pc, #108]	@ (8000d70 <EXTI9_5_IRQHandler+0xe0>)
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d02f      	beq.n	8000d6c <EXTI9_5_IRQHandler+0xdc>
    	j++;
 8000d0c:	4b20      	ldr	r3, [pc, #128]	@ (8000d90 <EXTI9_5_IRQHandler+0x100>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	3301      	adds	r3, #1
 8000d12:	4a1f      	ldr	r2, [pc, #124]	@ (8000d90 <EXTI9_5_IRQHandler+0x100>)
 8000d14:	6013      	str	r3, [r2, #0]
        EXTI->PR = EXTI_PR_PR7;   // Clear interrupt flag for PC7
 8000d16:	4b16      	ldr	r3, [pc, #88]	@ (8000d70 <EXTI9_5_IRQHandler+0xe0>)
 8000d18:	2280      	movs	r2, #128	@ 0x80
 8000d1a:	615a      	str	r2, [r3, #20]
        if(j%2==1){
 8000d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d90 <EXTI9_5_IRQHandler+0x100>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	bfb8      	it	lt
 8000d28:	425b      	neglt	r3, r3
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d10f      	bne.n	8000d4e <EXTI9_5_IRQHandler+0xbe>
        printf("\n \r disabling MAX \n \r");
 8000d2e:	4819      	ldr	r0, [pc, #100]	@ (8000d94 <EXTI9_5_IRQHandler+0x104>)
 8000d30:	f001 fde2 	bl	80028f8 <iprintf>
        GPIOA->BSRR |=GPS_OFF_INDICATOR;
 8000d34:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a10      	ldr	r2, [pc, #64]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d3e:	6193      	str	r3, [r2, #24]
        strcpy(ack_payload,DISABLE_MAX_COMMAND);
 8000d40:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <EXTI9_5_IRQHandler+0xf0>)
 8000d42:	4a15      	ldr	r2, [pc, #84]	@ (8000d98 <EXTI9_5_IRQHandler+0x108>)
 8000d44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d48:	e883 0003 	stmia.w	r3, {r0, r1}
        	 GPIOA->BSRR |=GPS_ON_INDICATOR;
        	 strcpy(ack_payload, ACK_DEF_COMMAND);

    }
}
}
 8000d4c:	e00e      	b.n	8000d6c <EXTI9_5_IRQHandler+0xdc>
        	 printf("\n \r enabling MAX \n \r");
 8000d4e:	4813      	ldr	r0, [pc, #76]	@ (8000d9c <EXTI9_5_IRQHandler+0x10c>)
 8000d50:	f001 fdd2 	bl	80028f8 <iprintf>
        	 GPIOA->BSRR |=GPS_ON_INDICATOR;
 8000d54:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	4a08      	ldr	r2, [pc, #32]	@ (8000d7c <EXTI9_5_IRQHandler+0xec>)
 8000d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d5e:	6193      	str	r3, [r2, #24]
        	 strcpy(ack_payload, ACK_DEF_COMMAND);
 8000d60:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <EXTI9_5_IRQHandler+0xf0>)
 8000d62:	4a0a      	ldr	r2, [pc, #40]	@ (8000d8c <EXTI9_5_IRQHandler+0xfc>)
 8000d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d68:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40013c00 	.word	0x40013c00
 8000d74:	2000009c 	.word	0x2000009c
 8000d78:	08003924 	.word	0x08003924
 8000d7c:	40020000 	.word	0x40020000
 8000d80:	20000090 	.word	0x20000090
 8000d84:	0800393c 	.word	0x0800393c
 8000d88:	08003944 	.word	0x08003944
 8000d8c:	0800395c 	.word	0x0800395c
 8000d90:	200000a0 	.word	0x200000a0
 8000d94:	08003964 	.word	0x08003964
 8000d98:	0800397c 	.word	0x0800397c
 8000d9c:	08003984 	.word	0x08003984

08000da0 <lcd_initial_characters>:
void  lcd_initial_characters(){
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af02      	add	r7, sp, #8
uint8_t rotate=0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	71fb      	strb	r3, [r7, #7]
rotate=0x60;
 8000daa:	2360      	movs	r3, #96	@ 0x60
 8000dac:	71fb      	strb	r3, [r7, #7]
ST7789_WriteCommand(ST7789_MADCTL);
 8000dae:	2036      	movs	r0, #54	@ 0x36
 8000db0:	f000 fa8c 	bl	80012cc <ST7789_WriteCommand>
ST7789_WriteSmallData(rotate);
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 fabe 	bl	8001338 <ST7789_WriteSmallData>
ST7789_DrawImage(20,20,40,40,image_data_Image);
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000df4 <lcd_initial_characters+0x54>)
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2328      	movs	r3, #40	@ 0x28
 8000dc2:	2228      	movs	r2, #40	@ 0x28
 8000dc4:	2114      	movs	r1, #20
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f000 fcdb 	bl	8001782 <ST7789_DrawImage>
ST7789_DrawImage(20,70,40,40,spo2_image);
 8000dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000df8 <lcd_initial_characters+0x58>)
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2328      	movs	r3, #40	@ 0x28
 8000dd2:	2228      	movs	r2, #40	@ 0x28
 8000dd4:	2146      	movs	r1, #70	@ 0x46
 8000dd6:	2014      	movs	r0, #20
 8000dd8:	f000 fcd3 	bl	8001782 <ST7789_DrawImage>
ST7789_DrawImage(20,120,40,40,EARTH_IMAGE);
 8000ddc:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <lcd_initial_characters+0x5c>)
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2328      	movs	r3, #40	@ 0x28
 8000de2:	2228      	movs	r2, #40	@ 0x28
 8000de4:	2178      	movs	r1, #120	@ 0x78
 8000de6:	2014      	movs	r0, #20
 8000de8:	f000 fccb 	bl	8001782 <ST7789_DrawImage>
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	08003a50 	.word	0x08003a50
 8000df8:	08005350 	.word	0x08005350
 8000dfc:	080046d0 	.word	0x080046d0

08000e00 <convert_to_str>:


void convert_to_str(uint8_t RxData[],int recv_width,char str[]){
 8000e00:	b480      	push	{r7}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
int i=0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
while(recv_width--){
 8000e10:	e00a      	b.n	8000e28 <convert_to_str+0x28>
	str[i]=RxData[i];
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	68fa      	ldr	r2, [r7, #12]
 8000e16:	441a      	add	r2, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	440b      	add	r3, r1
 8000e1e:	7812      	ldrb	r2, [r2, #0]
 8000e20:	701a      	strb	r2, [r3, #0]
	i++;
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	3301      	adds	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
while(recv_width--){
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	1e5a      	subs	r2, r3, #1
 8000e2c:	60ba      	str	r2, [r7, #8]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1ef      	bne.n	8000e12 <convert_to_str+0x12>
}
str[i]='\0';
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	4413      	add	r3, r2
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
}
 8000e3c:	bf00      	nop
 8000e3e:	371c      	adds	r7, #28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <main>:


int main(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b0ac      	sub	sp, #176	@ 0xb0
 8000e4c:	af04      	add	r7, sp, #16

SystemClock_Config();
 8000e4e:	f000 f9b1 	bl	80011b4 <SystemClock_Config>
ST7789_Init();
 8000e52:	f000 fbc7 	bl	80015e4 <ST7789_Init>
delay(3000);
 8000e56:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000e5a:	f7ff fba1 	bl	80005a0 <delay>
uint8_t RxAddress[] = {0xB3,0xB4,0xB5,0xB6,0x05};
 8000e5e:	4aca      	ldr	r2, [pc, #808]	@ (8001188 <main+0x340>)
 8000e60:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000e64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e68:	6018      	str	r0, [r3, #0]
 8000e6a:	3304      	adds	r3, #4
 8000e6c:	7019      	strb	r1, [r3, #0]
uint8_t RxData[32] ;
uint8_t channel=10;
 8000e6e:	230a      	movs	r3, #10
 8000e70:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
usart_init();
 8000e74:	f000 fe7e 	bl	8001b74 <usart_init>
strcpy(ack_payload, ACK_DEF_COMMAND);
 8000e78:	4bc4      	ldr	r3, [pc, #784]	@ (800118c <main+0x344>)
 8000e7a:	4ac5      	ldr	r2, [pc, #788]	@ (8001190 <main+0x348>)
 8000e7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e80:	e883 0003 	stmia.w	r3, {r0, r1}
NRF_INIT();
 8000e84:	f7ff fd4c 	bl	8000920 <NRF_INIT>
NRF_PRX_CONFIG(RxAddress,channel);
 8000e88:	f897 2093 	ldrb.w	r2, [r7, #147]	@ 0x93
 8000e8c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000e90:	4611      	mov	r1, r2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fc6e 	bl	8000774 <NRF_PRX_CONFIG>
command_button_config();
 8000e98:	f000 fd20 	bl	80018dc <command_button_config>
printf("\n \rsetting up as PRX dynamic payload attemp \n \r");
 8000e9c:	48bd      	ldr	r0, [pc, #756]	@ (8001194 <main+0x34c>)
 8000e9e:	f001 fd2b 	bl	80028f8 <iprintf>
for(int i=0;i<=0x1D;i++){
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000ea8:	e011      	b.n	8000ece <main+0x86>
	printf("\n \r register %x is value %x \n \r",i,NRF_READ_REGISTER(i));
 8000eaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fc44 	bl	800073e <NRF_READ_REGISTER>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	461a      	mov	r2, r3
 8000eba:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000ebe:	48b6      	ldr	r0, [pc, #728]	@ (8001198 <main+0x350>)
 8000ec0:	f001 fd1a 	bl	80028f8 <iprintf>
for(int i=0;i<=0x1D;i++){
 8000ec4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000ec8:	3301      	adds	r3, #1
 8000eca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000ece:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000ed2:	2b1d      	cmp	r3, #29
 8000ed4:	dde9      	ble.n	8000eaa <main+0x62>
}

lcd_initial_characters();
 8000ed6:	f7ff ff63 	bl	8000da0 <lcd_initial_characters>

while(1){
	if(is_data_on_pipe(0)==1){
 8000eda:	2000      	movs	r0, #0
 8000edc:	f7ff fd63 	bl	80009a6 <is_data_on_pipe>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d1f9      	bne.n	8000eda <main+0x92>
		printf("\n \r recieved data \n \r");
 8000ee6:	48ad      	ldr	r0, [pc, #692]	@ (800119c <main+0x354>)
 8000ee8:	f001 fd06 	bl	80028f8 <iprintf>
		uint8_t recv_width=NRF_RECV_DATA(RxData);
 8000eec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fd73 	bl	80009dc <NRF_RECV_DATA>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
		print(RxData,recv_width);
 8000efc:	f897 2092 	ldrb.w	r2, [r7, #146]	@ 0x92
 8000f00:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fea2 	bl	8000c50 <print>
		char str[32];
		convert_to_str(RxData,recv_width,str);
 8000f0c:	f897 1092 	ldrb.w	r1, [r7, #146]	@ 0x92
 8000f10:	463a      	mov	r2, r7
 8000f12:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ff72 	bl	8000e00 <convert_to_str>
		char *delimeter="-";
 8000f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80011a0 <main+0x358>)
 8000f1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		char* tok=strtok(str,delimeter);
 8000f22:	463b      	mov	r3, r7
 8000f24:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f001 fd4b 	bl	80029c4 <strtok>
 8000f2e:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
		char clear_section[10];
		   memset(clear_section, ' ', sizeof(clear_section));
 8000f32:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000f36:	220a      	movs	r2, #10
 8000f38:	2120      	movs	r1, #32
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 fd39 	bl	80029b2 <memset>
		char heart_rate_data[10]={0};
 8000f40:	2300      	movs	r3, #0
 8000f42:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f44:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	809a      	strh	r2, [r3, #4]
		char spo2_data[10]={0};
 8000f4e:	2300      	movs	r3, #0
 8000f50:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f52:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	809a      	strh	r2, [r3, #4]
		char gps_data_lat[10]={0};
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	809a      	strh	r2, [r3, #4]
		char gps_data_long[10]={0};
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
 8000f6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	809a      	strh	r2, [r3, #4]
		int count_tok=0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		while(tok!=NULL){
 8000f7e:	e075      	b.n	800106c <main+0x224>
			printf("tok %s \n \r",tok);
 8000f80:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000f84:	4887      	ldr	r0, [pc, #540]	@ (80011a4 <main+0x35c>)
 8000f86:	f001 fcb7 	bl	80028f8 <iprintf>
			count_tok++;
 8000f8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f8e:	3301      	adds	r3, #1
 8000f90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			if(count_tok==1 && tok[0]=='H'){
 8000f94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d11b      	bne.n	8000fd4 <main+0x18c>
 8000f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b48      	cmp	r3, #72	@ 0x48
 8000fa4:	d116      	bne.n	8000fd4 <main+0x18c>
				memset(heart_rate_data,0,10);
 8000fa6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000faa:	220a      	movs	r2, #10
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fcff 	bl	80029b2 <memset>
				strcpy(heart_rate_data,tok+1);
 8000fb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 fdce 	bl	8002b62 <strcpy>
				printf("%s \n \r ",heart_rate_data);
 8000fc6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4876      	ldr	r0, [pc, #472]	@ (80011a8 <main+0x360>)
 8000fce:	f001 fc93 	bl	80028f8 <iprintf>
 8000fd2:	e044      	b.n	800105e <main+0x216>
			}
			else if(count_tok==2 && tok[0]=='O'){
 8000fd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d115      	bne.n	8001008 <main+0x1c0>
 8000fdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b4f      	cmp	r3, #79	@ 0x4f
 8000fe4:	d110      	bne.n	8001008 <main+0x1c0>
				memset(spo2_data,0,10);
 8000fe6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fea:	220a      	movs	r2, #10
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f001 fcdf 	bl	80029b2 <memset>
				strcpy(spo2_data,tok+1);
 8000ff4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fdae 	bl	8002b62 <strcpy>
 8001006:	e02a      	b.n	800105e <main+0x216>
			}
			else if(count_tok==3 && tok[0]=='G'){
 8001008:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800100c:	2b03      	cmp	r3, #3
 800100e:	d126      	bne.n	800105e <main+0x216>
 8001010:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b47      	cmp	r3, #71	@ 0x47
 8001018:	d121      	bne.n	800105e <main+0x216>
				char *delim=",";
 800101a:	4b64      	ldr	r3, [pc, #400]	@ (80011ac <main+0x364>)
 800101c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				char* tok2=strtok(tok+1,delim);
 8001020:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001024:	3301      	adds	r3, #1
 8001026:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800102a:	4618      	mov	r0, r3
 800102c:	f001 fcca 	bl	80029c4 <strtok>
 8001030:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
				strcpy(gps_data_lat,tok2);
 8001034:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001038:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800103c:	4618      	mov	r0, r3
 800103e:	f001 fd90 	bl	8002b62 <strcpy>
				tok2=strtok(NULL,delim);
 8001042:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8001046:	2000      	movs	r0, #0
 8001048:	f001 fcbc 	bl	80029c4 <strtok>
 800104c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
				strcpy(gps_data_long,tok2);
 8001050:	f107 0320 	add.w	r3, r7, #32
 8001054:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001058:	4618      	mov	r0, r3
 800105a:	f001 fd82 	bl	8002b62 <strcpy>
			}
			tok=strtok(NULL,delimeter);
 800105e:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001062:	2000      	movs	r0, #0
 8001064:	f001 fcae 	bl	80029c4 <strtok>
 8001068:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
		while(tok!=NULL){
 800106c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001070:	2b00      	cmp	r3, #0
 8001072:	d185      	bne.n	8000f80 <main+0x138>

		}
	//first clear previous text
	 ST7789_WriteString(100, 20, clear_section, Font_11x18, LIGHT_BLUE, LIGHT_BLUE); // Display Data on LCD
 8001074:	4b4e      	ldr	r3, [pc, #312]	@ (80011b0 <main+0x368>)
 8001076:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800107a:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 800107e:	9202      	str	r2, [sp, #8]
 8001080:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 8001084:	9201      	str	r2, [sp, #4]
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	9200      	str	r2, [sp, #0]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	460a      	mov	r2, r1
 800108e:	2114      	movs	r1, #20
 8001090:	2064      	movs	r0, #100	@ 0x64
 8001092:	f000 fa5f 	bl	8001554 <ST7789_WriteString>
	 ST7789_WriteString(100, 80, clear_section, Font_11x18, LIGHT_BLUE, LIGHT_BLUE); // Display Data on LCD
 8001096:	4b46      	ldr	r3, [pc, #280]	@ (80011b0 <main+0x368>)
 8001098:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800109c:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010a0:	9202      	str	r2, [sp, #8]
 80010a2:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010a6:	9201      	str	r2, [sp, #4]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	9200      	str	r2, [sp, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	460a      	mov	r2, r1
 80010b0:	2150      	movs	r1, #80	@ 0x50
 80010b2:	2064      	movs	r0, #100	@ 0x64
 80010b4:	f000 fa4e 	bl	8001554 <ST7789_WriteString>
	 ST7789_WriteString(100, 120, clear_section, Font_11x18, LIGHT_BLUE, LIGHT_BLUE); // Display Data on LCD
 80010b8:	4b3d      	ldr	r3, [pc, #244]	@ (80011b0 <main+0x368>)
 80010ba:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80010be:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010c2:	9202      	str	r2, [sp, #8]
 80010c4:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010c8:	9201      	str	r2, [sp, #4]
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	460a      	mov	r2, r1
 80010d2:	2178      	movs	r1, #120	@ 0x78
 80010d4:	2064      	movs	r0, #100	@ 0x64
 80010d6:	f000 fa3d 	bl	8001554 <ST7789_WriteString>
	 ST7789_WriteString(100, 140, clear_section, Font_11x18, LIGHT_BLUE, LIGHT_BLUE); // Display Data on LCD
 80010da:	4b35      	ldr	r3, [pc, #212]	@ (80011b0 <main+0x368>)
 80010dc:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80010e0:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010e4:	9202      	str	r2, [sp, #8]
 80010e6:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 80010ea:	9201      	str	r2, [sp, #4]
 80010ec:	685a      	ldr	r2, [r3, #4]
 80010ee:	9200      	str	r2, [sp, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	460a      	mov	r2, r1
 80010f4:	218c      	movs	r1, #140	@ 0x8c
 80010f6:	2064      	movs	r0, #100	@ 0x64
 80010f8:	f000 fa2c 	bl	8001554 <ST7789_WriteString>

	ST7789_WriteString(100, 20, heart_rate_data, Font_11x18, WHITE, LIGHT_BLUE); // Display Data on LCD
 80010fc:	4b2c      	ldr	r3, [pc, #176]	@ (80011b0 <main+0x368>)
 80010fe:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001102:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 8001106:	9202      	str	r2, [sp, #8]
 8001108:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800110c:	9201      	str	r2, [sp, #4]
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	9200      	str	r2, [sp, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	460a      	mov	r2, r1
 8001116:	2114      	movs	r1, #20
 8001118:	2064      	movs	r0, #100	@ 0x64
 800111a:	f000 fa1b 	bl	8001554 <ST7789_WriteString>
	ST7789_WriteString(100, 80, spo2_data, Font_11x18, WHITE, LIGHT_BLUE); // Display Data on LCD
 800111e:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <main+0x368>)
 8001120:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001124:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 8001128:	9202      	str	r2, [sp, #8]
 800112a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800112e:	9201      	str	r2, [sp, #4]
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	9200      	str	r2, [sp, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	460a      	mov	r2, r1
 8001138:	2150      	movs	r1, #80	@ 0x50
 800113a:	2064      	movs	r0, #100	@ 0x64
 800113c:	f000 fa0a 	bl	8001554 <ST7789_WriteString>
	ST7789_WriteString(100, 120, gps_data_lat, Font_11x18, WHITE, LIGHT_BLUE); // Display Data on LCD
 8001140:	4b1b      	ldr	r3, [pc, #108]	@ (80011b0 <main+0x368>)
 8001142:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001146:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 800114a:	9202      	str	r2, [sp, #8]
 800114c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001150:	9201      	str	r2, [sp, #4]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	9200      	str	r2, [sp, #0]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	460a      	mov	r2, r1
 800115a:	2178      	movs	r1, #120	@ 0x78
 800115c:	2064      	movs	r0, #100	@ 0x64
 800115e:	f000 f9f9 	bl	8001554 <ST7789_WriteString>
	ST7789_WriteString(100, 140, gps_data_long, Font_11x18, WHITE, LIGHT_BLUE); // Display Data on LCD
 8001162:	4b13      	ldr	r3, [pc, #76]	@ (80011b0 <main+0x368>)
 8001164:	f107 0120 	add.w	r1, r7, #32
 8001168:	f244 32bb 	movw	r2, #17339	@ 0x43bb
 800116c:	9202      	str	r2, [sp, #8]
 800116e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001172:	9201      	str	r2, [sp, #4]
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	9200      	str	r2, [sp, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	460a      	mov	r2, r1
 800117c:	218c      	movs	r1, #140	@ 0x8c
 800117e:	2064      	movs	r0, #100	@ 0x64
 8001180:	f000 f9e8 	bl	8001554 <ST7789_WriteString>
	if(is_data_on_pipe(0)==1){
 8001184:	e6a9      	b.n	8000eda <main+0x92>
 8001186:	bf00      	nop
 8001188:	08003a20 	.word	0x08003a20
 800118c:	20000090 	.word	0x20000090
 8001190:	0800395c 	.word	0x0800395c
 8001194:	0800399c 	.word	0x0800399c
 8001198:	080039cc 	.word	0x080039cc
 800119c:	080039ec 	.word	0x080039ec
 80011a0:	08003a04 	.word	0x08003a04
 80011a4:	08003a08 	.word	0x08003a08
 80011a8:	08003a14 	.word	0x08003a14
 80011ac:	08003a1c 	.word	0x08003a1c
 80011b0:	08006d2c 	.word	0x08006d2c

080011b4 <SystemClock_Config>:

}

}
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	2230      	movs	r2, #48	@ 0x30
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 fbf5 	bl	80029b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	4b28      	ldr	r3, [pc, #160]	@ (8001280 <SystemClock_Config+0xcc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a27      	ldr	r2, [pc, #156]	@ (8001280 <SystemClock_Config+0xcc>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <SystemClock_Config+0xcc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <SystemClock_Config+0xd0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <SystemClock_Config+0xd0>)
 80011fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <SystemClock_Config+0xd0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001210:	2302      	movs	r3, #2
 8001212:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001214:	2301      	movs	r3, #1
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001218:	2310      	movs	r3, #16
 800121a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121c:	2302      	movs	r3, #2
 800121e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001220:	2300      	movs	r3, #0
 8001222:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001224:	2308      	movs	r3, #8
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001228:	23c0      	movs	r3, #192	@ 0xc0
 800122a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800122c:	2304      	movs	r3, #4
 800122e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001230:	2308      	movs	r3, #8
 8001232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001234:	f107 0320 	add.w	r3, r7, #32
 8001238:	4618      	mov	r0, r3
 800123a:	f000 fe37 	bl	8001eac <HAL_RCC_OscConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001244:	f000 f820 	bl	8001288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001248:	230f      	movs	r3, #15
 800124a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124c:	2302      	movs	r3, #2
 800124e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001254:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001258:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	2103      	movs	r1, #3
 8001266:	4618      	mov	r0, r3
 8001268:	f001 f898 	bl	800239c <HAL_RCC_ClockConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001272:	f000 f809 	bl	8001288 <Error_Handler>
  }
}
 8001276:	bf00      	nop
 8001278:	3750      	adds	r7, #80	@ 0x50
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40007000 	.word	0x40007000

08001288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800128c:	b672      	cpsid	i
}
 800128e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <Error_Handler+0x8>

08001294 <st7789_spi_init>:

const tImage Spo2 = { spo2_image, 40, 40,
    16 };

void st7789_spi_init()
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
    SPI_INIT();
 8001298:	f7ff fc22 	bl	8000ae0 <SPI_INIT>

    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; // Enable GPIOB clock for Pins PB4 (BL), PB5 (DC), PB6 (CS), and PB7 (RST)
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <st7789_spi_init+0x30>)
 800129e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a0:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <st7789_spi_init+0x30>)
 80012a2:	f043 0302 	orr.w	r3, r3, #2
 80012a6:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Configure DC, RST, CS, and BL pins */
    GPIOB->MODER &= ~(GPIO_MODER_MODE5_Msk | GPIO_MODER_MODE6_Msk | GPIO_MODER_MODE7_Msk | GPIO_MODER_MODE4_Msk);
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <st7789_spi_init+0x34>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <st7789_spi_init+0x34>)
 80012ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80012b2:	6013      	str	r3, [r2, #0]
    // Clear the mode bits for PB4, PB5, PB6, and PB7

    GPIOB->MODER |= (GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 | GPIO_MODER_MODE7_0 | GPIO_MODER_MODE4_0);
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <st7789_spi_init+0x34>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a03      	ldr	r2, [pc, #12]	@ (80012c8 <st7789_spi_init+0x34>)
 80012ba:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 80012be:	6013      	str	r3, [r2, #0]
    // Set PB4, PB5, PB6, and PB7 to output mode (01)
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400

080012cc <ST7789_WriteCommand>:


void ST7789_WriteCommand(uint8_t cmd)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = GPIOB_BSRR_RESET_DC; // DC Low indicating Command
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <ST7789_WriteCommand+0x34>)
 80012d8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80012dc:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 80012de:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <ST7789_WriteCommand+0x34>)
 80012e0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80012e4:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(&cmd,  1);
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	2101      	movs	r1, #1
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fc52 	bl	8000b94 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 80012f0:	4b03      	ldr	r3, [pc, #12]	@ (8001300 <ST7789_WriteCommand+0x34>)
 80012f2:	2240      	movs	r2, #64	@ 0x40
 80012f4:	619a      	str	r2, [r3, #24]
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40020400 	.word	0x40020400

08001304 <ST7789_WriteData>:

 void ST7789_WriteData(uint8_t *buff, uint32_t buff_size)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	GPIOB->BSRR = GPIOB_BSRR_SET_DC;
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <ST7789_WriteData+0x30>)
 8001310:	2220      	movs	r2, #32
 8001312:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 8001314:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <ST7789_WriteData+0x30>)
 8001316:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800131a:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(buff, buff_size);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fc37 	bl	8000b94 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 8001326:	4b03      	ldr	r3, [pc, #12]	@ (8001334 <ST7789_WriteData+0x30>)
 8001328:	2240      	movs	r2, #64	@ 0x40
 800132a:	619a      	str	r2, [r3, #24]
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40020400 	.word	0x40020400

08001338 <ST7789_WriteSmallData>:

 void ST7789_WriteSmallData(uint8_t data)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = GPIOB_BSRR_SET_DC; // DC High indicating Data
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <ST7789_WriteSmallData+0x30>)
 8001344:	2220      	movs	r2, #32
 8001346:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = GPIOB_BSRR_RESET_CS; // Chip Select Low
 8001348:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <ST7789_WriteSmallData+0x30>)
 800134a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800134e:	619a      	str	r2, [r3, #24]
	SPI_TX_MULTI(&data, 1);
 8001350:	1dfb      	adds	r3, r7, #7
 8001352:	2101      	movs	r1, #1
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fc1d 	bl	8000b94 <SPI_TX_MULTI>
	GPIOB->BSRR = GPIOB_BSRR_SET_CS; // Chip Select High
 800135a:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <ST7789_WriteSmallData+0x30>)
 800135c:	2240      	movs	r2, #64	@ 0x40
 800135e:	619a      	str	r2, [r3, #24]
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40020400 	.word	0x40020400

0800136c <ST7789_SetAddressWindow>:

 void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	4604      	mov	r4, r0
 8001374:	4608      	mov	r0, r1
 8001376:	4611      	mov	r1, r2
 8001378:	461a      	mov	r2, r3
 800137a:	4623      	mov	r3, r4
 800137c:	80fb      	strh	r3, [r7, #6]
 800137e:	4603      	mov	r3, r0
 8001380:	80bb      	strh	r3, [r7, #4]
 8001382:	460b      	mov	r3, r1
 8001384:	807b      	strh	r3, [r7, #2]
 8001386:	4613      	mov	r3, r2
 8001388:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 800138a:	88fb      	ldrh	r3, [r7, #6]
 800138c:	82fb      	strh	r3, [r7, #22]
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001392:	88bb      	ldrh	r3, [r7, #4]
 8001394:	827b      	strh	r3, [r7, #18]
 8001396:	883b      	ldrh	r3, [r7, #0]
 8001398:	823b      	strh	r3, [r7, #16]

	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET);
 800139a:	202a      	movs	r0, #42	@ 0x2a
 800139c:	f7ff ff96 	bl	80012cc <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 80013a0:	8afb      	ldrh	r3, [r7, #22]
 80013a2:	0a1b      	lsrs	r3, r3, #8
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	733b      	strb	r3, [r7, #12]
 80013aa:	8afb      	ldrh	r3, [r7, #22]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	737b      	strb	r3, [r7, #13]
 80013b0:	8abb      	ldrh	r3, [r7, #20]
 80013b2:	0a1b      	lsrs	r3, r3, #8
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	73bb      	strb	r3, [r7, #14]
 80013ba:	8abb      	ldrh	r3, [r7, #20]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	2104      	movs	r1, #4
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff ff9c 	bl	8001304 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80013cc:	202b      	movs	r0, #43	@ 0x2b
 80013ce:	f7ff ff7d 	bl	80012cc <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80013d2:	8a7b      	ldrh	r3, [r7, #18]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	723b      	strb	r3, [r7, #8]
 80013dc:	8a7b      	ldrh	r3, [r7, #18]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	727b      	strb	r3, [r7, #9]
 80013e2:	8a3b      	ldrh	r3, [r7, #16]
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	72bb      	strb	r3, [r7, #10]
 80013ec:	8a3b      	ldrh	r3, [r7, #16]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	2104      	movs	r1, #4
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff83 	bl	8001304 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80013fe:	202c      	movs	r0, #44	@ 0x2c
 8001400:	f7ff ff64 	bl	80012cc <ST7789_WriteCommand>
}
 8001404:	bf00      	nop
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd90      	pop	{r4, r7, pc}

0800140c <ST7789_Fill_Color>:

void ST7789_Fill_Color(uint16_t color)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001416:	f240 133f 	movw	r3, #319	@ 0x13f
 800141a:	22ef      	movs	r2, #239	@ 0xef
 800141c:	2100      	movs	r1, #0
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ffa4 	bl	800136c <ST7789_SetAddressWindow>

	uint16_t j;
	for (i = 0; i < ST7789_WIDTH; i++)
 8001424:	2300      	movs	r3, #0
 8001426:	81fb      	strh	r3, [r7, #14]
 8001428:	e01a      	b.n	8001460 <ST7789_Fill_Color+0x54>
			for (j = 0; j < ST7789_HEIGHT; j++) {
 800142a:	2300      	movs	r3, #0
 800142c:	81bb      	strh	r3, [r7, #12]
 800142e:	e010      	b.n	8001452 <ST7789_Fill_Color+0x46>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001430:	88fb      	ldrh	r3, [r7, #6]
 8001432:	0a1b      	lsrs	r3, r3, #8
 8001434:	b29b      	uxth	r3, r3
 8001436:	b2db      	uxtb	r3, r3
 8001438:	723b      	strb	r3, [r7, #8]
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	727b      	strb	r3, [r7, #9]
				ST7789_WriteData(data, sizeof(data));
 8001440:	f107 0308 	add.w	r3, r7, #8
 8001444:	2102      	movs	r1, #2
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff ff5c 	bl	8001304 <ST7789_WriteData>
			for (j = 0; j < ST7789_HEIGHT; j++) {
 800144c:	89bb      	ldrh	r3, [r7, #12]
 800144e:	3301      	adds	r3, #1
 8001450:	81bb      	strh	r3, [r7, #12]
 8001452:	89bb      	ldrh	r3, [r7, #12]
 8001454:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001458:	d3ea      	bcc.n	8001430 <ST7789_Fill_Color+0x24>
	for (i = 0; i < ST7789_WIDTH; i++)
 800145a:	89fb      	ldrh	r3, [r7, #14]
 800145c:	3301      	adds	r3, #1
 800145e:	81fb      	strh	r3, [r7, #14]
 8001460:	89fb      	ldrh	r3, [r7, #14]
 8001462:	2bef      	cmp	r3, #239	@ 0xef
 8001464:	d9e1      	bls.n	800142a <ST7789_Fill_Color+0x1e>
			}

}
 8001466:	bf00      	nop
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <ST7789_WriteChar>:

void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001470:	b082      	sub	sp, #8
 8001472:	b580      	push	{r7, lr}
 8001474:	b088      	sub	sp, #32
 8001476:	af00      	add	r7, sp, #0
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
 800147e:	460b      	mov	r3, r1
 8001480:	80bb      	strh	r3, [r7, #4]
 8001482:	4613      	mov	r3, r2
 8001484:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8001486:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800148a:	461a      	mov	r2, r3
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	4413      	add	r3, r2
 8001490:	b29b      	uxth	r3, r3
 8001492:	3b01      	subs	r3, #1
 8001494:	b29a      	uxth	r2, r3
 8001496:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800149a:	4619      	mov	r1, r3
 800149c:	88bb      	ldrh	r3, [r7, #4]
 800149e:	440b      	add	r3, r1
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	3b01      	subs	r3, #1
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	88b9      	ldrh	r1, [r7, #4]
 80014a8:	88f8      	ldrh	r0, [r7, #6]
 80014aa:	f7ff ff5f 	bl	800136c <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	e041      	b.n	8001538 <ST7789_WriteChar+0xc8>
		b = font.data[(ch - 32) * font.height + i];
 80014b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014b6:	78fb      	ldrb	r3, [r7, #3]
 80014b8:	3b20      	subs	r3, #32
 80014ba:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80014be:	fb01 f303 	mul.w	r3, r1, r3
 80014c2:	4619      	mov	r1, r3
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	440b      	add	r3, r1
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 80014d0:	2300      	movs	r3, #0
 80014d2:	61bb      	str	r3, [r7, #24]
 80014d4:	e027      	b.n	8001526 <ST7789_WriteChar+0xb6>
			if ((b << j) & 0x8000) {
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00e      	beq.n	8001504 <ST7789_WriteChar+0x94>
				uint8_t data[] = {color >> 8, color & 0xFF};
 80014e6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80014e8:	0a1b      	lsrs	r3, r3, #8
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	743b      	strb	r3, [r7, #16]
 80014f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 80014f6:	f107 0310 	add.w	r3, r7, #16
 80014fa:	2102      	movs	r1, #2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff01 	bl	8001304 <ST7789_WriteData>
 8001502:	e00d      	b.n	8001520 <ST7789_WriteChar+0xb0>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001504:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001506:	0a1b      	lsrs	r3, r3, #8
 8001508:	b29b      	uxth	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	733b      	strb	r3, [r7, #12]
 800150e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001510:	b2db      	uxtb	r3, r3
 8001512:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	2102      	movs	r1, #2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fef2 	bl	8001304 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	3301      	adds	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
 8001526:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800152a:	461a      	mov	r2, r3
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	4293      	cmp	r3, r2
 8001530:	d3d1      	bcc.n	80014d6 <ST7789_WriteChar+0x66>
	for (i = 0; i < font.height; i++) {
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3301      	adds	r3, #1
 8001536:	61fb      	str	r3, [r7, #28]
 8001538:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800153c:	461a      	mov	r2, r3
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	4293      	cmp	r3, r2
 8001542:	d3b7      	bcc.n	80014b4 <ST7789_WriteChar+0x44>
			}
		}
	}

}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3720      	adds	r7, #32
 800154a:	46bd      	mov	sp, r7
 800154c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001550:	b002      	add	sp, #8
 8001552:	4770      	bx	lr

08001554 <ST7789_WriteString>:

void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001554:	b082      	sub	sp, #8
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af04      	add	r7, sp, #16
 800155c:	603a      	str	r2, [r7, #0]
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	4603      	mov	r3, r0
 8001562:	80fb      	strh	r3, [r7, #6]
 8001564:	460b      	mov	r3, r1
 8001566:	80bb      	strh	r3, [r7, #4]

	while (*str) {
 8001568:	e02e      	b.n	80015c8 <ST7789_WriteString+0x74>
		if (x + font.width >= ST7789_WIDTH) {
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	7d3a      	ldrb	r2, [r7, #20]
 800156e:	4413      	add	r3, r2
 8001570:	2bef      	cmp	r3, #239	@ 0xef
 8001572:	dd14      	ble.n	800159e <ST7789_WriteString+0x4a>
			x = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8001578:	7d7b      	ldrb	r3, [r7, #21]
 800157a:	461a      	mov	r2, r3
 800157c:	88bb      	ldrh	r3, [r7, #4]
 800157e:	4413      	add	r3, r2
 8001580:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8001582:	88bb      	ldrh	r3, [r7, #4]
 8001584:	7d7a      	ldrb	r2, [r7, #21]
 8001586:	4413      	add	r3, r2
 8001588:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800158c:	da21      	bge.n	80015d2 <ST7789_WriteString+0x7e>
				break;
			}

			if (*str == ' ') {
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b20      	cmp	r3, #32
 8001594:	d103      	bne.n	800159e <ST7789_WriteString+0x4a>
				// skip spaces in the beginning of the new line
				str++;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	3301      	adds	r3, #1
 800159a:	603b      	str	r3, [r7, #0]
				continue;
 800159c:	e014      	b.n	80015c8 <ST7789_WriteString+0x74>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	781a      	ldrb	r2, [r3, #0]
 80015a2:	88b9      	ldrh	r1, [r7, #4]
 80015a4:	88f8      	ldrh	r0, [r7, #6]
 80015a6:	8c3b      	ldrh	r3, [r7, #32]
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	8bbb      	ldrh	r3, [r7, #28]
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f7ff ff5c 	bl	8001470 <ST7789_WriteChar>
		x += font.width;
 80015b8:	7d3b      	ldrb	r3, [r7, #20]
 80015ba:	461a      	mov	r2, r3
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4413      	add	r3, r2
 80015c0:	80fb      	strh	r3, [r7, #6]
		str++;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	603b      	str	r3, [r7, #0]
	while (*str) {
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d1cc      	bne.n	800156a <ST7789_WriteString+0x16>
	}

}
 80015d0:	e000      	b.n	80015d4 <ST7789_WriteString+0x80>
				break;
 80015d2:	bf00      	nop
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015de:	b002      	add	sp, #8
 80015e0:	4770      	bx	lr
	...

080015e4 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b08b      	sub	sp, #44	@ 0x2c
 80015e8:	af00      	add	r7, sp, #0
	st7789_spi_init();
 80015ea:	f7ff fe53 	bl	8001294 <st7789_spi_init>
	delay(25);
 80015ee:	2019      	movs	r0, #25
 80015f0:	f7fe ffd6 	bl	80005a0 <delay>
	GPIOB->BSRR = GPIOB_BSRR_RESET_RST;
 80015f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001720 <ST7789_Init+0x13c>)
 80015f6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015fa:	619a      	str	r2, [r3, #24]
	delay(50);
 80015fc:	2032      	movs	r0, #50	@ 0x32
 80015fe:	f7fe ffcf 	bl	80005a0 <delay>
	GPIOB->BSRR = GPIOB_BSRR_SET_RST;
 8001602:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <ST7789_Init+0x13c>)
 8001604:	2280      	movs	r2, #128	@ 0x80
 8001606:	619a      	str	r2, [r3, #24]
    delay(50);
 8001608:	2032      	movs	r0, #50	@ 0x32
 800160a:	f7fe ffc9 	bl	80005a0 <delay>
    ST7789_WriteCommand(ST7789_SWRESET);
 800160e:	2001      	movs	r0, #1
 8001610:	f7ff fe5c 	bl	80012cc <ST7789_WriteCommand>
    delay(100);
 8001614:	2064      	movs	r0, #100	@ 0x64
 8001616:	f7fe ffc3 	bl	80005a0 <delay>
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 800161a:	203a      	movs	r0, #58	@ 0x3a
 800161c:	f7ff fe56 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8001620:	2055      	movs	r0, #85	@ 0x55
 8001622:	f7ff fe89 	bl	8001338 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001626:	20b2      	movs	r0, #178	@ 0xb2
 8001628:	f7ff fe50 	bl	80012cc <ST7789_WriteCommand>
	uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 800162c:	4a3d      	ldr	r2, [pc, #244]	@ (8001724 <ST7789_Init+0x140>)
 800162e:	f107 0320 	add.w	r3, r7, #32
 8001632:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001636:	6018      	str	r0, [r3, #0]
 8001638:	3304      	adds	r3, #4
 800163a:	7019      	strb	r1, [r3, #0]
	ST7789_WriteData(data, sizeof(data));
 800163c:	f107 0320 	add.w	r3, r7, #32
 8001640:	2105      	movs	r1, #5
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fe5e 	bl	8001304 <ST7789_WriteData>

	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001648:	20b7      	movs	r0, #183	@ 0xb7
 800164a:	f7ff fe3f 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800164e:	2035      	movs	r0, #53	@ 0x35
 8001650:	f7ff fe72 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001654:	20bb      	movs	r0, #187	@ 0xbb
 8001656:	f7ff fe39 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	0.725v (default 0.75v for 0x20)
 800165a:	2020      	movs	r0, #32
 800165c:	f7ff fe6c 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL
 8001660:	20c0      	movs	r0, #192	@ 0xc0
 8001662:	f7ff fe33 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8001666:	202c      	movs	r0, #44	@ 0x2c
 8001668:	f7ff fe66 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 800166c:	20c2      	movs	r0, #194	@ 0xc2
 800166e:	f7ff fe2d 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8001672:	2001      	movs	r0, #1
 8001674:	f7ff fe60 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001678:	20c3      	movs	r0, #195	@ 0xc3
 800167a:	f7ff fe27 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0b);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800167e:	200b      	movs	r0, #11
 8001680:	f7ff fe5a 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001684:	20c4      	movs	r0, #196	@ 0xc4
 8001686:	f7ff fe21 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 800168a:	2020      	movs	r0, #32
 800168c:	f7ff fe54 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001690:	20c6      	movs	r0, #198	@ 0xc6
 8001692:	f7ff fe1b 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8001696:	200f      	movs	r0, #15
 8001698:	f7ff fe4e 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 800169c:	20d0      	movs	r0, #208	@ 0xd0
 800169e:	f7ff fe15 	bl	80012cc <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 80016a2:	20a4      	movs	r0, #164	@ 0xa4
 80016a4:	f7ff fe48 	bl	8001338 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 80016a8:	20a1      	movs	r0, #161	@ 0xa1
 80016aa:	f7ff fe45 	bl	8001338 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80016ae:	20e0      	movs	r0, #224	@ 0xe0
 80016b0:	f7ff fe0c 	bl	80012cc <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <ST7789_Init+0x144>)
 80016b6:	f107 0410 	add.w	r4, r7, #16
 80016ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016bc:	c407      	stmia	r4!, {r0, r1, r2}
 80016be:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80016c0:	f107 0310 	add.w	r3, r7, #16
 80016c4:	210e      	movs	r1, #14
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fe1c 	bl	8001304 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80016cc:	20e1      	movs	r0, #225	@ 0xe1
 80016ce:	f7ff fdfd 	bl	80012cc <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <ST7789_Init+0x148>)
 80016d4:	463c      	mov	r4, r7
 80016d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016d8:	c407      	stmia	r4!, {r0, r1, r2}
 80016da:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80016dc:	463b      	mov	r3, r7
 80016de:	210e      	movs	r1, #14
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fe0f 	bl	8001304 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80016e6:	2021      	movs	r0, #33	@ 0x21
 80016e8:	f7ff fdf0 	bl	80012cc <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80016ec:	2011      	movs	r0, #17
 80016ee:	f7ff fded 	bl	80012cc <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80016f2:	2013      	movs	r0, #19
 80016f4:	f7ff fdea 	bl	80012cc <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on
 80016f8:	2029      	movs	r0, #41	@ 0x29
 80016fa:	f7ff fde7 	bl	80012cc <ST7789_WriteCommand>

  	delay(120);
 80016fe:	2078      	movs	r0, #120	@ 0x78
 8001700:	f7fe ff4e 	bl	80005a0 <delay>

  	GPIOB->BSRR = GPIOB_BSRR_SET_PB4;  // Set PB4 high
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <ST7789_Init+0x13c>)
 8001706:	2210      	movs	r2, #16
 8001708:	619a      	str	r2, [r3, #24]

  	delay(50);
 800170a:	2032      	movs	r0, #50	@ 0x32
 800170c:	f7fe ff48 	bl	80005a0 <delay>
	ST7789_Fill_Color(LIGHT_BLUE);				//	Fill with Black.
 8001710:	f244 30bb 	movw	r0, #17339	@ 0x43bb
 8001714:	f7ff fe7a 	bl	800140c <ST7789_Fill_Color>
}
 8001718:	bf00      	nop
 800171a:	372c      	adds	r7, #44	@ 0x2c
 800171c:	46bd      	mov	sp, r7
 800171e:	bd90      	pop	{r4, r7, pc}
 8001720:	40020400 	.word	0x40020400
 8001724:	08003a28 	.word	0x08003a28
 8001728:	08003a30 	.word	0x08003a30
 800172c:	08003a40 	.word	0x08003a40

08001730 <ST7789_DrawPixel>:

void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	80fb      	strh	r3, [r7, #6]
 800173a:	460b      	mov	r3, r1
 800173c:	80bb      	strh	r3, [r7, #4]
 800173e:	4613      	mov	r3, r2
 8001740:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	2bef      	cmp	r3, #239	@ 0xef
 8001746:	d818      	bhi.n	800177a <ST7789_DrawPixel+0x4a>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800174e:	d214      	bcs.n	800177a <ST7789_DrawPixel+0x4a>

	ST7789_SetAddressWindow(x, y, x, y);
 8001750:	88bb      	ldrh	r3, [r7, #4]
 8001752:	88fa      	ldrh	r2, [r7, #6]
 8001754:	88b9      	ldrh	r1, [r7, #4]
 8001756:	88f8      	ldrh	r0, [r7, #6]
 8001758:	f7ff fe08 	bl	800136c <ST7789_SetAddressWindow>
	uint8_t data[] = {color >> 8, color & 0xFF};
 800175c:	887b      	ldrh	r3, [r7, #2]
 800175e:	0a1b      	lsrs	r3, r3, #8
 8001760:	b29b      	uxth	r3, r3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	733b      	strb	r3, [r7, #12]
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	737b      	strb	r3, [r7, #13]
	ST7789_WriteData(data, sizeof(data));
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	2102      	movs	r1, #2
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fdc6 	bl	8001304 <ST7789_WriteData>
 8001778:	e000      	b.n	800177c <ST7789_DrawPixel+0x4c>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 800177a:	bf00      	nop
}
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <ST7789_DrawImage>:


void ST7789_DrawImage(uint16_t x, uint16_t y, uint16_t width, uint16_t height, const uint16_t *imageData)
{
 8001782:	b590      	push	{r4, r7, lr}
 8001784:	b085      	sub	sp, #20
 8001786:	af00      	add	r7, sp, #0
 8001788:	4604      	mov	r4, r0
 800178a:	4608      	mov	r0, r1
 800178c:	4611      	mov	r1, r2
 800178e:	461a      	mov	r2, r3
 8001790:	4623      	mov	r3, r4
 8001792:	80fb      	strh	r3, [r7, #6]
 8001794:	4603      	mov	r3, r0
 8001796:	80bb      	strh	r3, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	807b      	strh	r3, [r7, #2]
 800179c:	4613      	mov	r3, r2
 800179e:	803b      	strh	r3, [r7, #0]
    for (uint16_t row = 0; row < height; row++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	81fb      	strh	r3, [r7, #14]
 80017a4:	e023      	b.n	80017ee <ST7789_DrawImage+0x6c>
        for (uint16_t col = 0; col < width; col++) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	81bb      	strh	r3, [r7, #12]
 80017aa:	e019      	b.n	80017e0 <ST7789_DrawImage+0x5e>
            uint16_t color = imageData[row * width + col];
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	fb03 f202 	mul.w	r2, r3, r2
 80017b4:	89bb      	ldrh	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	6a3a      	ldr	r2, [r7, #32]
 80017bc:	4413      	add	r3, r2
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	817b      	strh	r3, [r7, #10]
            ST7789_DrawPixel(x + col, y + row, color);
 80017c2:	88fa      	ldrh	r2, [r7, #6]
 80017c4:	89bb      	ldrh	r3, [r7, #12]
 80017c6:	4413      	add	r3, r2
 80017c8:	b298      	uxth	r0, r3
 80017ca:	88ba      	ldrh	r2, [r7, #4]
 80017cc:	89fb      	ldrh	r3, [r7, #14]
 80017ce:	4413      	add	r3, r2
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	897a      	ldrh	r2, [r7, #10]
 80017d4:	4619      	mov	r1, r3
 80017d6:	f7ff ffab 	bl	8001730 <ST7789_DrawPixel>
        for (uint16_t col = 0; col < width; col++) {
 80017da:	89bb      	ldrh	r3, [r7, #12]
 80017dc:	3301      	adds	r3, #1
 80017de:	81bb      	strh	r3, [r7, #12]
 80017e0:	89ba      	ldrh	r2, [r7, #12]
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d3e1      	bcc.n	80017ac <ST7789_DrawImage+0x2a>
    for (uint16_t row = 0; row < height; row++) {
 80017e8:	89fb      	ldrh	r3, [r7, #14]
 80017ea:	3301      	adds	r3, #1
 80017ec:	81fb      	strh	r3, [r7, #14]
 80017ee:	89fa      	ldrh	r2, [r7, #14]
 80017f0:	883b      	ldrh	r3, [r7, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d3d7      	bcc.n	80017a6 <ST7789_DrawImage+0x24>
        }
    }
}
 80017f6:	bf00      	nop
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd90      	pop	{r4, r7, pc}

08001800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	2b00      	cmp	r3, #0
 8001810:	db0b      	blt.n	800182a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	f003 021f 	and.w	r2, r3, #31
 8001818:	4907      	ldr	r1, [pc, #28]	@ (8001838 <__NVIC_EnableIRQ+0x38>)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	095b      	lsrs	r3, r3, #5
 8001820:	2001      	movs	r0, #1
 8001822:	fa00 f202 	lsl.w	r2, r0, r2
 8001826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000e100 	.word	0xe000e100

0800183c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	2b00      	cmp	r3, #0
 800184e:	db0a      	blt.n	8001866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	b2da      	uxtb	r2, r3
 8001854:	490c      	ldr	r1, [pc, #48]	@ (8001888 <__NVIC_SetPriority+0x4c>)
 8001856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185a:	0112      	lsls	r2, r2, #4
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	440b      	add	r3, r1
 8001860:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001864:	e00a      	b.n	800187c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4908      	ldr	r1, [pc, #32]	@ (800188c <__NVIC_SetPriority+0x50>)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	3b04      	subs	r3, #4
 8001874:	0112      	lsls	r2, r2, #4
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	440b      	add	r3, r1
 800187a:	761a      	strb	r2, [r3, #24]
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000e100 	.word	0xe000e100
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <setup_enable_status_leds>:
#include"status_leds_command_buttons.h"




void setup_enable_status_leds(){
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER8, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <setup_enable_status_leds+0x48>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800189c:	4a0e      	ldr	r2, [pc, #56]	@ (80018d8 <setup_enable_status_leds+0x48>)
 800189e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
	MODIFY_FIELD(GPIOA->MODER, GPIO_MODER_MODER9, ESF_GPIO_MODER_OUTPUT); // NSS pin for now4 as outpu
 80018a4:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80018ac:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b2:	6013      	str	r3, [r2, #0]
	GPIOA->BSRR |=GPS_ON_INDICATOR;
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a07      	ldr	r2, [pc, #28]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018be:	6193      	str	r3, [r2, #24]
	GPIOA->BSRR |=MAX30102_ON_INDICATOR;
 80018c0:	4b05      	ldr	r3, [pc, #20]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a04      	ldr	r2, [pc, #16]	@ (80018d8 <setup_enable_status_leds+0x48>)
 80018c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ca:	6193      	str	r3, [r2, #24]
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	40020000 	.word	0x40020000

080018dc <command_button_config>:


void  command_button_config(){
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
	  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; // Enable GPIOC clock
 80018e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001960 <command_button_config+0x84>)
 80018e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001960 <command_button_config+0x84>)
 80018e6:	f043 0304 	orr.w	r3, r3, #4
 80018ea:	6313      	str	r3, [r2, #48]	@ 0x30
	    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // Enable SYSCFG clock
 80018ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001960 <command_button_config+0x84>)
 80018ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001960 <command_button_config+0x84>)
 80018f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018f6:	6453      	str	r3, [r2, #68]	@ 0x44

	    // Configure PC6 and PC7 as inputs with pull-up resistors
	    GPIOC->MODER &= ~(GPIO_MODER_MODER6 | GPIO_MODER_MODER7); // Input mode for PC6 and PC7
 80018f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001964 <command_button_config+0x88>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a19      	ldr	r2, [pc, #100]	@ (8001964 <command_button_config+0x88>)
 80018fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001902:	6013      	str	r3, [r2, #0]
	    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6 | GPIO_PUPDR_PUPDR7); // Clear pull-up/down bits
 8001904:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <command_button_config+0x88>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <command_button_config+0x88>)
 800190a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800190e:	60d3      	str	r3, [r2, #12]
	    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR7_0); // Enable pull-up for PC6 and PC7
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <command_button_config+0x88>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	4a13      	ldr	r2, [pc, #76]	@ (8001964 <command_button_config+0x88>)
 8001916:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 800191a:	60d3      	str	r3, [r2, #12]

	    // Configure PC6 and PC7 as sources for EXTI6 and EXTI7
	    SYSCFG->EXTICR[1] &= ~(SYSCFG_EXTICR2_EXTI6 | SYSCFG_EXTICR2_EXTI7); // Clear bits
 800191c:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <command_button_config+0x8c>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4a11      	ldr	r2, [pc, #68]	@ (8001968 <command_button_config+0x8c>)
 8001922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001926:	60d3      	str	r3, [r2, #12]
	    SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC | SYSCFG_EXTICR2_EXTI7_PC); // Map PC6 and PC7
 8001928:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <command_button_config+0x8c>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	4a0e      	ldr	r2, [pc, #56]	@ (8001968 <command_button_config+0x8c>)
 800192e:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8001932:	60d3      	str	r3, [r2, #12]

	    // Configure EXTI lines for falling edge trigger and unmask them
	    EXTI->IMR |= (EXTI_IMR_MR6 | EXTI_IMR_MR7); // Unmask EXTI6 and EXTI7
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <command_button_config+0x90>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a0c      	ldr	r2, [pc, #48]	@ (800196c <command_button_config+0x90>)
 800193a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800193e:	6013      	str	r3, [r2, #0]
	    EXTI->FTSR |= (EXTI_FTSR_TR6 | EXTI_FTSR_TR7); // Falling edge trigger for EXTI6 and EXTI7
 8001940:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <command_button_config+0x90>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	4a09      	ldr	r2, [pc, #36]	@ (800196c <command_button_config+0x90>)
 8001946:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800194a:	60d3      	str	r3, [r2, #12]

	    // Enable EXTI9_5 interrupt in NVIC for PC6 and PC7
	    NVIC_EnableIRQ(EXTI9_5_IRQn);
 800194c:	2017      	movs	r0, #23
 800194e:	f7ff ff57 	bl	8001800 <__NVIC_EnableIRQ>
	    NVIC_SetPriority(EXTI9_5_IRQn, 2); // Set priority
 8001952:	2102      	movs	r1, #2
 8001954:	2017      	movs	r0, #23
 8001956:	f7ff ff71 	bl	800183c <__NVIC_SetPriority>
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40020800 	.word	0x40020800
 8001968:	40013800 	.word	0x40013800
 800196c:	40013c00 	.word	0x40013c00

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <MemManage_Handler+0x4>

08001988 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <UsageFault_Handler+0x4>

08001998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  return 1;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <_kill>:

int _kill(int pid, int sig)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019dc:	f001 f894 	bl	8002b08 <__errno>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2216      	movs	r2, #22
 80019e4:	601a      	str	r2, [r3, #0]
  return -1;
 80019e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_exit>:

void _exit (int status)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019fa:	f04f 31ff 	mov.w	r1, #4294967295
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ffe7 	bl	80019d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <_exit+0x12>

08001a08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e00a      	b.n	8001a30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a1a:	f000 f923 	bl	8001c64 <__io_getchar>
 8001a1e:	4601      	mov	r1, r0
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	60ba      	str	r2, [r7, #8]
 8001a26:	b2ca      	uxtb	r2, r1
 8001a28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	dbf0      	blt.n	8001a1a <_read+0x12>
  }

  return len;
 8001a38:	687b      	ldr	r3, [r7, #4]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b086      	sub	sp, #24
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	60f8      	str	r0, [r7, #12]
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	e009      	b.n	8001a68 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	60ba      	str	r2, [r7, #8]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f8f3 	bl	8001c48 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	3301      	adds	r3, #1
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	dbf1      	blt.n	8001a54 <_write+0x12>
  }
  return len;
 8001a70:	687b      	ldr	r3, [r7, #4]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <_close>:

int _close(int file)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa2:	605a      	str	r2, [r3, #4]
  return 0;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <_isatty>:

int _isatty(int file)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aba:	2301      	movs	r3, #1
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3714      	adds	r7, #20
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
	...

08001ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aec:	4a14      	ldr	r2, [pc, #80]	@ (8001b40 <_sbrk+0x5c>)
 8001aee:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <_sbrk+0x60>)
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af8:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <_sbrk+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d102      	bne.n	8001b06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b00:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <_sbrk+0x64>)
 8001b02:	4a12      	ldr	r2, [pc, #72]	@ (8001b4c <_sbrk+0x68>)
 8001b04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b06:	4b10      	ldr	r3, [pc, #64]	@ (8001b48 <_sbrk+0x64>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d207      	bcs.n	8001b24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b14:	f000 fff8 	bl	8002b08 <__errno>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e009      	b.n	8001b38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b24:	4b08      	ldr	r3, [pc, #32]	@ (8001b48 <_sbrk+0x64>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2a:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <_sbrk+0x64>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <_sbrk+0x64>)
 8001b34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b36:	68fb      	ldr	r3, [r7, #12]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20020000 	.word	0x20020000
 8001b44:	00000400 	.word	0x00000400
 8001b48:	200000a4 	.word	0x200000a4
 8001b4c:	200001f8 	.word	0x200001f8

08001b50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <SystemInit+0x20>)
 8001b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b5a:	4a05      	ldr	r2, [pc, #20]	@ (8001b70 <SystemInit+0x20>)
 8001b5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <usart_init>:
 *  usart get and put and usart init
 */

#include "usart.h"

void usart_init() {
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN; // Enable USART2 clock
 8001b78:	4b1a      	ldr	r3, [pc, #104]	@ (8001be4 <usart_init+0x70>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	4a19      	ldr	r2, [pc, #100]	@ (8001be4 <usart_init+0x70>)
 8001b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b82:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  // Enable GPIOA clock
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <usart_init+0x70>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	4a16      	ldr	r2, [pc, #88]	@ (8001be4 <usart_init+0x70>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6313      	str	r3, [r2, #48]	@ 0x30

    // Set PA2 and PA3 as alternate function
    GPIOA->MODER |= (ALTERNATE_MODE << GPIO_MODER_MODER2_Pos);
 8001b90:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <usart_init+0x74>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a14      	ldr	r2, [pc, #80]	@ (8001be8 <usart_init+0x74>)
 8001b96:	f043 0320 	orr.w	r3, r3, #32
 8001b9a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (ALTERNATE_MODE << GPIO_MODER_MODER3_Pos);
 8001b9c:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <usart_init+0x74>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a11      	ldr	r2, [pc, #68]	@ (8001be8 <usart_init+0x74>)
 8001ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ba6:	6013      	str	r3, [r2, #0]

    // Set PA2 to USART_TX and PA3 to USART_RX
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos); // TX alternate function
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <usart_init+0x74>)
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <usart_init+0x74>)
 8001bae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bb2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL3_Pos); // RX alternate function
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <usart_init+0x74>)
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001be8 <usart_init+0x74>)
 8001bba:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8001bbe:	6213      	str	r3, [r2, #32]

    // Enable USART, transmitter, and receiver
    USART2->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <usart_init+0x78>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	4a09      	ldr	r2, [pc, #36]	@ (8001bec <usart_init+0x78>)
 8001bc6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bca:	f043 030c 	orr.w	r3, r3, #12
 8001bce:	60d3      	str	r3, [r2, #12]

    // Set baud rate to 9600 (make sure BAUD_9600 is defined based on your clock setup)
    USART2->BRR = BAUD_9600;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <usart_init+0x78>)
 8001bd2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001bd6:	609a      	str	r2, [r3, #8]

    // Test character output to verify USART setup
   // USART2->DR = 'B';
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020000 	.word	0x40020000
 8001bec:	40004400 	.word	0x40004400

08001bf0 <usart_out>:

void usart_out(char ch) {
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & USART_SR_TXE)) {
 8001bfa:	bf00      	nop
 8001bfc:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <usart_out+0x2c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f9      	beq.n	8001bfc <usart_out+0xc>
        // Wait until transmit buffer is empty
    }
    USART2->DR = ch;
 8001c08:	4a04      	ldr	r2, [pc, #16]	@ (8001c1c <usart_out+0x2c>)
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	6053      	str	r3, [r2, #4]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40004400 	.word	0x40004400

08001c20 <usart_get>:
    while (*string) {
        usart_out(*string++);
    }
}

char usart_get() {
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
    while (!(USART2->SR & USART_SR_RXNE)) {
 8001c24:	bf00      	nop
 8001c26:	4b07      	ldr	r3, [pc, #28]	@ (8001c44 <usart_get+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0320 	and.w	r3, r3, #32
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f9      	beq.n	8001c26 <usart_get+0x6>
        // Wait until receive buffer is not empty
    }
    return USART2->DR;
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <usart_get+0x24>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	b2db      	uxtb	r3, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40004400 	.word	0x40004400

08001c48 <__io_putchar>:

// Override weak symbols for printf and getchar compatibility
int __io_putchar(int ch) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
    usart_out((char)ch); // Send character using USART
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ffcb 	bl	8001bf0 <usart_out>
    return ch;           // Return the character for compatibility
 8001c5a:	687b      	ldr	r3, [r7, #4]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <__io_getchar>:

int __io_getchar(void) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
    return usart_get();  // Receive character using USART
 8001c68:	f7ff ffda 	bl	8001c20 <usart_get>
 8001c6c:	4603      	mov	r3, r0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c78:	f7ff ff6a 	bl	8001b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c7c:	480c      	ldr	r0, [pc, #48]	@ (8001cb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c7e:	490d      	ldr	r1, [pc, #52]	@ (8001cb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c80:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c84:	e002      	b.n	8001c8c <LoopCopyDataInit>

08001c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8a:	3304      	adds	r3, #4

08001c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c90:	d3f9      	bcc.n	8001c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c92:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c94:	4c0a      	ldr	r4, [pc, #40]	@ (8001cc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c98:	e001      	b.n	8001c9e <LoopFillZerobss>

08001c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c9c:	3204      	adds	r2, #4

08001c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca0:	d3fb      	bcc.n	8001c9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f000 ff37 	bl	8002b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ca6:	f7ff f8cf 	bl	8000e48 <main>
  bx  lr    
 8001caa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001cb8:	08006e34 	.word	0x08006e34
  ldr r2, =_sbss
 8001cbc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001cc0:	200001f8 	.word	0x200001f8

08001cc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cc4:	e7fe      	b.n	8001cc4 <ADC_IRQHandler>
	...

08001cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd0:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <HAL_InitTick+0x54>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4b12      	ldr	r3, [pc, #72]	@ (8001d20 <HAL_InitTick+0x58>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f000 f8d4 	bl	8001e94 <HAL_SYSTICK_Config>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00e      	b.n	8001d14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b0f      	cmp	r3, #15
 8001cfa:	d80a      	bhi.n	8001d12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f000 f8aa 	bl	8001e5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d08:	4a06      	ldr	r2, [pc, #24]	@ (8001d24 <HAL_InitTick+0x5c>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e000      	b.n	8001d14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000004 	.word	0x20000004

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	200000a8 	.word	0x200000a8

08001d40 <__NVIC_GetPriorityGrouping>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_SetPriority>:
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	6039      	str	r1, [r7, #0]
 8001d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	db0a      	blt.n	8001d86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	490c      	ldr	r1, [pc, #48]	@ (8001da8 <__NVIC_SetPriority+0x4c>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	0112      	lsls	r2, r2, #4
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	440b      	add	r3, r1
 8001d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d84:	e00a      	b.n	8001d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4908      	ldr	r1, [pc, #32]	@ (8001dac <__NVIC_SetPriority+0x50>)
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	3b04      	subs	r3, #4
 8001d94:	0112      	lsls	r2, r2, #4
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	440b      	add	r3, r1
 8001d9a:	761a      	strb	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000e100 	.word	0xe000e100
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b089      	sub	sp, #36	@ 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f1c3 0307 	rsb	r3, r3, #7
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	bf28      	it	cs
 8001dce:	2304      	movcs	r3, #4
 8001dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	2b06      	cmp	r3, #6
 8001dd8:	d902      	bls.n	8001de0 <NVIC_EncodePriority+0x30>
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3b03      	subs	r3, #3
 8001dde:	e000      	b.n	8001de2 <NVIC_EncodePriority+0x32>
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	f04f 32ff 	mov.w	r2, #4294967295
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43da      	mvns	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	401a      	ands	r2, r3
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	43d9      	mvns	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e08:	4313      	orrs	r3, r2
         );
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3724      	adds	r7, #36	@ 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e28:	d301      	bcc.n	8001e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e00f      	b.n	8001e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e58 <SysTick_Config+0x40>)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e36:	210f      	movs	r1, #15
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3c:	f7ff ff8e 	bl	8001d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e40:	4b05      	ldr	r3, [pc, #20]	@ (8001e58 <SysTick_Config+0x40>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e46:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <SysTick_Config+0x40>)
 8001e48:	2207      	movs	r2, #7
 8001e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	e000e010 	.word	0xe000e010

08001e5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
 8001e68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6e:	f7ff ff67 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001e72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68b9      	ldr	r1, [r7, #8]
 8001e78:	6978      	ldr	r0, [r7, #20]
 8001e7a:	f7ff ff99 	bl	8001db0 <NVIC_EncodePriority>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e84:	4611      	mov	r1, r2
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ff68 	bl	8001d5c <__NVIC_SetPriority>
}
 8001e8c:	bf00      	nop
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ffbb 	bl	8001e18 <SysTick_Config>
 8001ea2:	4603      	mov	r3, r0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e267      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d075      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eca:	4b88      	ldr	r3, [pc, #544]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d00c      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ed6:	4b85      	ldr	r3, [pc, #532]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d112      	bne.n	8001f08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ee2:	4b82      	ldr	r3, [pc, #520]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eee:	d10b      	bne.n	8001f08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef0:	4b7e      	ldr	r3, [pc, #504]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d05b      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x108>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d157      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e242      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f10:	d106      	bne.n	8001f20 <HAL_RCC_OscConfig+0x74>
 8001f12:	4b76      	ldr	r3, [pc, #472]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a75      	ldr	r2, [pc, #468]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e01d      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x98>
 8001f2a:	4b70      	ldr	r3, [pc, #448]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a6f      	ldr	r2, [pc, #444]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	4b6d      	ldr	r3, [pc, #436]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a6c      	ldr	r2, [pc, #432]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e00b      	b.n	8001f5c <HAL_RCC_OscConfig+0xb0>
 8001f44:	4b69      	ldr	r3, [pc, #420]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a68      	ldr	r2, [pc, #416]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	4b66      	ldr	r3, [pc, #408]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a65      	ldr	r2, [pc, #404]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff fee0 	bl	8001d28 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff fedc 	bl	8001d28 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e207      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7e:	4b5b      	ldr	r3, [pc, #364]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0xc0>
 8001f8a:	e014      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fecc 	bl	8001d28 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fec8 	bl	8001d28 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	@ 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e1f3      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa6:	4b51      	ldr	r3, [pc, #324]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0xe8>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d063      	beq.n	800208a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00b      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fce:	4b47      	ldr	r3, [pc, #284]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d11c      	bne.n	8002014 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fda:	4b44      	ldr	r3, [pc, #272]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d116      	bne.n	8002014 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe6:	4b41      	ldr	r3, [pc, #260]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d005      	beq.n	8001ffe <HAL_RCC_OscConfig+0x152>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d001      	beq.n	8001ffe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e1c7      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4937      	ldr	r1, [pc, #220]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800200e:	4313      	orrs	r3, r2
 8002010:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	e03a      	b.n	800208a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201c:	4b34      	ldr	r3, [pc, #208]	@ (80020f0 <HAL_RCC_OscConfig+0x244>)
 800201e:	2201      	movs	r2, #1
 8002020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002022:	f7ff fe81 	bl	8001d28 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800202a:	f7ff fe7d 	bl	8001d28 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e1a8      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203c:	4b2b      	ldr	r3, [pc, #172]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0f0      	beq.n	800202a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002048:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	4925      	ldr	r1, [pc, #148]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]
 800205c:	e015      	b.n	800208a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205e:	4b24      	ldr	r3, [pc, #144]	@ (80020f0 <HAL_RCC_OscConfig+0x244>)
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff fe60 	bl	8001d28 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800206c:	f7ff fe5c 	bl	8001d28 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e187      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207e:	4b1b      	ldr	r3, [pc, #108]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d036      	beq.n	8002104 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d016      	beq.n	80020cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <HAL_RCC_OscConfig+0x248>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a4:	f7ff fe40 	bl	8001d28 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ac:	f7ff fe3c 	bl	8001d28 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e167      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020be:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <HAL_RCC_OscConfig+0x240>)
 80020c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0f0      	beq.n	80020ac <HAL_RCC_OscConfig+0x200>
 80020ca:	e01b      	b.n	8002104 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020cc:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <HAL_RCC_OscConfig+0x248>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d2:	f7ff fe29 	bl	8001d28 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d8:	e00e      	b.n	80020f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff fe25 	bl	8001d28 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d907      	bls.n	80020f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e150      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
 80020ec:	40023800 	.word	0x40023800
 80020f0:	42470000 	.word	0x42470000
 80020f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f8:	4b88      	ldr	r3, [pc, #544]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80020fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1ea      	bne.n	80020da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 8097 	beq.w	8002240 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002116:	4b81      	ldr	r3, [pc, #516]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10f      	bne.n	8002142 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	4b7d      	ldr	r3, [pc, #500]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	4a7c      	ldr	r2, [pc, #496]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800212c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002130:	6413      	str	r3, [r2, #64]	@ 0x40
 8002132:	4b7a      	ldr	r3, [pc, #488]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800213e:	2301      	movs	r3, #1
 8002140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002142:	4b77      	ldr	r3, [pc, #476]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214a:	2b00      	cmp	r3, #0
 800214c:	d118      	bne.n	8002180 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800214e:	4b74      	ldr	r3, [pc, #464]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a73      	ldr	r2, [pc, #460]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800215a:	f7ff fde5 	bl	8001d28 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002162:	f7ff fde1 	bl	8001d28 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e10c      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002174:	4b6a      	ldr	r3, [pc, #424]	@ (8002320 <HAL_RCC_OscConfig+0x474>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d106      	bne.n	8002196 <HAL_RCC_OscConfig+0x2ea>
 8002188:	4b64      	ldr	r3, [pc, #400]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800218a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218c:	4a63      	ldr	r2, [pc, #396]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6713      	str	r3, [r2, #112]	@ 0x70
 8002194:	e01c      	b.n	80021d0 <HAL_RCC_OscConfig+0x324>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2b05      	cmp	r3, #5
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x30c>
 800219e:	4b5f      	ldr	r3, [pc, #380]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a2:	4a5e      	ldr	r2, [pc, #376]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021aa:	4b5c      	ldr	r3, [pc, #368]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ae:	4a5b      	ldr	r2, [pc, #364]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b6:	e00b      	b.n	80021d0 <HAL_RCC_OscConfig+0x324>
 80021b8:	4b58      	ldr	r3, [pc, #352]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021bc:	4a57      	ldr	r2, [pc, #348]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c4:	4b55      	ldr	r3, [pc, #340]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c8:	4a54      	ldr	r2, [pc, #336]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021ca:	f023 0304 	bic.w	r3, r3, #4
 80021ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d015      	beq.n	8002204 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d8:	f7ff fda6 	bl	8001d28 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021de:	e00a      	b.n	80021f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e0:	f7ff fda2 	bl	8001d28 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e0cb      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f6:	4b49      	ldr	r3, [pc, #292]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80021f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0ee      	beq.n	80021e0 <HAL_RCC_OscConfig+0x334>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002204:	f7ff fd90 	bl	8001d28 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800220a:	e00a      	b.n	8002222 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220c:	f7ff fd8c 	bl	8001d28 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e0b5      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002222:	4b3e      	ldr	r3, [pc, #248]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1ee      	bne.n	800220c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800222e:	7dfb      	ldrb	r3, [r7, #23]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d105      	bne.n	8002240 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002234:	4b39      	ldr	r3, [pc, #228]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002238:	4a38      	ldr	r2, [pc, #224]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800223a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800223e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 80a1 	beq.w	800238c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800224a:	4b34      	ldr	r3, [pc, #208]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b08      	cmp	r3, #8
 8002254:	d05c      	beq.n	8002310 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d141      	bne.n	80022e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800225e:	4b31      	ldr	r3, [pc, #196]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002264:	f7ff fd60 	bl	8001d28 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800226c:	f7ff fd5c 	bl	8001d28 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e087      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227e:	4b27      	ldr	r3, [pc, #156]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69da      	ldr	r2, [r3, #28]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	019b      	lsls	r3, r3, #6
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a0:	085b      	lsrs	r3, r3, #1
 80022a2:	3b01      	subs	r3, #1
 80022a4:	041b      	lsls	r3, r3, #16
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	491b      	ldr	r1, [pc, #108]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ba:	f7ff fd35 	bl	8001d28 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c2:	f7ff fd31 	bl	8001d28 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e05c      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x416>
 80022e0:	e054      	b.n	800238c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <HAL_RCC_OscConfig+0x478>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e8:	f7ff fd1e 	bl	8001d28 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f0:	f7ff fd1a 	bl	8001d28 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e045      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x470>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x444>
 800230e:	e03d      	b.n	800238c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d107      	bne.n	8002328 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e038      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
 800231c:	40023800 	.word	0x40023800
 8002320:	40007000 	.word	0x40007000
 8002324:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002328:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <HAL_RCC_OscConfig+0x4ec>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d028      	beq.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d121      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	429a      	cmp	r2, r3
 8002350:	d11a      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002358:	4013      	ands	r3, r2
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800235e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002360:	4293      	cmp	r3, r2
 8002362:	d111      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236e:	085b      	lsrs	r3, r3, #1
 8002370:	3b01      	subs	r3, #1
 8002372:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d107      	bne.n	8002388 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40023800 	.word	0x40023800

0800239c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0cc      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023b0:	4b68      	ldr	r3, [pc, #416]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d90c      	bls.n	80023d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023be:	4b65      	ldr	r3, [pc, #404]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c6:	4b63      	ldr	r3, [pc, #396]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0b8      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d020      	beq.n	8002426 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d005      	beq.n	80023fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023f0:	4b59      	ldr	r3, [pc, #356]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	4a58      	ldr	r2, [pc, #352]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002408:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	4a52      	ldr	r2, [pc, #328]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002412:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002414:	4b50      	ldr	r3, [pc, #320]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	494d      	ldr	r1, [pc, #308]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d044      	beq.n	80024bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d107      	bne.n	800244a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243a:	4b47      	ldr	r3, [pc, #284]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d119      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e07f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d003      	beq.n	800245a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002456:	2b03      	cmp	r3, #3
 8002458:	d107      	bne.n	800246a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800245a:	4b3f      	ldr	r3, [pc, #252]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d109      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e06f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800246a:	4b3b      	ldr	r3, [pc, #236]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e067      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800247a:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f023 0203 	bic.w	r2, r3, #3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4934      	ldr	r1, [pc, #208]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	4313      	orrs	r3, r2
 800248a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800248c:	f7ff fc4c 	bl	8001d28 <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002492:	e00a      	b.n	80024aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002494:	f7ff fc48 	bl	8001d28 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e04f      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 020c 	and.w	r2, r3, #12
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d1eb      	bne.n	8002494 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024bc:	4b25      	ldr	r3, [pc, #148]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d20c      	bcs.n	80024e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b22      	ldr	r3, [pc, #136]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d2:	4b20      	ldr	r3, [pc, #128]	@ (8002554 <HAL_RCC_ClockConfig+0x1b8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d001      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e032      	b.n	800254a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d008      	beq.n	8002502 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024f0:	4b19      	ldr	r3, [pc, #100]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	4916      	ldr	r1, [pc, #88]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d009      	beq.n	8002522 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800250e:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	490e      	ldr	r1, [pc, #56]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	4313      	orrs	r3, r2
 8002520:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002522:	f000 f821 	bl	8002568 <HAL_RCC_GetSysClockFreq>
 8002526:	4602      	mov	r2, r0
 8002528:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <HAL_RCC_ClockConfig+0x1bc>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	091b      	lsrs	r3, r3, #4
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	490a      	ldr	r1, [pc, #40]	@ (800255c <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	5ccb      	ldrb	r3, [r1, r3]
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	4a09      	ldr	r2, [pc, #36]	@ (8002560 <HAL_RCC_ClockConfig+0x1c4>)
 800253c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800253e:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff fbc0 	bl	8001cc8 <HAL_InitTick>

  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40023c00 	.word	0x40023c00
 8002558:	40023800 	.word	0x40023800
 800255c:	08006d34 	.word	0x08006d34
 8002560:	20000000 	.word	0x20000000
 8002564:	20000004 	.word	0x20000004

08002568 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002568:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800256c:	b094      	sub	sp, #80	@ 0x50
 800256e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002580:	4b79      	ldr	r3, [pc, #484]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b08      	cmp	r3, #8
 800258a:	d00d      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x40>
 800258c:	2b08      	cmp	r3, #8
 800258e:	f200 80e1 	bhi.w	8002754 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <HAL_RCC_GetSysClockFreq+0x34>
 8002596:	2b04      	cmp	r3, #4
 8002598:	d003      	beq.n	80025a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800259a:	e0db      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b73      	ldr	r3, [pc, #460]	@ (800276c <HAL_RCC_GetSysClockFreq+0x204>)
 800259e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025a0:	e0db      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025a2:	4b73      	ldr	r3, [pc, #460]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x208>)
 80025a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025a6:	e0d8      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d063      	beq.n	8002686 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025be:	4b6a      	ldr	r3, [pc, #424]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	099b      	lsrs	r3, r3, #6
 80025c4:	2200      	movs	r2, #0
 80025c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80025d2:	2300      	movs	r3, #0
 80025d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80025d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80025da:	4622      	mov	r2, r4
 80025dc:	462b      	mov	r3, r5
 80025de:	f04f 0000 	mov.w	r0, #0
 80025e2:	f04f 0100 	mov.w	r1, #0
 80025e6:	0159      	lsls	r1, r3, #5
 80025e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ec:	0150      	lsls	r0, r2, #5
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	4621      	mov	r1, r4
 80025f4:	1a51      	subs	r1, r2, r1
 80025f6:	6139      	str	r1, [r7, #16]
 80025f8:	4629      	mov	r1, r5
 80025fa:	eb63 0301 	sbc.w	r3, r3, r1
 80025fe:	617b      	str	r3, [r7, #20]
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800260c:	4659      	mov	r1, fp
 800260e:	018b      	lsls	r3, r1, #6
 8002610:	4651      	mov	r1, sl
 8002612:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002616:	4651      	mov	r1, sl
 8002618:	018a      	lsls	r2, r1, #6
 800261a:	4651      	mov	r1, sl
 800261c:	ebb2 0801 	subs.w	r8, r2, r1
 8002620:	4659      	mov	r1, fp
 8002622:	eb63 0901 	sbc.w	r9, r3, r1
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002632:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002636:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800263a:	4690      	mov	r8, r2
 800263c:	4699      	mov	r9, r3
 800263e:	4623      	mov	r3, r4
 8002640:	eb18 0303 	adds.w	r3, r8, r3
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	462b      	mov	r3, r5
 8002648:	eb49 0303 	adc.w	r3, r9, r3
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	f04f 0300 	mov.w	r3, #0
 8002656:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800265a:	4629      	mov	r1, r5
 800265c:	024b      	lsls	r3, r1, #9
 800265e:	4621      	mov	r1, r4
 8002660:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002664:	4621      	mov	r1, r4
 8002666:	024a      	lsls	r2, r1, #9
 8002668:	4610      	mov	r0, r2
 800266a:	4619      	mov	r1, r3
 800266c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800266e:	2200      	movs	r2, #0
 8002670:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002674:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002678:	f7fd fe02 	bl	8000280 <__aeabi_uldivmod>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	4613      	mov	r3, r2
 8002682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002684:	e058      	b.n	8002738 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002686:	4b38      	ldr	r3, [pc, #224]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	099b      	lsrs	r3, r3, #6
 800268c:	2200      	movs	r2, #0
 800268e:	4618      	mov	r0, r3
 8002690:	4611      	mov	r1, r2
 8002692:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002696:	623b      	str	r3, [r7, #32]
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
 800269c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026a0:	4642      	mov	r2, r8
 80026a2:	464b      	mov	r3, r9
 80026a4:	f04f 0000 	mov.w	r0, #0
 80026a8:	f04f 0100 	mov.w	r1, #0
 80026ac:	0159      	lsls	r1, r3, #5
 80026ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026b2:	0150      	lsls	r0, r2, #5
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4641      	mov	r1, r8
 80026ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80026be:	4649      	mov	r1, r9
 80026c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	f04f 0300 	mov.w	r3, #0
 80026cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026d8:	ebb2 040a 	subs.w	r4, r2, sl
 80026dc:	eb63 050b 	sbc.w	r5, r3, fp
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	f04f 0300 	mov.w	r3, #0
 80026e8:	00eb      	lsls	r3, r5, #3
 80026ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026ee:	00e2      	lsls	r2, r4, #3
 80026f0:	4614      	mov	r4, r2
 80026f2:	461d      	mov	r5, r3
 80026f4:	4643      	mov	r3, r8
 80026f6:	18e3      	adds	r3, r4, r3
 80026f8:	603b      	str	r3, [r7, #0]
 80026fa:	464b      	mov	r3, r9
 80026fc:	eb45 0303 	adc.w	r3, r5, r3
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	f04f 0200 	mov.w	r2, #0
 8002706:	f04f 0300 	mov.w	r3, #0
 800270a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800270e:	4629      	mov	r1, r5
 8002710:	028b      	lsls	r3, r1, #10
 8002712:	4621      	mov	r1, r4
 8002714:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002718:	4621      	mov	r1, r4
 800271a:	028a      	lsls	r2, r1, #10
 800271c:	4610      	mov	r0, r2
 800271e:	4619      	mov	r1, r3
 8002720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002722:	2200      	movs	r2, #0
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	61fa      	str	r2, [r7, #28]
 8002728:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800272c:	f7fd fda8 	bl	8000280 <__aeabi_uldivmod>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4613      	mov	r3, r2
 8002736:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x200>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	0c1b      	lsrs	r3, r3, #16
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	3301      	adds	r3, #1
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002748:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800274a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800274c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002750:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002752:	e002      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_RCC_GetSysClockFreq+0x204>)
 8002756:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002758:	bf00      	nop
    }
  }
  return sysclockfreq;
 800275a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800275c:	4618      	mov	r0, r3
 800275e:	3750      	adds	r7, #80	@ 0x50
 8002760:	46bd      	mov	sp, r7
 8002762:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002766:	bf00      	nop
 8002768:	40023800 	.word	0x40023800
 800276c:	00f42400 	.word	0x00f42400
 8002770:	007a1200 	.word	0x007a1200

08002774 <std>:
 8002774:	2300      	movs	r3, #0
 8002776:	b510      	push	{r4, lr}
 8002778:	4604      	mov	r4, r0
 800277a:	e9c0 3300 	strd	r3, r3, [r0]
 800277e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002782:	6083      	str	r3, [r0, #8]
 8002784:	8181      	strh	r1, [r0, #12]
 8002786:	6643      	str	r3, [r0, #100]	@ 0x64
 8002788:	81c2      	strh	r2, [r0, #14]
 800278a:	6183      	str	r3, [r0, #24]
 800278c:	4619      	mov	r1, r3
 800278e:	2208      	movs	r2, #8
 8002790:	305c      	adds	r0, #92	@ 0x5c
 8002792:	f000 f90e 	bl	80029b2 <memset>
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <std+0x58>)
 8002798:	6263      	str	r3, [r4, #36]	@ 0x24
 800279a:	4b0d      	ldr	r3, [pc, #52]	@ (80027d0 <std+0x5c>)
 800279c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <std+0x60>)
 80027a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80027a2:	4b0d      	ldr	r3, [pc, #52]	@ (80027d8 <std+0x64>)
 80027a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <std+0x68>)
 80027a8:	6224      	str	r4, [r4, #32]
 80027aa:	429c      	cmp	r4, r3
 80027ac:	d006      	beq.n	80027bc <std+0x48>
 80027ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80027b2:	4294      	cmp	r4, r2
 80027b4:	d002      	beq.n	80027bc <std+0x48>
 80027b6:	33d0      	adds	r3, #208	@ 0xd0
 80027b8:	429c      	cmp	r4, r3
 80027ba:	d105      	bne.n	80027c8 <std+0x54>
 80027bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80027c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027c4:	f000 b9ca 	b.w	8002b5c <__retarget_lock_init_recursive>
 80027c8:	bd10      	pop	{r4, pc}
 80027ca:	bf00      	nop
 80027cc:	0800292d 	.word	0x0800292d
 80027d0:	0800294f 	.word	0x0800294f
 80027d4:	08002987 	.word	0x08002987
 80027d8:	080029ab 	.word	0x080029ab
 80027dc:	200000ac 	.word	0x200000ac

080027e0 <stdio_exit_handler>:
 80027e0:	4a02      	ldr	r2, [pc, #8]	@ (80027ec <stdio_exit_handler+0xc>)
 80027e2:	4903      	ldr	r1, [pc, #12]	@ (80027f0 <stdio_exit_handler+0x10>)
 80027e4:	4803      	ldr	r0, [pc, #12]	@ (80027f4 <stdio_exit_handler+0x14>)
 80027e6:	f000 b869 	b.w	80028bc <_fwalk_sglue>
 80027ea:	bf00      	nop
 80027ec:	2000000c 	.word	0x2000000c
 80027f0:	08003459 	.word	0x08003459
 80027f4:	2000001c 	.word	0x2000001c

080027f8 <cleanup_stdio>:
 80027f8:	6841      	ldr	r1, [r0, #4]
 80027fa:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <cleanup_stdio+0x34>)
 80027fc:	4299      	cmp	r1, r3
 80027fe:	b510      	push	{r4, lr}
 8002800:	4604      	mov	r4, r0
 8002802:	d001      	beq.n	8002808 <cleanup_stdio+0x10>
 8002804:	f000 fe28 	bl	8003458 <_fflush_r>
 8002808:	68a1      	ldr	r1, [r4, #8]
 800280a:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <cleanup_stdio+0x38>)
 800280c:	4299      	cmp	r1, r3
 800280e:	d002      	beq.n	8002816 <cleanup_stdio+0x1e>
 8002810:	4620      	mov	r0, r4
 8002812:	f000 fe21 	bl	8003458 <_fflush_r>
 8002816:	68e1      	ldr	r1, [r4, #12]
 8002818:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <cleanup_stdio+0x3c>)
 800281a:	4299      	cmp	r1, r3
 800281c:	d004      	beq.n	8002828 <cleanup_stdio+0x30>
 800281e:	4620      	mov	r0, r4
 8002820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002824:	f000 be18 	b.w	8003458 <_fflush_r>
 8002828:	bd10      	pop	{r4, pc}
 800282a:	bf00      	nop
 800282c:	200000ac 	.word	0x200000ac
 8002830:	20000114 	.word	0x20000114
 8002834:	2000017c 	.word	0x2000017c

08002838 <global_stdio_init.part.0>:
 8002838:	b510      	push	{r4, lr}
 800283a:	4b0b      	ldr	r3, [pc, #44]	@ (8002868 <global_stdio_init.part.0+0x30>)
 800283c:	4c0b      	ldr	r4, [pc, #44]	@ (800286c <global_stdio_init.part.0+0x34>)
 800283e:	4a0c      	ldr	r2, [pc, #48]	@ (8002870 <global_stdio_init.part.0+0x38>)
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	4620      	mov	r0, r4
 8002844:	2200      	movs	r2, #0
 8002846:	2104      	movs	r1, #4
 8002848:	f7ff ff94 	bl	8002774 <std>
 800284c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002850:	2201      	movs	r2, #1
 8002852:	2109      	movs	r1, #9
 8002854:	f7ff ff8e 	bl	8002774 <std>
 8002858:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800285c:	2202      	movs	r2, #2
 800285e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002862:	2112      	movs	r1, #18
 8002864:	f7ff bf86 	b.w	8002774 <std>
 8002868:	200001e4 	.word	0x200001e4
 800286c:	200000ac 	.word	0x200000ac
 8002870:	080027e1 	.word	0x080027e1

08002874 <__sfp_lock_acquire>:
 8002874:	4801      	ldr	r0, [pc, #4]	@ (800287c <__sfp_lock_acquire+0x8>)
 8002876:	f000 b972 	b.w	8002b5e <__retarget_lock_acquire_recursive>
 800287a:	bf00      	nop
 800287c:	200001ed 	.word	0x200001ed

08002880 <__sfp_lock_release>:
 8002880:	4801      	ldr	r0, [pc, #4]	@ (8002888 <__sfp_lock_release+0x8>)
 8002882:	f000 b96d 	b.w	8002b60 <__retarget_lock_release_recursive>
 8002886:	bf00      	nop
 8002888:	200001ed 	.word	0x200001ed

0800288c <__sinit>:
 800288c:	b510      	push	{r4, lr}
 800288e:	4604      	mov	r4, r0
 8002890:	f7ff fff0 	bl	8002874 <__sfp_lock_acquire>
 8002894:	6a23      	ldr	r3, [r4, #32]
 8002896:	b11b      	cbz	r3, 80028a0 <__sinit+0x14>
 8002898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800289c:	f7ff bff0 	b.w	8002880 <__sfp_lock_release>
 80028a0:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <__sinit+0x28>)
 80028a2:	6223      	str	r3, [r4, #32]
 80028a4:	4b04      	ldr	r3, [pc, #16]	@ (80028b8 <__sinit+0x2c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1f5      	bne.n	8002898 <__sinit+0xc>
 80028ac:	f7ff ffc4 	bl	8002838 <global_stdio_init.part.0>
 80028b0:	e7f2      	b.n	8002898 <__sinit+0xc>
 80028b2:	bf00      	nop
 80028b4:	080027f9 	.word	0x080027f9
 80028b8:	200001e4 	.word	0x200001e4

080028bc <_fwalk_sglue>:
 80028bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028c0:	4607      	mov	r7, r0
 80028c2:	4688      	mov	r8, r1
 80028c4:	4614      	mov	r4, r2
 80028c6:	2600      	movs	r6, #0
 80028c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80028cc:	f1b9 0901 	subs.w	r9, r9, #1
 80028d0:	d505      	bpl.n	80028de <_fwalk_sglue+0x22>
 80028d2:	6824      	ldr	r4, [r4, #0]
 80028d4:	2c00      	cmp	r4, #0
 80028d6:	d1f7      	bne.n	80028c8 <_fwalk_sglue+0xc>
 80028d8:	4630      	mov	r0, r6
 80028da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028de:	89ab      	ldrh	r3, [r5, #12]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d907      	bls.n	80028f4 <_fwalk_sglue+0x38>
 80028e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80028e8:	3301      	adds	r3, #1
 80028ea:	d003      	beq.n	80028f4 <_fwalk_sglue+0x38>
 80028ec:	4629      	mov	r1, r5
 80028ee:	4638      	mov	r0, r7
 80028f0:	47c0      	blx	r8
 80028f2:	4306      	orrs	r6, r0
 80028f4:	3568      	adds	r5, #104	@ 0x68
 80028f6:	e7e9      	b.n	80028cc <_fwalk_sglue+0x10>

080028f8 <iprintf>:
 80028f8:	b40f      	push	{r0, r1, r2, r3}
 80028fa:	b507      	push	{r0, r1, r2, lr}
 80028fc:	4906      	ldr	r1, [pc, #24]	@ (8002918 <iprintf+0x20>)
 80028fe:	ab04      	add	r3, sp, #16
 8002900:	6808      	ldr	r0, [r1, #0]
 8002902:	f853 2b04 	ldr.w	r2, [r3], #4
 8002906:	6881      	ldr	r1, [r0, #8]
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	f000 fa7b 	bl	8002e04 <_vfiprintf_r>
 800290e:	b003      	add	sp, #12
 8002910:	f85d eb04 	ldr.w	lr, [sp], #4
 8002914:	b004      	add	sp, #16
 8002916:	4770      	bx	lr
 8002918:	20000018 	.word	0x20000018

0800291c <putchar>:
 800291c:	4b02      	ldr	r3, [pc, #8]	@ (8002928 <putchar+0xc>)
 800291e:	4601      	mov	r1, r0
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	6882      	ldr	r2, [r0, #8]
 8002924:	f000 bdd2 	b.w	80034cc <_putc_r>
 8002928:	20000018 	.word	0x20000018

0800292c <__sread>:
 800292c:	b510      	push	{r4, lr}
 800292e:	460c      	mov	r4, r1
 8002930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002934:	f000 f8c4 	bl	8002ac0 <_read_r>
 8002938:	2800      	cmp	r0, #0
 800293a:	bfab      	itete	ge
 800293c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800293e:	89a3      	ldrhlt	r3, [r4, #12]
 8002940:	181b      	addge	r3, r3, r0
 8002942:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002946:	bfac      	ite	ge
 8002948:	6563      	strge	r3, [r4, #84]	@ 0x54
 800294a:	81a3      	strhlt	r3, [r4, #12]
 800294c:	bd10      	pop	{r4, pc}

0800294e <__swrite>:
 800294e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002952:	461f      	mov	r7, r3
 8002954:	898b      	ldrh	r3, [r1, #12]
 8002956:	05db      	lsls	r3, r3, #23
 8002958:	4605      	mov	r5, r0
 800295a:	460c      	mov	r4, r1
 800295c:	4616      	mov	r6, r2
 800295e:	d505      	bpl.n	800296c <__swrite+0x1e>
 8002960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002964:	2302      	movs	r3, #2
 8002966:	2200      	movs	r2, #0
 8002968:	f000 f898 	bl	8002a9c <_lseek_r>
 800296c:	89a3      	ldrh	r3, [r4, #12]
 800296e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002972:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002976:	81a3      	strh	r3, [r4, #12]
 8002978:	4632      	mov	r2, r6
 800297a:	463b      	mov	r3, r7
 800297c:	4628      	mov	r0, r5
 800297e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002982:	f000 b8af 	b.w	8002ae4 <_write_r>

08002986 <__sseek>:
 8002986:	b510      	push	{r4, lr}
 8002988:	460c      	mov	r4, r1
 800298a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800298e:	f000 f885 	bl	8002a9c <_lseek_r>
 8002992:	1c43      	adds	r3, r0, #1
 8002994:	89a3      	ldrh	r3, [r4, #12]
 8002996:	bf15      	itete	ne
 8002998:	6560      	strne	r0, [r4, #84]	@ 0x54
 800299a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800299e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80029a2:	81a3      	strheq	r3, [r4, #12]
 80029a4:	bf18      	it	ne
 80029a6:	81a3      	strhne	r3, [r4, #12]
 80029a8:	bd10      	pop	{r4, pc}

080029aa <__sclose>:
 80029aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029ae:	f000 b865 	b.w	8002a7c <_close_r>

080029b2 <memset>:
 80029b2:	4402      	add	r2, r0
 80029b4:	4603      	mov	r3, r0
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d100      	bne.n	80029bc <memset+0xa>
 80029ba:	4770      	bx	lr
 80029bc:	f803 1b01 	strb.w	r1, [r3], #1
 80029c0:	e7f9      	b.n	80029b6 <memset+0x4>
	...

080029c4 <strtok>:
 80029c4:	4b16      	ldr	r3, [pc, #88]	@ (8002a20 <strtok+0x5c>)
 80029c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029ca:	681f      	ldr	r7, [r3, #0]
 80029cc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80029ce:	4605      	mov	r5, r0
 80029d0:	460e      	mov	r6, r1
 80029d2:	b9ec      	cbnz	r4, 8002a10 <strtok+0x4c>
 80029d4:	2050      	movs	r0, #80	@ 0x50
 80029d6:	f000 f935 	bl	8002c44 <malloc>
 80029da:	4602      	mov	r2, r0
 80029dc:	6478      	str	r0, [r7, #68]	@ 0x44
 80029de:	b920      	cbnz	r0, 80029ea <strtok+0x26>
 80029e0:	4b10      	ldr	r3, [pc, #64]	@ (8002a24 <strtok+0x60>)
 80029e2:	4811      	ldr	r0, [pc, #68]	@ (8002a28 <strtok+0x64>)
 80029e4:	215b      	movs	r1, #91	@ 0x5b
 80029e6:	f000 f8c5 	bl	8002b74 <__assert_func>
 80029ea:	e9c0 4400 	strd	r4, r4, [r0]
 80029ee:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80029f2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80029f6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80029fa:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80029fe:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8002a02:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8002a06:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8002a0a:	6184      	str	r4, [r0, #24]
 8002a0c:	7704      	strb	r4, [r0, #28]
 8002a0e:	6244      	str	r4, [r0, #36]	@ 0x24
 8002a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a12:	4631      	mov	r1, r6
 8002a14:	4628      	mov	r0, r5
 8002a16:	2301      	movs	r3, #1
 8002a18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a1c:	f000 b806 	b.w	8002a2c <__strtok_r>
 8002a20:	20000018 	.word	0x20000018
 8002a24:	08006d44 	.word	0x08006d44
 8002a28:	08006d5b 	.word	0x08006d5b

08002a2c <__strtok_r>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4604      	mov	r4, r0
 8002a30:	b908      	cbnz	r0, 8002a36 <__strtok_r+0xa>
 8002a32:	6814      	ldr	r4, [r2, #0]
 8002a34:	b144      	cbz	r4, 8002a48 <__strtok_r+0x1c>
 8002a36:	4620      	mov	r0, r4
 8002a38:	f814 5b01 	ldrb.w	r5, [r4], #1
 8002a3c:	460f      	mov	r7, r1
 8002a3e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002a42:	b91e      	cbnz	r6, 8002a4c <__strtok_r+0x20>
 8002a44:	b965      	cbnz	r5, 8002a60 <__strtok_r+0x34>
 8002a46:	6015      	str	r5, [r2, #0]
 8002a48:	2000      	movs	r0, #0
 8002a4a:	e005      	b.n	8002a58 <__strtok_r+0x2c>
 8002a4c:	42b5      	cmp	r5, r6
 8002a4e:	d1f6      	bne.n	8002a3e <__strtok_r+0x12>
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1f0      	bne.n	8002a36 <__strtok_r+0xa>
 8002a54:	6014      	str	r4, [r2, #0]
 8002a56:	7003      	strb	r3, [r0, #0]
 8002a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a5a:	461c      	mov	r4, r3
 8002a5c:	e00c      	b.n	8002a78 <__strtok_r+0x4c>
 8002a5e:	b915      	cbnz	r5, 8002a66 <__strtok_r+0x3a>
 8002a60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002a64:	460e      	mov	r6, r1
 8002a66:	f816 5b01 	ldrb.w	r5, [r6], #1
 8002a6a:	42ab      	cmp	r3, r5
 8002a6c:	d1f7      	bne.n	8002a5e <__strtok_r+0x32>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f3      	beq.n	8002a5a <__strtok_r+0x2e>
 8002a72:	2300      	movs	r3, #0
 8002a74:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002a78:	6014      	str	r4, [r2, #0]
 8002a7a:	e7ed      	b.n	8002a58 <__strtok_r+0x2c>

08002a7c <_close_r>:
 8002a7c:	b538      	push	{r3, r4, r5, lr}
 8002a7e:	4d06      	ldr	r5, [pc, #24]	@ (8002a98 <_close_r+0x1c>)
 8002a80:	2300      	movs	r3, #0
 8002a82:	4604      	mov	r4, r0
 8002a84:	4608      	mov	r0, r1
 8002a86:	602b      	str	r3, [r5, #0]
 8002a88:	f7fe fff7 	bl	8001a7a <_close>
 8002a8c:	1c43      	adds	r3, r0, #1
 8002a8e:	d102      	bne.n	8002a96 <_close_r+0x1a>
 8002a90:	682b      	ldr	r3, [r5, #0]
 8002a92:	b103      	cbz	r3, 8002a96 <_close_r+0x1a>
 8002a94:	6023      	str	r3, [r4, #0]
 8002a96:	bd38      	pop	{r3, r4, r5, pc}
 8002a98:	200001e8 	.word	0x200001e8

08002a9c <_lseek_r>:
 8002a9c:	b538      	push	{r3, r4, r5, lr}
 8002a9e:	4d07      	ldr	r5, [pc, #28]	@ (8002abc <_lseek_r+0x20>)
 8002aa0:	4604      	mov	r4, r0
 8002aa2:	4608      	mov	r0, r1
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	602a      	str	r2, [r5, #0]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	f7ff f80c 	bl	8001ac8 <_lseek>
 8002ab0:	1c43      	adds	r3, r0, #1
 8002ab2:	d102      	bne.n	8002aba <_lseek_r+0x1e>
 8002ab4:	682b      	ldr	r3, [r5, #0]
 8002ab6:	b103      	cbz	r3, 8002aba <_lseek_r+0x1e>
 8002ab8:	6023      	str	r3, [r4, #0]
 8002aba:	bd38      	pop	{r3, r4, r5, pc}
 8002abc:	200001e8 	.word	0x200001e8

08002ac0 <_read_r>:
 8002ac0:	b538      	push	{r3, r4, r5, lr}
 8002ac2:	4d07      	ldr	r5, [pc, #28]	@ (8002ae0 <_read_r+0x20>)
 8002ac4:	4604      	mov	r4, r0
 8002ac6:	4608      	mov	r0, r1
 8002ac8:	4611      	mov	r1, r2
 8002aca:	2200      	movs	r2, #0
 8002acc:	602a      	str	r2, [r5, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	f7fe ff9a 	bl	8001a08 <_read>
 8002ad4:	1c43      	adds	r3, r0, #1
 8002ad6:	d102      	bne.n	8002ade <_read_r+0x1e>
 8002ad8:	682b      	ldr	r3, [r5, #0]
 8002ada:	b103      	cbz	r3, 8002ade <_read_r+0x1e>
 8002adc:	6023      	str	r3, [r4, #0]
 8002ade:	bd38      	pop	{r3, r4, r5, pc}
 8002ae0:	200001e8 	.word	0x200001e8

08002ae4 <_write_r>:
 8002ae4:	b538      	push	{r3, r4, r5, lr}
 8002ae6:	4d07      	ldr	r5, [pc, #28]	@ (8002b04 <_write_r+0x20>)
 8002ae8:	4604      	mov	r4, r0
 8002aea:	4608      	mov	r0, r1
 8002aec:	4611      	mov	r1, r2
 8002aee:	2200      	movs	r2, #0
 8002af0:	602a      	str	r2, [r5, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	f7fe ffa5 	bl	8001a42 <_write>
 8002af8:	1c43      	adds	r3, r0, #1
 8002afa:	d102      	bne.n	8002b02 <_write_r+0x1e>
 8002afc:	682b      	ldr	r3, [r5, #0]
 8002afe:	b103      	cbz	r3, 8002b02 <_write_r+0x1e>
 8002b00:	6023      	str	r3, [r4, #0]
 8002b02:	bd38      	pop	{r3, r4, r5, pc}
 8002b04:	200001e8 	.word	0x200001e8

08002b08 <__errno>:
 8002b08:	4b01      	ldr	r3, [pc, #4]	@ (8002b10 <__errno+0x8>)
 8002b0a:	6818      	ldr	r0, [r3, #0]
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000018 	.word	0x20000018

08002b14 <__libc_init_array>:
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	4d0d      	ldr	r5, [pc, #52]	@ (8002b4c <__libc_init_array+0x38>)
 8002b18:	4c0d      	ldr	r4, [pc, #52]	@ (8002b50 <__libc_init_array+0x3c>)
 8002b1a:	1b64      	subs	r4, r4, r5
 8002b1c:	10a4      	asrs	r4, r4, #2
 8002b1e:	2600      	movs	r6, #0
 8002b20:	42a6      	cmp	r6, r4
 8002b22:	d109      	bne.n	8002b38 <__libc_init_array+0x24>
 8002b24:	4d0b      	ldr	r5, [pc, #44]	@ (8002b54 <__libc_init_array+0x40>)
 8002b26:	4c0c      	ldr	r4, [pc, #48]	@ (8002b58 <__libc_init_array+0x44>)
 8002b28:	f000 fe78 	bl	800381c <_init>
 8002b2c:	1b64      	subs	r4, r4, r5
 8002b2e:	10a4      	asrs	r4, r4, #2
 8002b30:	2600      	movs	r6, #0
 8002b32:	42a6      	cmp	r6, r4
 8002b34:	d105      	bne.n	8002b42 <__libc_init_array+0x2e>
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b3c:	4798      	blx	r3
 8002b3e:	3601      	adds	r6, #1
 8002b40:	e7ee      	b.n	8002b20 <__libc_init_array+0xc>
 8002b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b46:	4798      	blx	r3
 8002b48:	3601      	adds	r6, #1
 8002b4a:	e7f2      	b.n	8002b32 <__libc_init_array+0x1e>
 8002b4c:	08006e2c 	.word	0x08006e2c
 8002b50:	08006e2c 	.word	0x08006e2c
 8002b54:	08006e2c 	.word	0x08006e2c
 8002b58:	08006e30 	.word	0x08006e30

08002b5c <__retarget_lock_init_recursive>:
 8002b5c:	4770      	bx	lr

08002b5e <__retarget_lock_acquire_recursive>:
 8002b5e:	4770      	bx	lr

08002b60 <__retarget_lock_release_recursive>:
 8002b60:	4770      	bx	lr

08002b62 <strcpy>:
 8002b62:	4603      	mov	r3, r0
 8002b64:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b68:	f803 2b01 	strb.w	r2, [r3], #1
 8002b6c:	2a00      	cmp	r2, #0
 8002b6e:	d1f9      	bne.n	8002b64 <strcpy+0x2>
 8002b70:	4770      	bx	lr
	...

08002b74 <__assert_func>:
 8002b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002b76:	4614      	mov	r4, r2
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ba0 <__assert_func+0x2c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4605      	mov	r5, r0
 8002b80:	68d8      	ldr	r0, [r3, #12]
 8002b82:	b954      	cbnz	r4, 8002b9a <__assert_func+0x26>
 8002b84:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <__assert_func+0x30>)
 8002b86:	461c      	mov	r4, r3
 8002b88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002b8c:	9100      	str	r1, [sp, #0]
 8002b8e:	462b      	mov	r3, r5
 8002b90:	4905      	ldr	r1, [pc, #20]	@ (8002ba8 <__assert_func+0x34>)
 8002b92:	f000 fc89 	bl	80034a8 <fiprintf>
 8002b96:	f000 fd71 	bl	800367c <abort>
 8002b9a:	4b04      	ldr	r3, [pc, #16]	@ (8002bac <__assert_func+0x38>)
 8002b9c:	e7f4      	b.n	8002b88 <__assert_func+0x14>
 8002b9e:	bf00      	nop
 8002ba0:	20000018 	.word	0x20000018
 8002ba4:	08006df0 	.word	0x08006df0
 8002ba8:	08006dc2 	.word	0x08006dc2
 8002bac:	08006db5 	.word	0x08006db5

08002bb0 <_free_r>:
 8002bb0:	b538      	push	{r3, r4, r5, lr}
 8002bb2:	4605      	mov	r5, r0
 8002bb4:	2900      	cmp	r1, #0
 8002bb6:	d041      	beq.n	8002c3c <_free_r+0x8c>
 8002bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bbc:	1f0c      	subs	r4, r1, #4
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	bfb8      	it	lt
 8002bc2:	18e4      	addlt	r4, r4, r3
 8002bc4:	f000 f8e8 	bl	8002d98 <__malloc_lock>
 8002bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c40 <_free_r+0x90>)
 8002bca:	6813      	ldr	r3, [r2, #0]
 8002bcc:	b933      	cbnz	r3, 8002bdc <_free_r+0x2c>
 8002bce:	6063      	str	r3, [r4, #4]
 8002bd0:	6014      	str	r4, [r2, #0]
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bd8:	f000 b8e4 	b.w	8002da4 <__malloc_unlock>
 8002bdc:	42a3      	cmp	r3, r4
 8002bde:	d908      	bls.n	8002bf2 <_free_r+0x42>
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	1821      	adds	r1, r4, r0
 8002be4:	428b      	cmp	r3, r1
 8002be6:	bf01      	itttt	eq
 8002be8:	6819      	ldreq	r1, [r3, #0]
 8002bea:	685b      	ldreq	r3, [r3, #4]
 8002bec:	1809      	addeq	r1, r1, r0
 8002bee:	6021      	streq	r1, [r4, #0]
 8002bf0:	e7ed      	b.n	8002bce <_free_r+0x1e>
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	b10b      	cbz	r3, 8002bfc <_free_r+0x4c>
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	d9fa      	bls.n	8002bf2 <_free_r+0x42>
 8002bfc:	6811      	ldr	r1, [r2, #0]
 8002bfe:	1850      	adds	r0, r2, r1
 8002c00:	42a0      	cmp	r0, r4
 8002c02:	d10b      	bne.n	8002c1c <_free_r+0x6c>
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	4401      	add	r1, r0
 8002c08:	1850      	adds	r0, r2, r1
 8002c0a:	4283      	cmp	r3, r0
 8002c0c:	6011      	str	r1, [r2, #0]
 8002c0e:	d1e0      	bne.n	8002bd2 <_free_r+0x22>
 8002c10:	6818      	ldr	r0, [r3, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	6053      	str	r3, [r2, #4]
 8002c16:	4408      	add	r0, r1
 8002c18:	6010      	str	r0, [r2, #0]
 8002c1a:	e7da      	b.n	8002bd2 <_free_r+0x22>
 8002c1c:	d902      	bls.n	8002c24 <_free_r+0x74>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	602b      	str	r3, [r5, #0]
 8002c22:	e7d6      	b.n	8002bd2 <_free_r+0x22>
 8002c24:	6820      	ldr	r0, [r4, #0]
 8002c26:	1821      	adds	r1, r4, r0
 8002c28:	428b      	cmp	r3, r1
 8002c2a:	bf04      	itt	eq
 8002c2c:	6819      	ldreq	r1, [r3, #0]
 8002c2e:	685b      	ldreq	r3, [r3, #4]
 8002c30:	6063      	str	r3, [r4, #4]
 8002c32:	bf04      	itt	eq
 8002c34:	1809      	addeq	r1, r1, r0
 8002c36:	6021      	streq	r1, [r4, #0]
 8002c38:	6054      	str	r4, [r2, #4]
 8002c3a:	e7ca      	b.n	8002bd2 <_free_r+0x22>
 8002c3c:	bd38      	pop	{r3, r4, r5, pc}
 8002c3e:	bf00      	nop
 8002c40:	200001f4 	.word	0x200001f4

08002c44 <malloc>:
 8002c44:	4b02      	ldr	r3, [pc, #8]	@ (8002c50 <malloc+0xc>)
 8002c46:	4601      	mov	r1, r0
 8002c48:	6818      	ldr	r0, [r3, #0]
 8002c4a:	f000 b825 	b.w	8002c98 <_malloc_r>
 8002c4e:	bf00      	nop
 8002c50:	20000018 	.word	0x20000018

08002c54 <sbrk_aligned>:
 8002c54:	b570      	push	{r4, r5, r6, lr}
 8002c56:	4e0f      	ldr	r6, [pc, #60]	@ (8002c94 <sbrk_aligned+0x40>)
 8002c58:	460c      	mov	r4, r1
 8002c5a:	6831      	ldr	r1, [r6, #0]
 8002c5c:	4605      	mov	r5, r0
 8002c5e:	b911      	cbnz	r1, 8002c66 <sbrk_aligned+0x12>
 8002c60:	f000 fcfc 	bl	800365c <_sbrk_r>
 8002c64:	6030      	str	r0, [r6, #0]
 8002c66:	4621      	mov	r1, r4
 8002c68:	4628      	mov	r0, r5
 8002c6a:	f000 fcf7 	bl	800365c <_sbrk_r>
 8002c6e:	1c43      	adds	r3, r0, #1
 8002c70:	d103      	bne.n	8002c7a <sbrk_aligned+0x26>
 8002c72:	f04f 34ff 	mov.w	r4, #4294967295
 8002c76:	4620      	mov	r0, r4
 8002c78:	bd70      	pop	{r4, r5, r6, pc}
 8002c7a:	1cc4      	adds	r4, r0, #3
 8002c7c:	f024 0403 	bic.w	r4, r4, #3
 8002c80:	42a0      	cmp	r0, r4
 8002c82:	d0f8      	beq.n	8002c76 <sbrk_aligned+0x22>
 8002c84:	1a21      	subs	r1, r4, r0
 8002c86:	4628      	mov	r0, r5
 8002c88:	f000 fce8 	bl	800365c <_sbrk_r>
 8002c8c:	3001      	adds	r0, #1
 8002c8e:	d1f2      	bne.n	8002c76 <sbrk_aligned+0x22>
 8002c90:	e7ef      	b.n	8002c72 <sbrk_aligned+0x1e>
 8002c92:	bf00      	nop
 8002c94:	200001f0 	.word	0x200001f0

08002c98 <_malloc_r>:
 8002c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c9c:	1ccd      	adds	r5, r1, #3
 8002c9e:	f025 0503 	bic.w	r5, r5, #3
 8002ca2:	3508      	adds	r5, #8
 8002ca4:	2d0c      	cmp	r5, #12
 8002ca6:	bf38      	it	cc
 8002ca8:	250c      	movcc	r5, #12
 8002caa:	2d00      	cmp	r5, #0
 8002cac:	4606      	mov	r6, r0
 8002cae:	db01      	blt.n	8002cb4 <_malloc_r+0x1c>
 8002cb0:	42a9      	cmp	r1, r5
 8002cb2:	d904      	bls.n	8002cbe <_malloc_r+0x26>
 8002cb4:	230c      	movs	r3, #12
 8002cb6:	6033      	str	r3, [r6, #0]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d94 <_malloc_r+0xfc>
 8002cc2:	f000 f869 	bl	8002d98 <__malloc_lock>
 8002cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8002cca:	461c      	mov	r4, r3
 8002ccc:	bb44      	cbnz	r4, 8002d20 <_malloc_r+0x88>
 8002cce:	4629      	mov	r1, r5
 8002cd0:	4630      	mov	r0, r6
 8002cd2:	f7ff ffbf 	bl	8002c54 <sbrk_aligned>
 8002cd6:	1c43      	adds	r3, r0, #1
 8002cd8:	4604      	mov	r4, r0
 8002cda:	d158      	bne.n	8002d8e <_malloc_r+0xf6>
 8002cdc:	f8d8 4000 	ldr.w	r4, [r8]
 8002ce0:	4627      	mov	r7, r4
 8002ce2:	2f00      	cmp	r7, #0
 8002ce4:	d143      	bne.n	8002d6e <_malloc_r+0xd6>
 8002ce6:	2c00      	cmp	r4, #0
 8002ce8:	d04b      	beq.n	8002d82 <_malloc_r+0xea>
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	4639      	mov	r1, r7
 8002cee:	4630      	mov	r0, r6
 8002cf0:	eb04 0903 	add.w	r9, r4, r3
 8002cf4:	f000 fcb2 	bl	800365c <_sbrk_r>
 8002cf8:	4581      	cmp	r9, r0
 8002cfa:	d142      	bne.n	8002d82 <_malloc_r+0xea>
 8002cfc:	6821      	ldr	r1, [r4, #0]
 8002cfe:	1a6d      	subs	r5, r5, r1
 8002d00:	4629      	mov	r1, r5
 8002d02:	4630      	mov	r0, r6
 8002d04:	f7ff ffa6 	bl	8002c54 <sbrk_aligned>
 8002d08:	3001      	adds	r0, #1
 8002d0a:	d03a      	beq.n	8002d82 <_malloc_r+0xea>
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	442b      	add	r3, r5
 8002d10:	6023      	str	r3, [r4, #0]
 8002d12:	f8d8 3000 	ldr.w	r3, [r8]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	bb62      	cbnz	r2, 8002d74 <_malloc_r+0xdc>
 8002d1a:	f8c8 7000 	str.w	r7, [r8]
 8002d1e:	e00f      	b.n	8002d40 <_malloc_r+0xa8>
 8002d20:	6822      	ldr	r2, [r4, #0]
 8002d22:	1b52      	subs	r2, r2, r5
 8002d24:	d420      	bmi.n	8002d68 <_malloc_r+0xd0>
 8002d26:	2a0b      	cmp	r2, #11
 8002d28:	d917      	bls.n	8002d5a <_malloc_r+0xc2>
 8002d2a:	1961      	adds	r1, r4, r5
 8002d2c:	42a3      	cmp	r3, r4
 8002d2e:	6025      	str	r5, [r4, #0]
 8002d30:	bf18      	it	ne
 8002d32:	6059      	strne	r1, [r3, #4]
 8002d34:	6863      	ldr	r3, [r4, #4]
 8002d36:	bf08      	it	eq
 8002d38:	f8c8 1000 	streq.w	r1, [r8]
 8002d3c:	5162      	str	r2, [r4, r5]
 8002d3e:	604b      	str	r3, [r1, #4]
 8002d40:	4630      	mov	r0, r6
 8002d42:	f000 f82f 	bl	8002da4 <__malloc_unlock>
 8002d46:	f104 000b 	add.w	r0, r4, #11
 8002d4a:	1d23      	adds	r3, r4, #4
 8002d4c:	f020 0007 	bic.w	r0, r0, #7
 8002d50:	1ac2      	subs	r2, r0, r3
 8002d52:	bf1c      	itt	ne
 8002d54:	1a1b      	subne	r3, r3, r0
 8002d56:	50a3      	strne	r3, [r4, r2]
 8002d58:	e7af      	b.n	8002cba <_malloc_r+0x22>
 8002d5a:	6862      	ldr	r2, [r4, #4]
 8002d5c:	42a3      	cmp	r3, r4
 8002d5e:	bf0c      	ite	eq
 8002d60:	f8c8 2000 	streq.w	r2, [r8]
 8002d64:	605a      	strne	r2, [r3, #4]
 8002d66:	e7eb      	b.n	8002d40 <_malloc_r+0xa8>
 8002d68:	4623      	mov	r3, r4
 8002d6a:	6864      	ldr	r4, [r4, #4]
 8002d6c:	e7ae      	b.n	8002ccc <_malloc_r+0x34>
 8002d6e:	463c      	mov	r4, r7
 8002d70:	687f      	ldr	r7, [r7, #4]
 8002d72:	e7b6      	b.n	8002ce2 <_malloc_r+0x4a>
 8002d74:	461a      	mov	r2, r3
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	42a3      	cmp	r3, r4
 8002d7a:	d1fb      	bne.n	8002d74 <_malloc_r+0xdc>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	6053      	str	r3, [r2, #4]
 8002d80:	e7de      	b.n	8002d40 <_malloc_r+0xa8>
 8002d82:	230c      	movs	r3, #12
 8002d84:	6033      	str	r3, [r6, #0]
 8002d86:	4630      	mov	r0, r6
 8002d88:	f000 f80c 	bl	8002da4 <__malloc_unlock>
 8002d8c:	e794      	b.n	8002cb8 <_malloc_r+0x20>
 8002d8e:	6005      	str	r5, [r0, #0]
 8002d90:	e7d6      	b.n	8002d40 <_malloc_r+0xa8>
 8002d92:	bf00      	nop
 8002d94:	200001f4 	.word	0x200001f4

08002d98 <__malloc_lock>:
 8002d98:	4801      	ldr	r0, [pc, #4]	@ (8002da0 <__malloc_lock+0x8>)
 8002d9a:	f7ff bee0 	b.w	8002b5e <__retarget_lock_acquire_recursive>
 8002d9e:	bf00      	nop
 8002da0:	200001ec 	.word	0x200001ec

08002da4 <__malloc_unlock>:
 8002da4:	4801      	ldr	r0, [pc, #4]	@ (8002dac <__malloc_unlock+0x8>)
 8002da6:	f7ff bedb 	b.w	8002b60 <__retarget_lock_release_recursive>
 8002daa:	bf00      	nop
 8002dac:	200001ec 	.word	0x200001ec

08002db0 <__sfputc_r>:
 8002db0:	6893      	ldr	r3, [r2, #8]
 8002db2:	3b01      	subs	r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	b410      	push	{r4}
 8002db8:	6093      	str	r3, [r2, #8]
 8002dba:	da08      	bge.n	8002dce <__sfputc_r+0x1e>
 8002dbc:	6994      	ldr	r4, [r2, #24]
 8002dbe:	42a3      	cmp	r3, r4
 8002dc0:	db01      	blt.n	8002dc6 <__sfputc_r+0x16>
 8002dc2:	290a      	cmp	r1, #10
 8002dc4:	d103      	bne.n	8002dce <__sfputc_r+0x1e>
 8002dc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dca:	f000 bbb3 	b.w	8003534 <__swbuf_r>
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	1c58      	adds	r0, r3, #1
 8002dd2:	6010      	str	r0, [r2, #0]
 8002dd4:	7019      	strb	r1, [r3, #0]
 8002dd6:	4608      	mov	r0, r1
 8002dd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ddc:	4770      	bx	lr

08002dde <__sfputs_r>:
 8002dde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002de0:	4606      	mov	r6, r0
 8002de2:	460f      	mov	r7, r1
 8002de4:	4614      	mov	r4, r2
 8002de6:	18d5      	adds	r5, r2, r3
 8002de8:	42ac      	cmp	r4, r5
 8002dea:	d101      	bne.n	8002df0 <__sfputs_r+0x12>
 8002dec:	2000      	movs	r0, #0
 8002dee:	e007      	b.n	8002e00 <__sfputs_r+0x22>
 8002df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002df4:	463a      	mov	r2, r7
 8002df6:	4630      	mov	r0, r6
 8002df8:	f7ff ffda 	bl	8002db0 <__sfputc_r>
 8002dfc:	1c43      	adds	r3, r0, #1
 8002dfe:	d1f3      	bne.n	8002de8 <__sfputs_r+0xa>
 8002e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e04 <_vfiprintf_r>:
 8002e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e08:	460d      	mov	r5, r1
 8002e0a:	b09d      	sub	sp, #116	@ 0x74
 8002e0c:	4614      	mov	r4, r2
 8002e0e:	4698      	mov	r8, r3
 8002e10:	4606      	mov	r6, r0
 8002e12:	b118      	cbz	r0, 8002e1c <_vfiprintf_r+0x18>
 8002e14:	6a03      	ldr	r3, [r0, #32]
 8002e16:	b90b      	cbnz	r3, 8002e1c <_vfiprintf_r+0x18>
 8002e18:	f7ff fd38 	bl	800288c <__sinit>
 8002e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e1e:	07d9      	lsls	r1, r3, #31
 8002e20:	d405      	bmi.n	8002e2e <_vfiprintf_r+0x2a>
 8002e22:	89ab      	ldrh	r3, [r5, #12]
 8002e24:	059a      	lsls	r2, r3, #22
 8002e26:	d402      	bmi.n	8002e2e <_vfiprintf_r+0x2a>
 8002e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e2a:	f7ff fe98 	bl	8002b5e <__retarget_lock_acquire_recursive>
 8002e2e:	89ab      	ldrh	r3, [r5, #12]
 8002e30:	071b      	lsls	r3, r3, #28
 8002e32:	d501      	bpl.n	8002e38 <_vfiprintf_r+0x34>
 8002e34:	692b      	ldr	r3, [r5, #16]
 8002e36:	b99b      	cbnz	r3, 8002e60 <_vfiprintf_r+0x5c>
 8002e38:	4629      	mov	r1, r5
 8002e3a:	4630      	mov	r0, r6
 8002e3c:	f000 fbb8 	bl	80035b0 <__swsetup_r>
 8002e40:	b170      	cbz	r0, 8002e60 <_vfiprintf_r+0x5c>
 8002e42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e44:	07dc      	lsls	r4, r3, #31
 8002e46:	d504      	bpl.n	8002e52 <_vfiprintf_r+0x4e>
 8002e48:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4c:	b01d      	add	sp, #116	@ 0x74
 8002e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e52:	89ab      	ldrh	r3, [r5, #12]
 8002e54:	0598      	lsls	r0, r3, #22
 8002e56:	d4f7      	bmi.n	8002e48 <_vfiprintf_r+0x44>
 8002e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e5a:	f7ff fe81 	bl	8002b60 <__retarget_lock_release_recursive>
 8002e5e:	e7f3      	b.n	8002e48 <_vfiprintf_r+0x44>
 8002e60:	2300      	movs	r3, #0
 8002e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e64:	2320      	movs	r3, #32
 8002e66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002e6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e6e:	2330      	movs	r3, #48	@ 0x30
 8002e70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003020 <_vfiprintf_r+0x21c>
 8002e74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002e78:	f04f 0901 	mov.w	r9, #1
 8002e7c:	4623      	mov	r3, r4
 8002e7e:	469a      	mov	sl, r3
 8002e80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e84:	b10a      	cbz	r2, 8002e8a <_vfiprintf_r+0x86>
 8002e86:	2a25      	cmp	r2, #37	@ 0x25
 8002e88:	d1f9      	bne.n	8002e7e <_vfiprintf_r+0x7a>
 8002e8a:	ebba 0b04 	subs.w	fp, sl, r4
 8002e8e:	d00b      	beq.n	8002ea8 <_vfiprintf_r+0xa4>
 8002e90:	465b      	mov	r3, fp
 8002e92:	4622      	mov	r2, r4
 8002e94:	4629      	mov	r1, r5
 8002e96:	4630      	mov	r0, r6
 8002e98:	f7ff ffa1 	bl	8002dde <__sfputs_r>
 8002e9c:	3001      	adds	r0, #1
 8002e9e:	f000 80a7 	beq.w	8002ff0 <_vfiprintf_r+0x1ec>
 8002ea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ea4:	445a      	add	r2, fp
 8002ea6:	9209      	str	r2, [sp, #36]	@ 0x24
 8002ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 809f 	beq.w	8002ff0 <_vfiprintf_r+0x1ec>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ebc:	f10a 0a01 	add.w	sl, sl, #1
 8002ec0:	9304      	str	r3, [sp, #16]
 8002ec2:	9307      	str	r3, [sp, #28]
 8002ec4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ec8:	931a      	str	r3, [sp, #104]	@ 0x68
 8002eca:	4654      	mov	r4, sl
 8002ecc:	2205      	movs	r2, #5
 8002ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ed2:	4853      	ldr	r0, [pc, #332]	@ (8003020 <_vfiprintf_r+0x21c>)
 8002ed4:	f7fd f984 	bl	80001e0 <memchr>
 8002ed8:	9a04      	ldr	r2, [sp, #16]
 8002eda:	b9d8      	cbnz	r0, 8002f14 <_vfiprintf_r+0x110>
 8002edc:	06d1      	lsls	r1, r2, #27
 8002ede:	bf44      	itt	mi
 8002ee0:	2320      	movmi	r3, #32
 8002ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ee6:	0713      	lsls	r3, r2, #28
 8002ee8:	bf44      	itt	mi
 8002eea:	232b      	movmi	r3, #43	@ 0x2b
 8002eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8002ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ef6:	d015      	beq.n	8002f24 <_vfiprintf_r+0x120>
 8002ef8:	9a07      	ldr	r2, [sp, #28]
 8002efa:	4654      	mov	r4, sl
 8002efc:	2000      	movs	r0, #0
 8002efe:	f04f 0c0a 	mov.w	ip, #10
 8002f02:	4621      	mov	r1, r4
 8002f04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f08:	3b30      	subs	r3, #48	@ 0x30
 8002f0a:	2b09      	cmp	r3, #9
 8002f0c:	d94b      	bls.n	8002fa6 <_vfiprintf_r+0x1a2>
 8002f0e:	b1b0      	cbz	r0, 8002f3e <_vfiprintf_r+0x13a>
 8002f10:	9207      	str	r2, [sp, #28]
 8002f12:	e014      	b.n	8002f3e <_vfiprintf_r+0x13a>
 8002f14:	eba0 0308 	sub.w	r3, r0, r8
 8002f18:	fa09 f303 	lsl.w	r3, r9, r3
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	9304      	str	r3, [sp, #16]
 8002f20:	46a2      	mov	sl, r4
 8002f22:	e7d2      	b.n	8002eca <_vfiprintf_r+0xc6>
 8002f24:	9b03      	ldr	r3, [sp, #12]
 8002f26:	1d19      	adds	r1, r3, #4
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	9103      	str	r1, [sp, #12]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	bfbb      	ittet	lt
 8002f30:	425b      	neglt	r3, r3
 8002f32:	f042 0202 	orrlt.w	r2, r2, #2
 8002f36:	9307      	strge	r3, [sp, #28]
 8002f38:	9307      	strlt	r3, [sp, #28]
 8002f3a:	bfb8      	it	lt
 8002f3c:	9204      	strlt	r2, [sp, #16]
 8002f3e:	7823      	ldrb	r3, [r4, #0]
 8002f40:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f42:	d10a      	bne.n	8002f5a <_vfiprintf_r+0x156>
 8002f44:	7863      	ldrb	r3, [r4, #1]
 8002f46:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f48:	d132      	bne.n	8002fb0 <_vfiprintf_r+0x1ac>
 8002f4a:	9b03      	ldr	r3, [sp, #12]
 8002f4c:	1d1a      	adds	r2, r3, #4
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	9203      	str	r2, [sp, #12]
 8002f52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f56:	3402      	adds	r4, #2
 8002f58:	9305      	str	r3, [sp, #20]
 8002f5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003030 <_vfiprintf_r+0x22c>
 8002f5e:	7821      	ldrb	r1, [r4, #0]
 8002f60:	2203      	movs	r2, #3
 8002f62:	4650      	mov	r0, sl
 8002f64:	f7fd f93c 	bl	80001e0 <memchr>
 8002f68:	b138      	cbz	r0, 8002f7a <_vfiprintf_r+0x176>
 8002f6a:	9b04      	ldr	r3, [sp, #16]
 8002f6c:	eba0 000a 	sub.w	r0, r0, sl
 8002f70:	2240      	movs	r2, #64	@ 0x40
 8002f72:	4082      	lsls	r2, r0
 8002f74:	4313      	orrs	r3, r2
 8002f76:	3401      	adds	r4, #1
 8002f78:	9304      	str	r3, [sp, #16]
 8002f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f7e:	4829      	ldr	r0, [pc, #164]	@ (8003024 <_vfiprintf_r+0x220>)
 8002f80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f84:	2206      	movs	r2, #6
 8002f86:	f7fd f92b 	bl	80001e0 <memchr>
 8002f8a:	2800      	cmp	r0, #0
 8002f8c:	d03f      	beq.n	800300e <_vfiprintf_r+0x20a>
 8002f8e:	4b26      	ldr	r3, [pc, #152]	@ (8003028 <_vfiprintf_r+0x224>)
 8002f90:	bb1b      	cbnz	r3, 8002fda <_vfiprintf_r+0x1d6>
 8002f92:	9b03      	ldr	r3, [sp, #12]
 8002f94:	3307      	adds	r3, #7
 8002f96:	f023 0307 	bic.w	r3, r3, #7
 8002f9a:	3308      	adds	r3, #8
 8002f9c:	9303      	str	r3, [sp, #12]
 8002f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fa0:	443b      	add	r3, r7
 8002fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fa4:	e76a      	b.n	8002e7c <_vfiprintf_r+0x78>
 8002fa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002faa:	460c      	mov	r4, r1
 8002fac:	2001      	movs	r0, #1
 8002fae:	e7a8      	b.n	8002f02 <_vfiprintf_r+0xfe>
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	3401      	adds	r4, #1
 8002fb4:	9305      	str	r3, [sp, #20]
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	f04f 0c0a 	mov.w	ip, #10
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fc2:	3a30      	subs	r2, #48	@ 0x30
 8002fc4:	2a09      	cmp	r2, #9
 8002fc6:	d903      	bls.n	8002fd0 <_vfiprintf_r+0x1cc>
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0c6      	beq.n	8002f5a <_vfiprintf_r+0x156>
 8002fcc:	9105      	str	r1, [sp, #20]
 8002fce:	e7c4      	b.n	8002f5a <_vfiprintf_r+0x156>
 8002fd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fd4:	4604      	mov	r4, r0
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e7f0      	b.n	8002fbc <_vfiprintf_r+0x1b8>
 8002fda:	ab03      	add	r3, sp, #12
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	462a      	mov	r2, r5
 8002fe0:	4b12      	ldr	r3, [pc, #72]	@ (800302c <_vfiprintf_r+0x228>)
 8002fe2:	a904      	add	r1, sp, #16
 8002fe4:	4630      	mov	r0, r6
 8002fe6:	f3af 8000 	nop.w
 8002fea:	4607      	mov	r7, r0
 8002fec:	1c78      	adds	r0, r7, #1
 8002fee:	d1d6      	bne.n	8002f9e <_vfiprintf_r+0x19a>
 8002ff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ff2:	07d9      	lsls	r1, r3, #31
 8002ff4:	d405      	bmi.n	8003002 <_vfiprintf_r+0x1fe>
 8002ff6:	89ab      	ldrh	r3, [r5, #12]
 8002ff8:	059a      	lsls	r2, r3, #22
 8002ffa:	d402      	bmi.n	8003002 <_vfiprintf_r+0x1fe>
 8002ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002ffe:	f7ff fdaf 	bl	8002b60 <__retarget_lock_release_recursive>
 8003002:	89ab      	ldrh	r3, [r5, #12]
 8003004:	065b      	lsls	r3, r3, #25
 8003006:	f53f af1f 	bmi.w	8002e48 <_vfiprintf_r+0x44>
 800300a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800300c:	e71e      	b.n	8002e4c <_vfiprintf_r+0x48>
 800300e:	ab03      	add	r3, sp, #12
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	462a      	mov	r2, r5
 8003014:	4b05      	ldr	r3, [pc, #20]	@ (800302c <_vfiprintf_r+0x228>)
 8003016:	a904      	add	r1, sp, #16
 8003018:	4630      	mov	r0, r6
 800301a:	f000 f879 	bl	8003110 <_printf_i>
 800301e:	e7e4      	b.n	8002fea <_vfiprintf_r+0x1e6>
 8003020:	08006df1 	.word	0x08006df1
 8003024:	08006dfb 	.word	0x08006dfb
 8003028:	00000000 	.word	0x00000000
 800302c:	08002ddf 	.word	0x08002ddf
 8003030:	08006df7 	.word	0x08006df7

08003034 <_printf_common>:
 8003034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003038:	4616      	mov	r6, r2
 800303a:	4698      	mov	r8, r3
 800303c:	688a      	ldr	r2, [r1, #8]
 800303e:	690b      	ldr	r3, [r1, #16]
 8003040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003044:	4293      	cmp	r3, r2
 8003046:	bfb8      	it	lt
 8003048:	4613      	movlt	r3, r2
 800304a:	6033      	str	r3, [r6, #0]
 800304c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003050:	4607      	mov	r7, r0
 8003052:	460c      	mov	r4, r1
 8003054:	b10a      	cbz	r2, 800305a <_printf_common+0x26>
 8003056:	3301      	adds	r3, #1
 8003058:	6033      	str	r3, [r6, #0]
 800305a:	6823      	ldr	r3, [r4, #0]
 800305c:	0699      	lsls	r1, r3, #26
 800305e:	bf42      	ittt	mi
 8003060:	6833      	ldrmi	r3, [r6, #0]
 8003062:	3302      	addmi	r3, #2
 8003064:	6033      	strmi	r3, [r6, #0]
 8003066:	6825      	ldr	r5, [r4, #0]
 8003068:	f015 0506 	ands.w	r5, r5, #6
 800306c:	d106      	bne.n	800307c <_printf_common+0x48>
 800306e:	f104 0a19 	add.w	sl, r4, #25
 8003072:	68e3      	ldr	r3, [r4, #12]
 8003074:	6832      	ldr	r2, [r6, #0]
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	42ab      	cmp	r3, r5
 800307a:	dc26      	bgt.n	80030ca <_printf_common+0x96>
 800307c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	3b00      	subs	r3, #0
 8003084:	bf18      	it	ne
 8003086:	2301      	movne	r3, #1
 8003088:	0692      	lsls	r2, r2, #26
 800308a:	d42b      	bmi.n	80030e4 <_printf_common+0xb0>
 800308c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003090:	4641      	mov	r1, r8
 8003092:	4638      	mov	r0, r7
 8003094:	47c8      	blx	r9
 8003096:	3001      	adds	r0, #1
 8003098:	d01e      	beq.n	80030d8 <_printf_common+0xa4>
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	6922      	ldr	r2, [r4, #16]
 800309e:	f003 0306 	and.w	r3, r3, #6
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	bf02      	ittt	eq
 80030a6:	68e5      	ldreq	r5, [r4, #12]
 80030a8:	6833      	ldreq	r3, [r6, #0]
 80030aa:	1aed      	subeq	r5, r5, r3
 80030ac:	68a3      	ldr	r3, [r4, #8]
 80030ae:	bf0c      	ite	eq
 80030b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030b4:	2500      	movne	r5, #0
 80030b6:	4293      	cmp	r3, r2
 80030b8:	bfc4      	itt	gt
 80030ba:	1a9b      	subgt	r3, r3, r2
 80030bc:	18ed      	addgt	r5, r5, r3
 80030be:	2600      	movs	r6, #0
 80030c0:	341a      	adds	r4, #26
 80030c2:	42b5      	cmp	r5, r6
 80030c4:	d11a      	bne.n	80030fc <_printf_common+0xc8>
 80030c6:	2000      	movs	r0, #0
 80030c8:	e008      	b.n	80030dc <_printf_common+0xa8>
 80030ca:	2301      	movs	r3, #1
 80030cc:	4652      	mov	r2, sl
 80030ce:	4641      	mov	r1, r8
 80030d0:	4638      	mov	r0, r7
 80030d2:	47c8      	blx	r9
 80030d4:	3001      	adds	r0, #1
 80030d6:	d103      	bne.n	80030e0 <_printf_common+0xac>
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e0:	3501      	adds	r5, #1
 80030e2:	e7c6      	b.n	8003072 <_printf_common+0x3e>
 80030e4:	18e1      	adds	r1, r4, r3
 80030e6:	1c5a      	adds	r2, r3, #1
 80030e8:	2030      	movs	r0, #48	@ 0x30
 80030ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80030ee:	4422      	add	r2, r4
 80030f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80030f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80030f8:	3302      	adds	r3, #2
 80030fa:	e7c7      	b.n	800308c <_printf_common+0x58>
 80030fc:	2301      	movs	r3, #1
 80030fe:	4622      	mov	r2, r4
 8003100:	4641      	mov	r1, r8
 8003102:	4638      	mov	r0, r7
 8003104:	47c8      	blx	r9
 8003106:	3001      	adds	r0, #1
 8003108:	d0e6      	beq.n	80030d8 <_printf_common+0xa4>
 800310a:	3601      	adds	r6, #1
 800310c:	e7d9      	b.n	80030c2 <_printf_common+0x8e>
	...

08003110 <_printf_i>:
 8003110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003114:	7e0f      	ldrb	r7, [r1, #24]
 8003116:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003118:	2f78      	cmp	r7, #120	@ 0x78
 800311a:	4691      	mov	r9, r2
 800311c:	4680      	mov	r8, r0
 800311e:	460c      	mov	r4, r1
 8003120:	469a      	mov	sl, r3
 8003122:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003126:	d807      	bhi.n	8003138 <_printf_i+0x28>
 8003128:	2f62      	cmp	r7, #98	@ 0x62
 800312a:	d80a      	bhi.n	8003142 <_printf_i+0x32>
 800312c:	2f00      	cmp	r7, #0
 800312e:	f000 80d2 	beq.w	80032d6 <_printf_i+0x1c6>
 8003132:	2f58      	cmp	r7, #88	@ 0x58
 8003134:	f000 80b9 	beq.w	80032aa <_printf_i+0x19a>
 8003138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800313c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003140:	e03a      	b.n	80031b8 <_printf_i+0xa8>
 8003142:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003146:	2b15      	cmp	r3, #21
 8003148:	d8f6      	bhi.n	8003138 <_printf_i+0x28>
 800314a:	a101      	add	r1, pc, #4	@ (adr r1, 8003150 <_printf_i+0x40>)
 800314c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003150:	080031a9 	.word	0x080031a9
 8003154:	080031bd 	.word	0x080031bd
 8003158:	08003139 	.word	0x08003139
 800315c:	08003139 	.word	0x08003139
 8003160:	08003139 	.word	0x08003139
 8003164:	08003139 	.word	0x08003139
 8003168:	080031bd 	.word	0x080031bd
 800316c:	08003139 	.word	0x08003139
 8003170:	08003139 	.word	0x08003139
 8003174:	08003139 	.word	0x08003139
 8003178:	08003139 	.word	0x08003139
 800317c:	080032bd 	.word	0x080032bd
 8003180:	080031e7 	.word	0x080031e7
 8003184:	08003277 	.word	0x08003277
 8003188:	08003139 	.word	0x08003139
 800318c:	08003139 	.word	0x08003139
 8003190:	080032df 	.word	0x080032df
 8003194:	08003139 	.word	0x08003139
 8003198:	080031e7 	.word	0x080031e7
 800319c:	08003139 	.word	0x08003139
 80031a0:	08003139 	.word	0x08003139
 80031a4:	0800327f 	.word	0x0800327f
 80031a8:	6833      	ldr	r3, [r6, #0]
 80031aa:	1d1a      	adds	r2, r3, #4
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6032      	str	r2, [r6, #0]
 80031b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031b8:	2301      	movs	r3, #1
 80031ba:	e09d      	b.n	80032f8 <_printf_i+0x1e8>
 80031bc:	6833      	ldr	r3, [r6, #0]
 80031be:	6820      	ldr	r0, [r4, #0]
 80031c0:	1d19      	adds	r1, r3, #4
 80031c2:	6031      	str	r1, [r6, #0]
 80031c4:	0606      	lsls	r6, r0, #24
 80031c6:	d501      	bpl.n	80031cc <_printf_i+0xbc>
 80031c8:	681d      	ldr	r5, [r3, #0]
 80031ca:	e003      	b.n	80031d4 <_printf_i+0xc4>
 80031cc:	0645      	lsls	r5, r0, #25
 80031ce:	d5fb      	bpl.n	80031c8 <_printf_i+0xb8>
 80031d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80031d4:	2d00      	cmp	r5, #0
 80031d6:	da03      	bge.n	80031e0 <_printf_i+0xd0>
 80031d8:	232d      	movs	r3, #45	@ 0x2d
 80031da:	426d      	negs	r5, r5
 80031dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031e0:	4859      	ldr	r0, [pc, #356]	@ (8003348 <_printf_i+0x238>)
 80031e2:	230a      	movs	r3, #10
 80031e4:	e011      	b.n	800320a <_printf_i+0xfa>
 80031e6:	6821      	ldr	r1, [r4, #0]
 80031e8:	6833      	ldr	r3, [r6, #0]
 80031ea:	0608      	lsls	r0, r1, #24
 80031ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80031f0:	d402      	bmi.n	80031f8 <_printf_i+0xe8>
 80031f2:	0649      	lsls	r1, r1, #25
 80031f4:	bf48      	it	mi
 80031f6:	b2ad      	uxthmi	r5, r5
 80031f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80031fa:	4853      	ldr	r0, [pc, #332]	@ (8003348 <_printf_i+0x238>)
 80031fc:	6033      	str	r3, [r6, #0]
 80031fe:	bf14      	ite	ne
 8003200:	230a      	movne	r3, #10
 8003202:	2308      	moveq	r3, #8
 8003204:	2100      	movs	r1, #0
 8003206:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800320a:	6866      	ldr	r6, [r4, #4]
 800320c:	60a6      	str	r6, [r4, #8]
 800320e:	2e00      	cmp	r6, #0
 8003210:	bfa2      	ittt	ge
 8003212:	6821      	ldrge	r1, [r4, #0]
 8003214:	f021 0104 	bicge.w	r1, r1, #4
 8003218:	6021      	strge	r1, [r4, #0]
 800321a:	b90d      	cbnz	r5, 8003220 <_printf_i+0x110>
 800321c:	2e00      	cmp	r6, #0
 800321e:	d04b      	beq.n	80032b8 <_printf_i+0x1a8>
 8003220:	4616      	mov	r6, r2
 8003222:	fbb5 f1f3 	udiv	r1, r5, r3
 8003226:	fb03 5711 	mls	r7, r3, r1, r5
 800322a:	5dc7      	ldrb	r7, [r0, r7]
 800322c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003230:	462f      	mov	r7, r5
 8003232:	42bb      	cmp	r3, r7
 8003234:	460d      	mov	r5, r1
 8003236:	d9f4      	bls.n	8003222 <_printf_i+0x112>
 8003238:	2b08      	cmp	r3, #8
 800323a:	d10b      	bne.n	8003254 <_printf_i+0x144>
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	07df      	lsls	r7, r3, #31
 8003240:	d508      	bpl.n	8003254 <_printf_i+0x144>
 8003242:	6923      	ldr	r3, [r4, #16]
 8003244:	6861      	ldr	r1, [r4, #4]
 8003246:	4299      	cmp	r1, r3
 8003248:	bfde      	ittt	le
 800324a:	2330      	movle	r3, #48	@ 0x30
 800324c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003250:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003254:	1b92      	subs	r2, r2, r6
 8003256:	6122      	str	r2, [r4, #16]
 8003258:	f8cd a000 	str.w	sl, [sp]
 800325c:	464b      	mov	r3, r9
 800325e:	aa03      	add	r2, sp, #12
 8003260:	4621      	mov	r1, r4
 8003262:	4640      	mov	r0, r8
 8003264:	f7ff fee6 	bl	8003034 <_printf_common>
 8003268:	3001      	adds	r0, #1
 800326a:	d14a      	bne.n	8003302 <_printf_i+0x1f2>
 800326c:	f04f 30ff 	mov.w	r0, #4294967295
 8003270:	b004      	add	sp, #16
 8003272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	f043 0320 	orr.w	r3, r3, #32
 800327c:	6023      	str	r3, [r4, #0]
 800327e:	4833      	ldr	r0, [pc, #204]	@ (800334c <_printf_i+0x23c>)
 8003280:	2778      	movs	r7, #120	@ 0x78
 8003282:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	6831      	ldr	r1, [r6, #0]
 800328a:	061f      	lsls	r7, r3, #24
 800328c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003290:	d402      	bmi.n	8003298 <_printf_i+0x188>
 8003292:	065f      	lsls	r7, r3, #25
 8003294:	bf48      	it	mi
 8003296:	b2ad      	uxthmi	r5, r5
 8003298:	6031      	str	r1, [r6, #0]
 800329a:	07d9      	lsls	r1, r3, #31
 800329c:	bf44      	itt	mi
 800329e:	f043 0320 	orrmi.w	r3, r3, #32
 80032a2:	6023      	strmi	r3, [r4, #0]
 80032a4:	b11d      	cbz	r5, 80032ae <_printf_i+0x19e>
 80032a6:	2310      	movs	r3, #16
 80032a8:	e7ac      	b.n	8003204 <_printf_i+0xf4>
 80032aa:	4827      	ldr	r0, [pc, #156]	@ (8003348 <_printf_i+0x238>)
 80032ac:	e7e9      	b.n	8003282 <_printf_i+0x172>
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	f023 0320 	bic.w	r3, r3, #32
 80032b4:	6023      	str	r3, [r4, #0]
 80032b6:	e7f6      	b.n	80032a6 <_printf_i+0x196>
 80032b8:	4616      	mov	r6, r2
 80032ba:	e7bd      	b.n	8003238 <_printf_i+0x128>
 80032bc:	6833      	ldr	r3, [r6, #0]
 80032be:	6825      	ldr	r5, [r4, #0]
 80032c0:	6961      	ldr	r1, [r4, #20]
 80032c2:	1d18      	adds	r0, r3, #4
 80032c4:	6030      	str	r0, [r6, #0]
 80032c6:	062e      	lsls	r6, r5, #24
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	d501      	bpl.n	80032d0 <_printf_i+0x1c0>
 80032cc:	6019      	str	r1, [r3, #0]
 80032ce:	e002      	b.n	80032d6 <_printf_i+0x1c6>
 80032d0:	0668      	lsls	r0, r5, #25
 80032d2:	d5fb      	bpl.n	80032cc <_printf_i+0x1bc>
 80032d4:	8019      	strh	r1, [r3, #0]
 80032d6:	2300      	movs	r3, #0
 80032d8:	6123      	str	r3, [r4, #16]
 80032da:	4616      	mov	r6, r2
 80032dc:	e7bc      	b.n	8003258 <_printf_i+0x148>
 80032de:	6833      	ldr	r3, [r6, #0]
 80032e0:	1d1a      	adds	r2, r3, #4
 80032e2:	6032      	str	r2, [r6, #0]
 80032e4:	681e      	ldr	r6, [r3, #0]
 80032e6:	6862      	ldr	r2, [r4, #4]
 80032e8:	2100      	movs	r1, #0
 80032ea:	4630      	mov	r0, r6
 80032ec:	f7fc ff78 	bl	80001e0 <memchr>
 80032f0:	b108      	cbz	r0, 80032f6 <_printf_i+0x1e6>
 80032f2:	1b80      	subs	r0, r0, r6
 80032f4:	6060      	str	r0, [r4, #4]
 80032f6:	6863      	ldr	r3, [r4, #4]
 80032f8:	6123      	str	r3, [r4, #16]
 80032fa:	2300      	movs	r3, #0
 80032fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003300:	e7aa      	b.n	8003258 <_printf_i+0x148>
 8003302:	6923      	ldr	r3, [r4, #16]
 8003304:	4632      	mov	r2, r6
 8003306:	4649      	mov	r1, r9
 8003308:	4640      	mov	r0, r8
 800330a:	47d0      	blx	sl
 800330c:	3001      	adds	r0, #1
 800330e:	d0ad      	beq.n	800326c <_printf_i+0x15c>
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	079b      	lsls	r3, r3, #30
 8003314:	d413      	bmi.n	800333e <_printf_i+0x22e>
 8003316:	68e0      	ldr	r0, [r4, #12]
 8003318:	9b03      	ldr	r3, [sp, #12]
 800331a:	4298      	cmp	r0, r3
 800331c:	bfb8      	it	lt
 800331e:	4618      	movlt	r0, r3
 8003320:	e7a6      	b.n	8003270 <_printf_i+0x160>
 8003322:	2301      	movs	r3, #1
 8003324:	4632      	mov	r2, r6
 8003326:	4649      	mov	r1, r9
 8003328:	4640      	mov	r0, r8
 800332a:	47d0      	blx	sl
 800332c:	3001      	adds	r0, #1
 800332e:	d09d      	beq.n	800326c <_printf_i+0x15c>
 8003330:	3501      	adds	r5, #1
 8003332:	68e3      	ldr	r3, [r4, #12]
 8003334:	9903      	ldr	r1, [sp, #12]
 8003336:	1a5b      	subs	r3, r3, r1
 8003338:	42ab      	cmp	r3, r5
 800333a:	dcf2      	bgt.n	8003322 <_printf_i+0x212>
 800333c:	e7eb      	b.n	8003316 <_printf_i+0x206>
 800333e:	2500      	movs	r5, #0
 8003340:	f104 0619 	add.w	r6, r4, #25
 8003344:	e7f5      	b.n	8003332 <_printf_i+0x222>
 8003346:	bf00      	nop
 8003348:	08006e02 	.word	0x08006e02
 800334c:	08006e13 	.word	0x08006e13

08003350 <__sflush_r>:
 8003350:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003358:	0716      	lsls	r6, r2, #28
 800335a:	4605      	mov	r5, r0
 800335c:	460c      	mov	r4, r1
 800335e:	d454      	bmi.n	800340a <__sflush_r+0xba>
 8003360:	684b      	ldr	r3, [r1, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	dc02      	bgt.n	800336c <__sflush_r+0x1c>
 8003366:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003368:	2b00      	cmp	r3, #0
 800336a:	dd48      	ble.n	80033fe <__sflush_r+0xae>
 800336c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800336e:	2e00      	cmp	r6, #0
 8003370:	d045      	beq.n	80033fe <__sflush_r+0xae>
 8003372:	2300      	movs	r3, #0
 8003374:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003378:	682f      	ldr	r7, [r5, #0]
 800337a:	6a21      	ldr	r1, [r4, #32]
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	d030      	beq.n	80033e2 <__sflush_r+0x92>
 8003380:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003382:	89a3      	ldrh	r3, [r4, #12]
 8003384:	0759      	lsls	r1, r3, #29
 8003386:	d505      	bpl.n	8003394 <__sflush_r+0x44>
 8003388:	6863      	ldr	r3, [r4, #4]
 800338a:	1ad2      	subs	r2, r2, r3
 800338c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800338e:	b10b      	cbz	r3, 8003394 <__sflush_r+0x44>
 8003390:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003392:	1ad2      	subs	r2, r2, r3
 8003394:	2300      	movs	r3, #0
 8003396:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003398:	6a21      	ldr	r1, [r4, #32]
 800339a:	4628      	mov	r0, r5
 800339c:	47b0      	blx	r6
 800339e:	1c43      	adds	r3, r0, #1
 80033a0:	89a3      	ldrh	r3, [r4, #12]
 80033a2:	d106      	bne.n	80033b2 <__sflush_r+0x62>
 80033a4:	6829      	ldr	r1, [r5, #0]
 80033a6:	291d      	cmp	r1, #29
 80033a8:	d82b      	bhi.n	8003402 <__sflush_r+0xb2>
 80033aa:	4a2a      	ldr	r2, [pc, #168]	@ (8003454 <__sflush_r+0x104>)
 80033ac:	410a      	asrs	r2, r1
 80033ae:	07d6      	lsls	r6, r2, #31
 80033b0:	d427      	bmi.n	8003402 <__sflush_r+0xb2>
 80033b2:	2200      	movs	r2, #0
 80033b4:	6062      	str	r2, [r4, #4]
 80033b6:	04d9      	lsls	r1, r3, #19
 80033b8:	6922      	ldr	r2, [r4, #16]
 80033ba:	6022      	str	r2, [r4, #0]
 80033bc:	d504      	bpl.n	80033c8 <__sflush_r+0x78>
 80033be:	1c42      	adds	r2, r0, #1
 80033c0:	d101      	bne.n	80033c6 <__sflush_r+0x76>
 80033c2:	682b      	ldr	r3, [r5, #0]
 80033c4:	b903      	cbnz	r3, 80033c8 <__sflush_r+0x78>
 80033c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80033c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80033ca:	602f      	str	r7, [r5, #0]
 80033cc:	b1b9      	cbz	r1, 80033fe <__sflush_r+0xae>
 80033ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80033d2:	4299      	cmp	r1, r3
 80033d4:	d002      	beq.n	80033dc <__sflush_r+0x8c>
 80033d6:	4628      	mov	r0, r5
 80033d8:	f7ff fbea 	bl	8002bb0 <_free_r>
 80033dc:	2300      	movs	r3, #0
 80033de:	6363      	str	r3, [r4, #52]	@ 0x34
 80033e0:	e00d      	b.n	80033fe <__sflush_r+0xae>
 80033e2:	2301      	movs	r3, #1
 80033e4:	4628      	mov	r0, r5
 80033e6:	47b0      	blx	r6
 80033e8:	4602      	mov	r2, r0
 80033ea:	1c50      	adds	r0, r2, #1
 80033ec:	d1c9      	bne.n	8003382 <__sflush_r+0x32>
 80033ee:	682b      	ldr	r3, [r5, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0c6      	beq.n	8003382 <__sflush_r+0x32>
 80033f4:	2b1d      	cmp	r3, #29
 80033f6:	d001      	beq.n	80033fc <__sflush_r+0xac>
 80033f8:	2b16      	cmp	r3, #22
 80033fa:	d11e      	bne.n	800343a <__sflush_r+0xea>
 80033fc:	602f      	str	r7, [r5, #0]
 80033fe:	2000      	movs	r0, #0
 8003400:	e022      	b.n	8003448 <__sflush_r+0xf8>
 8003402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003406:	b21b      	sxth	r3, r3
 8003408:	e01b      	b.n	8003442 <__sflush_r+0xf2>
 800340a:	690f      	ldr	r7, [r1, #16]
 800340c:	2f00      	cmp	r7, #0
 800340e:	d0f6      	beq.n	80033fe <__sflush_r+0xae>
 8003410:	0793      	lsls	r3, r2, #30
 8003412:	680e      	ldr	r6, [r1, #0]
 8003414:	bf08      	it	eq
 8003416:	694b      	ldreq	r3, [r1, #20]
 8003418:	600f      	str	r7, [r1, #0]
 800341a:	bf18      	it	ne
 800341c:	2300      	movne	r3, #0
 800341e:	eba6 0807 	sub.w	r8, r6, r7
 8003422:	608b      	str	r3, [r1, #8]
 8003424:	f1b8 0f00 	cmp.w	r8, #0
 8003428:	dde9      	ble.n	80033fe <__sflush_r+0xae>
 800342a:	6a21      	ldr	r1, [r4, #32]
 800342c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800342e:	4643      	mov	r3, r8
 8003430:	463a      	mov	r2, r7
 8003432:	4628      	mov	r0, r5
 8003434:	47b0      	blx	r6
 8003436:	2800      	cmp	r0, #0
 8003438:	dc08      	bgt.n	800344c <__sflush_r+0xfc>
 800343a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800343e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003442:	81a3      	strh	r3, [r4, #12]
 8003444:	f04f 30ff 	mov.w	r0, #4294967295
 8003448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800344c:	4407      	add	r7, r0
 800344e:	eba8 0800 	sub.w	r8, r8, r0
 8003452:	e7e7      	b.n	8003424 <__sflush_r+0xd4>
 8003454:	dfbffffe 	.word	0xdfbffffe

08003458 <_fflush_r>:
 8003458:	b538      	push	{r3, r4, r5, lr}
 800345a:	690b      	ldr	r3, [r1, #16]
 800345c:	4605      	mov	r5, r0
 800345e:	460c      	mov	r4, r1
 8003460:	b913      	cbnz	r3, 8003468 <_fflush_r+0x10>
 8003462:	2500      	movs	r5, #0
 8003464:	4628      	mov	r0, r5
 8003466:	bd38      	pop	{r3, r4, r5, pc}
 8003468:	b118      	cbz	r0, 8003472 <_fflush_r+0x1a>
 800346a:	6a03      	ldr	r3, [r0, #32]
 800346c:	b90b      	cbnz	r3, 8003472 <_fflush_r+0x1a>
 800346e:	f7ff fa0d 	bl	800288c <__sinit>
 8003472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f3      	beq.n	8003462 <_fflush_r+0xa>
 800347a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800347c:	07d0      	lsls	r0, r2, #31
 800347e:	d404      	bmi.n	800348a <_fflush_r+0x32>
 8003480:	0599      	lsls	r1, r3, #22
 8003482:	d402      	bmi.n	800348a <_fflush_r+0x32>
 8003484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003486:	f7ff fb6a 	bl	8002b5e <__retarget_lock_acquire_recursive>
 800348a:	4628      	mov	r0, r5
 800348c:	4621      	mov	r1, r4
 800348e:	f7ff ff5f 	bl	8003350 <__sflush_r>
 8003492:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003494:	07da      	lsls	r2, r3, #31
 8003496:	4605      	mov	r5, r0
 8003498:	d4e4      	bmi.n	8003464 <_fflush_r+0xc>
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	059b      	lsls	r3, r3, #22
 800349e:	d4e1      	bmi.n	8003464 <_fflush_r+0xc>
 80034a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80034a2:	f7ff fb5d 	bl	8002b60 <__retarget_lock_release_recursive>
 80034a6:	e7dd      	b.n	8003464 <_fflush_r+0xc>

080034a8 <fiprintf>:
 80034a8:	b40e      	push	{r1, r2, r3}
 80034aa:	b503      	push	{r0, r1, lr}
 80034ac:	4601      	mov	r1, r0
 80034ae:	ab03      	add	r3, sp, #12
 80034b0:	4805      	ldr	r0, [pc, #20]	@ (80034c8 <fiprintf+0x20>)
 80034b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80034b6:	6800      	ldr	r0, [r0, #0]
 80034b8:	9301      	str	r3, [sp, #4]
 80034ba:	f7ff fca3 	bl	8002e04 <_vfiprintf_r>
 80034be:	b002      	add	sp, #8
 80034c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80034c4:	b003      	add	sp, #12
 80034c6:	4770      	bx	lr
 80034c8:	20000018 	.word	0x20000018

080034cc <_putc_r>:
 80034cc:	b570      	push	{r4, r5, r6, lr}
 80034ce:	460d      	mov	r5, r1
 80034d0:	4614      	mov	r4, r2
 80034d2:	4606      	mov	r6, r0
 80034d4:	b118      	cbz	r0, 80034de <_putc_r+0x12>
 80034d6:	6a03      	ldr	r3, [r0, #32]
 80034d8:	b90b      	cbnz	r3, 80034de <_putc_r+0x12>
 80034da:	f7ff f9d7 	bl	800288c <__sinit>
 80034de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034e0:	07d8      	lsls	r0, r3, #31
 80034e2:	d405      	bmi.n	80034f0 <_putc_r+0x24>
 80034e4:	89a3      	ldrh	r3, [r4, #12]
 80034e6:	0599      	lsls	r1, r3, #22
 80034e8:	d402      	bmi.n	80034f0 <_putc_r+0x24>
 80034ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80034ec:	f7ff fb37 	bl	8002b5e <__retarget_lock_acquire_recursive>
 80034f0:	68a3      	ldr	r3, [r4, #8]
 80034f2:	3b01      	subs	r3, #1
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	60a3      	str	r3, [r4, #8]
 80034f8:	da05      	bge.n	8003506 <_putc_r+0x3a>
 80034fa:	69a2      	ldr	r2, [r4, #24]
 80034fc:	4293      	cmp	r3, r2
 80034fe:	db12      	blt.n	8003526 <_putc_r+0x5a>
 8003500:	b2eb      	uxtb	r3, r5
 8003502:	2b0a      	cmp	r3, #10
 8003504:	d00f      	beq.n	8003526 <_putc_r+0x5a>
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	1c5a      	adds	r2, r3, #1
 800350a:	6022      	str	r2, [r4, #0]
 800350c:	701d      	strb	r5, [r3, #0]
 800350e:	b2ed      	uxtb	r5, r5
 8003510:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003512:	07da      	lsls	r2, r3, #31
 8003514:	d405      	bmi.n	8003522 <_putc_r+0x56>
 8003516:	89a3      	ldrh	r3, [r4, #12]
 8003518:	059b      	lsls	r3, r3, #22
 800351a:	d402      	bmi.n	8003522 <_putc_r+0x56>
 800351c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800351e:	f7ff fb1f 	bl	8002b60 <__retarget_lock_release_recursive>
 8003522:	4628      	mov	r0, r5
 8003524:	bd70      	pop	{r4, r5, r6, pc}
 8003526:	4629      	mov	r1, r5
 8003528:	4622      	mov	r2, r4
 800352a:	4630      	mov	r0, r6
 800352c:	f000 f802 	bl	8003534 <__swbuf_r>
 8003530:	4605      	mov	r5, r0
 8003532:	e7ed      	b.n	8003510 <_putc_r+0x44>

08003534 <__swbuf_r>:
 8003534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003536:	460e      	mov	r6, r1
 8003538:	4614      	mov	r4, r2
 800353a:	4605      	mov	r5, r0
 800353c:	b118      	cbz	r0, 8003546 <__swbuf_r+0x12>
 800353e:	6a03      	ldr	r3, [r0, #32]
 8003540:	b90b      	cbnz	r3, 8003546 <__swbuf_r+0x12>
 8003542:	f7ff f9a3 	bl	800288c <__sinit>
 8003546:	69a3      	ldr	r3, [r4, #24]
 8003548:	60a3      	str	r3, [r4, #8]
 800354a:	89a3      	ldrh	r3, [r4, #12]
 800354c:	071a      	lsls	r2, r3, #28
 800354e:	d501      	bpl.n	8003554 <__swbuf_r+0x20>
 8003550:	6923      	ldr	r3, [r4, #16]
 8003552:	b943      	cbnz	r3, 8003566 <__swbuf_r+0x32>
 8003554:	4621      	mov	r1, r4
 8003556:	4628      	mov	r0, r5
 8003558:	f000 f82a 	bl	80035b0 <__swsetup_r>
 800355c:	b118      	cbz	r0, 8003566 <__swbuf_r+0x32>
 800355e:	f04f 37ff 	mov.w	r7, #4294967295
 8003562:	4638      	mov	r0, r7
 8003564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	6922      	ldr	r2, [r4, #16]
 800356a:	1a98      	subs	r0, r3, r2
 800356c:	6963      	ldr	r3, [r4, #20]
 800356e:	b2f6      	uxtb	r6, r6
 8003570:	4283      	cmp	r3, r0
 8003572:	4637      	mov	r7, r6
 8003574:	dc05      	bgt.n	8003582 <__swbuf_r+0x4e>
 8003576:	4621      	mov	r1, r4
 8003578:	4628      	mov	r0, r5
 800357a:	f7ff ff6d 	bl	8003458 <_fflush_r>
 800357e:	2800      	cmp	r0, #0
 8003580:	d1ed      	bne.n	800355e <__swbuf_r+0x2a>
 8003582:	68a3      	ldr	r3, [r4, #8]
 8003584:	3b01      	subs	r3, #1
 8003586:	60a3      	str	r3, [r4, #8]
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	6022      	str	r2, [r4, #0]
 800358e:	701e      	strb	r6, [r3, #0]
 8003590:	6962      	ldr	r2, [r4, #20]
 8003592:	1c43      	adds	r3, r0, #1
 8003594:	429a      	cmp	r2, r3
 8003596:	d004      	beq.n	80035a2 <__swbuf_r+0x6e>
 8003598:	89a3      	ldrh	r3, [r4, #12]
 800359a:	07db      	lsls	r3, r3, #31
 800359c:	d5e1      	bpl.n	8003562 <__swbuf_r+0x2e>
 800359e:	2e0a      	cmp	r6, #10
 80035a0:	d1df      	bne.n	8003562 <__swbuf_r+0x2e>
 80035a2:	4621      	mov	r1, r4
 80035a4:	4628      	mov	r0, r5
 80035a6:	f7ff ff57 	bl	8003458 <_fflush_r>
 80035aa:	2800      	cmp	r0, #0
 80035ac:	d0d9      	beq.n	8003562 <__swbuf_r+0x2e>
 80035ae:	e7d6      	b.n	800355e <__swbuf_r+0x2a>

080035b0 <__swsetup_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4b29      	ldr	r3, [pc, #164]	@ (8003658 <__swsetup_r+0xa8>)
 80035b4:	4605      	mov	r5, r0
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	460c      	mov	r4, r1
 80035ba:	b118      	cbz	r0, 80035c4 <__swsetup_r+0x14>
 80035bc:	6a03      	ldr	r3, [r0, #32]
 80035be:	b90b      	cbnz	r3, 80035c4 <__swsetup_r+0x14>
 80035c0:	f7ff f964 	bl	800288c <__sinit>
 80035c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035c8:	0719      	lsls	r1, r3, #28
 80035ca:	d422      	bmi.n	8003612 <__swsetup_r+0x62>
 80035cc:	06da      	lsls	r2, r3, #27
 80035ce:	d407      	bmi.n	80035e0 <__swsetup_r+0x30>
 80035d0:	2209      	movs	r2, #9
 80035d2:	602a      	str	r2, [r5, #0]
 80035d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035d8:	81a3      	strh	r3, [r4, #12]
 80035da:	f04f 30ff 	mov.w	r0, #4294967295
 80035de:	e033      	b.n	8003648 <__swsetup_r+0x98>
 80035e0:	0758      	lsls	r0, r3, #29
 80035e2:	d512      	bpl.n	800360a <__swsetup_r+0x5a>
 80035e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035e6:	b141      	cbz	r1, 80035fa <__swsetup_r+0x4a>
 80035e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035ec:	4299      	cmp	r1, r3
 80035ee:	d002      	beq.n	80035f6 <__swsetup_r+0x46>
 80035f0:	4628      	mov	r0, r5
 80035f2:	f7ff fadd 	bl	8002bb0 <_free_r>
 80035f6:	2300      	movs	r3, #0
 80035f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80035fa:	89a3      	ldrh	r3, [r4, #12]
 80035fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003600:	81a3      	strh	r3, [r4, #12]
 8003602:	2300      	movs	r3, #0
 8003604:	6063      	str	r3, [r4, #4]
 8003606:	6923      	ldr	r3, [r4, #16]
 8003608:	6023      	str	r3, [r4, #0]
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	f043 0308 	orr.w	r3, r3, #8
 8003610:	81a3      	strh	r3, [r4, #12]
 8003612:	6923      	ldr	r3, [r4, #16]
 8003614:	b94b      	cbnz	r3, 800362a <__swsetup_r+0x7a>
 8003616:	89a3      	ldrh	r3, [r4, #12]
 8003618:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800361c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003620:	d003      	beq.n	800362a <__swsetup_r+0x7a>
 8003622:	4621      	mov	r1, r4
 8003624:	4628      	mov	r0, r5
 8003626:	f000 f856 	bl	80036d6 <__smakebuf_r>
 800362a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800362e:	f013 0201 	ands.w	r2, r3, #1
 8003632:	d00a      	beq.n	800364a <__swsetup_r+0x9a>
 8003634:	2200      	movs	r2, #0
 8003636:	60a2      	str	r2, [r4, #8]
 8003638:	6962      	ldr	r2, [r4, #20]
 800363a:	4252      	negs	r2, r2
 800363c:	61a2      	str	r2, [r4, #24]
 800363e:	6922      	ldr	r2, [r4, #16]
 8003640:	b942      	cbnz	r2, 8003654 <__swsetup_r+0xa4>
 8003642:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003646:	d1c5      	bne.n	80035d4 <__swsetup_r+0x24>
 8003648:	bd38      	pop	{r3, r4, r5, pc}
 800364a:	0799      	lsls	r1, r3, #30
 800364c:	bf58      	it	pl
 800364e:	6962      	ldrpl	r2, [r4, #20]
 8003650:	60a2      	str	r2, [r4, #8]
 8003652:	e7f4      	b.n	800363e <__swsetup_r+0x8e>
 8003654:	2000      	movs	r0, #0
 8003656:	e7f7      	b.n	8003648 <__swsetup_r+0x98>
 8003658:	20000018 	.word	0x20000018

0800365c <_sbrk_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4d06      	ldr	r5, [pc, #24]	@ (8003678 <_sbrk_r+0x1c>)
 8003660:	2300      	movs	r3, #0
 8003662:	4604      	mov	r4, r0
 8003664:	4608      	mov	r0, r1
 8003666:	602b      	str	r3, [r5, #0]
 8003668:	f7fe fa3c 	bl	8001ae4 <_sbrk>
 800366c:	1c43      	adds	r3, r0, #1
 800366e:	d102      	bne.n	8003676 <_sbrk_r+0x1a>
 8003670:	682b      	ldr	r3, [r5, #0]
 8003672:	b103      	cbz	r3, 8003676 <_sbrk_r+0x1a>
 8003674:	6023      	str	r3, [r4, #0]
 8003676:	bd38      	pop	{r3, r4, r5, pc}
 8003678:	200001e8 	.word	0x200001e8

0800367c <abort>:
 800367c:	b508      	push	{r3, lr}
 800367e:	2006      	movs	r0, #6
 8003680:	f000 f88e 	bl	80037a0 <raise>
 8003684:	2001      	movs	r0, #1
 8003686:	f7fe f9b4 	bl	80019f2 <_exit>

0800368a <__swhatbuf_r>:
 800368a:	b570      	push	{r4, r5, r6, lr}
 800368c:	460c      	mov	r4, r1
 800368e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003692:	2900      	cmp	r1, #0
 8003694:	b096      	sub	sp, #88	@ 0x58
 8003696:	4615      	mov	r5, r2
 8003698:	461e      	mov	r6, r3
 800369a:	da0d      	bge.n	80036b8 <__swhatbuf_r+0x2e>
 800369c:	89a3      	ldrh	r3, [r4, #12]
 800369e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036a2:	f04f 0100 	mov.w	r1, #0
 80036a6:	bf14      	ite	ne
 80036a8:	2340      	movne	r3, #64	@ 0x40
 80036aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80036ae:	2000      	movs	r0, #0
 80036b0:	6031      	str	r1, [r6, #0]
 80036b2:	602b      	str	r3, [r5, #0]
 80036b4:	b016      	add	sp, #88	@ 0x58
 80036b6:	bd70      	pop	{r4, r5, r6, pc}
 80036b8:	466a      	mov	r2, sp
 80036ba:	f000 f879 	bl	80037b0 <_fstat_r>
 80036be:	2800      	cmp	r0, #0
 80036c0:	dbec      	blt.n	800369c <__swhatbuf_r+0x12>
 80036c2:	9901      	ldr	r1, [sp, #4]
 80036c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80036c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80036cc:	4259      	negs	r1, r3
 80036ce:	4159      	adcs	r1, r3
 80036d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036d4:	e7eb      	b.n	80036ae <__swhatbuf_r+0x24>

080036d6 <__smakebuf_r>:
 80036d6:	898b      	ldrh	r3, [r1, #12]
 80036d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036da:	079d      	lsls	r5, r3, #30
 80036dc:	4606      	mov	r6, r0
 80036de:	460c      	mov	r4, r1
 80036e0:	d507      	bpl.n	80036f2 <__smakebuf_r+0x1c>
 80036e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80036e6:	6023      	str	r3, [r4, #0]
 80036e8:	6123      	str	r3, [r4, #16]
 80036ea:	2301      	movs	r3, #1
 80036ec:	6163      	str	r3, [r4, #20]
 80036ee:	b003      	add	sp, #12
 80036f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036f2:	ab01      	add	r3, sp, #4
 80036f4:	466a      	mov	r2, sp
 80036f6:	f7ff ffc8 	bl	800368a <__swhatbuf_r>
 80036fa:	9f00      	ldr	r7, [sp, #0]
 80036fc:	4605      	mov	r5, r0
 80036fe:	4639      	mov	r1, r7
 8003700:	4630      	mov	r0, r6
 8003702:	f7ff fac9 	bl	8002c98 <_malloc_r>
 8003706:	b948      	cbnz	r0, 800371c <__smakebuf_r+0x46>
 8003708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800370c:	059a      	lsls	r2, r3, #22
 800370e:	d4ee      	bmi.n	80036ee <__smakebuf_r+0x18>
 8003710:	f023 0303 	bic.w	r3, r3, #3
 8003714:	f043 0302 	orr.w	r3, r3, #2
 8003718:	81a3      	strh	r3, [r4, #12]
 800371a:	e7e2      	b.n	80036e2 <__smakebuf_r+0xc>
 800371c:	89a3      	ldrh	r3, [r4, #12]
 800371e:	6020      	str	r0, [r4, #0]
 8003720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003724:	81a3      	strh	r3, [r4, #12]
 8003726:	9b01      	ldr	r3, [sp, #4]
 8003728:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800372c:	b15b      	cbz	r3, 8003746 <__smakebuf_r+0x70>
 800372e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003732:	4630      	mov	r0, r6
 8003734:	f000 f84e 	bl	80037d4 <_isatty_r>
 8003738:	b128      	cbz	r0, 8003746 <__smakebuf_r+0x70>
 800373a:	89a3      	ldrh	r3, [r4, #12]
 800373c:	f023 0303 	bic.w	r3, r3, #3
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	81a3      	strh	r3, [r4, #12]
 8003746:	89a3      	ldrh	r3, [r4, #12]
 8003748:	431d      	orrs	r5, r3
 800374a:	81a5      	strh	r5, [r4, #12]
 800374c:	e7cf      	b.n	80036ee <__smakebuf_r+0x18>

0800374e <_raise_r>:
 800374e:	291f      	cmp	r1, #31
 8003750:	b538      	push	{r3, r4, r5, lr}
 8003752:	4605      	mov	r5, r0
 8003754:	460c      	mov	r4, r1
 8003756:	d904      	bls.n	8003762 <_raise_r+0x14>
 8003758:	2316      	movs	r3, #22
 800375a:	6003      	str	r3, [r0, #0]
 800375c:	f04f 30ff 	mov.w	r0, #4294967295
 8003760:	bd38      	pop	{r3, r4, r5, pc}
 8003762:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003764:	b112      	cbz	r2, 800376c <_raise_r+0x1e>
 8003766:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800376a:	b94b      	cbnz	r3, 8003780 <_raise_r+0x32>
 800376c:	4628      	mov	r0, r5
 800376e:	f000 f853 	bl	8003818 <_getpid_r>
 8003772:	4622      	mov	r2, r4
 8003774:	4601      	mov	r1, r0
 8003776:	4628      	mov	r0, r5
 8003778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800377c:	f000 b83a 	b.w	80037f4 <_kill_r>
 8003780:	2b01      	cmp	r3, #1
 8003782:	d00a      	beq.n	800379a <_raise_r+0x4c>
 8003784:	1c59      	adds	r1, r3, #1
 8003786:	d103      	bne.n	8003790 <_raise_r+0x42>
 8003788:	2316      	movs	r3, #22
 800378a:	6003      	str	r3, [r0, #0]
 800378c:	2001      	movs	r0, #1
 800378e:	e7e7      	b.n	8003760 <_raise_r+0x12>
 8003790:	2100      	movs	r1, #0
 8003792:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003796:	4620      	mov	r0, r4
 8003798:	4798      	blx	r3
 800379a:	2000      	movs	r0, #0
 800379c:	e7e0      	b.n	8003760 <_raise_r+0x12>
	...

080037a0 <raise>:
 80037a0:	4b02      	ldr	r3, [pc, #8]	@ (80037ac <raise+0xc>)
 80037a2:	4601      	mov	r1, r0
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	f7ff bfd2 	b.w	800374e <_raise_r>
 80037aa:	bf00      	nop
 80037ac:	20000018 	.word	0x20000018

080037b0 <_fstat_r>:
 80037b0:	b538      	push	{r3, r4, r5, lr}
 80037b2:	4d07      	ldr	r5, [pc, #28]	@ (80037d0 <_fstat_r+0x20>)
 80037b4:	2300      	movs	r3, #0
 80037b6:	4604      	mov	r4, r0
 80037b8:	4608      	mov	r0, r1
 80037ba:	4611      	mov	r1, r2
 80037bc:	602b      	str	r3, [r5, #0]
 80037be:	f7fe f968 	bl	8001a92 <_fstat>
 80037c2:	1c43      	adds	r3, r0, #1
 80037c4:	d102      	bne.n	80037cc <_fstat_r+0x1c>
 80037c6:	682b      	ldr	r3, [r5, #0]
 80037c8:	b103      	cbz	r3, 80037cc <_fstat_r+0x1c>
 80037ca:	6023      	str	r3, [r4, #0]
 80037cc:	bd38      	pop	{r3, r4, r5, pc}
 80037ce:	bf00      	nop
 80037d0:	200001e8 	.word	0x200001e8

080037d4 <_isatty_r>:
 80037d4:	b538      	push	{r3, r4, r5, lr}
 80037d6:	4d06      	ldr	r5, [pc, #24]	@ (80037f0 <_isatty_r+0x1c>)
 80037d8:	2300      	movs	r3, #0
 80037da:	4604      	mov	r4, r0
 80037dc:	4608      	mov	r0, r1
 80037de:	602b      	str	r3, [r5, #0]
 80037e0:	f7fe f967 	bl	8001ab2 <_isatty>
 80037e4:	1c43      	adds	r3, r0, #1
 80037e6:	d102      	bne.n	80037ee <_isatty_r+0x1a>
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	b103      	cbz	r3, 80037ee <_isatty_r+0x1a>
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	bd38      	pop	{r3, r4, r5, pc}
 80037f0:	200001e8 	.word	0x200001e8

080037f4 <_kill_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	4d07      	ldr	r5, [pc, #28]	@ (8003814 <_kill_r+0x20>)
 80037f8:	2300      	movs	r3, #0
 80037fa:	4604      	mov	r4, r0
 80037fc:	4608      	mov	r0, r1
 80037fe:	4611      	mov	r1, r2
 8003800:	602b      	str	r3, [r5, #0]
 8003802:	f7fe f8e6 	bl	80019d2 <_kill>
 8003806:	1c43      	adds	r3, r0, #1
 8003808:	d102      	bne.n	8003810 <_kill_r+0x1c>
 800380a:	682b      	ldr	r3, [r5, #0]
 800380c:	b103      	cbz	r3, 8003810 <_kill_r+0x1c>
 800380e:	6023      	str	r3, [r4, #0]
 8003810:	bd38      	pop	{r3, r4, r5, pc}
 8003812:	bf00      	nop
 8003814:	200001e8 	.word	0x200001e8

08003818 <_getpid_r>:
 8003818:	f7fe b8d3 	b.w	80019c2 <_getpid>

0800381c <_init>:
 800381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800381e:	bf00      	nop
 8003820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003822:	bc08      	pop	{r3}
 8003824:	469e      	mov	lr, r3
 8003826:	4770      	bx	lr

08003828 <_fini>:
 8003828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382a:	bf00      	nop
 800382c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800382e:	bc08      	pop	{r3}
 8003830:	469e      	mov	lr, r3
 8003832:	4770      	bx	lr
