
# max datawidth where Xilinx Vivado is able to infer the byte-enable logic and map ram to BRAM
# (otherwise the RAM is mapped to distmem no mather the size)
XILINX_VIVADO_MAX_DATA_WIDTH = 16 * 8
