{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728668475719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728668475729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 10:41:15 2024 " "Processing started: Fri Oct 11 10:41:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728668475729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668475729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_test -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_test -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668475729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728668476209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728668476209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/myadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myadc/synthesis/myadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myadc-rtl " "Found design unit 1: myadc-rtl" {  } { { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486520 ""} { "Info" "ISGN_ENTITY_NAME" "1 myadc " "Found entity 1: myadc" {  } { { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/myadc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/myadc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 myadc_modular_adc_0 " "Found entity 1: myadc_modular_adc_0" {  } { { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728668486529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "myadc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "myadc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486539 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728668486595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cnt main.vhd(14) " "Verilog HDL or VHDL warning at main.vhd(14): object \"Cnt\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMDRDY main.vhd(21) " "Verilog HDL or VHDL warning at main.vhd(21): object \"CMDRDY\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESVal main.vhd(22) " "Verilog HDL or VHDL warning at main.vhd(22): object \"RESVal\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESCH main.vhd(23) " "Verilog HDL or VHDL warning at main.vhd(23): object \"RESCH\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESSOP main.vhd(25) " "Verilog HDL or VHDL warning at main.vhd(25): object \"RESSOP\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESEOP main.vhd(26) " "Verilog HDL or VHDL warning at main.vhd(26): object \"RESEOP\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486596 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadc myadc:mADC " "Elaborating entity \"myadc\" for hierarchy \"myadc:mADC\"" {  } { { "main.vhd" "mADC" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myadc_modular_adc_0 myadc:mADC\|myadc_modular_adc_0:modular_adc_0 " "Elaborating entity \"myadc_modular_adc_0\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\"" {  } { { "myadc/synthesis/myadc.vhd" "modular_adc_0" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "control_internal" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728668486628 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486647 ""}  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728668486647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728668486829 ""}  } { { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728668486829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668486991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668486991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668486992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728668487032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668487032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668487033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668487037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668487039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668487040 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Source/MAX10_8052/Test/ADC/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "myadc/synthesis/submodules/myadc_modular_adc_0.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/myadc_modular_adc_0.v" 92 0 0 } } { "myadc/synthesis/myadc.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/myadc.vhd" 53 0 0 } } { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728668487150 "|main|myadc:mADC|myadc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728668487150 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728668487150 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728668487577 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728668487577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728668487721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728668488096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/MAX10_8052/Test/ADC/output_files/main.map.smsg " "Generated suppressed messages file C:/Source/MAX10_8052/Test/ADC/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668488139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728668488260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728668488260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728668488318 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728668488318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728668488318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728668488318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728668488349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 10:41:28 2024 " "Processing ended: Fri Oct 11 10:41:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728668488349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728668488349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728668488349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728668488349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728668489651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728668489661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 10:41:29 2024 " "Processing started: Fri Oct 11 10:41:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728668489661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728668489661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_test -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_test -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728668489661 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728668489823 ""}
{ "Info" "0" "" "Project  = adc_test" {  } {  } 0 0 "Project  = adc_test" 0 0 "Fitter" 0 0 1728668489824 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1728668489824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728668489905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728668489905 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728668489914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728668489963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728668489963 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728668490163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728668490171 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728668490319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728668490319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728668490322 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1728668490323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1728668490323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1728668490323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1728668490323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/altera/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728668490323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728668490323 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728668490325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1728668490560 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728668490903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728668490903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1728668490903 ""}
{ "Info" "ISTA_SDC_FOUND" "myadc/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'myadc/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1728668490904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490906 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490907 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490907 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490908 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490909 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490909 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490910 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490912 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490913 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490913 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490914 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490914 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490914 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728668490915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490915 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490915 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490916 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490916 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490916 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490916 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490917 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728668490917 ""}  } { { "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728668490917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728668490918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: mADC\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: mADC\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728668490919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1728668490919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728668490921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1728668490921 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728668490922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728668490953 ""}  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728668490953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728668490953 ""}  } { { "main.vhd" "" { Text "C:/Source/MAX10_8052/Test/ADC/main.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Source/MAX10_8052/Test/ADC/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728668490953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728668491295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728668491295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728668491295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728668491296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728668491297 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728668491297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728668491297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728668491297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728668491312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1728668491312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728668491312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 1 5 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 1 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1728668491316 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1728668491316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728668491316 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728668491318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1728668491318 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728668491318 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728668491345 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1728668491350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728668492704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728668492787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728668492812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728668495428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728668495428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728668495830 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_DISCONNECTED_RR_GRAPH_ERROR" "CLK_10~input myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|primitive_instance " "Can't route signal \"CLK_10~input\" to atom \"myadc:mADC\|myadc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|primitive_instance\"" {  } {  } 0 170084 "Can't route signal \"%1!s!\" to atom \"%2!s!\"" 0 0 "Fitter" 0 -1 1728668499896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728668501515 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1728668501518 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1728668501609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/MAX10_8052/Test/ADC/output_files/main.fit.smsg " "Generated suppressed messages file C:/Source/MAX10_8052/Test/ADC/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728668501871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 53 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5525 " "Peak virtual memory: 5525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728668501927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 11 10:41:41 2024 " "Processing ended: Fri Oct 11 10:41:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728668501927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728668501927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728668501927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728668501927 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 75 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 75 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728668502584 ""}
