                   SYNTHESIS REPORT
====================Information====================
commit date: Fri_Oct_15_14:28:37_2021_+0800
top_name: ysyx_210134
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210134.v:1904: Recommend parentheses when a reduction-or follows bitwise-or. (VER-225)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210134.v:7782: Recommend parentheses when a reduction-or follows bitwise-or. (VER-225)
3. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210134.v:7783: Recommend parentheses when a reduction-or follows bitwise-or. (VER-225)
****** Message Summary: 0 Error(s), 3 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
686836.4  686836.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
59580  59581  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210134
Date   : Fri Oct 15 15:38:43 2021
****************************************
    
Number of ports:                        12732
Number of nets:                         70970
Number of cells:                        59972
Number of combinational cells:          52125
Number of sequential cells:              7456
Number of macros/black boxes:               0
Number of buf/inv:                       7046
Number of references:                       2
Combinational area:             496529.750698
Buf/Inv area:                    32062.721507
Noncombinational area:          190306.688717
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                686836.439415
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------------
ysyx_210134                       686836.4394    100.0     786.7080       0.0000  0.0000  ysyx_210134
tile                              686049.7314     99.9       0.0000       0.0000  0.0000  ysyx_210134_Tile_0
tile/core                         661449.3046     96.3       0.0000       0.0000  0.0000  ysyx_210134_Core_0
tile/core/be                      641577.1948     93.4   57764.5390   42896.4318  0.0000  ysyx_210134_Backend_0
tile/core/be/POWERGATING_clock_N1322_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_98
tile/core/be/POWERGATING_clock_N1322_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_99
tile/core/be/POWERGATING_clock_N1322_11
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_100
tile/core/be/POWERGATING_clock_N1322_12
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_115
tile/core/be/POWERGATING_clock_N1322_13
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_127
tile/core/be/POWERGATING_clock_N1322_14
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_128
tile/core/be/POWERGATING_clock_N1322_15
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_129
tile/core/be/POWERGATING_clock_N1322_16
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_131
tile/core/be/POWERGATING_clock_N1322_17
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_132
tile/core/be/POWERGATING_clock_N1796_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_96
tile/core/be/POWERGATING_clock_N1796_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_97
tile/core/be/POWERGATING_clock_n4058_12
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_76
tile/core/be/POWERGATING_clock_n4058_13
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_79
tile/core/be/POWERGATING_clock_n4058_14
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_82
tile/core/be/POWERGATING_clock_n4058_15
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_83
tile/core/be/POWERGATING_clock_n4058_16
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_84
tile/core/be/POWERGATING_clock_n4058_17
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_85
tile/core/be/POWERGATING_clock_n4058_18
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_86
tile/core/be/POWERGATING_clock_n4058_19
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_87
tile/core/be/POWERGATING_clock_n4058_20
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_90
tile/core/be/POWERGATING_clock_n4058_21
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_93
tile/core/be/POWERGATING_clock_n4058_22
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_94
tile/core/be/POWERGATING_clock_n4058_23
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_95
tile/core/be/alu                   21776.3463      3.2   21776.3463       0.0000  0.0000  ysyx_210134_ALU_3
tile/core/be/csr                   58424.8369      8.5   28044.4591   30380.3778  0.0000  ysyx_210134_CSR_0
tile/core/be/issueArbiter          10688.4704      1.6   10688.4704       0.0000  0.0000  ysyx_210134_IssueArbiter_0
tile/core/be/issueQueue            54437.5049      7.9   25024.0383   28617.3450  0.0000  ysyx_210134_FIFO_0
tile/core/be/issueQueue/POWERGATING_clock_N1233_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_52
tile/core/be/issueQueue/POWERGATING_clock_N1233_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_56
tile/core/be/issueQueue/POWERGATING_clock_N1233_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_58
tile/core/be/issueQueue/POWERGATING_clock_N1233_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_59
tile/core/be/issueQueue/POWERGATING_clock_N1569_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_48
tile/core/be/issueQueue/POWERGATING_clock_N1569_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_49
tile/core/be/issueQueue/POWERGATING_clock_N1569_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_50
tile/core/be/issueQueue/POWERGATING_clock_N1569_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_51
tile/core/be/issueQueue/POWERGATING_clock_N1905_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_40
tile/core/be/issueQueue/POWERGATING_clock_N1905_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_41
tile/core/be/issueQueue/POWERGATING_clock_N1905_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_45
tile/core/be/issueQueue/POWERGATING_clock_N1905_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_47
tile/core/be/issueQueue/POWERGATING_clock_N2241_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_36
tile/core/be/issueQueue/POWERGATING_clock_N2241_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_37
tile/core/be/issueQueue/POWERGATING_clock_N2241_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_38
tile/core/be/issueQueue/POWERGATING_clock_N2241_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_39
tile/core/be/issueQueue/POWERGATING_clock_N2577_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_28
tile/core/be/issueQueue/POWERGATING_clock_N2577_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_29
tile/core/be/issueQueue/POWERGATING_clock_N2577_4
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_30
tile/core/be/issueQueue/POWERGATING_clock_N2577_5
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_34
tile/core/be/issueQueue/POWERGATING_clock_N2913_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_67
tile/core/be/issueQueue/POWERGATING_clock_N2913_3
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_69
tile/core/be/issueQueue/POWERGATING_clock_N2913_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_70
tile/core/be/issueQueue/POWERGATING_clock_N2913_7
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_71
tile/core/be/issueQueue/POWERGATING_clock_N3249_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_72
tile/core/be/issueQueue/POWERGATING_clock_N3249_3
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_73
tile/core/be/issueQueue/POWERGATING_clock_N3249_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_74
tile/core/be/issueQueue/POWERGATING_clock_N3249_7
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_75
tile/core/be/issueQueue/POWERGATING_clock_N897_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_60
tile/core/be/issueQueue/POWERGATING_clock_N897_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_61
tile/core/be/issueQueue/POWERGATING_clock_N897_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_62
tile/core/be/issueQueue/POWERGATING_clock_N897_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_63
tile/core/be/issueQueue/POWERGATING_clock_do_enq_5
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_19
tile/core/be/issueQueue/POWERGATING_clock_do_enq_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_23
tile/core/be/issueQueue/POWERGATING_clock_do_enq_7
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_25
tile/core/be/issueQueue/POWERGATING_clock_do_enq_8
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_26
tile/core/be/issueQueue/POWERGATING_clock_do_enq_9
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_27
tile/core/be/mdu                  265872.3456     38.7  222481.0284    6722.6554  0.0000  ysyx_210134_MDU_0
tile/core/be/mdu/alu               18827.1999      2.7   18827.1999       0.0000  0.0000  ysyx_210134_ALU_2
tile/core/be/mdu/divider           17841.4619      2.6    7739.3240   10016.0707  0.0000  ysyx_210134_Divider_0
tile/core/be/mdu/divider/POWERGATING_clock_N40_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_12
tile/core/be/mdu/divider/POWERGATING_clock_N40_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_14
tile/core/be/mdu/divider/POWERGATING_clock_N40_2
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_15
tile/core/be/mdu/divider/POWERGATING_clock_N40_3
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_18
tile/core/be/regFile              129221.8335     18.8   78528.2509   50693.5825  0.0000  ysyx_210134_RegFile_0
tile/core/fe                       19872.1098      2.9    6238.5272    4318.1529  0.0000  ysyx_210134_Frontend_0
tile/core/fe/Dec                    1814.1352      0.3    1814.1352       0.0000  0.0000  ysyx_210134_Dec_2
tile/core/fe/Dec_1                  1797.9976      0.3    1797.9976       0.0000  0.0000  ysyx_210134_Dec_3
tile/core/fe/POWERGATING_clock_N224_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_139
tile/core/fe/POWERGATING_clock_n571_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_133
tile/core/fe/POWERGATING_clock_n571_1
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_134
tile/core/fe/pc_gen                 5638.7465      0.8    2923.5952    1635.2769  0.0000  ysyx_210134_PCGen_0
tile/core/fe/pc_gen/bpu             1079.8744      0.2     634.7456     102.2048  0.0000  ysyx_210134_BPU_0
tile/core/fe/pc_gen/bpu/history      342.9240      0.0       0.0000       0.0000  0.0000  ysyx_210134_DualPortBRAM_0
tile/core/fe/pc_gen/bpu/history/sim_dual_port_bram
                                     342.9240      0.0     138.5144     204.4096  0.0000  ysyx_210134_SimDualPortBRAM_0
tile/dcache                         9857.3841      1.4    5135.7912    4635.5258  0.0000  ysyx_210134_DcacheDP_0
tile/dcache/POWERGATING_clock_n267_4
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_140
tile/dcache/POWERGATING_clock_n267_5
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_141
tile/dcache/POWERGATING_clock_n267_6
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_143
tile/dcache/POWERGATING_clock_n267_7
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_5
tile/icache                         4736.3857      0.7    1418.7640    3296.1049  0.0000  ysyx_210134_ICache_0
tile/icache/POWERGATING_clock_N60_0
                                      21.5168      0.0       0.0000      21.5168  0.0000  POWERMODULE_HIGH_ysyx_210134_0_0
tile/xbar                          10006.6570      1.5    4741.7648    5213.7898  0.0000  ysyx_210134_AXI4Server_0
tile/xbar/r_arbiter                   51.1024      0.0      25.5512      25.5512  0.0000  ysyx_210134_CacheArbiter_0
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------------
Total                                                   496529.7507  190306.6887  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210134
Date   : Fri Oct 15 15:38:38 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: tile/core/be/exInsts_1_src_b_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: tile/core/be/mdu/mulu_res_reg_94_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  tile/core/be/exInsts_1_src_b_reg_1_/CK (LVT_DQHDV2)   0.0000    0.0000 #   0.0000 r
  tile/core/be/exInsts_1_src_b_reg_1_/Q (LVT_DQHDV2)    0.0998    0.2505     0.2505 f
  tile/core/be/exInsts_1_src_b[1] (net)         2                 0.0000     0.2505 f
  tile/core/be/U1706/A2 (LVT_OR2HDV8)                   0.0998    0.0000     0.2505 f
  tile/core/be/U1706/Z (LVT_OR2HDV8)                    0.0627    0.1474     0.3979 f
  tile/core/be/n4788 (net)                      2                 0.0000     0.3979 f
  tile/core/be/U1716/I (LVT_INHDV8)                     0.0627    0.0000     0.3979 f
  tile/core/be/U1716/ZN (LVT_INHDV8)                    0.1161    0.0824     0.4803 r
  tile/core/be/n8403 (net)                      4                 0.0000     0.4803 r
  tile/core/be/U1717/I (LVT_INHDV12)                    0.1161    0.0000     0.4803 r
  tile/core/be/U1717/ZN (LVT_INHDV12)                   0.0819    0.0726     0.5529 f
  tile/core/be/n8456 (net)                     13                 0.0000     0.5529 f
  tile/core/be/U1718/S (LVT_MUX2NHDV4)                  0.0819    0.0000     0.5529 f
  tile/core/be/U1718/ZN (LVT_MUX2NHDV4)                 0.3050    0.1522     0.7050 r
  tile/core/be/mdu_io_req_in2[63] (net)        11                 0.0000     0.7050 r
  tile/core/be/mdu/io_req_in2[63] (ysyx_210134_MDU_0)             0.0000     0.7050 r
  tile/core/be/mdu/io_req_in2[63] (net)                           0.0000     0.7050 r
  tile/core/be/mdu/U1379/I (LVT_INHDV4)                 0.3050    0.0000     0.7050 r
  tile/core/be/mdu/U1379/ZN (LVT_INHDV4)                0.1951    0.1673     0.8723 f
  tile/core/be/mdu/n8865 (net)                 24                 0.0000     0.8723 f
  tile/core/be/mdu/U189/I (LVT_INHDV6)                  0.1951    0.0000     0.8723 f
  tile/core/be/mdu/U189/ZN (LVT_INHDV6)                 0.4047    0.2740     1.1464 r
  tile/core/be/mdu/n55 (net)                   87                 0.0000     1.1464 r
  tile/core/be/mdu/U410/A2 (LVT_NOR2HDV1)               0.4047    0.0000     1.1464 r
  tile/core/be/mdu/U410/ZN (LVT_NOR2HDV1)               0.1291    0.0922     1.2386 f
  tile/core/be/mdu/n1849 (net)                  2                 0.0000     1.2386 f
  tile/core/be/mdu/U407/A2 (LVT_NOR2HDV1)               0.1291    0.0000     1.2386 f
  tile/core/be/mdu/U407/ZN (LVT_NOR2HDV1)               0.1601    0.1201     1.3587 r
  tile/core/be/mdu/n1270 (net)                  2                 0.0000     1.3587 r
  tile/core/be/mdu/U2856/A2 (LVT_NAND2HDV1)             0.1601    0.0000     1.3587 r
  tile/core/be/mdu/U2856/ZN (LVT_NAND2HDV1)             0.1082    0.0822     1.4409 f
  tile/core/be/mdu/n1272 (net)                  2                 0.0000     1.4409 f
  tile/core/be/mdu/U415/A2 (LVT_NOR2HDV1)               0.1082    0.0000     1.4409 f
  tile/core/be/mdu/U415/ZN (LVT_NOR2HDV1)               0.1775    0.1249     1.5657 r
  tile/core/be/mdu/n1274 (net)                  2                 0.0000     1.5657 r
  tile/core/be/mdu/U2857/A2 (LVT_NAND2HDV2)             0.1775    0.0000     1.5657 r
  tile/core/be/mdu/U2857/ZN (LVT_NAND2HDV2)             0.1235    0.0747     1.6404 f
  tile/core/be/mdu/n1277 (net)                  2                 0.0000     1.6404 f
  tile/core/be/mdu/U2858/A2 (LVT_NOR2HDV1)              0.1235    0.0000     1.6404 f
  tile/core/be/mdu/U2858/ZN (LVT_NOR2HDV1)              0.1407    0.1002     1.7406 r
  tile/core/be/mdu/n1280 (net)                  1                 0.0000     1.7406 r
  tile/core/be/mdu/U2865/A2 (LVT_AOI21HDV2)             0.1407    0.0000     1.7406 r
  tile/core/be/mdu/U2865/ZN (LVT_AOI21HDV2)             0.1345    0.1074     1.8480 f
  tile/core/be/mdu/n8866 (net)                  3                 0.0000     1.8480 f
  tile/core/be/mdu/U5926/A1 (LVT_XNOR2HDV4)             0.1345    0.0000     1.8480 f
  tile/core/be/mdu/U5926/ZN (LVT_XNOR2HDV4)             0.2083    0.2652     2.1132 r
  tile/core/be/mdu/n12239 (net)                21                 0.0000     2.1132 r
  tile/core/be/mdu/U11578/A1 (LVT_OAI21HDV1)            0.2083    0.0000     2.1132 r
  tile/core/be/mdu/U11578/ZN (LVT_OAI21HDV1)            0.1343    0.0845     2.1977 f
  tile/core/be/mdu/n11131 (net)                 1                 0.0000     2.1977 f
  tile/core/be/mdu/U11579/A1 (LVT_XOR2HDV1)             0.1343    0.0000     2.1977 f
  tile/core/be/mdu/U11579/Z (LVT_XOR2HDV1)              0.0719    0.1783     2.3760 r
  tile/core/be/mdu/n11321 (net)                 1                 0.0000     2.3760 r
  tile/core/be/mdu/U11685/B (LVT_AD1HDV1)               0.0719    0.0000     2.3760 r
  tile/core/be/mdu/U11685/CO (LVT_AD1HDV1)              0.1232    0.5605     2.9365 r
  tile/core/be/mdu/n16848 (net)                 2                 0.0000     2.9365 r
  tile/core/be/mdu/U11708/A (LVT_AD1HDV1)               0.1232    0.0000     2.9365 r
  tile/core/be/mdu/U11708/CO (LVT_AD1HDV1)              0.0965    0.4676     3.4041 r
  tile/core/be/mdu/n11372 (net)                 1                 0.0000     3.4041 r
  tile/core/be/mdu/U11711/B (LVT_AD1HDV1)               0.0965    0.0000     3.4041 r
  tile/core/be/mdu/U11711/CO (LVT_AD1HDV1)              0.0956    0.5504     3.9544 r
  tile/core/be/mdu/n11202 (net)                 1                 0.0000     3.9544 r
  tile/core/be/mdu/U11620/A (LVT_AD1HDV1)               0.0956    0.0000     3.9544 r
  tile/core/be/mdu/U11620/CO (LVT_AD1HDV1)              0.1237    0.4776     4.4320 r
  tile/core/be/mdu/n11206 (net)                 1                 0.0000     4.4320 r
  tile/core/be/mdu/U11622/CI (LVT_AD1HDV1)              0.1237    0.0000     4.4320 r
  tile/core/be/mdu/U11622/CO (LVT_AD1HDV1)              0.0956    0.1806     4.6126 r
  tile/core/be/mdu/n11246 (net)                 1                 0.0000     4.6126 r
  tile/core/be/mdu/U11643/A (LVT_AD1HDV1)               0.0956    0.0000     4.6126 r
  tile/core/be/mdu/U11643/S (LVT_AD1HDV1)               0.1499    0.5031     5.1157 f
  tile/core/be/mdu/n11497 (net)                 2                 0.0000     5.1157 f
  tile/core/be/mdu/U11760/A1 (LVT_NAND2HDV1)            0.1499    0.0000     5.1157 f
  tile/core/be/mdu/U11760/ZN (LVT_NAND2HDV1)            0.1207    0.0975     5.2132 r
  tile/core/be/mdu/n12794 (net)                 3                 0.0000     5.2132 r
  tile/core/be/mdu/U11761/I (LVT_INHDV1)                0.1207    0.0000     5.2132 r
  tile/core/be/mdu/U11761/ZN (LVT_INHDV1)               0.0516    0.0451     5.2583 f
  tile/core/be/mdu/n11501 (net)                 1                 0.0000     5.2583 f
  tile/core/be/mdu/U11764/A2 (LVT_AOI21HDV2)            0.0516    0.0000     5.2583 f
  tile/core/be/mdu/U11764/ZN (LVT_AOI21HDV2)            0.1781    0.1304     5.3887 r
  tile/core/be/mdu/n12763 (net)                 3                 0.0000     5.3887 r
  tile/core/be/mdu/U991/A1 (LVT_OAI21HDV1)              0.1781    0.0000     5.3887 r
  tile/core/be/mdu/U991/ZN (LVT_OAI21HDV1)              0.0863    0.0794     5.4681 f
  tile/core/be/mdu/n11509 (net)                 1                 0.0000     5.4681 f
  tile/core/be/mdu/U11771/B (LVT_AOI21HDV2)             0.0863    0.0000     5.4681 f
  tile/core/be/mdu/U11771/ZN (LVT_AOI21HDV2)            0.1150    0.0811     5.5492 r
  tile/core/be/mdu/n11511 (net)                 1                 0.0000     5.5492 r
  tile/core/be/mdu/U2096/B (LVT_OAI21HDV1)              0.1150    0.0000     5.5492 r
  tile/core/be/mdu/U2096/ZN (LVT_OAI21HDV1)             0.0901    0.0744     5.6236 f
  tile/core/be/mdu/n11513 (net)                 1                 0.0000     5.6236 f
  tile/core/be/mdu/U11773/B (LVT_AOI21HDV2)             0.0901    0.0000     5.6236 f
  tile/core/be/mdu/U11773/ZN (LVT_AOI21HDV2)            0.1618    0.1108     5.7344 r
  tile/core/be/mdu/n11515 (net)                 1                 0.0000     5.7344 r
  tile/core/be/mdu/U11774/B (LVT_OAI21HDV4)             0.1618    0.0000     5.7344 r
  tile/core/be/mdu/U11774/ZN (LVT_OAI21HDV4)            0.0917    0.0834     5.8179 f
  tile/core/be/mdu/n12540 (net)                 2                 0.0000     5.8179 f
  tile/core/be/mdu/U109/I (LVT_BUFHDV8)                 0.0917    0.0000     5.8179 f
  tile/core/be/mdu/U109/Z (LVT_BUFHDV8)                 0.1074    0.1475     5.9653 f
  tile/core/be/mdu/n11 (net)                   26                 0.0000     5.9653 f
  tile/core/be/mdu/U12482/A1 (LVT_AOI21HDV2)            0.1074    0.0000     5.9653 f
  tile/core/be/mdu/U12482/ZN (LVT_AOI21HDV2)            0.1348    0.1033     6.0686 r
  tile/core/be/mdu/n12707 (net)                 1                 0.0000     6.0686 r
  tile/core/be/mdu/U12484/A1 (LVT_XOR2HDV2)             0.1348    0.0000     6.0686 r
  tile/core/be/mdu/U12484/Z (LVT_XOR2HDV2)              0.0608    0.1439     6.2125 f
  tile/core/be/mdu/N198 (net)                   1                 0.0000     6.2125 f
  tile/core/be/mdu/mulu_res_reg_94_/D (LVT_DQHDV2)      0.0608    0.0000     6.2125 f
  data arrival time                                                          6.2125
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  tile/core/be/mdu/mulu_res_reg_94_/CK (LVT_DQHDV2)               0.0000     6.3500 r
  library setup time                                             -0.1374     6.2126
  data required time                                                         6.2126
  ------------------------------------------------------------------------------------
  data required time                                                         6.2126
  data arrival time                                                         -6.2125
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: tile/core/be/exInsts_1_src_b_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: tile/core/be/mdu/mul_res_reg_112_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  tile/core/be/exInsts_1_src_b_reg_1_/CK (LVT_DQHDV2)   0.0000    0.0000 #   0.0000 r
  tile/core/be/exInsts_1_src_b_reg_1_/Q (LVT_DQHDV2)    0.0998    0.2505     0.2505 f
  tile/core/be/exInsts_1_src_b[1] (net)         2                 0.0000     0.2505 f
  tile/core/be/U1706/A2 (LVT_OR2HDV8)                   0.0998    0.0000     0.2505 f
  tile/core/be/U1706/Z (LVT_OR2HDV8)                    0.0627    0.1474     0.3979 f
  tile/core/be/n4788 (net)                      2                 0.0000     0.3979 f
  tile/core/be/U1707/I (LVT_INHDV8)                     0.0627    0.0000     0.3979 f
  tile/core/be/U1707/ZN (LVT_INHDV8)                    0.0721    0.0576     0.4554 r
  tile/core/be/n4799 (net)                      2                 0.0000     0.4554 r
  tile/core/be/U1708/I (LVT_INHDV8)                     0.0721    0.0000     0.4554 r
  tile/core/be/U1708/ZN (LVT_INHDV8)                    0.0893    0.0754     0.5309 f
  tile/core/be/n8428 (net)                     13                 0.0000     0.5309 f
  tile/core/be/U5735/S (LVT_MUX2NHDV1)                  0.0893    0.0000     0.5309 f
  tile/core/be/U5735/ZN (LVT_MUX2NHDV1)                 0.2584    0.1699     0.7008 f
  tile/core/be/mdu_io_req_in2[59] (net)         9                 0.0000     0.7008 f
  tile/core/be/mdu/io_req_in2[59] (ysyx_210134_MDU_0)             0.0000     0.7008 f
  tile/core/be/mdu/io_req_in2[59] (net)                           0.0000     0.7008 f
  tile/core/be/mdu/U1771/I (LVT_INHDV2)                 0.2584    0.0000     0.7008 f
  tile/core/be/mdu/U1771/ZN (LVT_INHDV2)                0.1347    0.1128     0.8135 r
  tile/core/be/mdu/n995 (net)                   3                 0.0000     0.8135 r
  tile/core/be/mdu/U1418/I (LVT_INHDV2)                 0.1347    0.0000     0.8135 r
  tile/core/be/mdu/U1418/ZN (LVT_INHDV2)                0.1377    0.1143     0.9278 f
  tile/core/be/mdu/mult_x_1_n714 (net)         12                 0.0000     0.9278 f
  tile/core/be/mdu/U2747/I (LVT_BUFHDV2)                0.1377    0.0000     0.9278 f
  tile/core/be/mdu/U2747/Z (LVT_BUFHDV2)                0.1728    0.2136     1.1414 f
  tile/core/be/mdu/n12228 (net)                22                 0.0000     1.1414 f
  tile/core/be/mdu/U2748/A1 (LVT_NAND2HDV1)             0.1728    0.0000     1.1414 f
  tile/core/be/mdu/U2748/ZN (LVT_NAND2HDV1)             0.1085    0.0866     1.2280 r
  tile/core/be/mdu/n1645 (net)                  2                 0.0000     1.2280 r
  tile/core/be/mdu/U2749/A1 (LVT_NAND2HDV1)             0.1085    0.0000     1.2280 r
  tile/core/be/mdu/U2749/ZN (LVT_NAND2HDV1)             0.0722    0.0628     1.2909 f
  tile/core/be/mdu/n1180 (net)                  1                 0.0000     1.2909 f
  tile/core/be/mdu/U405/B (LVT_AOI21HDV2)               0.0722    0.0000     1.2909 f
  tile/core/be/mdu/U405/ZN (LVT_AOI21HDV2)              0.2506    0.1528     1.4436 r
  tile/core/be/mdu/n1908 (net)                  5                 0.0000     1.4436 r
  tile/core/be/mdu/U903/A1 (LVT_OAI21HDV1)              0.2506    0.0000     1.4436 r
  tile/core/be/mdu/U903/ZN (LVT_OAI21HDV1)              0.0834    0.0782     1.5218 f
  tile/core/be/mdu/n1273 (net)                  1                 0.0000     1.5218 f
  tile/core/be/mdu/U902/B (LVT_AOI21HDV1)               0.0834    0.0000     1.5218 f
  tile/core/be/mdu/U902/ZN (LVT_AOI21HDV1)              0.1446    0.0996     1.6214 r
  tile/core/be/mdu/n1276 (net)                  1                 0.0000     1.6214 r
  tile/core/be/mdu/U2864/B (LVT_OAI21HDV2)              0.1446    0.0000     1.6214 r
  tile/core/be/mdu/U2864/ZN (LVT_OAI21HDV2)             0.0980    0.0723     1.6937 f
  tile/core/be/mdu/n1279 (net)                  1                 0.0000     1.6937 f
  tile/core/be/mdu/U2865/B (LVT_AOI21HDV2)              0.0980    0.0000     1.6937 f
  tile/core/be/mdu/U2865/ZN (LVT_AOI21HDV2)             0.2289    0.1487     1.8424 r
  tile/core/be/mdu/n8866 (net)                  3                 0.0000     1.8424 r
  tile/core/be/mdu/U2866/I (LVT_INHDV1)                 0.2289    0.0000     1.8424 r
  tile/core/be/mdu/U2866/ZN (LVT_INHDV1)                0.0893    0.0721     1.9145 f
  tile/core/be/mdu/n2383 (net)                  1                 0.0000     1.9145 f
  tile/core/be/mdu/U2867/I (LVT_INHDV4)                 0.0893    0.0000     1.9145 f
  tile/core/be/mdu/U2867/ZN (LVT_INHDV4)                0.2005    0.1346     2.0491 r
  tile/core/be/mdu/n8656 (net)                 21                 0.0000     2.0491 r
  tile/core/be/mdu/U3232/A1 (LVT_OAI21HDV1)             0.2005    0.0000     2.0491 r
  tile/core/be/mdu/U3232/ZN (LVT_OAI21HDV1)             0.1424    0.0841     2.1332 f
  tile/core/be/mdu/n1684 (net)                  1                 0.0000     2.1332 f
  tile/core/be/mdu/U3233/A1 (LVT_XOR2HDV1)              0.1424    0.0000     2.1332 f
  tile/core/be/mdu/U3233/Z (LVT_XOR2HDV1)               0.0703    0.1807     2.3139 r
  tile/core/be/mdu/n2281 (net)                  1                 0.0000     2.3139 r
  tile/core/be/mdu/U3806/B (LVT_AD1HDV1)                0.0703    0.0000     2.3139 r
  tile/core/be/mdu/U3806/CO (LVT_AD1HDV1)               0.0971    0.5437     2.8576 r
  tile/core/be/mdu/n2273 (net)                  1                 0.0000     2.8576 r
  tile/core/be/mdu/U3802/B (LVT_AD1HDV1)                0.0971    0.0000     2.8576 r
  tile/core/be/mdu/U3802/CO (LVT_AD1HDV1)               0.0956    0.5505     3.4081 r
  tile/core/be/mdu/n2110 (net)                  1                 0.0000     3.4081 r
  tile/core/be/mdu/U3630/A (LVT_AD1HDV1)                0.0956    0.0000     3.4081 r
  tile/core/be/mdu/U3630/CO (LVT_AD1HDV1)               0.0956    0.4596     3.8678 r
  tile/core/be/mdu/n2107 (net)                  1                 0.0000     3.8678 r
  tile/core/be/mdu/U3629/A (LVT_AD1HDV1)                0.0956    0.0000     3.8678 r
  tile/core/be/mdu/U3629/CO (LVT_AD1HDV1)               0.1072    0.4667     4.3345 r
  tile/core/be/mdu/n2219 (net)                  1                 0.0000     4.3345 r
  tile/core/be/mdu/U3748/B (LVT_AD1HDV2)                0.1072    0.0000     4.3345 r
  tile/core/be/mdu/U3748/CO (LVT_AD1HDV2)               0.0916    0.4822     4.8167 r
  tile/core/be/mdu/n6121 (net)                  1                 0.0000     4.8167 r
  tile/core/be/mdu/U7789/A (LVT_AD1HDV2)                0.0916    0.0000     4.8167 r
  tile/core/be/mdu/U7789/CO (LVT_AD1HDV2)               0.1267    0.4283     5.2450 r
  tile/core/be/mdu/n8666 (net)                  2                 0.0000     5.2450 r
  tile/core/be/mdu/U10263/A2 (LVT_NAND2HDV2)            0.1267    0.0000     5.2450 r
  tile/core/be/mdu/U10263/ZN (LVT_NAND2HDV2)            0.0919    0.0791     5.3241 f
  tile/core/be/mdu/n13606 (net)                 3                 0.0000     5.3241 f
  tile/core/be/mdu/U10265/A2 (LVT_OAI21HDV2)            0.0919    0.0000     5.3241 f
  tile/core/be/mdu/U10265/ZN (LVT_OAI21HDV2)            0.1663    0.1241     5.4482 r
  tile/core/be/mdu/n13577 (net)                 2                 0.0000     5.4482 r
  tile/core/be/mdu/U10269/A1 (LVT_AOI21HDV2)            0.1663    0.0000     5.4482 r
  tile/core/be/mdu/U10269/ZN (LVT_AOI21HDV2)            0.1190    0.1050     5.5532 f
  tile/core/be/mdu/n13571 (net)                 3                 0.0000     5.5532 f
  tile/core/be/mdu/U10287/A1 (LVT_OA21HDV4)             0.1190    0.0000     5.5532 f
  tile/core/be/mdu/U10287/Z (LVT_OA21HDV4)              0.0772    0.1900     5.7432 f
  tile/core/be/mdu/n13496 (net)                 2                 0.0000     5.7432 f
  tile/core/be/mdu/U10288/I (LVT_INHDV8)                0.0772    0.0000     5.7432 f
  tile/core/be/mdu/U10288/ZN (LVT_INHDV8)               0.2309    0.1477     5.8910 r
  tile/core/be/mdu/n13392 (net)                41                 0.0000     5.8910 r
  tile/core/be/mdu/U12792/A1 (LVT_AOI21HDV2)            0.2309    0.0000     5.8910 r
  tile/core/be/mdu/U12792/ZN (LVT_AOI21HDV2)            0.1024    0.0889     5.9799 f
  tile/core/be/mdu/n13177 (net)                 1                 0.0000     5.9799 f
  tile/core/be/mdu/U12793/B (LVT_OAI21HDV2)             0.1024    0.0000     5.9799 f
  tile/core/be/mdu/U12793/ZN (LVT_OAI21HDV2)            0.1439    0.0573     6.0372 r
  tile/core/be/mdu/n13182 (net)                 1                 0.0000     6.0372 r
  tile/core/be/mdu/U88/A1 (LVT_XNOR2HDV1)               0.1439    0.0000     6.0372 r
  tile/core/be/mdu/U88/ZN (LVT_XNOR2HDV1)               0.0682    0.1658     6.2030 f
  tile/core/be/mdu/N152 (net)                   1                 0.0000     6.2030 f
  tile/core/be/mdu/mul_res_reg_112_/D (LVT_DHDV1)       0.0682    0.0000     6.2030 f
  data arrival time                                                          6.2030
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  tile/core/be/mdu/mul_res_reg_112_/CK (LVT_DHDV1)                0.0000     6.3500 r
  library setup time                                             -0.1468     6.2032
  data required time                                                         6.2032
  ------------------------------------------------------------------------------------
  data required time                                                         6.2032
  data arrival time                                                         -6.2030
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: tile/core/be/exInsts_1_src_b_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: tile/core/be/mdu/mul_res_reg_107_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  tile/core/be/exInsts_1_src_b_reg_1_/CK (LVT_DQHDV2)   0.0000    0.0000 #   0.0000 r
  tile/core/be/exInsts_1_src_b_reg_1_/Q (LVT_DQHDV2)    0.0998    0.2505     0.2505 f
  tile/core/be/exInsts_1_src_b[1] (net)         2                 0.0000     0.2505 f
  tile/core/be/U1706/A2 (LVT_OR2HDV8)                   0.0998    0.0000     0.2505 f
  tile/core/be/U1706/Z (LVT_OR2HDV8)                    0.0627    0.1474     0.3979 f
  tile/core/be/n4788 (net)                      2                 0.0000     0.3979 f
  tile/core/be/U1707/I (LVT_INHDV8)                     0.0627    0.0000     0.3979 f
  tile/core/be/U1707/ZN (LVT_INHDV8)                    0.0721    0.0576     0.4554 r
  tile/core/be/n4799 (net)                      2                 0.0000     0.4554 r
  tile/core/be/U1708/I (LVT_INHDV8)                     0.0721    0.0000     0.4554 r
  tile/core/be/U1708/ZN (LVT_INHDV8)                    0.0893    0.0754     0.5309 f
  tile/core/be/n8428 (net)                     13                 0.0000     0.5309 f
  tile/core/be/U5735/S (LVT_MUX2NHDV1)                  0.0893    0.0000     0.5309 f
  tile/core/be/U5735/ZN (LVT_MUX2NHDV1)                 0.2584    0.1699     0.7008 f
  tile/core/be/mdu_io_req_in2[59] (net)         9                 0.0000     0.7008 f
  tile/core/be/mdu/io_req_in2[59] (ysyx_210134_MDU_0)             0.0000     0.7008 f
  tile/core/be/mdu/io_req_in2[59] (net)                           0.0000     0.7008 f
  tile/core/be/mdu/U1771/I (LVT_INHDV2)                 0.2584    0.0000     0.7008 f
  tile/core/be/mdu/U1771/ZN (LVT_INHDV2)                0.1347    0.1128     0.8135 r
  tile/core/be/mdu/n995 (net)                   3                 0.0000     0.8135 r
  tile/core/be/mdu/U1418/I (LVT_INHDV2)                 0.1347    0.0000     0.8135 r
  tile/core/be/mdu/U1418/ZN (LVT_INHDV2)                0.1377    0.1143     0.9278 f
  tile/core/be/mdu/mult_x_1_n714 (net)         12                 0.0000     0.9278 f
  tile/core/be/mdu/U2747/I (LVT_BUFHDV2)                0.1377    0.0000     0.9278 f
  tile/core/be/mdu/U2747/Z (LVT_BUFHDV2)                0.1728    0.2136     1.1414 f
  tile/core/be/mdu/n12228 (net)                22                 0.0000     1.1414 f
  tile/core/be/mdu/U2748/A1 (LVT_NAND2HDV1)             0.1728    0.0000     1.1414 f
  tile/core/be/mdu/U2748/ZN (LVT_NAND2HDV1)             0.1085    0.0866     1.2280 r
  tile/core/be/mdu/n1645 (net)                  2                 0.0000     1.2280 r
  tile/core/be/mdu/U2749/A1 (LVT_NAND2HDV1)             0.1085    0.0000     1.2280 r
  tile/core/be/mdu/U2749/ZN (LVT_NAND2HDV1)             0.0722    0.0628     1.2909 f
  tile/core/be/mdu/n1180 (net)                  1                 0.0000     1.2909 f
  tile/core/be/mdu/U405/B (LVT_AOI21HDV2)               0.0722    0.0000     1.2909 f
  tile/core/be/mdu/U405/ZN (LVT_AOI21HDV2)              0.2506    0.1528     1.4436 r
  tile/core/be/mdu/n1908 (net)                  5                 0.0000     1.4436 r
  tile/core/be/mdu/U903/A1 (LVT_OAI21HDV1)              0.2506    0.0000     1.4436 r
  tile/core/be/mdu/U903/ZN (LVT_OAI21HDV1)              0.0834    0.0782     1.5218 f
  tile/core/be/mdu/n1273 (net)                  1                 0.0000     1.5218 f
  tile/core/be/mdu/U902/B (LVT_AOI21HDV1)               0.0834    0.0000     1.5218 f
  tile/core/be/mdu/U902/ZN (LVT_AOI21HDV1)              0.1446    0.0996     1.6214 r
  tile/core/be/mdu/n1276 (net)                  1                 0.0000     1.6214 r
  tile/core/be/mdu/U2864/B (LVT_OAI21HDV2)              0.1446    0.0000     1.6214 r
  tile/core/be/mdu/U2864/ZN (LVT_OAI21HDV2)             0.0980    0.0723     1.6937 f
  tile/core/be/mdu/n1279 (net)                  1                 0.0000     1.6937 f
  tile/core/be/mdu/U2865/B (LVT_AOI21HDV2)              0.0980    0.0000     1.6937 f
  tile/core/be/mdu/U2865/ZN (LVT_AOI21HDV2)             0.2289    0.1487     1.8424 r
  tile/core/be/mdu/n8866 (net)                  3                 0.0000     1.8424 r
  tile/core/be/mdu/U2866/I (LVT_INHDV1)                 0.2289    0.0000     1.8424 r
  tile/core/be/mdu/U2866/ZN (LVT_INHDV1)                0.0893    0.0721     1.9145 f
  tile/core/be/mdu/n2383 (net)                  1                 0.0000     1.9145 f
  tile/core/be/mdu/U2867/I (LVT_INHDV4)                 0.0893    0.0000     1.9145 f
  tile/core/be/mdu/U2867/ZN (LVT_INHDV4)                0.2005    0.1346     2.0491 r
  tile/core/be/mdu/n8656 (net)                 21                 0.0000     2.0491 r
  tile/core/be/mdu/U3232/A1 (LVT_OAI21HDV1)             0.2005    0.0000     2.0491 r
  tile/core/be/mdu/U3232/ZN (LVT_OAI21HDV1)             0.1424    0.0841     2.1332 f
  tile/core/be/mdu/n1684 (net)                  1                 0.0000     2.1332 f
  tile/core/be/mdu/U3233/A1 (LVT_XOR2HDV1)              0.1424    0.0000     2.1332 f
  tile/core/be/mdu/U3233/Z (LVT_XOR2HDV1)               0.0703    0.1807     2.3139 r
  tile/core/be/mdu/n2281 (net)                  1                 0.0000     2.3139 r
  tile/core/be/mdu/U3806/B (LVT_AD1HDV1)                0.0703    0.0000     2.3139 r
  tile/core/be/mdu/U3806/CO (LVT_AD1HDV1)               0.0971    0.5437     2.8576 r
  tile/core/be/mdu/n2273 (net)                  1                 0.0000     2.8576 r
  tile/core/be/mdu/U3802/B (LVT_AD1HDV1)                0.0971    0.0000     2.8576 r
  tile/core/be/mdu/U3802/CO (LVT_AD1HDV1)               0.0956    0.5505     3.4081 r
  tile/core/be/mdu/n2110 (net)                  1                 0.0000     3.4081 r
  tile/core/be/mdu/U3630/A (LVT_AD1HDV1)                0.0956    0.0000     3.4081 r
  tile/core/be/mdu/U3630/CO (LVT_AD1HDV1)               0.0956    0.4596     3.8678 r
  tile/core/be/mdu/n2107 (net)                  1                 0.0000     3.8678 r
  tile/core/be/mdu/U3629/A (LVT_AD1HDV1)                0.0956    0.0000     3.8678 r
  tile/core/be/mdu/U3629/CO (LVT_AD1HDV1)               0.1072    0.4667     4.3345 r
  tile/core/be/mdu/n2219 (net)                  1                 0.0000     4.3345 r
  tile/core/be/mdu/U3748/B (LVT_AD1HDV2)                0.1072    0.0000     4.3345 r
  tile/core/be/mdu/U3748/CO (LVT_AD1HDV2)               0.0916    0.4822     4.8167 r
  tile/core/be/mdu/n6121 (net)                  1                 0.0000     4.8167 r
  tile/core/be/mdu/U7789/A (LVT_AD1HDV2)                0.0916    0.0000     4.8167 r
  tile/core/be/mdu/U7789/CO (LVT_AD1HDV2)               0.1267    0.4283     5.2450 r
  tile/core/be/mdu/n8666 (net)                  2                 0.0000     5.2450 r
  tile/core/be/mdu/U10263/A2 (LVT_NAND2HDV2)            0.1267    0.0000     5.2450 r
  tile/core/be/mdu/U10263/ZN (LVT_NAND2HDV2)            0.0919    0.0791     5.3241 f
  tile/core/be/mdu/n13606 (net)                 3                 0.0000     5.3241 f
  tile/core/be/mdu/U10265/A2 (LVT_OAI21HDV2)            0.0919    0.0000     5.3241 f
  tile/core/be/mdu/U10265/ZN (LVT_OAI21HDV2)            0.1663    0.1241     5.4482 r
  tile/core/be/mdu/n13577 (net)                 2                 0.0000     5.4482 r
  tile/core/be/mdu/U10269/A1 (LVT_AOI21HDV2)            0.1663    0.0000     5.4482 r
  tile/core/be/mdu/U10269/ZN (LVT_AOI21HDV2)            0.1190    0.1050     5.5532 f
  tile/core/be/mdu/n13571 (net)                 3                 0.0000     5.5532 f
  tile/core/be/mdu/U10287/A1 (LVT_OA21HDV4)             0.1190    0.0000     5.5532 f
  tile/core/be/mdu/U10287/Z (LVT_OA21HDV4)              0.0772    0.1900     5.7432 f
  tile/core/be/mdu/n13496 (net)                 2                 0.0000     5.7432 f
  tile/core/be/mdu/U10288/I (LVT_INHDV8)                0.0772    0.0000     5.7432 f
  tile/core/be/mdu/U10288/ZN (LVT_INHDV8)               0.2309    0.1477     5.8910 r
  tile/core/be/mdu/n13392 (net)                41                 0.0000     5.8910 r
  tile/core/be/mdu/U12853/A1 (LVT_AOI21HDV2)            0.2309    0.0000     5.8910 r
  tile/core/be/mdu/U12853/ZN (LVT_AOI21HDV2)            0.1024    0.0889     5.9799 f
  tile/core/be/mdu/n13256 (net)                 1                 0.0000     5.9799 f
  tile/core/be/mdu/U12854/B (LVT_OAI21HDV2)             0.1024    0.0000     5.9799 f
  tile/core/be/mdu/U12854/ZN (LVT_OAI21HDV2)            0.1439    0.0573     6.0372 r
  tile/core/be/mdu/n13261 (net)                 1                 0.0000     6.0372 r
  tile/core/be/mdu/U92/A1 (LVT_XNOR2HDV1)               0.1439    0.0000     6.0372 r
  tile/core/be/mdu/U92/ZN (LVT_XNOR2HDV1)               0.0682    0.1658     6.2030 f
  tile/core/be/mdu/N147 (net)                   1                 0.0000     6.2030 f
  tile/core/be/mdu/mul_res_reg_107_/D (LVT_DHDV1)       0.0682    0.0000     6.2030 f
  data arrival time                                                          6.2030
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  tile/core/be/mdu/mul_res_reg_107_/CK (LVT_DHDV1)                0.0000     6.3500 r
  library setup time                                             -0.1468     6.2032
  data required time                                                         6.2032
  ------------------------------------------------------------------------------------
  data required time                                                         6.2032
  data arrival time                                                         -6.2030
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
