From 980e42999dbb915ee19b0e9ff83367532d74b0b9 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Mon, 17 Jun 2013 11:35:08 -0700
Subject: [PATCH 144/382] MIPS: OCTEON: Fix local_flush_icache_range

Based on SDK octeon3_3.10.

We need a full memory barrier (SYNC) before the iCache invalidation to
ensure that any changes pending in write buffers are flushed before
the iCache has a chance to be reloaded.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/mm/c-octeon.c |    3 ++-
 1 files changed, 2 insertions(+), 1 deletions(-)

diff --git a/arch/mips/mm/c-octeon.c b/arch/mips/mm/c-octeon.c
index 5ea15eb..86c9596 100644
--- a/arch/mips/mm/c-octeon.c
+++ b/arch/mips/mm/c-octeon.c
@@ -44,7 +44,7 @@ static void octeon_flush_data_cache_page(unsigned long addr)
     /* Nothing to do */
 }
 
-static inline void octeon_local_flush_icache(void)
+static void octeon_local_flush_icache(void)
 {
 	asm volatile ("synci 0($0)");
 }
@@ -55,6 +55,7 @@ static inline void octeon_local_flush_icache(void)
 static void local_octeon_flush_icache_range(unsigned long start,
 					    unsigned long end)
 {
+	mb();
 	octeon_local_flush_icache();
 }
 
-- 
1.7.0.4

