<?xml version="1.0"?>
<block name="main.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:ff45ae019adfd8ddc9651aa485da7d1cc80afac7f587a182516f1773344b8923" atom_netlist_id="SHA256:338401ffb881f091e6c4dc06d94dfc04e94f215cf9b6d51a5186be162ce8d8bf">
	<inputs>b1 b2</inputs>
	<outputs>out:disp(0) out:disp(1) out:disp(2) out:disp(3) out:power(0) out:power(1) out:power(2) out:power(3) out:power(4) out:power(5)</outputs>
	<clocks>clk aclk $false</clocks>
	<block name="u_qlal4s3b_cell_macro" instance="PB-ASSP[0]" mode="default">
		<inputs>
			<port name="ASSP0_Device_ID_0">$false</port>
			<port name="ASSP0_Device_ID_1">$false</port>
			<port name="ASSP0_Device_ID_10">$false</port>
			<port name="ASSP0_Device_ID_11">$false</port>
			<port name="ASSP0_Device_ID_12">$false</port>
			<port name="ASSP0_Device_ID_13">$false</port>
			<port name="ASSP0_Device_ID_14">$false</port>
			<port name="ASSP0_Device_ID_15">$false</port>
			<port name="ASSP0_Device_ID_2">$false</port>
			<port name="ASSP0_Device_ID_3">$false</port>
			<port name="ASSP0_Device_ID_4">$false</port>
			<port name="ASSP0_Device_ID_5">$false</port>
			<port name="ASSP0_Device_ID_6">$false</port>
			<port name="ASSP0_Device_ID_7">$false</port>
			<port name="ASSP0_Device_ID_8">$false</port>
			<port name="ASSP0_Device_ID_9">$false</port>
			<port name="ASSP0_FB_Busy">$false</port>
			<port name="ASSP0_FB_Int_Clr_0">$false</port>
			<port name="ASSP0_FB_Int_Clr_1">$false</port>
			<port name="ASSP0_FB_Int_Clr_2">$false</port>
			<port name="ASSP0_FB_Int_Clr_3">$false</port>
			<port name="ASSP0_FB_Int_Clr_4">$false</port>
			<port name="ASSP0_FB_Int_Clr_5">$false</port>
			<port name="ASSP0_FB_Int_Clr_6">$false</port>
			<port name="ASSP0_FB_Int_Clr_7">$false</port>
			<port name="ASSP0_FB_PKfbData_0">$false</port>
			<port name="ASSP0_FB_PKfbData_1">$false</port>
			<port name="ASSP0_FB_PKfbData_10">$false</port>
			<port name="ASSP0_FB_PKfbData_11">$false</port>
			<port name="ASSP0_FB_PKfbData_12">$false</port>
			<port name="ASSP0_FB_PKfbData_13">$false</port>
			<port name="ASSP0_FB_PKfbData_14">$false</port>
			<port name="ASSP0_FB_PKfbData_15">$false</port>
			<port name="ASSP0_FB_PKfbData_16">$false</port>
			<port name="ASSP0_FB_PKfbData_17">$false</port>
			<port name="ASSP0_FB_PKfbData_18">$false</port>
			<port name="ASSP0_FB_PKfbData_19">$false</port>
			<port name="ASSP0_FB_PKfbData_2">$false</port>
			<port name="ASSP0_FB_PKfbData_20">$false</port>
			<port name="ASSP0_FB_PKfbData_21">$false</port>
			<port name="ASSP0_FB_PKfbData_22">$false</port>
			<port name="ASSP0_FB_PKfbData_23">$false</port>
			<port name="ASSP0_FB_PKfbData_24">$false</port>
			<port name="ASSP0_FB_PKfbData_25">$false</port>
			<port name="ASSP0_FB_PKfbData_26">$false</port>
			<port name="ASSP0_FB_PKfbData_27">$false</port>
			<port name="ASSP0_FB_PKfbData_28">$false</port>
			<port name="ASSP0_FB_PKfbData_29">$false</port>
			<port name="ASSP0_FB_PKfbData_3">$false</port>
			<port name="ASSP0_FB_PKfbData_30">$false</port>
			<port name="ASSP0_FB_PKfbData_31">$false</port>
			<port name="ASSP0_FB_PKfbData_4">$false</port>
			<port name="ASSP0_FB_PKfbData_5">$false</port>
			<port name="ASSP0_FB_PKfbData_6">$false</port>
			<port name="ASSP0_FB_PKfbData_7">$false</port>
			<port name="ASSP0_FB_PKfbData_8">$false</port>
			<port name="ASSP0_FB_PKfbData_9">$false</port>
			<port name="ASSP0_FB_PKfbEOF">$false</port>
			<port name="ASSP0_FB_PKfbPush_0">$false</port>
			<port name="ASSP0_FB_PKfbPush_1">$false</port>
			<port name="ASSP0_FB_PKfbPush_2">$false</port>
			<port name="ASSP0_FB_PKfbPush_3">$false</port>
			<port name="ASSP0_FB_PKfbSOF">$false</port>
			<port name="ASSP0_FB_msg_out_0">$false</port>
			<port name="ASSP0_FB_msg_out_1">$false</port>
			<port name="ASSP0_FB_msg_out_2">$false</port>
			<port name="ASSP0_FB_msg_out_3">$false</port>
			<port name="ASSP0_SDMA_Req_0">$false</port>
			<port name="ASSP0_SDMA_Req_1">$false</port>
			<port name="ASSP0_SDMA_Req_2">$false</port>
			<port name="ASSP0_SDMA_Req_3">$false</port>
			<port name="ASSP0_SDMA_Sreq_0">$false</port>
			<port name="ASSP0_SDMA_Sreq_1">$false</port>
			<port name="ASSP0_SDMA_Sreq_2">$false</port>
			<port name="ASSP0_SDMA_Sreq_3">$false</port>
			<port name="ASSP0_SPIm_PEnable">$false</port>
			<port name="ASSP0_SPIm_PWdata_0">$false</port>
			<port name="ASSP0_SPIm_PWdata_1">$false</port>
			<port name="ASSP0_SPIm_PWdata_10">$false</port>
			<port name="ASSP0_SPIm_PWdata_11">$false</port>
			<port name="ASSP0_SPIm_PWdata_12">$false</port>
			<port name="ASSP0_SPIm_PWdata_13">$false</port>
			<port name="ASSP0_SPIm_PWdata_14">$false</port>
			<port name="ASSP0_SPIm_PWdata_15">$false</port>
			<port name="ASSP0_SPIm_PWdata_16">$false</port>
			<port name="ASSP0_SPIm_PWdata_17">$false</port>
			<port name="ASSP0_SPIm_PWdata_18">$false</port>
			<port name="ASSP0_SPIm_PWdata_19">$false</port>
			<port name="ASSP0_SPIm_PWdata_2">$false</port>
			<port name="ASSP0_SPIm_PWdata_20">$false</port>
			<port name="ASSP0_SPIm_PWdata_21">$false</port>
			<port name="ASSP0_SPIm_PWdata_22">$false</port>
			<port name="ASSP0_SPIm_PWdata_23">$false</port>
			<port name="ASSP0_SPIm_PWdata_24">$false</port>
			<port name="ASSP0_SPIm_PWdata_25">$false</port>
			<port name="ASSP0_SPIm_PWdata_26">$false</port>
			<port name="ASSP0_SPIm_PWdata_27">$false</port>
			<port name="ASSP0_SPIm_PWdata_28">$false</port>
			<port name="ASSP0_SPIm_PWdata_29">$false</port>
			<port name="ASSP0_SPIm_PWdata_3">$false</port>
			<port name="ASSP0_SPIm_PWdata_30">$false</port>
			<port name="ASSP0_SPIm_PWdata_31">$false</port>
			<port name="ASSP0_SPIm_PWdata_4">$false</port>
			<port name="ASSP0_SPIm_PWdata_5">$false</port>
			<port name="ASSP0_SPIm_PWdata_6">$false</port>
			<port name="ASSP0_SPIm_PWdata_7">$false</port>
			<port name="ASSP0_SPIm_PWdata_8">$false</port>
			<port name="ASSP0_SPIm_PWdata_9">$false</port>
			<port name="ASSP0_SPIm_PWrite">$false</port>
			<port name="ASSP0_SPIm_Paddr_0">$false</port>
			<port name="ASSP0_SPIm_Paddr_1">$false</port>
			<port name="ASSP0_SPIm_Paddr_10">$false</port>
			<port name="ASSP0_SPIm_Paddr_11">$false</port>
			<port name="ASSP0_SPIm_Paddr_12">$false</port>
			<port name="ASSP0_SPIm_Paddr_13">$false</port>
			<port name="ASSP0_SPIm_Paddr_14">$false</port>
			<port name="ASSP0_SPIm_Paddr_15">$false</port>
			<port name="ASSP0_SPIm_Paddr_2">$false</port>
			<port name="ASSP0_SPIm_Paddr_3">$false</port>
			<port name="ASSP0_SPIm_Paddr_4">$false</port>
			<port name="ASSP0_SPIm_Paddr_5">$false</port>
			<port name="ASSP0_SPIm_Paddr_6">$false</port>
			<port name="ASSP0_SPIm_Paddr_7">$false</port>
			<port name="ASSP0_SPIm_Paddr_8">$false</port>
			<port name="ASSP0_SPIm_Paddr_9">$false</port>
			<port name="ASSP0_Sys_PKfb_Clk">$false</port>
			<port name="ASSP0_Sys_PSel">$false</port>
			<port name="ASSP0_WB_CLK">$false</port>
			<port name="ASSP0_WBs_ACK">$false</port>
			<port name="ASSP0_WBs_RD_DAT_0">$false</port>
			<port name="ASSP0_WBs_RD_DAT_1">$false</port>
			<port name="ASSP0_WBs_RD_DAT_10">$false</port>
			<port name="ASSP0_WBs_RD_DAT_11">$false</port>
			<port name="ASSP0_WBs_RD_DAT_12">$false</port>
			<port name="ASSP0_WBs_RD_DAT_13">$false</port>
			<port name="ASSP0_WBs_RD_DAT_14">$false</port>
			<port name="ASSP0_WBs_RD_DAT_15">$false</port>
			<port name="ASSP0_WBs_RD_DAT_16">$false</port>
			<port name="ASSP0_WBs_RD_DAT_17">$false</port>
			<port name="ASSP0_WBs_RD_DAT_18">$false</port>
			<port name="ASSP0_WBs_RD_DAT_19">$false</port>
			<port name="ASSP0_WBs_RD_DAT_2">$false</port>
			<port name="ASSP0_WBs_RD_DAT_20">$false</port>
			<port name="ASSP0_WBs_RD_DAT_21">$false</port>
			<port name="ASSP0_WBs_RD_DAT_22">$false</port>
			<port name="ASSP0_WBs_RD_DAT_23">$false</port>
			<port name="ASSP0_WBs_RD_DAT_24">$false</port>
			<port name="ASSP0_WBs_RD_DAT_25">$false</port>
			<port name="ASSP0_WBs_RD_DAT_26">$false</port>
			<port name="ASSP0_WBs_RD_DAT_27">$false</port>
			<port name="ASSP0_WBs_RD_DAT_28">$false</port>
			<port name="ASSP0_WBs_RD_DAT_29">$false</port>
			<port name="ASSP0_WBs_RD_DAT_3">$false</port>
			<port name="ASSP0_WBs_RD_DAT_30">$false</port>
			<port name="ASSP0_WBs_RD_DAT_31">$false</port>
			<port name="ASSP0_WBs_RD_DAT_4">$false</port>
			<port name="ASSP0_WBs_RD_DAT_5">$false</port>
			<port name="ASSP0_WBs_RD_DAT_6">$false</port>
			<port name="ASSP0_WBs_RD_DAT_7">$false</port>
			<port name="ASSP0_WBs_RD_DAT_8">$false</port>
			<port name="ASSP0_WBs_RD_DAT_9">$false</port>
		</inputs>
		<outputs>
			<port name="ASSP0_FB_PKfbOverflow">open</port>
			<port name="ASSP0_FB_Start">open</port>
			<port name="ASSP0_SDMA_Active_0">open</port>
			<port name="ASSP0_SDMA_Active_1">open</port>
			<port name="ASSP0_SDMA_Active_2">open</port>
			<port name="ASSP0_SDMA_Active_3">open</port>
			<port name="ASSP0_SDMA_Done_0">open</port>
			<port name="ASSP0_SDMA_Done_1">open</port>
			<port name="ASSP0_SDMA_Done_2">open</port>
			<port name="ASSP0_SDMA_Done_3">open</port>
			<port name="ASSP0_SPIm_PReady">open</port>
			<port name="ASSP0_SPIm_PSlvErr">open</port>
			<port name="ASSP0_SPIm_Prdata_0">open</port>
			<port name="ASSP0_SPIm_Prdata_1">open</port>
			<port name="ASSP0_SPIm_Prdata_10">open</port>
			<port name="ASSP0_SPIm_Prdata_11">open</port>
			<port name="ASSP0_SPIm_Prdata_12">open</port>
			<port name="ASSP0_SPIm_Prdata_13">open</port>
			<port name="ASSP0_SPIm_Prdata_14">open</port>
			<port name="ASSP0_SPIm_Prdata_15">open</port>
			<port name="ASSP0_SPIm_Prdata_16">open</port>
			<port name="ASSP0_SPIm_Prdata_17">open</port>
			<port name="ASSP0_SPIm_Prdata_18">open</port>
			<port name="ASSP0_SPIm_Prdata_19">open</port>
			<port name="ASSP0_SPIm_Prdata_2">open</port>
			<port name="ASSP0_SPIm_Prdata_20">open</port>
			<port name="ASSP0_SPIm_Prdata_21">open</port>
			<port name="ASSP0_SPIm_Prdata_22">open</port>
			<port name="ASSP0_SPIm_Prdata_23">open</port>
			<port name="ASSP0_SPIm_Prdata_24">open</port>
			<port name="ASSP0_SPIm_Prdata_25">open</port>
			<port name="ASSP0_SPIm_Prdata_26">open</port>
			<port name="ASSP0_SPIm_Prdata_27">open</port>
			<port name="ASSP0_SPIm_Prdata_28">open</port>
			<port name="ASSP0_SPIm_Prdata_29">open</port>
			<port name="ASSP0_SPIm_Prdata_3">open</port>
			<port name="ASSP0_SPIm_Prdata_30">open</port>
			<port name="ASSP0_SPIm_Prdata_31">open</port>
			<port name="ASSP0_SPIm_Prdata_4">open</port>
			<port name="ASSP0_SPIm_Prdata_5">open</port>
			<port name="ASSP0_SPIm_Prdata_6">open</port>
			<port name="ASSP0_SPIm_Prdata_7">open</port>
			<port name="ASSP0_SPIm_Prdata_8">open</port>
			<port name="ASSP0_SPIm_Prdata_9">open</port>
			<port name="ASSP0_Sensor_Int_0">open</port>
			<port name="ASSP0_Sensor_Int_1">open</port>
			<port name="ASSP0_Sensor_Int_2">open</port>
			<port name="ASSP0_Sensor_Int_3">open</port>
			<port name="ASSP0_Sensor_Int_4">open</port>
			<port name="ASSP0_Sensor_Int_5">open</port>
			<port name="ASSP0_Sensor_Int_6">open</port>
			<port name="ASSP0_Sensor_Int_7">open</port>
			<port name="ASSP0_Sys_Clk0">ASSP[0].Sys_Clk0[0]-&gt;ASSP[0].Sys_Clk0_to_PB-ASSP.ASSP0_Sys_Clk0</port>
			<port name="ASSP0_Sys_Clk0_Rst">open</port>
			<port name="ASSP0_Sys_Clk1">open</port>
			<port name="ASSP0_Sys_Clk1_Rst">open</port>
			<port name="ASSP0_Sys_PKfb_Rst">open</port>
			<port name="ASSP0_Sys_Pclk">open</port>
			<port name="ASSP0_Sys_Pclk_Rst">open</port>
			<port name="ASSP0_TimeStamp_0">open</port>
			<port name="ASSP0_TimeStamp_1">open</port>
			<port name="ASSP0_TimeStamp_10">open</port>
			<port name="ASSP0_TimeStamp_11">open</port>
			<port name="ASSP0_TimeStamp_12">open</port>
			<port name="ASSP0_TimeStamp_13">open</port>
			<port name="ASSP0_TimeStamp_14">open</port>
			<port name="ASSP0_TimeStamp_15">open</port>
			<port name="ASSP0_TimeStamp_16">open</port>
			<port name="ASSP0_TimeStamp_17">open</port>
			<port name="ASSP0_TimeStamp_18">open</port>
			<port name="ASSP0_TimeStamp_19">open</port>
			<port name="ASSP0_TimeStamp_2">open</port>
			<port name="ASSP0_TimeStamp_20">open</port>
			<port name="ASSP0_TimeStamp_21">open</port>
			<port name="ASSP0_TimeStamp_22">open</port>
			<port name="ASSP0_TimeStamp_23">open</port>
			<port name="ASSP0_TimeStamp_3">open</port>
			<port name="ASSP0_TimeStamp_4">open</port>
			<port name="ASSP0_TimeStamp_5">open</port>
			<port name="ASSP0_TimeStamp_6">open</port>
			<port name="ASSP0_TimeStamp_7">open</port>
			<port name="ASSP0_TimeStamp_8">open</port>
			<port name="ASSP0_TimeStamp_9">open</port>
			<port name="ASSP0_WB_RST">open</port>
			<port name="ASSP0_WBs_ADR_0">open</port>
			<port name="ASSP0_WBs_ADR_1">open</port>
			<port name="ASSP0_WBs_ADR_10">open</port>
			<port name="ASSP0_WBs_ADR_11">open</port>
			<port name="ASSP0_WBs_ADR_12">open</port>
			<port name="ASSP0_WBs_ADR_13">open</port>
			<port name="ASSP0_WBs_ADR_14">open</port>
			<port name="ASSP0_WBs_ADR_15">open</port>
			<port name="ASSP0_WBs_ADR_16">open</port>
			<port name="ASSP0_WBs_ADR_2">open</port>
			<port name="ASSP0_WBs_ADR_3">open</port>
			<port name="ASSP0_WBs_ADR_4">open</port>
			<port name="ASSP0_WBs_ADR_5">open</port>
			<port name="ASSP0_WBs_ADR_6">open</port>
			<port name="ASSP0_WBs_ADR_7">open</port>
			<port name="ASSP0_WBs_ADR_8">open</port>
			<port name="ASSP0_WBs_ADR_9">open</port>
			<port name="ASSP0_WBs_BYTE_STB_0">open</port>
			<port name="ASSP0_WBs_BYTE_STB_1">open</port>
			<port name="ASSP0_WBs_BYTE_STB_2">open</port>
			<port name="ASSP0_WBs_BYTE_STB_3">open</port>
			<port name="ASSP0_WBs_CYC">open</port>
			<port name="ASSP0_WBs_RD">open</port>
			<port name="ASSP0_WBs_STB">open</port>
			<port name="ASSP0_WBs_WE">open</port>
			<port name="ASSP0_WBs_WR_DAT_0">open</port>
			<port name="ASSP0_WBs_WR_DAT_1">open</port>
			<port name="ASSP0_WBs_WR_DAT_10">open</port>
			<port name="ASSP0_WBs_WR_DAT_11">open</port>
			<port name="ASSP0_WBs_WR_DAT_12">open</port>
			<port name="ASSP0_WBs_WR_DAT_13">open</port>
			<port name="ASSP0_WBs_WR_DAT_14">open</port>
			<port name="ASSP0_WBs_WR_DAT_15">open</port>
			<port name="ASSP0_WBs_WR_DAT_16">open</port>
			<port name="ASSP0_WBs_WR_DAT_17">open</port>
			<port name="ASSP0_WBs_WR_DAT_18">open</port>
			<port name="ASSP0_WBs_WR_DAT_19">open</port>
			<port name="ASSP0_WBs_WR_DAT_2">open</port>
			<port name="ASSP0_WBs_WR_DAT_20">open</port>
			<port name="ASSP0_WBs_WR_DAT_21">open</port>
			<port name="ASSP0_WBs_WR_DAT_22">open</port>
			<port name="ASSP0_WBs_WR_DAT_23">open</port>
			<port name="ASSP0_WBs_WR_DAT_24">open</port>
			<port name="ASSP0_WBs_WR_DAT_25">open</port>
			<port name="ASSP0_WBs_WR_DAT_26">open</port>
			<port name="ASSP0_WBs_WR_DAT_27">open</port>
			<port name="ASSP0_WBs_WR_DAT_28">open</port>
			<port name="ASSP0_WBs_WR_DAT_29">open</port>
			<port name="ASSP0_WBs_WR_DAT_3">open</port>
			<port name="ASSP0_WBs_WR_DAT_30">open</port>
			<port name="ASSP0_WBs_WR_DAT_31">open</port>
			<port name="ASSP0_WBs_WR_DAT_4">open</port>
			<port name="ASSP0_WBs_WR_DAT_5">open</port>
			<port name="ASSP0_WBs_WR_DAT_6">open</port>
			<port name="ASSP0_WBs_WR_DAT_7">open</port>
			<port name="ASSP0_WBs_WR_DAT_8">open</port>
			<port name="ASSP0_WBs_WR_DAT_9">open</port>
		</outputs>
		<clocks />
		<block name="u_qlal4s3b_cell_macro" instance="ASSP[0]">
			<attributes>
				<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"</attribute>
				<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
			</attributes>
			<parameters />
			<inputs>
				<port name="Device_ID">PB-ASSP.ASSP0_Device_ID_0[0]-&gt;PB-ASSP.ASSP0_Device_ID_0_to_ASSP[0].Device_ID[0] PB-ASSP.ASSP0_Device_ID_1[0]-&gt;PB-ASSP.ASSP0_Device_ID_1_to_ASSP[0].Device_ID[1] PB-ASSP.ASSP0_Device_ID_2[0]-&gt;PB-ASSP.ASSP0_Device_ID_2_to_ASSP[0].Device_ID[2] PB-ASSP.ASSP0_Device_ID_3[0]-&gt;PB-ASSP.ASSP0_Device_ID_3_to_ASSP[0].Device_ID[3] PB-ASSP.ASSP0_Device_ID_4[0]-&gt;PB-ASSP.ASSP0_Device_ID_4_to_ASSP[0].Device_ID[4] PB-ASSP.ASSP0_Device_ID_5[0]-&gt;PB-ASSP.ASSP0_Device_ID_5_to_ASSP[0].Device_ID[5] PB-ASSP.ASSP0_Device_ID_6[0]-&gt;PB-ASSP.ASSP0_Device_ID_6_to_ASSP[0].Device_ID[6] PB-ASSP.ASSP0_Device_ID_7[0]-&gt;PB-ASSP.ASSP0_Device_ID_7_to_ASSP[0].Device_ID[7] PB-ASSP.ASSP0_Device_ID_8[0]-&gt;PB-ASSP.ASSP0_Device_ID_8_to_ASSP[0].Device_ID[8] PB-ASSP.ASSP0_Device_ID_9[0]-&gt;PB-ASSP.ASSP0_Device_ID_9_to_ASSP[0].Device_ID[9] PB-ASSP.ASSP0_Device_ID_10[0]-&gt;PB-ASSP.ASSP0_Device_ID_10_to_ASSP[0].Device_ID[10] PB-ASSP.ASSP0_Device_ID_11[0]-&gt;PB-ASSP.ASSP0_Device_ID_11_to_ASSP[0].Device_ID[11] PB-ASSP.ASSP0_Device_ID_12[0]-&gt;PB-ASSP.ASSP0_Device_ID_12_to_ASSP[0].Device_ID[12] PB-ASSP.ASSP0_Device_ID_13[0]-&gt;PB-ASSP.ASSP0_Device_ID_13_to_ASSP[0].Device_ID[13] PB-ASSP.ASSP0_Device_ID_14[0]-&gt;PB-ASSP.ASSP0_Device_ID_14_to_ASSP[0].Device_ID[14] PB-ASSP.ASSP0_Device_ID_15[0]-&gt;PB-ASSP.ASSP0_Device_ID_15_to_ASSP[0].Device_ID[15]</port>
				<port name="FB_Busy">PB-ASSP.ASSP0_FB_Busy[0]-&gt;PB-ASSP.ASSP0_FB_Busy_to_ASSP[0].FB_Busy</port>
				<port name="FB_Int_Clr">PB-ASSP.ASSP0_FB_Int_Clr_0[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_0_to_ASSP[0].FB_Int_Clr[0] PB-ASSP.ASSP0_FB_Int_Clr_1[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_1_to_ASSP[0].FB_Int_Clr[1] PB-ASSP.ASSP0_FB_Int_Clr_2[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_2_to_ASSP[0].FB_Int_Clr[2] PB-ASSP.ASSP0_FB_Int_Clr_3[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_3_to_ASSP[0].FB_Int_Clr[3] PB-ASSP.ASSP0_FB_Int_Clr_4[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_4_to_ASSP[0].FB_Int_Clr[4] PB-ASSP.ASSP0_FB_Int_Clr_5[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_5_to_ASSP[0].FB_Int_Clr[5] PB-ASSP.ASSP0_FB_Int_Clr_6[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_6_to_ASSP[0].FB_Int_Clr[6] PB-ASSP.ASSP0_FB_Int_Clr_7[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_7_to_ASSP[0].FB_Int_Clr[7]</port>
				<port name="FB_PKfbData">PB-ASSP.ASSP0_FB_PKfbData_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_0_to_ASSP[0].FB_PKfbData[0] PB-ASSP.ASSP0_FB_PKfbData_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_1_to_ASSP[0].FB_PKfbData[1] PB-ASSP.ASSP0_FB_PKfbData_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_2_to_ASSP[0].FB_PKfbData[2] PB-ASSP.ASSP0_FB_PKfbData_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_3_to_ASSP[0].FB_PKfbData[3] PB-ASSP.ASSP0_FB_PKfbData_4[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_4_to_ASSP[0].FB_PKfbData[4] PB-ASSP.ASSP0_FB_PKfbData_5[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_5_to_ASSP[0].FB_PKfbData[5] PB-ASSP.ASSP0_FB_PKfbData_6[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_6_to_ASSP[0].FB_PKfbData[6] PB-ASSP.ASSP0_FB_PKfbData_7[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_7_to_ASSP[0].FB_PKfbData[7] PB-ASSP.ASSP0_FB_PKfbData_8[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_8_to_ASSP[0].FB_PKfbData[8] PB-ASSP.ASSP0_FB_PKfbData_9[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_9_to_ASSP[0].FB_PKfbData[9] PB-ASSP.ASSP0_FB_PKfbData_10[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_10_to_ASSP[0].FB_PKfbData[10] PB-ASSP.ASSP0_FB_PKfbData_11[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_11_to_ASSP[0].FB_PKfbData[11] PB-ASSP.ASSP0_FB_PKfbData_12[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_12_to_ASSP[0].FB_PKfbData[12] PB-ASSP.ASSP0_FB_PKfbData_13[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_13_to_ASSP[0].FB_PKfbData[13] PB-ASSP.ASSP0_FB_PKfbData_14[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_14_to_ASSP[0].FB_PKfbData[14] PB-ASSP.ASSP0_FB_PKfbData_15[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_15_to_ASSP[0].FB_PKfbData[15] PB-ASSP.ASSP0_FB_PKfbData_16[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_16_to_ASSP[0].FB_PKfbData[16] PB-ASSP.ASSP0_FB_PKfbData_17[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_17_to_ASSP[0].FB_PKfbData[17] PB-ASSP.ASSP0_FB_PKfbData_18[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_18_to_ASSP[0].FB_PKfbData[18] PB-ASSP.ASSP0_FB_PKfbData_19[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_19_to_ASSP[0].FB_PKfbData[19] PB-ASSP.ASSP0_FB_PKfbData_20[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_20_to_ASSP[0].FB_PKfbData[20] PB-ASSP.ASSP0_FB_PKfbData_21[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_21_to_ASSP[0].FB_PKfbData[21] PB-ASSP.ASSP0_FB_PKfbData_22[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_22_to_ASSP[0].FB_PKfbData[22] PB-ASSP.ASSP0_FB_PKfbData_23[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_23_to_ASSP[0].FB_PKfbData[23] PB-ASSP.ASSP0_FB_PKfbData_24[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_24_to_ASSP[0].FB_PKfbData[24] PB-ASSP.ASSP0_FB_PKfbData_25[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_25_to_ASSP[0].FB_PKfbData[25] PB-ASSP.ASSP0_FB_PKfbData_26[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_26_to_ASSP[0].FB_PKfbData[26] PB-ASSP.ASSP0_FB_PKfbData_27[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_27_to_ASSP[0].FB_PKfbData[27] PB-ASSP.ASSP0_FB_PKfbData_28[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_28_to_ASSP[0].FB_PKfbData[28] PB-ASSP.ASSP0_FB_PKfbData_29[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_29_to_ASSP[0].FB_PKfbData[29] PB-ASSP.ASSP0_FB_PKfbData_30[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_30_to_ASSP[0].FB_PKfbData[30] PB-ASSP.ASSP0_FB_PKfbData_31[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_31_to_ASSP[0].FB_PKfbData[31]</port>
				<port name="FB_PKfbEOF">PB-ASSP.ASSP0_FB_PKfbEOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbEOF_to_ASSP[0].FB_PKfbEOF</port>
				<port name="FB_PKfbPush">PB-ASSP.ASSP0_FB_PKfbPush_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_0_to_ASSP[0].FB_PKfbPush[0] PB-ASSP.ASSP0_FB_PKfbPush_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_1_to_ASSP[0].FB_PKfbPush[1] PB-ASSP.ASSP0_FB_PKfbPush_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_2_to_ASSP[0].FB_PKfbPush[2] PB-ASSP.ASSP0_FB_PKfbPush_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_3_to_ASSP[0].FB_PKfbPush[3]</port>
				<port name="FB_PKfbSOF">PB-ASSP.ASSP0_FB_PKfbSOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbSOF_to_ASSP[0].FB_PKfbSOF</port>
				<port name="FB_msg_out">PB-ASSP.ASSP0_FB_msg_out_0[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_0_to_ASSP[0].FB_msg_out[0] PB-ASSP.ASSP0_FB_msg_out_1[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_1_to_ASSP[0].FB_msg_out[1] PB-ASSP.ASSP0_FB_msg_out_2[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_2_to_ASSP[0].FB_msg_out[2] PB-ASSP.ASSP0_FB_msg_out_3[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_3_to_ASSP[0].FB_msg_out[3]</port>
				<port name="SDMA_Req">PB-ASSP.ASSP0_SDMA_Req_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_0_to_ASSP[0].SDMA_Req[0] PB-ASSP.ASSP0_SDMA_Req_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_1_to_ASSP[0].SDMA_Req[1] PB-ASSP.ASSP0_SDMA_Req_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_2_to_ASSP[0].SDMA_Req[2] PB-ASSP.ASSP0_SDMA_Req_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_3_to_ASSP[0].SDMA_Req[3]</port>
				<port name="SDMA_Sreq">PB-ASSP.ASSP0_SDMA_Sreq_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_0_to_ASSP[0].SDMA_Sreq[0] PB-ASSP.ASSP0_SDMA_Sreq_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_1_to_ASSP[0].SDMA_Sreq[1] PB-ASSP.ASSP0_SDMA_Sreq_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_2_to_ASSP[0].SDMA_Sreq[2] PB-ASSP.ASSP0_SDMA_Sreq_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_3_to_ASSP[0].SDMA_Sreq[3]</port>
				<port name="SPIm_PEnable">PB-ASSP.ASSP0_SPIm_PEnable[0]-&gt;PB-ASSP.ASSP0_SPIm_PEnable_to_ASSP[0].SPIm_PEnable</port>
				<port name="SPIm_PWdata">PB-ASSP.ASSP0_SPIm_PWdata_0[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_0_to_ASSP[0].SPIm_PWdata[0] PB-ASSP.ASSP0_SPIm_PWdata_1[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_1_to_ASSP[0].SPIm_PWdata[1] PB-ASSP.ASSP0_SPIm_PWdata_2[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_2_to_ASSP[0].SPIm_PWdata[2] PB-ASSP.ASSP0_SPIm_PWdata_3[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_3_to_ASSP[0].SPIm_PWdata[3] PB-ASSP.ASSP0_SPIm_PWdata_4[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_4_to_ASSP[0].SPIm_PWdata[4] PB-ASSP.ASSP0_SPIm_PWdata_5[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_5_to_ASSP[0].SPIm_PWdata[5] PB-ASSP.ASSP0_SPIm_PWdata_6[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_6_to_ASSP[0].SPIm_PWdata[6] PB-ASSP.ASSP0_SPIm_PWdata_7[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_7_to_ASSP[0].SPIm_PWdata[7] PB-ASSP.ASSP0_SPIm_PWdata_8[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_8_to_ASSP[0].SPIm_PWdata[8] PB-ASSP.ASSP0_SPIm_PWdata_9[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_9_to_ASSP[0].SPIm_PWdata[9] PB-ASSP.ASSP0_SPIm_PWdata_10[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_10_to_ASSP[0].SPIm_PWdata[10] PB-ASSP.ASSP0_SPIm_PWdata_11[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_11_to_ASSP[0].SPIm_PWdata[11] PB-ASSP.ASSP0_SPIm_PWdata_12[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_12_to_ASSP[0].SPIm_PWdata[12] PB-ASSP.ASSP0_SPIm_PWdata_13[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_13_to_ASSP[0].SPIm_PWdata[13] PB-ASSP.ASSP0_SPIm_PWdata_14[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_14_to_ASSP[0].SPIm_PWdata[14] PB-ASSP.ASSP0_SPIm_PWdata_15[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_15_to_ASSP[0].SPIm_PWdata[15] PB-ASSP.ASSP0_SPIm_PWdata_16[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_16_to_ASSP[0].SPIm_PWdata[16] PB-ASSP.ASSP0_SPIm_PWdata_17[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_17_to_ASSP[0].SPIm_PWdata[17] PB-ASSP.ASSP0_SPIm_PWdata_18[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_18_to_ASSP[0].SPIm_PWdata[18] PB-ASSP.ASSP0_SPIm_PWdata_19[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_19_to_ASSP[0].SPIm_PWdata[19] PB-ASSP.ASSP0_SPIm_PWdata_20[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_20_to_ASSP[0].SPIm_PWdata[20] PB-ASSP.ASSP0_SPIm_PWdata_21[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_21_to_ASSP[0].SPIm_PWdata[21] PB-ASSP.ASSP0_SPIm_PWdata_22[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_22_to_ASSP[0].SPIm_PWdata[22] PB-ASSP.ASSP0_SPIm_PWdata_23[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_23_to_ASSP[0].SPIm_PWdata[23] PB-ASSP.ASSP0_SPIm_PWdata_24[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_24_to_ASSP[0].SPIm_PWdata[24] PB-ASSP.ASSP0_SPIm_PWdata_25[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_25_to_ASSP[0].SPIm_PWdata[25] PB-ASSP.ASSP0_SPIm_PWdata_26[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_26_to_ASSP[0].SPIm_PWdata[26] PB-ASSP.ASSP0_SPIm_PWdata_27[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_27_to_ASSP[0].SPIm_PWdata[27] PB-ASSP.ASSP0_SPIm_PWdata_28[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_28_to_ASSP[0].SPIm_PWdata[28] PB-ASSP.ASSP0_SPIm_PWdata_29[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_29_to_ASSP[0].SPIm_PWdata[29] PB-ASSP.ASSP0_SPIm_PWdata_30[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_30_to_ASSP[0].SPIm_PWdata[30] PB-ASSP.ASSP0_SPIm_PWdata_31[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_31_to_ASSP[0].SPIm_PWdata[31]</port>
				<port name="SPIm_PWrite">PB-ASSP.ASSP0_SPIm_PWrite[0]-&gt;PB-ASSP.ASSP0_SPIm_PWrite_to_ASSP[0].SPIm_PWrite</port>
				<port name="SPIm_Paddr">PB-ASSP.ASSP0_SPIm_Paddr_0[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_0_to_ASSP[0].SPIm_Paddr[0] PB-ASSP.ASSP0_SPIm_Paddr_1[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_1_to_ASSP[0].SPIm_Paddr[1] PB-ASSP.ASSP0_SPIm_Paddr_2[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_2_to_ASSP[0].SPIm_Paddr[2] PB-ASSP.ASSP0_SPIm_Paddr_3[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_3_to_ASSP[0].SPIm_Paddr[3] PB-ASSP.ASSP0_SPIm_Paddr_4[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_4_to_ASSP[0].SPIm_Paddr[4] PB-ASSP.ASSP0_SPIm_Paddr_5[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_5_to_ASSP[0].SPIm_Paddr[5] PB-ASSP.ASSP0_SPIm_Paddr_6[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_6_to_ASSP[0].SPIm_Paddr[6] PB-ASSP.ASSP0_SPIm_Paddr_7[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_7_to_ASSP[0].SPIm_Paddr[7] PB-ASSP.ASSP0_SPIm_Paddr_8[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_8_to_ASSP[0].SPIm_Paddr[8] PB-ASSP.ASSP0_SPIm_Paddr_9[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_9_to_ASSP[0].SPIm_Paddr[9] PB-ASSP.ASSP0_SPIm_Paddr_10[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_10_to_ASSP[0].SPIm_Paddr[10] PB-ASSP.ASSP0_SPIm_Paddr_11[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_11_to_ASSP[0].SPIm_Paddr[11] PB-ASSP.ASSP0_SPIm_Paddr_12[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_12_to_ASSP[0].SPIm_Paddr[12] PB-ASSP.ASSP0_SPIm_Paddr_13[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_13_to_ASSP[0].SPIm_Paddr[13] PB-ASSP.ASSP0_SPIm_Paddr_14[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_14_to_ASSP[0].SPIm_Paddr[14] PB-ASSP.ASSP0_SPIm_Paddr_15[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_15_to_ASSP[0].SPIm_Paddr[15]</port>
				<port name="Sys_PSel">PB-ASSP.ASSP0_Sys_PSel[0]-&gt;PB-ASSP.ASSP0_Sys_PSel_to_ASSP[0].Sys_PSel</port>
				<port name="WBs_ACK">PB-ASSP.ASSP0_WBs_ACK[0]-&gt;PB-ASSP.ASSP0_WBs_ACK_to_ASSP[0].WBs_ACK</port>
				<port name="WBs_RD_DAT">PB-ASSP.ASSP0_WBs_RD_DAT_0[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_0_to_ASSP[0].WBs_RD_DAT[0] PB-ASSP.ASSP0_WBs_RD_DAT_1[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_1_to_ASSP[0].WBs_RD_DAT[1] PB-ASSP.ASSP0_WBs_RD_DAT_2[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_2_to_ASSP[0].WBs_RD_DAT[2] PB-ASSP.ASSP0_WBs_RD_DAT_3[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_3_to_ASSP[0].WBs_RD_DAT[3] PB-ASSP.ASSP0_WBs_RD_DAT_4[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_4_to_ASSP[0].WBs_RD_DAT[4] PB-ASSP.ASSP0_WBs_RD_DAT_5[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_5_to_ASSP[0].WBs_RD_DAT[5] PB-ASSP.ASSP0_WBs_RD_DAT_6[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_6_to_ASSP[0].WBs_RD_DAT[6] PB-ASSP.ASSP0_WBs_RD_DAT_7[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_7_to_ASSP[0].WBs_RD_DAT[7] PB-ASSP.ASSP0_WBs_RD_DAT_8[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_8_to_ASSP[0].WBs_RD_DAT[8] PB-ASSP.ASSP0_WBs_RD_DAT_9[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_9_to_ASSP[0].WBs_RD_DAT[9] PB-ASSP.ASSP0_WBs_RD_DAT_10[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_10_to_ASSP[0].WBs_RD_DAT[10] PB-ASSP.ASSP0_WBs_RD_DAT_11[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_11_to_ASSP[0].WBs_RD_DAT[11] PB-ASSP.ASSP0_WBs_RD_DAT_12[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_12_to_ASSP[0].WBs_RD_DAT[12] PB-ASSP.ASSP0_WBs_RD_DAT_13[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_13_to_ASSP[0].WBs_RD_DAT[13] PB-ASSP.ASSP0_WBs_RD_DAT_14[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_14_to_ASSP[0].WBs_RD_DAT[14] PB-ASSP.ASSP0_WBs_RD_DAT_15[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_15_to_ASSP[0].WBs_RD_DAT[15] PB-ASSP.ASSP0_WBs_RD_DAT_16[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_16_to_ASSP[0].WBs_RD_DAT[16] PB-ASSP.ASSP0_WBs_RD_DAT_17[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_17_to_ASSP[0].WBs_RD_DAT[17] PB-ASSP.ASSP0_WBs_RD_DAT_18[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_18_to_ASSP[0].WBs_RD_DAT[18] PB-ASSP.ASSP0_WBs_RD_DAT_19[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_19_to_ASSP[0].WBs_RD_DAT[19] PB-ASSP.ASSP0_WBs_RD_DAT_20[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_20_to_ASSP[0].WBs_RD_DAT[20] PB-ASSP.ASSP0_WBs_RD_DAT_21[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_21_to_ASSP[0].WBs_RD_DAT[21] PB-ASSP.ASSP0_WBs_RD_DAT_22[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_22_to_ASSP[0].WBs_RD_DAT[22] PB-ASSP.ASSP0_WBs_RD_DAT_23[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_23_to_ASSP[0].WBs_RD_DAT[23] PB-ASSP.ASSP0_WBs_RD_DAT_24[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_24_to_ASSP[0].WBs_RD_DAT[24] PB-ASSP.ASSP0_WBs_RD_DAT_25[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_25_to_ASSP[0].WBs_RD_DAT[25] PB-ASSP.ASSP0_WBs_RD_DAT_26[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_26_to_ASSP[0].WBs_RD_DAT[26] PB-ASSP.ASSP0_WBs_RD_DAT_27[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_27_to_ASSP[0].WBs_RD_DAT[27] PB-ASSP.ASSP0_WBs_RD_DAT_28[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_28_to_ASSP[0].WBs_RD_DAT[28] PB-ASSP.ASSP0_WBs_RD_DAT_29[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_29_to_ASSP[0].WBs_RD_DAT[29] PB-ASSP.ASSP0_WBs_RD_DAT_30[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_30_to_ASSP[0].WBs_RD_DAT[30] PB-ASSP.ASSP0_WBs_RD_DAT_31[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_31_to_ASSP[0].WBs_RD_DAT[31]</port>
			</inputs>
			<outputs>
				<port name="FB_PKfbOverflow">open</port>
				<port name="FB_Start">open</port>
				<port name="SDMA_Active">open open open open</port>
				<port name="SDMA_Done">open open open open</port>
				<port name="SPIm_PReady">open</port>
				<port name="SPIm_PSlvErr">open</port>
				<port name="SPIm_Prdata">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="Sensor_Int">open open open open open open open open</port>
				<port name="Sys_Clk0">clk</port>
				<port name="Sys_Clk0_Rst">open</port>
				<port name="Sys_Clk1">open</port>
				<port name="Sys_Clk1_Rst">open</port>
				<port name="Sys_PKfb_Rst">open</port>
				<port name="Sys_Pclk">open</port>
				<port name="Sys_Pclk_Rst">open</port>
				<port name="TimeStamp">open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="WB_RST">open</port>
				<port name="WBs_ADR">open open open open open open open open open open open open open open open open open</port>
				<port name="WBs_BYTE_STB">open open open open</port>
				<port name="WBs_CYC">open</port>
				<port name="WBs_RD">open</port>
				<port name="WBs_STB">open</port>
				<port name="WBs_WE">open</port>
				<port name="WBs_WR_DAT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="Sys_PKfb_Clk">PB-ASSP.ASSP0_Sys_PKfb_Clk[0]-&gt;PB-ASSP.ASSP0_Sys_PKfb_Clk_to_ASSP[0].Sys_PKfb_Clk</port>
				<port name="WB_CLK">PB-ASSP.ASSP0_WB_CLK[0]-&gt;PB-ASSP.ASSP0_WB_CLK_to_ASSP[0].WB_CLK</port>
			</clocks>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="PB-LOGIC[1]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(21)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">clkdiv(21)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">paused</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(21)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">clkdiv(21)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="paused_dffe_Q_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">paused_dffe_Q_D</port>
					</outputs>
					<clocks />
				</block>
				<block name="clkdiv_dff_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(21)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="PB-LOGIC[2]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">selectedDigit(2)</port>
			<port name="LOGIC0_BA2">b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2</port>
			<port name="LOGIC0_BAB">b2_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">b1_fall_LUT3_I1_O_mux4x0_S0_D(2)</port>
			<port name="LOGIC0_BSL">b1_fall_LUT3_I1_O</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">b2_LUT3_I2_O</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">b1_fall_LUT3_I1_I2_LUT3_I0.XA2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">b2_LUT3_I2_O</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">b1_fall_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_Q(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="mux_index_dffe_Q_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">mux_index_dffe_Q_D(0)</port>
					</outputs>
					<clocks />
				</block>
				<block name="selectedDigit_dff_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="selectedDigit_dff_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="selectedDigit_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">selectedDigit(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="PB-LOGIC[3]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">selectedDigit(1)</port>
			<port name="LOGIC0_BA2">b1_fall_LUT3_I1_O_mux4x0_S0_1_B</port>
			<port name="LOGIC0_BAB">b2_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">b1_fall_LUT3_I1_O_mux4x0_S0_D(1)</port>
			<port name="LOGIC0_BSL">b1_fall_LUT3_I1_O</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">b2_prev</port>
			<port name="LOGIC0_TAB">b2_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">paused</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_Q(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="b2_LUT3_I2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b2_LUT3_I2_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="mainclock.f_dff_Q_3_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">mainclock.f_dff_Q_3_D</port>
					</outputs>
					<clocks />
				</block>
				<block name="selectedDigit_dff_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="selectedDigit_dff_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="selectedDigit_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">selectedDigit(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="PB-LOGIC[4]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">selectedDigit(0)</port>
			<port name="LOGIC0_BA2">b1_fall_LUT3_I1_O_mux4x0_S0_2_B</port>
			<port name="LOGIC0_BAB">b2_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0)</port>
			<port name="LOGIC0_BSL">b1_fall_LUT3_I1_O</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">selectedDigit(0)</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">selectedDigit(0)</port>
			<port name="LOGIC0_TAB">selectedDigit(2)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">selectedDigit(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_Q(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_LUT3_I2_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I2_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0)</port>
					</outputs>
					<clocks />
				</block>
				<block name="selectedDigit_dff_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="selectedDigit_dff_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="selectedDigit_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">selectedDigit(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="PB-LOGIC[5]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BAB">blinkdiv(22)</port>
			<port name="LOGIC0_BB1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">blink_state_LUT3_I2.XAB</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="blink_state_dffe_Q_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">blink_state_dffe_Q_D</port>
					</outputs>
					<clocks />
				</block>
				<block name="blinkdiv_dff_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(22)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="PB-LOGIC[6]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">blink_state_LUT3_I2_O_LUT3_I1.XB1</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blinkdiv(2)</port>
			<port name="LOGIC0_TA2">blinkdiv(2)</port>
			<port name="LOGIC0_TAB">blinkdiv(0)</port>
			<port name="LOGIC0_TB1">blinkdiv(2)</port>
			<port name="LOGIC0_TB2">blinkdiv(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1</port>
					</outputs>
					<clocks />
				</block>
				<block name="blinkdiv_dff_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="PB-LOGIC[7]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blinkdiv(21)</port>
			<port name="LOGIC0_TA2">blinkdiv(21)</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">blinkdiv(21)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1</port>
					</outputs>
					<clocks />
				</block>
				<block name="blinkdiv_dff_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(21)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="PB-LOGIC[8]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1</port>
			<port name="LOGIC0_F1">$true</port>
			<port name="LOGIC0_F2">$false</port>
			<port name="LOGIC0_FS">aclk</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blinkdiv(20)</port>
			<port name="LOGIC0_TA2">blinkdiv(20)</port>
			<port name="LOGIC0_TAB">blinkdiv(19)</port>
			<port name="LOGIC0_TB1">blinkdiv(20)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">LOGIC[0].FZ[0]-&gt;LOGIC[0].FZ_to_PB-LOGIC.LOGIC0_FZ</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">PB-LOGIC.LOGIC0_F1[0]-&gt;PB-LOGIC.LOGIC0_F1_to_LOGIC[0].F1</port>
				<port name="F2">PB-LOGIC.LOGIC0_F2[0]-&gt;PB-LOGIC.LOGIC0_F2_to_LOGIC[0].F2</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">PB-LOGIC.LOGIC0_FS[0]-&gt;PB-LOGIC.LOGIC0_FS_to_LOGIC[0].FS</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">FRAGS[0].FZ[0]-&gt;LOGIC-FZ</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">LOGIC.F1[0]-&gt;FRAGS-F1</port>
					<port name="F2">LOGIC.F2[0]-&gt;FRAGS-F2</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">LOGIC.FS[0]-&gt;FRAGS-FS</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">f_frag[0].FZ[0]-&gt;FRAGS-FZ</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="aclk_dffe_Q_D_LUT1_O.f_frag" instance="f_frag[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="F1">FRAGS.F1[0]-&gt;f_frag-F1</port>
						<port name="F2">FRAGS.F2[0]-&gt;f_frag-F2</port>
						<port name="FS">FRAGS.FS[0]-&gt;f_frag-FS</port>
					</inputs>
					<outputs>
						<port name="FZ">aclk_dffe_Q_D</port>
					</outputs>
					<clocks />
				</block>
				<block name="blinkdiv_dff_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(20)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="PB-LOGIC[9]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(17)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(16)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(17)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="PB-LOGIC[10]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blinkdiv(0)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(0)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blinkdiv(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="PB-LOGIC[11]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(12)</port>
			<port name="LOGIC0_BA2">blinkdiv(12)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blinkdiv(11)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(10)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(12)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="PB-LOGIC[12]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(11)</port>
			<port name="LOGIC0_BA2">blinkdiv(11)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(10)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(11)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="PB-LOGIC[13]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(10)</port>
			<port name="LOGIC0_BA2">blinkdiv(10)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(9)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(10)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="PB-LOGIC[14]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(9)</port>
			<port name="LOGIC0_BA2">blinkdiv(9)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(9)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="PB-LOGIC[15]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(8)</port>
			<port name="LOGIC0_BA2">blinkdiv(8)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(8)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(7)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(8)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="PB-LOGIC[16]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(7)</port>
			<port name="LOGIC0_BA2">blinkdiv(7)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blinkdiv(22)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(7)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(9)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(7)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="PB-LOGIC[17]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(5)</port>
			<port name="LOGIC0_BA2">blinkdiv(5)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(4)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(5)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="PB-LOGIC[18]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(4)</port>
			<port name="LOGIC0_BA2">blinkdiv(4)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blinkdiv(6)</port>
			<port name="LOGIC0_TA2">blinkdiv(6)</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1</port>
			<port name="LOGIC0_TB1">blinkdiv(6)</port>
			<port name="LOGIC0_TB2">blinkdiv(6)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(5)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(4)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="PB-LOGIC[19]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(3)</port>
			<port name="LOGIC0_BA2">blinkdiv(3)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="PB-LOGIC[20]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(1)</port>
			<port name="LOGIC0_BA2">blinkdiv(1)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blinkdiv(0)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="PB-LOGIC[21]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(19)</port>
			<port name="LOGIC0_BA2">blinkdiv(19)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(19)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(20)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(19)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="PB-LOGIC[22]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(18)</port>
			<port name="LOGIC0_BA2">blinkdiv(18)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(18)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="PB-LOGIC[23]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(16)</port>
			<port name="LOGIC0_BA2">blinkdiv(16)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(16)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="PB-LOGIC[24]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(15)</port>
			<port name="LOGIC0_BA2">blinkdiv(15)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(15)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="PB-LOGIC[25]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(14)</port>
			<port name="LOGIC0_BA2">blinkdiv(14)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blinkdiv(13)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(14)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="PB-LOGIC[26]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">blinkdiv(13)</port>
			<port name="LOGIC0_BA2">blinkdiv(13)</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(13)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="PB-LOGIC[27]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">clkdiv(22)</port>
			<port name="LOGIC0_BB1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">aclk_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">aclk_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">aclk_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(22)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(22)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="PB-LOGIC[28]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BAB">clkdiv(17)</port>
			<port name="LOGIC0_BB1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(16)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(17)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="PB-LOGIC[29]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(14)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(12)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(13)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(12)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="PB-LOGIC[30]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(2)</port>
			<port name="LOGIC0_TA2">clkdiv(2)</port>
			<port name="LOGIC0_TAB">clkdiv(0)</port>
			<port name="LOGIC0_TB1">clkdiv(2)</port>
			<port name="LOGIC0_TB2">clkdiv(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_23" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_23" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_23" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="PB-LOGIC[31]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(20)</port>
			<port name="LOGIC0_TA2">clkdiv(20)</port>
			<port name="LOGIC0_TAB">clkdiv(19)</port>
			<port name="LOGIC0_TB1">clkdiv(20)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(20)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="PB-LOGIC[32]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">clkdiv(0)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(0)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_25" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_25" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_25" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="PB-LOGIC[33]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB2">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(10)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="PB-LOGIC[34]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(6)</port>
			<port name="LOGIC0_BA2">clkdiv(6)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(5)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(6)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="PB-LOGIC[35]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(10)</port>
			<port name="LOGIC0_BA2">clkdiv(10)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(10)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(10)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="PB-LOGIC[36]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(9)</port>
			<port name="LOGIC0_BA2">clkdiv(9)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(9)</port>
			<port name="LOGIC0_TA2">clkdiv(9)</port>
			<port name="LOGIC0_TAB">clkdiv(7)</port>
			<port name="LOGIC0_TB1">clkdiv(9)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(8)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_16" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_16" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_16" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(9)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="PB-LOGIC[37]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(8)</port>
			<port name="LOGIC0_BA2">clkdiv(8)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(8)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(7)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_17" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_17" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_17" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(8)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="PB-LOGIC[38]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(7)</port>
			<port name="LOGIC0_BA2">clkdiv(7)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(7)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_18" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_18" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_18" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(7)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="PB-LOGIC[39]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(5)</port>
			<port name="LOGIC0_BA2">clkdiv(5)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(4)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_20" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_20" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_20" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(5)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="PB-LOGIC[40]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(4)</port>
			<port name="LOGIC0_BA2">clkdiv(4)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_21" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_21" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_21" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(4)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="PB-LOGIC[41]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(3)</port>
			<port name="LOGIC0_BA2">clkdiv(3)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_22" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_22" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_22" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="PB-LOGIC[42]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(1)</port>
			<port name="LOGIC0_BA2">clkdiv(1)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">clkdiv(0)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_24" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_24" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_24" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="PB-LOGIC[43]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(19)</port>
			<port name="LOGIC0_BA2">clkdiv(19)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(19)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(20)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(19)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="PB-LOGIC[44]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(18)</port>
			<port name="LOGIC0_BA2">clkdiv(18)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(18)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(6)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(18)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="PB-LOGIC[45]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(16)</port>
			<port name="LOGIC0_BA2">clkdiv(16)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(15)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(17)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(16)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(16)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="PB-LOGIC[46]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(15)</port>
			<port name="LOGIC0_BA2">clkdiv(15)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(14)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(13)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(15)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="PB-LOGIC[47]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(14)</port>
			<port name="LOGIC0_BA2">clkdiv(14)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(14)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="PB-LOGIC[48]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(13)</port>
			<port name="LOGIC0_BA2">clkdiv(13)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">clkdiv(12)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(13)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="PB-LOGIC[49]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">clkdiv(11)</port>
			<port name="LOGIC0_BA2">clkdiv(11)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(23)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(21)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11)</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(11)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="PB-LOGIC[50]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_1_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(9)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_1_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="PB-LOGIC[51]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6)</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_19" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_19" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_19" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(6)</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="PB-LOGIC[52]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_4_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(8)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="PB-LOGIC[53]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_3.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_3.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_3_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_4_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_4.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(7)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_3_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_8" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_8" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_8" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_3.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="PB-LOGIC[54]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_4.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_4.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_4_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_5_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_5.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_4.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(6)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_4_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_9" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_4.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="PB-LOGIC[55]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_8.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_8.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_7_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_13" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_13" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_13" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="PB-LOGIC[56]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_8.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mux_index_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">mux_index_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">mux_index_dffe_Q_EN_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">mux_index_dffe_Q_EN_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mux_index_dffe_Q_EN_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT2_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mux_index_dffe_Q_EN_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_15" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_15" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_15" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_8.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="PB-LOGIC[57]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_5.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_5.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_5_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_6_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_6.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_5.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(5)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_5_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_10" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_10" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_10" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_5.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="PB-LOGIC[58]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_6.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_6.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_6_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_7_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_7.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_6.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(4)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_6_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_11" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_11" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_11" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_6.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="PB-LOGIC[59]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_7.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_7.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_7_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_5.XA2</port>
			<port name="LOGIC0_TB1">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_6.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_7.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_EN_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_12" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_12" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_12" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_7.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="PB-LOGIC[60]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">muxdiv_dff_Q_9_D_LUT3_O_8.XA2</port>
			<port name="LOGIC0_BA2">muxdiv_dff_Q_9_D_LUT3_O_8.XA2</port>
			<port name="LOGIC0_BAB">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv_dff_Q_9_D_LUT3_O_8.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TA2">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_8.XSL</port>
			<port name="LOGIC0_TB1">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TB2">muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_8.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_9_D_LUT3_O_8.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_14" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_14" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_14" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv_dff_Q_9_D_LUT3_O_8.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.disp" instance="PB-BIDIR[61]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$disp(0)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.disp" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.disp" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.disp" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">disp(0)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:disp(0)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.disp_1" instance="PB-BIDIR[62]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$disp(1)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.disp_1" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.disp_1" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.disp_1" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">disp(1)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:disp(1)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.disp_2" instance="PB-BIDIR[63]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$disp(2)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.disp_2" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.disp_2" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.disp_2" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">disp(2)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:disp(2)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.disp_3" instance="PB-BIDIR[64]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$disp(3)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.disp_3" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.disp_3" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.disp_3" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">disp(3)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:disp(3)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="PB-LOGIC[65]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BAB">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_BB1">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BB2">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BSL">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">power_LUT3_O_5.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_D(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="power_LUT3_O_5.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mux_index_dffe_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">power_LUT3_O_5.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="PB-LOGIC[66]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BA2">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BAB">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BSL">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">power_LUT3_O_5.XA1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q_D_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_D(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="power_LUT3_O_4.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I2_O_LUT3_I1.XB1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mux_index_dffe_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">power_LUT3_O_5.XA1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b2" instance="PB-BIDIR[67]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="b2" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="b2" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.b2" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">b2_LUT3_I2.XAB</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="b2" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">b2</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="b1" instance="PB-BIDIR[68]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="b1" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="b1" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.b1" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">b1_fall_LUT2_O.XAB</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="b1" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">b1</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power_3" instance="PB-BIDIR[69]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$power(3)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power_3" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power_3" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power_3" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(3)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(3)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power_5" instance="PB-BIDIR[70]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$power(5)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power_5" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power_5" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power_5" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(5)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(5)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power" instance="PB-BIDIR[71]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">disp_mux4x0_Q_A_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(0)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(0)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power_1" instance="PB-BIDIR[72]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$power(1)</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power_1" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power_1" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power_1" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(1)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(1)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power_2" instance="PB-BIDIR[73]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power_2" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power_2" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power_2" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(2)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(2)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$iopadmap$main.power_4" instance="PB-BIDIR[74]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">blink_state_LUT3_I2_O_LUT3_I1.XB1</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$main.power_4" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$main.power_4" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$main.power_4" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">power(4)</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:power(4)" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="PB-LOGIC[75]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TA2">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_2_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.a_dff_Q_2_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.a_dff_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[76]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TBS">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.a_dff_Q_D_LUT4_O_I0</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.a_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="PB-LOGIC[77]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB</port>
			<port name="LOGIC0_TBS">mainclock.e_dff_Q_D_LUT2_O.XSL</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.c_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[78]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TBS">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.a_dff_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.a_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[79]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.b_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">mainclock.b_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.b_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.b_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TBS">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.b_dff_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.b_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[80]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TBS">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.b_dff_Q_1_D_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.c_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[81]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BAB">mainclock.d_dff_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BSL">mainclock.d_dff_Q_D_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TAB">mainclock.d_dff_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TBS">mainclock.d_dff_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_D_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">mainclock.d_dff_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m1_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m1_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m1_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m1(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[82]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">clkdiv(21)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">clkdiv(18)</port>
			<port name="LOGIC0_BB1">clkdiv(21)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">clkdiv(21)</port>
			<port name="LOGIC0_TA2">clkdiv(21)</port>
			<port name="LOGIC0_TAB">clkdiv(18)</port>
			<port name="LOGIC0_TB1">clkdiv(21)</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="BBS1">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="PB-LOGIC[83]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB1">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[84]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">clkdiv(1)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(3)</port>
			<port name="LOGIC0_BSL">clkdiv(2)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(1)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">clkdiv(0)</port>
			<port name="LOGIC0_TSL">clkdiv(2)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="PB-LOGIC[85]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blinkdiv(6)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(5)</port>
			<port name="LOGIC0_BSL">blinkdiv(4)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(6)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">blinkdiv(4)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="PB-LOGIC[86]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blinkdiv(1)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(3)</port>
			<port name="LOGIC0_BSL">blinkdiv(2)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(1)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">blinkdiv(0)</port>
			<port name="LOGIC0_TSL">blinkdiv(2)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="PB-LOGIC[87]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">clkdiv(4)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(6)</port>
			<port name="LOGIC0_BSL">clkdiv(5)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(4)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL</port>
			<port name="LOGIC0_TSL">clkdiv(5)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="PB-LOGIC[88]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">clkdiv(8)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(9)</port>
			<port name="LOGIC0_BSL">clkdiv(7)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(8)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">clkdiv(7)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="PB-LOGIC[89]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blinkdiv(12)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(14)</port>
			<port name="LOGIC0_BSL">blinkdiv(13)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blinkdiv(12)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TSL">blinkdiv(13)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="PB-LOGIC[90]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(9)</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="PB-LOGIC[91]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(18)</port>
			<port name="LOGIC0_BSL">blinkdiv(15)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">blinkdiv(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="PB-LOGIC[92]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(18)</port>
			<port name="LOGIC0_BSL">clkdiv(14)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
			<port name="LOGIC0_TSL">clkdiv(14)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="PB-LOGIC[93]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">clkdiv(11)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(13)</port>
			<port name="LOGIC0_BSL">clkdiv(12)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(11)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1</port>
			<port name="LOGIC0_TSL">clkdiv(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(23)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="PB-LOGIC[94]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(9)</port>
			<port name="LOGIC0_BSL">clkdiv(10)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">clkdiv(10)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="BBS1">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="PB-LOGIC[95]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">m1(3)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">mainclock.s2(3)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">disp_mux4x0_Q_A</port>
			<port name="LOGIC0_TA2">disp_mux4x0_Q_B(3)</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_S1</port>
			<port name="LOGIC0_TB1">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3)</port>
			<port name="LOGIC0_TB2">disp_mux4x0_Q_D(3)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_S0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_B(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$disp(3)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s2_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s2_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s2_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s2(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="PB-LOGIC[96]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">m1(2)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">mainclock.s2(2)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">disp_mux4x0_Q_1_A</port>
			<port name="LOGIC0_TA2">disp_mux4x0_Q_B(2)</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_S1</port>
			<port name="LOGIC0_TB1">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2)</port>
			<port name="LOGIC0_TB2">disp_mux4x0_Q_D(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_S0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_B(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$disp(2)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s2_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s2_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s2_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s2(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="PB-LOGIC[97]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">m1(1)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">mainclock.s2(1)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">disp_mux4x0_Q_2_A</port>
			<port name="LOGIC0_TA2">disp_mux4x0_Q_B(1)</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_S1</port>
			<port name="LOGIC0_TB1">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1)</port>
			<port name="LOGIC0_TB2">disp_mux4x0_Q_D(1)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_S0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_B(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$disp(1)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s2_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s2_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s2_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s2(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="PB-LOGIC[98]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">m1(0)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">mainclock.s2(0)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">disp_mux4x0_Q_3_A</port>
			<port name="LOGIC0_TA2">disp_mux4x0_Q_B(0)</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_S1</port>
			<port name="LOGIC0_TB1">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0)</port>
			<port name="LOGIC0_TB2">disp_mux4x0_Q_D(0)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_S0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_B(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_3.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$disp(0)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s2_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s2_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s2_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s2(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I2.t_frag" instance="PB-LOGIC[99]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">blink_state_LUT3_I2_I0</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I2.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">paused</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">paused_dffe_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">b1_fall_LUT3_I1.XSL</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">blink_state_LUT3_I2_O_LUT3_I1.XB1</port>
			<port name="LOGIC0_TAB">blink_state_LUT3_I2_O_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">blink_state_LUT3_I2_O_LUT3_I1.XB1</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_LUT3_I2_O_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_LUT3_I2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I2_O_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_LUT3_I2_O_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I2_O_LUT3_I1_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="paused_dffe_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="paused_dffe_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="paused_dffe_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">paused</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="PB-LOGIC[100]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">h1(3)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">m2(3)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I2_O_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_D(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_D_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m2_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m2_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m2_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m2(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="PB-LOGIC[101]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">h1(2)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">m2(2)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I2_O_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_1_D_LUT2_O_I0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_D(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_1_D_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m2_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m2_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m2_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m2(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="PB-LOGIC[102]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">h1(1)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">m2(1)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I2_O_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_2_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_D(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_2_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m2_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m2_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m2_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m2(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="PB-LOGIC[103]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">h1(0)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1</port>
			<port name="LOGIC0_BB1">m2(0)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_LUT3_I2_O_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_D(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_3_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m2_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m2_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m2_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m2(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[104]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">blinkdiv(21)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blinkdiv(18)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(24)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="PB-LOGIC[105]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BAB">blinkdiv(9)</port>
			<port name="LOGIC0_BB1">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BB2">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">blink_state_dffe_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blink_state_dffe_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blink_state_LUT3_I2.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[106]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_D_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">mainclock.e_dff_Q_3_D_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_D_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.f_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.f_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.f_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="PB-LOGIC[107]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_D_LUT2_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.e_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[108]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">mainclock.f_dff_Q_D_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.f_dff_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">mainclock.f_dff_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">mainclock.f_dff_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.f_dff_Q_D_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.f_dff_Q_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.f_dff_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.f_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.f_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.f_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.f_dff_Q_D_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h2_dff_Q_2" instance="PB-LOGIC[109]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">h2(1)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">b1_fall_LUT3_I1_I2_LUT3_I0.XA2</port>
			<port name="LOGIC0_TAB">blink_state_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">paused</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h2_dff_Q_2" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h2_dff_Q_2" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_I2_LUT3_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h2_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h2_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h2_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h2(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h2_dff_Q" instance="PB-LOGIC[110]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">h2(3)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">h2(0)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h2_dff_Q" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h2_dff_Q" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h2_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h2_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h2_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h2(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="PB-LOGIC[111]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.s1(2)</port>
			<port name="LOGIC0_BAB">disp_mux4x0_Q_A_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">disp_mux4x0_Q_A_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="disp_mux4x0_Q_1_A_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_1_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_A_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s1_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s1_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s1_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s1(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="PB-LOGIC[112]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.s1(1)</port>
			<port name="LOGIC0_BAB">disp_mux4x0_Q_A_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">disp_mux4x0_Q_A_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">power_LUT3_O_5.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="disp_mux4x0_Q_2_A_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_2_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="power_LUT3_O_3.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_A_LUT3_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s1_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s1_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s1_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s1(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="PB-LOGIC[113]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.s1(0)</port>
			<port name="LOGIC0_BAB">disp_mux4x0_Q_A_LUT3_O_I2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">disp_mux4x0_Q_A_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.s1(3)</port>
			<port name="LOGIC0_TAB">disp_mux4x0_Q_A_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_A_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="disp_mux4x0_Q_3_A_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_3_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_A_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_A</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s1_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s1_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s1_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s1(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT2_O.t_frag" instance="PB-LOGIC[114]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">b1_fall_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">b1_prev</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">b1_fall_LUT2_O.XAB</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2</port>
			<port name="LOGIC0_TAB">blink_state_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I2_O_LUT3_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="b1_prev_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="b1_prev_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="b1_prev_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">b1_prev</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[115]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.b_dff_Q_2_D_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">mainclock.b_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TB1">mainclock.b_dff_Q_2_D_LUT3_O_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_D_LUT4_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.b_dff_Q_2_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.b_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h1_dff_Q" instance="PB-LOGIC[116]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h1_dff_Q" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h1_dff_Q" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h1_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h1_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h1_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h1(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="PB-LOGIC[117]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">h2(2)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">mainclock.a_dff_Q_D_LUT4_O_I0</port>
			<port name="LOGIC0_TB1">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.a_dff_Q_1_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.a_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h2_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h2_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h2_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h2(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="PB-LOGIC[118]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">paused</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">selectedDigit(2)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mux_index_dffe_Q_D(0)</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">muxdiv_dff_Q_9_D_LUT3_O_8.XAB</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">selectedDigit(2)</port>
			<port name="LOGIC0_TA2">selectedDigit(2)</port>
			<port name="LOGIC0_TAB">selectedDigit(0)</port>
			<port name="LOGIC0_TB1">selectedDigit(2)</port>
			<port name="LOGIC0_TB2">selectedDigit(2)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">selectedDigit(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_D(2)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mux_index_dffe_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">power_LUT3_O_5.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.b_dff_Q_1" instance="PB-LOGIC[119]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB</port>
			<port name="LOGIC0_BA2">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.b_dff_Q_1_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.b_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.b_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.b_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h1_dff_Q_1" instance="PB-LOGIC[120]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h1_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h1_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h1_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h1_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h1_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h1(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[121]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">selectedDigit(0)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">selectedDigit(1)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">selectedDigit(0)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">selectedDigit(0)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">selectedDigit(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I1_O_LUT2_I0_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.f_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.f_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.f_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="PB-LOGIC[122]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">blink_state_LUT3_I1_O_LUT2_I0_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">paused</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">selectedDigit(2)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_LUT3_I2.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_LUT3_I1_O_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_LUT3_I1_O_LUT2_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(24)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="PB-LOGIC[123]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.a_dff_Q_3_D_LUT2_O_I0</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_3_D_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.a_dff_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.a_dff_Q_3_D_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h2_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h2_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h2_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h2(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.b_dff_Q_3" instance="PB-LOGIC[124]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_BA2">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.b_dff_Q_3_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.b_dff_Q_3" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.b_dff_Q_3" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_3_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_3_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_3_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_3_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.b_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.c_dff_Q_1" instance="PB-LOGIC[125]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_2_D_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.c_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.c_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.c_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_2_D_LUT3_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h1_dff_Q_3" instance="PB-LOGIC[126]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_TAB">mainclock.d_dff_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h1_dff_Q_3" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h1_dff_Q_3" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h1_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h1_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h1_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h1(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[127]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_2_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.c_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">paused</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">selectedDigit(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_1_D_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_1_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.c_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.a_dff_Q_1" instance="PB-LOGIC[128]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.a_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.a_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.a_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.a_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.a_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.a_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.h1_dff_Q_2" instance="PB-LOGIC[129]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.b_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.h1_dff_Q_2" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.h1_dff_Q_2" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.b_dff_Q_2_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.d_dff_Q_3_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.h1_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.h1_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.h1_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">h1(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.d_dff_Q_2" instance="PB-LOGIC[130]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BB1">mainclock.d_dff_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.d_dff_Q_2_D_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_TAB">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.d_dff_Q_2" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.d_dff_Q_2" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.d_dff_Q_2_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_2_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_2_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_2_D_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.d_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.m1_dff_Q_2" instance="PB-LOGIC[131]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.d_dff_Q_D_LUT4_O_I3</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.m1_dff_Q_2" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.m1_dff_Q_2" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_D_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.d_dff_Q_1_D_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m1_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m1_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m1_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m1(1)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.d_dff_Q" instance="PB-LOGIC[132]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BA2">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BAB">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.d_dff_Q" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.d_dff_Q" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_D_LUT4_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.d_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.d_dff_Q_1" instance="PB-LOGIC[133]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">selectedDigit(0)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">paused</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">selectedDigit(0)</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">selectedDigit(1)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.d_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.d_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_2_B</port>
							</outputs>
							<clocks />
						</block>
						<block name="b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_O_mux4x0_S0_D(1)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.d_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.d_dff_Q_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.m1_dff_Q_1" instance="PB-LOGIC[134]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2</port>
			<port name="LOGIC0_BB1">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_1_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_TA2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.m1_dff_Q_1" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.m1_dff_Q_1" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.e_dff_Q_1_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_1_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_1_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.e_dff_Q_2_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m1_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m1_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m1_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m1(2)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="PB-LOGIC[135]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">selectedDigit(2)</port>
			<port name="LOGIC0_BAB">selectedDigit(1)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">selectedDigit(0)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">b2_LUT3_I2.XAB</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(10)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="b1_fall_LUT3_I1_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">b1_fall_LUT3_I1_I2_LUT3_I0.XA2</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="b2_prev_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="b2_prev_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="b2_prev_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">b2_prev</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="PB-LOGIC[136]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0</port>
			<port name="LOGIC0_BSL">mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">aclk_dffe_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="aclk_dffe_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">aclk</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[137]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">blinkdiv(14)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blinkdiv(12)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blinkdiv(13)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.e_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.e_dff_Q_D_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="PB-LOGIC[138]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">blinkdiv(17)</port>
			<port name="LOGIC0_BA2">blinkdiv(17)</port>
			<port name="LOGIC0_BAB">blinkdiv(16)</port>
			<port name="LOGIC0_BB1">blinkdiv(17)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_2_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blinkdiv(7)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.e_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[139]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(8)</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(24)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(25)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="clkdiv_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="clkdiv_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="clkdiv_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">clkdiv(25)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.d_dff_Q_3" instance="PB-LOGIC[140]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BA2">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BAB">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BB1">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BB2">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BSL">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_TAB">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_TB1">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_TB2">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">power_LUT3_O_5.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.d_dff_Q_3" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.d_dff_Q_3" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="disp_mux4x0_Q_S0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="disp_mux4x0_Q_S0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="disp_mux4x0_Q_S0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_S0</port>
							</outputs>
							<clocks />
						</block>
						<block name="disp_mux4x0_Q_S1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">disp_mux4x0_Q_S1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.d_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.d_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.d_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mainclock.m1_dff_Q_3" instance="PB-LOGIC[141]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">mainclock.e_dff_Q_D_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">mainclock.e_dff_Q_3_D_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.d_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">mainclock.e_dff_Q_D_LUT2_O_I1</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.e_dff_Q_D_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="mainclock.m1_dff_Q_3" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mainclock.m1_dff_Q_3" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mainclock.e_dff_Q_3_D_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_3_D_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_3_D_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_3_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.e_dff_Q_D_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.e_dff_Q_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.m1_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.m1_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.m1_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">m1(0)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[142]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">clkdiv(21)</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">clkdiv(25)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">clkdiv(23)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">clkdiv(24)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.s1_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.s1_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.s1_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.s1(3)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="PB-LOGIC[143]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(21)</port>
			<port name="LOGIC0_BSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">blinkdiv(22)</port>
			<port name="LOGIC0_TAB">blinkdiv(21)</port>
			<port name="LOGIC0_TB1">blinkdiv(22)</port>
			<port name="LOGIC0_TB2">blinkdiv(22)</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv(15)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="PB-LOGIC[144]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">blinkdiv(15)</port>
			<port name="LOGIC0_BSL">blinkdiv(8)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.e_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TA2">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TAB">mainclock.f_dff_Q_D_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.f_dff_Q_2_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">1</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.f_dff_Q_2_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.e_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.e_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.e_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.e_dff_Q_3_D_LUT2_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="power_LUT3_O.t_frag" instance="PB-LOGIC[145]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_BAB">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">power_LUT3_O_5.XA1</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="power_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="power_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="power_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="power_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="power_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$power(5)</port>
							</outputs>
							<clocks />
						</block>
						<block name="power_LUT3_O_2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$power(1)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv(13)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="power_LUT3_O_1.t_frag" instance="PB-LOGIC[146]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">power_LUT3_O_5.XA1</port>
			<port name="LOGIC0_BAB">power_LUT3_O_5.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">power_LUT3_O_5.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">mainclock.f_dff_Q_3_D</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">aclk</port>
		</clocks>
		<block name="power_LUT3_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="power_LUT3_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="power_LUT3_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="power_LUT3_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="power_LUT3_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$power(3)</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.f_dff_Q_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="mainclock.f_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="mainclock.f_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="mainclock.f_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[147]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">blinkdiv(25)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">blinkdiv(24)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">blinkdiv(23)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_4.XA2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_3.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(25)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[148]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">clkdiv(12)</port>
			<port name="LOGIC0_BA2">clkdiv(12)</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">clkdiv(12)</port>
			<port name="LOGIC0_BB2">clkdiv(12)</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">muxdiv(15)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv(13)</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv(14)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_1" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_1" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv(14)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[149]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">muxdiv(11)</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">muxdiv(12)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">muxdiv_dff_Q_9_D_LUT3_O.XAB</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_EN_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mux_index_dffe_Q_EN_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_3" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_3" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv(12)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="PB-LOGIC[150]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TA2">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TAB">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1</port>
							</outputs>
							<clocks />
						</block>
						<block name="mainclock.f_dff_Q_1_D_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">mainclock.f_dff_Q_1_D</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="muxdiv_dff_Q_4" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="muxdiv_dff_Q_4" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="muxdiv_dff_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">muxdiv(11)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="blinkdiv_dff_Q_2" instance="PB-LOGIC[151]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">open</port>
			<port name="LOGIC0_BA2">open</port>
			<port name="LOGIC0_BAB">open</port>
			<port name="LOGIC0_BB1">open</port>
			<port name="LOGIC0_BB2">open</port>
			<port name="LOGIC0_BSL">open</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">$false</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">open</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">clk</port>
		</clocks>
		<block name="blinkdiv_dff_Q_2" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">open</port>
				<port name="BA2">open</port>
				<port name="BAB">open</port>
				<port name="BB1">open</port>
				<port name="BB2">open</port>
				<port name="BSL">open</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">open</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="blinkdiv_dff_Q_2" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">open</port>
					<port name="BA2">open</port>
					<port name="BAB">open</port>
					<port name="BB1">open</port>
					<port name="BB2">open</port>
					<port name="BSL">open</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">open</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="open" instance="c_frag_modes[0]" />
				<block name="open" instance="f_frag[0]" />
				<block name="blinkdiv_dff_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="blinkdiv_dff_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="blinkdiv_dff_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">blinkdiv(23)</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="PB-SYN_GND[152]" mode="default">
		<inputs />
		<outputs>
			<port name="GND0_GND">GND[0].GND[0]-&gt;GND[0].GND_to_PB-SYN_GND.GND0_GND</port>
		</outputs>
		<clocks />
		<block name="$false" instance="GND[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="GND">$false</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$true" instance="PB-SYN_VCC[153]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC0_VCC">VCC[0].VCC[0]-&gt;VCC[0].VCC_to_PB-SYN_VCC.VCC0_VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
