Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep 17 12:55:11 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_methodology -file ethernet_test_methodology_drc_routed.rpt -pb ethernet_test_methodology_drc_routed.pb -rpx ethernet_test_methodology_drc_routed.rpx
| Design       : ethernet_test
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on e_mdio relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rgmii_rxctl relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rgmii_rxd[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rgmii_rxd[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rgmii_rxd[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on rgmii_rxd[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) rx_clk, sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on e_mdc relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on e_reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgmii_txc relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgmii_txctl relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgmii_txd[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rgmii_txd[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rgmii_txd[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rgmii_txd[3] relative to clock(s) rx_clk
Related violations: <none>


