

================================================================
== Vivado HLS Report for 'strm2mat'
================================================================
* Date:           Fri May 24 15:46:26 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.838|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  921601|  921601|  921601|  921601|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  921600|  921600|         1|          -|          -|  921600|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      63|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        -|      -|      78|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      78|     162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_107_p2                 |     +    |      0|  0|  27|          20|           1|
    |IN_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |IN_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |IN_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_102_p2                 |   icmp   |      0|  0|  20|          21|          21|
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2               |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  63|          47|          27|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |IN_V_data_V_0_data_out    |   9|          2|   24|         48|
    |IN_V_data_V_0_state       |  15|          3|    2|          6|
    |IN_V_dest_V_0_state       |  15|          3|    2|          6|
    |OUT_data_V_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |i_reg_87                  |   9|          2|   20|         40|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  99|         21|   53|        111|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IN_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |IN_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |IN_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |IN_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |IN_V_data_V_0_state      |   2|   0|    2|          0|
    |IN_V_dest_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_reg_87                 |  20|   0|   20|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  78|   0|   78|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_out            | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|start_write          | out |    1| ap_ctrl_hs |    strm2mat   | return value |
|INPUT_STREAM_TDATA   |  in |   24|    axis    |  IN_V_data_V  |    pointer   |
|INPUT_STREAM_TVALID  |  in |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TREADY  | out |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TDEST   |  in |    1|    axis    |  IN_V_dest_V  |    pointer   |
|INPUT_STREAM_TKEEP   |  in |    3|    axis    |  IN_V_keep_V  |    pointer   |
|INPUT_STREAM_TSTRB   |  in |    3|    axis    |  IN_V_strb_V  |    pointer   |
|INPUT_STREAM_TUSER   |  in |    1|    axis    |  IN_V_user_V  |    pointer   |
|INPUT_STREAM_TLAST   |  in |    1|    axis    |  IN_V_last_V  |    pointer   |
|INPUT_STREAM_TID     |  in |    1|    axis    |   IN_V_id_V   |    pointer   |
|OUT_size_read        |  in |   21|   ap_none  | OUT_size_read |    scalar    |
|OUT_data_V_din       | out |   24|   ap_fifo  |   OUT_data_V  |    pointer   |
|OUT_data_V_full_n    |  in |    1|   ap_fifo  |   OUT_data_V  |    pointer   |
|OUT_data_V_write     | out |    1|   ap_fifo  |   OUT_data_V  |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

