{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.698813",
   "Default View_TopLeft":"-89,229",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 5060 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 5060 -y 80 -defaultsOSRD
preplace port port-id_SPI_SCK -pg 1 -lvl 9 -x 5060 -y 910 -defaultsOSRD
preplace port port-id_SPI_CSN -pg 1 -lvl 9 -x 5060 -y 930 -defaultsOSRD
preplace port port-id_DRX -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace port port-id_DSYNC -pg 1 -lvl 9 -x 5060 -y 440 -defaultsOSRD
preplace port port-id_DTX -pg 1 -lvl 9 -x 5060 -y 420 -defaultsOSRD
preplace port port-id_SYNC_CK -pg 1 -lvl 9 -x 5060 -y 500 -defaultsOSRD
preplace port port-id_MCK_N -pg 1 -lvl 9 -x 5060 -y 480 -defaultsOSRD
preplace port port-id_MCK_P -pg 1 -lvl 9 -x 5060 -y 460 -defaultsOSRD
preplace port port-id_LED0 -pg 1 -lvl 9 -x 5060 -y 320 -defaultsOSRD
preplace port port-id_LED1 -pg 1 -lvl 9 -x 5060 -y 300 -defaultsOSRD
preplace port port-id_LED2 -pg 1 -lvl 9 -x 5060 -y 630 -defaultsOSRD
preplace port port-id_LED3 -pg 1 -lvl 9 -x 5060 -y 650 -defaultsOSRD
preplace port port-id_LED4 -pg 1 -lvl 9 -x 5060 -y 670 -defaultsOSRD
preplace port port-id_LED5 -pg 1 -lvl 9 -x 5060 -y 690 -defaultsOSRD
preplace port port-id_LED6 -pg 1 -lvl 9 -x 5060 -y 710 -defaultsOSRD
preplace port port-id_LED7 -pg 1 -lvl 9 -x 5060 -y 730 -defaultsOSRD
preplace port port-id_SPI_DN -pg 1 -lvl 9 -x 5060 -y 950 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 4772 -y 140 -defaultsOSRD
preplace inst RX_BUFFER -pg 1 -lvl 5 -x 2670 -y 802 -defaultsOSRD
preplace inst LOOP1 -pg 1 -lvl 6 -x 3920 -y 670 -defaultsOSRD
preplace inst LOOP2 -pg 1 -lvl 4 -x 2272 -y 640 -defaultsOSRD
preplace inst RESETS -pg 1 -lvl 1 -x 210 -y 920 -defaultsOSRD
preplace inst SPI -pg 1 -lvl 8 -x 4772 -y 932 -defaultsOSRD
preplace inst DMA -pg 1 -lvl 7 -x 4282 -y 670 -defaultsOSRD
preplace inst REGISTER_DEMUX -pg 1 -lvl 2 -x 550 -y 710 -defaultsOSRD
preplace inst TX_BUFFER -pg 1 -lvl 3 -x 970 -y 592 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 4282 -y 410 -defaultsOSRD
preplace inst BiDirChannels_0 -pg 1 -lvl 8 -x 4772 -y 440 -defaultsOSRD
preplace inst led_driver_0 -pg 1 -lvl 8 -x 4772 -y 680 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_1_even -pg 1 -lvl 2 -x 3450 -y 902 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_2_odd -pg 1 -lvl 2 -x 3450 -y 2452 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_2_even -pg 1 -lvl 2 -x 3450 -y 2152 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_0_even -pg 1 -lvl 2 -x 3450 -y 1532 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_1_odd -pg 1 -lvl 2 -x 3450 -y 1202 -defaultsOSRD
preplace inst RX_BUFFER|blk_mem_0_odd -pg 1 -lvl 2 -x 3450 -y 1852 -defaultsOSRD
preplace inst RX_BUFFER|RxFIFO -pg 1 -lvl 1 -x 2860 -y 1792 -defaultsOSRD
preplace inst TX_BUFFER|blk1_mem_tx_odd -pg 1 -lvl 2 -x 1750 -y 992 -defaultsOSRD
preplace inst TX_BUFFER|blk1_mem_tx_even -pg 1 -lvl 2 -x 1750 -y 692 -defaultsOSRD
preplace inst TX_BUFFER|blk0_mem_tx_even -pg 1 -lvl 2 -x 1750 -y 1322 -defaultsOSRD
preplace inst TX_BUFFER|blk2_mem_tx_even -pg 1 -lvl 2 -x 1750 -y 1942 -defaultsOSRD
preplace inst TX_BUFFER|blk2_mem_tx_odd -pg 1 -lvl 2 -x 1750 -y 2242 -defaultsOSRD
preplace inst TX_BUFFER|blk0_mem_tx_odd -pg 1 -lvl 2 -x 1750 -y 1642 -defaultsOSRD
preplace inst TX_BUFFER|TxFIFO -pg 1 -lvl 1 -x 1160 -y 1582 -defaultsOSRD
preplace netloc BiDirChannels_0_HSI_DAM 1 8 1 NJ 420
preplace netloc BiDirChannels_0_HSI_DAP 1 8 1 NJ 440
preplace netloc BiDirChannels_0_MCK_N 1 8 1 NJ 480
preplace netloc BiDirChannels_0_MCK_P 1 8 1 NJ 460
preplace netloc BiDirChannels_0_SYNCK 1 8 1 NJ 500
preplace netloc BiDirChannels_0_txclk 1 0 9 30 402 NJ 402 NJ 402 NJ 402 NJ 402 NJ 402 4080J 570 4490 560 5010
preplace netloc DMA_mm2s_introut 1 6 2 4110 580 4440
preplace netloc DMA_s2mm_introut 1 6 2 4120 550 4460
preplace netloc HSI_A0_1 1 0 8 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 4500J
preplace netloc Net 1 8 1 5020J 950n
preplace netloc RX_BUFFER_irq_full 1 5 2 3740J 432 4060
preplace netloc RxFIFO_rxfifo_full 1 5 4 3700J 300 NJ 300 NJ 300 NJ
preplace netloc SPI_ip_0_SPI_CS 1 8 1 5020J 930n
preplace netloc SPI_ip_0_SPI_SCK 1 8 1 5020J 910n
preplace netloc TX_BUFFER_irq_full 1 3 4 2050J 432 NJ 432 3720J 452 4070
preplace netloc TxFIFO_txfifo_full 1 3 6 2010J 310 NJ 310 NJ 310 NJ 310 4520J 320 NJ
preplace netloc led_driver_0_led0 1 8 1 NJ 630
preplace netloc led_driver_0_led1 1 8 1 NJ 650
preplace netloc led_driver_0_led2 1 8 1 NJ 670
preplace netloc led_driver_0_led3 1 8 1 NJ 690
preplace netloc led_driver_0_led4 1 8 1 NJ 710
preplace netloc led_driver_0_led5 1 8 1 NJ 730
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 400 720n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 840 410 840 740 412 2040 740 2460 702 3760 770 4090 750 4510 570 5030
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 10 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 4540J 290 5010
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 7 420 850 750 432 2000 750 2470 712 3690 780 4120 760 4530
preplace netloc txclk_reset_domain_peripheral_aresetn 1 1 7 390J 392 NJ 392 NJ 392 NJ 392 NJ 392 4100J 530 4540
preplace netloc xlconcat_1_dout 1 7 1 4440 180n
preplace netloc AXI_Register_Demux_M00_AXI 1 2 4 680J 382 NJ 382 NJ 382 3750
preplace netloc AXI_Register_Demux_M06_AXI 1 2 4 700 422 NJ 422 NJ 422 3730J
preplace netloc AXI_Register_Demux_M07_AXI 1 2 2 760 492 2020J
preplace netloc AXI_Register_Demux_M08_AXI 1 2 2 770 502 1990J
preplace netloc BiDirChannels_0_M00_AXIS 1 3 6 2070 290 NJ 290 NJ 290 NJ 290 4530J 310 5010
preplace netloc RxFIFO_M00_AXIS 1 5 1 3710 620n
preplace netloc TxFIFO_M00_AXIS 1 3 1 2030 590n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 3 3760 560 NJ 560 4450
preplace netloc axis_switch_0_M00_AXIS 1 6 1 N 660
preplace netloc axis_switch_1_M01_AXIS 1 2 5 780 442 NJ 442 NJ 442 NJ 442 4060
preplace netloc axis_switch_2_M00_AXIS 1 4 4 2430J 520 NJ 520 NJ 520 4520
preplace netloc axis_switch_3_M00_AXIS 1 4 1 2440 650n
preplace netloc processing_system7_0_DDR 1 8 1 NJ 60
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 80
preplace netloc processing_system7_0_M_AXI_GP0 1 1 8 420 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 5020
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 6 710 482 2060J 530 2440J 540 NJ 540 NJ 540 4470J
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 6 690J 452 NJ 452 NJ 452 3710J 462 4090J 500 4490
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 5 730 472 NJ 472 NJ 472 NJ 472 4070J
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 3 720J 462 NJ 462 2450
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 730 730n
preplace netloc smartconnect_0_M00_AXI 1 7 1 4480 120n
preplace netloc RX_BUFFER|RxFIFO_bram0_even_addr_a 1 1 1 3180 1452n
preplace netloc RX_BUFFER|RxFIFO_bram0_even_addr_b 1 1 1 3290 1552n
preplace netloc RX_BUFFER|RxFIFO_bram0_even_data_a 1 1 1 N 1492
preplace netloc RX_BUFFER|RxFIFO_bram0_even_en_a 1 1 1 N 1512
preplace netloc RX_BUFFER|RxFIFO_bram0_even_en_b 1 1 1 3280 1572n
preplace netloc RX_BUFFER|RxFIFO_bram0_even_we_a 1 1 1 N 1532
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_addr_a 1 1 1 3120 1592n
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_addr_b 1 1 1 3230 1672n
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_data_a 1 1 1 3270 1612n
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_en_a 1 1 1 3250 1632n
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_en_b 1 1 1 3140 1692n
preplace netloc RX_BUFFER|RxFIFO_bram0_odd_we_a 1 1 1 3240 1652n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_addr_a 1 1 1 3070 822n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_addr_b 1 1 1 3110 942n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_data_a 1 1 1 3080 862n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_en_a 1 1 1 3090 882n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_en_b 1 1 1 3130 1002n
preplace netloc RX_BUFFER|RxFIFO_bram1_even_we_a 1 1 1 3100 902n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_addr_a 1 1 1 3170 1122n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_addr_b 1 1 1 3150 1242n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_data_a 1 1 1 3190 1162n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_en_a 1 1 1 3210 1182n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_en_b 1 1 1 3260 1302n
preplace netloc RX_BUFFER|RxFIFO_bram1_odd_we_a 1 1 1 3220 1202n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_addr_a 1 1 1 3130 1952n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_addr_b 1 1 1 3230 2032n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_data_a 1 1 1 3280 1972n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_en_a 1 1 1 3260 1992n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_en_b 1 1 1 3220 2052n
preplace netloc RX_BUFFER|RxFIFO_bram2_even_we_a 1 1 1 3240 2012n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_addr_a 1 1 1 3120 2072n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_addr_b 1 1 1 3080 2152n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_data_a 1 1 1 3110 2092n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_en_a 1 1 1 3100 2112n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_en_b 1 1 1 3070 2172n
preplace netloc RX_BUFFER|RxFIFO_bram2_odd_we_a 1 1 1 3090 2132n
preplace netloc RX_BUFFER|RxFIFO_irq_full 1 1 2 3160 1692 NJ
preplace netloc RX_BUFFER|RxFIFO_rxfifo_full 1 1 2 3160 1372 3560J
preplace netloc RX_BUFFER|blk_mem_0_even_doutb 1 0 2 2630 1352 3300J
preplace netloc RX_BUFFER|blk_mem_0_odd_doutb 1 0 2 2630 2232 3290
preplace netloc RX_BUFFER|blk_mem_1_even_doutb 1 0 2 2610 982 NJ
preplace netloc RX_BUFFER|blk_mem_1_odd_doutb 1 0 2 2620 1282 NJ
preplace netloc RX_BUFFER|blk_mem_2_even_doutb 1 0 2 2640 2242 3300J
preplace netloc RX_BUFFER|blk_mem_2_odd_doutb 1 0 2 2650 2532 NJ
preplace netloc RX_BUFFER|processing_system7_0_FCLK_CLK0 1 0 2 2600 2252 3200
preplace netloc RX_BUFFER|rst_ps7_0_100M_peripheral_aresetn 1 0 1 N 1762
preplace netloc RX_BUFFER|RxFIFO_M00_AXIS 1 1 2 3120 1362 NJ
preplace netloc RX_BUFFER|axis_switch_3_M00_AXIS 1 0 1 N 1722
preplace netloc RX_BUFFER|ps7_0_axi_periph_M04_AXI 1 0 1 N 1702
preplace netloc TX_BUFFER|TxFIFO_bram0_even_addr_a 1 1 1 1480 1242n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_addr_b 1 1 1 1590 1342n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_data_a 1 1 1 N 1282
preplace netloc TX_BUFFER|TxFIFO_bram0_even_en_a 1 1 1 N 1302
preplace netloc TX_BUFFER|TxFIFO_bram0_even_en_b 1 1 1 1580 1362n
preplace netloc TX_BUFFER|TxFIFO_bram0_even_we_a 1 1 1 N 1322
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_addr_a 1 1 1 1420 1382n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_addr_b 1 1 1 1530 1462n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_data_a 1 1 1 1570 1402n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_en_a 1 1 1 1550 1422n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_en_b 1 1 1 1440 1482n
preplace netloc TX_BUFFER|TxFIFO_bram0_odd_we_a 1 1 1 1540 1442n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_addr_a 1 1 1 1370 612n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_addr_b 1 1 1 1410 732n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_data_a 1 1 1 1380 652n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_en_a 1 1 1 1390 672n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_en_b 1 1 1 1430 792n
preplace netloc TX_BUFFER|TxFIFO_bram1_even_we_a 1 1 1 1400 692n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_addr_a 1 1 1 1470 912n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_addr_b 1 1 1 1450 1032n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_data_a 1 1 1 1490 952n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_en_a 1 1 1 1510 972n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_en_b 1 1 1 1560 1092n
preplace netloc TX_BUFFER|TxFIFO_bram1_odd_we_a 1 1 1 1520 992n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_addr_a 1 1 1 1430 1742n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_addr_b 1 1 1 1530 1822n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_data_a 1 1 1 1580 1762n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_en_a 1 1 1 1560 1782n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_en_b 1 1 1 1520 1842n
preplace netloc TX_BUFFER|TxFIFO_bram2_even_we_a 1 1 1 1540 1802n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_addr_a 1 1 1 1420 1862n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_addr_b 1 1 1 1380 1942n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_data_a 1 1 1 1410 1882n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_en_a 1 1 1 1400 1902n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_en_b 1 1 1 1370 1962n
preplace netloc TX_BUFFER|TxFIFO_bram2_odd_we_a 1 1 1 1390 1922n
preplace netloc TX_BUFFER|TxFIFO_irq_full 1 1 2 1460 1482 NJ
preplace netloc TX_BUFFER|TxFIFO_txfifo_full 1 1 2 1460 1162 1860J
preplace netloc TX_BUFFER|blk0_mem_tx_even_doutb 1 0 2 930 1142 1600J
preplace netloc TX_BUFFER|blk0_mem_tx_odd_doutb 1 0 2 930 2022 1590
preplace netloc TX_BUFFER|blk1_mem_tx_even_doutb 1 0 2 910 772 NJ
preplace netloc TX_BUFFER|blk1_mem_tx_odd_doutb 1 0 2 920 1072 NJ
preplace netloc TX_BUFFER|blk2_mem_tx_even_doutb 1 0 2 940 2032 1600J
preplace netloc TX_BUFFER|blk2_mem_tx_odd_doutb 1 0 2 950 2322 NJ
preplace netloc TX_BUFFER|processing_system7_0_FCLK_CLK0 1 0 2 900 2042 1500
preplace netloc TX_BUFFER|rst_ps7_0_100M_peripheral_aresetn 1 0 1 N 1552
preplace netloc TX_BUFFER|TxFIFO_M00_AXIS 1 1 2 1420 1152 NJ
preplace netloc TX_BUFFER|axis_switch_1_M01_AXIS 1 0 1 N 1512
preplace netloc TX_BUFFER|ps7_0_axi_periph_M05_AXI 1 0 1 N 1492
levelinfo -pg 1 -10 210 550 970 2272 2670 3920 4282 4772 5060
levelinfo -hier RX_BUFFER * 2860 3450 *
levelinfo -hier TX_BUFFER * 1160 1750 *
pagesize -pg 1 -db -bbox -sgen -90 0 5180 2680
pagesize -hier RX_BUFFER -db -bbox -sgen 2570 742 3590 2612
pagesize -hier TX_BUFFER -db -bbox -sgen 870 532 1890 2402
"
}
{
   "da_axi4_cnt":"3"
}
