[globals/init_openram]: Initializing OpenRAM...
[globals/setup_paths]: Temporary files saved in /home/jesse/output/
[globals/read_config]: Configuration file is /home/jesse/openram/compiler/tests/configs/config.py
[globals/read_config]: Output saved in /home/jesse/openram/compiler/tests/./
[globals/import_tech]: Adding technology path: /home/jesse/openram/technology
[globals/init_paths]: Creating temp directory: /home/jesse/output/
[characterizer/<module>]: Initializing characterizer...
[characterizer/<module>]: Analytical model enabled.
[verify/<module>]: Initializing verify...
[verify/<module>]: Finding DRC/LVS/PEX tools.
[globals/get_tool]: Using DRC: /usr/local/bin/magic
[globals/get_tool]: Using LVS: /usr/local/bin/netgen
[globals/get_tool]: Using PEX: /usr/local/bin/magic
[globals/get_tool]: Using GDS: /usr/local/bin/magic
[bitcell_base_array/__init__]: Creating replica_bitcell_array 4 x 4
[replica_bitcell_array/__init__]: Creating replica_bitcell_array 4 x 4
[bitcell_base_array/__init__]: Creating bitcell_array 4 x 4
[bitcell_base_array/__init__]: Creating dummy_array 1 x 4
[verify.magic/run_drc]: Cell replica_bitcell_array has 2074 error tiles.
WARNING: file magic.py: line 210: DRC Errors replica_bitcell_array	2074

[verify.magic/run_lvs]: Flattening unmatched subcell s8sram_cell in circuit s8sram_cell_opt1_ce (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8sram16x16_colend_ce in circuit s8sram16x16_colenda (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8sram_cell_opt1_ce in circuit s8sram_cell_opt1a (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8sram_cell_opt1_ce in circuit s8sram_cell_opt1 (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8_col_cap_array in circuit replica_bitcell_array (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8_row_cap_array in circuit replica_bitcell_array (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8_row_cap_array_0 in circuit replica_bitcell_array (0)(1 instance)
[verify.magic/run_lvs]: Flattening unmatched subcell s8_col_cap_array_0 in circuit replica_bitcell_array (0)(1 instance)
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: s8sram_colend_met2_0/m2_0_4#
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: s8sram_colend_met2_0/m2_0_236#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: bl0
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: bl1
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: vpwr
[verify.magic/run_lvs]: Cell s8sram16x16_colenda disconnected node: vgnd
[verify.magic/run_lvs]: Equate pins:  cell s8sram16x16_colenda and/or s8sram16x16_colenda has no elements.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: s8sram_cell_met2_0/m2_0_59#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: bl0
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: bl1
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: wl0
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: wl1
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: vpwr
[verify.magic/run_lvs]: Cell s8sram_cell_opt1a disconnected node: vgnd
[verify.magic/run_lvs]: Equate pins:  cell s8sram_cell_opt1a and/or s8sram_cell_opt1a has no elements.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: s8sram_cell_met2_0/m2_0_59#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: bl0
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: bl1
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: wl0
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: wl1
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: vpwr
[verify.magic/run_lvs]: Cell s8sram_cell_opt1 disconnected node: vgnd
[verify.magic/run_lvs]: Equate pins:  cell s8sram_cell_opt1 and/or s8sram_cell_opt1 has no elements.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/polygon00010_0/m1_42_0#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/a_113_143#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell dummy_array disconnected node: vpwr
[verify.magic/run_lvs]: Cell dummy_array disconnected node: vgnd
[verify.magic/run_lvs]: Class dummy_array:  Merged 1 devices.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/polygon00010_0/m1_42_0#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/a_113_143#
[verify.magic/run_lvs]: Cell dummy_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell dummy_array disconnected node: vpwr
[verify.magic/run_lvs]: Cell dummy_array disconnected node: vgnd
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: s8sram_cell_opt1a (4)                      |s8sram_cell_opt1a (4)                      
[verify.magic/run_lvs]: s8sram_wlstrap (1)                         |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 6 **Mismatch**          |Number of devices: 4 **Mismatch**          
[verify.magic/run_lvs]: Number of nets: 20 **Mismatch**            |Number of nets: 15 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: NET mismatches: Class fragments follow (with fanout counts):
[verify.magic/run_lvs]: Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: bl0_0_3                               |Net: col_0_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 1                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl0_0_2                               |Net: col_1_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 1                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl0_0_1                               |Net: col_2_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 1                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl0_0_0                               |Net: col_3_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 1                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_3                               |Net: bl_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 1                |  s8sram_cell_opt1a/bl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_2                               |Net: bl_0_1                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 1                |  s8sram_cell_opt1a/bl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_1                               |Net: bl_0_2                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 1                |  s8sram_cell_opt1a/bl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_0                               |Net: bl_0_3                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 1                |  s8sram_cell_opt1a/bl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_1674_61#                            |Net: br_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_1174_61#                            |Net: br_0_1                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_674_61#                             |Net: br_0_2                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_62#                              |Net: br_0_3                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_1538_220#                           |Net: wl0_0_0                               
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_1038_220#                           |Net: wl1_0_0                               
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_538_220#                            |Net: vdd                                   
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |  s8sram_cell_opt1a/vgnd = 4               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_220#                             |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: vpwr                                  |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vgnd = 4               |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpwr = 4               |                                           
[verify.magic/run_lvs]:   s8sram_wlstrap/1 = 1                     |                                           
[verify.magic/run_lvs]:   s8sram16x16_wlstrap_p/1 = 1              |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_0/vpb               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpb = 4                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: VSUBS                                 |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vnb = 4                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl0_0_0                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: DEVICE mismatches: Class fragments follow (with node fanout counts):
[verify.magic/run_lvs]: Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_wlstrap_0                 |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 10                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram16x16_wlstrap_p_0          |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 10                                   |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_3              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 1                                  |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 1                                  |  bl1 = 1                                  
[verify.magic/run_lvs]:   vgnd = 10                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 10                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 4                                  |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 4                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_2              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 1                                  |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 1                                  |  bl1 = 1                                  
[verify.magic/run_lvs]:   vgnd = 10                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 10                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 4                                  |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 4                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_1              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 1                                  |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 1                                  |  bl1 = 1                                  
[verify.magic/run_lvs]:   vgnd = 10                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 10                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 4                                  |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 4                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_0              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 1                                  |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 1                                  |  bl1 = 1                                  
[verify.magic/run_lvs]:   vgnd = 10                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 10                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 4                                  |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 4                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Netlists do not match.
[verify.magic/run_lvs]:   Flattening non-matched subcircuits dummy_array dummy_array
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/polygon00010_0/m1_42_0#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/a_113_143#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: vpwr
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: vgnd
[verify.magic/run_lvs]: Class bitcell_array:  Merged 10 devices.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/polygon00010_0/m1_42_0#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/a_113_124#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_0/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram16x16_wlstrap_p_0/s8sram16x16_wlstrap_p_ce_0/a_113_143#
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: s8sram_wlstrap_1/s8sram_wlstrap_ce_0/polygon00006_0/m1_158_122#
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: vpwr
[verify.magic/run_lvs]: Cell bitcell_array disconnected node: vgnd
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: bitcell_array                   |Circuit 2: bitcell_array                   
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: s8sram_cell_opt1a (8)                      |s8sram_cell_opt1a (8)                      
[verify.magic/run_lvs]: s8sram_wlstrap (1)                         |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1 (8)                       |s8sram_cell_opt1 (8)                       
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 18 **Mismatch**         |Number of devices: 16 **Mismatch**         
[verify.magic/run_lvs]: Number of nets: 43 **Mismatch**            |Number of nets: 21 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: NET mismatches: Class fragments follow (with fanout counts):
[verify.magic/run_lvs]: Circuit 1: bitcell_array                   |Circuit 2: bitcell_array                   
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: bl1_0_3                               |Net: vdd                                   
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1a/vgnd = 8               
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |  s8sram_cell_opt1/vgnd = 8                
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_2                               |Net: col_0_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_1                               |Net: col_1_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: bl1_0_0                               |Net: col_2_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: vpwr                                  |Net: col_3_bitcell                         
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vgnd = 8               |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpwr = 8               |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:   s8sram_wlstrap/1 = 1                     |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vgnd = 8                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpwr = 8                |                                           
[verify.magic/run_lvs]:   s8sram16x16_wlstrap_p/1 = 1              |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_0/vpb                |Net: bl_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpb = 8                |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpb = 8                 |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: VSUBS                                 |Net: bl_0_1                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vnb = 8                |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:   s8sram_cell_opt1/vnb = 8                 |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_0/s8sram_cell_opt1_ |Net: bl_0_2                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_1/s8sram_cell_opt1_ |Net: bl_0_3                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_2/s8sram_cell_opt1_ |Net: br_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_3/s8sram_cell_opt1_ |Net: br_0_1                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_4/s8sram_cell_opt1_ |Net: br_0_2                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_5/s8sram_cell_opt1_ |Net: br_0_3                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_6/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_7/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_0/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_1/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_2/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_3/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_4/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_5/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_6/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1a_7/s8sram_cell_opt1_ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_0/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_1/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_2/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_3/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_4/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_5/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_6/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_7/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_0/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_1/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_2/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_3/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_4/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_5/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_6/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_7/s8sram_cell_opt1_c |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_3                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/vpwr = 4                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_1                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/vpwr = 4                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_3                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 4                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_1                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 4                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_0                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_0                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: wl0_0_1                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 4                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 4                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl0_0_3                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 4                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 4                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: wl0_0_0                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl0_0_2                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: DEVICE mismatches: Class fragments follow (with node fanout counts):
[verify.magic/run_lvs]: Circuit 1: bitcell_array                   |Circuit 2: bitcell_array                   
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_wlstrap_0                 |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 34                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram16x16_wlstrap_p_0          |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 34                                   |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_7               |Instance: s8sram_cell_opt1row_3,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_6               |Instance: s8sram_cell_opt1row_3,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_5               |Instance: s8sram_cell_opt1row_3,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_4               |Instance: s8sram_cell_opt1row_3,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_3               |Instance: s8sram_cell_opt1row_1,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_2               |Instance: s8sram_cell_opt1row_1,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_1               |Instance: s8sram_cell_opt1row_1,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_0               |Instance: s8sram_cell_opt1row_1,           
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_7              |Instance: s8sram_cell_opt1arow_2,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_6              |Instance: s8sram_cell_opt1arow_2,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_5              |Instance: s8sram_cell_opt1arow_2,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_4              |Instance: s8sram_cell_opt1arow_2,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_3              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_2              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_1              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_0              |Instance: s8sram_cell_opt1arow_0,          
[verify.magic/run_lvs]:   bl0 = 8                                  |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 8                                  |  bl1 = 4                                  
[verify.magic/run_lvs]:   vgnd = 34                                |  wl0 = 4                                  
[verify.magic/run_lvs]:   vpwr = 34                                |  wl1 = 4                                  
[verify.magic/run_lvs]:   vpb = 16                                 |  vpwr = 4                                 
[verify.magic/run_lvs]:   wl1 = 12                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 12                                 |                                           
[verify.magic/run_lvs]:   vnb = 16                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 12         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Netlists do not match.
[verify.magic/run_lvs]:   Flattening non-matched subcircuits bitcell_array bitcell_arrayClass replica_column:  Merged 4 devices.
[verify.magic/run_lvs]: Class replica_column:  Merged 1 devices.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: replica_column                  |Circuit 2: replica_column                  
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: s8sram_cell_opt1a (2)                      |s8sram_cell_opt1a (2)                      
[verify.magic/run_lvs]: s8sram16x16_colenda_p_cent (1)             |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1 (3)                       |s8sram_cell_opt1 (3)                       
[verify.magic/run_lvs]: s8sram16x16_colenda (2)                    |s8sram16x16_colenda (1) **Mismatch**       
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_colend_p_cent (1)              |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 10 **Mismatch**         |Number of devices: 6 **Mismatch**          
[verify.magic/run_lvs]: Number of nets: 22 **Mismatch**            |Number of nets: 14 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Flattening instances of s8sram16x16_colenda in cell replica_column makes a better match
[verify.magic/run_lvs]: Flattening instances of s8sram16x16_colenda in cell replica_column makes a better match
[verify.magic/run_lvs]: Making another compare attempt.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: replica_column                  |Circuit 2: replica_column                  
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: s8sram_cell_opt1a (2)                      |s8sram_cell_opt1a (2)                      
[verify.magic/run_lvs]: s8sram16x16_colenda_p_cent (1)             |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1 (3)                       |s8sram_cell_opt1 (3)                       
[verify.magic/run_lvs]: nshort (2)                                 |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_colend_p_cent (1)              |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 10 **Mismatch**         |Number of devices: 5 **Mismatch**          
[verify.magic/run_lvs]: Number of nets: 22 **Mismatch**            |Number of nets: 14 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: NET mismatches: Class fragments follow (with fanout counts):
[verify.magic/run_lvs]: Circuit 1: replica_column                  |Circuit 2: replica_column                  
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: br_0_0                                |Net: wl0_0_1                               
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 3                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 3                 |                                           
[verify.magic/run_lvs]:   nshort/(drain|source) = 4                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: vgnd                                  |Net: wl0_0_3                               
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vgnd = 2               |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpwr = 2               |                                           
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/1 = 1         |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vgnd = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpwr = 3                |                                           
[verify.magic/run_lvs]:   s8sram16x16_wlstrap_p/1 = 1              |                                           
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/1 = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl_0_5                                |Net: wl0_0_5                               
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 1                 |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl_0_3                                |Net: wl1_0_1                               
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 1                 |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl_0_1                                |Net: wl1_0_3                               
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 1                 |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1737#                            |Net: wl1_0_5                               
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1105#                            |Net: bl_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |  s8sram_cell_opt1/bl0 = 3                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_473#                             |Net: br_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |  s8sram_cell_opt1/bl1 = 3                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1895#                            |Net: vdd                                   
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |  s8sram_cell_opt1/vpwr = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 2               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1263#                            |Net: gnd                                   
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |  s8sram_cell_opt1/vgnd = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vgnd = 2               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_631#                             |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram16x16_colend_p_cent_0/vpb       |(no matching net)                          
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/2 = 1         |                                           
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/2 = 1          |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_4                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 1                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_4                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: s8sram16x16_colenda_1/s8sram16x16_col |(no matching net)                          
[verify.magic/run_lvs]:   nshort/gate = 1                          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram16x16_colenda_0/s8sram16x16_col |(no matching net)                          
[verify.magic/run_lvs]:   nshort/gate = 1                          |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: a_38_947#                             |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1579#                            |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: a_38_789#                             |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: a_38_1421#                            |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: wl_0_2                                |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 1                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 1                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl_0_4                                |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 1                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 1                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: VSUBS                                 |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vnb = 2                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vnb = 3                 |                                           
[verify.magic/run_lvs]:   nshort/bulk = 2                          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: s8sram_cell_opt1_0/vpb                |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpb = 2                |                                           
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/3 = 1         |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpb = 3                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/3 = 1          |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: DEVICE mismatches: Class fragments follow (with node fanout counts):
[verify.magic/run_lvs]: Circuit 1: replica_column                  |Circuit 2: replica_column                  
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram16x16_colenda_p_cent_0     |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 13                                   |                                           
[verify.magic/run_lvs]:   2 = 2                                    |                                           
[verify.magic/run_lvs]:   3 = 7                                    |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram16x16_wlstrap_p_0          |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 13                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram16x16_colend_p_cent_0      |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 13                                   |                                           
[verify.magic/run_lvs]:   2 = 2                                    |                                           
[verify.magic/run_lvs]:   3 = 7                                    |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram16x16_colenda_1//s8sram16x |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (14,14)                 |                                           
[verify.magic/run_lvs]:   gate = 1                                 |                                           
[verify.magic/run_lvs]:   bulk = 7                                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram16x16_colenda_0//s8sram16x |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (14,14)                 |                                           
[verify.magic/run_lvs]:   gate = 1                                 |                                           
[verify.magic/run_lvs]:   bulk = 7                                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_2               |Instance: s8sram_cell_opt1rbc_5            
[verify.magic/run_lvs]:   bl0 = 14                                 |  bl0 = 5                                  
[verify.magic/run_lvs]:   bl1 = 14                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 13                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 13                                |  wl1 = 1                                  
[verify.magic/run_lvs]:   vpb = 7                                  |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 3                                  |  vgnd = 5                                 
[verify.magic/run_lvs]:   wl0 = 3                                  |                                           
[verify.magic/run_lvs]:   vnb = 7                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 3          |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_1               |Instance: s8sram_cell_opt1rbc_3            
[verify.magic/run_lvs]:   bl0 = 14                                 |  bl0 = 5                                  
[verify.magic/run_lvs]:   bl1 = 14                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 13                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 13                                |  wl1 = 1                                  
[verify.magic/run_lvs]:   vpb = 7                                  |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 3                                  |  vgnd = 5                                 
[verify.magic/run_lvs]:   wl0 = 3                                  |                                           
[verify.magic/run_lvs]:   vnb = 7                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 3          |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1_0               |Instance: s8sram_cell_opt1rbc_1            
[verify.magic/run_lvs]:   bl0 = 14                                 |  bl0 = 5                                  
[verify.magic/run_lvs]:   bl1 = 14                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 13                                |  wl0 = 1                                  
[verify.magic/run_lvs]:   vpwr = 13                                |  wl1 = 1                                  
[verify.magic/run_lvs]:   vpb = 7                                  |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 3                                  |  vgnd = 5                                 
[verify.magic/run_lvs]:   wl0 = 3                                  |                                           
[verify.magic/run_lvs]:   vnb = 7                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 3          |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_0              |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 14                                 |                                           
[verify.magic/run_lvs]:   bl1 = 14                                 |                                           
[verify.magic/run_lvs]:   vgnd = 13                                |                                           
[verify.magic/run_lvs]:   vpwr = 13                                |                                           
[verify.magic/run_lvs]:   vpb = 7                                  |                                           
[verify.magic/run_lvs]:   wl1 = 3                                  |                                           
[verify.magic/run_lvs]:   wl0 = 3                                  |                                           
[verify.magic/run_lvs]:   vnb = 7                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 3          |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8sram_cell_opt1a_1              |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 14                                 |                                           
[verify.magic/run_lvs]:   bl1 = 14                                 |                                           
[verify.magic/run_lvs]:   vgnd = 13                                |                                           
[verify.magic/run_lvs]:   vpwr = 13                                |                                           
[verify.magic/run_lvs]:   vpb = 7                                  |                                           
[verify.magic/run_lvs]:   wl1 = 3                                  |                                           
[verify.magic/run_lvs]:   wl0 = 3                                  |                                           
[verify.magic/run_lvs]:   vnb = 7                                  |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 3          |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching instance)                     |Instance: s8sram_cell_opt1arbc_2           
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 1                                  
[verify.magic/run_lvs]:                                            |  wl1 = 1                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching instance)                     |Instance: s8sram_cell_opt1arbc_4           
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 1                                  
[verify.magic/run_lvs]:                                            |  wl1 = 1                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Netlists do not match.
[verify.magic/run_lvs]:   Flattening non-matched subcircuits replica_column replica_column
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: vdd
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: gnd
[verify.magic/run_lvs]: Class replica_bitcell_array:  Merged 23 devices.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: vdd
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: gnd
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: s8sram16x16_colenda (4)                    |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_colend_p_cent (1)              |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1a (14)                     |s8sram_cell_opt1a (14)                     
[verify.magic/run_lvs]: s8sram_wlstrap (1)                         |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1 (11)                      |s8sram_cell_opt1 (11)                      
[verify.magic/run_lvs]: s8sram16x16_colenda_p_cent (1)             |(no matching element)                      
[verify.magic/run_lvs]: nshort (1)                                 |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_corner (1)                     |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_cornera (1)                    |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_rowenda (1)                    |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_rowend (1)                     |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_cornerb (1)                    |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 39 **Mismatch**         |Number of devices: 25 **Mismatch**         
[verify.magic/run_lvs]: Number of nets: 62 **Mismatch**            |Number of nets: 32 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Flattening instances of s8sram16x16_colenda in cell replica_bitcell_array makes a better match
[verify.magic/run_lvs]: Flattening instances of s8sram16x16_colenda in cell replica_bitcell_array makes a better match
[verify.magic/run_lvs]: Making another compare attempt.
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: vdd
[verify.magic/run_lvs]: Cell replica_bitcell_array disconnected node: gnd
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: Subcircuit summary:
[verify.magic/run_lvs]: Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
[verify.magic/run_lvs]: -------------------------------------------|-------------------------------------------
[verify.magic/run_lvs]: nshort (5)                                 |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_colend_p_cent (1)              |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1a (14)                     |s8sram_cell_opt1a (14)                     
[verify.magic/run_lvs]: s8sram_wlstrap (1)                         |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_wlstrap_p (1)                  |(no matching element)                      
[verify.magic/run_lvs]: s8sram_cell_opt1 (11)                      |s8sram_cell_opt1 (11)                      
[verify.magic/run_lvs]: s8sram16x16_colenda_p_cent (1)             |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_corner (1)                     |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_cornera (1)                    |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_rowenda (1)                    |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_rowend (1)                     |(no matching element)                      
[verify.magic/run_lvs]: s8sram16x16_cornerb (1)                    |(no matching element)                      
[verify.magic/run_lvs]: Number of devices: 39 **Mismatch**         |Number of devices: 25 **Mismatch**         
[verify.magic/run_lvs]: Number of nets: 62 **Mismatch**            |Number of nets: 32 **Mismatch**            
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: NET mismatches: Class fragments follow (with fanout counts):
[verify.magic/run_lvs]: Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: dummy_array_0/bl0_0_2                 |Net: dummy_arraydummy_row_0/col_0_bitcell  
[verify.magic/run_lvs]:   nshort/(drain|source) = 2                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: dummy_array_0/bl0_0_3                 |Net: dummy_arraydummy_row_0/col_1_bitcell  
[verify.magic/run_lvs]:   nshort/(drain|source) = 2                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: dummy_array_0/bl0_0_0                 |Net: dummy_arraydummy_row_0/col_2_bitcell  
[verify.magic/run_lvs]:   nshort/(drain|source) = 2                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: dummy_array_0/bl0_0_1                 |Net: dummy_arraydummy_row_0/col_3_bitcell  
[verify.magic/run_lvs]:   nshort/(drain|source) = 2                |  s8sram_cell_opt1a/bl0 = 1                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 3                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 2                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 2                 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: rbl_bl_0_0                            |Net: bl_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl0 = 2                |  s8sram_cell_opt1a/bl1 = 3                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/bl1 = 2                |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl0 = 3                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/bl1 = 3                 |                                           
[verify.magic/run_lvs]:   nshort/(drain|source) = 2                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: VSUBS                                 |Net: bl_0_1                                
[verify.magic/run_lvs]:   nshort/bulk = 5                          |  s8sram_cell_opt1a/bl1 = 3                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vnb = 14               |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1/vnb = 11                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: rbl_wl1_0_0                           |Net: bl_0_2                                
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/1 = 1          |  s8sram_cell_opt1a/bl1 = 3                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vgnd = 14              |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpwr = 14              |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 4                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]:   s8sram_wlstrap/1 = 1                     |                                           
[verify.magic/run_lvs]:   s8sram16x16_wlstrap_p/1 = 1              |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vgnd = 11               |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpwr = 11               |                                           
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/1 = 1         |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:   s8sram16x16_corner/1 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornera/2 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_rowenda/1 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_rowenda/2 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_rowend/1 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_rowend/2 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornerb/1 = 1                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: dummy_array_0/s8sram_cell_opt1a_0/vpb |Net: bl_0_3                                
[verify.magic/run_lvs]:   nshort/gate = 5                          |  s8sram_cell_opt1a/bl1 = 3                
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/2 = 1          |  s8sram_cell_opt1/bl1 = 2                 
[verify.magic/run_lvs]:   s8sram16x16_colend_p_cent/3 = 1          |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/vpb = 14               |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/vpb = 11                |                                           
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/2 = 1         |                                           
[verify.magic/run_lvs]:   s8sram16x16_colenda_p_cent/3 = 1         |                                           
[verify.magic/run_lvs]:   s8sram16x16_corner/2 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_corner/3 = 1                 |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornera/1 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornera/3 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornerb/2 = 1                |                                           
[verify.magic/run_lvs]:   s8sram16x16_cornerb/3 = 1                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_1674_61#             |Net: br_0_0                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_1174_61#             |Net: br_0_1                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_674_61#              |Net: br_0_2                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_38_62#               |Net: br_0_3                                
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/wl0 = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_0/ |Net: vpwr                                  
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/vpwr = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 2               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_1/ |Net: vgnd                                  
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/vgnd = 3                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vgnd = 2               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_2/ |Net: rbl_bl_0_0                            
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/bl0 = 3                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_3/ |Net: rbl_br_0_0                            
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/bl1 = 3                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/bl1 = 2                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_4/ |Net: rbl_wl0_0_0                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_5/ |Net: rbl_wl1_0_0                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_6/ |Net: dummy_arraydummy_row_0/vdd            
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/vgnd = 4               
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_7/ |Net: /bitcell_array/col_0_bitcell          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1421#          |Net: /bitcell_array/col_1_bitcell          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_789#           |Net: /bitcell_array/col_2_bitcell          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_62# = 1           |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_1538_220#            |Net: /bitcell_array/col_3_bitcell          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |  s8sram_cell_opt1a/bl0 = 2                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/bl0 = 2                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_1038_220#            |Net: /bitcell_array/vdd                    
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |  s8sram_cell_opt1a/vgnd = 8               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/vgnd = 8                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_538_220#             |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /dummy_array_0/a_38_220#              |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_0/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_1/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_2/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_3/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_4/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_5/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_6/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1a_7/ |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1579#          |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_947#           |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/a_38_220# = 1          |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_0/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_1/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_2/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_3/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_4/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_5/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_6/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_7/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1737#          |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1105#          |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_473#           |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_62# = 1            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_0/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_1/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_2/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_3/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_4/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_5/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_6/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /bitcell_array_0/s8sram_cell_opt1_7/s |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1895#          |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_1263#          |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: /replica_column_0/a_38_631#           |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/a_38_220# = 1           |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_3                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/vpwr = 4                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_1                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/vpwr = 4                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 1                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_3                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 4                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_1                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl1 = 4                 
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1/wl0 = 1                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl1_0_0                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/vpwr = 4               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 1                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_2                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching net)                          |Net: wl0_0_0                               
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl1 = 4                
[verify.magic/run_lvs]:                                            |  s8sram_cell_opt1a/wl0 = 1                
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: wl1_0_1                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 5                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 5                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl1_0_3                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl1 = 5                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/wl0 = 5                 |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1/s8sram_cell_met2_0/m2_0 |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Net: wl1_0_0                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 5                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 5                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Net: wl1_0_2                               |(no matching net)                          
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl1 = 5                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/wl0 = 5                |                                           
[verify.magic/run_lvs]:   s8sram_cell_opt1a/s8sram_cell_met2_0/m2_ |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: DEVICE mismatches: Class fragments follow (with node fanout counts):
[verify.magic/run_lvs]: Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: s8_col_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (12,12)                 |                                           
[verify.magic/run_lvs]:   gate = 40                                |                                           
[verify.magic/run_lvs]:   bulk = 30                                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_col_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (12,12)                 |                                           
[verify.magic/run_lvs]:   gate = 40                                |                                           
[verify.magic/run_lvs]:   bulk = 30                                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_col_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (12,12)                 |                                           
[verify.magic/run_lvs]:   gate = 40                                |                                           
[verify.magic/run_lvs]:   bulk = 30                                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_col_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (12,12)                 |                                           
[verify.magic/run_lvs]:   gate = 40                                |                                           
[verify.magic/run_lvs]:   bulk = 30                                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram16x16_co |(no matching instance)                     
[verify.magic/run_lvs]:   (drain,source) = (12,12)                 |                                           
[verify.magic/run_lvs]:   gate = 40                                |                                           
[verify.magic/run_lvs]:   bulk = 30                                |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_col_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 40                                   |                                           
[verify.magic/run_lvs]:   3 = 40                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram_wlstrap_0  |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram16x16_wlstr |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram16x16_co |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 40                                   |                                           
[verify.magic/run_lvs]:   3 = 40                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_row_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 40                                   |                                           
[verify.magic/run_lvs]:   3 = 40                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_row_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 40                                   |                                           
[verify.magic/run_lvs]:   2 = 76                                   |                                           
[verify.magic/run_lvs]:   3 = 40                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_row_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 76                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_row_cap_array_0//s8sram16x16_ |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 76                                   |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: s8_row_cap_array_0_0//s8sram16x1 |(no matching instance)                     
[verify.magic/run_lvs]:   1 = 76                                   |                                           
[verify.magic/run_lvs]:   2 = 40                                   |                                           
[verify.magic/run_lvs]:   3 = 40                                   |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram_cell_op |Instance: replica_columnreplica_col_0/s8sr 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 5                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 76                                 |  vgnd = 5                                 
[verify.magic/run_lvs]:   wl0 = 76                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 76         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram_cell_op |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram_cell_op |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ro 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 12                                 |                                           
[verify.magic/run_lvs]:   bl1 = 12                                 |                                           
[verify.magic/run_lvs]:   vgnd = 76                                |                                           
[verify.magic/run_lvs]:   vpwr = 76                                |                                           
[verify.magic/run_lvs]:   vpb = 40                                 |                                           
[verify.magic/run_lvs]:   wl1 = 15                                 |                                           
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 12                                 |                                           
[verify.magic/run_lvs]:   bl1 = 12                                 |                                           
[verify.magic/run_lvs]:   vgnd = 76                                |                                           
[verify.magic/run_lvs]:   vpwr = 76                                |                                           
[verify.magic/run_lvs]:   vpb = 40                                 |                                           
[verify.magic/run_lvs]:   wl1 = 15                                 |                                           
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching instance)                     |Instance: replica_columnreplica_col_0/s8sr 
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 5                                  
[verify.magic/run_lvs]:                                            |  wl1 = 5                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching instance)                     |Instance: replica_columnreplica_col_0/s8sr 
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 5                                  
[verify.magic/run_lvs]:                                            |  wl1 = 5                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram_cell_op |Instance: dummy_arraydummy_row_0/s8sram_ce 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: replica_column_0//s8sram_cell_op |Instance: dummy_arraydummy_row_0/s8sram_ce 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: dummy_arraydummy_row_0/s8sram_ce 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: dummy_arraydummy_row_0/s8sram_ce 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 1                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 4                                 
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: bitcell_array_0//s8sram_cell_opt |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 15                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 15                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 15         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram_cell_opt1a |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 76                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 76                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 76         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram_cell_opt1a |Instance: bitcell_array/s8sram_cell_opt1ar 
[verify.magic/run_lvs]:   bl0 = 12                                 |  bl0 = 4                                  
[verify.magic/run_lvs]:   bl1 = 12                                 |  bl1 = 5                                  
[verify.magic/run_lvs]:   vgnd = 76                                |  wl0 = 5                                  
[verify.magic/run_lvs]:   vpwr = 76                                |  wl1 = 5                                  
[verify.magic/run_lvs]:   vpb = 40                                 |  vpwr = 5                                 
[verify.magic/run_lvs]:   wl1 = 76                                 |  vgnd = 16                                
[verify.magic/run_lvs]:   wl0 = 76                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 76         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram_cell_opt1a |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 12                                 |                                           
[verify.magic/run_lvs]:   bl1 = 12                                 |                                           
[verify.magic/run_lvs]:   vgnd = 76                                |                                           
[verify.magic/run_lvs]:   vpwr = 76                                |                                           
[verify.magic/run_lvs]:   vpb = 40                                 |                                           
[verify.magic/run_lvs]:   wl1 = 76                                 |                                           
[verify.magic/run_lvs]:   wl0 = 76                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 76         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: Instance: dummy_array_0//s8sram_cell_opt1a |(no matching instance)                     
[verify.magic/run_lvs]:   bl0 = 12                                 |                                           
[verify.magic/run_lvs]:   bl1 = 12                                 |                                           
[verify.magic/run_lvs]:   vgnd = 76                                |                                           
[verify.magic/run_lvs]:   vpwr = 76                                |                                           
[verify.magic/run_lvs]:   vpb = 40                                 |                                           
[verify.magic/run_lvs]:   wl1 = 76                                 |                                           
[verify.magic/run_lvs]:   wl0 = 76                                 |                                           
[verify.magic/run_lvs]:   vnb = 30                                 |                                           
[verify.magic/run_lvs]:   a_38_62# = 1                             |                                           
[verify.magic/run_lvs]:   s8sram_cell_met2_0/m2_0_59# = 76         |                                           
[verify.magic/run_lvs]:   a_38_220# = 1                            |                                           
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: (no matching instance)                     |Instance: replica_columnreplica_col_0/s8sr 
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 5                                  
[verify.magic/run_lvs]:                                            |  wl1 = 5                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]:                                            |                                           
[verify.magic/run_lvs]: (no matching instance)                     |Instance: replica_columnreplica_col_0/s8sr 
[verify.magic/run_lvs]:                                            |  bl0 = 5                                  
[verify.magic/run_lvs]:                                            |  bl1 = 5                                  
[verify.magic/run_lvs]:                                            |  wl0 = 5                                  
[verify.magic/run_lvs]:                                            |  wl1 = 5                                  
[verify.magic/run_lvs]:                                            |  vpwr = 5                                 
[verify.magic/run_lvs]:                                            |  vgnd = 5                                 
[verify.magic/run_lvs]: ---------------------------------------------------------------------------------------
[verify.magic/run_lvs]: Netlists do not match.
[verify.magic/run_lvs]: Netlists do not match.
ERROR: file magic.py: line 285: replica_bitcell_array	LVS mismatch (results in /home/jesse/output/replica_bitcell_array.lvs.report)

