|top_level_s8
clk => internalarch_s8:U_inArch.clk
clk => ctrl_s8:U_CTRL.clk
clk => ram:U_RAM.clock
clk => regwidth_s8:U_OUT0.clk
clk => regwidth_s8:U_OUT1.clk
clk => regwidth_s8:U_IN0.clk
clk => regwidth_s8:U_IN1.clk
switch[0] => ~NO_FANOUT~
switch[1] => ~NO_FANOUT~
switch[2] => ~NO_FANOUT~
switch[3] => ~NO_FANOUT~
switch[4] => ~NO_FANOUT~
switch[5] => ~NO_FANOUT~
switch[6] => ~NO_FANOUT~
switch[7] => ~NO_FANOUT~
switch[8] => ~NO_FANOUT~
switch[9] => ~NO_FANOUT~
button[0] => ctrl_s8:U_CTRL.rst
button[0] => regwidth_s8:U_OUT0.rst
button[0] => regwidth_s8:U_OUT1.rst
button[0] => regwidth_s8:U_IN0.rst
button[0] => regwidth_s8:U_IN1.rst
button[1] => ~NO_FANOUT~
button[2] => ~NO_FANOUT~
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led0_dp <= <VCC>
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led1_dp <= <VCC>
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led2_dp <= <VCC>
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]
led3_dp <= <VCC>


|top_level_s8|internalArch_s8:U_inArch
clk => reg_s8:C_FLG.clk
clk => reg_s8:V_FLG.clk
clk => reg_s8:Z_FLG.clk
clk => reg_s8:S_FLG.clk
clk => reg:ALU_r.clk
clk => regwidth_s8:IR.clk
clk => regwidth_s8:A.clk
clk => regwidth_s8:D.clk
clk => regwidth_s8:X_h.clk
clk => regwidth_s8:X_l.clk
clk => regwidth_s8:SP_h.clk
clk => regwidth_s8:SP_l.clk
clk => regwidth_s8:PC_h.clk
clk => regwidth_s8:PC_l.clk
clk => regwidth_s8:AR_h.clk
clk => regwidth_s8:AR_l.clk
clk => regwidth_s8:JUMP_H.clk
clk => regwidth_s8:JUMP_L.clk
clk => regwidth_s8:EXT.clk
rst => reg_s8:C_FLG.rst
rst => reg_s8:V_FLG.rst
rst => reg_s8:Z_FLG.rst
rst => reg_s8:S_FLG.rst
rst => reg:ALU_r.rst
rst => regwidth_s8:IR.rst
rst => regwidth_s8:A.rst
rst => regwidth_s8:D.rst
rst => regwidth_s8:X_h.rst
rst => regwidth_s8:X_l.rst
rst => regwidth_s8:SP_h.rst
rst => regwidth_s8:SP_l.rst
rst => regwidth_s8:PC_h.rst
rst => regwidth_s8:PC_l.rst
rst => regwidth_s8:AR_h.rst
rst => regwidth_s8:AR_l.rst
rst => regwidth_s8:JUMP_H.rst
rst => regwidth_s8:JUMP_L.rst
rst => regwidth_s8:EXT.rst
aluSel[0] => alu_s8:U_ALU.sel[0]
aluSel[1] => alu_s8:U_ALU.sel[1]
aluSel[2] => alu_s8:U_ALU.sel[2]
aluSel[3] => alu_s8:U_ALU.sel[3]
alu_input_sel => mux2x1:ALU_MUX.sel
addrSel[0] => mux4x1:ADDR_MUX.sel[0]
addrSel[1] => mux4x1:ADDR_MUX.sel[1]
bufferSpecialSel[0] => mux4x1:BUF_MUX.sel[0]
bufferSpecialSel[1] => mux4x1:BUF_MUX.sel[1]
bufferNumSel[0] => mux4x1:NUM_MUX.sel[0]
bufferNumSel[1] => mux4x1:NUM_MUX.sel[1]
inc_notDec => inc_decblk:INC_DEC.add
SP_h_sel => mux2x1:SP_muxHi.sel
SP_l_sel => mux2x1:SP_muxLo.sel
PC_h_sel[0] => mux4x1:PC_muxHi.sel[0]
PC_h_sel[1] => mux4x1:PC_muxHi.sel[1]
PC_l_sel[0] => mux4x1:PC_muxLo.sel[0]
PC_l_sel[1] => mux4x1:PC_muxLo.sel[1]
X_h_sel => mux2x1:X_muxHi.sel
X_l_sel => mux2x1:X_muxLo.sel
D_sel => mux2x1:D_MUX.sel
A_sel => mux2x1:A_MUX.sel
z_en => reg_s8:Z_FLG.en
c_en => reg_s8:C_FLG.en
v_en => reg_s8:V_FLG.en
s_en => reg_s8:S_FLG.en
ALU_reg_en => reg:ALU_r.en
A_en => regwidth_s8:A.en
D_en => regwidth_s8:D.en
IR_en => regwidth_s8:IR.en
SP_h_en => regwidth_s8:SP_h.en
SP_l_en => regwidth_s8:SP_l.en
PC_h_en => regwidth_s8:PC_h.en
PC_l_en => regwidth_s8:PC_l.en
X_h_en => regwidth_s8:X_h.en
X_l_en => regwidth_s8:X_l.en
AR_h_en => regwidth_s8:AR_h.en
AR_l_en => regwidth_s8:AR_l.en
JMP_h_en => regwidth_s8:JUMP_H.en
JMP_l_en => regwidth_s8:JUMP_L.en
external_en => regwidth_s8:EXT.en
writeEnable[0] => bus_16source:U_BUS.wen[0]
writeEnable[1] => bus_16source:U_BUS.wen[1]
writeEnable[2] => bus_16source:U_BUS.wen[2]
writeEnable[3] => bus_16source:U_BUS.wen[3]
writeEnable[4] => bus_16source:U_BUS.wen[4]
writeEnable[5] => bus_16source:U_BUS.wen[5]
writeEnable[6] => bus_16source:U_BUS.wen[6]
writeEnable[7] => bus_16source:U_BUS.wen[7]
writeEnable[8] => bus_16source:U_BUS.wen[8]
writeEnable[9] => bus_16source:U_BUS.wen[9]
writeEnable[10] => bus_16source:U_BUS.wen[10]
writeEnable[11] => bus_16source:U_BUS.wen[11]
writeEnable[12] => bus_16source:U_BUS.wen[12]
writeEnable[13] => bus_16source:U_BUS.wen[13]
writeEnable[14] => bus_16source:U_BUS.wen[14]
writeEnable[15] => bus_16source:U_BUS.wen[15]
externalBus[0] => regwidth_s8:EXT.input[0]
externalBus[1] => regwidth_s8:EXT.input[1]
externalBus[2] => regwidth_s8:EXT.input[2]
externalBus[3] => regwidth_s8:EXT.input[3]
externalBus[4] => regwidth_s8:EXT.input[4]
externalBus[5] => regwidth_s8:EXT.input[5]
externalBus[6] => regwidth_s8:EXT.input[6]
externalBus[7] => regwidth_s8:EXT.input[7]
IR_out[0] <= regwidth_s8:IR.output[0]
IR_out[1] <= regwidth_s8:IR.output[1]
IR_out[2] <= regwidth_s8:IR.output[2]
IR_out[3] <= regwidth_s8:IR.output[3]
IR_out[4] <= regwidth_s8:IR.output[4]
IR_out[5] <= regwidth_s8:IR.output[5]
IR_out[6] <= regwidth_s8:IR.output[6]
IR_out[7] <= regwidth_s8:IR.output[7]
internalBus[0] <= bus_16source:U_BUS.output[0]
internalBus[1] <= bus_16source:U_BUS.output[1]
internalBus[2] <= bus_16source:U_BUS.output[2]
internalBus[3] <= bus_16source:U_BUS.output[3]
internalBus[4] <= bus_16source:U_BUS.output[4]
internalBus[5] <= bus_16source:U_BUS.output[5]
internalBus[6] <= bus_16source:U_BUS.output[6]
internalBus[7] <= bus_16source:U_BUS.output[7]
c_flag <= reg_s8:C_FLG.output
v_flag <= reg_s8:V_FLG.output
s_flag <= reg_s8:S_FLG.output
z_flag <= reg_s8:Z_FLG.output
addrBus[0] <= mux4x1:ADDR_MUX.output[0]
addrBus[1] <= mux4x1:ADDR_MUX.output[1]
addrBus[2] <= mux4x1:ADDR_MUX.output[2]
addrBus[3] <= mux4x1:ADDR_MUX.output[3]
addrBus[4] <= mux4x1:ADDR_MUX.output[4]
addrBus[5] <= mux4x1:ADDR_MUX.output[5]
addrBus[6] <= mux4x1:ADDR_MUX.output[6]
addrBus[7] <= mux4x1:ADDR_MUX.output[7]
addrBus[8] <= mux4x1:ADDR_MUX.output[8]
addrBus[9] <= mux4x1:ADDR_MUX.output[9]
addrBus[10] <= mux4x1:ADDR_MUX.output[10]
addrBus[11] <= mux4x1:ADDR_MUX.output[11]
addrBus[12] <= mux4x1:ADDR_MUX.output[12]
addrBus[13] <= mux4x1:ADDR_MUX.output[13]
addrBus[14] <= mux4x1:ADDR_MUX.output[14]
addrBus[15] <= mux4x1:ADDR_MUX.output[15]


|top_level_s8|internalArch_s8:U_inArch|alu_s8:U_ALU
a[0] => Add0.IN8
a[0] => Add2.IN16
a[0] => RESULT.IN0
a[0] => RESULT.IN0
a[0] => RESULT.IN0
a[0] => Add4.IN16
a[0] => Add5.IN16
a[0] => Mux4.IN19
a[0] => Equal1.IN15
a[0] => Mux8.IN19
a[0] => Mux7.IN18
a[0] => Mux7.IN19
a[1] => Add0.IN7
a[1] => Add2.IN15
a[1] => RESULT.IN0
a[1] => RESULT.IN0
a[1] => RESULT.IN0
a[1] => Add4.IN15
a[1] => Add5.IN15
a[1] => Equal1.IN14
a[1] => Mux8.IN18
a[1] => Mux7.IN17
a[1] => Mux6.IN18
a[1] => Mux6.IN19
a[2] => Add0.IN6
a[2] => Add2.IN14
a[2] => RESULT.IN0
a[2] => RESULT.IN0
a[2] => RESULT.IN0
a[2] => Add4.IN14
a[2] => Add5.IN14
a[2] => Equal1.IN13
a[2] => Mux7.IN16
a[2] => Mux6.IN17
a[2] => Mux3.IN18
a[2] => Mux3.IN19
a[3] => Add0.IN5
a[3] => Add2.IN13
a[3] => RESULT.IN0
a[3] => RESULT.IN0
a[3] => RESULT.IN0
a[3] => Add4.IN13
a[3] => Add5.IN13
a[3] => Equal1.IN12
a[3] => Mux6.IN16
a[3] => Mux3.IN17
a[3] => Mux2.IN18
a[3] => Mux2.IN19
a[4] => Add0.IN4
a[4] => Add2.IN12
a[4] => RESULT.IN0
a[4] => RESULT.IN0
a[4] => RESULT.IN0
a[4] => Add4.IN12
a[4] => Add5.IN12
a[4] => Equal1.IN11
a[4] => Mux3.IN16
a[4] => Mux2.IN17
a[4] => Mux1.IN18
a[4] => Mux1.IN19
a[5] => Add0.IN3
a[5] => Add2.IN11
a[5] => RESULT.IN0
a[5] => RESULT.IN0
a[5] => RESULT.IN0
a[5] => Add4.IN11
a[5] => Add5.IN11
a[5] => Equal1.IN10
a[5] => Mux2.IN16
a[5] => Mux1.IN17
a[5] => Mux0.IN18
a[5] => Mux0.IN19
a[6] => Add0.IN2
a[6] => Add2.IN10
a[6] => RESULT.IN0
a[6] => RESULT.IN0
a[6] => RESULT.IN0
a[6] => Add4.IN10
a[6] => Add5.IN10
a[6] => Equal1.IN9
a[6] => Mux1.IN16
a[6] => Mux0.IN17
a[6] => Mux9.IN18
a[6] => Mux9.IN19
a[7] => Add0.IN1
a[7] => process_0.IN0
a[7] => Add2.IN9
a[7] => process_0.IN0
a[7] => RESULT.IN0
a[7] => RESULT.IN0
a[7] => Add4.IN9
a[7] => Add5.IN9
a[7] => Mux4.IN16
a[7] => Mux4.IN17
a[7] => Mux4.IN18
a[7] => Equal1.IN8
a[7] => process_0.IN1
a[7] => Mux0.IN16
a[7] => process_0.IN0
a[7] => process_0.IN0
d[0] => Add0.IN16
d[0] => RESULT.IN1
d[0] => RESULT.IN1
d[0] => RESULT.IN1
d[0] => Add2.IN8
d[1] => Add0.IN15
d[1] => RESULT.IN1
d[1] => RESULT.IN1
d[1] => RESULT.IN1
d[1] => Add2.IN7
d[2] => Add0.IN14
d[2] => RESULT.IN1
d[2] => RESULT.IN1
d[2] => RESULT.IN1
d[2] => Add2.IN6
d[3] => Add0.IN13
d[3] => RESULT.IN1
d[3] => RESULT.IN1
d[3] => RESULT.IN1
d[3] => Add2.IN5
d[4] => Add0.IN12
d[4] => RESULT.IN1
d[4] => RESULT.IN1
d[4] => RESULT.IN1
d[4] => Add2.IN4
d[5] => Add0.IN11
d[5] => RESULT.IN1
d[5] => RESULT.IN1
d[5] => RESULT.IN1
d[5] => Add2.IN3
d[6] => Add0.IN10
d[6] => RESULT.IN1
d[6] => RESULT.IN1
d[6] => RESULT.IN1
d[6] => Add2.IN2
d[7] => Add0.IN9
d[7] => process_0.IN1
d[7] => process_0.IN1
d[7] => RESULT.IN1
d[7] => RESULT.IN1
d[7] => Add2.IN1
d[7] => process_0.IN1
d[7] => process_0.IN1
cin => Add1.IN18
cin => Add3.IN18
cin => Mux8.IN13
cin => Mux9.IN13
sel[0] => Mux4.IN15
sel[0] => Mux5.IN19
sel[0] => Mux8.IN17
sel[0] => Mux7.IN15
sel[0] => Mux6.IN15
sel[0] => Mux3.IN15
sel[0] => Mux2.IN15
sel[0] => Mux1.IN15
sel[0] => Mux0.IN15
sel[0] => Mux9.IN17
sel[0] => Mux10.IN19
sel[1] => Mux4.IN14
sel[1] => Mux5.IN18
sel[1] => Mux8.IN16
sel[1] => Mux7.IN14
sel[1] => Mux6.IN14
sel[1] => Mux3.IN14
sel[1] => Mux2.IN14
sel[1] => Mux1.IN14
sel[1] => Mux0.IN14
sel[1] => Mux9.IN16
sel[1] => Mux10.IN18
sel[2] => Mux4.IN13
sel[2] => Mux5.IN17
sel[2] => Mux8.IN15
sel[2] => Mux7.IN13
sel[2] => Mux6.IN13
sel[2] => Mux3.IN13
sel[2] => Mux2.IN13
sel[2] => Mux1.IN13
sel[2] => Mux0.IN13
sel[2] => Mux9.IN15
sel[2] => Mux10.IN17
sel[3] => Mux4.IN12
sel[3] => Mux5.IN16
sel[3] => Mux8.IN14
sel[3] => Mux7.IN12
sel[3] => Mux6.IN12
sel[3] => Mux3.IN12
sel[3] => Mux2.IN12
sel[3] => Mux1.IN12
sel[3] => Mux0.IN12
sel[3] => Mux9.IN14
sel[3] => Mux10.IN16
c_flag <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
v_flag <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z_flag <= process_0.DB_MAX_OUTPUT_PORT_TYPE
s_flag <= process_0.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output_us[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_us[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_us[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_us[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_us[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_us[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_us[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_us[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:ALU_MUX
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS
input0[0] => tristate:U_TS0.input[0]
input0[1] => tristate:U_TS0.input[1]
input0[2] => tristate:U_TS0.input[2]
input0[3] => tristate:U_TS0.input[3]
input0[4] => tristate:U_TS0.input[4]
input0[5] => tristate:U_TS0.input[5]
input0[6] => tristate:U_TS0.input[6]
input0[7] => tristate:U_TS0.input[7]
input1[0] => tristate:U_TS1.input[0]
input1[1] => tristate:U_TS1.input[1]
input1[2] => tristate:U_TS1.input[2]
input1[3] => tristate:U_TS1.input[3]
input1[4] => tristate:U_TS1.input[4]
input1[5] => tristate:U_TS1.input[5]
input1[6] => tristate:U_TS1.input[6]
input1[7] => tristate:U_TS1.input[7]
input2[0] => tristate:U_TS2.input[0]
input2[1] => tristate:U_TS2.input[1]
input2[2] => tristate:U_TS2.input[2]
input2[3] => tristate:U_TS2.input[3]
input2[4] => tristate:U_TS2.input[4]
input2[5] => tristate:U_TS2.input[5]
input2[6] => tristate:U_TS2.input[6]
input2[7] => tristate:U_TS2.input[7]
input3[0] => tristate:U_TS3.input[0]
input3[1] => tristate:U_TS3.input[1]
input3[2] => tristate:U_TS3.input[2]
input3[3] => tristate:U_TS3.input[3]
input3[4] => tristate:U_TS3.input[4]
input3[5] => tristate:U_TS3.input[5]
input3[6] => tristate:U_TS3.input[6]
input3[7] => tristate:U_TS3.input[7]
input4[0] => tristate:U_TS4.input[0]
input4[1] => tristate:U_TS4.input[1]
input4[2] => tristate:U_TS4.input[2]
input4[3] => tristate:U_TS4.input[3]
input4[4] => tristate:U_TS4.input[4]
input4[5] => tristate:U_TS4.input[5]
input4[6] => tristate:U_TS4.input[6]
input4[7] => tristate:U_TS4.input[7]
input5[0] => tristate:U_TS5.input[0]
input5[1] => tristate:U_TS5.input[1]
input5[2] => tristate:U_TS5.input[2]
input5[3] => tristate:U_TS5.input[3]
input5[4] => tristate:U_TS5.input[4]
input5[5] => tristate:U_TS5.input[5]
input5[6] => tristate:U_TS5.input[6]
input5[7] => tristate:U_TS5.input[7]
input6[0] => tristate:U_TS6.input[0]
input6[1] => tristate:U_TS6.input[1]
input6[2] => tristate:U_TS6.input[2]
input6[3] => tristate:U_TS6.input[3]
input6[4] => tristate:U_TS6.input[4]
input6[5] => tristate:U_TS6.input[5]
input6[6] => tristate:U_TS6.input[6]
input6[7] => tristate:U_TS6.input[7]
input7[0] => tristate:U_TS7.input[0]
input7[1] => tristate:U_TS7.input[1]
input7[2] => tristate:U_TS7.input[2]
input7[3] => tristate:U_TS7.input[3]
input7[4] => tristate:U_TS7.input[4]
input7[5] => tristate:U_TS7.input[5]
input7[6] => tristate:U_TS7.input[6]
input7[7] => tristate:U_TS7.input[7]
input8[0] => tristate:U_TS8.input[0]
input8[1] => tristate:U_TS8.input[1]
input8[2] => tristate:U_TS8.input[2]
input8[3] => tristate:U_TS8.input[3]
input8[4] => tristate:U_TS8.input[4]
input8[5] => tristate:U_TS8.input[5]
input8[6] => tristate:U_TS8.input[6]
input8[7] => tristate:U_TS8.input[7]
input9[0] => tristate:U_TS9.input[0]
input9[1] => tristate:U_TS9.input[1]
input9[2] => tristate:U_TS9.input[2]
input9[3] => tristate:U_TS9.input[3]
input9[4] => tristate:U_TS9.input[4]
input9[5] => tristate:U_TS9.input[5]
input9[6] => tristate:U_TS9.input[6]
input9[7] => tristate:U_TS9.input[7]
inputA[0] => tristate:U_TS10.input[0]
inputA[1] => tristate:U_TS10.input[1]
inputA[2] => tristate:U_TS10.input[2]
inputA[3] => tristate:U_TS10.input[3]
inputA[4] => tristate:U_TS10.input[4]
inputA[5] => tristate:U_TS10.input[5]
inputA[6] => tristate:U_TS10.input[6]
inputA[7] => tristate:U_TS10.input[7]
inputB[0] => tristate:U_TS11.input[0]
inputB[1] => tristate:U_TS11.input[1]
inputB[2] => tristate:U_TS11.input[2]
inputB[3] => tristate:U_TS11.input[3]
inputB[4] => tristate:U_TS11.input[4]
inputB[5] => tristate:U_TS11.input[5]
inputB[6] => tristate:U_TS11.input[6]
inputB[7] => tristate:U_TS11.input[7]
inputC[0] => tristate:U_TS12.input[0]
inputC[1] => tristate:U_TS12.input[1]
inputC[2] => tristate:U_TS12.input[2]
inputC[3] => tristate:U_TS12.input[3]
inputC[4] => tristate:U_TS12.input[4]
inputC[5] => tristate:U_TS12.input[5]
inputC[6] => tristate:U_TS12.input[6]
inputC[7] => tristate:U_TS12.input[7]
inputD[0] => tristate:U_TS13.input[0]
inputD[1] => tristate:U_TS13.input[1]
inputD[2] => tristate:U_TS13.input[2]
inputD[3] => tristate:U_TS13.input[3]
inputD[4] => tristate:U_TS13.input[4]
inputD[5] => tristate:U_TS13.input[5]
inputD[6] => tristate:U_TS13.input[6]
inputD[7] => tristate:U_TS13.input[7]
inputE[0] => tristate:U_TS14.input[0]
inputE[1] => tristate:U_TS14.input[1]
inputE[2] => tristate:U_TS14.input[2]
inputE[3] => tristate:U_TS14.input[3]
inputE[4] => tristate:U_TS14.input[4]
inputE[5] => tristate:U_TS14.input[5]
inputE[6] => tristate:U_TS14.input[6]
inputE[7] => tristate:U_TS14.input[7]
inputF[0] => tristate:U_TS15.input[0]
inputF[1] => tristate:U_TS15.input[1]
inputF[2] => tristate:U_TS15.input[2]
inputF[3] => tristate:U_TS15.input[3]
inputF[4] => tristate:U_TS15.input[4]
inputF[5] => tristate:U_TS15.input[5]
inputF[6] => tristate:U_TS15.input[6]
inputF[7] => tristate:U_TS15.input[7]
wen[0] => tristate:U_TS0.en
wen[1] => tristate:U_TS1.en
wen[2] => tristate:U_TS2.en
wen[3] => tristate:U_TS3.en
wen[4] => tristate:U_TS4.en
wen[5] => tristate:U_TS5.en
wen[6] => tristate:U_TS6.en
wen[7] => tristate:U_TS7.en
wen[8] => tristate:U_TS8.en
wen[9] => tristate:U_TS9.en
wen[10] => tristate:U_TS10.en
wen[11] => tristate:U_TS11.en
wen[12] => tristate:U_TS12.en
wen[13] => tristate:U_TS13.en
wen[14] => tristate:U_TS14.en
wen[15] => tristate:U_TS15.en
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS1
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS2
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS3
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS4
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS5
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS6
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS7
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS8
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS9
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS10
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS11
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS12
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS13
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS14
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|bus_16source:U_BUS|tristate:U_TS15
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|reg_s8:C_FLG
clk => output~reg0.CLK
rst => output~reg0.ACLR
en => output~reg0.ENA
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|reg_s8:V_FLG
clk => output~reg0.CLK
rst => output~reg0.ACLR
en => output~reg0.ENA
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|reg_s8:Z_FLG
clk => output~reg0.CLK
rst => output~reg0.ACLR
en => output~reg0.ENA
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|reg_s8:S_FLG
clk => output~reg0.CLK
rst => output~reg0.ACLR
en => output~reg0.ENA
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|REG:ALU_r
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:IR
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:A
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:A_MUX
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:D
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:D_MUX
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:X_h
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:X_muxHi
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:X_l
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:X_muxLo
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:SP_h
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:SP_muxHi
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:SP_l
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux2x1:SP_muxLo
in_0[0] => output.DATAA
in_0[1] => output.DATAA
in_0[2] => output.DATAA
in_0[3] => output.DATAA
in_0[4] => output.DATAA
in_0[5] => output.DATAA
in_0[6] => output.DATAA
in_0[7] => output.DATAA
in_1[0] => output.DATAB
in_1[1] => output.DATAB
in_1[2] => output.DATAB
in_1[3] => output.DATAB
in_1[4] => output.DATAB
in_1[5] => output.DATAB
in_1[6] => output.DATAB
in_1[7] => output.DATAB
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:PC_h
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:PC_l
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux4x1:PC_muxHi
in_0[0] => Mux7.IN0
in_0[1] => Mux6.IN0
in_0[2] => Mux5.IN0
in_0[3] => Mux4.IN0
in_0[4] => Mux3.IN0
in_0[5] => Mux2.IN0
in_0[6] => Mux1.IN0
in_0[7] => Mux0.IN0
in_1[0] => Mux7.IN1
in_1[1] => Mux6.IN1
in_1[2] => Mux5.IN1
in_1[3] => Mux4.IN1
in_1[4] => Mux3.IN1
in_1[5] => Mux2.IN1
in_1[6] => Mux1.IN1
in_1[7] => Mux0.IN1
in_2[0] => Mux7.IN2
in_2[1] => Mux6.IN2
in_2[2] => Mux5.IN2
in_2[3] => Mux4.IN2
in_2[4] => Mux3.IN2
in_2[5] => Mux2.IN2
in_2[6] => Mux1.IN2
in_2[7] => Mux0.IN2
in_3[0] => Mux7.IN3
in_3[1] => Mux6.IN3
in_3[2] => Mux5.IN3
in_3[3] => Mux4.IN3
in_3[4] => Mux3.IN3
in_3[5] => Mux2.IN3
in_3[6] => Mux1.IN3
in_3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux4x1:PC_muxLo
in_0[0] => Mux7.IN0
in_0[1] => Mux6.IN0
in_0[2] => Mux5.IN0
in_0[3] => Mux4.IN0
in_0[4] => Mux3.IN0
in_0[5] => Mux2.IN0
in_0[6] => Mux1.IN0
in_0[7] => Mux0.IN0
in_1[0] => Mux7.IN1
in_1[1] => Mux6.IN1
in_1[2] => Mux5.IN1
in_1[3] => Mux4.IN1
in_1[4] => Mux3.IN1
in_1[5] => Mux2.IN1
in_1[6] => Mux1.IN1
in_1[7] => Mux0.IN1
in_2[0] => Mux7.IN2
in_2[1] => Mux6.IN2
in_2[2] => Mux5.IN2
in_2[3] => Mux4.IN2
in_2[4] => Mux3.IN2
in_2[5] => Mux2.IN2
in_2[6] => Mux1.IN2
in_2[7] => Mux0.IN2
in_3[0] => Mux7.IN3
in_3[1] => Mux6.IN3
in_3[2] => Mux5.IN3
in_3[3] => Mux4.IN3
in_3[4] => Mux3.IN3
in_3[5] => Mux2.IN3
in_3[6] => Mux1.IN3
in_3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:AR_h
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:AR_l
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux4x1:ADDR_MUX
in_0[0] => Mux15.IN0
in_0[1] => Mux14.IN0
in_0[2] => Mux13.IN0
in_0[3] => Mux12.IN0
in_0[4] => Mux11.IN0
in_0[5] => Mux10.IN0
in_0[6] => Mux9.IN0
in_0[7] => Mux8.IN0
in_0[8] => Mux7.IN0
in_0[9] => Mux6.IN0
in_0[10] => Mux5.IN0
in_0[11] => Mux4.IN0
in_0[12] => Mux3.IN0
in_0[13] => Mux2.IN0
in_0[14] => Mux1.IN0
in_0[15] => Mux0.IN0
in_1[0] => Mux15.IN1
in_1[1] => Mux14.IN1
in_1[2] => Mux13.IN1
in_1[3] => Mux12.IN1
in_1[4] => Mux11.IN1
in_1[5] => Mux10.IN1
in_1[6] => Mux9.IN1
in_1[7] => Mux8.IN1
in_1[8] => Mux7.IN1
in_1[9] => Mux6.IN1
in_1[10] => Mux5.IN1
in_1[11] => Mux4.IN1
in_1[12] => Mux3.IN1
in_1[13] => Mux2.IN1
in_1[14] => Mux1.IN1
in_1[15] => Mux0.IN1
in_2[0] => Mux15.IN2
in_2[1] => Mux14.IN2
in_2[2] => Mux13.IN2
in_2[3] => Mux12.IN2
in_2[4] => Mux11.IN2
in_2[5] => Mux10.IN2
in_2[6] => Mux9.IN2
in_2[7] => Mux8.IN2
in_2[8] => Mux7.IN2
in_2[9] => Mux6.IN2
in_2[10] => Mux5.IN2
in_2[11] => Mux4.IN2
in_2[12] => Mux3.IN2
in_2[13] => Mux2.IN2
in_2[14] => Mux1.IN2
in_2[15] => Mux0.IN2
in_3[0] => Mux15.IN3
in_3[1] => Mux14.IN3
in_3[2] => Mux13.IN3
in_3[3] => Mux12.IN3
in_3[4] => Mux11.IN3
in_3[5] => Mux10.IN3
in_3[6] => Mux9.IN3
in_3[7] => Mux8.IN3
in_3[8] => Mux7.IN3
in_3[9] => Mux6.IN3
in_3[10] => Mux5.IN3
in_3[11] => Mux4.IN3
in_3[12] => Mux3.IN3
in_3[13] => Mux2.IN3
in_3[14] => Mux1.IN3
in_3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux4x1:BUF_MUX
in_0[0] => Mux15.IN0
in_0[1] => Mux14.IN0
in_0[2] => Mux13.IN0
in_0[3] => Mux12.IN0
in_0[4] => Mux11.IN0
in_0[5] => Mux10.IN0
in_0[6] => Mux9.IN0
in_0[7] => Mux8.IN0
in_0[8] => Mux7.IN0
in_0[9] => Mux6.IN0
in_0[10] => Mux5.IN0
in_0[11] => Mux4.IN0
in_0[12] => Mux3.IN0
in_0[13] => Mux2.IN0
in_0[14] => Mux1.IN0
in_0[15] => Mux0.IN0
in_1[0] => Mux15.IN1
in_1[1] => Mux14.IN1
in_1[2] => Mux13.IN1
in_1[3] => Mux12.IN1
in_1[4] => Mux11.IN1
in_1[5] => Mux10.IN1
in_1[6] => Mux9.IN1
in_1[7] => Mux8.IN1
in_1[8] => Mux7.IN1
in_1[9] => Mux6.IN1
in_1[10] => Mux5.IN1
in_1[11] => Mux4.IN1
in_1[12] => Mux3.IN1
in_1[13] => Mux2.IN1
in_1[14] => Mux1.IN1
in_1[15] => Mux0.IN1
in_2[0] => Mux15.IN2
in_2[1] => Mux14.IN2
in_2[2] => Mux13.IN2
in_2[3] => Mux12.IN2
in_2[4] => Mux11.IN2
in_2[5] => Mux10.IN2
in_2[6] => Mux9.IN2
in_2[7] => Mux8.IN2
in_2[8] => Mux7.IN2
in_2[9] => Mux6.IN2
in_2[10] => Mux5.IN2
in_2[11] => Mux4.IN2
in_2[12] => Mux3.IN2
in_2[13] => Mux2.IN2
in_2[14] => Mux1.IN2
in_2[15] => Mux0.IN2
in_3[0] => Mux15.IN3
in_3[1] => Mux14.IN3
in_3[2] => Mux13.IN3
in_3[3] => Mux12.IN3
in_3[4] => Mux11.IN3
in_3[5] => Mux10.IN3
in_3[6] => Mux9.IN3
in_3[7] => Mux8.IN3
in_3[8] => Mux7.IN3
in_3[9] => Mux6.IN3
in_3[10] => Mux5.IN3
in_3[11] => Mux4.IN3
in_3[12] => Mux3.IN3
in_3[13] => Mux2.IN3
in_3[14] => Mux1.IN3
in_3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|mux4x1:NUM_MUX
in_0[0] => Mux15.IN0
in_0[1] => Mux14.IN0
in_0[2] => Mux13.IN0
in_0[3] => Mux12.IN0
in_0[4] => Mux11.IN0
in_0[5] => Mux10.IN0
in_0[6] => Mux9.IN0
in_0[7] => Mux8.IN0
in_0[8] => Mux7.IN0
in_0[9] => Mux6.IN0
in_0[10] => Mux5.IN0
in_0[11] => Mux4.IN0
in_0[12] => Mux3.IN0
in_0[13] => Mux2.IN0
in_0[14] => Mux1.IN0
in_0[15] => Mux0.IN0
in_1[0] => Mux15.IN1
in_1[1] => Mux14.IN1
in_1[2] => Mux13.IN1
in_1[3] => Mux12.IN1
in_1[4] => Mux11.IN1
in_1[5] => Mux10.IN1
in_1[6] => Mux9.IN1
in_1[7] => Mux8.IN1
in_1[8] => Mux7.IN1
in_1[9] => Mux6.IN1
in_1[10] => Mux5.IN1
in_1[11] => Mux4.IN1
in_1[12] => Mux3.IN1
in_1[13] => Mux2.IN1
in_1[14] => Mux1.IN1
in_1[15] => Mux0.IN1
in_2[0] => Mux15.IN2
in_2[1] => Mux14.IN2
in_2[2] => Mux13.IN2
in_2[3] => Mux12.IN2
in_2[4] => Mux11.IN2
in_2[5] => Mux10.IN2
in_2[6] => Mux9.IN2
in_2[7] => Mux8.IN2
in_2[8] => Mux7.IN2
in_2[9] => Mux6.IN2
in_2[10] => Mux5.IN2
in_2[11] => Mux4.IN2
in_2[12] => Mux3.IN2
in_2[13] => Mux2.IN2
in_2[14] => Mux1.IN2
in_2[15] => Mux0.IN2
in_3[0] => Mux15.IN3
in_3[1] => Mux14.IN3
in_3[2] => Mux13.IN3
in_3[3] => Mux12.IN3
in_3[4] => Mux11.IN3
in_3[5] => Mux10.IN3
in_3[6] => Mux9.IN3
in_3[7] => Mux8.IN3
in_3[8] => Mux7.IN3
in_3[9] => Mux6.IN3
in_3[10] => Mux5.IN3
in_3[11] => Mux4.IN3
in_3[12] => Mux3.IN3
in_3[13] => Mux2.IN3
in_3[14] => Mux1.IN3
in_3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|inc_decBlk:INC_DEC
input1[0] => Add0.IN16
input1[0] => Add1.IN32
input1[1] => Add0.IN15
input1[1] => Add1.IN31
input1[2] => Add0.IN14
input1[2] => Add1.IN30
input1[3] => Add0.IN13
input1[3] => Add1.IN29
input1[4] => Add0.IN12
input1[4] => Add1.IN28
input1[5] => Add0.IN11
input1[5] => Add1.IN27
input1[6] => Add0.IN10
input1[6] => Add1.IN26
input1[7] => Add0.IN9
input1[7] => Add1.IN25
input1[8] => Add0.IN8
input1[8] => Add1.IN24
input1[9] => Add0.IN7
input1[9] => Add1.IN23
input1[10] => Add0.IN6
input1[10] => Add1.IN22
input1[11] => Add0.IN5
input1[11] => Add1.IN21
input1[12] => Add0.IN4
input1[12] => Add1.IN20
input1[13] => Add0.IN3
input1[13] => Add1.IN19
input1[14] => Add0.IN2
input1[14] => Add1.IN18
input1[15] => Add0.IN1
input1[15] => Add1.IN17
input2[0] => Add0.IN32
input2[0] => Add1.IN16
input2[1] => Add0.IN31
input2[1] => Add1.IN15
input2[2] => Add0.IN30
input2[2] => Add1.IN14
input2[3] => Add0.IN29
input2[3] => Add1.IN13
input2[4] => Add0.IN28
input2[4] => Add1.IN12
input2[5] => Add0.IN27
input2[5] => Add1.IN11
input2[6] => Add0.IN26
input2[6] => Add1.IN10
input2[7] => Add0.IN25
input2[7] => Add1.IN9
input2[8] => Add0.IN24
input2[8] => Add1.IN8
input2[9] => Add0.IN23
input2[9] => Add1.IN7
input2[10] => Add0.IN22
input2[10] => Add1.IN6
input2[11] => Add0.IN21
input2[11] => Add1.IN5
input2[12] => Add0.IN20
input2[12] => Add1.IN4
input2[13] => Add0.IN19
input2[13] => Add1.IN3
input2[14] => Add0.IN18
input2[14] => Add1.IN2
input2[15] => Add0.IN17
input2[15] => Add1.IN1
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
add => output_us.OUTPUTSELECT
output[0] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output_us.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output_us.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:JUMP_H
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:JUMP_L
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|internalArch_s8:U_inArch|regWidth_s8:EXT
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|externalArch_s8:U_extARCH
in1[0] => Mux7.IN0
in1[1] => Mux6.IN0
in1[2] => Mux5.IN0
in1[3] => Mux4.IN0
in1[4] => Mux3.IN0
in1[5] => Mux2.IN0
in1[6] => Mux1.IN0
in1[7] => Mux0.IN0
in0[0] => Mux7.IN1
in0[1] => Mux6.IN1
in0[2] => Mux5.IN1
in0[3] => Mux4.IN1
in0[4] => Mux3.IN1
in0[5] => Mux2.IN1
in0[6] => Mux1.IN1
in0[7] => Mux0.IN1
RAM[0] => Mux7.IN2
RAM[1] => Mux6.IN2
RAM[2] => Mux5.IN2
RAM[3] => Mux4.IN2
RAM[4] => Mux3.IN2
RAM[5] => Mux2.IN2
RAM[6] => Mux1.IN2
RAM[7] => Mux0.IN2
internal[0] => Mux7.IN3
internal[1] => Mux6.IN3
internal[2] => Mux5.IN3
internal[3] => Mux4.IN3
internal[4] => Mux3.IN3
internal[5] => Mux2.IN3
internal[6] => Mux1.IN3
internal[7] => Mux0.IN3
connect[0] => Mux0.IN5
connect[0] => Mux1.IN5
connect[0] => Mux2.IN5
connect[0] => Mux3.IN5
connect[0] => Mux4.IN5
connect[0] => Mux5.IN5
connect[0] => Mux6.IN5
connect[0] => Mux7.IN5
connect[1] => Mux0.IN4
connect[1] => Mux1.IN4
connect[1] => Mux2.IN4
connect[1] => Mux3.IN4
connect[1] => Mux4.IN4
connect[1] => Mux5.IN4
connect[1] => Mux6.IN4
connect[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|ctrl_s8:U_CTRL
clk => state~1.DATAIN
rst => state~3.DATAIN
IR[0] => Mux0.IN40
IR[0] => Mux1.IN40
IR[0] => Mux2.IN40
IR[0] => Mux3.IN40
IR[0] => Mux4.IN40
IR[0] => Mux5.IN40
IR[0] => Mux6.IN40
IR[0] => Mux7.IN40
IR[0] => Mux8.IN40
IR[0] => Mux9.IN40
IR[0] => Mux10.IN40
IR[0] => Mux11.IN40
IR[0] => Mux12.IN40
IR[0] => Mux13.IN40
IR[0] => Mux14.IN40
IR[0] => Mux15.IN40
IR[0] => Mux16.IN40
IR[0] => Mux17.IN40
IR[0] => Mux18.IN40
IR[0] => Mux19.IN40
IR[0] => Mux20.IN40
IR[0] => Mux21.IN40
IR[0] => Mux22.IN40
IR[0] => Mux23.IN40
IR[0] => Mux24.IN40
IR[0] => Mux25.IN40
IR[0] => Mux26.IN40
IR[0] => Mux27.IN40
IR[0] => Mux28.IN40
IR[0] => Mux29.IN40
IR[0] => Mux30.IN40
IR[0] => Mux31.IN40
IR[0] => Mux32.IN40
IR[0] => Mux33.IN40
IR[0] => Mux34.IN40
IR[0] => Mux35.IN40
IR[0] => Mux36.IN40
IR[0] => Mux37.IN40
IR[0] => Mux38.IN40
IR[0] => Mux39.IN40
IR[0] => Mux40.IN40
IR[0] => Mux41.IN40
IR[0] => Mux42.IN40
IR[0] => Mux43.IN40
IR[0] => Mux44.IN40
IR[0] => Mux45.IN40
IR[0] => Mux46.IN40
IR[0] => Mux47.IN40
IR[0] => Mux48.IN40
IR[0] => Mux49.IN40
IR[0] => Mux50.IN40
IR[0] => Mux51.IN40
IR[0] => Mux52.IN40
IR[0] => Mux53.IN40
IR[0] => Mux54.IN40
IR[0] => Mux55.IN40
IR[0] => Mux56.IN40
IR[0] => Mux57.IN40
IR[0] => Mux58.IN40
IR[0] => Mux59.IN40
IR[0] => Mux60.IN40
IR[0] => Mux61.IN40
IR[0] => Mux62.IN40
IR[0] => Mux63.IN40
IR[0] => Mux64.IN40
IR[0] => Mux65.IN40
IR[0] => Mux66.IN40
IR[0] => Mux67.IN40
IR[0] => Mux68.IN40
IR[0] => Mux69.IN40
IR[0] => Mux70.IN40
IR[0] => Mux71.IN40
IR[0] => Mux72.IN40
IR[0] => Mux73.IN40
IR[0] => Mux74.IN40
IR[0] => Mux75.IN40
IR[0] => Mux76.IN40
IR[0] => Mux77.IN40
IR[0] => Mux78.IN40
IR[0] => Mux79.IN40
IR[0] => Mux80.IN40
IR[0] => Mux81.IN40
IR[0] => Mux82.IN40
IR[0] => Mux83.IN40
IR[0] => Mux84.IN40
IR[0] => Mux85.IN40
IR[0] => Mux86.IN40
IR[0] => Mux87.IN40
IR[0] => Mux88.IN40
IR[0] => Mux89.IN40
IR[0] => Mux90.IN40
IR[0] => Mux91.IN40
IR[0] => Mux92.IN40
IR[0] => Mux93.IN40
IR[0] => Mux94.IN40
IR[0] => Mux95.IN40
IR[0] => Mux96.IN40
IR[0] => Mux97.IN40
IR[0] => Mux98.IN40
IR[0] => Mux99.IN40
IR[0] => Mux100.IN40
IR[0] => Mux101.IN40
IR[0] => Mux102.IN40
IR[0] => Mux103.IN40
IR[0] => Mux104.IN40
IR[0] => Mux105.IN40
IR[0] => Mux106.IN40
IR[0] => Mux107.IN40
IR[0] => Mux108.IN40
IR[0] => Mux109.IN40
IR[0] => Mux110.IN40
IR[0] => Mux111.IN40
IR[0] => Mux112.IN40
IR[0] => Mux113.IN40
IR[0] => Mux114.IN40
IR[0] => Mux115.IN40
IR[0] => Mux116.IN40
IR[0] => Mux117.IN40
IR[0] => Mux118.IN40
IR[0] => Mux119.IN40
IR[0] => Mux120.IN40
IR[0] => Mux121.IN40
IR[0] => Mux122.IN40
IR[0] => Mux123.IN40
IR[0] => Mux124.IN40
IR[0] => Mux125.IN40
IR[0] => Mux126.IN40
IR[0] => Mux127.IN40
IR[0] => Mux128.IN40
IR[0] => Mux129.IN40
IR[0] => Mux130.IN40
IR[0] => Equal0.IN3
IR[0] => Equal1.IN3
IR[0] => Equal2.IN3
IR[0] => Equal3.IN1
IR[1] => Mux0.IN39
IR[1] => Mux1.IN39
IR[1] => Mux2.IN39
IR[1] => Mux3.IN39
IR[1] => Mux4.IN39
IR[1] => Mux5.IN39
IR[1] => Mux6.IN39
IR[1] => Mux7.IN39
IR[1] => Mux8.IN39
IR[1] => Mux9.IN39
IR[1] => Mux10.IN39
IR[1] => Mux11.IN39
IR[1] => Mux12.IN39
IR[1] => Mux13.IN39
IR[1] => Mux14.IN39
IR[1] => Mux15.IN39
IR[1] => Mux16.IN39
IR[1] => Mux17.IN39
IR[1] => Mux18.IN39
IR[1] => Mux19.IN39
IR[1] => Mux20.IN39
IR[1] => Mux21.IN39
IR[1] => Mux22.IN39
IR[1] => Mux23.IN39
IR[1] => Mux24.IN39
IR[1] => Mux25.IN39
IR[1] => Mux26.IN39
IR[1] => Mux27.IN39
IR[1] => Mux28.IN39
IR[1] => Mux29.IN39
IR[1] => Mux30.IN39
IR[1] => Mux31.IN39
IR[1] => Mux32.IN39
IR[1] => Mux33.IN39
IR[1] => Mux34.IN39
IR[1] => Mux35.IN39
IR[1] => Mux36.IN39
IR[1] => Mux37.IN39
IR[1] => Mux38.IN39
IR[1] => Mux39.IN39
IR[1] => Mux40.IN39
IR[1] => Mux41.IN39
IR[1] => Mux42.IN39
IR[1] => Mux43.IN39
IR[1] => Mux44.IN39
IR[1] => Mux45.IN39
IR[1] => Mux46.IN39
IR[1] => Mux47.IN39
IR[1] => Mux48.IN39
IR[1] => Mux49.IN39
IR[1] => Mux50.IN39
IR[1] => Mux51.IN39
IR[1] => Mux52.IN39
IR[1] => Mux53.IN39
IR[1] => Mux54.IN39
IR[1] => Mux55.IN39
IR[1] => Mux56.IN39
IR[1] => Mux57.IN39
IR[1] => Mux58.IN39
IR[1] => Mux59.IN39
IR[1] => Mux60.IN39
IR[1] => Mux61.IN39
IR[1] => Mux62.IN39
IR[1] => Mux63.IN39
IR[1] => Mux64.IN39
IR[1] => Mux65.IN39
IR[1] => Mux66.IN39
IR[1] => Mux67.IN39
IR[1] => Mux68.IN39
IR[1] => Mux69.IN39
IR[1] => Mux70.IN39
IR[1] => Mux71.IN39
IR[1] => Mux72.IN39
IR[1] => Mux73.IN39
IR[1] => Mux74.IN39
IR[1] => Mux75.IN39
IR[1] => Mux76.IN39
IR[1] => Mux77.IN39
IR[1] => Mux78.IN39
IR[1] => Mux79.IN39
IR[1] => Mux80.IN39
IR[1] => Mux81.IN39
IR[1] => Mux82.IN39
IR[1] => Mux83.IN39
IR[1] => Mux84.IN39
IR[1] => Mux85.IN39
IR[1] => Mux86.IN39
IR[1] => Mux87.IN39
IR[1] => Mux88.IN39
IR[1] => Mux89.IN39
IR[1] => Mux90.IN39
IR[1] => Mux91.IN39
IR[1] => Mux92.IN39
IR[1] => Mux93.IN39
IR[1] => Mux94.IN39
IR[1] => Mux95.IN39
IR[1] => Mux96.IN39
IR[1] => Mux97.IN39
IR[1] => Mux98.IN39
IR[1] => Mux99.IN39
IR[1] => Mux100.IN39
IR[1] => Mux101.IN39
IR[1] => Mux102.IN39
IR[1] => Mux103.IN39
IR[1] => Mux104.IN39
IR[1] => Mux105.IN39
IR[1] => Mux106.IN39
IR[1] => Mux107.IN39
IR[1] => Mux108.IN39
IR[1] => Mux109.IN39
IR[1] => Mux110.IN39
IR[1] => Mux111.IN39
IR[1] => Mux112.IN39
IR[1] => Mux113.IN39
IR[1] => Mux114.IN39
IR[1] => Mux115.IN39
IR[1] => Mux116.IN39
IR[1] => Mux117.IN39
IR[1] => Mux118.IN39
IR[1] => Mux119.IN39
IR[1] => Mux120.IN39
IR[1] => Mux121.IN39
IR[1] => Mux122.IN39
IR[1] => Mux123.IN39
IR[1] => Mux124.IN39
IR[1] => Mux125.IN39
IR[1] => Mux126.IN39
IR[1] => Mux127.IN39
IR[1] => Mux128.IN39
IR[1] => Mux129.IN39
IR[1] => Mux130.IN39
IR[1] => Equal0.IN2
IR[1] => Equal1.IN0
IR[1] => Equal2.IN2
IR[1] => Equal3.IN3
IR[2] => Mux0.IN38
IR[2] => Mux1.IN38
IR[2] => Mux2.IN38
IR[2] => Mux3.IN38
IR[2] => Mux4.IN38
IR[2] => Mux5.IN38
IR[2] => Mux6.IN38
IR[2] => Mux7.IN38
IR[2] => Mux8.IN38
IR[2] => Mux9.IN38
IR[2] => Mux10.IN38
IR[2] => Mux11.IN38
IR[2] => Mux12.IN38
IR[2] => Mux13.IN38
IR[2] => Mux14.IN38
IR[2] => Mux15.IN38
IR[2] => Mux16.IN38
IR[2] => Mux17.IN38
IR[2] => Mux18.IN38
IR[2] => Mux19.IN38
IR[2] => Mux20.IN38
IR[2] => Mux21.IN38
IR[2] => Mux22.IN38
IR[2] => Mux23.IN38
IR[2] => Mux24.IN38
IR[2] => Mux25.IN38
IR[2] => Mux26.IN38
IR[2] => Mux27.IN38
IR[2] => Mux28.IN38
IR[2] => Mux29.IN38
IR[2] => Mux30.IN38
IR[2] => Mux31.IN38
IR[2] => Mux32.IN38
IR[2] => Mux33.IN38
IR[2] => Mux34.IN38
IR[2] => Mux35.IN38
IR[2] => Mux36.IN38
IR[2] => Mux37.IN38
IR[2] => Mux38.IN38
IR[2] => Mux39.IN38
IR[2] => Mux40.IN38
IR[2] => Mux41.IN38
IR[2] => Mux42.IN38
IR[2] => Mux43.IN38
IR[2] => Mux44.IN38
IR[2] => Mux45.IN38
IR[2] => Mux46.IN38
IR[2] => Mux47.IN38
IR[2] => Mux48.IN38
IR[2] => Mux49.IN38
IR[2] => Mux50.IN38
IR[2] => Mux51.IN38
IR[2] => Mux52.IN38
IR[2] => Mux53.IN38
IR[2] => Mux54.IN38
IR[2] => Mux55.IN38
IR[2] => Mux56.IN38
IR[2] => Mux57.IN38
IR[2] => Mux58.IN38
IR[2] => Mux59.IN38
IR[2] => Mux60.IN38
IR[2] => Mux61.IN38
IR[2] => Mux62.IN38
IR[2] => Mux63.IN38
IR[2] => Mux64.IN38
IR[2] => Mux65.IN38
IR[2] => Mux66.IN38
IR[2] => Mux67.IN38
IR[2] => Mux68.IN38
IR[2] => Mux69.IN38
IR[2] => Mux70.IN38
IR[2] => Mux71.IN38
IR[2] => Mux72.IN38
IR[2] => Mux73.IN38
IR[2] => Mux74.IN38
IR[2] => Mux75.IN38
IR[2] => Mux76.IN38
IR[2] => Mux77.IN38
IR[2] => Mux78.IN38
IR[2] => Mux79.IN38
IR[2] => Mux80.IN38
IR[2] => Mux81.IN38
IR[2] => Mux82.IN38
IR[2] => Mux83.IN38
IR[2] => Mux84.IN38
IR[2] => Mux85.IN38
IR[2] => Mux86.IN38
IR[2] => Mux87.IN38
IR[2] => Mux88.IN38
IR[2] => Mux89.IN38
IR[2] => Mux90.IN38
IR[2] => Mux91.IN38
IR[2] => Mux92.IN38
IR[2] => Mux93.IN38
IR[2] => Mux94.IN38
IR[2] => Mux95.IN38
IR[2] => Mux96.IN38
IR[2] => Mux97.IN38
IR[2] => Mux98.IN38
IR[2] => Mux99.IN38
IR[2] => Mux100.IN38
IR[2] => Mux101.IN38
IR[2] => Mux102.IN38
IR[2] => Mux103.IN38
IR[2] => Mux104.IN38
IR[2] => Mux105.IN38
IR[2] => Mux106.IN38
IR[2] => Mux107.IN38
IR[2] => Mux108.IN38
IR[2] => Mux109.IN38
IR[2] => Mux110.IN38
IR[2] => Mux111.IN38
IR[2] => Mux112.IN38
IR[2] => Mux113.IN38
IR[2] => Mux114.IN38
IR[2] => Mux115.IN38
IR[2] => Mux116.IN38
IR[2] => Mux117.IN38
IR[2] => Mux118.IN38
IR[2] => Mux119.IN38
IR[2] => Mux120.IN38
IR[2] => Mux121.IN38
IR[2] => Mux122.IN38
IR[2] => Mux123.IN38
IR[2] => Mux124.IN38
IR[2] => Mux125.IN38
IR[2] => Mux126.IN38
IR[2] => Mux127.IN38
IR[2] => Mux128.IN38
IR[2] => Mux129.IN38
IR[2] => Mux130.IN38
IR[2] => Equal0.IN1
IR[2] => Equal1.IN2
IR[2] => Equal2.IN0
IR[2] => Equal3.IN0
IR[3] => Mux0.IN37
IR[3] => Mux1.IN37
IR[3] => Mux2.IN37
IR[3] => Mux3.IN37
IR[3] => Mux4.IN37
IR[3] => Mux5.IN37
IR[3] => Mux6.IN37
IR[3] => Mux7.IN37
IR[3] => Mux8.IN37
IR[3] => Mux9.IN37
IR[3] => Mux10.IN37
IR[3] => Mux11.IN37
IR[3] => Mux12.IN37
IR[3] => Mux13.IN37
IR[3] => Mux14.IN37
IR[3] => Mux15.IN37
IR[3] => Mux16.IN37
IR[3] => Mux17.IN37
IR[3] => Mux18.IN37
IR[3] => Mux19.IN37
IR[3] => Mux20.IN37
IR[3] => Mux21.IN37
IR[3] => Mux22.IN37
IR[3] => Mux23.IN37
IR[3] => Mux24.IN37
IR[3] => Mux25.IN37
IR[3] => Mux26.IN37
IR[3] => Mux27.IN37
IR[3] => Mux28.IN37
IR[3] => Mux29.IN37
IR[3] => Mux30.IN37
IR[3] => Mux31.IN37
IR[3] => Mux32.IN37
IR[3] => Mux33.IN37
IR[3] => Mux34.IN37
IR[3] => Mux35.IN37
IR[3] => Mux36.IN37
IR[3] => Mux37.IN37
IR[3] => Mux38.IN37
IR[3] => Mux39.IN37
IR[3] => Mux40.IN37
IR[3] => Mux41.IN37
IR[3] => Mux42.IN37
IR[3] => Mux43.IN37
IR[3] => Mux44.IN37
IR[3] => Mux45.IN37
IR[3] => Mux46.IN37
IR[3] => Mux47.IN37
IR[3] => Mux48.IN37
IR[3] => Mux49.IN37
IR[3] => Mux50.IN37
IR[3] => Mux51.IN37
IR[3] => Mux52.IN37
IR[3] => Mux53.IN37
IR[3] => Mux54.IN37
IR[3] => Mux55.IN37
IR[3] => Mux56.IN37
IR[3] => Mux57.IN37
IR[3] => Mux58.IN37
IR[3] => Mux59.IN37
IR[3] => Mux60.IN37
IR[3] => Mux61.IN37
IR[3] => Mux62.IN37
IR[3] => Mux63.IN37
IR[3] => Mux64.IN37
IR[3] => Mux65.IN37
IR[3] => Mux66.IN37
IR[3] => Mux67.IN37
IR[3] => Mux68.IN37
IR[3] => Mux69.IN37
IR[3] => Mux70.IN37
IR[3] => Mux71.IN37
IR[3] => Mux72.IN37
IR[3] => Mux73.IN37
IR[3] => Mux74.IN37
IR[3] => Mux75.IN37
IR[3] => Mux76.IN37
IR[3] => Mux77.IN37
IR[3] => Mux78.IN37
IR[3] => Mux79.IN37
IR[3] => Mux80.IN37
IR[3] => Mux81.IN37
IR[3] => Mux82.IN37
IR[3] => Mux83.IN37
IR[3] => Mux84.IN37
IR[3] => Mux85.IN37
IR[3] => Mux86.IN37
IR[3] => Mux87.IN37
IR[3] => Mux88.IN37
IR[3] => Mux89.IN37
IR[3] => Mux90.IN37
IR[3] => Mux91.IN37
IR[3] => Mux92.IN37
IR[3] => Mux93.IN37
IR[3] => Mux94.IN37
IR[3] => Mux95.IN37
IR[3] => Mux96.IN37
IR[3] => Mux97.IN37
IR[3] => Mux98.IN37
IR[3] => Mux99.IN37
IR[3] => Mux100.IN37
IR[3] => Mux101.IN37
IR[3] => Mux102.IN37
IR[3] => Mux103.IN37
IR[3] => Mux104.IN37
IR[3] => Mux105.IN37
IR[3] => Mux106.IN37
IR[3] => Mux107.IN37
IR[3] => Mux108.IN37
IR[3] => Mux109.IN37
IR[3] => Mux110.IN37
IR[3] => Mux111.IN37
IR[3] => Mux112.IN37
IR[3] => Mux113.IN37
IR[3] => Mux114.IN37
IR[3] => Mux115.IN37
IR[3] => Mux116.IN37
IR[3] => Mux117.IN37
IR[3] => Mux118.IN37
IR[3] => Mux119.IN37
IR[3] => Mux120.IN37
IR[3] => Mux121.IN37
IR[3] => Mux122.IN37
IR[3] => Mux123.IN37
IR[3] => Mux124.IN37
IR[3] => Mux125.IN37
IR[3] => Mux126.IN37
IR[3] => Mux127.IN37
IR[3] => Mux128.IN37
IR[3] => Mux129.IN37
IR[3] => Mux130.IN37
IR[3] => Equal0.IN0
IR[3] => Equal1.IN1
IR[3] => Equal2.IN1
IR[3] => Equal3.IN2
IR[4] => Mux0.IN36
IR[4] => Mux1.IN36
IR[4] => Mux2.IN36
IR[4] => Mux3.IN36
IR[4] => Mux4.IN36
IR[4] => Mux5.IN36
IR[4] => Mux6.IN36
IR[4] => Mux7.IN36
IR[4] => Mux8.IN36
IR[4] => Mux9.IN36
IR[4] => Mux10.IN36
IR[4] => Mux11.IN36
IR[4] => Mux12.IN36
IR[4] => Mux13.IN36
IR[4] => Mux14.IN36
IR[4] => Mux15.IN36
IR[4] => Mux16.IN36
IR[4] => Mux17.IN36
IR[4] => Mux18.IN36
IR[4] => Mux19.IN36
IR[4] => Mux20.IN36
IR[4] => Mux21.IN36
IR[4] => Mux22.IN36
IR[4] => Mux23.IN36
IR[4] => Mux24.IN36
IR[4] => Mux25.IN36
IR[4] => Mux26.IN36
IR[4] => Mux27.IN36
IR[4] => Mux28.IN36
IR[4] => Mux29.IN36
IR[4] => Mux30.IN36
IR[4] => Mux31.IN36
IR[4] => Mux32.IN36
IR[4] => Mux33.IN36
IR[4] => Mux34.IN36
IR[4] => Mux35.IN36
IR[4] => Mux36.IN36
IR[4] => Mux37.IN36
IR[4] => Mux38.IN36
IR[4] => Mux39.IN36
IR[4] => Mux40.IN36
IR[4] => Mux41.IN36
IR[4] => Mux42.IN36
IR[4] => Mux43.IN36
IR[4] => Mux44.IN36
IR[4] => Mux45.IN36
IR[4] => Mux46.IN36
IR[4] => Mux47.IN36
IR[4] => Mux48.IN36
IR[4] => Mux49.IN36
IR[4] => Mux50.IN36
IR[4] => Mux51.IN36
IR[4] => Mux52.IN36
IR[4] => Mux53.IN36
IR[4] => Mux54.IN36
IR[4] => Mux55.IN36
IR[4] => Mux56.IN36
IR[4] => Mux57.IN36
IR[4] => Mux58.IN36
IR[4] => Mux59.IN36
IR[4] => Mux60.IN36
IR[4] => Mux61.IN36
IR[4] => Mux62.IN36
IR[4] => Mux63.IN36
IR[4] => Mux64.IN36
IR[4] => Mux65.IN36
IR[4] => Mux66.IN36
IR[4] => Mux67.IN36
IR[4] => Mux68.IN36
IR[4] => Mux69.IN36
IR[4] => Mux70.IN36
IR[4] => Mux71.IN36
IR[4] => Mux72.IN36
IR[4] => Mux73.IN36
IR[4] => Mux74.IN36
IR[4] => Mux75.IN36
IR[4] => Mux76.IN36
IR[4] => Mux77.IN36
IR[4] => Mux78.IN36
IR[4] => Mux79.IN36
IR[4] => Mux80.IN36
IR[4] => Mux81.IN36
IR[4] => Mux82.IN36
IR[4] => Mux83.IN36
IR[4] => Mux84.IN36
IR[4] => Mux85.IN36
IR[4] => Mux86.IN36
IR[4] => Mux87.IN36
IR[4] => Mux88.IN36
IR[4] => Mux89.IN36
IR[4] => Mux90.IN36
IR[4] => Mux91.IN36
IR[4] => Mux92.IN36
IR[4] => Mux93.IN36
IR[4] => Mux94.IN36
IR[4] => Mux95.IN36
IR[4] => Mux96.IN36
IR[4] => Mux97.IN36
IR[4] => Mux98.IN36
IR[4] => Mux99.IN36
IR[4] => Mux100.IN36
IR[4] => Mux101.IN36
IR[4] => Mux102.IN36
IR[4] => Mux103.IN36
IR[4] => Mux104.IN36
IR[4] => Mux105.IN36
IR[4] => Mux106.IN36
IR[4] => Mux107.IN36
IR[4] => Mux108.IN36
IR[4] => Mux109.IN36
IR[4] => Mux110.IN36
IR[4] => Mux111.IN36
IR[4] => Mux112.IN36
IR[4] => Mux113.IN36
IR[4] => Mux114.IN36
IR[4] => Mux115.IN36
IR[4] => Mux116.IN36
IR[4] => Mux117.IN36
IR[4] => Mux118.IN36
IR[4] => Mux119.IN36
IR[4] => Mux120.IN36
IR[4] => Mux121.IN36
IR[4] => Mux122.IN36
IR[4] => Mux123.IN36
IR[4] => Mux124.IN36
IR[4] => Mux125.IN36
IR[4] => Mux126.IN36
IR[4] => Mux127.IN36
IR[4] => Mux128.IN36
IR[4] => Mux129.IN36
IR[4] => Mux130.IN36
IR[5] => Mux0.IN35
IR[5] => Mux1.IN35
IR[5] => Mux2.IN35
IR[5] => Mux3.IN35
IR[5] => Mux4.IN35
IR[5] => Mux5.IN35
IR[5] => Mux6.IN35
IR[5] => Mux7.IN35
IR[5] => Mux8.IN35
IR[5] => Mux9.IN35
IR[5] => Mux10.IN35
IR[5] => Mux11.IN35
IR[5] => Mux12.IN35
IR[5] => Mux13.IN35
IR[5] => Mux14.IN35
IR[5] => Mux15.IN35
IR[5] => Mux16.IN35
IR[5] => Mux17.IN35
IR[5] => Mux18.IN35
IR[5] => Mux19.IN35
IR[5] => Mux20.IN35
IR[5] => Mux21.IN35
IR[5] => Mux22.IN35
IR[5] => Mux23.IN35
IR[5] => Mux24.IN35
IR[5] => Mux25.IN35
IR[5] => Mux26.IN35
IR[5] => Mux27.IN35
IR[5] => Mux28.IN35
IR[5] => Mux29.IN35
IR[5] => Mux30.IN35
IR[5] => Mux31.IN35
IR[5] => Mux32.IN35
IR[5] => Mux33.IN35
IR[5] => Mux34.IN35
IR[5] => Mux35.IN35
IR[5] => Mux36.IN35
IR[5] => Mux37.IN35
IR[5] => Mux38.IN35
IR[5] => Mux39.IN35
IR[5] => Mux40.IN35
IR[5] => Mux41.IN35
IR[5] => Mux42.IN35
IR[5] => Mux43.IN35
IR[5] => Mux44.IN35
IR[5] => Mux45.IN35
IR[5] => Mux46.IN35
IR[5] => Mux47.IN35
IR[5] => Mux48.IN35
IR[5] => Mux49.IN35
IR[5] => Mux50.IN35
IR[5] => Mux51.IN35
IR[5] => Mux52.IN35
IR[5] => Mux53.IN35
IR[5] => Mux54.IN35
IR[5] => Mux55.IN35
IR[5] => Mux56.IN35
IR[5] => Mux57.IN35
IR[5] => Mux58.IN35
IR[5] => Mux59.IN35
IR[5] => Mux60.IN35
IR[5] => Mux61.IN35
IR[5] => Mux62.IN35
IR[5] => Mux63.IN35
IR[5] => Mux64.IN35
IR[5] => Mux65.IN35
IR[5] => Mux66.IN35
IR[5] => Mux67.IN35
IR[5] => Mux68.IN35
IR[5] => Mux69.IN35
IR[5] => Mux70.IN35
IR[5] => Mux71.IN35
IR[5] => Mux72.IN35
IR[5] => Mux73.IN35
IR[5] => Mux74.IN35
IR[5] => Mux75.IN35
IR[5] => Mux76.IN35
IR[5] => Mux77.IN35
IR[5] => Mux78.IN35
IR[5] => Mux79.IN35
IR[5] => Mux80.IN35
IR[5] => Mux81.IN35
IR[5] => Mux82.IN35
IR[5] => Mux83.IN35
IR[5] => Mux84.IN35
IR[5] => Mux85.IN35
IR[5] => Mux86.IN35
IR[5] => Mux87.IN35
IR[5] => Mux88.IN35
IR[5] => Mux89.IN35
IR[5] => Mux90.IN35
IR[5] => Mux91.IN35
IR[5] => Mux92.IN35
IR[5] => Mux93.IN35
IR[5] => Mux94.IN35
IR[5] => Mux95.IN35
IR[5] => Mux96.IN35
IR[5] => Mux97.IN35
IR[5] => Mux98.IN35
IR[5] => Mux99.IN35
IR[5] => Mux100.IN35
IR[5] => Mux101.IN35
IR[5] => Mux102.IN35
IR[5] => Mux103.IN35
IR[5] => Mux104.IN35
IR[5] => Mux105.IN35
IR[5] => Mux106.IN35
IR[5] => Mux107.IN35
IR[5] => Mux108.IN35
IR[5] => Mux109.IN35
IR[5] => Mux110.IN35
IR[5] => Mux111.IN35
IR[5] => Mux112.IN35
IR[5] => Mux113.IN35
IR[5] => Mux114.IN35
IR[5] => Mux115.IN35
IR[5] => Mux116.IN35
IR[5] => Mux117.IN35
IR[5] => Mux118.IN35
IR[5] => Mux119.IN35
IR[5] => Mux120.IN35
IR[5] => Mux121.IN35
IR[5] => Mux122.IN35
IR[5] => Mux123.IN35
IR[5] => Mux124.IN35
IR[5] => Mux125.IN35
IR[5] => Mux126.IN35
IR[5] => Mux127.IN35
IR[5] => Mux128.IN35
IR[5] => Mux129.IN35
IR[5] => Mux130.IN35
IR[6] => Mux0.IN34
IR[6] => Mux1.IN34
IR[6] => Mux2.IN34
IR[6] => Mux3.IN34
IR[6] => Mux4.IN34
IR[6] => Mux5.IN34
IR[6] => Mux6.IN34
IR[6] => Mux7.IN34
IR[6] => Mux8.IN34
IR[6] => Mux9.IN34
IR[6] => Mux10.IN34
IR[6] => Mux11.IN34
IR[6] => Mux12.IN34
IR[6] => Mux13.IN34
IR[6] => Mux14.IN34
IR[6] => Mux15.IN34
IR[6] => Mux16.IN34
IR[6] => Mux17.IN34
IR[6] => Mux18.IN34
IR[6] => Mux19.IN34
IR[6] => Mux20.IN34
IR[6] => Mux21.IN34
IR[6] => Mux22.IN34
IR[6] => Mux23.IN34
IR[6] => Mux24.IN34
IR[6] => Mux25.IN34
IR[6] => Mux26.IN34
IR[6] => Mux27.IN34
IR[6] => Mux28.IN34
IR[6] => Mux29.IN34
IR[6] => Mux30.IN34
IR[6] => Mux31.IN34
IR[6] => Mux32.IN34
IR[6] => Mux33.IN34
IR[6] => Mux34.IN34
IR[6] => Mux35.IN34
IR[6] => Mux36.IN34
IR[6] => Mux37.IN34
IR[6] => Mux38.IN34
IR[6] => Mux39.IN34
IR[6] => Mux40.IN34
IR[6] => Mux41.IN34
IR[6] => Mux42.IN34
IR[6] => Mux43.IN34
IR[6] => Mux44.IN34
IR[6] => Mux45.IN34
IR[6] => Mux46.IN34
IR[6] => Mux47.IN34
IR[6] => Mux48.IN34
IR[6] => Mux49.IN34
IR[6] => Mux50.IN34
IR[6] => Mux51.IN34
IR[6] => Mux52.IN34
IR[6] => Mux53.IN34
IR[6] => Mux54.IN34
IR[6] => Mux55.IN34
IR[6] => Mux56.IN34
IR[6] => Mux57.IN34
IR[6] => Mux58.IN34
IR[6] => Mux59.IN34
IR[6] => Mux60.IN34
IR[6] => Mux61.IN34
IR[6] => Mux62.IN34
IR[6] => Mux63.IN34
IR[6] => Mux64.IN34
IR[6] => Mux65.IN34
IR[6] => Mux66.IN34
IR[6] => Mux67.IN34
IR[6] => Mux68.IN34
IR[6] => Mux69.IN34
IR[6] => Mux70.IN34
IR[6] => Mux71.IN34
IR[6] => Mux72.IN34
IR[6] => Mux73.IN34
IR[6] => Mux74.IN34
IR[6] => Mux75.IN34
IR[6] => Mux76.IN34
IR[6] => Mux77.IN34
IR[6] => Mux78.IN34
IR[6] => Mux79.IN34
IR[6] => Mux80.IN34
IR[6] => Mux81.IN34
IR[6] => Mux82.IN34
IR[6] => Mux83.IN34
IR[6] => Mux84.IN34
IR[6] => Mux85.IN34
IR[6] => Mux86.IN34
IR[6] => Mux87.IN34
IR[6] => Mux88.IN34
IR[6] => Mux89.IN34
IR[6] => Mux90.IN34
IR[6] => Mux91.IN34
IR[6] => Mux92.IN34
IR[6] => Mux93.IN34
IR[6] => Mux94.IN34
IR[6] => Mux95.IN34
IR[6] => Mux96.IN34
IR[6] => Mux97.IN34
IR[6] => Mux98.IN34
IR[6] => Mux99.IN34
IR[6] => Mux100.IN34
IR[6] => Mux101.IN34
IR[6] => Mux102.IN34
IR[6] => Mux103.IN34
IR[6] => Mux104.IN34
IR[6] => Mux105.IN34
IR[6] => Mux106.IN34
IR[6] => Mux107.IN34
IR[6] => Mux108.IN34
IR[6] => Mux109.IN34
IR[6] => Mux110.IN34
IR[6] => Mux111.IN34
IR[6] => Mux112.IN34
IR[6] => Mux113.IN34
IR[6] => Mux114.IN34
IR[6] => Mux115.IN34
IR[6] => Mux116.IN34
IR[6] => Mux117.IN34
IR[6] => Mux118.IN34
IR[6] => Mux119.IN34
IR[6] => Mux120.IN34
IR[6] => Mux121.IN34
IR[6] => Mux122.IN34
IR[6] => Mux123.IN34
IR[6] => Mux124.IN34
IR[6] => Mux125.IN34
IR[6] => Mux126.IN34
IR[6] => Mux127.IN34
IR[6] => Mux128.IN34
IR[6] => Mux129.IN34
IR[6] => Mux130.IN34
IR[7] => Mux0.IN33
IR[7] => Mux1.IN33
IR[7] => Mux2.IN33
IR[7] => Mux3.IN33
IR[7] => Mux4.IN33
IR[7] => Mux5.IN33
IR[7] => Mux6.IN33
IR[7] => Mux7.IN33
IR[7] => Mux8.IN33
IR[7] => Mux9.IN33
IR[7] => Mux10.IN33
IR[7] => Mux11.IN33
IR[7] => Mux12.IN33
IR[7] => Mux13.IN33
IR[7] => Mux14.IN33
IR[7] => Mux15.IN33
IR[7] => Mux16.IN33
IR[7] => Mux17.IN33
IR[7] => Mux18.IN33
IR[7] => Mux19.IN33
IR[7] => Mux20.IN33
IR[7] => Mux21.IN33
IR[7] => Mux22.IN33
IR[7] => Mux23.IN33
IR[7] => Mux24.IN33
IR[7] => Mux25.IN33
IR[7] => Mux26.IN33
IR[7] => Mux27.IN33
IR[7] => Mux28.IN33
IR[7] => Mux29.IN33
IR[7] => Mux30.IN33
IR[7] => Mux31.IN33
IR[7] => Mux32.IN33
IR[7] => Mux33.IN33
IR[7] => Mux34.IN33
IR[7] => Mux35.IN33
IR[7] => Mux36.IN33
IR[7] => Mux37.IN33
IR[7] => Mux38.IN33
IR[7] => Mux39.IN33
IR[7] => Mux40.IN33
IR[7] => Mux41.IN33
IR[7] => Mux42.IN33
IR[7] => Mux43.IN33
IR[7] => Mux44.IN33
IR[7] => Mux45.IN33
IR[7] => Mux46.IN33
IR[7] => Mux47.IN33
IR[7] => Mux48.IN33
IR[7] => Mux49.IN33
IR[7] => Mux50.IN33
IR[7] => Mux51.IN33
IR[7] => Mux52.IN33
IR[7] => Mux53.IN33
IR[7] => Mux54.IN33
IR[7] => Mux55.IN33
IR[7] => Mux56.IN33
IR[7] => Mux57.IN33
IR[7] => Mux58.IN33
IR[7] => Mux59.IN33
IR[7] => Mux60.IN33
IR[7] => Mux61.IN33
IR[7] => Mux62.IN33
IR[7] => Mux63.IN33
IR[7] => Mux64.IN33
IR[7] => Mux65.IN33
IR[7] => Mux66.IN33
IR[7] => Mux67.IN33
IR[7] => Mux68.IN33
IR[7] => Mux69.IN33
IR[7] => Mux70.IN33
IR[7] => Mux71.IN33
IR[7] => Mux72.IN33
IR[7] => Mux73.IN33
IR[7] => Mux74.IN33
IR[7] => Mux75.IN33
IR[7] => Mux76.IN33
IR[7] => Mux77.IN33
IR[7] => Mux78.IN33
IR[7] => Mux79.IN33
IR[7] => Mux80.IN33
IR[7] => Mux81.IN33
IR[7] => Mux82.IN33
IR[7] => Mux83.IN33
IR[7] => Mux84.IN33
IR[7] => Mux85.IN33
IR[7] => Mux86.IN33
IR[7] => Mux87.IN33
IR[7] => Mux88.IN33
IR[7] => Mux89.IN33
IR[7] => Mux90.IN33
IR[7] => Mux91.IN33
IR[7] => Mux92.IN33
IR[7] => Mux93.IN33
IR[7] => Mux94.IN33
IR[7] => Mux95.IN33
IR[7] => Mux96.IN33
IR[7] => Mux97.IN33
IR[7] => Mux98.IN33
IR[7] => Mux99.IN33
IR[7] => Mux100.IN33
IR[7] => Mux101.IN33
IR[7] => Mux102.IN33
IR[7] => Mux103.IN33
IR[7] => Mux104.IN33
IR[7] => Mux105.IN33
IR[7] => Mux106.IN33
IR[7] => Mux107.IN33
IR[7] => Mux108.IN33
IR[7] => Mux109.IN33
IR[7] => Mux110.IN33
IR[7] => Mux111.IN33
IR[7] => Mux112.IN33
IR[7] => Mux113.IN33
IR[7] => Mux114.IN33
IR[7] => Mux115.IN33
IR[7] => Mux116.IN33
IR[7] => Mux117.IN33
IR[7] => Mux118.IN33
IR[7] => Mux119.IN33
IR[7] => Mux120.IN33
IR[7] => Mux121.IN33
IR[7] => Mux122.IN33
IR[7] => Mux123.IN33
IR[7] => Mux124.IN33
IR[7] => Mux125.IN33
IR[7] => Mux126.IN33
IR[7] => Mux127.IN33
IR[7] => Mux128.IN33
IR[7] => Mux129.IN33
IR[7] => Mux130.IN33
c_flag => process_1.IN1
v_flag => ~NO_FANOUT~
s_flag => process_1.IN1
z_flag => process_1.IN1
z_flag => process_1.IN1
global_rst <= global_rst.DB_MAX_OUTPUT_PORT_TYPE
aluSel[0] <= WideOr121.DB_MAX_OUTPUT_PORT_TYPE
aluSel[1] <= WideOr120.DB_MAX_OUTPUT_PORT_TYPE
aluSel[2] <= WideOr119.DB_MAX_OUTPUT_PORT_TYPE
aluSel[3] <= WideOr118.DB_MAX_OUTPUT_PORT_TYPE
alu_input_sel <= WideOr117.DB_MAX_OUTPUT_PORT_TYPE
addrSel[0] <= addrSel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
addrSel[1] <= addrSel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
bufferSpecialSel[0] <= WideOr124.DB_MAX_OUTPUT_PORT_TYPE
bufferSpecialSel[1] <= WideOr123.DB_MAX_OUTPUT_PORT_TYPE
bufferNumSel[0] <= WideOr125.DB_MAX_OUTPUT_PORT_TYPE
bufferNumSel[1] <= bufferNumSel.DB_MAX_OUTPUT_PORT_TYPE
inc_notDec <= inc_notDec.DB_MAX_OUTPUT_PORT_TYPE
SP_h_sel <= SP_h_sel.DB_MAX_OUTPUT_PORT_TYPE
SP_l_sel <= SP_l_sel.DB_MAX_OUTPUT_PORT_TYPE
PC_h_sel[0] <= WideOr127.DB_MAX_OUTPUT_PORT_TYPE
PC_h_sel[1] <= PC_h_sel.DB_MAX_OUTPUT_PORT_TYPE
PC_l_sel[0] <= WideOr126.DB_MAX_OUTPUT_PORT_TYPE
PC_l_sel[1] <= PC_l_sel.DB_MAX_OUTPUT_PORT_TYPE
X_h_sel <= X_h_sel.DB_MAX_OUTPUT_PORT_TYPE
X_l_sel <= X_l_sel.DB_MAX_OUTPUT_PORT_TYPE
D_sel <= D_sel.DB_MAX_OUTPUT_PORT_TYPE
A_sel <= A_sel.DB_MAX_OUTPUT_PORT_TYPE
z_en <= <VCC>
c_en <= <VCC>
v_en <= <VCC>
s_en <= <VCC>
ALU_reg_en <= WideOr122.DB_MAX_OUTPUT_PORT_TYPE
A_en <= WideOr111.DB_MAX_OUTPUT_PORT_TYPE
D_en <= D_en.DB_MAX_OUTPUT_PORT_TYPE
JMP_h_en <= JMP_h_en.DB_MAX_OUTPUT_PORT_TYPE
JMP_l_en <= JMP_l_en.DB_MAX_OUTPUT_PORT_TYPE
IR_en <= IR_en.DB_MAX_OUTPUT_PORT_TYPE
SP_h_en <= WideOr115.DB_MAX_OUTPUT_PORT_TYPE
SP_l_en <= WideOr114.DB_MAX_OUTPUT_PORT_TYPE
PC_h_en <= WideOr129.DB_MAX_OUTPUT_PORT_TYPE
PC_l_en <= WideOr128.DB_MAX_OUTPUT_PORT_TYPE
X_h_en <= WideOr113.DB_MAX_OUTPUT_PORT_TYPE
X_l_en <= WideOr112.DB_MAX_OUTPUT_PORT_TYPE
out_0_en <= <GND>
out_1_en <= <GND>
AR_h_en <= AR_h_en.DB_MAX_OUTPUT_PORT_TYPE
AR_l_en <= AR_l_en.DB_MAX_OUTPUT_PORT_TYPE
external_en <= WideOr110.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[0] <= writeEnable[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[1] <= <GND>
writeEnable[2] <= writeEnable[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[3] <= writeEnable[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[4] <= writeEnable[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[5] <= <GND>
writeEnable[6] <= <GND>
writeEnable[7] <= <GND>
writeEnable[8] <= <GND>
writeEnable[9] <= <GND>
writeEnable[10] <= <GND>
writeEnable[11] <= writeEnable[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[12] <= <GND>
writeEnable[13] <= <GND>
writeEnable[14] <= writeEnable[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable[15] <= <GND>
externalWrite <= WideOr116.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|ram:U_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level_s8|ram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_p6o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p6o1:auto_generated.data_a[0]
data_a[1] => altsyncram_p6o1:auto_generated.data_a[1]
data_a[2] => altsyncram_p6o1:auto_generated.data_a[2]
data_a[3] => altsyncram_p6o1:auto_generated.data_a[3]
data_a[4] => altsyncram_p6o1:auto_generated.data_a[4]
data_a[5] => altsyncram_p6o1:auto_generated.data_a[5]
data_a[6] => altsyncram_p6o1:auto_generated.data_a[6]
data_a[7] => altsyncram_p6o1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p6o1:auto_generated.address_a[0]
address_a[1] => altsyncram_p6o1:auto_generated.address_a[1]
address_a[2] => altsyncram_p6o1:auto_generated.address_a[2]
address_a[3] => altsyncram_p6o1:auto_generated.address_a[3]
address_a[4] => altsyncram_p6o1:auto_generated.address_a[4]
address_a[5] => altsyncram_p6o1:auto_generated.address_a[5]
address_a[6] => altsyncram_p6o1:auto_generated.address_a[6]
address_a[7] => altsyncram_p6o1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p6o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p6o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p6o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p6o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p6o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p6o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p6o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p6o1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_s8|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level_s8|regWidth_s8:U_OUT0
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|regWidth_s8:U_OUT1
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|regWidth_s8:U_IN0
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|regWidth_s8:U_IN1
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|decoder_s8:U_DEC
addrBus[0] => Equal0.IN0
addrBus[0] => Equal1.IN15
addrBus[1] => Equal0.IN15
addrBus[1] => Equal1.IN14
addrBus[2] => Equal0.IN14
addrBus[2] => Equal1.IN13
addrBus[3] => Equal0.IN13
addrBus[3] => Equal1.IN12
addrBus[4] => Equal0.IN12
addrBus[4] => Equal1.IN11
addrBus[5] => Equal0.IN11
addrBus[5] => Equal1.IN10
addrBus[6] => Equal0.IN10
addrBus[6] => Equal1.IN9
addrBus[7] => Equal0.IN9
addrBus[7] => Equal1.IN8
addrBus[8] => Equal0.IN8
addrBus[8] => Equal1.IN7
addrBus[9] => Equal0.IN7
addrBus[9] => Equal1.IN6
addrBus[10] => Equal0.IN6
addrBus[10] => Equal1.IN5
addrBus[11] => Equal0.IN5
addrBus[11] => Equal1.IN4
addrBus[12] => Equal0.IN4
addrBus[12] => Equal1.IN3
addrBus[13] => Equal0.IN3
addrBus[13] => Equal1.IN2
addrBus[14] => Equal0.IN2
addrBus[14] => Equal1.IN1
addrBus[15] => Equal0.IN1
addrBus[15] => Equal1.IN0
externalWrite => out0_en.OUTPUTSELECT
externalWrite => externalSel.OUTPUTSELECT
externalWrite => externalSel.OUTPUTSELECT
externalWrite => out1_en.OUTPUTSELECT
externalWrite => RAM_write.OUTPUTSELECT
externalWrite => in0_en.OUTPUTSELECT
externalWrite => in1_en.OUTPUTSELECT
externalSel[0] <= externalSel.DB_MAX_OUTPUT_PORT_TYPE
externalSel[1] <= externalSel.DB_MAX_OUTPUT_PORT_TYPE
out0_en <= out0_en.DB_MAX_OUTPUT_PORT_TYPE
out1_en <= out1_en.DB_MAX_OUTPUT_PORT_TYPE
in1_en <= in1_en.DB_MAX_OUTPUT_PORT_TYPE
in0_en <= in0_en.DB_MAX_OUTPUT_PORT_TYPE
RAM_write <= RAM_write.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|decoder7seg:U_LED3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|decoder7seg:U_LED2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|decoder7seg:U_LED1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_s8|decoder7seg:U_LED0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


