module wideexpr_00279(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(1'sb1);
  assign y1 = (ctrl[6]?((ctrl[0]?s4:$signed($signed((u4)^~((ctrl[1]?(s1)<(s7):^(2'sb01)))))))-(4'sb1010):$signed((^(-({4{({4{u2}})|(u3)}})))>({3{(ctrl[4]?{(+(2'sb11))!=((5'sb10101)-(2'b10)),s4}:4'b1010)}})));
  assign y2 = (ctrl[0]?s5:+({!((ctrl[4]?$signed(2'sb11):((ctrl[1]?{-(3'sb111),(s4)<<(u5),$signed(3'sb110),1'b0}:{3{s1}}))<<<((ctrl[2]?$unsigned((u3)^~(s1)):{3{$signed(5'sb11111)}})))),(ctrl[6]?$signed(((ctrl[3]?(ctrl[0]?$unsigned(s7):(u1)+(u3)):~&(5'sb01011)))^~((($unsigned(s4))>>((1'sb0)&(5'sb00010)))<=(u1))):(ctrl[1]?s2:(ctrl[4]?s3:(s5)^((s7)>>(!(u5)))))),$signed({{3{1'sb1}}}),|(6'sb010101)}));
  assign y3 = 1'sb0;
  assign y4 = s6;
  assign y5 = -(+($signed((ctrl[4]?(u0)^~(-(+(-((ctrl[7]?u4:1'b0))))):(^((-(+(s6)))^~({1{(ctrl[7]?s4:4'sb1000)}})))^(2'sb11)))));
  assign y6 = $signed((ctrl[7]?(+(3'sb001))>>((((^((ctrl[7]?(2'sb00)<=(s7):(4'sb1111)&(s7))))>>(s5))>(((5'b11010)<=($unsigned(|(s2))))>>>({((ctrl[4]?s0:3'sb010))&((ctrl[5]?6'sb101001:6'sb111011))})))>>({(ctrl[3]?(((ctrl[1]?3'sb101:2'sb01))>>>($signed(4'b0111)))+((ctrl[0]?$signed(1'sb1):(s0)<<<(u0))):1'sb0),s0,(ctrl[2]?~^($signed((5'sb11111)<<(4'b1110))):u6)})):$signed(((s1)>>>($signed($signed($signed($signed(6'sb101101))))))>(1'sb0))));
  assign y7 = 2'sb00;
endmodule
