#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 29 03:13:15 2025
# Process ID: 15096
# Current directory: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17016 C:\Users\Asus\OneDrive\Documentos\GitHub\Verilog_projects\Pynq\fsm_semaforo\fsm_semaforo.xpr
# Log file: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/vivado.log
# Journal file: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.316 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu May 29 03:13:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu May 29 03:14:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu May 29 03:17:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1/runme.log
[Thu May 29 03:17:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu May 29 03:25:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu May 29 03:26:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May 29 03:27:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-18:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.316 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.184 ; gain = 1546.867
set_property PROGRAM.FILE {C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/semaforo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/semaforo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May 29 03:34:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1/runme.log
[Thu May 29 03:34:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3034.324 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3719.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3719.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3853.762 ; gain = 1110.586
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May 29 03:38:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/semaforo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May 29 03:46:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/synth_1/runme.log
[Thu May 29 03:46:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/fsm_semaforo/fsm_semaforo.runs/impl_1/semaforo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 29 03:50:18 2025...
