#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 12 20:31:26 2021
# Process ID: 11092
# Current directory: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA
# Command line: wbtcv.exe -mode batch -source C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.hw/webtalk/labtool_webtalk.tcl -notrace
# Log file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/webtalk.log
# Journal file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA\webtalk.jou
#-----------------------------------------------------------
source C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed May 12 20:31:35 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 113.637 ; gain = 23.871
INFO: [Common 17-206] Exiting Webtalk at Wed May 12 20:31:35 2021...
