cocci_test_suite() {
	struct mmc_command *cocci_id/* drivers/mmc/host/usdhi6rol0.c 930 */;
	struct mmc_request *cocci_id/* drivers/mmc/host/usdhi6rol0.c 929 */;
	unsigned int cocci_id/* drivers/mmc/host/usdhi6rol0.c 726 */;
	u32 cocci_id/* drivers/mmc/host/usdhi6rol0.c 725 */;
	unsigned long cocci_id/* drivers/mmc/host/usdhi6rol0.c 724 */;
	struct mmc_ios *cocci_id/* drivers/mmc/host/usdhi6rol0.c 722 */;
	struct dma_slave_config cocci_id/* drivers/mmc/host/usdhi6rol0.c 674 */;
	phys_addr_t cocci_id/* drivers/mmc/host/usdhi6rol0.c 672 */;
	enum dma_data_direction cocci_id/* drivers/mmc/host/usdhi6rol0.c 572 */;
	dma_cookie_t cocci_id/* drivers/mmc/host/usdhi6rol0.c 571 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mmc/host/usdhi6rol0.c 570 */;
	enum dma_transfer_direction cocci_id/* drivers/mmc/host/usdhi6rol0.c 566 */;
	struct dma_chan *cocci_id/* drivers/mmc/host/usdhi6rol0.c 520 */;
	struct page *cocci_id/* drivers/mmc/host/usdhi6rol0.c 397 */;
	size_t cocci_id/* drivers/mmc/host/usdhi6rol0.c 317 */;
	struct mmc_data *cocci_id/* drivers/mmc/host/usdhi6rol0.c 316 */;
	struct scatterlist *cocci_id/* drivers/mmc/host/usdhi6rol0.c 314 */;
	struct usdhi6_host *cocci_id/* drivers/mmc/host/usdhi6rol0.c 313 */;
	void cocci_id/* drivers/mmc/host/usdhi6rol0.c 313 */;
	struct platform_driver cocci_id/* drivers/mmc/host/usdhi6rol0.c 1890 */;
	struct usdhi6_host cocci_id/* drivers/mmc/host/usdhi6rol0.c 1749 */;
	struct resource *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1735 */;
	struct device *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1732 */;
	struct platform_device *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1730 */;
	const struct of_device_id cocci_id/* drivers/mmc/host/usdhi6rol0.c 1724 */[];
	struct delayed_work *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1669 */;
	struct work_struct *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1667 */;
	struct mmc_host *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1639 */;
	irqreturn_t cocci_id/* drivers/mmc/host/usdhi6rol0.c 1636 */;
	void *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1636 */;
	struct usdhi6_host {
		struct mmc_host *mmc;
		struct mmc_request *mrq;
		void __iomem *base;
		struct clk *clk;
		struct usdhi6_page pg;
		void *blk_page;
		size_t offset;
		size_t head_len;
		struct usdhi6_page head_pg;
		struct scatterlist bounce_sg;
		u8 bounce_buf[512];
		struct scatterlist *sg;
		int page_idx;
		enum usdhi6_wait_for wait;
		u32 status_mask;
		u32 status2_mask;
		u32 sdio_mask;
		u32 io_error;
		u32 irq_status;
		unsigned long imclk;
		unsigned long rate;
		bool app_cmd;
		struct delayed_work timeout_work;
		unsigned long timeout;
		struct dma_chan *chan_rx;
		struct dma_chan *chan_tx;
		bool dma_active;
		struct pinctrl *pinctrl;
		struct pinctrl_state *pins_default;
		struct pinctrl_state *pins_uhs;
	} cocci_id/* drivers/mmc/host/usdhi6rol0.c 156 */;
	struct usdhi6_page {
		struct page *page;
		void *mapped;
	} cocci_id/* drivers/mmc/host/usdhi6rol0.c 151 */;
	enum usdhi6_wait_for{USDHI6_WAIT_FOR_REQUEST, USDHI6_WAIT_FOR_CMD, USDHI6_WAIT_FOR_MREAD, USDHI6_WAIT_FOR_MWRITE, USDHI6_WAIT_FOR_READ, USDHI6_WAIT_FOR_WRITE, USDHI6_WAIT_FOR_DATA_END, USDHI6_WAIT_FOR_STOP, USDHI6_WAIT_FOR_DMA,} cocci_id/* drivers/mmc/host/usdhi6rol0.c 139 */;
	bool cocci_id/* drivers/mmc/host/usdhi6rol0.c 1353 */;
	u8 *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1275 */;
	u16 cocci_id/* drivers/mmc/host/usdhi6rol0.c 1274 */;
	u32 *cocci_id/* drivers/mmc/host/usdhi6rol0.c 1251 */;
	int cocci_id/* drivers/mmc/host/usdhi6rol0.c 1248 */;
	const struct mmc_host_ops cocci_id/* drivers/mmc/host/usdhi6rol0.c 1185 */;
}
