============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  03:00:52 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin Stage1_s_reg[12][62]/CK->D
          Group: clk_i
     Startpoint: (F) opcode_ra_operand_i[6]
          Clock: (R) clk_i
       Endpoint: (R) Stage1_s_reg[12][62]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    3700            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    3800          100     
                                              
             Setup:-     171                  
       Uncertainty:-      50                  
     Required Time:=    3579                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-    3176                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             300             biriscv_multiplier.s_line_30_59_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  opcode_ra_operand_i[6] -       -     F     (arrival)      4  8.8   252     0     400    (-,-) 
  SUB_UNS_OP1_g1136/Y    -       A->Y  R     NOR2X2         1  3.1   124   193     593    (-,-) 
  SUB_UNS_OP1_g1122/Y    -       A->Y  R     AND2X1         1  3.9    96   206     799    (-,-) 
  SUB_UNS_OP1_g1116/Y    -       A->Y  R     CLKAND2X6      2  8.2    47   141     940    (-,-) 
  SUB_UNS_OP1_g1112/Y    -       B->Y  F     NAND2X8        4  9.6   108    90    1030    (-,-) 
  SUB_UNS_OP1_g1108/Y    -       B->Y  R     NOR2X4         4 10.2   142   131    1161    (-,-) 
  SUB_UNS_OP1_g1103/Y    -       B->Y  F     NAND2X4        4  8.9   172   165    1326    (-,-) 
  SUB_UNS_OP1_g1095/Y    -       B->Y  R     NOR2X1         1  3.3   186   196    1523    (-,-) 
  SUB_UNS_OP1_g1082/Y    -       B->Y  R     XNOR2X1        1  3.2    84   229    1752    (-,-) 
  g61089/Y               -       A->Y  R     CLKMX2X6      33 55.2   250   400    2152    (-,-) 
  g60374/Y               -       B->Y  R     AND2X2         4 10.2   137   327    2479    (-,-) 
  g60372/Y               -       A->Y  F     INVX3          2  5.8    78   106    2585    (-,-) 
  g60337/Y               -       B->Y  F     CLKAND2X8     28 47.1   182   196    2782    (-,-) 
  g59762/Y               -       B->Y  F     OR2X1          2  6.1   168   245    3027    (-,-) 
  g59204__3680/Y         -       B->Y  F     OR2X4         20 38.1   279   338    3364    (-,-) 
  g57899__1617/Y         -       B0->Y R     OAI2BB1X1      1  3.2   127   211    3576    (-,-) 
  Stage1_s_reg[12][62]/D <<<     -     R     DFFRHQX1       1    -     -     0    3576    (-,-) 
#-----------------------------------------------------------------------------------------------

