Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_pipe_stage_dma_write --family="Arria 10" --part=10AX115N2F40E2LG
Info: dma_core_pipe_stage_dma_write: "Transforming system: dma_core_pipe_stage_dma_write"
Info: dma_core_pipe_stage_dma_write: "Naming system components in system: dma_core_pipe_stage_dma_write"
Info: dma_core_pipe_stage_dma_write: "Processing generation queue"
Info: dma_core_pipe_stage_dma_write: "Generating: dma_core_pipe_stage_dma_write"
Info: dma_core_pipe_stage_dma_write: "Generating: dma_core_pipe_stage_dma_write_altera_avalon_mm_bridge_191_o6ohchy"
Info: dma_core_pipe_stage_dma_write: Done "dma_core_pipe_stage_dma_write" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
