

================================================================
== Vivado HLS Report for 'readkeyvalues0_2'
================================================================
* Date:           Mon Jul 27 23:31:00 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2096|    1|  2096|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%travstate_end_kvs_re = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %travstate_end_kvs)"   --->   Operation 10 'read' 'travstate_end_kvs_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%travstate_i_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %travstate_i_kvs)"   --->   Operation 11 'read' 'travstate_i_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%offset_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset_kvs)"   --->   Operation 12 'read' 'offset_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%baseaddress_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %baseaddress)"   --->   Operation 13 'read' 'baseaddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)"   --->   Operation 14 'read' 'kvdram_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 15 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%travstate_end_kvs_ca = zext i30 %travstate_end_kvs_re to i32"   --->   Operation 16 'zext' 'travstate_end_kvs_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %enable_read, label %_ifconv, label %._crit_edge" [../kernels/acts.cpp:1425]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln1233 = icmp ult i32 %travstate_end_kvs_ca, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1428]   --->   Operation 19 'icmp' 'icmp_ln1233' <Predicate = (enable_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%i = add i32 %travstate_i_kvs_read, 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 20 'add' 'i' <Predicate = (enable_read)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln1234 = icmp ugt i32 %i, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 21 'icmp' 'icmp_ln1234' <Predicate = (enable_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%chunk0_size = sub i32 %travstate_end_kvs_ca, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 22 'sub' 'chunk0_size' <Predicate = (enable_read)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233)   --->   "%select_ln1234 = select i1 %icmp_ln1234, i32 %chunk0_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 23 'select' 'select_ln1234' <Predicate = (enable_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233 = select i1 %icmp_ln1233, i32 0, i32 %select_ln1234" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1428]   --->   Operation 24 'select' 'select_ln1233' <Predicate = (enable_read)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 25 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %offset_kvs_read, i32 %select_ln1233)" [../kernels/acts.cpp:1436]   --->   Operation 25 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 26 [1/1] (0.66ns)   --->   "%i_4 = add i32 %travstate_i_kvs_read, 1024" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 26 'add' 'i_4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln1234_4 = icmp ugt i32 %i_4, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 27 'icmp' 'icmp_ln1234_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.66ns)   --->   "%chunk1_size = sub i32 %travstate_end_kvs_ca, %i" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 28 'sub' 'chunk1_size' <Predicate = (!icmp_ln1234)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_4)   --->   "%select_ln1234_4 = select i1 %icmp_ln1234_4, i32 %chunk1_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 29 'select' 'select_ln1234_4' <Predicate = (!icmp_ln1234)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_4 = select i1 %icmp_ln1234, i32 0, i32 %select_ln1234_4" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1430]   --->   Operation 30 'select' 'select_ln1233_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.66ns)   --->   "%i_5 = add i32 %travstate_i_kvs_read, 1536" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 31 'add' 'i_5' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln1234_5 = icmp ugt i32 %i_5, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 32 'icmp' 'icmp_ln1234_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.66ns)   --->   "%chunk2_size = sub i32 %travstate_end_kvs_ca, %i_4" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 33 'sub' 'chunk2_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_5)   --->   "%select_ln1234_5 = select i1 %icmp_ln1234_5, i32 %chunk2_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 34 'select' 'select_ln1234_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_5 = select i1 %icmp_ln1234_4, i32 0, i32 %select_ln1234_5" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1432]   --->   Operation 35 'select' 'select_ln1233_5' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.66ns)   --->   "%add_ln1234 = add i32 %travstate_i_kvs_read, 2048" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 36 'add' 'add_ln1234' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln1234_6 = icmp ugt i32 %add_ln1234, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 37 'icmp' 'icmp_ln1234_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%chunk3_size = sub i32 %travstate_end_kvs_ca, %i_5" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 38 'sub' 'chunk3_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_6)   --->   "%select_ln1234_6 = select i1 %icmp_ln1234_6, i32 %chunk3_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 39 'select' 'select_ln1234_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_6 = select i1 %icmp_ln1234_5, i32 0, i32 %select_ln1234_6" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1434]   --->   Operation 40 'select' 'select_ln1233_6' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %offset_kvs_read, i32 %select_ln1233)" [../kernels/acts.cpp:1436]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%add_ln1437 = add i32 %offset_kvs_read, 512" [../kernels/acts.cpp:1437]   --->   Operation 42 'add' 'add_ln1437' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 43 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1437, i32 %select_ln1233_4)" [../kernels/acts.cpp:1437]   --->   Operation 43 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.66>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1437, i32 %select_ln1233_4)" [../kernels/acts.cpp:1437]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.66ns)   --->   "%add_ln1438 = add i32 %offset_kvs_read, 1024" [../kernels/acts.cpp:1438]   --->   Operation 45 'add' 'add_ln1438' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 46 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1438, i32 %select_ln1233_5)" [../kernels/acts.cpp:1438]   --->   Operation 46 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.66>
ST_7 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1438, i32 %select_ln1233_5)" [../kernels/acts.cpp:1438]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 48 [1/1] (0.66ns)   --->   "%add_ln1439 = add i32 %offset_kvs_read, 1536" [../kernels/acts.cpp:1439]   --->   Operation 48 'add' 'add_ln1439' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 49 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1439, i32 %select_ln1233_6)" [../kernels/acts.cpp:1439]   --->   Operation 49 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1439, i32 %select_ln1233_6)" [../kernels/acts.cpp:1439]   --->   Operation 50 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../kernels/acts.cpp:1440]   --->   Operation 51 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:1441]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	wire read on port 'travstate_i_kvs' [13]  (0 ns)
	'add' operation ('i', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1428) [23]  (0.669 ns)
	'icmp' operation ('icmp_ln1234', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1428) [24]  (0.859 ns)
	'select' operation ('select_ln1234', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1428) [26]  (0 ns)
	'select' operation ('select_ln1233', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1428) [27]  (0.227 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1436', ../kernels/acts.cpp:1436) to 'readkeyvalues0.166' [43]  (8.75 ns)

 <State 3>: 1.76ns
The critical path consists of the following:
	'add' operation ('i', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1430) [28]  (0.669 ns)
	'icmp' operation ('icmp_ln1234_4', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1430) [29]  (0.859 ns)
	'select' operation ('select_ln1234_4', ../kernels/acts.cpp:1234->../kernels/acts.cpp:1430) [31]  (0 ns)
	'select' operation ('select_ln1233_4', ../kernels/acts.cpp:1233->../kernels/acts.cpp:1430) [32]  (0.227 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1437', ../kernels/acts.cpp:1437) to 'readkeyvalues0.166' [45]  (8.75 ns)

 <State 5>: 0.669ns
The critical path consists of the following:
	'add' operation ('add_ln1438', ../kernels/acts.cpp:1438) [46]  (0.669 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1438', ../kernels/acts.cpp:1438) to 'readkeyvalues0.166' [47]  (8.75 ns)

 <State 7>: 0.669ns
The critical path consists of the following:
	'add' operation ('add_ln1439', ../kernels/acts.cpp:1439) [48]  (0.669 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln1439', ../kernels/acts.cpp:1439) to 'readkeyvalues0.166' [49]  (8.75 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
