# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" \
"../../../../Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
