#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15a71aac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a70c510 .scope module, "tb_sync_fifo" "tb_sync_fifo" 3 4;
 .timescale -9 -12;
P_0x15a706060 .param/l "DATA_WIDTH" 1 3 14, +C4<00000000000000000000000000010000>;
P_0x15a7060a0 .param/l "DEPTH" 1 3 13, +C4<00000000000000000000000000001000>;
L_0x150078130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15a72ded0_0 .net *"_ivl_3", 7 0, L_0x150078130;  1 drivers
v0x15a72df60_0 .var "clk_wr", 0 0;
v0x15a72dff0_0 .var "d_in", 7 0;
v0x15a72e080_0 .net "d_out", 7 0, L_0x15a72ec00;  1 drivers
v0x15a72e110_0 .net "empty", 0 0, L_0x15a72e980;  1 drivers
v0x15a72e1e0_0 .net "full", 0 0, L_0x15a72e700;  1 drivers
v0x15a72e270_0 .var/i "i", 31 0;
v0x15a72e300_0 .var "rd_en", 0 0;
v0x15a72e3b0_0 .var "rstn", 0 0;
v0x15a72e4e0_0 .var "wr_en", 0 0;
E_0x15a70ccf0 .event negedge, v0x15a72d520_0;
L_0x15a72eae0 .concat [ 8 8 0 0], v0x15a72dff0_0, L_0x150078130;
L_0x15a72ec00 .part v0x15a72d780_0, 0, 8;
S_0x15a70c680 .scope module, "dut" "sync_fifo" 3 20, 4 1 0, S_0x15a70c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_wr";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 16 "d_in";
    .port_info 5 /OUTPUT 16 "d_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x15a71bf20 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x15a71bf60 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000001000>;
v0x15a71ce50_0 .net *"_ivl_0", 31 0, L_0x15a72e570;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a72d1e0_0 .net *"_ivl_11", 27 0, L_0x1500780a0;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a72d280_0 .net/2u *"_ivl_12", 31 0, L_0x1500780e8;  1 drivers
L_0x150078010 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a72d310_0 .net *"_ivl_3", 27 0, L_0x150078010;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x15a72d3a0_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
v0x15a72d470_0 .net *"_ivl_8", 31 0, L_0x15a72e860;  1 drivers
v0x15a72d520_0 .net "clk_wr", 0 0, v0x15a72df60_0;  1 drivers
v0x15a72d5c0_0 .var "count", 3 0;
v0x15a72d670_0 .net "d_in", 15 0, L_0x15a72eae0;  1 drivers
v0x15a72d780_0 .var "d_out", 15 0;
v0x15a72d830_0 .net "empty", 0 0, L_0x15a72e980;  alias, 1 drivers
v0x15a72d8d0 .array "fifo_mem", 7 0, 15 0;
v0x15a72d970_0 .net "full", 0 0, L_0x15a72e700;  alias, 1 drivers
v0x15a72da10_0 .net "rd_en", 0 0, v0x15a72e300_0;  1 drivers
v0x15a72dab0_0 .var "rd_ptr", 2 0;
v0x15a72db60_0 .net "rstn", 0 0, v0x15a72e3b0_0;  1 drivers
v0x15a72dc00_0 .net "wr_en", 0 0, v0x15a72e4e0_0;  1 drivers
v0x15a72dd90_0 .var "wr_ptr", 2 0;
E_0x15a70d0f0/0 .event negedge, v0x15a72db60_0;
E_0x15a70d0f0/1 .event posedge, v0x15a72d520_0;
E_0x15a70d0f0 .event/or E_0x15a70d0f0/0, E_0x15a70d0f0/1;
L_0x15a72e570 .concat [ 4 28 0 0], v0x15a72d5c0_0, L_0x150078010;
L_0x15a72e700 .cmp/eq 32, L_0x15a72e570, L_0x150078058;
L_0x15a72e860 .concat [ 4 28 0 0], v0x15a72d5c0_0, L_0x1500780a0;
L_0x15a72e980 .cmp/eq 32, L_0x15a72e860, L_0x1500780e8;
    .scope S_0x15a70c680;
T_0 ;
    %wait E_0x15a70d0f0;
    %load/vec4 v0x15a72db60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15a72dd90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15a72dc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x15a72d970_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15a72d670_0;
    %load/vec4 v0x15a72dd90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15a72d8d0, 0, 4;
    %load/vec4 v0x15a72dd90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15a72dd90_0, 0;
    %load/vec4 v0x15a72d5c0_0;
    %load/vec4 v0x15a72dc00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.5, 8;
    %load/vec4 v0x15a72d970_0;
    %nor/r;
    %and;
T_0.5;
    %pad/u 4;
    %add;
    %load/vec4 v0x15a72da10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x15a72d830_0;
    %nor/r;
    %and;
T_0.6;
    %pad/u 4;
    %sub;
    %assign/vec4 v0x15a72d5c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15a70c680;
T_1 ;
    %wait E_0x15a70d0f0;
    %load/vec4 v0x15a72db60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15a72dab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15a72da10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x15a72d830_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15a72dab0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15a72d8d0, 4;
    %assign/vec4 v0x15a72d780_0, 0;
    %load/vec4 v0x15a72dab0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15a72dab0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15a70c680;
T_2 ;
    %wait E_0x15a70d0f0;
    %load/vec4 v0x15a72db60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15a72d5c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15a72dc00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x15a72d970_0;
    %nor/r;
    %and;
T_2.6;
    %load/vec4 v0x15a72da10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0x15a72d830_0;
    %nor/r;
    %and;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x15a72d5c0_0;
    %assign/vec4 v0x15a72d5c0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x15a72d5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15a72d5c0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x15a72d5c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x15a72d5c0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15a70c510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72df60_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x15a72df60_0;
    %inv;
    %store/vec4 v0x15a72df60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x15a70c510;
T_4 ;
    %vpi_call/w 3 40 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15a70c510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e3b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15a72dff0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a72e3b0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 54 "$display", "FILLING FIFO" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a72e270_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x15a72e270_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x15a70ccf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e300_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x15a72dff0_0, 0, 8;
    %wait E_0x15a70ccf0;
    %vpi_call/w 3 61 "$display", "Written data: %0d with full: %b, empty: %b", v0x15a72dff0_0, v0x15a72e1e0_0, v0x15a72e110_0 {0 0 0};
    %load/vec4 v0x15a72e270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a72e270_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %wait E_0x15a70ccf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %wait E_0x15a70ccf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x15a72dff0_0, 0, 8;
    %wait E_0x15a70ccf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %vpi_call/w 3 73 "$display", "Tried writing when full: Written data: %0d with full: %b, empty: %b", v0x15a72dff0_0, v0x15a72e1e0_0, v0x15a72e110_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a72e270_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x15a72e270_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x15a70ccf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a72e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e4e0_0, 0, 1;
    %wait E_0x15a70ccf0;
    %vpi_call/w 3 81 "$display", "Read data: %0d with full: %b, empty: %b", v0x15a72e080_0, v0x15a72e1e0_0, v0x15a72e110_0 {0 0 0};
    %load/vec4 v0x15a72e270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a72e270_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %wait E_0x15a70ccf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a72e300_0, 0, 1;
    %wait E_0x15a70ccf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a72e300_0, 0, 1;
    %vpi_call/w 3 88 "$display", "Tried reading when empty: Read data: %0d with full: %b, empty: %b", v0x15a72e080_0, v0x15a72e1e0_0, v0x15a72e110_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_sync_fifo.v";
    "sync_fifo.v";
