Jose Baiocchi , Bruce R. Childers , Jack W. Davidson , Jason D. Hiser , Jonathan Misurda, Fragment cache management for dynamic binary translators in embedded systems with scratchpad, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289898]
José A. Baiocchi , Bruce R. Childers, Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630103]
José A. Baiocchi , Bruce R. Childers , Jack W. Davidson , Jason D. Hiser, Reducing pressure in bounded DBT code caches, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450114]
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Leonid Baraz , Tevi Devor , Orna Etzion , Shalom Goldenberg , Alex Skaletsky , Yun Wang , Yigel Zemach, IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.191, December 03-05, 2003
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Derek Bruening , Saman Amarasinghe, Maintaining Consistency and Bounding Capacity of Software Code Caches, Proceedings of the international symposium on Code generation and optimization, p.74-85, March 20-23, 2005[doi>10.1109/CGO.2005.19]
Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Derek Bruening , Vladimir Kiriansky , Timothy Garnett , Sanjeev Banerji, Thread-Shared Software Code Caches, Proceedings of the International Symposium on Code Generation and Optimization, p.28-38, March 26-29, 2006[doi>10.1109/CGO.2006.36]
Derek L. Bruening , Saman Amarasinghe, Efficient, transparent, and comprehensive runtime code manipulation, Massachusetts Institute of Technology, Cambridge, MA, 2004
Chen, H., Lu, J., Hsu, W., and Yew, P. 2004. Continuous adaptive object-code re-optimization framework. In Proceedings of the Asia-Pacific Computer Systems Architecture Conference. 241--255.
James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Giuseppe Desoli , Nikolay Mateev , Evelyn Duesterwald , Paolo Faraboschi , Joseph A. Fisher, DELI: a new run-time control point, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Evelyn Duesterwald , Vasanth Bala, Software profiling for hot path prediction: less is more, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.202-211, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379241]
Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264126]
Guha, A., Hazelwood, K., and Soffa, M. L. 2008. Code lifetime based memory reduction for virtual execution environments. InProceedings of the 6th Workshop on Optimizations for DSP and Embedded Systems.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Kim Hazelwood , Artur Klauser, A dynamic binary instrumentation engine for the ARM architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176793]
Kim Hazelwood , Greg Lueck , Robert Cohn, Scalable support for multithreaded applications on dynamic binary instrumentation systems, Proceedings of the 2009 international symposium on Memory management, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542431.1542435]
Kim Hazelwood , Michael D. Smith, Managing bounded code caches in dynamic binary optimization systems, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.3, p.263-294, September 2006[doi>10.1145/1162690.1162692]
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
David Hiniker , Kim Hazelwood , Michael D. Smith, Improving Region Selection in Dynamic Optimization Systems, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.141-154, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.22]
Jason D. Hiser , Daniel Williams , Adrian Filipi , Jack W. Davidson , Bruce R. Childers, Evaluating fragment construction policies for SDT systems, Proceedings of the 2nd international conference on Virtual execution environments, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134760.1134778]
Wei Hu , Jason Hiser , Dan Williams , Adrian Filipi , Jack W. Davidson , David Evans , John C. Knight , Anh Nguyen-Tuong , Jonathan Rowanhill, Secure and practical defense against code-injection attacks using software dynamic translation, Proceedings of the 2nd international conference on Virtual execution environments, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134760.1134764]
Vijay Janapa Reddi , Dan Connors , Robert Cohn , Michael D. Smith, Persistent Code Caching: Exploiting Code Reuse Across Executions and Applications, Proceedings of the International Symposium on Code Generation and Optimization, p.74-88, March 11-14, 2007[doi>10.1109/CGO.2007.29]
Lizy Kurian John, More on finding a single number to indicate overall performance of a benchmark suite, ACM SIGARCH Computer Architecture News, v.32 n.1, March 2004[doi>10.1145/991124.991126]
ke Chen, W., Lerner, S., Chaiken, R., and Gilles, D. 2000. Mojo: A dynamic optimization system. In Proceedings of the 4th Workshop on Feedback-Directed and Dynamic Optimization. 81--90.
Vladimir Kiriansky , Derek Bruening , Saman P. Amarasinghe, Secure Execution via Program Shepherding, Proceedings of the 11th USENIX Security Symposium, p.191-206, August 05-09, 2002
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Jason E. Miller , Anant Agarwal, Software-based instruction caching for embedded processors, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168894]
Ryan W. Moore , José A. Baiocchi , Bruce R. Childers , Jack W. Davidson , Jason D. Hiser, Addressing the challenges of DBT for the ARM architecture, Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542472]
Nicholas Nethercote , Julian Seward, Valgrind: a framework for heavyweight dynamic binary instrumentation, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250746]
Sathaye, S., Ledak, P., Leblanc, J., Kosonocky, S., Gschwind, M., Fritts, J., Bright, A., Altman, E., and Agricola, C. 1999. Boa: Targeting multi-gigahertz with binary translation. In Proceedings of the Workshop on Binary Translation. 2--11.
Kevin Scott , Jack Davidson, Safe Virtual Execution Using Software Dynamic Translation, Proceedings of the 18th Annual Computer Security Applications Conference, p.209, December 09-13, 2002
K. Scott , N. Kumar , S. Velusamy , B. Childers , J. W. Davidson , M. L. Soffa, Retargetable and reconfigurable software dynamic translation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Swaroop Sridhar , Jonathan S. Shapiro , Eric Northup , Prashanth P. Bungale, HDTrans: an open source, low-level dynamic instrumentation system, Proceedings of the 2nd international conference on Virtual execution environments, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134760.1220166]
David Ung , Cristina Cifuentes, Machine-adaptable dynamic binary translation, Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization, p.41-51, January 2000[doi>10.1145/351397.351414]
Qiang Wu , Margaret Martonosi , Douglas W. Clark , V. J. Reddi , Dan Connors , Youfeng Wu , Jin Lee , David Brooks, A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.271-282, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.7]
Cindy Zheng , Carol Thompson, PA-RISC to IA-64: Transparent Execution, No Recompilation, Computer, v.33 n.3, p.47-52, March 2000[doi>10.1109/2.825695]
