// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module check_icmp_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_TVALID,
        packageBuffer1_V_din,
        packageBuffer1_V_full_n,
        packageBuffer1_V_write,
        validFifo_V_din,
        validFifo_V_full_n,
        validFifo_V_write,
        checksumStreams_V_V_s_din,
        checksumStreams_V_V_s_full_n,
        checksumStreams_V_V_s_write,
        s_axis_TDATA,
        s_axis_TREADY,
        s_axis_TKEEP,
        s_axis_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_TVALID;
output  [72:0] packageBuffer1_V_din;
input   packageBuffer1_V_full_n;
output   packageBuffer1_V_write;
output  [0:0] validFifo_V_din;
input   validFifo_V_full_n;
output   validFifo_V_write;
output  [15:0] checksumStreams_V_V_s_din;
input   checksumStreams_V_V_s_full_n;
output   checksumStreams_V_V_s_write;
input  [63:0] s_axis_TDATA;
output   s_axis_TREADY;
input  [7:0] s_axis_TKEEP;
input  [0:0] s_axis_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[72:0] packageBuffer1_V_din;
reg packageBuffer1_V_write;
reg[0:0] validFifo_V_din;
reg validFifo_V_write;
reg checksumStreams_V_V_s_write;
reg s_axis_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] cics_writeLastOne_lo_load_fu_287_p1;
wire   [0:0] cics_computeCs_load_load_fu_295_p1;
wire   [0:0] tmp_nbreadreq_fu_162_p5;
reg    ap_predicate_op19_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] cics_writeLastOne_lo_reg_1396;
reg   [0:0] cics_computeCs_load_reg_1408;
reg   [0:0] tmp_reg_1412;
reg   [15:0] t_V_1_reg_1439;
reg    ap_predicate_op214_write_state2;
reg    ap_predicate_op216_write_state2;
reg    ap_predicate_op226_write_state2;
reg   [1:0] t_V_reg_1481;
reg   [0:0] and_ln91_1_reg_1485;
reg    ap_predicate_op235_write_state2;
reg    ap_predicate_op237_write_state2;
reg    ap_predicate_op239_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_writeLastOne;
reg   [63:0] cics_prevWord_data_V;
reg   [7:0] cics_prevWord_keep_V;
reg   [0:0] cics_prevWord_last_V;
reg   [0:0] cics_computeCs;
reg   [15:0] cics_sums_V_2;
reg   [16:0] cics_sums_V_0;
reg   [15:0] cics_sums_V_3;
reg   [15:0] cics_sums_V_1;
reg   [16:0] icmpChecksum_V;
reg   [7:0] icmpType_V;
reg   [7:0] icmpCode_V;
reg   [1:0] cics_state_V;
reg   [15:0] cics_wordCount_V;
reg    s_axis_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    packageBuffer1_V_blk_n;
reg    validFifo_V_blk_n;
reg    checksumStreams_V_V_s_blk_n;
reg   [63:0] tmp_data_V_reg_1400;
reg   [63:0] tmp_data_V_26_reg_1416;
reg   [7:0] tmp_keep_V_20_reg_1425;
wire   [0:0] tmp_last_V_17_fu_348_p1;
reg   [0:0] tmp_last_V_17_reg_1430;
wire   [0:0] trunc_ln321_fu_352_p1;
wire   [15:0] t_V_1_load_fu_356_p1;
wire   [63:0] p_Result_10_fu_486_p5;
wire   [0:0] icmp_ln879_3_fu_526_p2;
wire   [0:0] icmp_ln879_4_fu_672_p2;
wire   [0:0] tmp_33_fu_678_p3;
wire   [0:0] icmp_ln879_5_fu_802_p2;
wire   [0:0] tmp_36_fu_808_p3;
wire   [0:0] icmp_ln879_6_fu_922_p2;
wire   [0:0] tmp_39_fu_928_p3;
wire   [15:0] add_ln700_14_fu_1032_p2;
wire   [1:0] t_V_load_fu_1050_p1;
wire   [0:0] and_ln91_1_fu_1082_p2;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] ap_phi_reg_pp0_iter0_empty_52_reg_207;
reg   [63:0] ap_phi_reg_pp0_iter1_empty_52_reg_207;
wire   [15:0] ap_phi_reg_pp0_iter0_cics_wordCount_V_new_reg_220;
reg   [15:0] ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220;
reg   [63:0] ap_sig_allocacmp_tmp_data_V;
wire   [15:0] add_ln214_9_fu_408_p2;
wire   [15:0] add_ln214_23_fu_852_p2;
wire   [15:0] add_ln214_21_fu_900_p2;
wire   [16:0] zext_ln214_6_fu_582_p1;
wire   [16:0] zext_ln214_5_fu_652_p1;
wire   [16:0] r_V_3_fu_1094_p2;
wire   [16:0] zext_ln214_3_fu_1140_p1;
wire   [16:0] zext_ln214_fu_1184_p1;
wire   [15:0] add_ln214_11_fu_456_p2;
wire   [15:0] add_ln214_27_fu_972_p2;
wire   [15:0] add_ln214_25_fu_1020_p2;
wire   [15:0] add_ln214_19_fu_722_p2;
wire   [15:0] add_ln214_17_fu_780_p2;
wire   [15:0] add_ln214_5_fu_1218_p2;
wire   [16:0] p_Result_s_fu_1276_p3;
wire   [16:0] grp_fu_276_p2;
wire   [16:0] zext_ln214_4_fu_1376_p1;
wire   [7:0] grp_fu_231_p4;
wire   [7:0] grp_fu_240_p4;
wire   [1:0] add_ln700_6_fu_1230_p2;
reg   [15:0] ap_sig_allocacmp_t_V_1;
wire   [72:0] tmp_2_fu_1290_p4;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_1_fu_1301_p4;
wire   [72:0] tmp_3_fu_1311_p4;
wire   [72:0] tmp12_fu_1386_p4;
wire   [15:0] p_Result_123_i_fu_372_p3;
wire   [16:0] zext_ln700_fu_303_p1;
wire   [16:0] zext_ln700_3_fu_380_p1;
wire   [16:0] add_ln700_3_fu_384_p2;
wire   [0:0] tmp_28_fu_390_p3;
wire   [15:0] zext_ln214_10_fu_398_p1;
wire   [15:0] add_ln214_8_fu_402_p2;
wire   [7:0] grp_fu_258_p4;
wire   [7:0] grp_fu_249_p4;
wire   [15:0] p_Result_123_1_i_fu_420_p3;
wire   [16:0] zext_ln700_1_fu_315_p1;
wire   [16:0] zext_ln700_4_fu_428_p1;
wire   [16:0] add_ln700_4_fu_432_p2;
wire   [0:0] tmp_29_fu_438_p3;
wire   [15:0] zext_ln214_11_fu_446_p1;
wire   [15:0] add_ln214_10_fu_450_p2;
wire   [31:0] p_Result_29_i_fu_468_p4;
wire   [39:0] tmp_23_i_fu_478_p3;
wire   [1:0] trunc_ln647_5_fu_522_p1;
wire   [7:0] trunc_ln647_9_fu_532_p1;
wire   [15:0] p_Result_134_i_fu_536_p3;
wire   [16:0] zext_ln700_6_fu_544_p1;
wire   [16:0] add_ln700_7_fu_552_p2;
wire   [0:0] tmp_31_fu_558_p3;
wire   [15:0] zext_ln214_13_fu_566_p1;
wire   [15:0] trunc_ln700_3_fu_548_p1;
wire   [15:0] add_ln214_14_fu_570_p2;
wire   [15:0] add_ln214_15_fu_576_p2;
wire   [7:0] trunc_ln647_8_fu_602_p1;
wire   [7:0] p_Result_128_i_fu_592_p4;
wire   [15:0] p_Result_131_i_fu_606_p3;
wire   [16:0] zext_ln700_5_fu_614_p1;
wire   [16:0] add_ln700_5_fu_622_p2;
wire   [0:0] tmp_30_fu_628_p3;
wire   [15:0] zext_ln214_12_fu_636_p1;
wire   [15:0] trunc_ln700_2_fu_618_p1;
wire   [15:0] add_ln214_12_fu_640_p2;
wire   [15:0] add_ln214_13_fu_646_p2;
wire   [1:0] p_Result_127_1_i_fu_662_p4;
wire   [7:0] grp_fu_267_p4;
wire   [15:0] p_Result_134_1_i_fu_686_p3;
wire   [16:0] zext_ln700_8_fu_694_p1;
wire   [16:0] zext_ln700_2_fu_323_p1;
wire   [16:0] add_ln700_9_fu_698_p2;
wire   [0:0] tmp_34_fu_704_p3;
wire   [15:0] zext_ln214_15_fu_712_p1;
wire   [15:0] add_ln214_18_fu_716_p2;
wire   [7:0] p_Result_128_1_i_fu_734_p4;
wire   [15:0] p_Result_131_1_i_fu_744_p3;
wire   [16:0] zext_ln700_7_fu_752_p1;
wire   [16:0] add_ln700_8_fu_756_p2;
wire   [0:0] tmp_32_fu_762_p3;
wire   [15:0] zext_ln214_14_fu_770_p1;
wire   [15:0] add_ln214_16_fu_774_p2;
wire   [1:0] p_Result_127_2_i_fu_792_p4;
wire   [15:0] p_Result_134_2_i_fu_816_p3;
wire   [16:0] zext_ln700_10_fu_824_p1;
wire   [16:0] add_ln700_11_fu_828_p2;
wire   [0:0] tmp_37_fu_834_p3;
wire   [15:0] zext_ln214_17_fu_842_p1;
wire   [15:0] add_ln214_22_fu_846_p2;
wire   [15:0] p_Result_131_2_i_fu_864_p3;
wire   [16:0] zext_ln700_9_fu_872_p1;
wire   [16:0] add_ln700_10_fu_876_p2;
wire   [0:0] tmp_35_fu_882_p3;
wire   [15:0] zext_ln214_16_fu_890_p1;
wire   [15:0] add_ln214_20_fu_894_p2;
wire   [1:0] p_Result_127_3_i_fu_912_p4;
wire   [15:0] p_Result_134_3_i_fu_936_p3;
wire   [16:0] zext_ln700_12_fu_944_p1;
wire   [16:0] add_ln700_13_fu_948_p2;
wire   [0:0] tmp_40_fu_954_p3;
wire   [15:0] zext_ln214_19_fu_962_p1;
wire   [15:0] add_ln214_26_fu_966_p2;
wire   [15:0] p_Result_131_3_i_fu_984_p3;
wire   [16:0] zext_ln700_11_fu_992_p1;
wire   [16:0] add_ln700_12_fu_996_p2;
wire   [0:0] tmp_38_fu_1002_p3;
wire   [15:0] zext_ln214_18_fu_1010_p1;
wire   [15:0] add_ln214_24_fu_1014_p2;
wire   [15:0] trunc_ln647_fu_1054_p1;
wire   [0:0] icmp_ln879_1_fu_1064_p2;
wire   [0:0] icmp_ln879_2_fu_1070_p2;
wire   [0:0] and_ln91_fu_1076_p2;
wire   [0:0] icmp_ln879_fu_1058_p2;
wire   [16:0] add_ln700_2_fu_1110_p2;
wire   [0:0] tmp_26_fu_1116_p3;
wire   [15:0] zext_ln214_9_fu_1124_p1;
wire   [15:0] trunc_ln700_1_fu_1106_p1;
wire   [15:0] add_ln214_6_fu_1128_p2;
wire   [15:0] add_ln214_7_fu_1134_p2;
wire   [16:0] add_ln700_fu_1154_p2;
wire   [0:0] tmp_24_fu_1160_p3;
wire   [15:0] zext_ln214_7_fu_1168_p1;
wire   [15:0] trunc_ln700_fu_1150_p1;
wire   [15:0] add_ln214_fu_1172_p2;
wire   [15:0] add_ln214_3_fu_1178_p2;
wire   [16:0] add_ln700_1_fu_1194_p2;
wire   [0:0] tmp_25_fu_1200_p3;
wire   [15:0] zext_ln214_8_fu_1208_p1;
wire   [15:0] add_ln214_4_fu_1212_p2;
wire   [15:0] p_Result_27_i_fu_1267_p4;
wire   [31:0] trunc_ln647_7_fu_1264_p1;
wire   [31:0] trunc_ln647_6_fu_1261_p1;
wire   [16:0] add_ln701_fu_1348_p2;
wire   [0:0] tmp_27_fu_1354_p3;
wire   [15:0] trunc_ln214_fu_1362_p1;
wire   [15:0] zext_ln214_20_fu_1366_p1;
wire   [15:0] sub_ln214_fu_1370_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_270;
reg    ap_condition_273;
reg    ap_condition_137;
reg    ap_condition_1015;
reg    ap_condition_1013;
reg    ap_condition_1021;
reg    ap_condition_1028;
reg    ap_condition_1031;
reg    ap_condition_1038;
reg    ap_condition_1041;
reg    ap_condition_1050;
reg    ap_condition_1053;
reg    ap_condition_1046;
reg    ap_condition_1059;
reg    ap_condition_1062;
reg    ap_condition_386;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 cics_writeLastOne = 1'd0;
#0 cics_prevWord_data_V = 64'd0;
#0 cics_prevWord_keep_V = 8'd0;
#0 cics_prevWord_last_V = 1'd0;
#0 cics_computeCs = 1'd0;
#0 cics_sums_V_2 = 16'd0;
#0 cics_sums_V_0 = 17'd0;
#0 cics_sums_V_3 = 16'd0;
#0 cics_sums_V_1 = 16'd0;
#0 icmpChecksum_V = 17'd0;
#0 icmpType_V = 8'd0;
#0 icmpCode_V = 8'd0;
#0 cics_state_V = 2'd0;
#0 cics_wordCount_V = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_137)) begin
        if ((1'b1 == ap_condition_273)) begin
            ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220 <= add_ln700_14_fu_1032_p2;
        end else if ((1'b1 == ap_condition_270)) begin
            ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220 <= ap_phi_reg_pp0_iter0_cics_wordCount_V_new_reg_220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((t_V_1_load_fu_356_p1 == 16'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((t_V_1_load_fu_356_p1 == 16'd0) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_empty_52_reg_207 <= s_axis_TDATA;
    end else if (((t_V_1_load_fu_356_p1 == 16'd2) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_empty_52_reg_207 <= p_Result_10_fu_486_p5;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_empty_52_reg_207 <= ap_phi_reg_pp0_iter0_empty_52_reg_207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1013)) begin
        if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (t_V_load_fu_1050_p1 == 2'd3))) begin
            cics_computeCs <= 1'd0;
        end else if ((1'b1 == ap_condition_1015)) begin
            cics_computeCs <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1013)) begin
        if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (t_V_load_fu_1050_p1 == 2'd0))) begin
            cics_sums_V_0 <= zext_ln214_fu_1184_p1;
        end else if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (t_V_load_fu_1050_p1 == 2'd1))) begin
            cics_sums_V_0 <= zext_ln214_3_fu_1140_p1;
        end else if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (t_V_load_fu_1050_p1 == 2'd2))) begin
            cics_sums_V_0 <= r_V_3_fu_1094_p2;
        end else if ((1'b1 == ap_condition_1031)) begin
            cics_sums_V_0 <= zext_ln214_5_fu_652_p1;
        end else if ((1'b1 == ap_condition_1028)) begin
            cics_sums_V_0 <= zext_ln214_6_fu_582_p1;
        end else if ((1'b1 == ap_condition_1021)) begin
            cics_sums_V_0 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1013)) begin
        if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (t_V_load_fu_1050_p1 == 2'd0))) begin
            cics_sums_V_1 <= add_ln214_5_fu_1218_p2;
        end else if ((1'b1 == ap_condition_1041)) begin
            cics_sums_V_1 <= add_ln214_17_fu_780_p2;
        end else if ((1'b1 == ap_condition_1038)) begin
            cics_sums_V_1 <= add_ln214_19_fu_722_p2;
        end else if ((1'b1 == ap_condition_1021)) begin
            cics_sums_V_1 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((1'b1 == ap_condition_1053)) begin
            cics_sums_V_2 <= add_ln214_21_fu_900_p2;
        end else if ((1'b1 == ap_condition_1050)) begin
            cics_sums_V_2 <= add_ln214_23_fu_852_p2;
        end else if ((t_V_1_load_fu_356_p1 == 16'd0)) begin
            cics_sums_V_2 <= 16'd0;
        end else if ((t_V_1_load_fu_356_p1 == 16'd2)) begin
            cics_sums_V_2 <= add_ln214_9_fu_408_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((1'b1 == ap_condition_1062)) begin
            cics_sums_V_3 <= add_ln214_25_fu_1020_p2;
        end else if ((1'b1 == ap_condition_1059)) begin
            cics_sums_V_3 <= add_ln214_27_fu_972_p2;
        end else if ((t_V_1_load_fu_356_p1 == 16'd0)) begin
            cics_sums_V_3 <= 16'd0;
        end else if ((t_V_1_load_fu_356_p1 == 16'd2)) begin
            cics_sums_V_3 <= add_ln214_11_fu_456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_137)) begin
        if ((cics_writeLastOne_lo_load_fu_287_p1 == 1'd1)) begin
            cics_writeLastOne <= 1'd0;
        end else if ((1'b1 == ap_condition_270)) begin
            cics_writeLastOne <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((t_V_reg_1481 == 2'd1) & (cics_computeCs_load_reg_1408 == 1'd1) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmpChecksum_V <= zext_ln214_4_fu_1376_p1;
    end else if ((((t_V_reg_1481 == 2'd0) & (cics_computeCs_load_reg_1408 == 1'd1) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((t_V_reg_1481 == 2'd2) & (cics_computeCs_load_reg_1408 == 1'd1) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        icmpChecksum_V <= grp_fu_276_p2;
    end else if (((t_V_1_reg_1439 == 16'd2) & (tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmpChecksum_V <= p_Result_s_fu_1276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (cics_writeLastOne == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (t_V_load_fu_1050_p1 == 2'd3))) begin
        and_ln91_1_reg_1485 <= and_ln91_1_fu_1082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cics_writeLastOne == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_computeCs_load_reg_1408 <= cics_computeCs;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_prevWord_data_V <= ap_phi_reg_pp0_iter1_empty_52_reg_207;
        cics_prevWord_keep_V <= tmp_keep_V_20_reg_1425;
        cics_prevWord_last_V <= tmp_last_V_17_reg_1430;
        cics_wordCount_V <= ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220;
    end
end

always @ (posedge ap_clk) begin
    if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_state_V <= add_ln700_6_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_writeLastOne_lo_reg_1396 <= cics_writeLastOne;
        tmp_data_V_reg_1400 <= ap_sig_allocacmp_tmp_data_V;
    end
end

always @ (posedge ap_clk) begin
    if (((t_V_1_load_fu_356_p1 == 16'd2) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmpCode_V <= {{s_axis_TDATA[47:40]}};
        icmpType_V <= {{s_axis_TDATA[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_1_reg_1439 <= ap_sig_allocacmp_t_V_1;
        tmp_data_V_26_reg_1416 <= s_axis_TDATA;
        tmp_keep_V_20_reg_1425 <= s_axis_TKEEP;
        tmp_last_V_17_reg_1430 <= s_axis_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((cics_computeCs_load_load_fu_295_p1 == 1'd1) & (cics_writeLastOne == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_1481 <= cics_state_V;
    end
end

always @ (posedge ap_clk) begin
    if (((cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1412 <= tmp_nbreadreq_fu_162_p5;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_t_V_1 = ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_220;
    end else begin
        ap_sig_allocacmp_t_V_1 = cics_wordCount_V;
    end
end

always @ (*) begin
    if (((tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_tmp_data_V = ap_phi_reg_pp0_iter1_empty_52_reg_207;
    end else begin
        ap_sig_allocacmp_tmp_data_V = cics_prevWord_data_V;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op239_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        checksumStreams_V_V_s_blk_n = checksumStreams_V_V_s_full_n;
    end else begin
        checksumStreams_V_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op239_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        checksumStreams_V_V_s_write = 1'b1;
    end else begin
        checksumStreams_V_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op226_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op216_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op214_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        packageBuffer1_V_blk_n = packageBuffer1_V_full_n;
    end else begin
        packageBuffer1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((cics_writeLastOne_lo_reg_1396 == 1'd1)) begin
            packageBuffer1_V_din = tmp12_fu_1386_p4;
        end else if ((ap_predicate_op226_write_state2 == 1'b1)) begin
            packageBuffer1_V_din = tmp_3_fu_1311_p4;
        end else if ((ap_predicate_op216_write_state2 == 1'b1)) begin
            packageBuffer1_V_din = tmp_1_fu_1301_p4;
        end else if ((ap_predicate_op214_write_state2 == 1'b1)) begin
            packageBuffer1_V_din = tmp_2_fu_1290_p4;
        end else begin
            packageBuffer1_V_din = 'bx;
        end
    end else begin
        packageBuffer1_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op226_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op216_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op214_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        packageBuffer1_V_write = 1'b1;
    end else begin
        packageBuffer1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op19_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_TDATA_blk_n = s_axis_TVALID;
    end else begin
        s_axis_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op19_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_TREADY = 1'b1;
    end else begin
        s_axis_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op237_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op235_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        validFifo_V_blk_n = validFifo_V_full_n;
    end else begin
        validFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((ap_predicate_op237_write_state2 == 1'b1)) begin
            validFifo_V_din = 1'd1;
        end else if ((ap_predicate_op235_write_state2 == 1'b1)) begin
            validFifo_V_din = 1'd0;
        end else begin
            validFifo_V_din = 'bx;
        end
    end else begin
        validFifo_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op237_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op235_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        validFifo_V_write = 1'b1;
    end else begin
        validFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_450_p2 = (zext_ln214_11_fu_446_p1 + p_Result_123_1_i_fu_420_p3);

assign add_ln214_11_fu_456_p2 = (cics_sums_V_3 + add_ln214_10_fu_450_p2);

assign add_ln214_12_fu_640_p2 = (zext_ln214_12_fu_636_p1 + p_Result_131_i_fu_606_p3);

assign add_ln214_13_fu_646_p2 = (trunc_ln700_2_fu_618_p1 + add_ln214_12_fu_640_p2);

assign add_ln214_14_fu_570_p2 = (zext_ln214_13_fu_566_p1 + p_Result_134_i_fu_536_p3);

assign add_ln214_15_fu_576_p2 = (trunc_ln700_3_fu_548_p1 + add_ln214_14_fu_570_p2);

assign add_ln214_16_fu_774_p2 = (p_Result_131_1_i_fu_744_p3 + zext_ln214_14_fu_770_p1);

assign add_ln214_17_fu_780_p2 = (add_ln214_16_fu_774_p2 + cics_sums_V_1);

assign add_ln214_18_fu_716_p2 = (p_Result_134_1_i_fu_686_p3 + zext_ln214_15_fu_712_p1);

assign add_ln214_19_fu_722_p2 = (add_ln214_18_fu_716_p2 + cics_sums_V_1);

assign add_ln214_20_fu_894_p2 = (p_Result_131_2_i_fu_864_p3 + zext_ln214_16_fu_890_p1);

assign add_ln214_21_fu_900_p2 = (add_ln214_20_fu_894_p2 + cics_sums_V_2);

assign add_ln214_22_fu_846_p2 = (p_Result_134_2_i_fu_816_p3 + zext_ln214_17_fu_842_p1);

assign add_ln214_23_fu_852_p2 = (add_ln214_22_fu_846_p2 + cics_sums_V_2);

assign add_ln214_24_fu_1014_p2 = (p_Result_131_3_i_fu_984_p3 + zext_ln214_18_fu_1010_p1);

assign add_ln214_25_fu_1020_p2 = (add_ln214_24_fu_1014_p2 + cics_sums_V_3);

assign add_ln214_26_fu_966_p2 = (p_Result_134_3_i_fu_936_p3 + zext_ln214_19_fu_962_p1);

assign add_ln214_27_fu_972_p2 = (add_ln214_26_fu_966_p2 + cics_sums_V_3);

assign add_ln214_3_fu_1178_p2 = (cics_sums_V_2 + add_ln214_fu_1172_p2);

assign add_ln214_4_fu_1212_p2 = (zext_ln214_8_fu_1208_p1 + cics_sums_V_3);

assign add_ln214_5_fu_1218_p2 = (cics_sums_V_1 + add_ln214_4_fu_1212_p2);

assign add_ln214_6_fu_1128_p2 = (zext_ln214_9_fu_1124_p1 + trunc_ln700_1_fu_1106_p1);

assign add_ln214_7_fu_1134_p2 = (cics_sums_V_1 + add_ln214_6_fu_1128_p2);

assign add_ln214_8_fu_402_p2 = (zext_ln214_10_fu_398_p1 + p_Result_123_i_fu_372_p3);

assign add_ln214_9_fu_408_p2 = (cics_sums_V_2 + add_ln214_8_fu_402_p2);

assign add_ln214_fu_1172_p2 = (zext_ln214_7_fu_1168_p1 + trunc_ln700_fu_1150_p1);

assign add_ln700_10_fu_876_p2 = (zext_ln700_9_fu_872_p1 + zext_ln700_fu_303_p1);

assign add_ln700_11_fu_828_p2 = (zext_ln700_10_fu_824_p1 + zext_ln700_fu_303_p1);

assign add_ln700_12_fu_996_p2 = (zext_ln700_11_fu_992_p1 + zext_ln700_1_fu_315_p1);

assign add_ln700_13_fu_948_p2 = (zext_ln700_12_fu_944_p1 + zext_ln700_1_fu_315_p1);

assign add_ln700_14_fu_1032_p2 = (ap_sig_allocacmp_t_V_1 + 16'd1);

assign add_ln700_1_fu_1194_p2 = (zext_ln700_2_fu_323_p1 + zext_ln700_1_fu_315_p1);

assign add_ln700_2_fu_1110_p2 = (zext_ln700_2_fu_323_p1 + cics_sums_V_0);

assign add_ln700_3_fu_384_p2 = (zext_ln700_fu_303_p1 + zext_ln700_3_fu_380_p1);

assign add_ln700_4_fu_432_p2 = (zext_ln700_1_fu_315_p1 + zext_ln700_4_fu_428_p1);

assign add_ln700_5_fu_622_p2 = (zext_ln700_5_fu_614_p1 + cics_sums_V_0);

assign add_ln700_6_fu_1230_p2 = (cics_state_V + 2'd1);

assign add_ln700_7_fu_552_p2 = (zext_ln700_6_fu_544_p1 + cics_sums_V_0);

assign add_ln700_8_fu_756_p2 = (zext_ln700_7_fu_752_p1 + zext_ln700_2_fu_323_p1);

assign add_ln700_9_fu_698_p2 = (zext_ln700_8_fu_694_p1 + zext_ln700_2_fu_323_p1);

assign add_ln700_fu_1154_p2 = (zext_ln700_fu_303_p1 + cics_sums_V_0);

assign add_ln701_fu_1348_p2 = ($signed(17'd131064) + $signed(icmpChecksum_V));

assign and_ln91_1_fu_1082_p2 = (icmp_ln879_fu_1058_p2 & and_ln91_fu_1076_p2);

assign and_ln91_fu_1076_p2 = (icmp_ln879_2_fu_1070_p2 & icmp_ln879_1_fu_1064_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_TVALID == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((validFifo_V_full_n == 1'b0) & (ap_predicate_op237_write_state2 == 1'b1)) | ((validFifo_V_full_n == 1'b0) & (ap_predicate_op235_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op216_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op214_write_state2 == 1'b1)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (packageBuffer1_V_full_n == 1'b0)) | ((checksumStreams_V_V_s_full_n == 1'b0) & (ap_predicate_op239_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_TVALID == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((validFifo_V_full_n == 1'b0) & (ap_predicate_op237_write_state2 == 1'b1)) | ((validFifo_V_full_n == 1'b0) & (ap_predicate_op235_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op216_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op214_write_state2 == 1'b1)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (packageBuffer1_V_full_n == 1'b0)) | ((checksumStreams_V_V_s_full_n == 1'b0) & (ap_predicate_op239_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_TVALID == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((validFifo_V_full_n == 1'b0) & (ap_predicate_op237_write_state2 == 1'b1)) | ((validFifo_V_full_n == 1'b0) & (ap_predicate_op235_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op216_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op214_write_state2 == 1'b1)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (packageBuffer1_V_full_n == 1'b0)) | ((checksumStreams_V_V_s_full_n == 1'b0) & (ap_predicate_op239_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_TVALID == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((validFifo_V_full_n == 1'b0) & (ap_predicate_op237_write_state2 == 1'b1)) | ((validFifo_V_full_n == 1'b0) & (ap_predicate_op235_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op216_write_state2 == 1'b1)) | ((packageBuffer1_V_full_n == 1'b0) & (ap_predicate_op214_write_state2 == 1'b1)) | ((cics_writeLastOne_lo_reg_1396 == 1'd1) & (packageBuffer1_V_full_n == 1'b0)) | ((checksumStreams_V_V_s_full_n == 1'b0) & (ap_predicate_op239_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_1013 = ((cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1015 = ((tmp_last_V_17_fu_348_p1 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0));
end

always @ (*) begin
    ap_condition_1021 = ((t_V_1_load_fu_356_p1 == 16'd0) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0));
end

always @ (*) begin
    ap_condition_1028 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (trunc_ln321_fu_352_p1 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (icmp_ln879_3_fu_526_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1031 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (icmp_ln879_3_fu_526_p2 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0));
end

always @ (*) begin
    ap_condition_1038 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (tmp_33_fu_678_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (icmp_ln879_4_fu_672_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1041 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (icmp_ln879_4_fu_672_p2 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0));
end

always @ (*) begin
    ap_condition_1046 = ((tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1050 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (tmp_36_fu_808_p3 == 1'd1) & (icmp_ln879_5_fu_802_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1053 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (icmp_ln879_5_fu_802_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1059 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (tmp_39_fu_928_p3 == 1'd1) & (icmp_ln879_6_fu_922_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1062 = (~(t_V_1_load_fu_356_p1 == 16'd1) & ~(t_V_1_load_fu_356_p1 == 16'd0) & ~(t_V_1_load_fu_356_p1 == 16'd2) & (icmp_ln879_6_fu_922_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_137 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_270 = ((tmp_last_V_17_fu_348_p1 == 1'd1) & (tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0));
end

always @ (*) begin
    ap_condition_273 = ((tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (tmp_last_V_17_fu_348_p1 == 1'd0) & (cics_writeLastOne == 1'd0));
end

always @ (*) begin
    ap_condition_386 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cics_wordCount_V_new_reg_220 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_52_reg_207 = 'bx;

always @ (*) begin
    ap_predicate_op19_read_state1 = ((tmp_nbreadreq_fu_162_p5 == 1'd1) & (cics_computeCs == 1'd0) & (cics_writeLastOne == 1'd0));
end

always @ (*) begin
    ap_predicate_op214_write_state2 = ((t_V_1_reg_1439 == 16'd2) & (tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_write_state2 = ((t_V_1_reg_1439 == 16'd1) & (tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_write_state2 = (~(t_V_1_reg_1439 == 16'd0) & ~(t_V_1_reg_1439 == 16'd1) & ~(t_V_1_reg_1439 == 16'd2) & (tmp_reg_1412 == 1'd1) & (cics_computeCs_load_reg_1408 == 1'd0) & (cics_writeLastOne_lo_reg_1396 == 1'd0));
end

always @ (*) begin
    ap_predicate_op235_write_state2 = ((t_V_reg_1481 == 2'd3) & (cics_computeCs_load_reg_1408 == 1'd1) & (cics_writeLastOne_lo_reg_1396 == 1'd0) & (1'd0 == and_ln91_1_reg_1485));
end

always @ (*) begin
    ap_predicate_op237_write_state2 = ((t_V_reg_1481 == 2'd3) & (cics_computeCs_load_reg_1408 == 1'd1) & (1'd1 == and_ln91_1_reg_1485) & (cics_writeLastOne_lo_reg_1396 == 1'd0));
end

always @ (*) begin
    ap_predicate_op239_write_state2 = ((t_V_reg_1481 == 2'd3) & (cics_computeCs_load_reg_1408 == 1'd1) & (1'd1 == and_ln91_1_reg_1485) & (cics_writeLastOne_lo_reg_1396 == 1'd0));
end

assign checksumStreams_V_V_s_din = icmpChecksum_V[15:0];

assign cics_computeCs_load_load_fu_295_p1 = cics_computeCs;

assign cics_writeLastOne_lo_load_fu_287_p1 = cics_writeLastOne;

assign grp_fu_231_p4 = {{s_axis_TDATA[39:32]}};

assign grp_fu_240_p4 = {{s_axis_TDATA[47:40]}};

assign grp_fu_249_p4 = {{s_axis_TDATA[63:56]}};

assign grp_fu_258_p4 = {{s_axis_TDATA[55:48]}};

assign grp_fu_267_p4 = {{s_axis_TDATA[23:16]}};

assign grp_fu_276_p2 = (icmpChecksum_V ^ 17'd131071);

assign icmp_ln879_1_fu_1064_p2 = ((icmpType_V == 8'd8) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1070_p2 = ((icmpCode_V == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_526_p2 = ((trunc_ln647_5_fu_522_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_672_p2 = ((p_Result_127_1_i_fu_662_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_802_p2 = ((p_Result_127_2_i_fu_792_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_922_p2 = ((p_Result_127_3_i_fu_912_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1058_p2 = ((trunc_ln647_fu_1054_p1 == 16'd0) ? 1'b1 : 1'b0);

assign p_Result_10_fu_486_p5 = {{s_axis_TDATA[63:40]}, {tmp_23_i_fu_478_p3}};

assign p_Result_123_1_i_fu_420_p3 = {{grp_fu_258_p4}, {grp_fu_249_p4}};

assign p_Result_123_i_fu_372_p3 = {{grp_fu_231_p4}, {grp_fu_240_p4}};

assign p_Result_127_1_i_fu_662_p4 = {{s_axis_TKEEP[3:2]}};

assign p_Result_127_2_i_fu_792_p4 = {{s_axis_TKEEP[5:4]}};

assign p_Result_127_3_i_fu_912_p4 = {{s_axis_TKEEP[7:6]}};

assign p_Result_128_1_i_fu_734_p4 = {{s_axis_TDATA[31:24]}};

assign p_Result_128_i_fu_592_p4 = {{s_axis_TDATA[15:8]}};

assign p_Result_131_1_i_fu_744_p3 = {{grp_fu_267_p4}, {p_Result_128_1_i_fu_734_p4}};

assign p_Result_131_2_i_fu_864_p3 = {{grp_fu_231_p4}, {grp_fu_240_p4}};

assign p_Result_131_3_i_fu_984_p3 = {{grp_fu_258_p4}, {grp_fu_249_p4}};

assign p_Result_131_i_fu_606_p3 = {{trunc_ln647_8_fu_602_p1}, {p_Result_128_i_fu_592_p4}};

assign p_Result_134_1_i_fu_686_p3 = {{grp_fu_267_p4}, {8'd0}};

assign p_Result_134_2_i_fu_816_p3 = {{grp_fu_231_p4}, {8'd0}};

assign p_Result_134_3_i_fu_936_p3 = {{grp_fu_258_p4}, {8'd0}};

assign p_Result_134_i_fu_536_p3 = {{trunc_ln647_9_fu_532_p1}, {8'd0}};

assign p_Result_27_i_fu_1267_p4 = {{tmp_data_V_26_reg_1416[63:48]}};

assign p_Result_29_i_fu_468_p4 = {{ap_sig_allocacmp_tmp_data_V[63:32]}};

assign p_Result_s_fu_1276_p3 = {{1'd1}, {p_Result_27_i_fu_1267_p4}};

assign r_V_3_fu_1094_p2 = (cics_sums_V_0 ^ 17'd131071);

assign sub_ln214_fu_1370_p2 = (trunc_ln214_fu_1362_p1 - zext_ln214_20_fu_1366_p1);

assign t_V_1_load_fu_356_p1 = ap_sig_allocacmp_t_V_1;

assign t_V_load_fu_1050_p1 = cics_state_V;

assign tmp12_fu_1386_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {tmp_data_V_reg_1400}};

assign tmp_1_fu_1301_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {tmp_data_V_reg_1400}};

assign tmp_23_i_fu_478_p3 = {{8'd0}, {p_Result_29_i_fu_468_p4}};

assign tmp_24_fu_1160_p3 = add_ln700_fu_1154_p2[32'd16];

assign tmp_25_fu_1200_p3 = add_ln700_1_fu_1194_p2[32'd16];

assign tmp_26_fu_1116_p3 = add_ln700_2_fu_1110_p2[32'd16];

assign tmp_27_fu_1354_p3 = add_ln701_fu_1348_p2[32'd16];

assign tmp_28_fu_390_p3 = add_ln700_3_fu_384_p2[32'd16];

assign tmp_29_fu_438_p3 = add_ln700_4_fu_432_p2[32'd16];

assign tmp_2_fu_1290_p4 = {{{{9'd255}, {trunc_ln647_7_fu_1264_p1}}}, {trunc_ln647_6_fu_1261_p1}};

assign tmp_30_fu_628_p3 = add_ln700_5_fu_622_p2[32'd16];

assign tmp_31_fu_558_p3 = add_ln700_7_fu_552_p2[32'd16];

assign tmp_32_fu_762_p3 = add_ln700_8_fu_756_p2[32'd16];

assign tmp_33_fu_678_p3 = s_axis_TKEEP[32'd2];

assign tmp_34_fu_704_p3 = add_ln700_9_fu_698_p2[32'd16];

assign tmp_35_fu_882_p3 = add_ln700_10_fu_876_p2[32'd16];

assign tmp_36_fu_808_p3 = s_axis_TKEEP[32'd4];

assign tmp_37_fu_834_p3 = add_ln700_11_fu_828_p2[32'd16];

assign tmp_38_fu_1002_p3 = add_ln700_12_fu_996_p2[32'd16];

assign tmp_39_fu_928_p3 = s_axis_TKEEP[32'd6];

assign tmp_3_fu_1311_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {tmp_data_V_reg_1400}};

assign tmp_40_fu_954_p3 = add_ln700_13_fu_948_p2[32'd16];

assign tmp_last_V_17_fu_348_p1 = s_axis_TLAST;

assign tmp_nbreadreq_fu_162_p5 = s_axis_TVALID;

assign trunc_ln214_fu_1362_p1 = add_ln701_fu_1348_p2[15:0];

assign trunc_ln321_fu_352_p1 = s_axis_TKEEP[0:0];

assign trunc_ln647_5_fu_522_p1 = s_axis_TKEEP[1:0];

assign trunc_ln647_6_fu_1261_p1 = tmp_data_V_reg_1400[31:0];

assign trunc_ln647_7_fu_1264_p1 = tmp_data_V_26_reg_1416[31:0];

assign trunc_ln647_8_fu_602_p1 = s_axis_TDATA[7:0];

assign trunc_ln647_9_fu_532_p1 = s_axis_TDATA[7:0];

assign trunc_ln647_fu_1054_p1 = cics_sums_V_0[15:0];

assign trunc_ln700_1_fu_1106_p1 = cics_sums_V_0[15:0];

assign trunc_ln700_2_fu_618_p1 = cics_sums_V_0[15:0];

assign trunc_ln700_3_fu_548_p1 = cics_sums_V_0[15:0];

assign trunc_ln700_fu_1150_p1 = cics_sums_V_0[15:0];

assign zext_ln214_10_fu_398_p1 = tmp_28_fu_390_p3;

assign zext_ln214_11_fu_446_p1 = tmp_29_fu_438_p3;

assign zext_ln214_12_fu_636_p1 = tmp_30_fu_628_p3;

assign zext_ln214_13_fu_566_p1 = tmp_31_fu_558_p3;

assign zext_ln214_14_fu_770_p1 = tmp_32_fu_762_p3;

assign zext_ln214_15_fu_712_p1 = tmp_34_fu_704_p3;

assign zext_ln214_16_fu_890_p1 = tmp_35_fu_882_p3;

assign zext_ln214_17_fu_842_p1 = tmp_37_fu_834_p3;

assign zext_ln214_18_fu_1010_p1 = tmp_38_fu_1002_p3;

assign zext_ln214_19_fu_962_p1 = tmp_40_fu_954_p3;

assign zext_ln214_20_fu_1366_p1 = tmp_27_fu_1354_p3;

assign zext_ln214_3_fu_1140_p1 = add_ln214_7_fu_1134_p2;

assign zext_ln214_4_fu_1376_p1 = sub_ln214_fu_1370_p2;

assign zext_ln214_5_fu_652_p1 = add_ln214_13_fu_646_p2;

assign zext_ln214_6_fu_582_p1 = add_ln214_15_fu_576_p2;

assign zext_ln214_7_fu_1168_p1 = tmp_24_fu_1160_p3;

assign zext_ln214_8_fu_1208_p1 = tmp_25_fu_1200_p3;

assign zext_ln214_9_fu_1124_p1 = tmp_26_fu_1116_p3;

assign zext_ln214_fu_1184_p1 = add_ln214_3_fu_1178_p2;

assign zext_ln700_10_fu_824_p1 = p_Result_134_2_i_fu_816_p3;

assign zext_ln700_11_fu_992_p1 = p_Result_131_3_i_fu_984_p3;

assign zext_ln700_12_fu_944_p1 = p_Result_134_3_i_fu_936_p3;

assign zext_ln700_1_fu_315_p1 = cics_sums_V_3;

assign zext_ln700_2_fu_323_p1 = cics_sums_V_1;

assign zext_ln700_3_fu_380_p1 = p_Result_123_i_fu_372_p3;

assign zext_ln700_4_fu_428_p1 = p_Result_123_1_i_fu_420_p3;

assign zext_ln700_5_fu_614_p1 = p_Result_131_i_fu_606_p3;

assign zext_ln700_6_fu_544_p1 = p_Result_134_i_fu_536_p3;

assign zext_ln700_7_fu_752_p1 = p_Result_131_1_i_fu_744_p3;

assign zext_ln700_8_fu_694_p1 = p_Result_134_1_i_fu_686_p3;

assign zext_ln700_9_fu_872_p1 = p_Result_131_2_i_fu_864_p3;

assign zext_ln700_fu_303_p1 = cics_sums_V_2;

endmodule //check_icmp_checksum
