
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.519570                       # Number of seconds simulated
sim_ticks                                519570263000                       # Number of ticks simulated
final_tick                               519570263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1320209                       # Simulator instruction rate (inst/s)
host_op_rate                                  2129371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2707264298                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680404                       # Number of bytes of host memory used
host_seconds                                   191.92                       # Real time elapsed on the host
sim_insts                                   253370613                       # Number of instructions simulated
sim_ops                                     408662670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           48384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5542656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5591040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4489600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4489600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            86604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         70150                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              70150                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              93123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10667770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10760893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         93123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            93123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8640987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8640987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8640987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             93123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10667770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19401880                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   116102318                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28829611                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2237                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           501                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   333920997                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            80                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1039140526                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   253370613                       # Number of instructions committed
system.cpu.committedOps                     408662670                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             408228963                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3053                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     3865060                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     24239469                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    408228963                       # number of integer instructions
system.cpu.num_fp_insts                          3053                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           878279950                       # number of times the integer registers were read
system.cpu.num_int_register_writes          341969130                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5623                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2410                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            132076380                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           138073945                       # number of times the CC registers were written
system.cpu.num_mem_refs                     144931915                       # number of memory refs
system.cpu.num_load_insts                   116102304                       # Number of load instructions
system.cpu.num_store_insts                   28829611                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1039140526                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38430352                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   357      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 262728402     64.29%     64.29% # Class of executed instruction
system.cpu.op_class::IntMult                  1000124      0.24%     64.53% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdAdd                      390      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdAlu                      630      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdCvt                      276      0.00%     64.53% # Class of executed instruction
system.cpu.op_class::SimdMisc                     366      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.54% # Class of executed instruction
system.cpu.op_class::MemRead                116102064     28.41%     92.95% # Class of executed instruction
system.cpu.op_class::MemWrite                28829168      7.05%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                443      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  408662670                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.655436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           144931929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            437673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            331.142038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            770000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.655436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         145369602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        145369602                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    115727467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115727467                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     28700422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28700422                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     144427889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        144427889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    144427889                       # number of overall hits
system.cpu.dcache.overall_hits::total       144427889                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       374851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        374851                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       129189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       129189                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       504040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       504040                       # number of overall misses
system.cpu.dcache.overall_misses::total        504040                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  31903754500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31903754500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9189510000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9189510000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  41093264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41093264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  41093264500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41093264500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    116102318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    116102318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     28829611                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28829611                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    144931929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    144931929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    144931929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    144931929                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003229                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004481                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003478                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85110.495904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85110.495904                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71132.294545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71132.294545                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81527.784501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81527.784501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81527.784501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81527.784501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       429888                       # number of writebacks
system.cpu.dcache.writebacks::total            429888                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       374851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       374851                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       129189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       129189                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       504040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       504040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       504040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       504040                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  31528903500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31528903500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9060321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9060321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40589224500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40589224500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40589224500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40589224500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84110.495904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84110.495904                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70132.294545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70132.294545                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80527.784501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80527.784501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80527.784501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80527.784501                       # average overall mshr miss latency
system.cpu.dcache.replacements                 437161                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.778867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           333920997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          391926.052817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   411.778867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.804256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         333921849                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        333921849                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    333920145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       333920145                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     333920145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        333920145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    333920145                       # number of overall hits
system.cpu.icache.overall_hits::total       333920145                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          852                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    128975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128975000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    128975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    128975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128975000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    333920997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    333920997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    333920997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    333920997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    333920997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    333920997                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 151379.107981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 151379.107981                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 151379.107981                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 151379.107981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 151379.107981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 151379.107981                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          428                       # number of writebacks
system.cpu.icache.writebacks::total               428                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          852                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          852                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          852                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    128123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    128123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    128123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128123000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 150379.107981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 150379.107981                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 150379.107981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 150379.107981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 150379.107981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 150379.107981                       # average overall mshr miss latency
system.cpu.icache.replacements                    428                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4066.499579                       # Cycle average of tags in use
system.l2.tags.total_refs                      937273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194420                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.820867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      164.075932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.828289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3897.595358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.951561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992798                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1136900                       # Number of tag accesses
system.l2.tags.data_accesses                  1136900                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       429888                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           429888                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              427                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             61755                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                61755                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              30748                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30748                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         247531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            247531                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    95                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                278279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   278374                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   95                       # number of overall hits
system.l2.overall_hits::cpu.data               278279                       # number of overall hits
system.l2.overall_hits::total                  278374                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data            4612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4612                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            32074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32074                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              757                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       127320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127320                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 757                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              159394                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160151                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                757                       # number of overall misses
system.l2.overall_misses::cpu.data             159394                       # number of overall misses
system.l2.overall_misses::total                160151                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   7722305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7722305000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    125841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125841000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28367547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28367547000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     125841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   36089852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36215693000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    125841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  36089852000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36215693000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       429888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       429888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          427                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         66367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            66367                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          62822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       374851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        374851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            437673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               438525                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           437673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              438525                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.069492                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.069492                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.510554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510554                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.888498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888498                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.339655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339655                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.888498                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.364185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.365204                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.888498                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.364185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.365204                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 240765.261583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 240765.261583                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 166236.459709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 166236.459709                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 222805.113101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 222805.113101                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 166236.459709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 226419.137483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 226134.666658                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 166236.459709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 226419.137483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 226134.666658                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               158575                       # number of writebacks
system.l2.writebacks::total                    158575                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          595                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           595                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data         4612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4612                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        32074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32074                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          757                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       127320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127320                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         159394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        159394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160151                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data    126830000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    126830000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   7401565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7401565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    118271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27094347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27094347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    118271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  34495912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34614183000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    118271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  34495912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34614183000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.069492                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.069492                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.510554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.888498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.339655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.339655                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.888498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.364185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.888498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.364185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365204                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 230765.261583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 230765.261583                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 156236.459709                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 156236.459709                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 212805.113101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 212805.113101                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 156236.459709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 216419.137483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216134.666658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 156236.459709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 216419.137483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216134.666658                       # average overall mshr miss latency
system.l2.replacements                         190324                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15874.698264                       # Cycle average of tags in use
system.l3.tags.total_refs                      325421                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     87407                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.723054                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        6.559795                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         33.985576                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15834.152893                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000400                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002074                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.966440                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.968915                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16269                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    738287                       # Number of tag accesses
system.l3.tags.data_accesses                   738287                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       158574                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           158574                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data              4612                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4612                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                491                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   491                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          72299                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             72300                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 72790                       # number of demand (read+write) hits
system.l3.demand_hits::total                    72791                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    1                       # number of overall hits
system.l3.overall_hits::cpu.data                72790                       # number of overall hits
system.l3.overall_hits::total                   72791                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31583                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31583                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          756                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        55021                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           55777                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 756                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               86604                       # number of demand (read+write) misses
system.l3.demand_misses::total                  87360                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                756                       # number of overall misses
system.l3.overall_misses::cpu.data              86604                       # number of overall misses
system.l3.overall_misses::total                 87360                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   7040649500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7040649500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    109927500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  24500893500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  24610821000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     109927500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   31541543000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      31651470500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    109927500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  31541543000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     31651470500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       158574                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       158574                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data          4612                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4612                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          32074                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             32074                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          757                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       127320                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        128077                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            159394                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               160151                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           159394                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              160151                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.984692                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.984692                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.998679                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.432147                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.435496                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.998679                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.543333                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.545485                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.998679                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.543333                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.545485                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 222925.292088                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 222925.292088                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 145406.746032                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 445300.766980                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 441236.011259                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 145406.746032                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 364204.228442                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 362310.788690                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 145406.746032                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 364204.228442                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 362310.788690                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                70150                       # number of writebacks
system.l3.writebacks::total                     70150                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           19                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        31583                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31583                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          756                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        55021                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        55777                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            756                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          86604                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             87360                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           756                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         86604                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            87360                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   6535321500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6535321500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     97831500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  23620557500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  23718389000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     97831500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  30155879000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  30253710500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     97831500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  30155879000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  30253710500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.984692                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.984692                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.998679                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.432147                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.435496                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.998679                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.543333                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.545485                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.998679                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.543333                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.545485                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 206925.292088                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 206925.292088                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 129406.746032                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 429300.766980                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 425236.011259                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 129406.746032                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 348204.228442                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 346310.788690                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 129406.746032                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 348204.228442                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 346310.788690                       # average overall mshr miss latency
system.l3.replacements                          71023                       # number of replacements
system.membus.snoop_filter.tot_requests        157941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        70581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        70150                       # Transaction distribution
system.membus.trans_dist::CleanEvict              415                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31583                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55777                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       245285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       245285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 245285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10080640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     10080640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10080640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87360                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87360    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87360                       # Request fanout histogram
system.membus.reqLayer2.occupancy           438551500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          436810000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       942481                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       503956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          35708                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        35708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            375703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       588463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           66367                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          66367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62822                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           852                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       374851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1445241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1447373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     55523904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55605824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190801                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10148800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           695693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.220667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 659984     94.87%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35709      5.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             695693                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          901556500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1278000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         689693000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       325440                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       165289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            477                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 519570263000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            128077                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       228724                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2976                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4612                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4612                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            32074                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           32074                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       128077                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       490203                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     20398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           71023                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4489600                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           235786                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002023                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.044933                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 235309     99.80%     99.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    477      0.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             235786                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          321294000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         242532500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
