{
  "Top": "Max_Pooling_10x10",
  "RtlTop": "Max_Pooling_10x10",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "ifmap": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "10",
          "10"
        ]
      }
    },
    "result": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["25"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "result"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "53",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Max_Pooling_10x10",
    "Version": "1.0",
    "DisplayName": "Max_pooling_10x10",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/maxPooling_28x28.cpp",
      "..\/maxPooling_10x10.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Max_Pooling_10x10_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/Max_Pooling_10x10.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Max_Pooling_10x10_AXILiteS_s_axi.v",
      "impl\/verilog\/Max_Pooling_10x10.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/data\/Max_Pooling_10x10.mdd",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/data\/Max_Pooling_10x10.tcl",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/xmax_pooling_10x10.c",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/xmax_pooling_10x10.h",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/xmax_pooling_10x10_hw.h",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/xmax_pooling_10x10_linux.c",
      "impl\/misc\/drivers\/Max_Pooling_10x10_v1_0\/src\/xmax_pooling_10x10_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/aranz\/FPGA\/Pooling\/Pooling\/solution1\/.autopilot\/db\/Max_Pooling_10x10.design.xml",
    "DebugDir": "C:\/Users\/aranz\/FPGA\/Pooling\/Pooling\/solution1\/.debug",
    "ProtoInst": [
      "C:\/Users\/aranz\/FPGA\/Pooling\/Pooling\/solution1\/.debug\/Max_Pooling_10x10.protoinst",
      "C:\/Users\/aranz\/FPGA\/Pooling\/Pooling\/solution1\/.debug\/Max_Pooling_14x14.protoinst",
      "C:\/Users\/aranz\/FPGA\/Pooling\/Pooling\/solution1\/.debug\/Max_Pooling_28x28.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "10",
      "registers": [],
      "memories": {
        "ifmap_0": {
          "offset": "64",
          "range": "64"
        },
        "ifmap_1": {
          "offset": "128",
          "range": "64"
        },
        "ifmap_2": {
          "offset": "192",
          "range": "64"
        },
        "ifmap_3": {
          "offset": "256",
          "range": "64"
        },
        "ifmap_4": {
          "offset": "320",
          "range": "64"
        },
        "ifmap_5": {
          "offset": "384",
          "range": "64"
        },
        "ifmap_6": {
          "offset": "448",
          "range": "64"
        },
        "ifmap_7": {
          "offset": "512",
          "range": "64"
        },
        "ifmap_8": {
          "offset": "576",
          "range": "64"
        },
        "ifmap_9": {
          "offset": "640",
          "range": "64"
        },
        "result": {
          "offset": "768",
          "range": "128"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "10",
        "AWADDR": "10",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Max_Pooling_10x10"},
    "Info": {"Max_Pooling_10x10": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Max_Pooling_10x10": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "53",
          "LatencyWorst": "53",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.664"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "5",
            "Latency": "51",
            "PipelineII": "10",
            "PipelineDepth": "12"
          }],
        "Area": {
          "BRAM_18K": "22",
          "FF": "1773",
          "LUT": "2944",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Max_Pooling_10x10",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-08-28 13:08:11 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
