<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_Top_areasrr.htm#Top"><h5 align="center">Top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Communication"><h5 align="center">Communication</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.COREFIFO_C1"><h5 align="center">COREFIFO_C1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.COREFIFO_C3"><h5 align="center">COREFIFO_C3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.UART_Protocol_1"><h5 align="center">UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C0_1_0"><h5 align="center">COREFIFO_C0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C0_0"><h5 align="center">COREFIFO_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C6"><h5 align="center">COREFIFO_C6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREUART_C0"><h5 align="center">COREUART_C0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.UART_TX_Protocol_Communication"><h5 align="center">UART_TX_Protocol_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.UART_RX_Protocol_0"><h5 align="center">UART_RX_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.Communication_TX_Arbiter2_Communication"><h5 align="center">Communication_TX_Arbiter2_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.UART_Protocol_0"><h5 align="center">UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C0_1_2"><h5 align="center">COREFIFO_C0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C0_1_1"><h5 align="center">COREFIFO_C0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C6_0"><h5 align="center">COREFIFO_C6_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREUART_C0_0"><h5 align="center">COREUART_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.UART_TX_Protocol_Communication_0"><h5 align="center">UART_TX_Protocol_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.UART_RX_Protocol_1"><h5 align="center">UART_RX_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.Communication_TX_Arbiter2_Communication_0"><h5 align="center">Communication_TX_Arbiter2_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_Switch"><h5 align="center">Communication_Switch</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_Controler"><h5 align="center">Communication_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_CMD_MUX"><h5 align="center">Communication_CMD_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_ANW_MUX"><h5 align="center">Communication_ANW_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.USB_3_Protocol"><h5 align="center">USB_3_Protocol</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C11"><h5 align="center">COREFIFO_C11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Synchronizer_1"><h5 align="center">Synchronizer_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Communication_TX_Arbiter2_1_1"><h5 align="center">Communication_TX_Arbiter2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.ft601_fifo_interface"><h5 align="center">ft601_fifo_interface</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C8"><h5 align="center">COREFIFO_C8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C7"><h5 align="center">COREFIFO_C7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.AnalyzatorInCircuit"><h5 align="center">AnalyzatorInCircuit</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzatorInCircuit.AnalyzInCirc_Top"><h5 align="center">AnalyzInCirc_Top</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_Controler_12"><h5 align="center">AnalyzInCirc_Controler_12</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_1"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_1</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_2"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_2</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_3"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_3</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_4"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_4</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_5"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_5</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_0"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_1"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_2"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_3"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_4"><h5 align="center">AnalyzInCirc_FIFO_12_8_256_Top_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#AnalyzatorInCircuit.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top"><h5 align="center">work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_1"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_1</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_3"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_3</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Clock_Reset"><h5 align="center">Clock_Reset</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.CORERESET_PF_C0"><h5 align="center">CORERESET_PF_C0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF"><h5 align="center">CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C3"><h5 align="center">PF_CCC_C3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC"><h5 align="center">PF_CCC_C3_PF_CCC_C3_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C7"><h5 align="center">PF_CCC_C7</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C7.PF_CCC_C7_PF_CCC_C7_0_PF_CCC"><h5 align="center">PF_CCC_C7_PF_CCC_C7_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C8"><h5 align="center">PF_CCC_C8</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C8.PF_CCC_C8_PF_CCC_C8_0_PF_CCC"><h5 align="center">PF_CCC_C8_PF_CCC_C8_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C9"><h5 align="center">PF_CCC_C9</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C9.PF_CCC_C9_PF_CCC_C9_0_PF_CCC"><h5 align="center">PF_CCC_C9_PF_CCC_C9_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CLK_DIV_C2_1"><h5 align="center">PF_CLK_DIV_C2_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CLK_DIV_C2_1.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0"><h5 align="center">PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CLK_DIV_C2_0"><h5 align="center">PF_CLK_DIV_C2_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1"><h5 align="center">PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_INIT_MONITOR_C0"><h5 align="center">PF_INIT_MONITOR_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR"><h5 align="center">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_OSC_C0"><h5 align="center">PF_OSC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC"><h5 align="center">PF_OSC_C0_PF_OSC_C0_0_PF_OSC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Synchronizer_0"><h5 align="center">Synchronizer_0</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Clock_Switch_1"><h5 align="center">Clock_Switch_1</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Switch_1.Synchronizer_work_clock_switch_rtl_0layer1_3_3"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_3_3</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Clock_Controller"><h5 align="center">Clock_Controller</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Clock_Switch_0"><h5 align="center">Clock_Switch_0</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Switch_0.Synchronizer_work_clock_switch_rtl_0layer1_3_4"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_3_4</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Controler"><h5 align="center">Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Reset_Controler"><h5 align="center">Reset_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.REGISTERS"><h5 align="center">REGISTERS</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.gpio_controler"><h5 align="center">gpio_controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Command_Decoder"><h5 align="center">Command_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Answer_Encoder"><h5 align="center">Answer_Encoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Top"><h5 align="center">SPI_LMX_Top</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Top.work_spi_master_behavioural_24_5_1_data_lengthdivider_1"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Top.work_spi_interface_rtl_7_16_1_addr_widthdata_width"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Top_0"><h5 align="center">SPI_LMX_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Top_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Top_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width_0</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Top"><h5 align="center">ADI_SPI_Top</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Top_0"><h5 align="center">ADI_SPI_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Data_Block"><h5 align="center">Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Event_Info_RAM_Block"><h5 align="center">Event_Info_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_2"><h5 align="center">PF_DPSRAM_C7_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_1"><h5 align="center">PF_DPSRAM_C7_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_1.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_0"><h5 align="center">PF_DPSRAM_C7_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status"><h5 align="center">PF_DPSRAM_C8_Event_Status</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_1"><h5 align="center">Input_Data_Part_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4"><h5 align="center">COREFIFO_C4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_0"><h5 align="center">COREFIFO_C4_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_1"><h5 align="center">COREFIFO_C4_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_2"><h5 align="center">COREFIFO_C4_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_0"><h5 align="center">Input_Data_Part_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_3"><h5 align="center">COREFIFO_C4_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_4"><h5 align="center">COREFIFO_C4_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_5"><h5 align="center">COREFIFO_C4_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_6"><h5 align="center">COREFIFO_C4_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Sample_RAM_Block"><h5 align="center">Sample_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5"><h5 align="center">PF_DPSRAM_C5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_0"><h5 align="center">PF_DPSRAM_C5_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_MUX"><h5 align="center">Sample_RAM_Block_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Trigger_Top_Part"><h5 align="center">Trigger_Top_Part</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.COREFIFO_C5"><h5 align="center">COREFIFO_C5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Main"><h5 align="center">Trigger_Main</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Control"><h5 align="center">Trigger_Control</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth"><h5 align="center">work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.VectorMux"><h5 align="center">VectorMux</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Test_Generator_for_Lanes_0"><h5 align="center">Test_Generator_for_Lanes_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.FIFOs_Reader"><h5 align="center">FIFOs_Reader</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.DataRamManage"><h5 align="center">DataRamManage</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Communication_Builder"><h5 align="center">Communication_Builder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0"><h5 align="center">work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_1_0"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_4"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_4</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_3_0"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.COREFIFO_C10"><h5 align="center">COREFIFO_C10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.EXT_Signals"><h5 align="center">EXT_Signals</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0"><h5 align="center">PF_IO_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0.PF_IO_Z27_layer0"><h5 align="center">PF_IO_Z27_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_0"><h5 align="center">PF_IO_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_0.PF_IO_Z27_layer0_0"><h5 align="center">PF_IO_Z27_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_1"><h5 align="center">PF_IO_C0_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_1.PF_IO_Z27_layer0_1"><h5 align="center">PF_IO_Z27_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_2"><h5 align="center">PF_IO_C0_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_2.PF_IO_Z27_layer0_2"><h5 align="center">PF_IO_Z27_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_3"><h5 align="center">PF_IO_C0_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_3.PF_IO_Z27_layer0_3"><h5 align="center">PF_IO_Z27_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_4"><h5 align="center">PF_IO_C0_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_4.PF_IO_Z27_layer0_4"><h5 align="center">PF_IO_Z27_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_5"><h5 align="center">PF_IO_C0_5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_5.PF_IO_Z27_layer0_5"><h5 align="center">PF_IO_Z27_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_6"><h5 align="center">PF_IO_C0_6</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_6.PF_IO_Z27_layer0_6"><h5 align="center">PF_IO_Z27_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_7"><h5 align="center">PF_IO_C0_7</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_7.PF_IO_Z27_layer0_7"><h5 align="center">PF_IO_Z27_layer0_7</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.PF_IO_C0_8"><h5 align="center">PF_IO_C0_8</h5></a><br><a href="rpt_Top_areasrr.htm#PF_IO_C0_8.PF_IO_Z27_layer0_8"><h5 align="center">PF_IO_Z27_layer0_8</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.EXT_Signals_OutputSwitch"><h5 align="center">EXT_Signals_OutputSwitch</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.EXT_Signals_InputSwitch"><h5 align="center">EXT_Signals_InputSwitch</h5></a><br><a href="rpt_Top_areasrr.htm#EXT_Signals.EXT_Signals_Controller"><h5 align="center">EXT_Signals_Controller</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Transceiver_Main"><h5 align="center">Transceiver_Main</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.Transceiver_LanesConnection"><h5 align="center">Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.TxMainLinkController_6"><h5 align="center">TxMainLinkController_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.RxMainLinkController_6"><h5 align="center">RxMainLinkController_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_5"><h5 align="center">Transciever_OneLane_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.COREFIFO_C12_1_0"><h5 align="center">COREFIFO_C12_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.COREFIFO_C12_0"><h5 align="center">COREFIFO_C12_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.COREFIFO_C13_1_0"><h5 align="center">COREFIFO_C13_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.COREFIFO_C13_0"><h5 align="center">COREFIFO_C13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.PF_XCVR_ERM_C8_0"><h5 align="center">PF_XCVR_ERM_C8_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V"><h5 align="center">PF_XCVR_APBLINK_V</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s"><h5 align="center">CORELANEMSTR_2s_1s</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s.CORELANEMSTRmode2_Transceiver_LanesConnection"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0.CORERFDsicr_6s_10s_2s_0"><h5 align="center">CORERFDsicr_6s_10s_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0"><h5 align="center">CORERFDsync_1s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0"><h5 align="center">CORERFDsync_1s_0_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s"><h5 align="center">CORERFDplsgen_2s</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0"><h5 align="center">CORERFDgrycnt_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0"><h5 align="center">CORERFDsyncen_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s"><h5 align="center">CORERFDsmplcnt_10s</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s.CORERFDbincnt_10s_Transceiver_LanesConnection"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_Transceiver_LanesConnection"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_Transceiver_LanesConnection"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Transceiver_LaneStatus"><h5 align="center">Transceiver_LaneStatus</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer"><h5 align="center">Synchronizer</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12"><h5 align="center">Synchronizer_12</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12_0"><h5 align="center">Synchronizer_12_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12_1"><h5 align="center">Synchronizer_12_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12_3"><h5 align="center">Synchronizer_12_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_4"><h5 align="center">Synchronizer_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12_4"><h5 align="center">Synchronizer_12_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.Synchronizer_12_5"><h5 align="center">Synchronizer_12_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0"><h5 align="center">work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_5.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_4"><h5 align="center">Transciever_OneLane_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.COREFIFO_C12_1_2"><h5 align="center">COREFIFO_C12_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.COREFIFO_C12_1_1"><h5 align="center">COREFIFO_C12_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.COREFIFO_C13_1_2"><h5 align="center">COREFIFO_C13_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.COREFIFO_C13_1_1"><h5 align="center">COREFIFO_C13_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.PF_XCVR_ERM_C8_1"><h5 align="center">PF_XCVR_ERM_C8_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_0"><h5 align="center">PF_XCVR_APBLINK_V_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_0"><h5 align="center">CORELANEMSTR_2s_1s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_0.CORELANEMSTRmode2_Transceiver_LanesConnection_0"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1.CORERFDsicr_6s_10s_2s_1"><h5 align="center">CORERFDsicr_6s_10s_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0"><h5 align="center">CORERFDsync_1s_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1"><h5 align="center">CORERFDsync_1s_0_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_0"><h5 align="center">CORERFDplsgen_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1"><h5 align="center">CORERFDgrycnt_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_0"><h5 align="center">CORERFDsyncen_2s_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_0"><h5 align="center">CORERFDsmplcnt_10s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_Transceiver_LanesConnection_0"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Transceiver_LaneStatus_0"><h5 align="center">Transceiver_LaneStatus_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_7"><h5 align="center">Synchronizer_7</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_6"><h5 align="center">Synchronizer_12_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_7"><h5 align="center">Synchronizer_12_7</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_8"><h5 align="center">Synchronizer_12_8</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_9"><h5 align="center">Synchronizer_12_9</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_2"><h5 align="center">Synchronizer_12_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_11"><h5 align="center">Synchronizer_12_11</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.Synchronizer_12_12"><h5 align="center">Synchronizer_12_12</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection"><h5 align="center">work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_4.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_3"><h5 align="center">Transciever_OneLane_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.COREFIFO_C12_1_4"><h5 align="center">COREFIFO_C12_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.COREFIFO_C12_1_3"><h5 align="center">COREFIFO_C12_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.COREFIFO_C13_1_4"><h5 align="center">COREFIFO_C13_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.COREFIFO_C13_1_3"><h5 align="center">COREFIFO_C13_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.PF_XCVR_ERM_C8_2"><h5 align="center">PF_XCVR_ERM_C8_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_2.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_2.PF_XCVR_APBLINK_V_1"><h5 align="center">PF_XCVR_APBLINK_V_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_2.CORELANEMSTR_2s_1s_1"><h5 align="center">CORELANEMSTR_2s_1s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_1.CORELANEMSTRmode2_Transceiver_LanesConnection_1"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_2.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_2.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2.CORERFDsicr_6s_10s_2s_2"><h5 align="center">CORERFDsicr_6s_10s_2s_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_1"><h5 align="center">CORERFDsync_1s_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_0_2"><h5 align="center">CORERFDsync_1s_0_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDplsgen_2s_1"><h5 align="center">CORERFDplsgen_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDgrycnt_2s_2"><h5 align="center">CORERFDgrycnt_2s_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDsyncen_2s_0_1"><h5 align="center">CORERFDsyncen_2s_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDsmplcnt_10s_1"><h5 align="center">CORERFDsmplcnt_10s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_Transceiver_LanesConnection_1"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_2.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Transceiver_LaneStatus_1"><h5 align="center">Transceiver_LaneStatus_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_6"><h5 align="center">Synchronizer_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_13"><h5 align="center">Synchronizer_12_13</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_14"><h5 align="center">Synchronizer_12_14</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_15"><h5 align="center">Synchronizer_12_15</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_16"><h5 align="center">Synchronizer_12_16</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_10"><h5 align="center">Synchronizer_12_10</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_17"><h5 align="center">Synchronizer_12_17</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.Synchronizer_12_19"><h5 align="center">Synchronizer_12_19</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2"><h5 align="center">work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_3.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_2"><h5 align="center">Transciever_OneLane_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.COREFIFO_C12_1_6"><h5 align="center">COREFIFO_C12_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.COREFIFO_C12_1_5"><h5 align="center">COREFIFO_C12_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.COREFIFO_C13_1_6"><h5 align="center">COREFIFO_C13_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.COREFIFO_C13_1_5"><h5 align="center">COREFIFO_C13_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.PF_XCVR_ERM_C8_3"><h5 align="center">PF_XCVR_ERM_C8_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_3.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_3.PF_XCVR_APBLINK_V_2"><h5 align="center">PF_XCVR_APBLINK_V_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_3.CORELANEMSTR_2s_1s_2"><h5 align="center">CORELANEMSTR_2s_1s_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_2.CORELANEMSTRmode2_Transceiver_LanesConnection_2"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_3.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_3.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3.CORERFDsicr_6s_10s_2s_3"><h5 align="center">CORERFDsicr_6s_10s_2s_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_2"><h5 align="center">CORERFDsync_1s_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_0_3"><h5 align="center">CORERFDsync_1s_0_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDplsgen_2s_2"><h5 align="center">CORERFDplsgen_2s_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDgrycnt_2s_3"><h5 align="center">CORERFDgrycnt_2s_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDsyncen_2s_0_2"><h5 align="center">CORERFDsyncen_2s_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDsmplcnt_10s_2"><h5 align="center">CORERFDsmplcnt_10s_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_2.CORERFDbincnt_10s_Transceiver_LanesConnection_2"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_3.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Transceiver_LaneStatus_2"><h5 align="center">Transceiver_LaneStatus_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_2"><h5 align="center">Synchronizer_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_20"><h5 align="center">Synchronizer_12_20</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_21"><h5 align="center">Synchronizer_12_21</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_22"><h5 align="center">Synchronizer_12_22</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_23"><h5 align="center">Synchronizer_12_23</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_18"><h5 align="center">Synchronizer_12_18</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_24"><h5 align="center">Synchronizer_12_24</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.Synchronizer_12_25"><h5 align="center">Synchronizer_12_25</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0"><h5 align="center">work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_2.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_1"><h5 align="center">Transciever_OneLane_1</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.COREFIFO_C12_1_8"><h5 align="center">COREFIFO_C12_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.COREFIFO_C12_1_7"><h5 align="center">COREFIFO_C12_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.COREFIFO_C13_1_8"><h5 align="center">COREFIFO_C13_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.COREFIFO_C13_1_7"><h5 align="center">COREFIFO_C13_1_7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.PF_XCVR_ERM_C8_4"><h5 align="center">PF_XCVR_ERM_C8_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_4.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_4.PF_XCVR_APBLINK_V_3"><h5 align="center">PF_XCVR_APBLINK_V_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_4.CORELANEMSTR_2s_1s_3"><h5 align="center">CORELANEMSTR_2s_1s_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_3.CORELANEMSTRmode2_Transceiver_LanesConnection_3"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_4.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_4.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4.CORERFDsicr_6s_10s_2s_4"><h5 align="center">CORERFDsicr_6s_10s_2s_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_3"><h5 align="center">CORERFDsync_1s_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_0_4"><h5 align="center">CORERFDsync_1s_0_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDplsgen_2s_3"><h5 align="center">CORERFDplsgen_2s_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDgrycnt_2s_4"><h5 align="center">CORERFDgrycnt_2s_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDsyncen_2s_0_3"><h5 align="center">CORERFDsyncen_2s_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDsmplcnt_10s_3"><h5 align="center">CORERFDsmplcnt_10s_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_3.CORERFDbincnt_10s_Transceiver_LanesConnection_3"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_4.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Transceiver_LaneStatus_3"><h5 align="center">Transceiver_LaneStatus_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_3"><h5 align="center">Synchronizer_3</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_27"><h5 align="center">Synchronizer_12_27</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_28"><h5 align="center">Synchronizer_12_28</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_29"><h5 align="center">Synchronizer_12_29</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_30"><h5 align="center">Synchronizer_12_30</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_26"><h5 align="center">Synchronizer_12_26</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_31"><h5 align="center">Synchronizer_12_31</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.Synchronizer_12_32"><h5 align="center">Synchronizer_12_32</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4"><h5 align="center">work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_1.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_LanesConnection.Transciever_OneLane_0"><h5 align="center">Transciever_OneLane_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.COREFIFO_C12_1_10"><h5 align="center">COREFIFO_C12_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.COREFIFO_C12_1_9"><h5 align="center">COREFIFO_C12_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.COREFIFO_C13_1_10"><h5 align="center">COREFIFO_C13_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.COREFIFO_C13_1_9"><h5 align="center">COREFIFO_C13_1_9</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.PF_XCVR_ERM_C8_5"><h5 align="center">PF_XCVR_ERM_C8_5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_5.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_5.PF_XCVR_APBLINK_V_4"><h5 align="center">PF_XCVR_APBLINK_V_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_5.CORELANEMSTR_2s_1s_4"><h5 align="center">CORELANEMSTR_2s_1s_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_4.CORELANEMSTRmode2_Transceiver_LanesConnection_4"><h5 align="center">CORELANEMSTRmode2_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_5.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4"><h5 align="center">CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_5.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5.CORERFDsicr_6s_10s_2s_5"><h5 align="center">CORERFDsicr_6s_10s_2s_5</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_4"><h5 align="center">CORERFDsync_1s_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_0_5"><h5 align="center">CORERFDsync_1s_0_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDplsgen_2s_4"><h5 align="center">CORERFDplsgen_2s_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDgrycnt_2s_5"><h5 align="center">CORERFDgrycnt_2s_5</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDsyncen_2s_0_4"><h5 align="center">CORERFDsyncen_2s_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDsmplcnt_10s_4"><h5 align="center">CORERFDsmplcnt_10s_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_4.CORERFDbincnt_10s_Transceiver_LanesConnection_4"><h5 align="center">CORERFDbincnt_10s_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4"><h5 align="center">CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_5.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4"><h5 align="center">CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Transceiver_LaneStatus_4"><h5 align="center">Transceiver_LaneStatus_4</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_5"><h5 align="center">Synchronizer_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_33"><h5 align="center">Synchronizer_12_33</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_35"><h5 align="center">Synchronizer_12_35</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_36"><h5 align="center">Synchronizer_12_36</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_37"><h5 align="center">Synchronizer_12_37</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_34"><h5 align="center">Synchronizer_12_34</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_38"><h5 align="center">Synchronizer_12_38</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.Synchronizer_12_39"><h5 align="center">Synchronizer_12_39</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5"><h5 align="center">work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2"><h5 align="center">work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2</h5></a><br><a href="rpt_Top_areasrr.htm#Transciever_OneLane_0.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5"><h5 align="center">work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.PF_TX_PLL_C2"><h5 align="center">PF_TX_PLL_C2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_TX_PLL_C2.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL"><h5 align="center">PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.PF_TX_PLL_C2_0"><h5 align="center">PF_TX_PLL_C2_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_TX_PLL_C2_0.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0"><h5 align="center">PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.Synchronizer_11"><h5 align="center">Synchronizer_11</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.Synchronizer_10"><h5 align="center">Synchronizer_10</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.work_transceiver_controller_rtl_6_1_g_NumberOfLanes"><h5 align="center">work_transceiver_controller_rtl_6_1_g_NumberOfLanes</h5></a><br><a href="rpt_Top_areasrr.htm#Transceiver_Main.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2"><h5 align="center">work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_2"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_2</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_5"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_5</h5></a><br><a href="rpt_Top_areasrr.htm#work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_0"><h5 align="center">Synchronizer_work_clock_switch_rtl_0layer1_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Synchronizer_12_40"><h5 align="center">Synchronizer_12_40</h5></a><br><a name=Top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   Top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32692              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top:	32692 (30.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           37257              100 %                
ARI1          33762              100 %                
BLACK BOX     206                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Top:	71225 (67.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     573                100 %                
====================================================
Total MEMORY ELEMENTS in the block Top:	573 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     27                 100 %                
===================================================
Total GLOBAL BUFFERS in the block Top:	27 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       118                100 %                
=================================================
Total IO PADS in the block Top:	118 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.AnalyzatorInCircuit>
-------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzatorInCircuit   ########
Instance path:   Top.AnalyzatorInCircuit                                 
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14199              43.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.AnalyzatorInCircuit:	14199 (13.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      995                2.67 %               
ARI1     9725               28.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.AnalyzatorInCircuit:	10720 (10.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzatorInCircuit.AnalyzInCirc_Top>
----------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_Top   ########
Instance path:   AnalyzatorInCircuit.AnalyzInCirc_Top                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14137              43.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzatorInCircuit.AnalyzInCirc_Top:	14137 (13.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      980                2.63 %               
ARI1     9715               28.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzatorInCircuit.AnalyzInCirc_Top:	10695 (10.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_Controler_12>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_Controler_12   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_Controler_12                    
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                0.3520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_Controler_12:	115 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      204                0.5480 %             
ARI1     49                 0.1450 %             
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_Controler_12:	253 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
ARI1     1679               4.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top:	1750 (1.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0_0   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_0                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0_1   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_1                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_1:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_1:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_2>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0_2   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_2                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_2:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_2:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_3>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0_3   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_3                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_3:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_3:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_4>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_0_4   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_4                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_4:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_0_4:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_1>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_1   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_1                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_1:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.1640 %             
ARI1     1693               5.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_1:	1754 (1.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_2>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_2   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_2                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_2:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 0.1610 %             
ARI1     1693               5.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_2:	1753 (1.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_3>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_3   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_3                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_3:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      179                0.480 %              
ARI1     1498               4.44 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_3:	1677 (1.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_4>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_4   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_4                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_4:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                0.4940 %             
ARI1     1523               4.51 %               
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_4:	1707 (1.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_5>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   AnalyzInCirc_FIFO_12_8_256_Top_5   ########
Instance path:   AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_5                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2327               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_5:	2327 (2.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      165                0.4430 %             
ARI1     1520               4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzInCirc_Top.AnalyzInCirc_FIFO_12_8_256_Top_5:	1685 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AnalyzatorInCircuit.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top   ########
Instance path:   AnalyzatorInCircuit.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top                 
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block AnalyzatorInCircuit.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block AnalyzatorInCircuit.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top:	25 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1   ########                        
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_1   ########                        
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_3>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_3   ########                        
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_3
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top.Synchronizer_work_clock_switch_rtl_0layer1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Clock_Reset>
-----------------------------------------------------------------
########   Utilization report for  cell:   Clock_Reset   ########
Instance path:   Top.Clock_Reset                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Clock_Reset:	85 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           90                 0.2420 %             
ARI1          24                 0.07110 %            
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Clock_Reset:	123 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     11                 40.7 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Clock_Reset:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.CORERESET_PF_C0>
---------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0   ########
Instance path:   Clock_Reset.CORERESET_PF_C0                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.CORERESET_PF_C0:	17 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.CORERESET_PF_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.CORERESET_PF_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF   ########
Instance path:   CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	17 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Clock_Controller>
----------------------------------------------------------------------
########   Utilization report for  cell:   Clock_Controller   ########
Instance path:   Clock_Reset.Clock_Controller                         
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Clock_Controller:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.05370 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.Clock_Controller:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Clock_Switch_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   Clock_Switch_0   ########
Instance path:   Clock_Reset.Clock_Switch_0                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Clock_Switch_0:	24 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.Clock_Switch_0:	46 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.Clock_Switch_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Switch_0.Synchronizer_work_clock_switch_rtl_0layer1_3_4>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_3_4   ########
Instance path:   Clock_Switch_0.Synchronizer_work_clock_switch_rtl_0layer1_3_4                      
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.009180 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Switch_0.Synchronizer_work_clock_switch_rtl_0layer1_3_4:	3 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Switch_0.Synchronizer_work_clock_switch_rtl_0layer1_3_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Clock_Switch_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   Clock_Switch_1   ########
Instance path:   Clock_Reset.Clock_Switch_1                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Clock_Switch_1:	23 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.Clock_Switch_1:	46 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Switch_1.Synchronizer_work_clock_switch_rtl_0layer1_3_3>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_3_3   ########
Instance path:   Clock_Switch_1.Synchronizer_work_clock_switch_rtl_0layer1_3_3                      
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Switch_1.Synchronizer_work_clock_switch_rtl_0layer1_3_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   Clock_Reset.PF_CCC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.002680 %           
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.002680 %           
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C3>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C3   ########
Instance path:   Clock_Reset.PF_CCC_C3                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C3_PF_CCC_C3_0_PF_CCC   ########
Instance path:   PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C7>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C7   ########
Instance path:   Clock_Reset.PF_CCC_C7                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C7.PF_CCC_C7_PF_CCC_C7_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C7_PF_CCC_C7_0_PF_CCC   ########
Instance path:   PF_CCC_C7.PF_CCC_C7_PF_CCC_C7_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C7.PF_CCC_C7_PF_CCC_C7_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C7.PF_CCC_C7_PF_CCC_C7_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C8>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C8   ########
Instance path:   Clock_Reset.PF_CCC_C8                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C8.PF_CCC_C8_PF_CCC_C8_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C8_PF_CCC_C8_0_PF_CCC   ########
Instance path:   PF_CCC_C8.PF_CCC_C8_PF_CCC_C8_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C8.PF_CCC_C8_PF_CCC_C8_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C8.PF_CCC_C8_PF_CCC_C8_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C9>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C9   ########
Instance path:   Clock_Reset.PF_CCC_C9                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C9.PF_CCC_C9_PF_CCC_C9_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C9_PF_CCC_C9_0_PF_CCC   ########
Instance path:   PF_CCC_C9.PF_CCC_C9_PF_CCC_C9_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C9.PF_CCC_C9_PF_CCC_C9_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C9.PF_CCC_C9_PF_CCC_C9_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CLK_DIV_C2_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2_0   ########
Instance path:   Clock_Reset.PF_CLK_DIV_C2_0                         
=====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CLK_DIV_C2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1   ########
Instance path:   PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1                     
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CLK_DIV_C2_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2_1   ########
Instance path:   Clock_Reset.PF_CLK_DIV_C2_1                         
=====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CLK_DIV_C2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CLK_DIV_C2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CLK_DIV_C2_1.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0   ########
Instance path:   PF_CLK_DIV_C2_1.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0                     
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CLK_DIV_C2_1.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_CLK_DIV_C2_1.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_INIT_MONITOR_C0>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0   ########
Instance path:   Clock_Reset.PF_INIT_MONITOR_C0                         
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_INIT_MONITOR_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR   ########
Instance path:   PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR                  
=============================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_OSC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0   ########
Instance path:   Clock_Reset.PF_OSC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_OSC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_OSC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0_PF_OSC_C0_0_PF_OSC   ########
Instance path:   PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Synchronizer_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_0   ########
Instance path:   Clock_Reset.Synchronizer_0                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.009180 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Synchronizer_0:	3 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.Synchronizer_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Communication>
-------------------------------------------------------------------
########   Utilization report for  cell:   Communication   ########
Instance path:   Top.Communication                                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3268               10 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Communication:	3268 (3.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2397               6.43 %               
ARI1          1100               3.26 %               
BLACK BOX     2                  0.9710 %             
======================================================
Total COMBINATIONAL LOGIC in the block Top.Communication:	3499 (3.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     34                 5.93 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Communication:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.COREFIFO_C1>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1   ########
Instance path:   Communication.COREFIFO_C1                       
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.2360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.COREFIFO_C1:	77 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.COREFIFO_C1:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.COREFIFO_C1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0   ########
Instance path:   COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.2360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	77 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	33 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	50 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.COREFIFO_C3>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3   ########
Instance path:   Communication.COREFIFO_C3                       
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.2360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.COREFIFO_C3:	77 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.COREFIFO_C3:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.COREFIFO_C3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0   ########
Instance path:   COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.2360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	77 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	33 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     35                 0.1040 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	50 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_ANW_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_ANW_MUX   ########
Instance path:   Communication.Communication_ANW_MUX                       
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.01530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_ANW_MUX:	5 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_ANW_MUX:	9 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_CMD_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_CMD_MUX   ########
Instance path:   Communication.Communication_CMD_MUX                       
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_CMD_MUX:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.3440 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_CMD_MUX:	128 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_Controler>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Controler   ########
Instance path:   Communication.Communication_Controler                       
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      270                0.8260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_Controler:	270 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      145                0.3890 %             
ARI1     231                0.6840 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_Controler:	376 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_Switch>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Switch   ########
Instance path:   Communication.Communication_Switch                       
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_Switch:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.02420 %            
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_Switch:	9 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.UART_Protocol_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_0   ########
Instance path:   Communication.UART_Protocol_0                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1041               3.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.UART_Protocol_0:	1041 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           728                1.95 %               
ARI1          282                0.8350 %             
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Communication.UART_Protocol_0:	1011 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.8730 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.UART_Protocol_0:	5 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C0_1_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_1   ########
Instance path:   UART_Protocol_0.COREFIFO_C0_1_1                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                0.9510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_1:	311 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      186                0.4990 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C0_1_1:	278 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2   ########
Instance path:   COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                0.9510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	311 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      186                0.4990 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	278 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.440 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0:	144 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.1530 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5
===========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_5:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6
===========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_6:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1:	84 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1230 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1:	46 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0
======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C0_1_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_2   ########
Instance path:   UART_Protocol_0.COREFIFO_C0_1_2                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                0.8560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_2:	280 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.3440 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C0_1_2:	219 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0   ########
Instance path:   COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                0.8560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	280 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.3440 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	219 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.4440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.150 %              
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2:	147 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_3:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_4:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0:	68 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_0:	38 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C6_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_0   ########
Instance path:   UART_Protocol_0.COREFIFO_C6_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                0.6240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C6_0:	204 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      194                0.5210 %             
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C6_0:	242 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C6_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0   ########
Instance path:   COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                0.6240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0:	204 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      194                0.5210 %             
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0:	242 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0   ########          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0:	84 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      178                0.4780 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0:	178 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0   ########          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0:	38 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.03220 %            
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication_0:	60 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0   ########          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0
==================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0   ########                              
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0
=========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREUART_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_0   ########
Instance path:   UART_Protocol_0.COREUART_C0_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREUART_C0_0:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     19                 0.05630 %            
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREUART_C0_0:	87 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0   ########
Instance path:   COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0                       
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     19                 0.05630 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0:	87 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0   ########                                
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
ARI1     14                 0.04150 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication_0:	24 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0   ########                                
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.09790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0:	32 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1130 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication_0:	42 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0   ########                                
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     5                  0.01480 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication_0:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.Communication_TX_Arbiter2_Communication_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_Communication_0   ########
Instance path:   UART_Protocol_0.Communication_TX_Arbiter2_Communication_0                     
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.02140 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.Communication_TX_Arbiter2_Communication_0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.UART_RX_Protocol_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_1   ########
Instance path:   UART_Protocol_0.UART_RX_Protocol_1                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.3060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.UART_RX_Protocol_1:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.150 %              
ARI1     32                 0.09480 %            
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.UART_RX_Protocol_1:	88 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.UART_TX_Protocol_Communication_0>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_Communication_0   ########
Instance path:   UART_Protocol_0.UART_TX_Protocol_Communication_0                     
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.1840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.UART_TX_Protocol_Communication_0:	60 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 0.2550 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.UART_TX_Protocol_Communication_0:	95 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.UART_Protocol_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_1   ########
Instance path:   Communication.UART_Protocol_1                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1041               3.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.UART_Protocol_1:	1041 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           729                1.96 %               
ARI1          282                0.8350 %             
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Communication.UART_Protocol_1:	1012 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.8730 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.UART_Protocol_1:	5 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_0   ########
Instance path:   UART_Protocol_1.COREFIFO_C0_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                0.9510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_0:	311 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      187                0.5020 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C0_0:	279 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1   ########
Instance path:   COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1                       
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                0.9510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	311 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      187                0.5020 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	279 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.440 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1:	144 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.1530 %             
ARI1     92                 0.2720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_1:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_2:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0:	84 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C0_1_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_0   ########
Instance path:   UART_Protocol_1.COREFIFO_C0_1_0                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                0.8560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_1_0:	280 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.3440 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C0_1_0:	219 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0   ########
Instance path:   COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                0.8560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	280 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.3440 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	219 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.4440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.150 %              
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0:	147 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0
===========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Communication_0_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0:	68 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0:	38 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C6>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6   ########
Instance path:   UART_Protocol_1.COREFIFO_C6                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                0.6240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C6:	204 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      194                0.5210 %             
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C6:	242 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0   ########
Instance path:   COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                0.6240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0:	204 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      194                0.5210 %             
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0:	242 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0   ########        
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0:	84 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      178                0.4780 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0:	178 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication   ########        
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication:	38 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.03220 %            
ARI1     48                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication:	60 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
==============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top   ########                            
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREUART_C0>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0   ########
Instance path:   UART_Protocol_1.COREUART_C0                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREUART_C0:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     19                 0.05630 %            
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREUART_C0:	87 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication   ########
Instance path:   COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication                         
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     19                 0.05630 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication:	87 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication   ########                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
ARI1     14                 0.04150 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication:	24 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication   ########                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.09790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication:	32 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1130 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication:	42 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication   ########                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     5                  0.01480 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Communication.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.Communication_TX_Arbiter2_Communication>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_Communication   ########
Instance path:   UART_Protocol_1.Communication_TX_Arbiter2_Communication                     
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.02140 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.Communication_TX_Arbiter2_Communication:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.UART_RX_Protocol_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_0   ########
Instance path:   UART_Protocol_1.UART_RX_Protocol_0                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.3060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.UART_RX_Protocol_0:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.150 %              
ARI1     32                 0.09480 %            
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.UART_RX_Protocol_0:	88 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.UART_TX_Protocol_Communication>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_Communication   ########
Instance path:   UART_Protocol_1.UART_TX_Protocol_Communication                     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.1840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.UART_TX_Protocol_Communication:	60 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 0.2550 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.UART_TX_Protocol_Communication:	95 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.USB_3_Protocol>
--------------------------------------------------------------------
########   Utilization report for  cell:   USB_3_Protocol   ########
Instance path:   Communication.USB_3_Protocol                       
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      750                2.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.USB_3_Protocol:	750 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      533                1.43 %               
ARI1     235                0.6960 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.USB_3_Protocol:	768 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     20                 3.49 %               
====================================================
Total MEMORY ELEMENTS in the block Communication.USB_3_Protocol:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C11>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11   ########
Instance path:   USB_3_Protocol.COREFIFO_C11                      
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                0.5510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	180 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 0.2440 %             
ARI1     58                 0.1720 %             
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C11:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0   ########
Instance path:   COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0                        
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                0.5510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	180 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 0.2440 %             
ARI1     58                 0.1720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0:	68 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0:	38 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0:	46 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
ARI1     58                 0.1720 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0:	76 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C7>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7   ########
Instance path:   USB_3_Protocol.COREFIFO_C7                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                0.9540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	312 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                0.4030 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C7:	241 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0   ########
Instance path:   COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                0.9540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	312 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                0.4030 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	241 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.4440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.1640 %             
ARI1     91                 0.270 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0:	152 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication
======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0
========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0:	84 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C8>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8   ########
Instance path:   USB_3_Protocol.COREFIFO_C8                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                0.6270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	205 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      115                0.3090 %             
ARI1     86                 0.2550 %             
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C8:	201 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0   ########
Instance path:   COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                0.6270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	205 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      115                0.3090 %             
ARI1     86                 0.2550 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	201 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                0.5170 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0:	169 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.220 %              
ARI1     86                 0.2550 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0:	168 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication
======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0
========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.03760 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Communication_TX_Arbiter2_1_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_1_1   ########
Instance path:   USB_3_Protocol.Communication_TX_Arbiter2_1_1                      
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.02140 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.2120 %             
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Synchronizer_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_1   ########
Instance path:   USB_3_Protocol.Synchronizer_1                      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Synchronizer_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.ft601_fifo_interface>
--------------------------------------------------------------------------
########   Utilization report for  cell:   ft601_fifo_interface   ########
Instance path:   USB_3_Protocol.ft601_fifo_interface                      
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.ft601_fifo_interface:	44 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      98                 0.2630 %             
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.ft601_fifo_interface:	98 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Controler>
---------------------------------------------------------------
########   Utilization report for  cell:   Controler   ########
Instance path:   Top.Controler                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1041               3.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Controler:	1041 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1233               3.31 %               
ARI1     365                1.08 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.Controler:	1598 (1.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Top.Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Top.Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Top>
-----------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Top   ########
Instance path:   Controler.ADI_SPI_Top                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                0.3850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Top:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      143                0.3840 %             
ARI1     73                 0.2160 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Top:	216 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Top_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Top_0   ########
Instance path:   Controler.ADI_SPI_Top_0                           
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                0.3850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Top_0:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      143                0.3840 %             
ARI1     73                 0.2160 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Top_0:	216 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Answer_Encoder>
--------------------------------------------------------------------
########   Utilization report for  cell:   Answer_Encoder   ########
Instance path:   Controler.Answer_Encoder                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.1380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Answer_Encoder:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      208                0.5580 %             
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Answer_Encoder:	218 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Command_Decoder>
---------------------------------------------------------------------
########   Utilization report for  cell:   Command_Decoder   ########
Instance path:   Controler.Command_Decoder                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.3030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Command_Decoder:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     32                 0.09480 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Command_Decoder:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.REGISTERS>
---------------------------------------------------------------
########   Utilization report for  cell:   REGISTERS   ########
Instance path:   Controler.REGISTERS                           
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.REGISTERS:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.REGISTERS:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.REGISTERS:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Reset_Controler>
---------------------------------------------------------------------
########   Utilization report for  cell:   Reset_Controler   ########
Instance path:   Controler.Reset_Controler                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      139                0.4250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Reset_Controler:	139 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      189                0.5070 %             
ARI1     66                 0.1950 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Reset_Controler:	255 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Controler.Reset_Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Top>
-----------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Top   ########
Instance path:   Controler.SPI_LMX_Top                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                0.3520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Top:	115 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Top:	64 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Top.work_spi_interface_rtl_7_16_1_addr_widthdata_width>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width   ########
Instance path:   SPI_LMX_Top.work_spi_interface_rtl_7_16_1_addr_widthdata_width                         
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Top.work_spi_interface_rtl_7_16_1_addr_widthdata_width:	42 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Top.work_spi_master_behavioural_24_5_1_data_lengthdivider_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1   ########
Instance path:   SPI_LMX_Top.work_spi_master_behavioural_24_5_1_data_lengthdivider_1                         
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Top.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	73 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Top.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	64 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Top_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Top_0   ########
Instance path:   Controler.SPI_LMX_Top_0                           
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                0.3520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Top_0:	115 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Top_0:	64 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Top_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width_0   ########
Instance path:   SPI_LMX_Top_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0                       
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Top_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0:	42 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Top_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0   ########
Instance path:   SPI_LMX_Top_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0                       
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Top_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	73 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.1560 %             
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Top_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	64 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.gpio_controler>
--------------------------------------------------------------------
########   Utilization report for  cell:   gpio_controler   ########
Instance path:   Controler.gpio_controler                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      270                0.8260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.gpio_controler:	270 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      334                0.8960 %             
ARI1     99                 0.2930 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.gpio_controler:	433 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Data_Block>
----------------------------------------------------------------
########   Utilization report for  cell:   Data_Block   ########
Instance path:   Top.Data_Block                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2439               7.46 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Data_Block:	2439 (2.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1440               3.87 %               
ARI1          1647               4.88 %               
BLACK BOX     104                50.5 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Data_Block:	3191 (3.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     502                87.6 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Data_Block:	502 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.COREFIFO_C10>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10   ########
Instance path:   Data_Block.COREFIFO_C10                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                0.5170 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.COREFIFO_C10:	169 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     80                 0.2370 %             
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.COREFIFO_C10:	174 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.COREFIFO_C10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0   ########
Instance path:   COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0                        
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                0.5170 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	169 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     80                 0.2370 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	174 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0   ########           
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      133                0.4070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.1580 %             
ARI1     80                 0.2370 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0:	139 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_0:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.06730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10_1:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0
================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.02680 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10_1_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s   ########           
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Communication_Builder>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Builder   ########
Instance path:   Data_Block.Communication_Builder                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                0.8380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Communication_Builder:	274 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      159                0.4270 %             
ARI1     154                0.4560 %             
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Communication_Builder:	313 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.DataRamManage>
-------------------------------------------------------------------
########   Utilization report for  cell:   DataRamManage   ########
Instance path:   Data_Block.DataRamManage                          
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      162                0.4960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.DataRamManage:	162 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      55                 0.1480 %             
ARI1     162                0.480 %              
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.DataRamManage:	217 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Event_Info_RAM_Block>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Event_Info_RAM_Block   ########
Instance path:   Data_Block.Event_Info_RAM_Block                          
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.6980 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Event_Info_RAM_Block:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_0   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_0                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2   ########
Instance path:   PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_1   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_1                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_1.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C7_1.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_1.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_2   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_2                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status                
===============================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM           
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.FIFOs_Reader>
------------------------------------------------------------------
########   Utilization report for  cell:   FIFOs_Reader   ########
Instance path:   Data_Block.FIFOs_Reader                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.1960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.FIFOs_Reader:	64 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                0.3540 %             
ARI1     56                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.FIFOs_Reader:	188 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_0   ########
Instance path:   Data_Block.Input_Data_Part_0                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      613                1.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_0:	613 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      277                0.7430 %             
ARI1     356                1.05 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_0:	633 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 8.38 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_0:	48 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_3                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                0.3580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	117 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_3:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3   ########
Instance path:   COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                0.3580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3:	117 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_3:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_4   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_4                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_4:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4   ########
Instance path:   COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.05370 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_4:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_4:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_5   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_5                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_5:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5   ########
Instance path:   COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_5:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_5:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_6   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_6                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_6:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_6:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_6:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6   ########
Instance path:   COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_6:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_6:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_1   ########
Instance path:   Data_Block.Input_Data_Part_1                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      613                1.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_1:	613 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      278                0.7460 %             
ARI1     356                1.05 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_1:	634 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 8.38 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_1:	48 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4                   
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                0.3580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	117 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0   ########
Instance path:   COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                0.3580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0:	117 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_0                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_0:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0   ########
Instance path:   COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.1830 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0:	145 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_0:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_1   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_1                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_1:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1   ########
Instance path:   COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.05370 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_1:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_2   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_2                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_2:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_2:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_2:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2   ########
Instance path:   COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                0.3550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2:	116 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.1850 %             
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2:	146 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.08560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2:	28 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.05370 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.06170 %            
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top_2:	100 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 2.09 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	37 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     12                 0.03550 %            
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Sample_RAM_Block>
----------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block   ########
Instance path:   Data_Block.Sample_RAM_Block                          
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.1290 %             
BLACK BOX     104                50.5 %               
======================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Sample_RAM_Block:	152 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     384                67 %                 
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Sample_RAM_Block:	384 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5                    
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 25.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5:	52 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                33.5 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5:	192 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM                        
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 25.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	52 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                33.5 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	192 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_0   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_0                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 25.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	52 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                33.5 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	192 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 25.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	52 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                33.5 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	192 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_MUX>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_MUX   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_MUX                    
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.03220 %            
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_MUX:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Test_Generator_for_Lanes_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   Test_Generator_for_Lanes_0   ########
Instance path:   Data_Block.Test_Generator_for_Lanes_0                          
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      63                 0.1930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Test_Generator_for_Lanes_0:	63 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
ARI1     56                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Test_Generator_for_Lanes_0:	57 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Trigger_Top_Part>
----------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Top_Part   ########
Instance path:   Data_Block.Trigger_Top_Part                          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      419                1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Trigger_Top_Part:	419 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      285                0.7650 %             
ARI1     417                1.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Trigger_Top_Part:	702 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Trigger_Top_Part:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.COREFIFO_C5>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5   ########
Instance path:   Trigger_Top_Part.COREFIFO_C5                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                0.4560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.1960 %             
ARI1     79                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.COREFIFO_C5:	152 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0   ########
Instance path:   COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                0.4560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0:	149 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.1960 %             
ARI1     79                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0:	152 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0:	36 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.0590 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0:	22 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.2390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0:	78 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     79                 0.2340 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0:	109 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 2.79 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Control>
---------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Control   ########
Instance path:   Trigger_Top_Part.Trigger_Control                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                0.6550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Control:	214 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      180                0.4830 %             
ARI1     164                0.4860 %             
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Control:	344 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Main>
------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Main   ########
Instance path:   Trigger_Top_Part.Trigger_Main                    
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.1190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Main:	39 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     97                 0.2870 %             
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Main:	127 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth   ########
Instance path:   Trigger_Top_Part.work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth                    
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth:	17 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
ARI1     77                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth:	79 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.VectorMux>
---------------------------------------------------------------
########   Utilization report for  cell:   VectorMux   ########
Instance path:   Data_Block.VectorMux                          
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      96                 0.2580 %             
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.VectorMux:	96 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0   ########
Instance path:   Data_Block.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0                          
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.190 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0:	62 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0:	25 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_1_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_1_0   ########                          
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_1_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_3_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_3_0   ########                          
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_3_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_3_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_4>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_4   ########                          
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_4
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top_0.Synchronizer_work_clock_switch_rtl_0layer1_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.EXT_Signals>
-----------------------------------------------------------------
########   Utilization report for  cell:   EXT_Signals   ########
Instance path:   Top.EXT_Signals                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      362                1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.EXT_Signals:	362 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           503                1.35 %               
ARI1          236                0.6990 %             
BLACK BOX     10                 4.85 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.EXT_Signals:	749 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       10                 8.47 %               
=================================================
Total IO PADS in the block Top.EXT_Signals:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.EXT_Signals_Controller>
----------------------------------------------------------------------------
########   Utilization report for  cell:   EXT_Signals_Controller   ########
Instance path:   EXT_Signals.EXT_Signals_Controller                         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      362                1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block EXT_Signals.EXT_Signals_Controller:	362 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      193                0.5180 %             
ARI1     192                0.5690 %             
=================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.EXT_Signals_Controller:	385 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.EXT_Signals_InputSwitch>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   EXT_Signals_InputSwitch   ########
Instance path:   EXT_Signals.EXT_Signals_InputSwitch                         
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.220 %              
ARI1     24                 0.07110 %            
=================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.EXT_Signals_InputSwitch:	106 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.EXT_Signals_OutputSwitch>
------------------------------------------------------------------------------
########   Utilization report for  cell:   EXT_Signals_OutputSwitch   ########
Instance path:   EXT_Signals.EXT_Signals_OutputSwitch                         
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                0.6120 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.EXT_Signals_OutputSwitch:	248 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0>
--------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0   ########
Instance path:   EXT_Signals.PF_IO_C0                         
==============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0.PF_IO_Z27_layer0>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0   ########
Instance path:   PF_IO_C0.PF_IO_Z27_layer0                            
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0.PF_IO_Z27_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0.PF_IO_Z27_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_0>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_0   ########
Instance path:   EXT_Signals.PF_IO_C0_0                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_0.PF_IO_Z27_layer0_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_0   ########
Instance path:   PF_IO_C0_0.PF_IO_Z27_layer0_0                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_0.PF_IO_Z27_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_0.PF_IO_Z27_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_1>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_1   ########
Instance path:   EXT_Signals.PF_IO_C0_1                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_1.PF_IO_Z27_layer0_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_1   ########
Instance path:   PF_IO_C0_1.PF_IO_Z27_layer0_1                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_1.PF_IO_Z27_layer0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_1.PF_IO_Z27_layer0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_2>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_2   ########
Instance path:   EXT_Signals.PF_IO_C0_2                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_2.PF_IO_Z27_layer0_2>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_2   ########
Instance path:   PF_IO_C0_2.PF_IO_Z27_layer0_2                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_2.PF_IO_Z27_layer0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_2.PF_IO_Z27_layer0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_3>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_3   ########
Instance path:   EXT_Signals.PF_IO_C0_3                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_3.PF_IO_Z27_layer0_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_3   ########
Instance path:   PF_IO_C0_3.PF_IO_Z27_layer0_3                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_3.PF_IO_Z27_layer0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_3.PF_IO_Z27_layer0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_4>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_4   ########
Instance path:   EXT_Signals.PF_IO_C0_4                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_4.PF_IO_Z27_layer0_4>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_4   ########
Instance path:   PF_IO_C0_4.PF_IO_Z27_layer0_4                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_4.PF_IO_Z27_layer0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_4.PF_IO_Z27_layer0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_5>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_5   ########
Instance path:   EXT_Signals.PF_IO_C0_5                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_5.PF_IO_Z27_layer0_5>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_5   ########
Instance path:   PF_IO_C0_5.PF_IO_Z27_layer0_5                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_5.PF_IO_Z27_layer0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_5.PF_IO_Z27_layer0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_6>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_6   ########
Instance path:   EXT_Signals.PF_IO_C0_6                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_6.PF_IO_Z27_layer0_6>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_6   ########
Instance path:   PF_IO_C0_6.PF_IO_Z27_layer0_6                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_6.PF_IO_Z27_layer0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_6.PF_IO_Z27_layer0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_7>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_7   ########
Instance path:   EXT_Signals.PF_IO_C0_7                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_7.PF_IO_Z27_layer0_7>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_7   ########
Instance path:   PF_IO_C0_7.PF_IO_Z27_layer0_7                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_7.PF_IO_Z27_layer0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_7.PF_IO_Z27_layer0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=EXT_Signals.PF_IO_C0_8>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_C0_8   ########
Instance path:   EXT_Signals.PF_IO_C0_8                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block EXT_Signals.PF_IO_C0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block EXT_Signals.PF_IO_C0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_IO_C0_8.PF_IO_Z27_layer0_8>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_IO_Z27_layer0_8   ########
Instance path:   PF_IO_C0_8.PF_IO_Z27_layer0_8                          
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_IO_C0_8.PF_IO_Z27_layer0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.8470 %             
=================================================
Total IO PADS in the block PF_IO_C0_8.PF_IO_Z27_layer0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Synchronizer_12_40>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_40   ########
Instance path:   Top.Synchronizer_12_40                                 
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Synchronizer_12_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Transceiver_Main>
----------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_Main   ########
Instance path:   Top.Transceiver_Main                                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11296              34.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Transceiver_Main:	11296 (10.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           30597              82.1 %               
ARI1          20665              61.2 %               
BLACK BOX     81                 39.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Transceiver_Main:	51343 (48.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     36                 6.28 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Transceiver_Main:	36 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     13                 48.1 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Transceiver_Main:	13 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.PF_TX_PLL_C2>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C2   ########
Instance path:   Transceiver_Main.PF_TX_PLL_C2                    
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_Main.PF_TX_PLL_C2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_TX_PLL_C2.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL   ########
Instance path:   PF_TX_PLL_C2.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL                        
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_TX_PLL_C2.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.PF_TX_PLL_C2_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C2_0   ########
Instance path:   Transceiver_Main.PF_TX_PLL_C2_0                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_Main.PF_TX_PLL_C2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_TX_PLL_C2_0.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0   ########
Instance path:   PF_TX_PLL_C2_0.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_TX_PLL_C2_0.PF_TX_PLL_C2_PF_TX_PLL_C2_0_PF_TX_PLL_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.Synchronizer_10>
---------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_10   ########
Instance path:   Transceiver_Main.Synchronizer_10                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_Main.Synchronizer_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.Synchronizer_11>
---------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_11   ########
Instance path:   Transceiver_Main.Synchronizer_11                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.009180 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_Main.Synchronizer_11:	3 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  3.7 %                
===================================================
Total GLOBAL BUFFERS in the block Transceiver_Main.Synchronizer_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.Transceiver_LanesConnection>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LanesConnection   ########
Instance path:   Transceiver_Main.Transceiver_LanesConnection                    
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11104              34 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_Main.Transceiver_LanesConnection:	11104 (10.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           30242              81.2 %               
ARI1          20655              61.2 %               
BLACK BOX     78                 37.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_Main.Transceiver_LanesConnection:	50975 (48.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     36                 6.28 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_Main.Transceiver_LanesConnection:	36 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     12                 44.4 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_Main.Transceiver_LanesConnection:	12 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.RxMainLinkController_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   RxMainLinkController_6   ########
Instance path:   Transceiver_LanesConnection.RxMainLinkController_6         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.RxMainLinkController_6:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1260 %             
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.RxMainLinkController_6:	58 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_0   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_0         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1245               3.81 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_0:	1245 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1035               2.78 %               
ARI1          449                1.33 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_0:	1497 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.COREFIFO_C12_1_10>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_10   ########
Instance path:   Transciever_OneLane_0.COREFIFO_C12_1_10               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C12_1_10:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.COREFIFO_C12_1_10:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C12_1_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0   ########
Instance path:   COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0                   
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_10.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10   ########            
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19
==============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20
==============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10   ########            
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_10:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10   ########            
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0   ########                                   
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.COREFIFO_C12_1_9>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_9   ########
Instance path:   Transciever_OneLane_0.COREFIFO_C12_1_9               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C12_1_9:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      249                0.6680 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.COREFIFO_C12_1_9:	300 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C12_1_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10   ########
Instance path:   COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      249                0.6680 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10:	300 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_9.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 0.1290 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12   ########                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_12:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12   ########                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_12:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21   ########                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22   ########                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_4:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_10.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10   ########                                
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.COREFIFO_C13_1_10>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_10   ########
Instance path:   Transciever_OneLane_0.COREFIFO_C13_1_10               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C13_1_10:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.COREFIFO_C13_1_10:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C13_1_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0   ########
Instance path:   COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0                   
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_10.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10   ########            
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19
==============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_19:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20
==============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_20:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10   ########            
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_10:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10   ########            
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0   ########                                 
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0
==============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_10.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.COREFIFO_C13_1_9>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_9   ########
Instance path:   Transciever_OneLane_0.COREFIFO_C13_1_9               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C13_1_9:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 0.2170 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.COREFIFO_C13_1_9:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_0.COREFIFO_C13_1_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10   ########
Instance path:   COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 0.2170 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_9.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 0.1290 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12   ########                  
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_12:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12   ########                  
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_12:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21   ########                  
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_21:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22   ########                  
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_22:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_4:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_10.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10   ########                              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10
==============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.PF_XCVR_ERM_C8_5>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_5   ########
Instance path:   Transciever_OneLane_0.PF_XCVR_ERM_C8_5               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.PF_XCVR_ERM_C8_5:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.1740 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.PF_XCVR_ERM_C8_5:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_0.PF_XCVR_ERM_C8_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_5.CORELANEMSTR_2s_1s_4>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_4   ########
Instance path:   PF_XCVR_ERM_C8_5.CORELANEMSTR_2s_1s_4                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_5.CORELANEMSTR_2s_1s_4:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_5.CORELANEMSTR_2s_1s_4:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_4.CORELANEMSTRmode2_Transceiver_LanesConnection_4>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection_4   ########
Instance path:   CORELANEMSTR_2s_1s_4.CORELANEMSTRmode2_Transceiver_LanesConnection_4                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_4.CORELANEMSTRmode2_Transceiver_LanesConnection_4:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_4.CORELANEMSTRmode2_Transceiver_LanesConnection_4:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_5.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4   ########
Instance path:   PF_XCVR_ERM_C8_5.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_5.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_5.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_4:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_5.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5   ########
Instance path:   PF_XCVR_ERM_C8_5.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_5.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_5.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5:	51 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5.CORERFDsicr_6s_10s_2s_5>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_5   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5.CORERFDsicr_6s_10s_2s_5
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5.CORERFDsicr_6s_10s_2s_5:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_5.CORERFDsicr_6s_10s_2s_5:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4             
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_5.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDgrycnt_2s_5>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_5   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDgrycnt_2s_5             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDgrycnt_2s_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_5.CORERFDgrycnt_2s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDplsgen_2s_4>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDplsgen_2s_4             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDplsgen_2s_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_5.CORERFDplsgen_2s_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4             
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.03760 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_5.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_4:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDsmplcnt_10s_4>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDsmplcnt_10s_4             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDsmplcnt_10s_4:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_5.CORERFDsmplcnt_10s_4:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_4.CORERFDbincnt_10s_Transceiver_LanesConnection_4>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection_4   ########
Instance path:   CORERFDsmplcnt_10s_4.CORERFDbincnt_10s_Transceiver_LanesConnection_4                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_4.CORERFDbincnt_10s_Transceiver_LanesConnection_4:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_4.CORERFDbincnt_10s_Transceiver_LanesConnection_4:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_0_5>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_5   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_0_5             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_4>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_4             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDsync_1s_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_5.CORERFDsyncen_2s_0_4>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_5.CORERFDsyncen_2s_0_4             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_5.CORERFDsyncen_2s_0_4:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_5.PF_XCVR_APBLINK_V_4>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_4   ########
Instance path:   PF_XCVR_ERM_C8_5.PF_XCVR_APBLINK_V_4                    
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_5.PF_XCVR_APBLINK_V_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_5.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5   ########
Instance path:   PF_XCVR_ERM_C8_5.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_5.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_5.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_33>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_33   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_33               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_34>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_34   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_34               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_35>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_35   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_35               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_36>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_36   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_36               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_37>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_37   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_37               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_38>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_38   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_38               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_38:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_12_39>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_39   ########
Instance path:   Transciever_OneLane_0.Synchronizer_12_39               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_12_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Synchronizer_5>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_5   ########
Instance path:   Transciever_OneLane_0.Synchronizer_5               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Synchronizer_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.Transceiver_LaneStatus_4>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus_4   ########
Instance path:   Transciever_OneLane_0.Transceiver_LaneStatus_4               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.Transceiver_LaneStatus_4:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5   ########
Instance path:   Transciever_OneLane_0.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.06440 %            
ARI1     21                 0.06220 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2   ########
Instance path:   Transciever_OneLane_0.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2               
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.1770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2:	58 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.3030 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_2:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_0.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5   ########
Instance path:   Transciever_OneLane_0.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5               
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_0.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      201                0.5390 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_0.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5:	364 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_1   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_1         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2493               7.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_1:	2493 (2.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10050              27 %                 
ARI1          6472               19.2 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_1:	16535 (15.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.COREFIFO_C12_1_7>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_7   ########
Instance path:   Transciever_OneLane_1.COREFIFO_C12_1_7               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C12_1_7:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.COREFIFO_C12_1_7:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C12_1_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9   ########
Instance path:   COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_7.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.1640 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9:	104 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_11:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_11:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_3:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_9.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.COREFIFO_C12_1_8>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_8   ########
Instance path:   Transciever_OneLane_1.COREFIFO_C12_1_8               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C12_1_8:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.COREFIFO_C12_1_8:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C12_1_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8   ########
Instance path:   COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_8.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_10:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_10:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_8:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_8.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.COREFIFO_C13_1_7>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_7   ########
Instance path:   Transciever_OneLane_1.COREFIFO_C13_1_7               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C13_1_7:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.220 %              
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.COREFIFO_C13_1_7:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C13_1_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9   ########
Instance path:   COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.220 %              
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_7.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1260 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9:	98 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_11:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_11:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_17:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_18:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_3:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_9.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_9.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.COREFIFO_C13_1_8>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_8   ########
Instance path:   Transciever_OneLane_1.COREFIFO_C13_1_8               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C13_1_8:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.COREFIFO_C13_1_8:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_1.COREFIFO_C13_1_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8   ########
Instance path:   COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_8.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_10:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_10:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_16:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_8:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_8.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_8.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.PF_XCVR_ERM_C8_4>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_4   ########
Instance path:   Transciever_OneLane_1.PF_XCVR_ERM_C8_4               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.PF_XCVR_ERM_C8_4:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           63                 0.1690 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.PF_XCVR_ERM_C8_4:	97 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_1.PF_XCVR_ERM_C8_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_4.CORELANEMSTR_2s_1s_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_3   ########
Instance path:   PF_XCVR_ERM_C8_4.CORELANEMSTR_2s_1s_3                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_4.CORELANEMSTR_2s_1s_3:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_4.CORELANEMSTR_2s_1s_3:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_3.CORELANEMSTRmode2_Transceiver_LanesConnection_3>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection_3   ########
Instance path:   CORELANEMSTR_2s_1s_3.CORELANEMSTRmode2_Transceiver_LanesConnection_3                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_3.CORELANEMSTRmode2_Transceiver_LanesConnection_3:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_3.CORELANEMSTRmode2_Transceiver_LanesConnection_3:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_4.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3   ########
Instance path:   PF_XCVR_ERM_C8_4.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_4.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_4.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_3:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_4.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4   ########
Instance path:   PF_XCVR_ERM_C8_4.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_4.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.08590 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_4.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4:	49 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4.CORERFDsicr_6s_10s_2s_4>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_4   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4.CORERFDsicr_6s_10s_2s_4
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4.CORERFDsicr_6s_10s_2s_4:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.07520 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_4.CORERFDsicr_6s_10s_2s_4:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3             
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_4.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDgrycnt_2s_4>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDgrycnt_2s_4             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDgrycnt_2s_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_4.CORERFDgrycnt_2s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDplsgen_2s_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDplsgen_2s_3             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDplsgen_2s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_4.CORERFDplsgen_2s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3             
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_4.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_3:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDsmplcnt_10s_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDsmplcnt_10s_3             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDsmplcnt_10s_3:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_4.CORERFDsmplcnt_10s_3:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_3.CORERFDbincnt_10s_Transceiver_LanesConnection_3>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection_3   ########
Instance path:   CORERFDsmplcnt_10s_3.CORERFDbincnt_10s_Transceiver_LanesConnection_3                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_3.CORERFDbincnt_10s_Transceiver_LanesConnection_3:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_3.CORERFDbincnt_10s_Transceiver_LanesConnection_3:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_0_4>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_4   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_0_4             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_3             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDsync_1s_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_4.CORERFDsyncen_2s_0_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_4.CORERFDsyncen_2s_0_3             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_4.CORERFDsyncen_2s_0_3:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_4.PF_XCVR_APBLINK_V_3>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_3   ########
Instance path:   PF_XCVR_ERM_C8_4.PF_XCVR_APBLINK_V_3                    
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_4.PF_XCVR_APBLINK_V_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_4.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4   ########
Instance path:   PF_XCVR_ERM_C8_4.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_4.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_4.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_26>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_26   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_26               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_27>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_27   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_27               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_28>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_28   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_28               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_29>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_29   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_29               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_30>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_30   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_30               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_31>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_31   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_31               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_12_32>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_32   ########
Instance path:   Transciever_OneLane_1.Synchronizer_12_32               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_12_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Synchronizer_3>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_3   ########
Instance path:   Transciever_OneLane_1.Synchronizer_3               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Synchronizer_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.Transceiver_LaneStatus_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus_3   ########
Instance path:   Transciever_OneLane_1.Transceiver_LaneStatus_3               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.Transceiver_LaneStatus_3:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4   ########
Instance path:   Transciever_OneLane_1.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1200               3.67 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4:	1200 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9025               24.2 %               
ARI1     6052               17.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4:	15077 (14.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4   ########
Instance path:   Transciever_OneLane_1.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4               
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      122                0.3730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4:	122 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.3030 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_1.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4   ########
Instance path:   Transciever_OneLane_1.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4               
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_1.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      202                0.5420 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_1.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4:	365 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_2   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_2         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3613               11.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_2:	3613 (3.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15949              42.8 %               
ARI1          12416              36.8 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_2:	28378 (26.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.COREFIFO_C12_1_5>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_5   ########
Instance path:   Transciever_OneLane_2.COREFIFO_C12_1_5               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C12_1_5:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.COREFIFO_C12_1_5:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C12_1_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7   ########
Instance path:   COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_5.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.1640 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7:	104 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_9:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_9:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_2:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_7.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.COREFIFO_C12_1_6>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_6   ########
Instance path:   Transciever_OneLane_2.COREFIFO_C12_1_6               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C12_1_6:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.COREFIFO_C12_1_6:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C12_1_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6   ########
Instance path:   COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_6.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_8:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_8:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_6:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_6.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.COREFIFO_C13_1_5>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_5   ########
Instance path:   Transciever_OneLane_2.COREFIFO_C13_1_5               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C13_1_5:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.COREFIFO_C13_1_5:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C13_1_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7   ########
Instance path:   COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_5.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.1580 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_9:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_9:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_2:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_7.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_7.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.COREFIFO_C13_1_6>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_6   ########
Instance path:   Transciever_OneLane_2.COREFIFO_C13_1_6               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C13_1_6:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.COREFIFO_C13_1_6:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_2.COREFIFO_C13_1_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6   ########
Instance path:   COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_6.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_8:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_8:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_6:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_6.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_6.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.PF_XCVR_ERM_C8_3>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_3   ########
Instance path:   Transciever_OneLane_2.PF_XCVR_ERM_C8_3               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.PF_XCVR_ERM_C8_3:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           63                 0.1690 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.PF_XCVR_ERM_C8_3:	97 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_2.PF_XCVR_ERM_C8_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_3.CORELANEMSTR_2s_1s_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_2   ########
Instance path:   PF_XCVR_ERM_C8_3.CORELANEMSTR_2s_1s_2                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_3.CORELANEMSTR_2s_1s_2:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_3.CORELANEMSTR_2s_1s_2:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_2.CORELANEMSTRmode2_Transceiver_LanesConnection_2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection_2   ########
Instance path:   CORELANEMSTR_2s_1s_2.CORELANEMSTRmode2_Transceiver_LanesConnection_2                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_2.CORELANEMSTRmode2_Transceiver_LanesConnection_2:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_2.CORELANEMSTRmode2_Transceiver_LanesConnection_2:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_3.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2   ########
Instance path:   PF_XCVR_ERM_C8_3.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_3.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_3.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_2:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_3.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3   ########
Instance path:   PF_XCVR_ERM_C8_3.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_3.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.08590 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_3.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3:	49 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3.CORERFDsicr_6s_10s_2s_3>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_3   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3.CORERFDsicr_6s_10s_2s_3
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3.CORERFDsicr_6s_10s_2s_3:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.07520 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_3.CORERFDsicr_6s_10s_2s_3:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2             
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_3.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDgrycnt_2s_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDgrycnt_2s_3             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDgrycnt_2s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_3.CORERFDgrycnt_2s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDplsgen_2s_2>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDplsgen_2s_2             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDplsgen_2s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_3.CORERFDplsgen_2s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2             
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_3.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_2:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDsmplcnt_10s_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDsmplcnt_10s_2             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDsmplcnt_10s_2:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_3.CORERFDsmplcnt_10s_2:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_2.CORERFDbincnt_10s_Transceiver_LanesConnection_2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection_2   ########
Instance path:   CORERFDsmplcnt_10s_2.CORERFDbincnt_10s_Transceiver_LanesConnection_2                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_2.CORERFDbincnt_10s_Transceiver_LanesConnection_2:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_2.CORERFDbincnt_10s_Transceiver_LanesConnection_2:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_0_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_3   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_0_3             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_2>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_2             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDsync_1s_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_3.CORERFDsyncen_2s_0_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_3.CORERFDsyncen_2s_0_2             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_3.CORERFDsyncen_2s_0_2:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_3.PF_XCVR_APBLINK_V_2>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_2   ########
Instance path:   PF_XCVR_ERM_C8_3.PF_XCVR_APBLINK_V_2                    
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_3.PF_XCVR_APBLINK_V_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_3.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3   ########
Instance path:   PF_XCVR_ERM_C8_3.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_3.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_3.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_18>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_18   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_18               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_20>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_20   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_20               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_21>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_21   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_21               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_22>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_22   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_22               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_23>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_23   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_23               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_24>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_24   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_24               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_12_25>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_25   ########
Instance path:   Transciever_OneLane_2.Synchronizer_12_25               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_12_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Synchronizer_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_2   ########
Instance path:   Transciever_OneLane_2.Synchronizer_2               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Synchronizer_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.Transceiver_LaneStatus_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus_2   ########
Instance path:   Transciever_OneLane_2.Transceiver_LaneStatus_2               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.Transceiver_LaneStatus_2:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3   ########
Instance path:   Transciever_OneLane_2.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2256               6.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3:	2256 (2.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14923              40.1 %               
ARI1     12004              35.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3:	26927 (25.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3   ########
Instance path:   Transciever_OneLane_2.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3               
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      186                0.5690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3:	186 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.3030 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_2.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0   ########
Instance path:   Transciever_OneLane_2.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0               
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_2.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      191                0.5130 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_2.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection_0:	354 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_3>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_3   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_3         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1245               3.81 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_3:	1245 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1045               2.8 %                
ARI1          441                1.31 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_3:	1499 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.COREFIFO_C12_1_3>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_3   ########
Instance path:   Transciever_OneLane_3.COREFIFO_C12_1_3               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C12_1_3:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      252                0.6760 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.COREFIFO_C12_1_3:	303 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C12_1_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5   ########
Instance path:   COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      252                0.6760 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5:	303 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_3.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.1340 %             
ARI1     51                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5:	101 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_7:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_7:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_5.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.COREFIFO_C12_1_4>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_4   ########
Instance path:   Transciever_OneLane_3.COREFIFO_C12_1_4               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C12_1_4:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.COREFIFO_C12_1_4:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C12_1_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4   ########
Instance path:   COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_4.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_6:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_6:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_4:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_4.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.COREFIFO_C13_1_3>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_3   ########
Instance path:   Transciever_OneLane_3.COREFIFO_C13_1_3               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C13_1_3:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.COREFIFO_C13_1_3:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C13_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5   ########
Instance path:   COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_3.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.1580 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_7:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_7:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10
=============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_5.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_5.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.COREFIFO_C13_1_4>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_4   ########
Instance path:   Transciever_OneLane_3.COREFIFO_C13_1_4               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C13_1_4:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.COREFIFO_C13_1_4:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_3.COREFIFO_C13_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4   ########
Instance path:   COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_4.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_6:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_6:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_4:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_4.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_4.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.PF_XCVR_ERM_C8_2>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_2   ########
Instance path:   Transciever_OneLane_3.PF_XCVR_ERM_C8_2               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.PF_XCVR_ERM_C8_2:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.1740 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.PF_XCVR_ERM_C8_2:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_3.PF_XCVR_ERM_C8_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_2.CORELANEMSTR_2s_1s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_1   ########
Instance path:   PF_XCVR_ERM_C8_2.CORELANEMSTR_2s_1s_1                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_2.CORELANEMSTR_2s_1s_1:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_2.CORELANEMSTR_2s_1s_1:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_1.CORELANEMSTRmode2_Transceiver_LanesConnection_1>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection_1   ########
Instance path:   CORELANEMSTR_2s_1s_1.CORELANEMSTRmode2_Transceiver_LanesConnection_1                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_1.CORELANEMSTRmode2_Transceiver_LanesConnection_1:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_1.CORELANEMSTRmode2_Transceiver_LanesConnection_1:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_2.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1   ########
Instance path:   PF_XCVR_ERM_C8_2.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_2.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_2.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_1:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_2.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2   ########
Instance path:   PF_XCVR_ERM_C8_2.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_2.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_2.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2:	51 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2.CORERFDsicr_6s_10s_2s_2>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_2   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2.CORERFDsicr_6s_10s_2s_2
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2.CORERFDsicr_6s_10s_2s_2:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_2.CORERFDsicr_6s_10s_2s_2:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1             
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_2.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDgrycnt_2s_2>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDgrycnt_2s_2             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDgrycnt_2s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_2.CORERFDgrycnt_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDplsgen_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDplsgen_2s_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDplsgen_2s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_2.CORERFDplsgen_2s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1             
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.03760 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_2.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_1:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDsmplcnt_10s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDsmplcnt_10s_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDsmplcnt_10s_1:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_2.CORERFDsmplcnt_10s_1:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_Transceiver_LanesConnection_1>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection_1   ########
Instance path:   CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_Transceiver_LanesConnection_1                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_Transceiver_LanesConnection_1:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_Transceiver_LanesConnection_1:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_0_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_2   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_0_2             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDsync_1s_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_2.CORERFDsyncen_2s_0_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_2.CORERFDsyncen_2s_0_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_2.CORERFDsyncen_2s_0_1:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_2.PF_XCVR_APBLINK_V_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_1   ########
Instance path:   PF_XCVR_ERM_C8_2.PF_XCVR_APBLINK_V_1                    
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_2.PF_XCVR_APBLINK_V_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_2.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2   ########
Instance path:   PF_XCVR_ERM_C8_2.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_2.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_2.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_10>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_10   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_10               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_13>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_13   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_13               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_14>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_14   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_14               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_15>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_15   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_15               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_16>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_16   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_16               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_17>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_17   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_17               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_12_19>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_19   ########
Instance path:   Transciever_OneLane_3.Synchronizer_12_19               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_12_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Synchronizer_6>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_6   ########
Instance path:   Transciever_OneLane_3.Synchronizer_6               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Synchronizer_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.Transceiver_LaneStatus_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus_1   ########
Instance path:   Transciever_OneLane_3.Transceiver_LaneStatus_1               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.Transceiver_LaneStatus_1:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2   ########
Instance path:   Transciever_OneLane_3.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.06440 %            
ARI1     21                 0.06220 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1   ########
Instance path:   Transciever_OneLane_3.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1               
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.1770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1:	58 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.3030 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_1:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_3.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2   ########
Instance path:   Transciever_OneLane_3.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2               
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_3.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                0.5230 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_3.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2:	358 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_4>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_4   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_4         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1245               3.81 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_4:	1245 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1052               2.82 %               
ARI1          433                1.28 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_4:	1498 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.COREFIFO_C12_1_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_1   ########
Instance path:   Transciever_OneLane_4.COREFIFO_C12_1_1               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C12_1_1:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      262                0.7030 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.COREFIFO_C12_1_1:	305 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C12_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3   ########
Instance path:   COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      262                0.7030 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3:	305 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 0.1610 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3:	103 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_5:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_5:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_3.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.COREFIFO_C12_1_2>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_2   ########
Instance path:   Transciever_OneLane_4.COREFIFO_C12_1_2               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C12_1_2:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.COREFIFO_C12_1_2:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C12_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2   ########
Instance path:   COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.COREFIFO_C13_1_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_1   ########
Instance path:   Transciever_OneLane_4.COREFIFO_C13_1_1               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C13_1_1:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.COREFIFO_C13_1_1:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C13_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3   ########
Instance path:   COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.1580 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_5:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_5:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_3.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_3.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.COREFIFO_C13_1_2>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_2   ########
Instance path:   Transciever_OneLane_4.COREFIFO_C13_1_2               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C13_1_2:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.COREFIFO_C13_1_2:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_4.COREFIFO_C13_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2   ########
Instance path:   COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.PF_XCVR_ERM_C8_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_1   ########
Instance path:   Transciever_OneLane_4.PF_XCVR_ERM_C8_1               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.PF_XCVR_ERM_C8_1:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.1740 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.PF_XCVR_ERM_C8_1:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_4.PF_XCVR_ERM_C8_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_0   ########
Instance path:   PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_0                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_0:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_0:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_0.CORELANEMSTRmode2_Transceiver_LanesConnection_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection_0   ########
Instance path:   CORELANEMSTR_2s_1s_0.CORELANEMSTRmode2_Transceiver_LanesConnection_0                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_0.CORELANEMSTRmode2_Transceiver_LanesConnection_0:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_0.CORELANEMSTRmode2_Transceiver_LanesConnection_0:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0   ########
Instance path:   PF_XCVR_ERM_C8_1.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection_0:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1   ########
Instance path:   PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1:	51 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1.CORERFDsicr_6s_10s_2s_1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_1   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1.CORERFDsicr_6s_10s_2s_1
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1.CORERFDsicr_6s_10s_2s_1:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_1.CORERFDsicr_6s_10s_2s_1:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0             
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_Transceiver_LanesConnection_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0             
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.03760 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_Transceiver_LanesConnection_0:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_Transceiver_LanesConnection_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection_0   ########
Instance path:   CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_Transceiver_LanesConnection_0                
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_Transceiver_LanesConnection_0:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_Transceiver_LanesConnection_0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_0:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_0   ########
Instance path:   PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_0                    
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1   ########
Instance path:   PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_11>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_11   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_11               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_12>
------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_12   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_12               
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_2>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_2   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_2               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_6>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_6   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_6               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_7>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_7   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_7               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_8>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_8   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_8               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_12_9>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_9   ########
Instance path:   Transciever_OneLane_4.Synchronizer_12_9               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_12_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Synchronizer_7>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_7   ########
Instance path:   Transciever_OneLane_4.Synchronizer_7               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Synchronizer_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.Transceiver_LaneStatus_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus_0   ########
Instance path:   Transciever_OneLane_4.Transceiver_LaneStatus_0               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.Transceiver_LaneStatus_0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1   ########
Instance path:   Transciever_OneLane_4.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.06440 %            
ARI1     21                 0.06220 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0   ########
Instance path:   Transciever_OneLane_4.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0               
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.1770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0:	58 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      114                0.3060 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection_0:	134 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_4.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection   ########
Instance path:   Transciever_OneLane_4.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection               
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_4.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      191                0.5130 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_4.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection:	354 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.Transciever_OneLane_5>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Transciever_OneLane_5   ########
Instance path:   Transceiver_LanesConnection.Transciever_OneLane_5         
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1245               3.81 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_5:	1245 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1059               2.84 %               
ARI1          433                1.28 %               
BLACK BOX     13                 6.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.Transciever_OneLane_5:	1505 (1.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     6                  1.05 %               
====================================================
Total MEMORY ELEMENTS in the block Transceiver_LanesConnection.Transciever_OneLane_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transceiver_LanesConnection.Transciever_OneLane_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.COREFIFO_C12_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_0   ########
Instance path:   Transciever_OneLane_5.COREFIFO_C12_0               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C12_0:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.COREFIFO_C12_0:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C12_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1   ########
Instance path:   COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1                      
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      263                0.7060 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1:	306 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.1640 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1:	104 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.COREFIFO_C12_1_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_0   ########
Instance path:   Transciever_OneLane_5.COREFIFO_C12_1_0               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C12_1_0:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.COREFIFO_C12_1_0:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C12_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0   ########
Instance path:   COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      355                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0:	355 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.6310 %             
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0:	294 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0   ########                    
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.4040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0:	132 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.1910 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0:	71 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0   ########              
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0
==========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.3490 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.COREFIFO_C13_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_0   ########
Instance path:   Transciever_OneLane_5.COREFIFO_C13_0               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C13_0:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.COREFIFO_C13_0:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C13_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1   ########
Instance path:   COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1                      
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.2520 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1:	137 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.1580 %             
ARI1     43                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.COREFIFO_C13_1_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_0   ########
Instance path:   Transciever_OneLane_5.COREFIFO_C13_1_0               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C13_1_0:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.COREFIFO_C13_1_0:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block Transciever_OneLane_5.COREFIFO_C13_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0   ########
Instance path:   COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0                    
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.4010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0:	131 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.180 %              
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0:	126 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.2810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0:	92 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     59                 0.1750 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0:	93 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.04280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2:	14 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0   ########                    
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_Transceiver_LanesConnection_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.06120 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0:	15 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0   ########              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1750 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.PF_XCVR_ERM_C8_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_0   ########
Instance path:   Transciever_OneLane_5.PF_XCVR_ERM_C8_0               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.PF_XCVR_ERM_C8_0:	65 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.1740 %             
ARI1          25                 0.0740 %             
BLACK BOX     9                  4.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.PF_XCVR_ERM_C8_0:	99 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block Transciever_OneLane_5.PF_XCVR_ERM_C8_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s   ########
Instance path:   PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s                    
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s.CORELANEMSTRmode2_Transceiver_LanesConnection>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_Transceiver_LanesConnection   ########
Instance path:   CORELANEMSTR_2s_1s.CORELANEMSTRmode2_Transceiver_LanesConnection                  
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.03360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s.CORELANEMSTRmode2_Transceiver_LanesConnection:	11 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.04830 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s.CORELANEMSTRmode2_Transceiver_LanesConnection:	18 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z7_layer2_Transceiver_LanesConnection   ########
Instance path:   PF_XCVR_ERM_C8_0.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection                    
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.05810 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection:	19 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.03490 %            
ARI1     8                  0.02370 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection:	21 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0   ########
Instance path:   PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.1040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0:	34 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.09130 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0:	51 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0.CORERFDsicr_6s_10s_2s_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_0   ########                          
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0.CORERFDsicr_6s_10s_2s_0
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.09480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0.CORERFDsicr_6s_10s_2s_0:	31 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.08050 %            
ARI1     17                 0.05040 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2_0.CORERFDsicr_6s_10s_2s_0:	47 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_Transceiver_LanesConnection>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_Transceiver_LanesConnection   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_Transceiver_LanesConnection             
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.003060 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_Transceiver_LanesConnection:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.01610 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_Transceiver_LanesConnection:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.002680 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s>
----------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s             
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.005370 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_Transceiver_LanesConnection>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_Transceiver_LanesConnection   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_Transceiver_LanesConnection             
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.02450 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_Transceiver_LanesConnection:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.03760 %            
ARI1     6                  0.01780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_Transceiver_LanesConnection:	20 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s.CORERFDbincnt_10s_Transceiver_LanesConnection>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_Transceiver_LanesConnection   ########
Instance path:   CORERFDsmplcnt_10s.CORERFDbincnt_10s_Transceiver_LanesConnection                  
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.03060 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s.CORERFDbincnt_10s_Transceiver_LanesConnection:	10 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
ARI1     11                 0.03260 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s.CORERFDbincnt_10s_Transceiver_LanesConnection:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0             
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01220 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0:	4 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V   ########
Instance path:   PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V                    
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0   ########
Instance path:   PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4850 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  7.41 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer>
------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer   ########
Instance path:   Transciever_OneLane_5.Synchronizer               
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12>
---------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_0   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12_0               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_1   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12_1               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12_3>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_3   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12_3               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12_4>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_4   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12_4               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_12_5>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_12_5   ########
Instance path:   Transciever_OneLane_5.Synchronizer_12_5               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_12_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Synchronizer_4>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_4   ########
Instance path:   Transciever_OneLane_5.Synchronizer_4               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Synchronizer_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.Transceiver_LaneStatus>
----------------------------------------------------------------------------
########   Utilization report for  cell:   Transceiver_LaneStatus   ########
Instance path:   Transciever_OneLane_5.Transceiver_LaneStatus               
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.Transceiver_LaneStatus:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0   ########
Instance path:   Transciever_OneLane_5.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0               
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.04890 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0:	16 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.06440 %            
ARI1     21                 0.06220 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0:	45 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection   ########
Instance path:   Transciever_OneLane_5.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection               
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.1770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection:	58 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.3030 %             
ARI1     20                 0.05920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection:	133 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transciever_OneLane_5.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0   ########
Instance path:   Transciever_OneLane_5.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0               
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      102                0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transciever_OneLane_5.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0:	102 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      198                0.5310 %             
ARI1     163                0.4830 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transciever_OneLane_5.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0:	361 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_LanesConnection.TxMainLinkController_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   TxMainLinkController_6   ########
Instance path:   Transceiver_LanesConnection.TxMainLinkController_6         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_LanesConnection.TxMainLinkController_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.01340 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transceiver_LanesConnection.TxMainLinkController_6:	5 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2   ########
Instance path:   Transceiver_Main.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2                    
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.1320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_Main.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2:	43 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.04030 %            
ARI1     10                 0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block Transceiver_Main.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2:	25 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_0   ########                      
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_2   ########                      
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_5>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_work_clock_switch_rtl_0layer1_5   ########                      
Instance path:   work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_5
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.006120 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2.Synchronizer_work_clock_switch_rtl_0layer1_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Transceiver_Main.work_transceiver_controller_rtl_6_1_g_NumberOfLanes>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_transceiver_controller_rtl_6_1_g_NumberOfLanes   ########
Instance path:   Transceiver_Main.work_transceiver_controller_rtl_6_1_g_NumberOfLanes                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.440 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Transceiver_Main.work_transceiver_controller_rtl_6_1_g_NumberOfLanes:	144 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      340                0.9130 %             
=================================================
Total COMBINATIONAL LOGIC in the block Transceiver_Main.work_transceiver_controller_rtl_6_1_g_NumberOfLanes:	340 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
