$date
	Tue May 25 00:36:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' outfile [31:0] $end
$var integer 32 ( stall [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var wire 32 ) instr [31:0] $end
$var wire 1 * Stall $end
$var wire 32 + SignExtend_Res [31:0] $end
$var wire 32 , ShiftLeft_Res [31:0] $end
$var wire 32 - RS2Data [31:0] $end
$var wire 32 . RS1Data [31:0] $end
$var wire 32 / PC_now [31:0] $end
$var wire 32 0 PC_four [31:0] $end
$var wire 32 1 PC_branch [31:0] $end
$var wire 1 2 PCWrite $end
$var wire 1 3 NoOp $end
$var wire 32 4 MemRead_Res [31:0] $end
$var wire 32 5 MUX_PC_Res [31:0] $end
$var wire 32 6 MUX_MemtoReg_Res [31:0] $end
$var wire 32 7 MUX_ALUSrc_Res [31:0] $end
$var wire 1 8 MEMWB_RegWrite $end
$var wire 5 9 MEMWB_RDaddr [4:0] $end
$var wire 1 : MEMWB_MemtoReg $end
$var wire 32 ; MEMWB_MemRead_Data [31:0] $end
$var wire 32 < MEMWB_ALU_Res [31:0] $end
$var wire 32 = IFID_instr [31:0] $end
$var wire 32 > IFID_PC [31:0] $end
$var wire 10 ? IDEX_funct [9:0] $end
$var wire 32 @ IDEX_SignExtend_Res [31:0] $end
$var wire 1 A IDEX_RegWrite $end
$var wire 32 B IDEX_RS2Data [31:0] $end
$var wire 5 C IDEX_RS2Addr [4:0] $end
$var wire 32 D IDEX_RS1Data [31:0] $end
$var wire 5 E IDEX_RS1Addr [4:0] $end
$var wire 5 F IDEX_RDaddr [4:0] $end
$var wire 1 G IDEX_MemtoReg $end
$var wire 1 H IDEX_MemWrite $end
$var wire 1 I IDEX_MemRead $end
$var wire 1 J IDEX_ALUSrc $end
$var wire 2 K IDEX_ALUOp [1:0] $end
$var wire 2 L Forward_B [1:0] $end
$var wire 2 M Forward_A [1:0] $end
$var wire 32 N ForwardB_MUX_Res [31:0] $end
$var wire 32 O ForwardA_MUX_Res [31:0] $end
$var wire 1 P Flush $end
$var wire 1 Q Equal_Res $end
$var wire 1 R EXMEM_RegWrite $end
$var wire 5 S EXMEM_RDaddr [4:0] $end
$var wire 1 T EXMEM_MemtoReg $end
$var wire 32 U EXMEM_MemWrite_Data [31:0] $end
$var wire 1 V EXMEM_MemWrite $end
$var wire 1 W EXMEM_MemRead $end
$var wire 32 X EXMEM_ALU_Res [31:0] $end
$var wire 1 Y Ctrl_RegWrite $end
$var wire 1 Z Ctrl_MemtoReg $end
$var wire 1 [ Ctrl_MemWrite $end
$var wire 1 \ Ctrl_MemRead $end
$var wire 1 ] Ctrl_Branch $end
$var wire 1 ^ Ctrl_ALUSrc $end
$var wire 2 _ Ctrl_ALUOp [1:0] $end
$var wire 32 ` ALU_Res [31:0] $end
$var wire 4 a ALUCtrl [3:0] $end
$scope module ALU $end
$var wire 32 b data2_i [31:0] $end
$var wire 32 c data1_i [31:0] $end
$var wire 4 d ALUCtrl_i [3:0] $end
$var reg 32 e data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 f funct_i [9:0] $end
$var wire 2 g ALUOp_i [1:0] $end
$var reg 4 h ALUCtrl_o [3:0] $end
$upscope $end
$scope module Add_Branch $end
$var wire 32 i data_o [31:0] $end
$var wire 32 j data2_in [31:0] $end
$var wire 32 k data1_in [31:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 l data2_in [31:0] $end
$var wire 32 m data_o [31:0] $end
$var wire 32 n data1_in [31:0] $end
$upscope $end
$scope module And $end
$var wire 1 P data_o $end
$var wire 1 Q data2_in $end
$var wire 1 ] data1_in $end
$upscope $end
$scope module Control $end
$var wire 7 o Op_i [6:0] $end
$var wire 1 3 NoOp_i $end
$var reg 2 p ALUOp_o [1:0] $end
$var reg 1 ^ ALUSrc_o $end
$var reg 1 ] Branch_o $end
$var reg 1 \ MemRead_o $end
$var reg 1 [ MemWrite_o $end
$var reg 1 Z MemtoReg_o $end
$var reg 1 Y RegWrite_o $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 q data_o [31:0] $end
$var wire 32 r data_i [31:0] $end
$var wire 32 s addr_i [31:0] $end
$var wire 1 V MemWrite_i $end
$var wire 1 W MemRead_i $end
$upscope $end
$scope module Equal $end
$var wire 1 Q data_o $end
$var wire 32 t data2_in [31:0] $end
$var wire 32 u data1_in [31:0] $end
$upscope $end
$scope module ForwardA_MUX $end
$var wire 32 v MUX_Res_o [31:0] $end
$var wire 32 w WB_WriteData_in [31:0] $end
$var wire 32 x MEM_ALU_Result_in [31:0] $end
$var wire 2 y Forward_in [1:0] $end
$var wire 32 z EXRS_Data_in [31:0] $end
$var reg 32 { MUX_Res [31:0] $end
$upscope $end
$scope module ForwardB_MUX $end
$var wire 32 | MUX_Res_o [31:0] $end
$var wire 32 } WB_WriteData_in [31:0] $end
$var wire 32 ~ MEM_ALU_Result_in [31:0] $end
$var wire 2 !" Forward_in [1:0] $end
$var wire 32 "" EXRS_Data_in [31:0] $end
$var reg 32 #" MUX_Res [31:0] $end
$upscope $end
$scope module Forwarding_Unit $end
$var wire 2 $" Forward_A_o [1:0] $end
$var wire 2 %" Forward_B_o [1:0] $end
$var wire 1 8 WB_RegWrite_i $end
$var wire 5 &" WB_Rd_i [4:0] $end
$var wire 1 R MEM_RegWrite_i $end
$var wire 5 '" MEM_Rd_i [4:0] $end
$var wire 5 (" EX_RS2_i [4:0] $end
$var wire 5 )" EX_RS1_i [4:0] $end
$var reg 2 *" Forward_A_res [1:0] $end
$var reg 2 +" Forward_B_res [1:0] $end
$var reg 1 ," flag_A $end
$var reg 1 -" flag_B $end
$upscope $end
$scope module Hazard_Detection $end
$var wire 5 ." RS1addr_i [4:0] $end
$var wire 5 /" RS2addr_i [4:0] $end
$var wire 5 0" RdAddr_i [4:0] $end
$var wire 1 I MemRead_i $end
$var reg 1 3 NoOp_o $end
$var reg 1 2 PCWrite_o $end
$var reg 1 * Stall_o $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 1" instr_o [31:0] $end
$var wire 32 2" addr_i [31:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 3" data1_i [31:0] $end
$var wire 1 J select_i $end
$var wire 32 4" data_o [31:0] $end
$var wire 32 5" data2_i [31:0] $end
$upscope $end
$scope module MUX_MemtoReg $end
$var wire 1 : select_i $end
$var wire 32 6" data_o [31:0] $end
$var wire 32 7" data2_i [31:0] $end
$var wire 32 8" data1_i [31:0] $end
$upscope $end
$scope module MUX_PC $end
$var wire 32 9" data1_i [31:0] $end
$var wire 32 :" data2_i [31:0] $end
$var wire 1 P select_i $end
$var wire 32 ;" data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 2 PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 <" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var reg 32 =" pc_o [31:0] $end
$upscope $end
$scope module Register_EXMEM $end
$var wire 32 >" ALU_Res_i [31:0] $end
$var wire 32 ?" MemWrite_Data_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 # start_i $end
$var wire 1 A RegWrite_i $end
$var wire 5 @" RDaddr_i [4:0] $end
$var wire 1 G MemtoReg_i $end
$var wire 1 H MemWrite_i $end
$var wire 1 I MemRead_i $end
$var reg 32 A" ALU_Res_o [31:0] $end
$var reg 1 W MemRead_o $end
$var reg 32 B" MemWrite_Data_o [31:0] $end
$var reg 1 V MemWrite_o $end
$var reg 1 T MemtoReg_o $end
$var reg 5 C" RDaddr_o [4:0] $end
$var reg 1 R RegWrite_o $end
$upscope $end
$scope module Register_IDEX $end
$var wire 2 D" ALUOp_i [1:0] $end
$var wire 1 ^ ALUSrc_i $end
$var wire 1 \ MemRead_i $end
$var wire 1 [ MemWrite_i $end
$var wire 1 Z MemtoReg_i $end
$var wire 5 E" RDaddr_i [4:0] $end
$var wire 5 F" RS1Addr_i [4:0] $end
$var wire 5 G" RS2Addr_i [4:0] $end
$var wire 1 Y RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 10 H" funct_i [9:0] $end
$var wire 1 # start_i $end
$var wire 32 I" SignExtend_Res_i [31:0] $end
$var wire 32 J" RS2Data_i [31:0] $end
$var wire 32 K" RS1Data_i [31:0] $end
$var reg 2 L" ALUOp_o [1:0] $end
$var reg 1 J ALUSrc_o $end
$var reg 1 I MemRead_o $end
$var reg 1 H MemWrite_o $end
$var reg 1 G MemtoReg_o $end
$var reg 5 M" RDaddr_o [4:0] $end
$var reg 5 N" RS1Addr_o [4:0] $end
$var reg 32 O" RS1Data_o [31:0] $end
$var reg 5 P" RS2Addr_o [4:0] $end
$var reg 32 Q" RS2Data_o [31:0] $end
$var reg 1 A RegWrite_o $end
$var reg 32 R" SignExtend_Res_o [31:0] $end
$var reg 10 S" funct_o [9:0] $end
$upscope $end
$scope module Register_IFID $end
$var wire 1 P Flush_i $end
$var wire 1 * Stall_i $end
$var wire 1 ! clk_i $end
$var wire 32 T" instr_i [31:0] $end
$var wire 32 U" pc_i [31:0] $end
$var wire 1 # start_i $end
$var reg 32 V" instr_o [31:0] $end
$var reg 32 W" pc_o [31:0] $end
$upscope $end
$scope module Register_MEMWB $end
$var wire 32 X" MemAddr_i [31:0] $end
$var wire 32 Y" MemRead_Data_i [31:0] $end
$var wire 1 T MemtoReg_i $end
$var wire 5 Z" RDaddr_i [4:0] $end
$var wire 1 R RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 # start_i $end
$var reg 32 [" MemAddr_o [31:0] $end
$var reg 32 \" MemRead_Data_o [31:0] $end
$var reg 1 : MemtoReg_o $end
$var reg 5 ]" RDaddr_o [4:0] $end
$var reg 1 8 RegWrite_o $end
$upscope $end
$scope module Registers $end
$var wire 5 ^" RDaddr_i [4:0] $end
$var wire 32 _" RDdata_i [31:0] $end
$var wire 5 `" RS1addr_i [4:0] $end
$var wire 5 a" RS2addr_i [4:0] $end
$var wire 1 8 RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 b" RS2data_o [31:0] $end
$var wire 32 c" RS1data_o [31:0] $end
$upscope $end
$scope module ShiftLeft $end
$var wire 32 d" data_o [31:0] $end
$var wire 32 e" data_i [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 32 f" data_i [31:0] $end
$var reg 32 g" data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b111100000000001100010011 T"
b0 S"
b0 R"
b0 Q"
bx P"
b0 O"
bx N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b11 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b100 <"
b100 ;"
b0 :"
b100 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b111100000000001100010011 1"
b0 0"
b0 /"
b0 ."
0-"
0,"
b0 +"
b0 *"
bx )"
bx ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b11 p
b0 o
b0 n
b100 m
b100 l
b0 k
b0 j
b0 i
b110 h
b0 g
b0 f
b0 e
b110 d
b0 c
b0 b
b110 a
b0 `
b11 _
0^
0]
0\
0[
0Z
0Y
b0 X
0W
0V
b0 U
0T
b0 S
0R
1Q
0P
b0 O
b0 N
b0 M
b0 L
b0 K
0J
0I
0H
0G
b0 F
bx E
b0 D
bx C
b0 B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
0:
b0 9
08
b0 7
b0 6
b100 5
b0 4
03
12
b0 1
b100 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
b111100000000001100010011 )
b0 (
b11 '
b100000 &
b0 %
b0 $
0#
1"
1!
$end
#12
1#
0"
#25
0!
#50
b1010 a
b1010 d
b1010 h
b11110 1
b11110 i
b11110 :"
b11110 ,
b11110 k
b11110 d"
1^
b0 _
b0 p
b0 D"
1Y
b1111 +
b1111 I"
b1111 e"
b1111 g"
b1111 /"
b1111 G"
b110 E"
b10011 o
b1111 a"
b11000000010001000100011 )
b11000000010001000100011 1"
b11000000010001000100011 T"
b1000 5
b1000 ;"
b1000 <"
b11 K
b11 g
b11 L"
b0 C
b0 ("
b0 P"
b0 E
b0 )"
b0 N"
b111100000000001100010011 =
b111100000000001100010011 V"
b111100000000001100010011 f"
b1000 0
b1000 m
b1000 9"
b100 /
b100 n
b100 2"
b100 ="
b100 U"
b1 $
1!
#75
0!
#100
b1111 `
b1111 e
b1111 >"
b110 a
b110 d
b110 h
b1000 ,
b1000 k
b1000 d"
b1 _
b1 p
b1 D"
1[
0Y
b100 +
b100 I"
b100 e"
b100 g"
b110 /"
b110 G"
b100 E"
b10 H"
b100011 o
b110 a"
b1111 7
b1111 b
b1111 4"
b101010111100000011 )
b101010111100000011 1"
b101010111100000011 T"
b1100 5
b1100 ;"
b1100 <"
b1100 1
b1100 i
b1100 :"
b100 >
b100 j
b100 W"
b11000000010001000100011 =
b11000000010001000100011 V"
b11000000010001000100011 f"
1J
b0 K
b0 g
b0 L"
1A
b1111 C
b1111 ("
b1111 P"
b110 F
b110 0"
b110 @"
b110 M"
b1111 @
b1111 5"
b1111 R"
b1100 0
b1100 m
b1100 9"
b1000 /
b1000 n
b1000 2"
b1000 ="
b1000 U"
b10 $
1!
#125
0!
#150
b100 `
b100 e
b100 >"
b1001 a
b1001 d
b1001 h
b0 ,
b0 k
b0 d"
b0 _
b0 p
b0 D"
0[
1\
1Z
1Y
b1111 N
b1111 |
b1111 #"
b1111 3"
b1111 ?"
1-"
b10 L
b10 !"
b10 %"
b10 +"
b100 7
b100 b
b100 4"
b0 +
b0 I"
b0 e"
b0 g"
b0 /"
b101 ."
b0 G"
b101 F"
b11110 E"
b11 o
b0 a"
b101 `"
b11111000110000001010110011 )
b11111000110000001010110011 1"
b11111000110000001010110011 T"
b10000 5
b10000 ;"
b10000 <"
1R
b110 S
b110 '"
b110 C"
b110 Z"
b1111 X
b1111 s
b1111 x
b1111 ~
b1111 A"
b1111 X"
b1 K
b1 g
b1 L"
1H
0A
b110 C
b110 ("
b110 P"
b100 F
b100 0"
b100 @"
b100 M"
b10 ?
b10 f
b10 S"
b100 @
b100 5"
b100 R"
b1000 1
b1000 i
b1000 :"
b1000 >
b1000 j
b1000 W"
b101010111100000011 =
b101010111100000011 V"
b101010111100000011 f"
b10000 0
b10000 m
b10000 9"
b1100 /
b1100 n
b1100 2"
b1100 ="
b1100 U"
b11 $
1!
#175
0!
#200
0Y
13
1*
02
b0 `
b0 e
b0 >"
b1000 a
b1000 d
b1000 h
0Q
b1111 .
b1111 u
b1111 K"
b1111 c"
0^
b10 _
b10 p
b10 D"
0\
0Z
b11110 /"
b110 ."
b11110 G"
b110 F"
b101 E"
b1000 H"
b110011 o
b11110 a"
b110 `"
b0 7
b0 b
b0 4"
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
0-"
b0 L
b0 !"
b0 %"
b0 +"
b1111 6
b1111 w
b1111 }
b1111 6"
b1111 _"
b101110001110110011 )
b101110001110110011 1"
b101110001110110011 T"
b10100 5
b10100 ;"
b10100 <"
b1100 1
b1100 i
b1100 :"
b1100 >
b1100 j
b1100 W"
b11111000110000001010110011 =
b11111000110000001010110011 V"
b11111000110000001010110011 f"
b0 K
b0 g
b0 L"
0H
1I
1G
1A
b0 C
b0 ("
b0 P"
b101 E
b101 )"
b101 N"
b11110 F
b11110 0"
b11110 @"
b11110 M"
b0 @
b0 5"
b0 R"
1V
0R
b100 S
b100 '"
b100 C"
b100 Z"
b1111 U
b1111 r
b1111 B"
b100 X
b100 s
b100 x
b100 ~
b100 A"
b100 X"
18
b110 9
b110 &"
b110 ]"
b110 ^"
b1111 <
b1111 8"
b1111 ["
b10100 0
b10100 m
b10100 9"
b10000 /
b10000 n
b10000 2"
b10000 ="
b10000 U"
b100 $
1!
#225
0!
#250
1Y
b0 `
b0 e
b0 >"
03
0*
12
b101 a
b101 d
b101 h
b100 6
b100 w
b100 }
b100 6"
b100 _"
b101 4
b101 q
b101 Y"
1-"
b10 L
b10 !"
b10 %"
b10 +"
b1111 O
b1111 c
b1111 v
b1111 {
08
b100 9
b100 &"
b100 ]"
b100 ^"
b100 <
b100 8"
b100 ["
0V
1W
1T
1R
b11110 S
b11110 '"
b11110 C"
b11110 Z"
b0 U
b0 r
b0 B"
b0 X
b0 s
b0 x
b0 ~
b0 A"
b0 X"
0J
b10 K
b10 g
b10 L"
0I
0G
0A
b11110 C
b11110 ("
b11110 P"
b110 E
b110 )"
b110 N"
b101 F
b101 0"
b101 @"
b101 M"
b1000 ?
b1000 f
b1000 S"
b1111 D
b1111 z
b1111 O"
b101 $
b1 (
1!
#275
0!
#300
b1001011 `
b1001011 e
b1001011 >"
1Q
b101 7
b101 b
b101 4"
b0 .
b0 u
b0 K"
b0 c"
b0 -
b0 t
b0 J"
b0 b"
b101 N
b101 |
b101 #"
b101 3"
b101 ?"
b0 /"
b101 ."
b0 G"
b101 F"
b111 E"
b110 H"
b0 a"
b101 `"
b0 4
b0 q
b0 Y"
0-"
b1 L
b1 !"
b1 %"
b1 +"
b101 6
b101 w
b101 }
b101 6"
b101 _"
b11100000010010000100011 )
b11100000010010000100011 1"
b11100000010010000100011 T"
b11000 5
b11000 ;"
b11000 <"
b10000 1
b10000 i
b10000 :"
b10000 >
b10000 j
b10000 W"
b101110001110110011 =
b101110001110110011 V"
b101110001110110011 f"
1A
0W
0T
0R
b101 S
b101 '"
b101 C"
b101 Z"
1:
18
b11110 9
b11110 &"
b11110 ]"
b11110 ^"
b101 ;
b101 7"
b101 \"
b0 <
b0 8"
b0 ["
b11000 0
b11000 m
b11000 9"
b10100 /
b10100 n
b10100 2"
b10100 ="
b10100 U"
b110 $
1!
#325
0!
#350
b1001011 `
b1001011 e
b1001011 >"
b11 a
b11 d
b11 h
b0 7
b0 b
b0 4"
b10000 ,
b10000 k
b10000 d"
1^
b1 _
b1 p
b1 D"
1[
0Y
b0 6
b0 w
b0 }
b0 6"
b0 _"
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
1,"
b10 M
b10 y
b10 $"
b10 *"
b0 L
b0 !"
b0 %"
b0 +"
b1001011 O
b1001011 c
b1001011 v
b1001011 {
b1000 +
b1000 I"
b1000 e"
b1000 g"
b111 /"
b0 ."
b111 G"
b0 F"
b1000 E"
b10 H"
b100011 o
b111 a"
b0 `"
b11000110000001100110011 )
b11000110000001100110011 1"
b11000110000001100110011 T"
b11100 5
b11100 ;"
b11100 <"
0:
08
b101 9
b101 &"
b101 ]"
b101 ^"
b0 ;
b0 7"
b0 \"
1R
b101 U
b101 r
b101 B"
b1001011 X
b1001011 s
b1001011 x
b1001011 ~
b1001011 A"
b1001011 X"
b0 C
b0 ("
b0 P"
b101 E
b101 )"
b101 N"
b111 F
b111 0"
b111 @"
b111 M"
b110 ?
b110 f
b110 S"
b0 D
b0 z
b0 O"
b100100 1
b100100 i
b100100 :"
b10100 >
b10100 j
b10100 W"
b11100000010010000100011 =
b11100000010010000100011 V"
b11100000010010000100011 f"
b11100 0
b11100 m
b11100 9"
b11000 /
b11000 n
b11000 2"
b11000 ="
b11000 U"
b111 $
1!
#375
0!
#400
b1000 `
b1000 e
b1000 >"
b1001 a
b1001 d
b1001 h
b0 ,
b0 k
b0 d"
0^
b10 _
b10 p
b10 D"
0[
1Y
b1111 -
b1111 t
b1111 J"
b1111 b"
b1111 .
b1111 u
b1111 K"
b1111 c"
b0 O
b0 c
b0 v
b0 {
b1001011 N
b1001011 |
b1001011 #"
b1001011 3"
b1001011 ?"
b0 +
b0 I"
b0 e"
b0 g"
b110 /"
b110 ."
b110 G"
b110 F"
b110 E"
b0 H"
b110011 o
b110 a"
b110 `"
b1000 7
b1000 b
b1000 4"
1-"
b10 L
b10 !"
b10 %"
b10 +"
0,"
b0 M
b0 y
b0 $"
b0 *"
b1001011 6
b1001011 w
b1001011 }
b1001011 6"
b1001011 _"
b100000 5
b100000 ;"
b100000 <"
b11000 1
b11000 i
b11000 :"
b11000 >
b11000 j
b11000 W"
b11000110000001100110011 =
b11000110000001100110011 V"
b11000110000001100110011 f"
1J
b1 K
b1 g
b1 L"
1H
0A
b111 C
b111 ("
b111 P"
b0 E
b0 )"
b0 N"
b1000 F
b1000 0"
b1000 @"
b1000 M"
b10 ?
b10 f
b10 S"
b1000 @
b1000 5"
b1000 R"
b111 S
b111 '"
b111 C"
b111 Z"
b0 U
b0 r
b0 B"
18
b1001011 <
b1001011 8"
b1001011 ["
b100000 0
b100000 m
b100000 9"
b11100 /
b11100 n
b11100 2"
b11100 ="
b11100 U"
b1000 $
1!
#425
0!
#450
b11110 `
b11110 e
b11110 >"
b11 a
b11 d
b11 h
b1111 7
b1111 b
b1111 4"
0-"
b0 L
b0 !"
b0 %"
b0 +"
b1111 N
b1111 |
b1111 #"
b1111 3"
b1111 ?"
b1111 O
b1111 c
b1111 v
b1111 {
b100000000010111010000011 )
b100000000010111010000011 1"
b100000000010111010000011 T"
b100100 5
b100100 ;"
b100100 <"
b111 9
b111 &"
b111 ]"
b111 ^"
1V
0R
b1000 S
b1000 '"
b1000 C"
b1000 Z"
b1001011 U
b1001011 r
b1001011 B"
b1000 X
b1000 s
b1000 x
b1000 ~
b1000 A"
b1000 X"
0J
b10 K
b10 g
b10 L"
0H
1A
b110 C
b110 ("
b110 P"
b110 E
b110 )"
b110 N"
b110 F
b110 0"
b110 @"
b110 M"
b0 ?
b0 f
b0 S"
b0 @
b0 5"
b0 R"
b1111 B
b1111 ""
b1111 Q"
b1111 D
b1111 z
b1111 O"
b11100 1
b11100 i
b11100 :"
b11100 >
b11100 j
b11100 W"
b100100 0
b100100 m
b100100 9"
b100000 /
b100000 n
b100000 2"
b100000 ="
b100000 U"
b1001 $
1!
#475
0!
#500
b111100 `
b111100 e
b111100 >"
b10000 ,
b10000 k
b10000 d"
1^
b0 _
b0 p
b0 D"
1\
1Z
b0 -
b0 t
b0 J"
b0 b"
b0 .
b0 u
b0 K"
b0 c"
b11110 7
b11110 b
b11110 4"
b1000 +
b1000 I"
b1000 e"
b1000 g"
b1000 /"
b0 ."
b1000 G"
b0 F"
b11101 E"
b10 H"
b11 o
b1000 a"
b0 `"
b11110 O
b11110 c
b11110 v
b11110 {
b11110 N
b11110 |
b11110 #"
b11110 3"
b11110 ?"
1-"
b10 L
b10 !"
b10 %"
b10 +"
1,"
b10 M
b10 y
b10 $"
b10 *"
b1000 6
b1000 w
b1000 }
b1000 6"
b1000 _"
b11011101111111000110011 )
b11011101111111000110011 1"
b11011101111111000110011 T"
b101000 5
b101000 ;"
b101000 <"
b110000 1
b110000 i
b110000 :"
b100000 >
b100000 j
b100000 W"
b100000000010111010000011 =
b100000000010111010000011 V"
b100000000010111010000011 f"
0V
1R
b110 S
b110 '"
b110 C"
b110 Z"
b1111 U
b1111 r
b1111 B"
b11110 X
b11110 s
b11110 x
b11110 ~
b11110 A"
b11110 X"
08
b1000 9
b1000 &"
b1000 ]"
b1000 ^"
b1000 <
b1000 8"
b1000 ["
b101000 0
b101000 m
b101000 9"
b100100 /
b100100 n
b100100 2"
b100100 ="
b100100 U"
b1010 $
1!
#525
0!
#550
0Y
b1000 `
b1000 e
b1000 >"
13
1*
02
b1000 a
b1000 d
b1000 h
0Q
b0 ,
b0 k
b0 d"
0^
b10 _
b10 p
b10 D"
0\
0Z
b11110 -
b11110 t
b11110 J"
b11110 b"
b11110 6
b11110 w
b11110 }
b11110 6"
b11110 _"
b1000 7
b1000 b
b1000 4"
0-"
0,"
b0 L
b0 !"
b0 %"
b0 +"
b0 M
b0 y
b0 $"
b0 *"
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
b0 O
b0 c
b0 v
b0 {
b0 +
b0 I"
b0 e"
b0 g"
b110 /"
b11101 ."
b110 G"
b11101 F"
b11100 E"
b111 H"
b110011 o
b110 a"
b11101 `"
b11111111000000110000001110010011 )
b11111111000000110000001110010011 1"
b11111111000000110000001110010011 T"
b101100 5
b101100 ;"
b101100 <"
18
b110 9
b110 &"
b110 ]"
b110 ^"
b11110 <
b11110 8"
b11110 ["
b11110 U
b11110 r
b11110 B"
b111100 X
b111100 s
b111100 x
b111100 ~
b111100 A"
b111100 X"
1J
b0 K
b0 g
b0 L"
1I
1G
b1000 C
b1000 ("
b1000 P"
b0 E
b0 )"
b0 N"
b11101 F
b11101 0"
b11101 @"
b11101 M"
b10 ?
b10 f
b10 S"
b1000 @
b1000 5"
b1000 R"
b0 B
b0 ""
b0 Q"
b0 D
b0 z
b0 O"
b100100 1
b100100 i
b100100 :"
b100100 >
b100100 j
b100100 W"
b11011101111111000110011 =
b11011101111111000110011 V"
b11011101111111000110011 f"
b101100 0
b101100 m
b101100 9"
b101000 /
b101000 n
b101000 2"
b101000 ="
b101000 U"
b1011 $
1!
#575
0!
#600
1Y
b1000 `
b1000 e
b1000 >"
03
0*
12
b0 a
b0 d
b0 h
b1000 O
b1000 c
b1000 v
b1000 {
b111100 -
b111100 t
b111100 J"
b111100 b"
b111100 7
b111100 b
b111100 4"
b1001011 4
b1001011 q
b1001011 Y"
b1 L
b1 !"
b1 %"
b1 +"
1,"
b10 M
b10 y
b10 $"
b10 *"
b111100 N
b111100 |
b111100 #"
b111100 3"
b111100 ?"
b111100 6
b111100 w
b111100 }
b111100 6"
b111100 _"
0J
b10 K
b10 g
b10 L"
0I
0G
0A
b110 C
b110 ("
b110 P"
b11101 E
b11101 )"
b11101 N"
b11100 F
b11100 0"
b11100 @"
b11100 M"
b111 ?
b111 f
b111 S"
b0 @
b0 5"
b0 R"
b11110 B
b11110 ""
b11110 Q"
1W
1T
b11101 S
b11101 '"
b11101 C"
b11101 Z"
b0 U
b0 r
b0 B"
b1000 X
b1000 s
b1000 x
b1000 ~
b1000 A"
b1000 X"
b111100 <
b111100 8"
b111100 ["
b1100 $
b10 (
1!
#625
0!
#650
b0 -
b0 t
b0 J"
b0 b"
b1001011 O
b1001011 c
b1001011 v
b1001011 {
b11111111111111111111111111100000 ,
b11111111111111111111111111100000 k
b11111111111111111111111111100000 d"
1^
b0 _
b0 p
b0 D"
b111100 .
b111100 u
b111100 K"
b111100 c"
b1001011 6
b1001011 w
b1001011 }
b1001011 6"
b1001011 _"
b0 4
b0 q
b0 Y"
0,"
b0 L
b0 !"
b0 %"
b0 +"
b1 M
b1 y
b1 $"
b1 *"
b11111111111111111111111111110000 +
b11111111111111111111111111110000 I"
b11111111111111111111111111110000 e"
b11111111111111111111111111110000 g"
b10000 /"
b110 ."
b10000 G"
b110 F"
b111 E"
b1111111000 H"
b10011 o
b10000 a"
b110 `"
b1000000000111000010011 )
b1000000000111000010011 1"
b1000000000111000010011 T"
b110000 5
b110000 ;"
b110000 <"
1:
b11101 9
b11101 &"
b11101 ]"
b11101 ^"
b1001011 ;
b1001011 7"
b1001011 \"
b1000 <
b1000 8"
b1000 ["
0W
0T
0R
b11100 S
b11100 '"
b11100 C"
b11100 Z"
b111100 U
b111100 r
b111100 B"
1A
b111100 B
b111100 ""
b111100 Q"
b1000 1
b1000 i
b1000 :"
b101000 >
b101000 j
b101000 W"
b11111111000000110000001110010011 =
b11111111000000110000001110010011 V"
b11111111000000110000001110010011 f"
b110000 0
b110000 m
b110000 9"
b101100 /
b101100 n
b101100 2"
b101100 ="
b101100 U"
b1101 $
1!
#675
0!
#700
b101100 `
b101100 e
b101100 >"
b110 a
b110 d
b110 h
1Q
b100 ,
b100 k
b100 d"
b0 .
b0 u
b0 K"
b0 c"
b10 +
b10 I"
b10 e"
b10 g"
b10 /"
b0 ."
b10 G"
b0 F"
b11100 E"
b0 H"
b10 a"
b0 `"
b11111111111111111111111111110000 7
b11111111111111111111111111110000 b
b11111111111111111111111111110000 4"
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
b111100 O
b111100 c
b111100 v
b111100 {
b0 M
b0 y
b0 $"
b0 *"
b1000 6
b1000 w
b1000 }
b1000 6"
b1000 _"
b110000000010111100000011 )
b110000000010111100000011 1"
b110000000010111100000011 T"
b110100 5
b110100 ;"
b110100 <"
b110000 1
b110000 i
b110000 :"
b101100 >
b101100 j
b101100 W"
b1000000000111000010011 =
b1000000000111000010011 V"
b1000000000111000010011 f"
1J
b0 K
b0 g
b0 L"
b10000 C
b10000 ("
b10000 P"
b110 E
b110 )"
b110 N"
b111 F
b111 0"
b111 @"
b111 M"
b1111111000 ?
b1111111000 f
b1111111000 S"
b11111111111111111111111111110000 @
b11111111111111111111111111110000 5"
b11111111111111111111111111110000 R"
b0 B
b0 ""
b0 Q"
b111100 D
b111100 z
b111100 O"
1R
0:
08
b11100 9
b11100 &"
b11100 ]"
b11100 ^"
b0 ;
b0 7"
b0 \"
b110100 0
b110100 m
b110100 9"
b110000 /
b110000 n
b110000 2"
b110000 ="
b110000 U"
b1110 $
1!
#725
0!
#750
b10 `
b10 e
b10 >"
b11000 ,
b11000 k
b11000 d"
1\
1Z
b10 7
b10 b
b10 4"
b0 O
b0 c
b0 v
b0 {
b1100 +
b1100 I"
b1100 e"
b1100 g"
b1100 /"
b1100 G"
b11110 E"
b10 H"
b11 o
b1100 a"
b1111000101110001110110011 )
b1111000101110001110110011 1"
b1111000101110001110110011 T"
b111000 5
b111000 ;"
b111000 <"
18
b111 S
b111 '"
b111 C"
b111 Z"
b0 U
b0 r
b0 B"
b101100 X
b101100 s
b101100 x
b101100 ~
b101100 A"
b101100 X"
b10 C
b10 ("
b10 P"
b0 E
b0 )"
b0 N"
b11100 F
b11100 0"
b11100 @"
b11100 M"
b0 ?
b0 f
b0 S"
b10 @
b10 5"
b10 R"
b0 D
b0 z
b0 O"
b1001000 1
b1001000 i
b1001000 :"
b110000 >
b110000 j
b110000 W"
b110000000010111100000011 =
b110000000010111100000011 V"
b110000000010111100000011 f"
b111000 0
b111000 m
b111000 9"
b110100 /
b110100 n
b110100 2"
b110100 ="
b110100 U"
b1111 $
1!
#775
0!
#800
0Y
13
1*
02
b1100 `
b1100 e
b1100 >"
b1000 a
b1000 d
b1000 h
0Q
b0 ,
b0 k
b0 d"
0^
b10 _
b10 p
b10 D"
0\
0Z
b101 -
b101 t
b101 J"
b101 b"
b1001011 .
b1001011 u
b1001011 K"
b1001011 c"
b0 +
b0 I"
b0 e"
b0 g"
b11110 /"
b101 ."
b11110 G"
b101 F"
b111 E"
b110 H"
b110011 o
b11110 a"
b101 `"
b1100 7
b1100 b
b1100 4"
b101100 6
b101100 w
b101100 }
b101100 6"
b101100 _"
b11100101000111110110011 )
b11100101000111110110011 1"
b11100101000111110110011 T"
b111100 5
b111100 ;"
b111100 <"
b110100 1
b110100 i
b110100 :"
b110100 >
b110100 j
b110100 W"
b1111000101110001110110011 =
b1111000101110001110110011 V"
b1111000101110001110110011 f"
1I
1G
b1100 C
b1100 ("
b1100 P"
b11110 F
b11110 0"
b11110 @"
b11110 M"
b10 ?
b10 f
b10 S"
b1100 @
b1100 5"
b1100 R"
b11100 S
b11100 '"
b11100 C"
b11100 Z"
b10 X
b10 s
b10 x
b10 ~
b10 A"
b10 X"
b111 9
b111 &"
b111 ]"
b111 ^"
b101100 <
b101100 8"
b101100 ["
b111100 0
b111100 m
b111100 9"
b111000 /
b111000 n
b111000 2"
b111000 ="
b111000 U"
b10000 $
1!
#825
0!
#850
1Y
b1010111 `
b1010111 e
b1010111 >"
03
0*
12
b11 a
b11 d
b11 h
b10 6
b10 w
b10 }
b10 6"
b10 _"
1-"
b10 L
b10 !"
b10 %"
b10 +"
b1100 7
b1100 b
b1100 4"
b1100 N
b1100 |
b1100 #"
b1100 3"
b1100 ?"
b1001011 O
b1001011 c
b1001011 v
b1001011 {
b11100 9
b11100 &"
b11100 ]"
b11100 ^"
b10 <
b10 8"
b10 ["
1W
1T
b11110 S
b11110 '"
b11110 C"
b11110 Z"
b1100 X
b1100 s
b1100 x
b1100 ~
b1100 A"
b1100 X"
0J
b10 K
b10 g
b10 L"
0I
0G
0A
b11110 C
b11110 ("
b11110 P"
b101 E
b101 )"
b101 N"
b111 F
b111 0"
b111 @"
b111 M"
b110 ?
b110 f
b110 S"
b0 @
b0 5"
b0 R"
b101 B
b101 ""
b101 Q"
b1001011 D
b1001011 z
b1001011 O"
b10001 $
b11 (
1!
#875
0!
#900
b1001011 `
b1001011 e
b1001011 >"
b0 7
b0 b
b0 4"
b101100 -
b101100 t
b101100 J"
b101100 b"
b111 /"
b111 G"
b11111 E"
b0 H"
b111 a"
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
0-"
b1 L
b1 !"
b1 %"
b1 +"
b0 6
b0 w
b0 }
b0 6"
b0 _"
b0 )
b0 1"
b0 T"
b1000000 5
b1000000 ;"
b1000000 <"
b111000 1
b111000 i
b111000 :"
b111000 >
b111000 j
b111000 W"
b11100101000111110110011 =
b11100101000111110110011 V"
b11100101000111110110011 f"
1A
0W
0T
0R
b111 S
b111 '"
b111 C"
b111 Z"
b1100 U
b1100 r
b1100 B"
b1010111 X
b1010111 s
b1010111 x
b1010111 ~
b1010111 A"
b1010111 X"
1:
b11110 9
b11110 &"
b11110 ]"
b11110 ^"
b1100 <
b1100 8"
b1100 ["
b1000000 0
b1000000 m
b1000000 9"
b111100 /
b111100 n
b111100 2"
b111100 ="
b111100 U"
b10010 $
1!
#925
0!
#950
b10010110 `
b10010110 e
b10010110 >"
b1001011 7
b1001011 b
b1001011 4"
1Q
b1001011 N
b1001011 |
b1001011 #"
b1001011 3"
b1001011 ?"
b11 _
b11 p
b11 D"
0Y
b0 -
b0 t
b0 J"
b0 b"
b0 .
b0 u
b0 K"
b0 c"
b1010111 6
b1010111 w
b1010111 }
b1010111 6"
b1010111 _"
1-"
b10 L
b10 !"
b10 %"
b10 +"
b0 /"
b0 ."
b0 G"
b0 F"
b0 E"
b0 o
b0 a"
b0 `"
b1000100 5
b1000100 ;"
b1000100 <"
0:
08
b111 9
b111 &"
b111 ]"
b111 ^"
b1010111 <
b1010111 8"
b1010111 ["
1R
b0 U
b0 r
b0 B"
b1001011 X
b1001011 s
b1001011 x
b1001011 ~
b1001011 A"
b1001011 X"
b111 C
b111 ("
b111 P"
b11111 F
b11111 0"
b11111 @"
b11111 M"
b0 ?
b0 f
b0 S"
b101100 B
b101100 ""
b101100 Q"
b111100 1
b111100 i
b111100 :"
b111100 >
b111100 j
b111100 W"
b0 =
b0 V"
b0 f"
b1000100 0
b1000100 m
b1000100 9"
b1000000 /
b1000000 n
b1000000 2"
b1000000 ="
b1000000 U"
b10011 $
1!
#975
0!
#1000
b0 `
b0 e
b0 >"
b1010 a
b1010 d
b1010 h
b0 7
b0 b
b0 4"
b0 O
b0 c
b0 v
b0 {
b0 N
b0 |
b0 #"
b0 3"
b0 ?"
0-"
b0 L
b0 !"
b0 %"
b0 +"
b1001011 6
b1001011 w
b1001011 }
b1001011 6"
b1001011 _"
b1001000 5
b1001000 ;"
b1001000 <"
b1000000 1
b1000000 i
b1000000 :"
b1000000 >
b1000000 j
b1000000 W"
b11 K
b11 g
b11 L"
0A
b0 C
b0 ("
b0 P"
b0 E
b0 )"
b0 N"
b0 F
b0 0"
b0 @"
b0 M"
b0 B
b0 ""
b0 Q"
b0 D
b0 z
b0 O"
b11111 S
b11111 '"
b11111 C"
b11111 Z"
b1001011 U
b1001011 r
b1001011 B"
b10010110 X
b10010110 s
b10010110 x
b10010110 ~
b10010110 A"
b10010110 X"
18
b1001011 <
b1001011 8"
b1001011 ["
b1001000 0
b1001000 m
b1001000 9"
b1000100 /
b1000100 n
b1000100 2"
b1000100 ="
b1000100 U"
b10100 $
1!
#1025
0!
#1050
b10010110 6
b10010110 w
b10010110 }
b10010110 6"
b10010110 _"
b1001100 5
b1001100 ;"
b1001100 <"
b11111 9
b11111 &"
b11111 ]"
b11111 ^"
b10010110 <
b10010110 8"
b10010110 ["
0R
b0 S
b0 '"
b0 C"
b0 Z"
b0 U
b0 r
b0 B"
b0 X
b0 s
b0 x
b0 ~
b0 A"
b0 X"
b1000100 1
b1000100 i
b1000100 :"
b1000100 >
b1000100 j
b1000100 W"
b1001100 0
b1001100 m
b1001100 9"
b1001000 /
b1001000 n
b1001000 2"
b1001000 ="
b1001000 U"
b10101 $
1!
#1075
0!
#1100
b0 6
b0 w
b0 }
b0 6"
b0 _"
b1010000 5
b1010000 ;"
b1010000 <"
b1001000 1
b1001000 i
b1001000 :"
b1001000 >
b1001000 j
b1001000 W"
08
b0 9
b0 &"
b0 ]"
b0 ^"
b0 <
b0 8"
b0 ["
b1010000 0
b1010000 m
b1010000 9"
b1001100 /
b1001100 n
b1001100 2"
b1001100 ="
b1001100 U"
b10110 $
1!
#1125
0!
#1150
b1010100 5
b1010100 ;"
b1010100 <"
b1001100 1
b1001100 i
b1001100 :"
b1001100 >
b1001100 j
b1001100 W"
b1010100 0
b1010100 m
b1010100 9"
b1010000 /
b1010000 n
b1010000 2"
b1010000 ="
b1010000 U"
b10111 $
1!
#1175
0!
#1200
b1011000 5
b1011000 ;"
b1011000 <"
b1010000 1
b1010000 i
b1010000 :"
b1010000 >
b1010000 j
b1010000 W"
b1011000 0
b1011000 m
b1011000 9"
b1010100 /
b1010100 n
b1010100 2"
b1010100 ="
b1010100 U"
b11000 $
1!
#1225
0!
#1250
b1011100 5
b1011100 ;"
b1011100 <"
b1010100 1
b1010100 i
b1010100 :"
b1010100 >
b1010100 j
b1010100 W"
b1011100 0
b1011100 m
b1011100 9"
b1011000 /
b1011000 n
b1011000 2"
b1011000 ="
b1011000 U"
b11001 $
1!
#1275
0!
#1300
b1100000 5
b1100000 ;"
b1100000 <"
b1011000 1
b1011000 i
b1011000 :"
b1011000 >
b1011000 j
b1011000 W"
b1100000 0
b1100000 m
b1100000 9"
b1011100 /
b1011100 n
b1011100 2"
b1011100 ="
b1011100 U"
b11010 $
1!
#1325
0!
#1350
b1100100 5
b1100100 ;"
b1100100 <"
b1011100 1
b1011100 i
b1011100 :"
b1011100 >
b1011100 j
b1011100 W"
b1100100 0
b1100100 m
b1100100 9"
b1100000 /
b1100000 n
b1100000 2"
b1100000 ="
b1100000 U"
b11011 $
1!
#1375
0!
#1400
b1101000 5
b1101000 ;"
b1101000 <"
b1100000 1
b1100000 i
b1100000 :"
b1100000 >
b1100000 j
b1100000 W"
b1101000 0
b1101000 m
b1101000 9"
b1100100 /
b1100100 n
b1100100 2"
b1100100 ="
b1100100 U"
b11100 $
1!
#1425
0!
#1450
b1101100 5
b1101100 ;"
b1101100 <"
b1100100 1
b1100100 i
b1100100 :"
b1100100 >
b1100100 j
b1100100 W"
b1101100 0
b1101100 m
b1101100 9"
b1101000 /
b1101000 n
b1101000 2"
b1101000 ="
b1101000 U"
b11101 $
1!
#1475
0!
#1500
b1110000 5
b1110000 ;"
b1110000 <"
b1101000 1
b1101000 i
b1101000 :"
b1101000 >
b1101000 j
b1101000 W"
b1110000 0
b1110000 m
b1110000 9"
b1101100 /
b1101100 n
b1101100 2"
b1101100 ="
b1101100 U"
b11110 $
1!
#1525
0!
#1550
b1110100 5
b1110100 ;"
b1110100 <"
b1101100 1
b1101100 i
b1101100 :"
b1101100 >
b1101100 j
b1101100 W"
b1110100 0
b1110100 m
b1110100 9"
b1110000 /
b1110000 n
b1110000 2"
b1110000 ="
b1110000 U"
b11111 $
1!
#1575
0!
#1600
b1111000 5
b1111000 ;"
b1111000 <"
b1110000 1
b1110000 i
b1110000 :"
b1110000 >
b1110000 j
b1110000 W"
b1111000 0
b1111000 m
b1111000 9"
b1110100 /
b1110100 n
b1110100 2"
b1110100 ="
b1110100 U"
b100000 $
1!
#1625
0!
#1650
b1111100 5
b1111100 ;"
b1111100 <"
b1110100 1
b1110100 i
b1110100 :"
b1110100 >
b1110100 j
b1110100 W"
b1111100 0
b1111100 m
b1111100 9"
b1111000 /
b1111000 n
b1111000 2"
b1111000 ="
b1111000 U"
b100001 $
1!
#1675
0!
#1700
b10000000 5
b10000000 ;"
b10000000 <"
b1111000 1
b1111000 i
b1111000 :"
b1111000 >
b1111000 j
b1111000 W"
b10000000 0
b10000000 m
b10000000 9"
b1111100 /
b1111100 n
b1111100 2"
b1111100 ="
b1111100 U"
b100010 $
1!
#1725
0!
#1750
b10000100 5
b10000100 ;"
b10000100 <"
b1111100 1
b1111100 i
b1111100 :"
b1111100 >
b1111100 j
b1111100 W"
b10000100 0
b10000100 m
b10000100 9"
b10000000 /
b10000000 n
b10000000 2"
b10000000 ="
b10000000 U"
b100011 $
1!
#1775
0!
#1800
b10001000 5
b10001000 ;"
b10001000 <"
b10000000 1
b10000000 i
b10000000 :"
b10000000 >
b10000000 j
b10000000 W"
b10001000 0
b10001000 m
b10001000 9"
b10000100 /
b10000100 n
b10000100 2"
b10000100 ="
b10000100 U"
b100100 $
1!
#1825
0!
#1850
b10001100 5
b10001100 ;"
b10001100 <"
b10000100 1
b10000100 i
b10000100 :"
b10000100 >
b10000100 j
b10000100 W"
b10001100 0
b10001100 m
b10001100 9"
b10001000 /
b10001000 n
b10001000 2"
b10001000 ="
b10001000 U"
b100101 $
1!
#1875
0!
#1900
b10010000 5
b10010000 ;"
b10010000 <"
b10001000 1
b10001000 i
b10001000 :"
b10001000 >
b10001000 j
b10001000 W"
b10010000 0
b10010000 m
b10010000 9"
b10001100 /
b10001100 n
b10001100 2"
b10001100 ="
b10001100 U"
b100110 $
1!
#1925
0!
#1950
b10010100 5
b10010100 ;"
b10010100 <"
b10001100 1
b10001100 i
b10001100 :"
b10001100 >
b10001100 j
b10001100 W"
b10010100 0
b10010100 m
b10010100 9"
b10010000 /
b10010000 n
b10010000 2"
b10010000 ="
b10010000 U"
b100111 $
1!
#1975
0!
#2000
b10011000 5
b10011000 ;"
b10011000 <"
b10010000 1
b10010000 i
b10010000 :"
b10010000 >
b10010000 j
b10010000 W"
b10011000 0
b10011000 m
b10011000 9"
b10010100 /
b10010100 n
b10010100 2"
b10010100 ="
b10010100 U"
b101000 $
1!
#2025
0!
#2050
b10011100 5
b10011100 ;"
b10011100 <"
b10010100 1
b10010100 i
b10010100 :"
b10010100 >
b10010100 j
b10010100 W"
b10011100 0
b10011100 m
b10011100 9"
b10011000 /
b10011000 n
b10011000 2"
b10011000 ="
b10011000 U"
b101001 $
1!
#2075
0!
#2100
b10100000 5
b10100000 ;"
b10100000 <"
b10011000 1
b10011000 i
b10011000 :"
b10011000 >
b10011000 j
b10011000 W"
b10100000 0
b10100000 m
b10100000 9"
b10011100 /
b10011100 n
b10011100 2"
b10011100 ="
b10011100 U"
b101010 $
1!
#2125
0!
#2150
b10100100 5
b10100100 ;"
b10100100 <"
b10011100 1
b10011100 i
b10011100 :"
b10011100 >
b10011100 j
b10011100 W"
b10100100 0
b10100100 m
b10100100 9"
b10100000 /
b10100000 n
b10100000 2"
b10100000 ="
b10100000 U"
b101011 $
1!
#2175
0!
#2200
b10101000 5
b10101000 ;"
b10101000 <"
b10100000 1
b10100000 i
b10100000 :"
b10100000 >
b10100000 j
b10100000 W"
b10101000 0
b10101000 m
b10101000 9"
b10100100 /
b10100100 n
b10100100 2"
b10100100 ="
b10100100 U"
b101100 $
1!
#2225
0!
#2250
b10101100 5
b10101100 ;"
b10101100 <"
b10100100 1
b10100100 i
b10100100 :"
b10100100 >
b10100100 j
b10100100 W"
b10101100 0
b10101100 m
b10101100 9"
b10101000 /
b10101000 n
b10101000 2"
b10101000 ="
b10101000 U"
b101101 $
1!
#2275
0!
#2300
b10110000 5
b10110000 ;"
b10110000 <"
b10101000 1
b10101000 i
b10101000 :"
b10101000 >
b10101000 j
b10101000 W"
b10110000 0
b10110000 m
b10110000 9"
b10101100 /
b10101100 n
b10101100 2"
b10101100 ="
b10101100 U"
b101110 $
1!
#2325
0!
#2350
b10110100 5
b10110100 ;"
b10110100 <"
b10101100 1
b10101100 i
b10101100 :"
b10101100 >
b10101100 j
b10101100 W"
b10110100 0
b10110100 m
b10110100 9"
b10110000 /
b10110000 n
b10110000 2"
b10110000 ="
b10110000 U"
b101111 $
1!
#2375
0!
#2400
b10111000 5
b10111000 ;"
b10111000 <"
b10110000 1
b10110000 i
b10110000 :"
b10110000 >
b10110000 j
b10110000 W"
b10111000 0
b10111000 m
b10111000 9"
b10110100 /
b10110100 n
b10110100 2"
b10110100 ="
b10110100 U"
b110000 $
1!
#2425
0!
#2450
b10111100 5
b10111100 ;"
b10111100 <"
b10110100 1
b10110100 i
b10110100 :"
b10110100 >
b10110100 j
b10110100 W"
b10111100 0
b10111100 m
b10111100 9"
b10111000 /
b10111000 n
b10111000 2"
b10111000 ="
b10111000 U"
b110001 $
1!
#2475
0!
#2500
b11000000 5
b11000000 ;"
b11000000 <"
b10111000 1
b10111000 i
b10111000 :"
b10111000 >
b10111000 j
b10111000 W"
b11000000 0
b11000000 m
b11000000 9"
b10111100 /
b10111100 n
b10111100 2"
b10111100 ="
b10111100 U"
b110010 $
1!
#2525
0!
#2550
b11000100 5
b11000100 ;"
b11000100 <"
b10111100 1
b10111100 i
b10111100 :"
b10111100 >
b10111100 j
b10111100 W"
b11000100 0
b11000100 m
b11000100 9"
b11000000 /
b11000000 n
b11000000 2"
b11000000 ="
b11000000 U"
b110011 $
1!
#2575
0!
#2600
b11001000 5
b11001000 ;"
b11001000 <"
b11000000 1
b11000000 i
b11000000 :"
b11000000 >
b11000000 j
b11000000 W"
b11001000 0
b11001000 m
b11001000 9"
b11000100 /
b11000100 n
b11000100 2"
b11000100 ="
b11000100 U"
b110100 $
1!
#2625
0!
#2650
b11001100 5
b11001100 ;"
b11001100 <"
b11000100 1
b11000100 i
b11000100 :"
b11000100 >
b11000100 j
b11000100 W"
b11001100 0
b11001100 m
b11001100 9"
b11001000 /
b11001000 n
b11001000 2"
b11001000 ="
b11001000 U"
b110101 $
1!
#2675
0!
#2700
b11010000 5
b11010000 ;"
b11010000 <"
b11001000 1
b11001000 i
b11001000 :"
b11001000 >
b11001000 j
b11001000 W"
b11010000 0
b11010000 m
b11010000 9"
b11001100 /
b11001100 n
b11001100 2"
b11001100 ="
b11001100 U"
b110110 $
1!
#2725
0!
#2750
b11010100 5
b11010100 ;"
b11010100 <"
b11001100 1
b11001100 i
b11001100 :"
b11001100 >
b11001100 j
b11001100 W"
b11010100 0
b11010100 m
b11010100 9"
b11010000 /
b11010000 n
b11010000 2"
b11010000 ="
b11010000 U"
b110111 $
1!
#2775
0!
#2800
b11011000 5
b11011000 ;"
b11011000 <"
b11010000 1
b11010000 i
b11010000 :"
b11010000 >
b11010000 j
b11010000 W"
b11011000 0
b11011000 m
b11011000 9"
b11010100 /
b11010100 n
b11010100 2"
b11010100 ="
b11010100 U"
b111000 $
1!
#2825
0!
#2850
b11011100 5
b11011100 ;"
b11011100 <"
b11010100 1
b11010100 i
b11010100 :"
b11010100 >
b11010100 j
b11010100 W"
b11011100 0
b11011100 m
b11011100 9"
b11011000 /
b11011000 n
b11011000 2"
b11011000 ="
b11011000 U"
b111001 $
1!
#2875
0!
#2900
b11100000 5
b11100000 ;"
b11100000 <"
b11011000 1
b11011000 i
b11011000 :"
b11011000 >
b11011000 j
b11011000 W"
b11100000 0
b11100000 m
b11100000 9"
b11011100 /
b11011100 n
b11011100 2"
b11011100 ="
b11011100 U"
b111010 $
1!
#2925
0!
#2950
b11100100 5
b11100100 ;"
b11100100 <"
b11011100 1
b11011100 i
b11011100 :"
b11011100 >
b11011100 j
b11011100 W"
b11100100 0
b11100100 m
b11100100 9"
b11100000 /
b11100000 n
b11100000 2"
b11100000 ="
b11100000 U"
b111011 $
1!
#2975
0!
#3000
b11101000 5
b11101000 ;"
b11101000 <"
b11100000 1
b11100000 i
b11100000 :"
b11100000 >
b11100000 j
b11100000 W"
b11101000 0
b11101000 m
b11101000 9"
b11100100 /
b11100100 n
b11100100 2"
b11100100 ="
b11100100 U"
b111100 $
1!
#3025
0!
#3050
b11101100 5
b11101100 ;"
b11101100 <"
b11100100 1
b11100100 i
b11100100 :"
b11100100 >
b11100100 j
b11100100 W"
b11101100 0
b11101100 m
b11101100 9"
b11101000 /
b11101000 n
b11101000 2"
b11101000 ="
b11101000 U"
b111101 $
1!
#3075
0!
#3100
b11110000 5
b11110000 ;"
b11110000 <"
b11101000 1
b11101000 i
b11101000 :"
b11101000 >
b11101000 j
b11101000 W"
b11110000 0
b11110000 m
b11110000 9"
b11101100 /
b11101100 n
b11101100 2"
b11101100 ="
b11101100 U"
b111110 $
1!
#3125
0!
#3150
b11110100 5
b11110100 ;"
b11110100 <"
b11101100 1
b11101100 i
b11101100 :"
b11101100 >
b11101100 j
b11101100 W"
b11110100 0
b11110100 m
b11110100 9"
b11110000 /
b11110000 n
b11110000 2"
b11110000 ="
b11110000 U"
b111111 $
1!
#3175
0!
#3200
b11111000 5
b11111000 ;"
b11111000 <"
b11110000 1
b11110000 i
b11110000 :"
b11110000 >
b11110000 j
b11110000 W"
b11111000 0
b11111000 m
b11111000 9"
b11110100 /
b11110100 n
b11110100 2"
b11110100 ="
b11110100 U"
b1000000 $
1!
#3225
0!
#3250
b11111100 5
b11111100 ;"
b11111100 <"
b11110100 1
b11110100 i
b11110100 :"
b11110100 >
b11110100 j
b11110100 W"
b11111100 0
b11111100 m
b11111100 9"
b11111000 /
b11111000 n
b11111000 2"
b11111000 ="
b11111000 U"
1!
